
updating_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .shared       00000040  20000000  20000000  00050000  2**2
                  ALLOC
  1 .isr_vector   000001fc  08008000  08008000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00015cdc  08008200  08008200  00008200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00013ae4  0801dedc  0801dedc  0001dedc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000008  080319c0  080319c0  000319c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  080319c8  080319c8  000319c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  080319cc  080319cc  000319cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000080  20000040  080319d0  00040040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0000b320  200000c0  08031a50  000400c0  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000b3e0  08031a50  0004b3e0  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000400c0  2**0
                  CONTENTS, READONLY
 11 .debug_info   00044a4e  00000000  00000000  000400ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00008119  00000000  00000000  00084b3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00002508  00000000  00000000  0008cc58  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00002300  00000000  00000000  0008f160  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  000399c0  00000000  00000000  00091460  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0002e8ec  00000000  00000000  000cae20  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00122f4b  00000000  00000000  000f970c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  0021c657  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00009e1c  00000000  00000000  0021c6d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008200 <__do_global_dtors_aux>:
 8008200:	b510      	push	{r4, lr}
 8008202:	4c05      	ldr	r4, [pc, #20]	; (8008218 <__do_global_dtors_aux+0x18>)
 8008204:	7823      	ldrb	r3, [r4, #0]
 8008206:	b933      	cbnz	r3, 8008216 <__do_global_dtors_aux+0x16>
 8008208:	4b04      	ldr	r3, [pc, #16]	; (800821c <__do_global_dtors_aux+0x1c>)
 800820a:	b113      	cbz	r3, 8008212 <__do_global_dtors_aux+0x12>
 800820c:	4804      	ldr	r0, [pc, #16]	; (8008220 <__do_global_dtors_aux+0x20>)
 800820e:	f3af 8000 	nop.w
 8008212:	2301      	movs	r3, #1
 8008214:	7023      	strb	r3, [r4, #0]
 8008216:	bd10      	pop	{r4, pc}
 8008218:	200000c0 	.word	0x200000c0
 800821c:	00000000 	.word	0x00000000
 8008220:	0801dec4 	.word	0x0801dec4

08008224 <frame_dummy>:
 8008224:	b508      	push	{r3, lr}
 8008226:	4b03      	ldr	r3, [pc, #12]	; (8008234 <frame_dummy+0x10>)
 8008228:	b11b      	cbz	r3, 8008232 <frame_dummy+0xe>
 800822a:	4903      	ldr	r1, [pc, #12]	; (8008238 <frame_dummy+0x14>)
 800822c:	4803      	ldr	r0, [pc, #12]	; (800823c <frame_dummy+0x18>)
 800822e:	f3af 8000 	nop.w
 8008232:	bd08      	pop	{r3, pc}
 8008234:	00000000 	.word	0x00000000
 8008238:	200000c4 	.word	0x200000c4
 800823c:	0801dec4 	.word	0x0801dec4

08008240 <strcmp>:
 8008240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008248:	2a01      	cmp	r2, #1
 800824a:	bf28      	it	cs
 800824c:	429a      	cmpcs	r2, r3
 800824e:	d0f7      	beq.n	8008240 <strcmp>
 8008250:	1ad0      	subs	r0, r2, r3
 8008252:	4770      	bx	lr

08008254 <strlen>:
 8008254:	4603      	mov	r3, r0
 8008256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800825a:	2a00      	cmp	r2, #0
 800825c:	d1fb      	bne.n	8008256 <strlen+0x2>
 800825e:	1a18      	subs	r0, r3, r0
 8008260:	3801      	subs	r0, #1
 8008262:	4770      	bx	lr
	...

08008270 <memchr>:
 8008270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008274:	2a10      	cmp	r2, #16
 8008276:	db2b      	blt.n	80082d0 <memchr+0x60>
 8008278:	f010 0f07 	tst.w	r0, #7
 800827c:	d008      	beq.n	8008290 <memchr+0x20>
 800827e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008282:	3a01      	subs	r2, #1
 8008284:	428b      	cmp	r3, r1
 8008286:	d02d      	beq.n	80082e4 <memchr+0x74>
 8008288:	f010 0f07 	tst.w	r0, #7
 800828c:	b342      	cbz	r2, 80082e0 <memchr+0x70>
 800828e:	d1f6      	bne.n	800827e <memchr+0xe>
 8008290:	b4f0      	push	{r4, r5, r6, r7}
 8008292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800829a:	f022 0407 	bic.w	r4, r2, #7
 800829e:	f07f 0700 	mvns.w	r7, #0
 80082a2:	2300      	movs	r3, #0
 80082a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80082a8:	3c08      	subs	r4, #8
 80082aa:	ea85 0501 	eor.w	r5, r5, r1
 80082ae:	ea86 0601 	eor.w	r6, r6, r1
 80082b2:	fa85 f547 	uadd8	r5, r5, r7
 80082b6:	faa3 f587 	sel	r5, r3, r7
 80082ba:	fa86 f647 	uadd8	r6, r6, r7
 80082be:	faa5 f687 	sel	r6, r5, r7
 80082c2:	b98e      	cbnz	r6, 80082e8 <memchr+0x78>
 80082c4:	d1ee      	bne.n	80082a4 <memchr+0x34>
 80082c6:	bcf0      	pop	{r4, r5, r6, r7}
 80082c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80082cc:	f002 0207 	and.w	r2, r2, #7
 80082d0:	b132      	cbz	r2, 80082e0 <memchr+0x70>
 80082d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80082d6:	3a01      	subs	r2, #1
 80082d8:	ea83 0301 	eor.w	r3, r3, r1
 80082dc:	b113      	cbz	r3, 80082e4 <memchr+0x74>
 80082de:	d1f8      	bne.n	80082d2 <memchr+0x62>
 80082e0:	2000      	movs	r0, #0
 80082e2:	4770      	bx	lr
 80082e4:	3801      	subs	r0, #1
 80082e6:	4770      	bx	lr
 80082e8:	2d00      	cmp	r5, #0
 80082ea:	bf06      	itte	eq
 80082ec:	4635      	moveq	r5, r6
 80082ee:	3803      	subeq	r0, #3
 80082f0:	3807      	subne	r0, #7
 80082f2:	f015 0f01 	tst.w	r5, #1
 80082f6:	d107      	bne.n	8008308 <memchr+0x98>
 80082f8:	3001      	adds	r0, #1
 80082fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80082fe:	bf02      	ittt	eq
 8008300:	3001      	addeq	r0, #1
 8008302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8008306:	3001      	addeq	r0, #1
 8008308:	bcf0      	pop	{r4, r5, r6, r7}
 800830a:	3801      	subs	r0, #1
 800830c:	4770      	bx	lr
 800830e:	bf00      	nop

08008310 <__aeabi_uldivmod>:
 8008310:	b953      	cbnz	r3, 8008328 <__aeabi_uldivmod+0x18>
 8008312:	b94a      	cbnz	r2, 8008328 <__aeabi_uldivmod+0x18>
 8008314:	2900      	cmp	r1, #0
 8008316:	bf08      	it	eq
 8008318:	2800      	cmpeq	r0, #0
 800831a:	bf1c      	itt	ne
 800831c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8008320:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8008324:	f000 b972 	b.w	800860c <__aeabi_idiv0>
 8008328:	f1ad 0c08 	sub.w	ip, sp, #8
 800832c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008330:	f000 f806 	bl	8008340 <__udivmoddi4>
 8008334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800833c:	b004      	add	sp, #16
 800833e:	4770      	bx	lr

08008340 <__udivmoddi4>:
 8008340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008344:	9e08      	ldr	r6, [sp, #32]
 8008346:	4604      	mov	r4, r0
 8008348:	4688      	mov	r8, r1
 800834a:	2b00      	cmp	r3, #0
 800834c:	d14b      	bne.n	80083e6 <__udivmoddi4+0xa6>
 800834e:	428a      	cmp	r2, r1
 8008350:	4615      	mov	r5, r2
 8008352:	d967      	bls.n	8008424 <__udivmoddi4+0xe4>
 8008354:	fab2 f282 	clz	r2, r2
 8008358:	b14a      	cbz	r2, 800836e <__udivmoddi4+0x2e>
 800835a:	f1c2 0720 	rsb	r7, r2, #32
 800835e:	fa01 f302 	lsl.w	r3, r1, r2
 8008362:	fa20 f707 	lsr.w	r7, r0, r7
 8008366:	4095      	lsls	r5, r2
 8008368:	ea47 0803 	orr.w	r8, r7, r3
 800836c:	4094      	lsls	r4, r2
 800836e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008372:	0c23      	lsrs	r3, r4, #16
 8008374:	fbb8 f7fe 	udiv	r7, r8, lr
 8008378:	fa1f fc85 	uxth.w	ip, r5
 800837c:	fb0e 8817 	mls	r8, lr, r7, r8
 8008380:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008384:	fb07 f10c 	mul.w	r1, r7, ip
 8008388:	4299      	cmp	r1, r3
 800838a:	d909      	bls.n	80083a0 <__udivmoddi4+0x60>
 800838c:	18eb      	adds	r3, r5, r3
 800838e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8008392:	f080 811b 	bcs.w	80085cc <__udivmoddi4+0x28c>
 8008396:	4299      	cmp	r1, r3
 8008398:	f240 8118 	bls.w	80085cc <__udivmoddi4+0x28c>
 800839c:	3f02      	subs	r7, #2
 800839e:	442b      	add	r3, r5
 80083a0:	1a5b      	subs	r3, r3, r1
 80083a2:	b2a4      	uxth	r4, r4
 80083a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80083a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80083ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80083b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80083b4:	45a4      	cmp	ip, r4
 80083b6:	d909      	bls.n	80083cc <__udivmoddi4+0x8c>
 80083b8:	192c      	adds	r4, r5, r4
 80083ba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80083be:	f080 8107 	bcs.w	80085d0 <__udivmoddi4+0x290>
 80083c2:	45a4      	cmp	ip, r4
 80083c4:	f240 8104 	bls.w	80085d0 <__udivmoddi4+0x290>
 80083c8:	3802      	subs	r0, #2
 80083ca:	442c      	add	r4, r5
 80083cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80083d0:	eba4 040c 	sub.w	r4, r4, ip
 80083d4:	2700      	movs	r7, #0
 80083d6:	b11e      	cbz	r6, 80083e0 <__udivmoddi4+0xa0>
 80083d8:	40d4      	lsrs	r4, r2
 80083da:	2300      	movs	r3, #0
 80083dc:	e9c6 4300 	strd	r4, r3, [r6]
 80083e0:	4639      	mov	r1, r7
 80083e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083e6:	428b      	cmp	r3, r1
 80083e8:	d909      	bls.n	80083fe <__udivmoddi4+0xbe>
 80083ea:	2e00      	cmp	r6, #0
 80083ec:	f000 80eb 	beq.w	80085c6 <__udivmoddi4+0x286>
 80083f0:	2700      	movs	r7, #0
 80083f2:	e9c6 0100 	strd	r0, r1, [r6]
 80083f6:	4638      	mov	r0, r7
 80083f8:	4639      	mov	r1, r7
 80083fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083fe:	fab3 f783 	clz	r7, r3
 8008402:	2f00      	cmp	r7, #0
 8008404:	d147      	bne.n	8008496 <__udivmoddi4+0x156>
 8008406:	428b      	cmp	r3, r1
 8008408:	d302      	bcc.n	8008410 <__udivmoddi4+0xd0>
 800840a:	4282      	cmp	r2, r0
 800840c:	f200 80fa 	bhi.w	8008604 <__udivmoddi4+0x2c4>
 8008410:	1a84      	subs	r4, r0, r2
 8008412:	eb61 0303 	sbc.w	r3, r1, r3
 8008416:	2001      	movs	r0, #1
 8008418:	4698      	mov	r8, r3
 800841a:	2e00      	cmp	r6, #0
 800841c:	d0e0      	beq.n	80083e0 <__udivmoddi4+0xa0>
 800841e:	e9c6 4800 	strd	r4, r8, [r6]
 8008422:	e7dd      	b.n	80083e0 <__udivmoddi4+0xa0>
 8008424:	b902      	cbnz	r2, 8008428 <__udivmoddi4+0xe8>
 8008426:	deff      	udf	#255	; 0xff
 8008428:	fab2 f282 	clz	r2, r2
 800842c:	2a00      	cmp	r2, #0
 800842e:	f040 808f 	bne.w	8008550 <__udivmoddi4+0x210>
 8008432:	1b49      	subs	r1, r1, r5
 8008434:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008438:	fa1f f885 	uxth.w	r8, r5
 800843c:	2701      	movs	r7, #1
 800843e:	fbb1 fcfe 	udiv	ip, r1, lr
 8008442:	0c23      	lsrs	r3, r4, #16
 8008444:	fb0e 111c 	mls	r1, lr, ip, r1
 8008448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800844c:	fb08 f10c 	mul.w	r1, r8, ip
 8008450:	4299      	cmp	r1, r3
 8008452:	d907      	bls.n	8008464 <__udivmoddi4+0x124>
 8008454:	18eb      	adds	r3, r5, r3
 8008456:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800845a:	d202      	bcs.n	8008462 <__udivmoddi4+0x122>
 800845c:	4299      	cmp	r1, r3
 800845e:	f200 80cd 	bhi.w	80085fc <__udivmoddi4+0x2bc>
 8008462:	4684      	mov	ip, r0
 8008464:	1a59      	subs	r1, r3, r1
 8008466:	b2a3      	uxth	r3, r4
 8008468:	fbb1 f0fe 	udiv	r0, r1, lr
 800846c:	fb0e 1410 	mls	r4, lr, r0, r1
 8008470:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008474:	fb08 f800 	mul.w	r8, r8, r0
 8008478:	45a0      	cmp	r8, r4
 800847a:	d907      	bls.n	800848c <__udivmoddi4+0x14c>
 800847c:	192c      	adds	r4, r5, r4
 800847e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008482:	d202      	bcs.n	800848a <__udivmoddi4+0x14a>
 8008484:	45a0      	cmp	r8, r4
 8008486:	f200 80b6 	bhi.w	80085f6 <__udivmoddi4+0x2b6>
 800848a:	4618      	mov	r0, r3
 800848c:	eba4 0408 	sub.w	r4, r4, r8
 8008490:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008494:	e79f      	b.n	80083d6 <__udivmoddi4+0x96>
 8008496:	f1c7 0c20 	rsb	ip, r7, #32
 800849a:	40bb      	lsls	r3, r7
 800849c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80084a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80084a4:	fa01 f407 	lsl.w	r4, r1, r7
 80084a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80084ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80084b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80084b4:	4325      	orrs	r5, r4
 80084b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80084ba:	0c2c      	lsrs	r4, r5, #16
 80084bc:	fb08 3319 	mls	r3, r8, r9, r3
 80084c0:	fa1f fa8e 	uxth.w	sl, lr
 80084c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80084c8:	fb09 f40a 	mul.w	r4, r9, sl
 80084cc:	429c      	cmp	r4, r3
 80084ce:	fa02 f207 	lsl.w	r2, r2, r7
 80084d2:	fa00 f107 	lsl.w	r1, r0, r7
 80084d6:	d90b      	bls.n	80084f0 <__udivmoddi4+0x1b0>
 80084d8:	eb1e 0303 	adds.w	r3, lr, r3
 80084dc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80084e0:	f080 8087 	bcs.w	80085f2 <__udivmoddi4+0x2b2>
 80084e4:	429c      	cmp	r4, r3
 80084e6:	f240 8084 	bls.w	80085f2 <__udivmoddi4+0x2b2>
 80084ea:	f1a9 0902 	sub.w	r9, r9, #2
 80084ee:	4473      	add	r3, lr
 80084f0:	1b1b      	subs	r3, r3, r4
 80084f2:	b2ad      	uxth	r5, r5
 80084f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80084f8:	fb08 3310 	mls	r3, r8, r0, r3
 80084fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008500:	fb00 fa0a 	mul.w	sl, r0, sl
 8008504:	45a2      	cmp	sl, r4
 8008506:	d908      	bls.n	800851a <__udivmoddi4+0x1da>
 8008508:	eb1e 0404 	adds.w	r4, lr, r4
 800850c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008510:	d26b      	bcs.n	80085ea <__udivmoddi4+0x2aa>
 8008512:	45a2      	cmp	sl, r4
 8008514:	d969      	bls.n	80085ea <__udivmoddi4+0x2aa>
 8008516:	3802      	subs	r0, #2
 8008518:	4474      	add	r4, lr
 800851a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800851e:	fba0 8902 	umull	r8, r9, r0, r2
 8008522:	eba4 040a 	sub.w	r4, r4, sl
 8008526:	454c      	cmp	r4, r9
 8008528:	46c2      	mov	sl, r8
 800852a:	464b      	mov	r3, r9
 800852c:	d354      	bcc.n	80085d8 <__udivmoddi4+0x298>
 800852e:	d051      	beq.n	80085d4 <__udivmoddi4+0x294>
 8008530:	2e00      	cmp	r6, #0
 8008532:	d069      	beq.n	8008608 <__udivmoddi4+0x2c8>
 8008534:	ebb1 050a 	subs.w	r5, r1, sl
 8008538:	eb64 0403 	sbc.w	r4, r4, r3
 800853c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008540:	40fd      	lsrs	r5, r7
 8008542:	40fc      	lsrs	r4, r7
 8008544:	ea4c 0505 	orr.w	r5, ip, r5
 8008548:	e9c6 5400 	strd	r5, r4, [r6]
 800854c:	2700      	movs	r7, #0
 800854e:	e747      	b.n	80083e0 <__udivmoddi4+0xa0>
 8008550:	f1c2 0320 	rsb	r3, r2, #32
 8008554:	fa20 f703 	lsr.w	r7, r0, r3
 8008558:	4095      	lsls	r5, r2
 800855a:	fa01 f002 	lsl.w	r0, r1, r2
 800855e:	fa21 f303 	lsr.w	r3, r1, r3
 8008562:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008566:	4338      	orrs	r0, r7
 8008568:	0c01      	lsrs	r1, r0, #16
 800856a:	fbb3 f7fe 	udiv	r7, r3, lr
 800856e:	fa1f f885 	uxth.w	r8, r5
 8008572:	fb0e 3317 	mls	r3, lr, r7, r3
 8008576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800857a:	fb07 f308 	mul.w	r3, r7, r8
 800857e:	428b      	cmp	r3, r1
 8008580:	fa04 f402 	lsl.w	r4, r4, r2
 8008584:	d907      	bls.n	8008596 <__udivmoddi4+0x256>
 8008586:	1869      	adds	r1, r5, r1
 8008588:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800858c:	d22f      	bcs.n	80085ee <__udivmoddi4+0x2ae>
 800858e:	428b      	cmp	r3, r1
 8008590:	d92d      	bls.n	80085ee <__udivmoddi4+0x2ae>
 8008592:	3f02      	subs	r7, #2
 8008594:	4429      	add	r1, r5
 8008596:	1acb      	subs	r3, r1, r3
 8008598:	b281      	uxth	r1, r0
 800859a:	fbb3 f0fe 	udiv	r0, r3, lr
 800859e:	fb0e 3310 	mls	r3, lr, r0, r3
 80085a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80085a6:	fb00 f308 	mul.w	r3, r0, r8
 80085aa:	428b      	cmp	r3, r1
 80085ac:	d907      	bls.n	80085be <__udivmoddi4+0x27e>
 80085ae:	1869      	adds	r1, r5, r1
 80085b0:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80085b4:	d217      	bcs.n	80085e6 <__udivmoddi4+0x2a6>
 80085b6:	428b      	cmp	r3, r1
 80085b8:	d915      	bls.n	80085e6 <__udivmoddi4+0x2a6>
 80085ba:	3802      	subs	r0, #2
 80085bc:	4429      	add	r1, r5
 80085be:	1ac9      	subs	r1, r1, r3
 80085c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80085c4:	e73b      	b.n	800843e <__udivmoddi4+0xfe>
 80085c6:	4637      	mov	r7, r6
 80085c8:	4630      	mov	r0, r6
 80085ca:	e709      	b.n	80083e0 <__udivmoddi4+0xa0>
 80085cc:	4607      	mov	r7, r0
 80085ce:	e6e7      	b.n	80083a0 <__udivmoddi4+0x60>
 80085d0:	4618      	mov	r0, r3
 80085d2:	e6fb      	b.n	80083cc <__udivmoddi4+0x8c>
 80085d4:	4541      	cmp	r1, r8
 80085d6:	d2ab      	bcs.n	8008530 <__udivmoddi4+0x1f0>
 80085d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80085dc:	eb69 020e 	sbc.w	r2, r9, lr
 80085e0:	3801      	subs	r0, #1
 80085e2:	4613      	mov	r3, r2
 80085e4:	e7a4      	b.n	8008530 <__udivmoddi4+0x1f0>
 80085e6:	4660      	mov	r0, ip
 80085e8:	e7e9      	b.n	80085be <__udivmoddi4+0x27e>
 80085ea:	4618      	mov	r0, r3
 80085ec:	e795      	b.n	800851a <__udivmoddi4+0x1da>
 80085ee:	4667      	mov	r7, ip
 80085f0:	e7d1      	b.n	8008596 <__udivmoddi4+0x256>
 80085f2:	4681      	mov	r9, r0
 80085f4:	e77c      	b.n	80084f0 <__udivmoddi4+0x1b0>
 80085f6:	3802      	subs	r0, #2
 80085f8:	442c      	add	r4, r5
 80085fa:	e747      	b.n	800848c <__udivmoddi4+0x14c>
 80085fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8008600:	442b      	add	r3, r5
 8008602:	e72f      	b.n	8008464 <__udivmoddi4+0x124>
 8008604:	4638      	mov	r0, r7
 8008606:	e708      	b.n	800841a <__udivmoddi4+0xda>
 8008608:	4637      	mov	r7, r6
 800860a:	e6e9      	b.n	80083e0 <__udivmoddi4+0xa0>

0800860c <__aeabi_idiv0>:
 800860c:	4770      	bx	lr
 800860e:	bf00      	nop

08008610 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8008610:	b480      	push	{r7}
 8008612:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8008614:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8008618:	4b05      	ldr	r3, [pc, #20]	; (8008630 <__NVIC_SystemReset+0x20>)
 800861a:	68db      	ldr	r3, [r3, #12]
 800861c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008620:	4903      	ldr	r1, [pc, #12]	; (8008630 <__NVIC_SystemReset+0x20>)
 8008622:	4b04      	ldr	r3, [pc, #16]	; (8008634 <__NVIC_SystemReset+0x24>)
 8008624:	4313      	orrs	r3, r2
 8008626:	60cb      	str	r3, [r1, #12]
 8008628:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800862c:	bf00      	nop
 800862e:	e7fd      	b.n	800862c <__NVIC_SystemReset+0x1c>
 8008630:	e000ed00 	.word	0xe000ed00
 8008634:	05fa0004 	.word	0x05fa0004

08008638 <BootActivate>:
** \brief     Bootloader activation function.
** \return    none.
**
****************************************************************************************/
void BootActivate(void)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	af00      	add	r7, sp, #0
  /* perform software reset to activate the bootoader again */
  NVIC_SystemReset();
 800863c:	f7ff ffe8 	bl	8008610 <__NVIC_SystemReset>

08008640 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8008640:	b480      	push	{r7}
 8008642:	b085      	sub	sp, #20
 8008644:	af00      	add	r7, sp, #0
 8008646:	60f8      	str	r0, [r7, #12]
 8008648:	60b9      	str	r1, [r7, #8]
 800864a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	4a07      	ldr	r2, [pc, #28]	; (800866c <vApplicationGetIdleTaskMemory+0x2c>)
 8008650:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8008652:	68bb      	ldr	r3, [r7, #8]
 8008654:	4a06      	ldr	r2, [pc, #24]	; (8008670 <vApplicationGetIdleTaskMemory+0x30>)
 8008656:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2280      	movs	r2, #128	; 0x80
 800865c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 800865e:	bf00      	nop
 8008660:	3714      	adds	r7, #20
 8008662:	46bd      	mov	sp, r7
 8008664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008668:	4770      	bx	lr
 800866a:	bf00      	nop
 800866c:	200000dc 	.word	0x200000dc
 8008670:	20000130 	.word	0x20000130

08008674 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008674:	b5b0      	push	{r4, r5, r7, lr}
 8008676:	b08a      	sub	sp, #40	; 0x28
 8008678:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	VectorBase_Config();
 800867a:	f000 fa35 	bl	8008ae8 <VectorBase_Config>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800867e:	f000 ff9c 	bl	80095ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008682:	f000 f84b 	bl	800871c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8008686:	f000 f98d 	bl	80089a4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 800868a:	f000 f92d 	bl	80088e8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800868e:	f000 f95b 	bl	8008948 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 8008692:	f000 f8d9 	bl	8008848 <MX_TIM3_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 8008696:	4b1e      	ldr	r3, [pc, #120]	; (8008710 <main+0x9c>)
 8008698:	1d3c      	adds	r4, r7, #4
 800869a:	461d      	mov	r5, r3
 800869c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800869e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80086a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80086a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80086a8:	1d3b      	adds	r3, r7, #4
 80086aa:	2100      	movs	r1, #0
 80086ac:	4618      	mov	r0, r3
 80086ae:	f005 fff8 	bl	800e6a2 <osThreadCreate>
 80086b2:	4602      	mov	r2, r0
 80086b4:	4b17      	ldr	r3, [pc, #92]	; (8008714 <main+0xa0>)
 80086b6:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80086b8:	f005 ffdc 	bl	800e674 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  for(int i= 0; i <10 ; i++){
 80086bc:	2300      	movs	r3, #0
 80086be:	627b      	str	r3, [r7, #36]	; 0x24
 80086c0:	e00b      	b.n	80086da <main+0x66>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin);
 80086c2:	f244 0181 	movw	r1, #16513	; 0x4081
 80086c6:	4814      	ldr	r0, [pc, #80]	; (8008718 <main+0xa4>)
 80086c8:	f002 fc51 	bl	800af6e <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 80086cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80086d0:	f000 ffd0 	bl	8009674 <HAL_Delay>
	  for(int i= 0; i <10 ; i++){
 80086d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086d6:	3301      	adds	r3, #1
 80086d8:	627b      	str	r3, [r7, #36]	; 0x24
 80086da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086dc:	2b09      	cmp	r3, #9
 80086de:	ddf0      	ble.n	80086c2 <main+0x4e>
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for(int i= 0; i <10 ; i++){
 80086e0:	2300      	movs	r3, #0
 80086e2:	623b      	str	r3, [r7, #32]
 80086e4:	e00a      	b.n	80086fc <main+0x88>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin);
 80086e6:	f244 0181 	movw	r1, #16513	; 0x4081
 80086ea:	480b      	ldr	r0, [pc, #44]	; (8008718 <main+0xa4>)
 80086ec:	f002 fc3f 	bl	800af6e <HAL_GPIO_TogglePin>
		  HAL_Delay(50);
 80086f0:	2032      	movs	r0, #50	; 0x32
 80086f2:	f000 ffbf 	bl	8009674 <HAL_Delay>
	  for(int i= 0; i <10 ; i++){
 80086f6:	6a3b      	ldr	r3, [r7, #32]
 80086f8:	3301      	adds	r3, #1
 80086fa:	623b      	str	r3, [r7, #32]
 80086fc:	6a3b      	ldr	r3, [r7, #32]
 80086fe:	2b09      	cmp	r3, #9
 8008700:	ddf1      	ble.n	80086e6 <main+0x72>
	  }
      SharedParamsWriteByIndex(0, 1);
 8008702:	2101      	movs	r1, #1
 8008704:	2000      	movs	r0, #0
 8008706:	f000 faa1 	bl	8008c4c <SharedParamsWriteByIndex>
      /* connection request received so start the bootloader */
      BootActivate();
 800870a:	f7ff ff95 	bl	8008638 <BootActivate>
	  for(int i= 0; i <10 ; i++){
 800870e:	e7d5      	b.n	80086bc <main+0x48>
 8008710:	0801dee8 	.word	0x0801dee8
 8008714:	20004668 	.word	0x20004668
 8008718:	40020400 	.word	0x40020400

0800871c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800871c:	b580      	push	{r7, lr}
 800871e:	b0b8      	sub	sp, #224	; 0xe0
 8008720:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008722:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8008726:	2234      	movs	r2, #52	; 0x34
 8008728:	2100      	movs	r1, #0
 800872a:	4618      	mov	r0, r3
 800872c:	f014 fc82 	bl	801d034 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008730:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8008734:	2200      	movs	r2, #0
 8008736:	601a      	str	r2, [r3, #0]
 8008738:	605a      	str	r2, [r3, #4]
 800873a:	609a      	str	r2, [r3, #8]
 800873c:	60da      	str	r2, [r3, #12]
 800873e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008740:	f107 0308 	add.w	r3, r7, #8
 8008744:	2290      	movs	r2, #144	; 0x90
 8008746:	2100      	movs	r1, #0
 8008748:	4618      	mov	r0, r3
 800874a:	f014 fc73 	bl	801d034 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800874e:	f002 fd71 	bl	800b234 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8008752:	4b3a      	ldr	r3, [pc, #232]	; (800883c <SystemClock_Config+0x120>)
 8008754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008756:	4a39      	ldr	r2, [pc, #228]	; (800883c <SystemClock_Config+0x120>)
 8008758:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800875c:	6413      	str	r3, [r2, #64]	; 0x40
 800875e:	4b37      	ldr	r3, [pc, #220]	; (800883c <SystemClock_Config+0x120>)
 8008760:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008766:	607b      	str	r3, [r7, #4]
 8008768:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800876a:	4b35      	ldr	r3, [pc, #212]	; (8008840 <SystemClock_Config+0x124>)
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	4a34      	ldr	r2, [pc, #208]	; (8008840 <SystemClock_Config+0x124>)
 8008770:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008774:	6013      	str	r3, [r2, #0]
 8008776:	4b32      	ldr	r3, [pc, #200]	; (8008840 <SystemClock_Config+0x124>)
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800877e:	603b      	str	r3, [r7, #0]
 8008780:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8008782:	2301      	movs	r3, #1
 8008784:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8008788:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800878c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008790:	2302      	movs	r3, #2
 8008792:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8008796:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800879a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 800879e:	2304      	movs	r3, #4
 80087a0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 80087a4:	23d8      	movs	r3, #216	; 0xd8
 80087a6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80087aa:	2302      	movs	r3, #2
 80087ac:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80087b0:	2309      	movs	r3, #9
 80087b2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80087b6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80087ba:	4618      	mov	r0, r3
 80087bc:	f002 fd9a 	bl	800b2f4 <HAL_RCC_OscConfig>
 80087c0:	4603      	mov	r3, r0
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d001      	beq.n	80087ca <SystemClock_Config+0xae>
  {
    Error_Handler();
 80087c6:	f000 fa39 	bl	8008c3c <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80087ca:	f002 fd43 	bl	800b254 <HAL_PWREx_EnableOverDrive>
 80087ce:	4603      	mov	r3, r0
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d001      	beq.n	80087d8 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80087d4:	f000 fa32 	bl	8008c3c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80087d8:	230f      	movs	r3, #15
 80087da:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80087de:	2302      	movs	r3, #2
 80087e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80087e4:	2300      	movs	r3, #0
 80087e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80087ea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80087ee:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80087f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80087f6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80087fa:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80087fe:	2107      	movs	r1, #7
 8008800:	4618      	mov	r0, r3
 8008802:	f003 f825 	bl	800b850 <HAL_RCC_ClockConfig>
 8008806:	4603      	mov	r3, r0
 8008808:	2b00      	cmp	r3, #0
 800880a:	d001      	beq.n	8008810 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 800880c:	f000 fa16 	bl	8008c3c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 8008810:	4b0c      	ldr	r3, [pc, #48]	; (8008844 <SystemClock_Config+0x128>)
 8008812:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8008814:	2300      	movs	r3, #0
 8008816:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8008818:	2300      	movs	r3, #0
 800881a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800881e:	f107 0308 	add.w	r3, r7, #8
 8008822:	4618      	mov	r0, r3
 8008824:	f003 fa0c 	bl	800bc40 <HAL_RCCEx_PeriphCLKConfig>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d001      	beq.n	8008832 <SystemClock_Config+0x116>
  {
    Error_Handler();
 800882e:	f000 fa05 	bl	8008c3c <Error_Handler>
  }
}
 8008832:	bf00      	nop
 8008834:	37e0      	adds	r7, #224	; 0xe0
 8008836:	46bd      	mov	sp, r7
 8008838:	bd80      	pop	{r7, pc}
 800883a:	bf00      	nop
 800883c:	40023800 	.word	0x40023800
 8008840:	40007000 	.word	0x40007000
 8008844:	00200100 	.word	0x00200100

08008848 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b088      	sub	sp, #32
 800884c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800884e:	f107 0310 	add.w	r3, r7, #16
 8008852:	2200      	movs	r2, #0
 8008854:	601a      	str	r2, [r3, #0]
 8008856:	605a      	str	r2, [r3, #4]
 8008858:	609a      	str	r2, [r3, #8]
 800885a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800885c:	1d3b      	adds	r3, r7, #4
 800885e:	2200      	movs	r2, #0
 8008860:	601a      	str	r2, [r3, #0]
 8008862:	605a      	str	r2, [r3, #4]
 8008864:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8008866:	4b1d      	ldr	r3, [pc, #116]	; (80088dc <MX_TIM3_Init+0x94>)
 8008868:	4a1d      	ldr	r2, [pc, #116]	; (80088e0 <MX_TIM3_Init+0x98>)
 800886a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 216;
 800886c:	4b1b      	ldr	r3, [pc, #108]	; (80088dc <MX_TIM3_Init+0x94>)
 800886e:	22d8      	movs	r2, #216	; 0xd8
 8008870:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008872:	4b1a      	ldr	r3, [pc, #104]	; (80088dc <MX_TIM3_Init+0x94>)
 8008874:	2200      	movs	r2, #0
 8008876:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100000;
 8008878:	4b18      	ldr	r3, [pc, #96]	; (80088dc <MX_TIM3_Init+0x94>)
 800887a:	4a1a      	ldr	r2, [pc, #104]	; (80088e4 <MX_TIM3_Init+0x9c>)
 800887c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800887e:	4b17      	ldr	r3, [pc, #92]	; (80088dc <MX_TIM3_Init+0x94>)
 8008880:	2200      	movs	r2, #0
 8008882:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008884:	4b15      	ldr	r3, [pc, #84]	; (80088dc <MX_TIM3_Init+0x94>)
 8008886:	2200      	movs	r2, #0
 8008888:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800888a:	4814      	ldr	r0, [pc, #80]	; (80088dc <MX_TIM3_Init+0x94>)
 800888c:	f003 fdfe 	bl	800c48c <HAL_TIM_Base_Init>
 8008890:	4603      	mov	r3, r0
 8008892:	2b00      	cmp	r3, #0
 8008894:	d001      	beq.n	800889a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8008896:	f000 f9d1 	bl	8008c3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800889a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800889e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80088a0:	f107 0310 	add.w	r3, r7, #16
 80088a4:	4619      	mov	r1, r3
 80088a6:	480d      	ldr	r0, [pc, #52]	; (80088dc <MX_TIM3_Init+0x94>)
 80088a8:	f003 ff66 	bl	800c778 <HAL_TIM_ConfigClockSource>
 80088ac:	4603      	mov	r3, r0
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d001      	beq.n	80088b6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80088b2:	f000 f9c3 	bl	8008c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80088b6:	2300      	movs	r3, #0
 80088b8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80088ba:	2300      	movs	r3, #0
 80088bc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80088be:	1d3b      	adds	r3, r7, #4
 80088c0:	4619      	mov	r1, r3
 80088c2:	4806      	ldr	r0, [pc, #24]	; (80088dc <MX_TIM3_Init+0x94>)
 80088c4:	f004 f97e 	bl	800cbc4 <HAL_TIMEx_MasterConfigSynchronization>
 80088c8:	4603      	mov	r3, r0
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d001      	beq.n	80088d2 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80088ce:	f000 f9b5 	bl	8008c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80088d2:	bf00      	nop
 80088d4:	3720      	adds	r7, #32
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	20004af0 	.word	0x20004af0
 80088e0:	40000400 	.word	0x40000400
 80088e4:	000186a0 	.word	0x000186a0

080088e8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80088ec:	4b14      	ldr	r3, [pc, #80]	; (8008940 <MX_USART3_UART_Init+0x58>)
 80088ee:	4a15      	ldr	r2, [pc, #84]	; (8008944 <MX_USART3_UART_Init+0x5c>)
 80088f0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80088f2:	4b13      	ldr	r3, [pc, #76]	; (8008940 <MX_USART3_UART_Init+0x58>)
 80088f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80088f8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80088fa:	4b11      	ldr	r3, [pc, #68]	; (8008940 <MX_USART3_UART_Init+0x58>)
 80088fc:	2200      	movs	r2, #0
 80088fe:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8008900:	4b0f      	ldr	r3, [pc, #60]	; (8008940 <MX_USART3_UART_Init+0x58>)
 8008902:	2200      	movs	r2, #0
 8008904:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8008906:	4b0e      	ldr	r3, [pc, #56]	; (8008940 <MX_USART3_UART_Init+0x58>)
 8008908:	2200      	movs	r2, #0
 800890a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800890c:	4b0c      	ldr	r3, [pc, #48]	; (8008940 <MX_USART3_UART_Init+0x58>)
 800890e:	220c      	movs	r2, #12
 8008910:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008912:	4b0b      	ldr	r3, [pc, #44]	; (8008940 <MX_USART3_UART_Init+0x58>)
 8008914:	2200      	movs	r2, #0
 8008916:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8008918:	4b09      	ldr	r3, [pc, #36]	; (8008940 <MX_USART3_UART_Init+0x58>)
 800891a:	2200      	movs	r2, #0
 800891c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800891e:	4b08      	ldr	r3, [pc, #32]	; (8008940 <MX_USART3_UART_Init+0x58>)
 8008920:	2200      	movs	r2, #0
 8008922:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008924:	4b06      	ldr	r3, [pc, #24]	; (8008940 <MX_USART3_UART_Init+0x58>)
 8008926:	2200      	movs	r2, #0
 8008928:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800892a:	4805      	ldr	r0, [pc, #20]	; (8008940 <MX_USART3_UART_Init+0x58>)
 800892c:	f004 f9f6 	bl	800cd1c <HAL_UART_Init>
 8008930:	4603      	mov	r3, r0
 8008932:	2b00      	cmp	r3, #0
 8008934:	d001      	beq.n	800893a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8008936:	f000 f981 	bl	8008c3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800893a:	bf00      	nop
 800893c:	bd80      	pop	{r7, pc}
 800893e:	bf00      	nop
 8008940:	2000466c 	.word	0x2000466c
 8008944:	40004800 	.word	0x40004800

08008948 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800894c:	4b14      	ldr	r3, [pc, #80]	; (80089a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800894e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008952:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8008954:	4b12      	ldr	r3, [pc, #72]	; (80089a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008956:	2206      	movs	r2, #6
 8008958:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800895a:	4b11      	ldr	r3, [pc, #68]	; (80089a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800895c:	2202      	movs	r2, #2
 800895e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008960:	4b0f      	ldr	r3, [pc, #60]	; (80089a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008962:	2200      	movs	r2, #0
 8008964:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008966:	4b0e      	ldr	r3, [pc, #56]	; (80089a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008968:	2202      	movs	r2, #2
 800896a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800896c:	4b0c      	ldr	r3, [pc, #48]	; (80089a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800896e:	2201      	movs	r2, #1
 8008970:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008972:	4b0b      	ldr	r3, [pc, #44]	; (80089a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008974:	2200      	movs	r2, #0
 8008976:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008978:	4b09      	ldr	r3, [pc, #36]	; (80089a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800897a:	2200      	movs	r2, #0
 800897c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800897e:	4b08      	ldr	r3, [pc, #32]	; (80089a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008980:	2201      	movs	r2, #1
 8008982:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008984:	4b06      	ldr	r3, [pc, #24]	; (80089a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008986:	2200      	movs	r2, #0
 8008988:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800898a:	4805      	ldr	r0, [pc, #20]	; (80089a0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800898c:	f002 fb09 	bl	800afa2 <HAL_PCD_Init>
 8008990:	4603      	mov	r3, r0
 8008992:	2b00      	cmp	r3, #0
 8008994:	d001      	beq.n	800899a <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8008996:	f000 f951 	bl	8008c3c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800899a:	bf00      	nop
 800899c:	bd80      	pop	{r7, pc}
 800899e:	bf00      	nop
 80089a0:	200046ec 	.word	0x200046ec

080089a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b08c      	sub	sp, #48	; 0x30
 80089a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80089aa:	f107 031c 	add.w	r3, r7, #28
 80089ae:	2200      	movs	r2, #0
 80089b0:	601a      	str	r2, [r3, #0]
 80089b2:	605a      	str	r2, [r3, #4]
 80089b4:	609a      	str	r2, [r3, #8]
 80089b6:	60da      	str	r2, [r3, #12]
 80089b8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80089ba:	4b46      	ldr	r3, [pc, #280]	; (8008ad4 <MX_GPIO_Init+0x130>)
 80089bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089be:	4a45      	ldr	r2, [pc, #276]	; (8008ad4 <MX_GPIO_Init+0x130>)
 80089c0:	f043 0304 	orr.w	r3, r3, #4
 80089c4:	6313      	str	r3, [r2, #48]	; 0x30
 80089c6:	4b43      	ldr	r3, [pc, #268]	; (8008ad4 <MX_GPIO_Init+0x130>)
 80089c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ca:	f003 0304 	and.w	r3, r3, #4
 80089ce:	61bb      	str	r3, [r7, #24]
 80089d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80089d2:	4b40      	ldr	r3, [pc, #256]	; (8008ad4 <MX_GPIO_Init+0x130>)
 80089d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089d6:	4a3f      	ldr	r2, [pc, #252]	; (8008ad4 <MX_GPIO_Init+0x130>)
 80089d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80089dc:	6313      	str	r3, [r2, #48]	; 0x30
 80089de:	4b3d      	ldr	r3, [pc, #244]	; (8008ad4 <MX_GPIO_Init+0x130>)
 80089e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089e6:	617b      	str	r3, [r7, #20]
 80089e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80089ea:	4b3a      	ldr	r3, [pc, #232]	; (8008ad4 <MX_GPIO_Init+0x130>)
 80089ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089ee:	4a39      	ldr	r2, [pc, #228]	; (8008ad4 <MX_GPIO_Init+0x130>)
 80089f0:	f043 0301 	orr.w	r3, r3, #1
 80089f4:	6313      	str	r3, [r2, #48]	; 0x30
 80089f6:	4b37      	ldr	r3, [pc, #220]	; (8008ad4 <MX_GPIO_Init+0x130>)
 80089f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089fa:	f003 0301 	and.w	r3, r3, #1
 80089fe:	613b      	str	r3, [r7, #16]
 8008a00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008a02:	4b34      	ldr	r3, [pc, #208]	; (8008ad4 <MX_GPIO_Init+0x130>)
 8008a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a06:	4a33      	ldr	r2, [pc, #204]	; (8008ad4 <MX_GPIO_Init+0x130>)
 8008a08:	f043 0302 	orr.w	r3, r3, #2
 8008a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8008a0e:	4b31      	ldr	r3, [pc, #196]	; (8008ad4 <MX_GPIO_Init+0x130>)
 8008a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a12:	f003 0302 	and.w	r3, r3, #2
 8008a16:	60fb      	str	r3, [r7, #12]
 8008a18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008a1a:	4b2e      	ldr	r3, [pc, #184]	; (8008ad4 <MX_GPIO_Init+0x130>)
 8008a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a1e:	4a2d      	ldr	r2, [pc, #180]	; (8008ad4 <MX_GPIO_Init+0x130>)
 8008a20:	f043 0308 	orr.w	r3, r3, #8
 8008a24:	6313      	str	r3, [r2, #48]	; 0x30
 8008a26:	4b2b      	ldr	r3, [pc, #172]	; (8008ad4 <MX_GPIO_Init+0x130>)
 8008a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a2a:	f003 0308 	and.w	r3, r3, #8
 8008a2e:	60bb      	str	r3, [r7, #8]
 8008a30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8008a32:	4b28      	ldr	r3, [pc, #160]	; (8008ad4 <MX_GPIO_Init+0x130>)
 8008a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a36:	4a27      	ldr	r2, [pc, #156]	; (8008ad4 <MX_GPIO_Init+0x130>)
 8008a38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8008a3e:	4b25      	ldr	r3, [pc, #148]	; (8008ad4 <MX_GPIO_Init+0x130>)
 8008a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a46:	607b      	str	r3, [r7, #4]
 8008a48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	f244 0181 	movw	r1, #16513	; 0x4081
 8008a50:	4821      	ldr	r0, [pc, #132]	; (8008ad8 <MX_GPIO_Init+0x134>)
 8008a52:	f002 fa73 	bl	800af3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8008a56:	2200      	movs	r2, #0
 8008a58:	2140      	movs	r1, #64	; 0x40
 8008a5a:	4820      	ldr	r0, [pc, #128]	; (8008adc <MX_GPIO_Init+0x138>)
 8008a5c:	f002 fa6e 	bl	800af3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8008a60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008a64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008a66:	4b1e      	ldr	r3, [pc, #120]	; (8008ae0 <MX_GPIO_Init+0x13c>)
 8008a68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8008a6e:	f107 031c 	add.w	r3, r7, #28
 8008a72:	4619      	mov	r1, r3
 8008a74:	481b      	ldr	r0, [pc, #108]	; (8008ae4 <MX_GPIO_Init+0x140>)
 8008a76:	f002 f8b7 	bl	800abe8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8008a7a:	f244 0381 	movw	r3, #16513	; 0x4081
 8008a7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008a80:	2301      	movs	r3, #1
 8008a82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a84:	2300      	movs	r3, #0
 8008a86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008a8c:	f107 031c 	add.w	r3, r7, #28
 8008a90:	4619      	mov	r1, r3
 8008a92:	4811      	ldr	r0, [pc, #68]	; (8008ad8 <MX_GPIO_Init+0x134>)
 8008a94:	f002 f8a8 	bl	800abe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8008a98:	2340      	movs	r3, #64	; 0x40
 8008a9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008a9c:	2301      	movs	r3, #1
 8008a9e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008aa0:	2300      	movs	r3, #0
 8008aa2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008aa4:	2300      	movs	r3, #0
 8008aa6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8008aa8:	f107 031c 	add.w	r3, r7, #28
 8008aac:	4619      	mov	r1, r3
 8008aae:	480b      	ldr	r0, [pc, #44]	; (8008adc <MX_GPIO_Init+0x138>)
 8008ab0:	f002 f89a 	bl	800abe8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8008ab4:	2380      	movs	r3, #128	; 0x80
 8008ab6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008ab8:	2300      	movs	r3, #0
 8008aba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008abc:	2300      	movs	r3, #0
 8008abe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8008ac0:	f107 031c 	add.w	r3, r7, #28
 8008ac4:	4619      	mov	r1, r3
 8008ac6:	4805      	ldr	r0, [pc, #20]	; (8008adc <MX_GPIO_Init+0x138>)
 8008ac8:	f002 f88e 	bl	800abe8 <HAL_GPIO_Init>

}
 8008acc:	bf00      	nop
 8008ace:	3730      	adds	r7, #48	; 0x30
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}
 8008ad4:	40023800 	.word	0x40023800
 8008ad8:	40020400 	.word	0x40020400
 8008adc:	40021800 	.word	0x40021800
 8008ae0:	10110000 	.word	0x10110000
 8008ae4:	40020800 	.word	0x40020800

08008ae8 <VectorBase_Config>:

/* USER CODE BEGIN 4 */
static void VectorBase_Config(void)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	af00      	add	r7, sp, #0
   * c-startup code.
   */
  extern const unsigned long g_pfnVectors[];

  /* Remap the vector table to where the vector table is located for this program. */
  SCB->VTOR = (unsigned long)&g_pfnVectors[0];
 8008aec:	4b03      	ldr	r3, [pc, #12]	; (8008afc <VectorBase_Config+0x14>)
 8008aee:	4a04      	ldr	r2, [pc, #16]	; (8008b00 <VectorBase_Config+0x18>)
 8008af0:	609a      	str	r2, [r3, #8]
}
 8008af2:	bf00      	nop
 8008af4:	46bd      	mov	sp, r7
 8008af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008afa:	4770      	bx	lr
 8008afc:	e000ed00 	.word	0xe000ed00
 8008b00:	08008000 	.word	0x08008000

08008b04 <recv_callback>:
//https://www.xilinx.com/video/soc/networking-with-lwip-focused-free-rtos.html
//When we recive something we come here to accept the connection wish or not
err_t err;

err_t
recv_callback(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err){
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b092      	sub	sp, #72	; 0x48
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	60f8      	str	r0, [r7, #12]
 8008b0c:	60b9      	str	r1, [r7, #8]
 8008b0e:	607a      	str	r2, [r7, #4]
 8008b10:	70fb      	strb	r3, [r7, #3]

	char recived[50];

	tcp_recved(tpcb, p->len);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	895b      	ldrh	r3, [r3, #10]
 8008b16:	4619      	mov	r1, r3
 8008b18:	68b8      	ldr	r0, [r7, #8]
 8008b1a:	f00b ffb3 	bl	8014a84 <tcp_recved>

	memcpy(recived, p -> payload, p -> len); //put the incoming udp data to UDP_RECIVE
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	6859      	ldr	r1, [r3, #4]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	895b      	ldrh	r3, [r3, #10]
 8008b26:	461a      	mov	r2, r3
 8008b28:	f107 0314 	add.w	r3, r7, #20
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	f014 fa76 	bl	801d01e <memcpy>

	pbuf_free(p);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f00b f830 	bl	8013b98 <pbuf_free>
}
 8008b38:	bf00      	nop
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3748      	adds	r7, #72	; 0x48
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}
	...

08008b44 <accept_callback>:




err_t
accept_callback(void *arg, struct tcp_pcb *newpcb, err_t err){
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b084      	sub	sp, #16
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	4613      	mov	r3, r2
 8008b50:	71fb      	strb	r3, [r7, #7]


	tcp_arg(newpcb,NULL);
 8008b52:	2100      	movs	r1, #0
 8008b54:	68b8      	ldr	r0, [r7, #8]
 8008b56:	f00c fe7d 	bl	8015854 <tcp_arg>
	tcp_recv(newpcb, recv_callback);
 8008b5a:	4907      	ldr	r1, [pc, #28]	; (8008b78 <accept_callback+0x34>)
 8008b5c:	68b8      	ldr	r0, [r7, #8]
 8008b5e:	f00c fe8b 	bl	8015878 <tcp_recv>

	//Fire the Bootloader
	SharedParamsWriteByIndex(0, 1);
 8008b62:	2101      	movs	r1, #1
 8008b64:	2000      	movs	r0, #0
 8008b66:	f000 f871 	bl	8008c4c <SharedParamsWriteByIndex>
	BootActivate();
 8008b6a:	f7ff fd65 	bl	8008638 <BootActivate>
}
 8008b6e:	bf00      	nop
 8008b70:	4618      	mov	r0, r3
 8008b72:	3710      	adds	r7, #16
 8008b74:	46bd      	mov	sp, r7
 8008b76:	bd80      	pop	{r7, pc}
 8008b78:	08008b05 	.word	0x08008b05

08008b7c <StartDefaultTask>:




void StartDefaultTask(void const * argument)
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b086      	sub	sp, #24
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8008b84:	f004 ffd4 	bl	800db30 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  httpd_init();
 8008b88:	f009 fc08 	bl	801239c <httpd_init>
  HAL_TIM_Base_Start_IT(&htim3);
 8008b8c:	4826      	ldr	r0, [pc, #152]	; (8008c28 <StartDefaultTask+0xac>)
 8008b8e:	f003 fca9 	bl	800c4e4 <HAL_TIM_Base_Start_IT>

  echo_init();
 8008b92:	f000 faf5 	bl	8009180 <echo_init>
  static struct tcp_pcb *pcb;
  err_t err;
  pcb = tcp_new();
 8008b96:	f00c fe47 	bl	8015828 <tcp_new>
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	4b23      	ldr	r3, [pc, #140]	; (8008c2c <StartDefaultTask+0xb0>)
 8008b9e:	601a      	str	r2, [r3, #0]
  err = tcp_bind(pcb, IP_ADDR_ANY, 1000);
 8008ba0:	4b22      	ldr	r3, [pc, #136]	; (8008c2c <StartDefaultTask+0xb0>)
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008ba8:	4921      	ldr	r1, [pc, #132]	; (8008c30 <StartDefaultTask+0xb4>)
 8008baa:	4618      	mov	r0, r3
 8008bac:	f00b fd9c 	bl	80146e8 <tcp_bind>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	73fb      	strb	r3, [r7, #15]
  tcp_arg(pcb,NULL);
 8008bb4:	4b1d      	ldr	r3, [pc, #116]	; (8008c2c <StartDefaultTask+0xb0>)
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	2100      	movs	r1, #0
 8008bba:	4618      	mov	r0, r3
 8008bbc:	f00c fe4a 	bl	8015854 <tcp_arg>
  pcb = tcp_listen(pcb);
 8008bc0:	4b1a      	ldr	r3, [pc, #104]	; (8008c2c <StartDefaultTask+0xb0>)
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	21ff      	movs	r1, #255	; 0xff
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f00b fe46 	bl	8014858 <tcp_listen_with_backlog>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	4b17      	ldr	r3, [pc, #92]	; (8008c2c <StartDefaultTask+0xb0>)
 8008bd0:	601a      	str	r2, [r3, #0]
  tcp_accept(pcb, accept_callback);
 8008bd2:	4b16      	ldr	r3, [pc, #88]	; (8008c2c <StartDefaultTask+0xb0>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	4917      	ldr	r1, [pc, #92]	; (8008c34 <StartDefaultTask+0xb8>)
 8008bd8:	4618      	mov	r0, r3
 8008bda:	f00c feb3 	bl	8015944 <tcp_accept>

  /* Infinite loop */
  for(;;)
  {
	  for(int i= 0; i <30; i++){
 8008bde:	2300      	movs	r3, #0
 8008be0:	617b      	str	r3, [r7, #20]
 8008be2:	e009      	b.n	8008bf8 <StartDefaultTask+0x7c>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8008be4:	2101      	movs	r1, #1
 8008be6:	4814      	ldr	r0, [pc, #80]	; (8008c38 <StartDefaultTask+0xbc>)
 8008be8:	f002 f9c1 	bl	800af6e <HAL_GPIO_TogglePin>
		  HAL_Delay(250);
 8008bec:	20fa      	movs	r0, #250	; 0xfa
 8008bee:	f000 fd41 	bl	8009674 <HAL_Delay>
	  for(int i= 0; i <30; i++){
 8008bf2:	697b      	ldr	r3, [r7, #20]
 8008bf4:	3301      	adds	r3, #1
 8008bf6:	617b      	str	r3, [r7, #20]
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	2b1d      	cmp	r3, #29
 8008bfc:	ddf2      	ble.n	8008be4 <StartDefaultTask+0x68>
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for(int i= 0; i <10 ; i++){
 8008bfe:	2300      	movs	r3, #0
 8008c00:	613b      	str	r3, [r7, #16]
 8008c02:	e00d      	b.n	8008c20 <StartDefaultTask+0xa4>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8008c04:	2101      	movs	r1, #1
 8008c06:	480c      	ldr	r0, [pc, #48]	; (8008c38 <StartDefaultTask+0xbc>)
 8008c08:	f002 f9b1 	bl	800af6e <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 8008c0c:	2180      	movs	r1, #128	; 0x80
 8008c0e:	480a      	ldr	r0, [pc, #40]	; (8008c38 <StartDefaultTask+0xbc>)
 8008c10:	f002 f9ad 	bl	800af6e <HAL_GPIO_TogglePin>
		  HAL_Delay(50);
 8008c14:	2032      	movs	r0, #50	; 0x32
 8008c16:	f000 fd2d 	bl	8009674 <HAL_Delay>
	  for(int i= 0; i <10 ; i++){
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	3301      	adds	r3, #1
 8008c1e:	613b      	str	r3, [r7, #16]
 8008c20:	693b      	ldr	r3, [r7, #16]
 8008c22:	2b09      	cmp	r3, #9
 8008c24:	ddee      	ble.n	8008c04 <StartDefaultTask+0x88>
	  for(int i= 0; i <30; i++){
 8008c26:	e7da      	b.n	8008bde <StartDefaultTask+0x62>
 8008c28:	20004af0 	.word	0x20004af0
 8008c2c:	20000330 	.word	0x20000330
 8008c30:	0803190c 	.word	0x0803190c
 8008c34:	08008b45 	.word	0x08008b45
 8008c38:	40020400 	.word	0x40020400

08008c3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8008c40:	bf00      	nop
 8008c42:	46bd      	mov	sp, r7
 8008c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c48:	4770      	bx	lr
	...

08008c4c <SharedParamsWriteByIndex>:
** \param     value Value to write.
** \return    True if successful, false otherwise.
**
****************************************************************************************/
bool SharedParamsWriteByIndex(uint32_t idx, uint8_t value)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b084      	sub	sp, #16
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
 8008c54:	460b      	mov	r3, r1
 8008c56:	70fb      	strb	r3, [r7, #3]
  bool result = false;
 8008c58:	2300      	movs	r3, #0
 8008c5a:	73fb      	strb	r3, [r7, #15]

  /* Only continue if the buffer and the specified parameters are valid. */
  if ( (SharedParamsValidateBuffer()) &&
 8008c5c:	f000 f818 	bl	8008c90 <SharedParamsValidateBuffer>
 8008c60:	4603      	mov	r3, r0
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d00c      	beq.n	8008c80 <SharedParamsWriteByIndex+0x34>
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2b37      	cmp	r3, #55	; 0x37
 8008c6a:	d809      	bhi.n	8008c80 <SharedParamsWriteByIndex+0x34>
       (idx < SHARED_PARAMS_CFG_BUFFER_DATA_LEN) )
  {
    /* Write the value. */
    sharedParamsBuffer.data[idx] = value;
 8008c6c:	4a07      	ldr	r2, [pc, #28]	; (8008c8c <SharedParamsWriteByIndex+0x40>)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	4413      	add	r3, r2
 8008c72:	3304      	adds	r3, #4
 8008c74:	78fa      	ldrb	r2, [r7, #3]
 8008c76:	701a      	strb	r2, [r3, #0]
    /* Update the checksum since the contents were just changed. */
    SharedParamsWriteChecksum();
 8008c78:	f000 f824 	bl	8008cc4 <SharedParamsWriteChecksum>
    /* Update the result. */
    result = true;
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	73fb      	strb	r3, [r7, #15]
  }
  /* Give the result back to the caller. */
  return result;
 8008c80:	7bfb      	ldrb	r3, [r7, #15]
} /*** end of SharedParamsWriteByIndex ***/
 8008c82:	4618      	mov	r0, r3
 8008c84:	3710      	adds	r7, #16
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bd80      	pop	{r7, pc}
 8008c8a:	bf00      	nop
 8008c8c:	20000000 	.word	0x20000000

08008c90 <SharedParamsValidateBuffer>:
**            identifier and verifying its checksum.
** \return    True if successful, false otherwise.
**
****************************************************************************************/
static bool SharedParamsValidateBuffer(void)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b082      	sub	sp, #8
 8008c94:	af00      	add	r7, sp, #0
  bool result = false;
 8008c96:	2300      	movs	r3, #0
 8008c98:	71fb      	strb	r3, [r7, #7]

  /* Perform validation. */
  if ( (sharedParamsBuffer.identifier == SHARED_PARAMS_BUFFER_ID) &&
 8008c9a:	4b08      	ldr	r3, [pc, #32]	; (8008cbc <SharedParamsValidateBuffer+0x2c>)
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	4a08      	ldr	r2, [pc, #32]	; (8008cc0 <SharedParamsValidateBuffer+0x30>)
 8008ca0:	4293      	cmp	r3, r2
 8008ca2:	d106      	bne.n	8008cb2 <SharedParamsValidateBuffer+0x22>
       (SharedParamsVerifyChecksum()) )
 8008ca4:	f000 f81a 	bl	8008cdc <SharedParamsVerifyChecksum>
 8008ca8:	4603      	mov	r3, r0
  if ( (sharedParamsBuffer.identifier == SHARED_PARAMS_BUFFER_ID) &&
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d001      	beq.n	8008cb2 <SharedParamsValidateBuffer+0x22>
  {
    /* The shared parameter buffer is valid, so update the result value. */
    result = true;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	71fb      	strb	r3, [r7, #7]
  }
  /* Give the result back to the caller. */
  return result;
 8008cb2:	79fb      	ldrb	r3, [r7, #7]
} /*** end of SharedParamsValitabeTable ***/
 8008cb4:	4618      	mov	r0, r3
 8008cb6:	3708      	adds	r7, #8
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}
 8008cbc:	20000000 	.word	0x20000000
 8008cc0:	ce42e7a2 	.word	0xce42e7a2

08008cc4 <SharedParamsWriteChecksum>:
** \brief     Calculates and writes the checksum into the buffer.
** \return    none.
**
****************************************************************************************/
static void SharedParamsWriteChecksum(void)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	af00      	add	r7, sp, #0
  /* Calculate and write the checksum. */
  sharedParamsBuffer.checksum = SharedParamsCalculateChecksum();
 8008cc8:	f000 f81e 	bl	8008d08 <SharedParamsCalculateChecksum>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	461a      	mov	r2, r3
 8008cd0:	4b01      	ldr	r3, [pc, #4]	; (8008cd8 <SharedParamsWriteChecksum+0x14>)
 8008cd2:	879a      	strh	r2, [r3, #60]	; 0x3c
} /*** end of SharedParamsWriteChecksum ***/
 8008cd4:	bf00      	nop
 8008cd6:	bd80      	pop	{r7, pc}
 8008cd8:	20000000 	.word	0x20000000

08008cdc <SharedParamsVerifyChecksum>:
**            buffer.
** \return    True is the checksum is correct, false otherwise.
**
****************************************************************************************/
static bool SharedParamsVerifyChecksum(void)
{
 8008cdc:	b580      	push	{r7, lr}
 8008cde:	b082      	sub	sp, #8
 8008ce0:	af00      	add	r7, sp, #0
  bool result = false;
 8008ce2:	2300      	movs	r3, #0
 8008ce4:	71fb      	strb	r3, [r7, #7]

  /* Calculate and verify the checksum. */
  if (SharedParamsCalculateChecksum() == sharedParamsBuffer.checksum)
 8008ce6:	f000 f80f 	bl	8008d08 <SharedParamsCalculateChecksum>
 8008cea:	4603      	mov	r3, r0
 8008cec:	461a      	mov	r2, r3
 8008cee:	4b05      	ldr	r3, [pc, #20]	; (8008d04 <SharedParamsVerifyChecksum+0x28>)
 8008cf0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8008cf2:	429a      	cmp	r2, r3
 8008cf4:	d101      	bne.n	8008cfa <SharedParamsVerifyChecksum+0x1e>
  {
    /* Checksum is correct, so update the result value. */
    result = true;
 8008cf6:	2301      	movs	r3, #1
 8008cf8:	71fb      	strb	r3, [r7, #7]
  }
  /* Give the result back to the caller. */
  return result;
 8008cfa:	79fb      	ldrb	r3, [r7, #7]
} /*** end of SharedParamsVerifyChecksum ***/
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	3708      	adds	r7, #8
 8008d00:	46bd      	mov	sp, r7
 8008d02:	bd80      	pop	{r7, pc}
 8008d04:	20000000 	.word	0x20000000

08008d08 <SharedParamsCalculateChecksum>:
**            two's complement value of it.
** \return    The calculated checksum value.
**
****************************************************************************************/
static uint16_t SharedParamsCalculateChecksum(void)
{
 8008d08:	b480      	push	{r7}
 8008d0a:	b083      	sub	sp, #12
 8008d0c:	af00      	add	r7, sp, #0
  uint16_t result = 0;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	80fb      	strh	r3, [r7, #6]
  uint32_t byteIdx;

  /* Add the identifier bytes to the checksum. */
  result += (uint8_t)sharedParamsBuffer.identifier;
 8008d12:	4b1f      	ldr	r3, [pc, #124]	; (8008d90 <SharedParamsCalculateChecksum+0x88>)
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	b2db      	uxtb	r3, r3
 8008d18:	b29a      	uxth	r2, r3
 8008d1a:	88fb      	ldrh	r3, [r7, #6]
 8008d1c:	4413      	add	r3, r2
 8008d1e:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 8u);
 8008d20:	4b1b      	ldr	r3, [pc, #108]	; (8008d90 <SharedParamsCalculateChecksum+0x88>)
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	0a1b      	lsrs	r3, r3, #8
 8008d26:	b2db      	uxtb	r3, r3
 8008d28:	b29a      	uxth	r2, r3
 8008d2a:	88fb      	ldrh	r3, [r7, #6]
 8008d2c:	4413      	add	r3, r2
 8008d2e:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 16u);
 8008d30:	4b17      	ldr	r3, [pc, #92]	; (8008d90 <SharedParamsCalculateChecksum+0x88>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	0c1b      	lsrs	r3, r3, #16
 8008d36:	b2db      	uxtb	r3, r3
 8008d38:	b29a      	uxth	r2, r3
 8008d3a:	88fb      	ldrh	r3, [r7, #6]
 8008d3c:	4413      	add	r3, r2
 8008d3e:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 24u);
 8008d40:	4b13      	ldr	r3, [pc, #76]	; (8008d90 <SharedParamsCalculateChecksum+0x88>)
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	0e1b      	lsrs	r3, r3, #24
 8008d46:	b2db      	uxtb	r3, r3
 8008d48:	b29a      	uxth	r2, r3
 8008d4a:	88fb      	ldrh	r3, [r7, #6]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	80fb      	strh	r3, [r7, #6]
  /* Loop through the parameter data array. */
  for (byteIdx=0; byteIdx<SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 8008d50:	2300      	movs	r3, #0
 8008d52:	603b      	str	r3, [r7, #0]
 8008d54:	e00b      	b.n	8008d6e <SharedParamsCalculateChecksum+0x66>
  {
    /* Add parameter data byte to the checksum. */
    result += (uint8_t)sharedParamsBuffer.data[byteIdx];
 8008d56:	4a0e      	ldr	r2, [pc, #56]	; (8008d90 <SharedParamsCalculateChecksum+0x88>)
 8008d58:	683b      	ldr	r3, [r7, #0]
 8008d5a:	4413      	add	r3, r2
 8008d5c:	3304      	adds	r3, #4
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	b29a      	uxth	r2, r3
 8008d62:	88fb      	ldrh	r3, [r7, #6]
 8008d64:	4413      	add	r3, r2
 8008d66:	80fb      	strh	r3, [r7, #6]
  for (byteIdx=0; byteIdx<SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	3301      	adds	r3, #1
 8008d6c:	603b      	str	r3, [r7, #0]
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	2b37      	cmp	r3, #55	; 0x37
 8008d72:	d9f0      	bls.n	8008d56 <SharedParamsCalculateChecksum+0x4e>
  }
  /* Determine one's complement. */
  result = ~result;
 8008d74:	88fb      	ldrh	r3, [r7, #6]
 8008d76:	43db      	mvns	r3, r3
 8008d78:	80fb      	strh	r3, [r7, #6]
  /* Determine two's complement. */
  result += 1;
 8008d7a:	88fb      	ldrh	r3, [r7, #6]
 8008d7c:	3301      	adds	r3, #1
 8008d7e:	80fb      	strh	r3, [r7, #6]
  /* Give the result back to the caller. */
  return result;
 8008d80:	88fb      	ldrh	r3, [r7, #6]
} /*** end of SharedParamsCalculateChecksum ***/
 8008d82:	4618      	mov	r0, r3
 8008d84:	370c      	adds	r7, #12
 8008d86:	46bd      	mov	sp, r7
 8008d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8c:	4770      	bx	lr
 8008d8e:	bf00      	nop
 8008d90:	20000000 	.word	0x20000000

08008d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b082      	sub	sp, #8
 8008d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8008d9a:	4b1d      	ldr	r3, [pc, #116]	; (8008e10 <HAL_MspInit+0x7c>)
 8008d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d9e:	4a1c      	ldr	r2, [pc, #112]	; (8008e10 <HAL_MspInit+0x7c>)
 8008da0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008da4:	6413      	str	r3, [r2, #64]	; 0x40
 8008da6:	4b1a      	ldr	r3, [pc, #104]	; (8008e10 <HAL_MspInit+0x7c>)
 8008da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008dae:	607b      	str	r3, [r7, #4]
 8008db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008db2:	4b17      	ldr	r3, [pc, #92]	; (8008e10 <HAL_MspInit+0x7c>)
 8008db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008db6:	4a16      	ldr	r2, [pc, #88]	; (8008e10 <HAL_MspInit+0x7c>)
 8008db8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008dbc:	6453      	str	r3, [r2, #68]	; 0x44
 8008dbe:	4b14      	ldr	r3, [pc, #80]	; (8008e10 <HAL_MspInit+0x7c>)
 8008dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008dc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008dc6:	603b      	str	r3, [r7, #0]
 8008dc8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 10, 0);
 8008dca:	2200      	movs	r2, #0
 8008dcc:	210a      	movs	r1, #10
 8008dce:	f06f 000b 	mvn.w	r0, #11
 8008dd2:	f000 fd4c 	bl	800986e <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 10, 0);
 8008dd6:	2200      	movs	r2, #0
 8008dd8:	210a      	movs	r1, #10
 8008dda:	f06f 000a 	mvn.w	r0, #10
 8008dde:	f000 fd46 	bl	800986e <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 10, 0);
 8008de2:	2200      	movs	r2, #0
 8008de4:	210a      	movs	r1, #10
 8008de6:	f06f 0009 	mvn.w	r0, #9
 8008dea:	f000 fd40 	bl	800986e <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 10, 0);
 8008dee:	2200      	movs	r2, #0
 8008df0:	210a      	movs	r1, #10
 8008df2:	f06f 0003 	mvn.w	r0, #3
 8008df6:	f000 fd3a 	bl	800986e <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	210f      	movs	r1, #15
 8008dfe:	f06f 0001 	mvn.w	r0, #1
 8008e02:	f000 fd34 	bl	800986e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008e06:	bf00      	nop
 8008e08:	3708      	adds	r7, #8
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}
 8008e0e:	bf00      	nop
 8008e10:	40023800 	.word	0x40023800

08008e14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b084      	sub	sp, #16
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a0d      	ldr	r2, [pc, #52]	; (8008e58 <HAL_TIM_Base_MspInit+0x44>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d113      	bne.n	8008e4e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008e26:	4b0d      	ldr	r3, [pc, #52]	; (8008e5c <HAL_TIM_Base_MspInit+0x48>)
 8008e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e2a:	4a0c      	ldr	r2, [pc, #48]	; (8008e5c <HAL_TIM_Base_MspInit+0x48>)
 8008e2c:	f043 0302 	orr.w	r3, r3, #2
 8008e30:	6413      	str	r3, [r2, #64]	; 0x40
 8008e32:	4b0a      	ldr	r3, [pc, #40]	; (8008e5c <HAL_TIM_Base_MspInit+0x48>)
 8008e34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e36:	f003 0302 	and.w	r3, r3, #2
 8008e3a:	60fb      	str	r3, [r7, #12]
 8008e3c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8008e3e:	2200      	movs	r2, #0
 8008e40:	2103      	movs	r1, #3
 8008e42:	201d      	movs	r0, #29
 8008e44:	f000 fd13 	bl	800986e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8008e48:	201d      	movs	r0, #29
 8008e4a:	f000 fd2c 	bl	80098a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8008e4e:	bf00      	nop
 8008e50:	3710      	adds	r7, #16
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}
 8008e56:	bf00      	nop
 8008e58:	40000400 	.word	0x40000400
 8008e5c:	40023800 	.word	0x40023800

08008e60 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b08a      	sub	sp, #40	; 0x28
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008e68:	f107 0314 	add.w	r3, r7, #20
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	601a      	str	r2, [r3, #0]
 8008e70:	605a      	str	r2, [r3, #4]
 8008e72:	609a      	str	r2, [r3, #8]
 8008e74:	60da      	str	r2, [r3, #12]
 8008e76:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4a17      	ldr	r2, [pc, #92]	; (8008edc <HAL_UART_MspInit+0x7c>)
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	d128      	bne.n	8008ed4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8008e82:	4b17      	ldr	r3, [pc, #92]	; (8008ee0 <HAL_UART_MspInit+0x80>)
 8008e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e86:	4a16      	ldr	r2, [pc, #88]	; (8008ee0 <HAL_UART_MspInit+0x80>)
 8008e88:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008e8c:	6413      	str	r3, [r2, #64]	; 0x40
 8008e8e:	4b14      	ldr	r3, [pc, #80]	; (8008ee0 <HAL_UART_MspInit+0x80>)
 8008e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008e96:	613b      	str	r3, [r7, #16]
 8008e98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8008e9a:	4b11      	ldr	r3, [pc, #68]	; (8008ee0 <HAL_UART_MspInit+0x80>)
 8008e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e9e:	4a10      	ldr	r2, [pc, #64]	; (8008ee0 <HAL_UART_MspInit+0x80>)
 8008ea0:	f043 0308 	orr.w	r3, r3, #8
 8008ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8008ea6:	4b0e      	ldr	r3, [pc, #56]	; (8008ee0 <HAL_UART_MspInit+0x80>)
 8008ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008eaa:	f003 0308 	and.w	r3, r3, #8
 8008eae:	60fb      	str	r3, [r7, #12]
 8008eb0:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8008eb2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8008eb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008eb8:	2302      	movs	r3, #2
 8008eba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008ec0:	2303      	movs	r3, #3
 8008ec2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8008ec4:	2307      	movs	r3, #7
 8008ec6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008ec8:	f107 0314 	add.w	r3, r7, #20
 8008ecc:	4619      	mov	r1, r3
 8008ece:	4805      	ldr	r0, [pc, #20]	; (8008ee4 <HAL_UART_MspInit+0x84>)
 8008ed0:	f001 fe8a 	bl	800abe8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8008ed4:	bf00      	nop
 8008ed6:	3728      	adds	r7, #40	; 0x28
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}
 8008edc:	40004800 	.word	0x40004800
 8008ee0:	40023800 	.word	0x40023800
 8008ee4:	40020c00 	.word	0x40020c00

08008ee8 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b08a      	sub	sp, #40	; 0x28
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008ef0:	f107 0314 	add.w	r3, r7, #20
 8008ef4:	2200      	movs	r2, #0
 8008ef6:	601a      	str	r2, [r3, #0]
 8008ef8:	605a      	str	r2, [r3, #4]
 8008efa:	609a      	str	r2, [r3, #8]
 8008efc:	60da      	str	r2, [r3, #12]
 8008efe:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008f08:	d141      	bne.n	8008f8e <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008f0a:	4b23      	ldr	r3, [pc, #140]	; (8008f98 <HAL_PCD_MspInit+0xb0>)
 8008f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f0e:	4a22      	ldr	r2, [pc, #136]	; (8008f98 <HAL_PCD_MspInit+0xb0>)
 8008f10:	f043 0301 	orr.w	r3, r3, #1
 8008f14:	6313      	str	r3, [r2, #48]	; 0x30
 8008f16:	4b20      	ldr	r3, [pc, #128]	; (8008f98 <HAL_PCD_MspInit+0xb0>)
 8008f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f1a:	f003 0301 	and.w	r3, r3, #1
 8008f1e:	613b      	str	r3, [r7, #16]
 8008f20:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8008f22:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8008f26:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f28:	2302      	movs	r3, #2
 8008f2a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f2c:	2300      	movs	r3, #0
 8008f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008f30:	2303      	movs	r3, #3
 8008f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008f34:	230a      	movs	r3, #10
 8008f36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f38:	f107 0314 	add.w	r3, r7, #20
 8008f3c:	4619      	mov	r1, r3
 8008f3e:	4817      	ldr	r0, [pc, #92]	; (8008f9c <HAL_PCD_MspInit+0xb4>)
 8008f40:	f001 fe52 	bl	800abe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8008f44:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008f48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008f4a:	2300      	movs	r3, #0
 8008f4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8008f52:	f107 0314 	add.w	r3, r7, #20
 8008f56:	4619      	mov	r1, r3
 8008f58:	4810      	ldr	r0, [pc, #64]	; (8008f9c <HAL_PCD_MspInit+0xb4>)
 8008f5a:	f001 fe45 	bl	800abe8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008f5e:	4b0e      	ldr	r3, [pc, #56]	; (8008f98 <HAL_PCD_MspInit+0xb0>)
 8008f60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f62:	4a0d      	ldr	r2, [pc, #52]	; (8008f98 <HAL_PCD_MspInit+0xb0>)
 8008f64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008f68:	6353      	str	r3, [r2, #52]	; 0x34
 8008f6a:	4b0b      	ldr	r3, [pc, #44]	; (8008f98 <HAL_PCD_MspInit+0xb0>)
 8008f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f72:	60fb      	str	r3, [r7, #12]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	4b08      	ldr	r3, [pc, #32]	; (8008f98 <HAL_PCD_MspInit+0xb0>)
 8008f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f7a:	4a07      	ldr	r2, [pc, #28]	; (8008f98 <HAL_PCD_MspInit+0xb0>)
 8008f7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008f80:	6453      	str	r3, [r2, #68]	; 0x44
 8008f82:	4b05      	ldr	r3, [pc, #20]	; (8008f98 <HAL_PCD_MspInit+0xb0>)
 8008f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008f8a:	60bb      	str	r3, [r7, #8]
 8008f8c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8008f8e:	bf00      	nop
 8008f90:	3728      	adds	r7, #40	; 0x28
 8008f92:	46bd      	mov	sp, r7
 8008f94:	bd80      	pop	{r7, pc}
 8008f96:	bf00      	nop
 8008f98:	40023800 	.word	0x40023800
 8008f9c:	40020000 	.word	0x40020000

08008fa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8008fa4:	bf00      	nop
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fac:	4770      	bx	lr

08008fae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008fae:	b480      	push	{r7}
 8008fb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008fb2:	e7fe      	b.n	8008fb2 <HardFault_Handler+0x4>

08008fb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008fb4:	b480      	push	{r7}
 8008fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008fb8:	e7fe      	b.n	8008fb8 <MemManage_Handler+0x4>

08008fba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008fba:	b480      	push	{r7}
 8008fbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008fbe:	e7fe      	b.n	8008fbe <BusFault_Handler+0x4>

08008fc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008fc4:	e7fe      	b.n	8008fc4 <UsageFault_Handler+0x4>

08008fc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008fc6:	b480      	push	{r7}
 8008fc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008fca:	bf00      	nop
 8008fcc:	46bd      	mov	sp, r7
 8008fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fd2:	4770      	bx	lr

08008fd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	  HAL_IncTick();
 8008fd8:	f000 fb2c 	bl	8009634 <HAL_IncTick>
	#if (INCLUDE_xTaskGetSchedulerState == 1 )
	  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8008fdc:	f007 fc00 	bl	80107e0 <xTaskGetSchedulerState>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	2b01      	cmp	r3, #1
 8008fe4:	d001      	beq.n	8008fea <SysTick_Handler+0x16>
	  {
	#endif /* INCLUDE_xTaskGetSchedulerState */
	  xPortSysTickHandler();
 8008fe6:	f007 ffcf 	bl	8010f88 <xPortSysTickHandler>

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008fea:	bf00      	nop
 8008fec:	bd80      	pop	{r7, pc}
	...

08008ff0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8008ff4:	4804      	ldr	r0, [pc, #16]	; (8009008 <TIM3_IRQHandler+0x18>)
 8008ff6:	f003 fa9f 	bl	800c538 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8008ffa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8008ffe:	4803      	ldr	r0, [pc, #12]	; (800900c <TIM3_IRQHandler+0x1c>)
 8009000:	f001 ffb5 	bl	800af6e <HAL_GPIO_TogglePin>
  /* USER CODE END TIM3_IRQn 1 */
}
 8009004:	bf00      	nop
 8009006:	bd80      	pop	{r7, pc}
 8009008:	20004af0 	.word	0x20004af0
 800900c:	40020400 	.word	0x40020400

08009010 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8009014:	4802      	ldr	r0, [pc, #8]	; (8009020 <ETH_IRQHandler+0x10>)
 8009016:	f001 f845 	bl	800a0a4 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800901a:	bf00      	nop
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	2000648c 	.word	0x2000648c

08009024 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b086      	sub	sp, #24
 8009028:	af00      	add	r7, sp, #0
 800902a:	60f8      	str	r0, [r7, #12]
 800902c:	60b9      	str	r1, [r7, #8]
 800902e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009030:	2300      	movs	r3, #0
 8009032:	617b      	str	r3, [r7, #20]
 8009034:	e00a      	b.n	800904c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8009036:	f3af 8000 	nop.w
 800903a:	4601      	mov	r1, r0
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	1c5a      	adds	r2, r3, #1
 8009040:	60ba      	str	r2, [r7, #8]
 8009042:	b2ca      	uxtb	r2, r1
 8009044:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009046:	697b      	ldr	r3, [r7, #20]
 8009048:	3301      	adds	r3, #1
 800904a:	617b      	str	r3, [r7, #20]
 800904c:	697a      	ldr	r2, [r7, #20]
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	429a      	cmp	r2, r3
 8009052:	dbf0      	blt.n	8009036 <_read+0x12>
	}

return len;
 8009054:	687b      	ldr	r3, [r7, #4]
}
 8009056:	4618      	mov	r0, r3
 8009058:	3718      	adds	r7, #24
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}

0800905e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800905e:	b580      	push	{r7, lr}
 8009060:	b086      	sub	sp, #24
 8009062:	af00      	add	r7, sp, #0
 8009064:	60f8      	str	r0, [r7, #12]
 8009066:	60b9      	str	r1, [r7, #8]
 8009068:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800906a:	2300      	movs	r3, #0
 800906c:	617b      	str	r3, [r7, #20]
 800906e:	e009      	b.n	8009084 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	1c5a      	adds	r2, r3, #1
 8009074:	60ba      	str	r2, [r7, #8]
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	4618      	mov	r0, r3
 800907a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	3301      	adds	r3, #1
 8009082:	617b      	str	r3, [r7, #20]
 8009084:	697a      	ldr	r2, [r7, #20]
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	429a      	cmp	r2, r3
 800908a:	dbf1      	blt.n	8009070 <_write+0x12>
	}
	return len;
 800908c:	687b      	ldr	r3, [r7, #4]
}
 800908e:	4618      	mov	r0, r3
 8009090:	3718      	adds	r7, #24
 8009092:	46bd      	mov	sp, r7
 8009094:	bd80      	pop	{r7, pc}

08009096 <_close>:

int _close(int file)
{
 8009096:	b480      	push	{r7}
 8009098:	b083      	sub	sp, #12
 800909a:	af00      	add	r7, sp, #0
 800909c:	6078      	str	r0, [r7, #4]
	return -1;
 800909e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	370c      	adds	r7, #12
 80090a6:	46bd      	mov	sp, r7
 80090a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ac:	4770      	bx	lr

080090ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80090ae:	b480      	push	{r7}
 80090b0:	b083      	sub	sp, #12
 80090b2:	af00      	add	r7, sp, #0
 80090b4:	6078      	str	r0, [r7, #4]
 80090b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80090be:	605a      	str	r2, [r3, #4]
	return 0;
 80090c0:	2300      	movs	r3, #0
}
 80090c2:	4618      	mov	r0, r3
 80090c4:	370c      	adds	r7, #12
 80090c6:	46bd      	mov	sp, r7
 80090c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090cc:	4770      	bx	lr

080090ce <_isatty>:

int _isatty(int file)
{
 80090ce:	b480      	push	{r7}
 80090d0:	b083      	sub	sp, #12
 80090d2:	af00      	add	r7, sp, #0
 80090d4:	6078      	str	r0, [r7, #4]
	return 1;
 80090d6:	2301      	movs	r3, #1
}
 80090d8:	4618      	mov	r0, r3
 80090da:	370c      	adds	r7, #12
 80090dc:	46bd      	mov	sp, r7
 80090de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e2:	4770      	bx	lr

080090e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b085      	sub	sp, #20
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	60f8      	str	r0, [r7, #12]
 80090ec:	60b9      	str	r1, [r7, #8]
 80090ee:	607a      	str	r2, [r7, #4]
	return 0;
 80090f0:	2300      	movs	r3, #0
}
 80090f2:	4618      	mov	r0, r3
 80090f4:	3714      	adds	r7, #20
 80090f6:	46bd      	mov	sp, r7
 80090f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fc:	4770      	bx	lr
	...

08009100 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8009100:	b480      	push	{r7}
 8009102:	b085      	sub	sp, #20
 8009104:	af00      	add	r7, sp, #0
 8009106:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8009108:	4b11      	ldr	r3, [pc, #68]	; (8009150 <_sbrk+0x50>)
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d102      	bne.n	8009116 <_sbrk+0x16>
		heap_end = &end;
 8009110:	4b0f      	ldr	r3, [pc, #60]	; (8009150 <_sbrk+0x50>)
 8009112:	4a10      	ldr	r2, [pc, #64]	; (8009154 <_sbrk+0x54>)
 8009114:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8009116:	4b0e      	ldr	r3, [pc, #56]	; (8009150 <_sbrk+0x50>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800911c:	4b0c      	ldr	r3, [pc, #48]	; (8009150 <_sbrk+0x50>)
 800911e:	681a      	ldr	r2, [r3, #0]
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	4413      	add	r3, r2
 8009124:	466a      	mov	r2, sp
 8009126:	4293      	cmp	r3, r2
 8009128:	d905      	bls.n	8009136 <_sbrk+0x36>
	{
		errno = ENOMEM;
 800912a:	4b0b      	ldr	r3, [pc, #44]	; (8009158 <_sbrk+0x58>)
 800912c:	220c      	movs	r2, #12
 800912e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8009130:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009134:	e006      	b.n	8009144 <_sbrk+0x44>
	}

	heap_end += incr;
 8009136:	4b06      	ldr	r3, [pc, #24]	; (8009150 <_sbrk+0x50>)
 8009138:	681a      	ldr	r2, [r3, #0]
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	4413      	add	r3, r2
 800913e:	4a04      	ldr	r2, [pc, #16]	; (8009150 <_sbrk+0x50>)
 8009140:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8009142:	68fb      	ldr	r3, [r7, #12]
}
 8009144:	4618      	mov	r0, r3
 8009146:	3714      	adds	r7, #20
 8009148:	46bd      	mov	sp, r7
 800914a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800914e:	4770      	bx	lr
 8009150:	20000334 	.word	0x20000334
 8009154:	2000b3e0 	.word	0x2000b3e0
 8009158:	2000b3d8 	.word	0x2000b3d8

0800915c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800915c:	b480      	push	{r7}
 800915e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8009160:	4b06      	ldr	r3, [pc, #24]	; (800917c <SystemInit+0x20>)
 8009162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009166:	4a05      	ldr	r2, [pc, #20]	; (800917c <SystemInit+0x20>)
 8009168:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800916c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  //SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif
}
 8009170:	bf00      	nop
 8009172:	46bd      	mov	sp, r7
 8009174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009178:	4770      	bx	lr
 800917a:	bf00      	nop
 800917c:	e000ed00 	.word	0xe000ed00

08009180 <echo_init>:



void
echo_init(void)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b082      	sub	sp, #8
 8009184:	af00      	add	r7, sp, #0
  echo_pcb = tcp_new();
 8009186:	f00c fb4f 	bl	8015828 <tcp_new>
 800918a:	4602      	mov	r2, r0
 800918c:	4b12      	ldr	r3, [pc, #72]	; (80091d8 <echo_init+0x58>)
 800918e:	601a      	str	r2, [r3, #0]
  if (echo_pcb != NULL)
 8009190:	4b11      	ldr	r3, [pc, #68]	; (80091d8 <echo_init+0x58>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	2b00      	cmp	r3, #0
 8009196:	d01b      	beq.n	80091d0 <echo_init+0x50>
  {
    err_t err;

    err = tcp_bind(echo_pcb, IP_ADDR_ANY, 7);
 8009198:	4b0f      	ldr	r3, [pc, #60]	; (80091d8 <echo_init+0x58>)
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	2207      	movs	r2, #7
 800919e:	490f      	ldr	r1, [pc, #60]	; (80091dc <echo_init+0x5c>)
 80091a0:	4618      	mov	r0, r3
 80091a2:	f00b faa1 	bl	80146e8 <tcp_bind>
 80091a6:	4603      	mov	r3, r0
 80091a8:	71fb      	strb	r3, [r7, #7]
    if (err == ERR_OK)
 80091aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d10e      	bne.n	80091d0 <echo_init+0x50>
    {
      echo_pcb = tcp_listen(echo_pcb);
 80091b2:	4b09      	ldr	r3, [pc, #36]	; (80091d8 <echo_init+0x58>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	21ff      	movs	r1, #255	; 0xff
 80091b8:	4618      	mov	r0, r3
 80091ba:	f00b fb4d 	bl	8014858 <tcp_listen_with_backlog>
 80091be:	4602      	mov	r2, r0
 80091c0:	4b05      	ldr	r3, [pc, #20]	; (80091d8 <echo_init+0x58>)
 80091c2:	601a      	str	r2, [r3, #0]
      tcp_accept(echo_pcb, echo_accept);
 80091c4:	4b04      	ldr	r3, [pc, #16]	; (80091d8 <echo_init+0x58>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	4905      	ldr	r1, [pc, #20]	; (80091e0 <echo_init+0x60>)
 80091ca:	4618      	mov	r0, r3
 80091cc:	f00c fbba 	bl	8015944 <tcp_accept>
  }
  else
  {
    /* abort? output diagnostic? */
  }
}
 80091d0:	bf00      	nop
 80091d2:	3708      	adds	r7, #8
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd80      	pop	{r7, pc}
 80091d8:	20000338 	.word	0x20000338
 80091dc:	0803190c 	.word	0x0803190c
 80091e0:	080091e5 	.word	0x080091e5

080091e4 <echo_accept>:


err_t
echo_accept(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b086      	sub	sp, #24
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	60f8      	str	r0, [r7, #12]
 80091ec:	60b9      	str	r1, [r7, #8]
 80091ee:	4613      	mov	r3, r2
 80091f0:	71fb      	strb	r3, [r7, #7]

  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  /* commonly observed practive to call tcp_setprio(), why? */
  tcp_setprio(newpcb, TCP_PRIO_MIN);
 80091f2:	2101      	movs	r1, #1
 80091f4:	68b8      	ldr	r0, [r7, #8]
 80091f6:	f00c f925 	bl	8015444 <tcp_setprio>

  es = (struct echo_state *)mem_malloc(sizeof(struct echo_state));
 80091fa:	200c      	movs	r0, #12
 80091fc:	f009 fc58 	bl	8012ab0 <mem_malloc>
 8009200:	6138      	str	r0, [r7, #16]
  if (es != NULL)
 8009202:	693b      	ldr	r3, [r7, #16]
 8009204:	2b00      	cmp	r3, #0
 8009206:	d01f      	beq.n	8009248 <echo_accept+0x64>
  {
    es->state = ES_ACCEPTED;
 8009208:	693b      	ldr	r3, [r7, #16]
 800920a:	2201      	movs	r2, #1
 800920c:	701a      	strb	r2, [r3, #0]
    es->pcb = newpcb;
 800920e:	693b      	ldr	r3, [r7, #16]
 8009210:	68ba      	ldr	r2, [r7, #8]
 8009212:	605a      	str	r2, [r3, #4]
    es->retries = 0;
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	2200      	movs	r2, #0
 8009218:	705a      	strb	r2, [r3, #1]
    es->p = NULL;
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	2200      	movs	r2, #0
 800921e:	609a      	str	r2, [r3, #8]
    /* pass newly allocated es to our callbacks */
    tcp_arg(newpcb, es);
 8009220:	6939      	ldr	r1, [r7, #16]
 8009222:	68b8      	ldr	r0, [r7, #8]
 8009224:	f00c fb16 	bl	8015854 <tcp_arg>
    tcp_recv(newpcb, echo_recv);
 8009228:	490b      	ldr	r1, [pc, #44]	; (8009258 <echo_accept+0x74>)
 800922a:	68b8      	ldr	r0, [r7, #8]
 800922c:	f00c fb24 	bl	8015878 <tcp_recv>
    tcp_err(newpcb, echo_error);
 8009230:	490a      	ldr	r1, [pc, #40]	; (800925c <echo_accept+0x78>)
 8009232:	68b8      	ldr	r0, [r7, #8]
 8009234:	f00c fb64 	bl	8015900 <tcp_err>
    tcp_poll(newpcb, echo_poll, 0);
 8009238:	2200      	movs	r2, #0
 800923a:	4909      	ldr	r1, [pc, #36]	; (8009260 <echo_accept+0x7c>)
 800923c:	68b8      	ldr	r0, [r7, #8]
 800923e:	f00c fb99 	bl	8015974 <tcp_poll>
    ret_err = ERR_OK;
 8009242:	2300      	movs	r3, #0
 8009244:	75fb      	strb	r3, [r7, #23]
 8009246:	e001      	b.n	800924c <echo_accept+0x68>
  }
  else
  {
    ret_err = ERR_MEM;
 8009248:	23ff      	movs	r3, #255	; 0xff
 800924a:	75fb      	strb	r3, [r7, #23]
  }
  return ret_err;
 800924c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009250:	4618      	mov	r0, r3
 8009252:	3718      	adds	r7, #24
 8009254:	46bd      	mov	sp, r7
 8009256:	bd80      	pop	{r7, pc}
 8009258:	08009265 	.word	0x08009265
 800925c:	080093a1 	.word	0x080093a1
 8009260:	080093c5 	.word	0x080093c5

08009264 <echo_recv>:

err_t
echo_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b088      	sub	sp, #32
 8009268:	af00      	add	r7, sp, #0
 800926a:	60f8      	str	r0, [r7, #12]
 800926c:	60b9      	str	r1, [r7, #8]
 800926e:	607a      	str	r2, [r7, #4]
 8009270:	70fb      	strb	r3, [r7, #3]
  struct echo_state *es;
  err_t ret_err;
  //memcpy(recived, p -> payload, p -> len); //put the incoming udp data to UDP_RECIVE
  LWIP_ASSERT("arg != NULL",arg != NULL);
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d105      	bne.n	8009284 <echo_recv+0x20>
 8009278:	4b45      	ldr	r3, [pc, #276]	; (8009390 <echo_recv+0x12c>)
 800927a:	2276      	movs	r2, #118	; 0x76
 800927c:	4945      	ldr	r1, [pc, #276]	; (8009394 <echo_recv+0x130>)
 800927e:	4846      	ldr	r0, [pc, #280]	; (8009398 <echo_recv+0x134>)
 8009280:	f013 fee0 	bl	801d044 <iprintf>
  es = (struct echo_state *)arg;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	61bb      	str	r3, [r7, #24]
  if (p == NULL)
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d116      	bne.n	80092bc <echo_recv+0x58>
  {
    /* remote host closed connection */
    es->state = ES_CLOSING;
 800928e:	69bb      	ldr	r3, [r7, #24]
 8009290:	2203      	movs	r2, #3
 8009292:	701a      	strb	r2, [r3, #0]
    if(es->p == NULL)
 8009294:	69bb      	ldr	r3, [r7, #24]
 8009296:	689b      	ldr	r3, [r3, #8]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d104      	bne.n	80092a6 <echo_recv+0x42>
    {
       /* we're done sending, close it */
       echo_close(tpcb, es);
 800929c:	69b9      	ldr	r1, [r7, #24]
 800929e:	68b8      	ldr	r0, [r7, #8]
 80092a0:	f000 f93b 	bl	800951a <echo_close>
 80092a4:	e007      	b.n	80092b6 <echo_recv+0x52>
    }
    else
    {
      /* we're not done yet */
      tcp_sent(tpcb, echo_sent);
 80092a6:	493d      	ldr	r1, [pc, #244]	; (800939c <echo_recv+0x138>)
 80092a8:	68b8      	ldr	r0, [r7, #8]
 80092aa:	f00c fb07 	bl	80158bc <tcp_sent>
      echo_send(tpcb, es);
 80092ae:	69b9      	ldr	r1, [r7, #24]
 80092b0:	68b8      	ldr	r0, [r7, #8]
 80092b2:	f000 f8df 	bl	8009474 <echo_send>
    }
    ret_err = ERR_OK;
 80092b6:	2300      	movs	r3, #0
 80092b8:	77fb      	strb	r3, [r7, #31]
 80092ba:	e063      	b.n	8009384 <echo_recv+0x120>
  }
  else if(err != ERR_OK)
 80092bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d00b      	beq.n	80092dc <echo_recv+0x78>
  {
    /* cleanup, for unkown reason */
    if (p != NULL)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d005      	beq.n	80092d6 <echo_recv+0x72>
    {
      es->p = NULL;
 80092ca:	69bb      	ldr	r3, [r7, #24]
 80092cc:	2200      	movs	r2, #0
 80092ce:	609a      	str	r2, [r3, #8]
      pbuf_free(p);
 80092d0:	6878      	ldr	r0, [r7, #4]
 80092d2:	f00a fc61 	bl	8013b98 <pbuf_free>
    }
    ret_err = err;
 80092d6:	78fb      	ldrb	r3, [r7, #3]
 80092d8:	77fb      	strb	r3, [r7, #31]
 80092da:	e053      	b.n	8009384 <echo_recv+0x120>
  }
  else if(es->state == ES_ACCEPTED)
 80092dc:	69bb      	ldr	r3, [r7, #24]
 80092de:	781b      	ldrb	r3, [r3, #0]
 80092e0:	2b01      	cmp	r3, #1
 80092e2:	d110      	bne.n	8009306 <echo_recv+0xa2>
  {
    /* first data chunk in p->payload */
    es->state = ES_RECEIVED;
 80092e4:	69bb      	ldr	r3, [r7, #24]
 80092e6:	2202      	movs	r2, #2
 80092e8:	701a      	strb	r2, [r3, #0]
    /* store reference to incoming pbuf (chain) */
    es->p = p;
 80092ea:	69bb      	ldr	r3, [r7, #24]
 80092ec:	687a      	ldr	r2, [r7, #4]
 80092ee:	609a      	str	r2, [r3, #8]
    /* install send completion notifier */
    tcp_sent(tpcb, echo_sent);
 80092f0:	492a      	ldr	r1, [pc, #168]	; (800939c <echo_recv+0x138>)
 80092f2:	68b8      	ldr	r0, [r7, #8]
 80092f4:	f00c fae2 	bl	80158bc <tcp_sent>
    echo_send(tpcb, es);
 80092f8:	69b9      	ldr	r1, [r7, #24]
 80092fa:	68b8      	ldr	r0, [r7, #8]
 80092fc:	f000 f8ba 	bl	8009474 <echo_send>
    ret_err = ERR_OK;
 8009300:	2300      	movs	r3, #0
 8009302:	77fb      	strb	r3, [r7, #31]
 8009304:	e03e      	b.n	8009384 <echo_recv+0x120>
  }
  else if (es->state == ES_RECEIVED)
 8009306:	69bb      	ldr	r3, [r7, #24]
 8009308:	781b      	ldrb	r3, [r3, #0]
 800930a:	2b02      	cmp	r3, #2
 800930c:	d119      	bne.n	8009342 <echo_recv+0xde>
  {
    /* read some more data */
    if(es->p == NULL)
 800930e:	69bb      	ldr	r3, [r7, #24]
 8009310:	689b      	ldr	r3, [r3, #8]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d10b      	bne.n	800932e <echo_recv+0xca>
    {
      es->p = p;
 8009316:	69bb      	ldr	r3, [r7, #24]
 8009318:	687a      	ldr	r2, [r7, #4]
 800931a:	609a      	str	r2, [r3, #8]
      tcp_sent(tpcb, echo_sent);
 800931c:	491f      	ldr	r1, [pc, #124]	; (800939c <echo_recv+0x138>)
 800931e:	68b8      	ldr	r0, [r7, #8]
 8009320:	f00c facc 	bl	80158bc <tcp_sent>
      echo_send(tpcb, es);
 8009324:	69b9      	ldr	r1, [r7, #24]
 8009326:	68b8      	ldr	r0, [r7, #8]
 8009328:	f000 f8a4 	bl	8009474 <echo_send>
 800932c:	e006      	b.n	800933c <echo_recv+0xd8>
    else
    {
      struct pbuf *ptr;

      /* chain pbufs to the end of what we recv'ed previously  */
      ptr = es->p;
 800932e:	69bb      	ldr	r3, [r7, #24]
 8009330:	689b      	ldr	r3, [r3, #8]
 8009332:	617b      	str	r3, [r7, #20]
      pbuf_chain(ptr,p);
 8009334:	6879      	ldr	r1, [r7, #4]
 8009336:	6978      	ldr	r0, [r7, #20]
 8009338:	f00a fd52 	bl	8013de0 <pbuf_chain>
    }
    ret_err = ERR_OK;
 800933c:	2300      	movs	r3, #0
 800933e:	77fb      	strb	r3, [r7, #31]
 8009340:	e020      	b.n	8009384 <echo_recv+0x120>
  }
  else if(es->state == ES_CLOSING)
 8009342:	69bb      	ldr	r3, [r7, #24]
 8009344:	781b      	ldrb	r3, [r3, #0]
 8009346:	2b03      	cmp	r3, #3
 8009348:	d10e      	bne.n	8009368 <echo_recv+0x104>
  {
    /* odd case, remote side closing twice, trash data */
    tcp_recved(tpcb, p->tot_len);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	891b      	ldrh	r3, [r3, #8]
 800934e:	4619      	mov	r1, r3
 8009350:	68b8      	ldr	r0, [r7, #8]
 8009352:	f00b fb97 	bl	8014a84 <tcp_recved>
    es->p = NULL;
 8009356:	69bb      	ldr	r3, [r7, #24]
 8009358:	2200      	movs	r2, #0
 800935a:	609a      	str	r2, [r3, #8]
    pbuf_free(p);
 800935c:	6878      	ldr	r0, [r7, #4]
 800935e:	f00a fc1b 	bl	8013b98 <pbuf_free>
    ret_err = ERR_OK;
 8009362:	2300      	movs	r3, #0
 8009364:	77fb      	strb	r3, [r7, #31]
 8009366:	e00d      	b.n	8009384 <echo_recv+0x120>
  }
  else
  {
    /* unkown es->state, trash data  */
    tcp_recved(tpcb, p->tot_len);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	891b      	ldrh	r3, [r3, #8]
 800936c:	4619      	mov	r1, r3
 800936e:	68b8      	ldr	r0, [r7, #8]
 8009370:	f00b fb88 	bl	8014a84 <tcp_recved>
    es->p = NULL;
 8009374:	69bb      	ldr	r3, [r7, #24]
 8009376:	2200      	movs	r2, #0
 8009378:	609a      	str	r2, [r3, #8]
    pbuf_free(p);
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f00a fc0c 	bl	8013b98 <pbuf_free>
    ret_err = ERR_OK;
 8009380:	2300      	movs	r3, #0
 8009382:	77fb      	strb	r3, [r7, #31]
  }
  return ret_err;
 8009384:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8009388:	4618      	mov	r0, r3
 800938a:	3720      	adds	r7, #32
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}
 8009390:	0801df04 	.word	0x0801df04
 8009394:	0801df24 	.word	0x0801df24
 8009398:	0801df30 	.word	0x0801df30
 800939c:	08009425 	.word	0x08009425

080093a0 <echo_error>:

void
echo_error(void *arg, err_t err)
{
 80093a0:	b580      	push	{r7, lr}
 80093a2:	b084      	sub	sp, #16
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
 80093a8:	460b      	mov	r3, r1
 80093aa:	70fb      	strb	r3, [r7, #3]
  struct echo_state *es;

  LWIP_UNUSED_ARG(err);

  es = (struct echo_state *)arg;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	60fb      	str	r3, [r7, #12]
  if (es != NULL)
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d002      	beq.n	80093bc <echo_error+0x1c>
  {
    mem_free(es);
 80093b6:	68f8      	ldr	r0, [r7, #12]
 80093b8:	f009 f9e0 	bl	801277c <mem_free>
  }
}
 80093bc:	bf00      	nop
 80093be:	3710      	adds	r7, #16
 80093c0:	46bd      	mov	sp, r7
 80093c2:	bd80      	pop	{r7, pc}

080093c4 <echo_poll>:

err_t
echo_poll(void *arg, struct tcp_pcb *tpcb)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b084      	sub	sp, #16
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
  err_t ret_err;
  struct echo_state *es;

  es = (struct echo_state *)arg;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	60bb      	str	r3, [r7, #8]
  if (es != NULL)
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d017      	beq.n	8009408 <echo_poll+0x44>
  {
    if (es->p != NULL)
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	689b      	ldr	r3, [r3, #8]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d008      	beq.n	80093f2 <echo_poll+0x2e>
    {
      /* there is a remaining pbuf (chain)  */
      tcp_sent(tpcb, echo_sent);
 80093e0:	490f      	ldr	r1, [pc, #60]	; (8009420 <echo_poll+0x5c>)
 80093e2:	6838      	ldr	r0, [r7, #0]
 80093e4:	f00c fa6a 	bl	80158bc <tcp_sent>
      echo_send(tpcb, es);
 80093e8:	68b9      	ldr	r1, [r7, #8]
 80093ea:	6838      	ldr	r0, [r7, #0]
 80093ec:	f000 f842 	bl	8009474 <echo_send>
 80093f0:	e007      	b.n	8009402 <echo_poll+0x3e>
    }
    else
    {
      /* no remaining pbuf (chain)  */
      if(es->state == ES_CLOSING)
 80093f2:	68bb      	ldr	r3, [r7, #8]
 80093f4:	781b      	ldrb	r3, [r3, #0]
 80093f6:	2b03      	cmp	r3, #3
 80093f8:	d103      	bne.n	8009402 <echo_poll+0x3e>
      {
        echo_close(tpcb, es);
 80093fa:	68b9      	ldr	r1, [r7, #8]
 80093fc:	6838      	ldr	r0, [r7, #0]
 80093fe:	f000 f88c 	bl	800951a <echo_close>
      }
    }
    ret_err = ERR_OK;
 8009402:	2300      	movs	r3, #0
 8009404:	73fb      	strb	r3, [r7, #15]
 8009406:	e004      	b.n	8009412 <echo_poll+0x4e>
  }
  else
  {
    /* nothing to be done */
    tcp_abort(tpcb);
 8009408:	6838      	ldr	r0, [r7, #0]
 800940a:	f00b f961 	bl	80146d0 <tcp_abort>
    ret_err = ERR_ABRT;
 800940e:	23f3      	movs	r3, #243	; 0xf3
 8009410:	73fb      	strb	r3, [r7, #15]
  }
  return ret_err;
 8009412:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8009416:	4618      	mov	r0, r3
 8009418:	3710      	adds	r7, #16
 800941a:	46bd      	mov	sp, r7
 800941c:	bd80      	pop	{r7, pc}
 800941e:	bf00      	nop
 8009420:	08009425 	.word	0x08009425

08009424 <echo_sent>:

err_t
echo_sent(void *arg, struct tcp_pcb *tpcb, u16_t len)
{
 8009424:	b580      	push	{r7, lr}
 8009426:	b086      	sub	sp, #24
 8009428:	af00      	add	r7, sp, #0
 800942a:	60f8      	str	r0, [r7, #12]
 800942c:	60b9      	str	r1, [r7, #8]
 800942e:	4613      	mov	r3, r2
 8009430:	80fb      	strh	r3, [r7, #6]
  struct echo_state *es;

  LWIP_UNUSED_ARG(len);

  es = (struct echo_state *)arg;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	617b      	str	r3, [r7, #20]
  es->retries = 0;
 8009436:	697b      	ldr	r3, [r7, #20]
 8009438:	2200      	movs	r2, #0
 800943a:	705a      	strb	r2, [r3, #1]

  if(es->p != NULL)
 800943c:	697b      	ldr	r3, [r7, #20]
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d008      	beq.n	8009456 <echo_sent+0x32>
  {
    /* still got pbufs to send */
    tcp_sent(tpcb, echo_sent);
 8009444:	490a      	ldr	r1, [pc, #40]	; (8009470 <echo_sent+0x4c>)
 8009446:	68b8      	ldr	r0, [r7, #8]
 8009448:	f00c fa38 	bl	80158bc <tcp_sent>
    echo_send(tpcb, es);
 800944c:	6979      	ldr	r1, [r7, #20]
 800944e:	68b8      	ldr	r0, [r7, #8]
 8009450:	f000 f810 	bl	8009474 <echo_send>
 8009454:	e007      	b.n	8009466 <echo_sent+0x42>
  }
  else
  {
    /* no more pbufs to send */
    if(es->state == ES_CLOSING)
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	781b      	ldrb	r3, [r3, #0]
 800945a:	2b03      	cmp	r3, #3
 800945c:	d103      	bne.n	8009466 <echo_sent+0x42>
    {
      echo_close(tpcb, es);
 800945e:	6979      	ldr	r1, [r7, #20]
 8009460:	68b8      	ldr	r0, [r7, #8]
 8009462:	f000 f85a 	bl	800951a <echo_close>
    }
  }
  return ERR_OK;
 8009466:	2300      	movs	r3, #0
}
 8009468:	4618      	mov	r0, r3
 800946a:	3718      	adds	r7, #24
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}
 8009470:	08009425 	.word	0x08009425

08009474 <echo_send>:

void
echo_send(struct tcp_pcb *tpcb, struct echo_state *es)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b086      	sub	sp, #24
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
 800947c:	6039      	str	r1, [r7, #0]
  struct pbuf *ptr;
  err_t wr_err = ERR_OK;
 800947e:	2300      	movs	r3, #0
 8009480:	75fb      	strb	r3, [r7, #23]

  while ((wr_err == ERR_OK) &&
 8009482:	e036      	b.n	80094f2 <echo_send+0x7e>
         (es->p != NULL) &&
         (es->p->len <= tcp_sndbuf(tpcb)))
  {
  ptr = es->p;
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	689b      	ldr	r3, [r3, #8]
 8009488:	613b      	str	r3, [r7, #16]

  /* enqueue data for transmission */
  wr_err = tcp_write(tpcb, ptr->payload, ptr->len, 1);
 800948a:	693b      	ldr	r3, [r7, #16]
 800948c:	6859      	ldr	r1, [r3, #4]
 800948e:	693b      	ldr	r3, [r7, #16]
 8009490:	895a      	ldrh	r2, [r3, #10]
 8009492:	2301      	movs	r3, #1
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f00f f919 	bl	80186cc <tcp_write>
 800949a:	4603      	mov	r3, r0
 800949c:	75fb      	strb	r3, [r7, #23]
  if (wr_err == ERR_OK)
 800949e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d11d      	bne.n	80094e2 <echo_send+0x6e>
  {
     u16_t plen;
      u8_t freed;

     plen = ptr->len;
 80094a6:	693b      	ldr	r3, [r7, #16]
 80094a8:	895b      	ldrh	r3, [r3, #10]
 80094aa:	81fb      	strh	r3, [r7, #14]
     /* continue with next pbuf in chain (if any) */
     es->p = ptr->next;
 80094ac:	693b      	ldr	r3, [r7, #16]
 80094ae:	681a      	ldr	r2, [r3, #0]
 80094b0:	683b      	ldr	r3, [r7, #0]
 80094b2:	609a      	str	r2, [r3, #8]
     if(es->p != NULL)
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	689b      	ldr	r3, [r3, #8]
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d004      	beq.n	80094c6 <echo_send+0x52>
     {
       /* new reference! */
       pbuf_ref(es->p);
 80094bc:	683b      	ldr	r3, [r7, #0]
 80094be:	689b      	ldr	r3, [r3, #8]
 80094c0:	4618      	mov	r0, r3
 80094c2:	f00a fc0f 	bl	8013ce4 <pbuf_ref>
     }
     /* chop first pbuf from chain */
      do
      {
        /* try hard to free pbuf */
        freed = pbuf_free(ptr);
 80094c6:	6938      	ldr	r0, [r7, #16]
 80094c8:	f00a fb66 	bl	8013b98 <pbuf_free>
 80094cc:	4603      	mov	r3, r0
 80094ce:	737b      	strb	r3, [r7, #13]
      }
      while(freed == 0);
 80094d0:	7b7b      	ldrb	r3, [r7, #13]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d0f7      	beq.n	80094c6 <echo_send+0x52>
     /* we can read more data now */
     tcp_recved(tpcb, plen);
 80094d6:	89fb      	ldrh	r3, [r7, #14]
 80094d8:	4619      	mov	r1, r3
 80094da:	6878      	ldr	r0, [r7, #4]
 80094dc:	f00b fad2 	bl	8014a84 <tcp_recved>
 80094e0:	e007      	b.n	80094f2 <echo_send+0x7e>
   }
   else if(wr_err == ERR_MEM)
 80094e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80094e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80094ea:	d102      	bne.n	80094f2 <echo_send+0x7e>
   {
      /* we are low on memory, try later / harder, defer to poll */
     es->p = ptr;
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	693a      	ldr	r2, [r7, #16]
 80094f0:	609a      	str	r2, [r3, #8]
  while ((wr_err == ERR_OK) &&
 80094f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80094f6:	2b00      	cmp	r3, #0
 80094f8:	d10b      	bne.n	8009512 <echo_send+0x9e>
         (es->p != NULL) &&
 80094fa:	683b      	ldr	r3, [r7, #0]
 80094fc:	689b      	ldr	r3, [r3, #8]
  while ((wr_err == ERR_OK) &&
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d007      	beq.n	8009512 <echo_send+0x9e>
         (es->p->len <= tcp_sndbuf(tpcb)))
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	689b      	ldr	r3, [r3, #8]
 8009506:	895a      	ldrh	r2, [r3, #10]
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
         (es->p != NULL) &&
 800950e:	429a      	cmp	r2, r3
 8009510:	d9b8      	bls.n	8009484 <echo_send+0x10>
   else
   {
     /* other problem ?? */
   }
  }
}
 8009512:	bf00      	nop
 8009514:	3718      	adds	r7, #24
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}

0800951a <echo_close>:

void
echo_close(struct tcp_pcb *tpcb, struct echo_state *es)
{
 800951a:	b580      	push	{r7, lr}
 800951c:	b082      	sub	sp, #8
 800951e:	af00      	add	r7, sp, #0
 8009520:	6078      	str	r0, [r7, #4]
 8009522:	6039      	str	r1, [r7, #0]
  tcp_arg(tpcb, NULL);
 8009524:	2100      	movs	r1, #0
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f00c f994 	bl	8015854 <tcp_arg>
  tcp_sent(tpcb, NULL);
 800952c:	2100      	movs	r1, #0
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	f00c f9c4 	bl	80158bc <tcp_sent>
  tcp_recv(tpcb, NULL);
 8009534:	2100      	movs	r1, #0
 8009536:	6878      	ldr	r0, [r7, #4]
 8009538:	f00c f99e 	bl	8015878 <tcp_recv>
  tcp_err(tpcb, NULL);
 800953c:	2100      	movs	r1, #0
 800953e:	6878      	ldr	r0, [r7, #4]
 8009540:	f00c f9de 	bl	8015900 <tcp_err>
  tcp_poll(tpcb, NULL, 0);
 8009544:	2200      	movs	r2, #0
 8009546:	2100      	movs	r1, #0
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f00c fa13 	bl	8015974 <tcp_poll>

  if (es != NULL)
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d002      	beq.n	800955a <echo_close+0x40>
  {
    mem_free(es);
 8009554:	6838      	ldr	r0, [r7, #0]
 8009556:	f009 f911 	bl	801277c <mem_free>
  }
  tcp_close(tpcb);
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	f00a ffce 	bl	80144fc <tcp_close>
}
 8009560:	bf00      	nop
 8009562:	3708      	adds	r7, #8
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}

08009568 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8009568:	f8df d034 	ldr.w	sp, [pc, #52]	; 80095a0 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800956c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800956e:	e003      	b.n	8009578 <LoopCopyDataInit>

08009570 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009570:	4b0c      	ldr	r3, [pc, #48]	; (80095a4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8009572:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009574:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8009576:	3104      	adds	r1, #4

08009578 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8009578:	480b      	ldr	r0, [pc, #44]	; (80095a8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800957a:	4b0c      	ldr	r3, [pc, #48]	; (80095ac <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800957c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800957e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009580:	d3f6      	bcc.n	8009570 <CopyDataInit>
  ldr  r2, =_sbss
 8009582:	4a0b      	ldr	r2, [pc, #44]	; (80095b0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8009584:	e002      	b.n	800958c <LoopFillZerobss>

08009586 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8009586:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8009588:	f842 3b04 	str.w	r3, [r2], #4

0800958c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800958c:	4b09      	ldr	r3, [pc, #36]	; (80095b4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800958e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009590:	d3f9      	bcc.n	8009586 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8009592:	f7ff fde3 	bl	800915c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8009596:	f013 fd0f 	bl	801cfb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800959a:	f7ff f86b 	bl	8008674 <main>
  bx  lr    
 800959e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80095a0:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 80095a4:	080319d0 	.word	0x080319d0
  ldr  r0, =_sdata
 80095a8:	20000040 	.word	0x20000040
  ldr  r3, =_edata
 80095ac:	200000c0 	.word	0x200000c0
  ldr  r2, =_sbss
 80095b0:	200000c0 	.word	0x200000c0
  ldr  r3, = _ebss
 80095b4:	2000b3e0 	.word	0x2000b3e0

080095b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80095b8:	e7fe      	b.n	80095b8 <ADC_IRQHandler>

080095ba <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80095ba:	b580      	push	{r7, lr}
 80095bc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80095be:	2003      	movs	r0, #3
 80095c0:	f000 f94a 	bl	8009858 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80095c4:	200f      	movs	r0, #15
 80095c6:	f000 f805 	bl	80095d4 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80095ca:	f7ff fbe3 	bl	8008d94 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80095ce:	2300      	movs	r3, #0
}
 80095d0:	4618      	mov	r0, r3
 80095d2:	bd80      	pop	{r7, pc}

080095d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80095d4:	b580      	push	{r7, lr}
 80095d6:	b082      	sub	sp, #8
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80095dc:	4b12      	ldr	r3, [pc, #72]	; (8009628 <HAL_InitTick+0x54>)
 80095de:	681a      	ldr	r2, [r3, #0]
 80095e0:	4b12      	ldr	r3, [pc, #72]	; (800962c <HAL_InitTick+0x58>)
 80095e2:	781b      	ldrb	r3, [r3, #0]
 80095e4:	4619      	mov	r1, r3
 80095e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80095ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80095ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80095f2:	4618      	mov	r0, r3
 80095f4:	f000 f965 	bl	80098c2 <HAL_SYSTICK_Config>
 80095f8:	4603      	mov	r3, r0
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d001      	beq.n	8009602 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80095fe:	2301      	movs	r3, #1
 8009600:	e00e      	b.n	8009620 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	2b0f      	cmp	r3, #15
 8009606:	d80a      	bhi.n	800961e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009608:	2200      	movs	r2, #0
 800960a:	6879      	ldr	r1, [r7, #4]
 800960c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009610:	f000 f92d 	bl	800986e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8009614:	4a06      	ldr	r2, [pc, #24]	; (8009630 <HAL_InitTick+0x5c>)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800961a:	2300      	movs	r3, #0
 800961c:	e000      	b.n	8009620 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800961e:	2301      	movs	r3, #1
}
 8009620:	4618      	mov	r0, r3
 8009622:	3708      	adds	r7, #8
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}
 8009628:	20000040 	.word	0x20000040
 800962c:	20000048 	.word	0x20000048
 8009630:	20000044 	.word	0x20000044

08009634 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009634:	b480      	push	{r7}
 8009636:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8009638:	4b06      	ldr	r3, [pc, #24]	; (8009654 <HAL_IncTick+0x20>)
 800963a:	781b      	ldrb	r3, [r3, #0]
 800963c:	461a      	mov	r2, r3
 800963e:	4b06      	ldr	r3, [pc, #24]	; (8009658 <HAL_IncTick+0x24>)
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	4413      	add	r3, r2
 8009644:	4a04      	ldr	r2, [pc, #16]	; (8009658 <HAL_IncTick+0x24>)
 8009646:	6013      	str	r3, [r2, #0]
}
 8009648:	bf00      	nop
 800964a:	46bd      	mov	sp, r7
 800964c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009650:	4770      	bx	lr
 8009652:	bf00      	nop
 8009654:	20000048 	.word	0x20000048
 8009658:	20004b64 	.word	0x20004b64

0800965c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800965c:	b480      	push	{r7}
 800965e:	af00      	add	r7, sp, #0
  return uwTick;
 8009660:	4b03      	ldr	r3, [pc, #12]	; (8009670 <HAL_GetTick+0x14>)
 8009662:	681b      	ldr	r3, [r3, #0]
}
 8009664:	4618      	mov	r0, r3
 8009666:	46bd      	mov	sp, r7
 8009668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966c:	4770      	bx	lr
 800966e:	bf00      	nop
 8009670:	20004b64 	.word	0x20004b64

08009674 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b084      	sub	sp, #16
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800967c:	f7ff ffee 	bl	800965c <HAL_GetTick>
 8009680:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800968c:	d005      	beq.n	800969a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800968e:	4b09      	ldr	r3, [pc, #36]	; (80096b4 <HAL_Delay+0x40>)
 8009690:	781b      	ldrb	r3, [r3, #0]
 8009692:	461a      	mov	r2, r3
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	4413      	add	r3, r2
 8009698:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800969a:	bf00      	nop
 800969c:	f7ff ffde 	bl	800965c <HAL_GetTick>
 80096a0:	4602      	mov	r2, r0
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	1ad3      	subs	r3, r2, r3
 80096a6:	68fa      	ldr	r2, [r7, #12]
 80096a8:	429a      	cmp	r2, r3
 80096aa:	d8f7      	bhi.n	800969c <HAL_Delay+0x28>
  {
  }
}
 80096ac:	bf00      	nop
 80096ae:	3710      	adds	r7, #16
 80096b0:	46bd      	mov	sp, r7
 80096b2:	bd80      	pop	{r7, pc}
 80096b4:	20000048 	.word	0x20000048

080096b8 <__NVIC_SetPriorityGrouping>:
{
 80096b8:	b480      	push	{r7}
 80096ba:	b085      	sub	sp, #20
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	f003 0307 	and.w	r3, r3, #7
 80096c6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80096c8:	4b0b      	ldr	r3, [pc, #44]	; (80096f8 <__NVIC_SetPriorityGrouping+0x40>)
 80096ca:	68db      	ldr	r3, [r3, #12]
 80096cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80096ce:	68ba      	ldr	r2, [r7, #8]
 80096d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80096d4:	4013      	ands	r3, r2
 80096d6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80096dc:	68bb      	ldr	r3, [r7, #8]
 80096de:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80096e0:	4b06      	ldr	r3, [pc, #24]	; (80096fc <__NVIC_SetPriorityGrouping+0x44>)
 80096e2:	4313      	orrs	r3, r2
 80096e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80096e6:	4a04      	ldr	r2, [pc, #16]	; (80096f8 <__NVIC_SetPriorityGrouping+0x40>)
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	60d3      	str	r3, [r2, #12]
}
 80096ec:	bf00      	nop
 80096ee:	3714      	adds	r7, #20
 80096f0:	46bd      	mov	sp, r7
 80096f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f6:	4770      	bx	lr
 80096f8:	e000ed00 	.word	0xe000ed00
 80096fc:	05fa0000 	.word	0x05fa0000

08009700 <__NVIC_GetPriorityGrouping>:
{
 8009700:	b480      	push	{r7}
 8009702:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009704:	4b04      	ldr	r3, [pc, #16]	; (8009718 <__NVIC_GetPriorityGrouping+0x18>)
 8009706:	68db      	ldr	r3, [r3, #12]
 8009708:	0a1b      	lsrs	r3, r3, #8
 800970a:	f003 0307 	and.w	r3, r3, #7
}
 800970e:	4618      	mov	r0, r3
 8009710:	46bd      	mov	sp, r7
 8009712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009716:	4770      	bx	lr
 8009718:	e000ed00 	.word	0xe000ed00

0800971c <__NVIC_EnableIRQ>:
{
 800971c:	b480      	push	{r7}
 800971e:	b083      	sub	sp, #12
 8009720:	af00      	add	r7, sp, #0
 8009722:	4603      	mov	r3, r0
 8009724:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800972a:	2b00      	cmp	r3, #0
 800972c:	db0b      	blt.n	8009746 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800972e:	79fb      	ldrb	r3, [r7, #7]
 8009730:	f003 021f 	and.w	r2, r3, #31
 8009734:	4907      	ldr	r1, [pc, #28]	; (8009754 <__NVIC_EnableIRQ+0x38>)
 8009736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800973a:	095b      	lsrs	r3, r3, #5
 800973c:	2001      	movs	r0, #1
 800973e:	fa00 f202 	lsl.w	r2, r0, r2
 8009742:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8009746:	bf00      	nop
 8009748:	370c      	adds	r7, #12
 800974a:	46bd      	mov	sp, r7
 800974c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009750:	4770      	bx	lr
 8009752:	bf00      	nop
 8009754:	e000e100 	.word	0xe000e100

08009758 <__NVIC_SetPriority>:
{
 8009758:	b480      	push	{r7}
 800975a:	b083      	sub	sp, #12
 800975c:	af00      	add	r7, sp, #0
 800975e:	4603      	mov	r3, r0
 8009760:	6039      	str	r1, [r7, #0]
 8009762:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009764:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009768:	2b00      	cmp	r3, #0
 800976a:	db0a      	blt.n	8009782 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	b2da      	uxtb	r2, r3
 8009770:	490c      	ldr	r1, [pc, #48]	; (80097a4 <__NVIC_SetPriority+0x4c>)
 8009772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009776:	0112      	lsls	r2, r2, #4
 8009778:	b2d2      	uxtb	r2, r2
 800977a:	440b      	add	r3, r1
 800977c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009780:	e00a      	b.n	8009798 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	b2da      	uxtb	r2, r3
 8009786:	4908      	ldr	r1, [pc, #32]	; (80097a8 <__NVIC_SetPriority+0x50>)
 8009788:	79fb      	ldrb	r3, [r7, #7]
 800978a:	f003 030f 	and.w	r3, r3, #15
 800978e:	3b04      	subs	r3, #4
 8009790:	0112      	lsls	r2, r2, #4
 8009792:	b2d2      	uxtb	r2, r2
 8009794:	440b      	add	r3, r1
 8009796:	761a      	strb	r2, [r3, #24]
}
 8009798:	bf00      	nop
 800979a:	370c      	adds	r7, #12
 800979c:	46bd      	mov	sp, r7
 800979e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a2:	4770      	bx	lr
 80097a4:	e000e100 	.word	0xe000e100
 80097a8:	e000ed00 	.word	0xe000ed00

080097ac <NVIC_EncodePriority>:
{
 80097ac:	b480      	push	{r7}
 80097ae:	b089      	sub	sp, #36	; 0x24
 80097b0:	af00      	add	r7, sp, #0
 80097b2:	60f8      	str	r0, [r7, #12]
 80097b4:	60b9      	str	r1, [r7, #8]
 80097b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	f003 0307 	and.w	r3, r3, #7
 80097be:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80097c0:	69fb      	ldr	r3, [r7, #28]
 80097c2:	f1c3 0307 	rsb	r3, r3, #7
 80097c6:	2b04      	cmp	r3, #4
 80097c8:	bf28      	it	cs
 80097ca:	2304      	movcs	r3, #4
 80097cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80097ce:	69fb      	ldr	r3, [r7, #28]
 80097d0:	3304      	adds	r3, #4
 80097d2:	2b06      	cmp	r3, #6
 80097d4:	d902      	bls.n	80097dc <NVIC_EncodePriority+0x30>
 80097d6:	69fb      	ldr	r3, [r7, #28]
 80097d8:	3b03      	subs	r3, #3
 80097da:	e000      	b.n	80097de <NVIC_EncodePriority+0x32>
 80097dc:	2300      	movs	r3, #0
 80097de:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80097e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80097e4:	69bb      	ldr	r3, [r7, #24]
 80097e6:	fa02 f303 	lsl.w	r3, r2, r3
 80097ea:	43da      	mvns	r2, r3
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	401a      	ands	r2, r3
 80097f0:	697b      	ldr	r3, [r7, #20]
 80097f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80097f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80097f8:	697b      	ldr	r3, [r7, #20]
 80097fa:	fa01 f303 	lsl.w	r3, r1, r3
 80097fe:	43d9      	mvns	r1, r3
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009804:	4313      	orrs	r3, r2
}
 8009806:	4618      	mov	r0, r3
 8009808:	3724      	adds	r7, #36	; 0x24
 800980a:	46bd      	mov	sp, r7
 800980c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009810:	4770      	bx	lr
	...

08009814 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b082      	sub	sp, #8
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	3b01      	subs	r3, #1
 8009820:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009824:	d301      	bcc.n	800982a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8009826:	2301      	movs	r3, #1
 8009828:	e00f      	b.n	800984a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800982a:	4a0a      	ldr	r2, [pc, #40]	; (8009854 <SysTick_Config+0x40>)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	3b01      	subs	r3, #1
 8009830:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009832:	210f      	movs	r1, #15
 8009834:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009838:	f7ff ff8e 	bl	8009758 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800983c:	4b05      	ldr	r3, [pc, #20]	; (8009854 <SysTick_Config+0x40>)
 800983e:	2200      	movs	r2, #0
 8009840:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009842:	4b04      	ldr	r3, [pc, #16]	; (8009854 <SysTick_Config+0x40>)
 8009844:	2207      	movs	r2, #7
 8009846:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8009848:	2300      	movs	r3, #0
}
 800984a:	4618      	mov	r0, r3
 800984c:	3708      	adds	r7, #8
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}
 8009852:	bf00      	nop
 8009854:	e000e010 	.word	0xe000e010

08009858 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009858:	b580      	push	{r7, lr}
 800985a:	b082      	sub	sp, #8
 800985c:	af00      	add	r7, sp, #0
 800985e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f7ff ff29 	bl	80096b8 <__NVIC_SetPriorityGrouping>
}
 8009866:	bf00      	nop
 8009868:	3708      	adds	r7, #8
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}

0800986e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800986e:	b580      	push	{r7, lr}
 8009870:	b086      	sub	sp, #24
 8009872:	af00      	add	r7, sp, #0
 8009874:	4603      	mov	r3, r0
 8009876:	60b9      	str	r1, [r7, #8]
 8009878:	607a      	str	r2, [r7, #4]
 800987a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800987c:	2300      	movs	r3, #0
 800987e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009880:	f7ff ff3e 	bl	8009700 <__NVIC_GetPriorityGrouping>
 8009884:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009886:	687a      	ldr	r2, [r7, #4]
 8009888:	68b9      	ldr	r1, [r7, #8]
 800988a:	6978      	ldr	r0, [r7, #20]
 800988c:	f7ff ff8e 	bl	80097ac <NVIC_EncodePriority>
 8009890:	4602      	mov	r2, r0
 8009892:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009896:	4611      	mov	r1, r2
 8009898:	4618      	mov	r0, r3
 800989a:	f7ff ff5d 	bl	8009758 <__NVIC_SetPriority>
}
 800989e:	bf00      	nop
 80098a0:	3718      	adds	r7, #24
 80098a2:	46bd      	mov	sp, r7
 80098a4:	bd80      	pop	{r7, pc}

080098a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80098a6:	b580      	push	{r7, lr}
 80098a8:	b082      	sub	sp, #8
 80098aa:	af00      	add	r7, sp, #0
 80098ac:	4603      	mov	r3, r0
 80098ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80098b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098b4:	4618      	mov	r0, r3
 80098b6:	f7ff ff31 	bl	800971c <__NVIC_EnableIRQ>
}
 80098ba:	bf00      	nop
 80098bc:	3708      	adds	r7, #8
 80098be:	46bd      	mov	sp, r7
 80098c0:	bd80      	pop	{r7, pc}

080098c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80098c2:	b580      	push	{r7, lr}
 80098c4:	b082      	sub	sp, #8
 80098c6:	af00      	add	r7, sp, #0
 80098c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f7ff ffa2 	bl	8009814 <SysTick_Config>
 80098d0:	4603      	mov	r3, r0
}
 80098d2:	4618      	mov	r0, r3
 80098d4:	3708      	adds	r7, #8
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}
	...

080098dc <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b088      	sub	sp, #32
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 80098e4:	2300      	movs	r3, #0
 80098e6:	61fb      	str	r3, [r7, #28]
 80098e8:	2300      	movs	r3, #0
 80098ea:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 80098ec:	4ba9      	ldr	r3, [pc, #676]	; (8009b94 <HAL_ETH_Init+0x2b8>)
 80098ee:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 80098f0:	2300      	movs	r3, #0
 80098f2:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80098f4:	2300      	movs	r3, #0
 80098f6:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d101      	bne.n	8009902 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	e183      	b.n	8009c0a <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8009908:	b2db      	uxtb	r3, r3
 800990a:	2b00      	cmp	r3, #0
 800990c:	d106      	bne.n	800991c <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2200      	movs	r2, #0
 8009912:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f004 fa68 	bl	800ddec <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800991c:	4b9e      	ldr	r3, [pc, #632]	; (8009b98 <HAL_ETH_Init+0x2bc>)
 800991e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009920:	4a9d      	ldr	r2, [pc, #628]	; (8009b98 <HAL_ETH_Init+0x2bc>)
 8009922:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009926:	6453      	str	r3, [r2, #68]	; 0x44
 8009928:	4b9b      	ldr	r3, [pc, #620]	; (8009b98 <HAL_ETH_Init+0x2bc>)
 800992a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800992c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009930:	60bb      	str	r3, [r7, #8]
 8009932:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8009934:	4b99      	ldr	r3, [pc, #612]	; (8009b9c <HAL_ETH_Init+0x2c0>)
 8009936:	685b      	ldr	r3, [r3, #4]
 8009938:	4a98      	ldr	r2, [pc, #608]	; (8009b9c <HAL_ETH_Init+0x2c0>)
 800993a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800993e:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8009940:	4b96      	ldr	r3, [pc, #600]	; (8009b9c <HAL_ETH_Init+0x2c0>)
 8009942:	685a      	ldr	r2, [r3, #4]
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	6a1b      	ldr	r3, [r3, #32]
 8009948:	4994      	ldr	r1, [pc, #592]	; (8009b9c <HAL_ETH_Init+0x2c0>)
 800994a:	4313      	orrs	r3, r2
 800994c:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009956:	681a      	ldr	r2, [r3, #0]
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	f042 0201 	orr.w	r2, r2, #1
 8009960:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009964:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 8009966:	f7ff fe79 	bl	800965c <HAL_GetTick>
 800996a:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800996c:	e011      	b.n	8009992 <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800996e:	f7ff fe75 	bl	800965c <HAL_GetTick>
 8009972:	4602      	mov	r2, r0
 8009974:	697b      	ldr	r3, [r7, #20]
 8009976:	1ad3      	subs	r3, r2, r3
 8009978:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800997c:	d909      	bls.n	8009992 <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	2203      	movs	r2, #3
 8009982:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	2200      	movs	r2, #0
 800998a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 800998e:	2303      	movs	r3, #3
 8009990:	e13b      	b.n	8009c0a <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f003 0301 	and.w	r3, r3, #1
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d1e4      	bne.n	800996e <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	681b      	ldr	r3, [r3, #0]
 80099a8:	691b      	ldr	r3, [r3, #16]
 80099aa:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 80099ac:	69fb      	ldr	r3, [r7, #28]
 80099ae:	f023 031c 	bic.w	r3, r3, #28
 80099b2:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80099b4:	f002 f910 	bl	800bbd8 <HAL_RCC_GetHCLKFreq>
 80099b8:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 80099ba:	69bb      	ldr	r3, [r7, #24]
 80099bc:	4a78      	ldr	r2, [pc, #480]	; (8009ba0 <HAL_ETH_Init+0x2c4>)
 80099be:	4293      	cmp	r3, r2
 80099c0:	d908      	bls.n	80099d4 <HAL_ETH_Init+0xf8>
 80099c2:	69bb      	ldr	r3, [r7, #24]
 80099c4:	4a77      	ldr	r2, [pc, #476]	; (8009ba4 <HAL_ETH_Init+0x2c8>)
 80099c6:	4293      	cmp	r3, r2
 80099c8:	d804      	bhi.n	80099d4 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80099ca:	69fb      	ldr	r3, [r7, #28]
 80099cc:	f043 0308 	orr.w	r3, r3, #8
 80099d0:	61fb      	str	r3, [r7, #28]
 80099d2:	e027      	b.n	8009a24 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 80099d4:	69bb      	ldr	r3, [r7, #24]
 80099d6:	4a73      	ldr	r2, [pc, #460]	; (8009ba4 <HAL_ETH_Init+0x2c8>)
 80099d8:	4293      	cmp	r3, r2
 80099da:	d908      	bls.n	80099ee <HAL_ETH_Init+0x112>
 80099dc:	69bb      	ldr	r3, [r7, #24]
 80099de:	4a72      	ldr	r2, [pc, #456]	; (8009ba8 <HAL_ETH_Init+0x2cc>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d804      	bhi.n	80099ee <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80099e4:	69fb      	ldr	r3, [r7, #28]
 80099e6:	f043 030c 	orr.w	r3, r3, #12
 80099ea:	61fb      	str	r3, [r7, #28]
 80099ec:	e01a      	b.n	8009a24 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 80099ee:	69bb      	ldr	r3, [r7, #24]
 80099f0:	4a6d      	ldr	r2, [pc, #436]	; (8009ba8 <HAL_ETH_Init+0x2cc>)
 80099f2:	4293      	cmp	r3, r2
 80099f4:	d903      	bls.n	80099fe <HAL_ETH_Init+0x122>
 80099f6:	69bb      	ldr	r3, [r7, #24]
 80099f8:	4a6c      	ldr	r2, [pc, #432]	; (8009bac <HAL_ETH_Init+0x2d0>)
 80099fa:	4293      	cmp	r3, r2
 80099fc:	d911      	bls.n	8009a22 <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 80099fe:	69bb      	ldr	r3, [r7, #24]
 8009a00:	4a6a      	ldr	r2, [pc, #424]	; (8009bac <HAL_ETH_Init+0x2d0>)
 8009a02:	4293      	cmp	r3, r2
 8009a04:	d908      	bls.n	8009a18 <HAL_ETH_Init+0x13c>
 8009a06:	69bb      	ldr	r3, [r7, #24]
 8009a08:	4a69      	ldr	r2, [pc, #420]	; (8009bb0 <HAL_ETH_Init+0x2d4>)
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	d804      	bhi.n	8009a18 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8009a0e:	69fb      	ldr	r3, [r7, #28]
 8009a10:	f043 0304 	orr.w	r3, r3, #4
 8009a14:	61fb      	str	r3, [r7, #28]
 8009a16:	e005      	b.n	8009a24 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 8009a18:	69fb      	ldr	r3, [r7, #28]
 8009a1a:	f043 0310 	orr.w	r3, r3, #16
 8009a1e:	61fb      	str	r3, [r7, #28]
 8009a20:	e000      	b.n	8009a24 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8009a22:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	69fa      	ldr	r2, [r7, #28]
 8009a2a:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8009a2c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8009a30:	2100      	movs	r1, #0
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f000 fc19 	bl	800a26a <HAL_ETH_WritePHYRegister>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d00b      	beq.n	8009a56 <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8009a3e:	2301      	movs	r3, #1
 8009a40:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8009a42:	6939      	ldr	r1, [r7, #16]
 8009a44:	6878      	ldr	r0, [r7, #4]
 8009a46:	f000 fdcf 	bl	800a5e8 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	2201      	movs	r2, #1
 8009a4e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 8009a52:	2301      	movs	r3, #1
 8009a54:	e0d9      	b.n	8009c0a <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8009a56:	20ff      	movs	r0, #255	; 0xff
 8009a58:	f7ff fe0c 	bl	8009674 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	685b      	ldr	r3, [r3, #4]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	f000 80a7 	beq.w	8009bb4 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8009a66:	f7ff fdf9 	bl	800965c <HAL_GetTick>
 8009a6a:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8009a6c:	f107 030c 	add.w	r3, r7, #12
 8009a70:	461a      	mov	r2, r3
 8009a72:	2101      	movs	r1, #1
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f000 fb90 	bl	800a19a <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 8009a7a:	f7ff fdef 	bl	800965c <HAL_GetTick>
 8009a7e:	4602      	mov	r2, r0
 8009a80:	697b      	ldr	r3, [r7, #20]
 8009a82:	1ad3      	subs	r3, r2, r3
 8009a84:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d90f      	bls.n	8009aac <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8009a90:	6939      	ldr	r1, [r7, #16]
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f000 fda8 	bl	800a5e8 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2201      	movs	r2, #1
 8009a9c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	2200      	movs	r2, #0
 8009aa4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8009aa8:	2303      	movs	r3, #3
 8009aaa:	e0ae      	b.n	8009c0a <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	f003 0304 	and.w	r3, r3, #4
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d0da      	beq.n	8009a6c <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8009ab6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009aba:	2100      	movs	r1, #0
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f000 fbd4 	bl	800a26a <HAL_ETH_WritePHYRegister>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d00b      	beq.n	8009ae0 <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8009ac8:	2301      	movs	r3, #1
 8009aca:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8009acc:	6939      	ldr	r1, [r7, #16]
 8009ace:	6878      	ldr	r0, [r7, #4]
 8009ad0:	f000 fd8a 	bl	800a5e8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2201      	movs	r2, #1
 8009ad8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8009adc:	2301      	movs	r3, #1
 8009ade:	e094      	b.n	8009c0a <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 8009ae0:	f7ff fdbc 	bl	800965c <HAL_GetTick>
 8009ae4:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8009ae6:	f107 030c 	add.w	r3, r7, #12
 8009aea:	461a      	mov	r2, r3
 8009aec:	2101      	movs	r1, #1
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f000 fb53 	bl	800a19a <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8009af4:	f7ff fdb2 	bl	800965c <HAL_GetTick>
 8009af8:	4602      	mov	r2, r0
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	1ad3      	subs	r3, r2, r3
 8009afe:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d90f      	bls.n	8009b26 <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8009b06:	2301      	movs	r3, #1
 8009b08:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8009b0a:	6939      	ldr	r1, [r7, #16]
 8009b0c:	6878      	ldr	r0, [r7, #4]
 8009b0e:	f000 fd6b 	bl	800a5e8 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2201      	movs	r2, #1
 8009b16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 8009b22:	2303      	movs	r3, #3
 8009b24:	e071      	b.n	8009c0a <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	f003 0320 	and.w	r3, r3, #32
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d0da      	beq.n	8009ae6 <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8009b30:	f107 030c 	add.w	r3, r7, #12
 8009b34:	461a      	mov	r2, r3
 8009b36:	211f      	movs	r1, #31
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f000 fb2e 	bl	800a19a <HAL_ETH_ReadPHYRegister>
 8009b3e:	4603      	mov	r3, r0
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d00b      	beq.n	8009b5c <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8009b44:	2301      	movs	r3, #1
 8009b46:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8009b48:	6939      	ldr	r1, [r7, #16]
 8009b4a:	6878      	ldr	r0, [r7, #4]
 8009b4c:	f000 fd4c 	bl	800a5e8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2201      	movs	r2, #1
 8009b54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 8009b58:	2301      	movs	r3, #1
 8009b5a:	e056      	b.n	8009c0a <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f003 0310 	and.w	r3, r3, #16
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d004      	beq.n	8009b70 <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009b6c:	60da      	str	r2, [r3, #12]
 8009b6e:	e002      	b.n	8009b76 <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2200      	movs	r2, #0
 8009b74:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	f003 0304 	and.w	r3, r3, #4
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d003      	beq.n	8009b88 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2200      	movs	r2, #0
 8009b84:	609a      	str	r2, [r3, #8]
 8009b86:	e037      	b.n	8009bf8 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009b8e:	609a      	str	r2, [r3, #8]
 8009b90:	e032      	b.n	8009bf8 <HAL_ETH_Init+0x31c>
 8009b92:	bf00      	nop
 8009b94:	03938700 	.word	0x03938700
 8009b98:	40023800 	.word	0x40023800
 8009b9c:	40013800 	.word	0x40013800
 8009ba0:	01312cff 	.word	0x01312cff
 8009ba4:	02160ebf 	.word	0x02160ebf
 8009ba8:	039386ff 	.word	0x039386ff
 8009bac:	05f5e0ff 	.word	0x05f5e0ff
 8009bb0:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	68db      	ldr	r3, [r3, #12]
 8009bb8:	08db      	lsrs	r3, r3, #3
 8009bba:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	689b      	ldr	r3, [r3, #8]
 8009bc0:	085b      	lsrs	r3, r3, #1
 8009bc2:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8009bc4:	4313      	orrs	r3, r2
 8009bc6:	b29b      	uxth	r3, r3
 8009bc8:	461a      	mov	r2, r3
 8009bca:	2100      	movs	r1, #0
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f000 fb4c 	bl	800a26a <HAL_ETH_WritePHYRegister>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d00b      	beq.n	8009bf0 <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8009bd8:	2301      	movs	r3, #1
 8009bda:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8009bdc:	6939      	ldr	r1, [r7, #16]
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f000 fd02 	bl	800a5e8 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2201      	movs	r2, #1
 8009be8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 8009bec:	2301      	movs	r3, #1
 8009bee:	e00c      	b.n	8009c0a <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8009bf0:	f640 70ff 	movw	r0, #4095	; 0xfff
 8009bf4:	f7ff fd3e 	bl	8009674 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8009bf8:	6939      	ldr	r1, [r7, #16]
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f000 fcf4 	bl	800a5e8 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2201      	movs	r2, #1
 8009c04:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 8009c08:	2300      	movs	r3, #0
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3720      	adds	r7, #32
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}
 8009c12:	bf00      	nop

08009c14 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8009c14:	b480      	push	{r7}
 8009c16:	b087      	sub	sp, #28
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	60f8      	str	r0, [r7, #12]
 8009c1c:	60b9      	str	r1, [r7, #8]
 8009c1e:	607a      	str	r2, [r7, #4]
 8009c20:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8009c22:	2300      	movs	r3, #0
 8009c24:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	d101      	bne.n	8009c34 <HAL_ETH_DMATxDescListInit+0x20>
 8009c30:	2302      	movs	r3, #2
 8009c32:	e052      	b.n	8009cda <HAL_ETH_DMATxDescListInit+0xc6>
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	2201      	movs	r2, #1
 8009c38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	2202      	movs	r2, #2
 8009c40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	68ba      	ldr	r2, [r7, #8]
 8009c48:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	617b      	str	r3, [r7, #20]
 8009c4e:	e030      	b.n	8009cb2 <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	015b      	lsls	r3, r3, #5
 8009c54:	68ba      	ldr	r2, [r7, #8]
 8009c56:	4413      	add	r3, r2
 8009c58:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 8009c5a:	693b      	ldr	r3, [r7, #16]
 8009c5c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009c60:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 8009c62:	697b      	ldr	r3, [r7, #20]
 8009c64:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8009c68:	fb02 f303 	mul.w	r3, r2, r3
 8009c6c:	687a      	ldr	r2, [r7, #4]
 8009c6e:	4413      	add	r3, r2
 8009c70:	461a      	mov	r2, r3
 8009c72:	693b      	ldr	r3, [r7, #16]
 8009c74:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	69db      	ldr	r3, [r3, #28]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d105      	bne.n	8009c8a <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8009c7e:	693b      	ldr	r3, [r7, #16]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	3b01      	subs	r3, #1
 8009c8e:	697a      	ldr	r2, [r7, #20]
 8009c90:	429a      	cmp	r2, r3
 8009c92:	d208      	bcs.n	8009ca6 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 8009c94:	697b      	ldr	r3, [r7, #20]
 8009c96:	3301      	adds	r3, #1
 8009c98:	015b      	lsls	r3, r3, #5
 8009c9a:	68ba      	ldr	r2, [r7, #8]
 8009c9c:	4413      	add	r3, r2
 8009c9e:	461a      	mov	r2, r3
 8009ca0:	693b      	ldr	r3, [r7, #16]
 8009ca2:	60da      	str	r2, [r3, #12]
 8009ca4:	e002      	b.n	8009cac <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 8009ca6:	68ba      	ldr	r2, [r7, #8]
 8009ca8:	693b      	ldr	r3, [r7, #16]
 8009caa:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 8009cac:	697b      	ldr	r3, [r7, #20]
 8009cae:	3301      	adds	r3, #1
 8009cb0:	617b      	str	r3, [r7, #20]
 8009cb2:	697a      	ldr	r2, [r7, #20]
 8009cb4:	683b      	ldr	r3, [r7, #0]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	d3ca      	bcc.n	8009c50 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	6819      	ldr	r1, [r3, #0]
 8009cbe:	68ba      	ldr	r2, [r7, #8]
 8009cc0:	f241 0310 	movw	r3, #4112	; 0x1010
 8009cc4:	440b      	add	r3, r1
 8009cc6:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	2200      	movs	r2, #0
 8009cd4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8009cd8:	2300      	movs	r3, #0
}
 8009cda:	4618      	mov	r0, r3
 8009cdc:	371c      	adds	r7, #28
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ce4:	4770      	bx	lr

08009ce6 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8009ce6:	b480      	push	{r7}
 8009ce8:	b087      	sub	sp, #28
 8009cea:	af00      	add	r7, sp, #0
 8009cec:	60f8      	str	r0, [r7, #12]
 8009cee:	60b9      	str	r1, [r7, #8]
 8009cf0:	607a      	str	r2, [r7, #4]
 8009cf2:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009cfe:	2b01      	cmp	r3, #1
 8009d00:	d101      	bne.n	8009d06 <HAL_ETH_DMARxDescListInit+0x20>
 8009d02:	2302      	movs	r3, #2
 8009d04:	e056      	b.n	8009db4 <HAL_ETH_DMARxDescListInit+0xce>
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	2201      	movs	r2, #1
 8009d0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2202      	movs	r2, #2
 8009d12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	68ba      	ldr	r2, [r7, #8]
 8009d1a:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	617b      	str	r3, [r7, #20]
 8009d20:	e034      	b.n	8009d8c <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 8009d22:	697b      	ldr	r3, [r7, #20]
 8009d24:	015b      	lsls	r3, r3, #5
 8009d26:	68ba      	ldr	r2, [r7, #8]
 8009d28:	4413      	add	r3, r2
 8009d2a:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8009d2c:	693b      	ldr	r3, [r7, #16]
 8009d2e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009d32:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8009d3a:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8009d42:	fb02 f303 	mul.w	r3, r2, r3
 8009d46:	687a      	ldr	r2, [r7, #4]
 8009d48:	4413      	add	r3, r2
 8009d4a:	461a      	mov	r2, r3
 8009d4c:	693b      	ldr	r3, [r7, #16]
 8009d4e:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	699b      	ldr	r3, [r3, #24]
 8009d54:	2b01      	cmp	r3, #1
 8009d56:	d105      	bne.n	8009d64 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8009d58:	693b      	ldr	r3, [r7, #16]
 8009d5a:	685b      	ldr	r3, [r3, #4]
 8009d5c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009d60:	693b      	ldr	r3, [r7, #16]
 8009d62:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	3b01      	subs	r3, #1
 8009d68:	697a      	ldr	r2, [r7, #20]
 8009d6a:	429a      	cmp	r2, r3
 8009d6c:	d208      	bcs.n	8009d80 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 8009d6e:	697b      	ldr	r3, [r7, #20]
 8009d70:	3301      	adds	r3, #1
 8009d72:	015b      	lsls	r3, r3, #5
 8009d74:	68ba      	ldr	r2, [r7, #8]
 8009d76:	4413      	add	r3, r2
 8009d78:	461a      	mov	r2, r3
 8009d7a:	693b      	ldr	r3, [r7, #16]
 8009d7c:	60da      	str	r2, [r3, #12]
 8009d7e:	e002      	b.n	8009d86 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 8009d80:	68ba      	ldr	r2, [r7, #8]
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 8009d86:	697b      	ldr	r3, [r7, #20]
 8009d88:	3301      	adds	r3, #1
 8009d8a:	617b      	str	r3, [r7, #20]
 8009d8c:	697a      	ldr	r2, [r7, #20]
 8009d8e:	683b      	ldr	r3, [r7, #0]
 8009d90:	429a      	cmp	r2, r3
 8009d92:	d3c6      	bcc.n	8009d22 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	6819      	ldr	r1, [r3, #0]
 8009d98:	68ba      	ldr	r2, [r7, #8]
 8009d9a:	f241 030c 	movw	r3, #4108	; 0x100c
 8009d9e:	440b      	add	r3, r1
 8009da0:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	2201      	movs	r2, #1
 8009da6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	2200      	movs	r2, #0
 8009dae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8009db2:	2300      	movs	r3, #0
}
 8009db4:	4618      	mov	r0, r3
 8009db6:	371c      	adds	r7, #28
 8009db8:	46bd      	mov	sp, r7
 8009dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbe:	4770      	bx	lr

08009dc0 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	b087      	sub	sp, #28
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	6078      	str	r0, [r7, #4]
 8009dc8:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	617b      	str	r3, [r7, #20]
 8009dce:	2300      	movs	r3, #0
 8009dd0:	60fb      	str	r3, [r7, #12]
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009ddc:	2b01      	cmp	r3, #1
 8009dde:	d101      	bne.n	8009de4 <HAL_ETH_TransmitFrame+0x24>
 8009de0:	2302      	movs	r3, #2
 8009de2:	e0cd      	b.n	8009f80 <HAL_ETH_TransmitFrame+0x1c0>
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	2201      	movs	r2, #1
 8009de8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2202      	movs	r2, #2
 8009df0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d109      	bne.n	8009e0e <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2201      	movs	r2, #1
 8009dfe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	2200      	movs	r2, #0
 8009e06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	e0b8      	b.n	8009f80 <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	da09      	bge.n	8009e2c <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2212      	movs	r2, #18
 8009e1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2200      	movs	r2, #0
 8009e24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 8009e28:	2301      	movs	r3, #1
 8009e2a:	e0a9      	b.n	8009f80 <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8009e32:	4293      	cmp	r3, r2
 8009e34:	d915      	bls.n	8009e62 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 8009e36:	683b      	ldr	r3, [r7, #0]
 8009e38:	4a54      	ldr	r2, [pc, #336]	; (8009f8c <HAL_ETH_TransmitFrame+0x1cc>)
 8009e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8009e3e:	0a9b      	lsrs	r3, r3, #10
 8009e40:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 8009e42:	683a      	ldr	r2, [r7, #0]
 8009e44:	4b51      	ldr	r3, [pc, #324]	; (8009f8c <HAL_ETH_TransmitFrame+0x1cc>)
 8009e46:	fba3 1302 	umull	r1, r3, r3, r2
 8009e4a:	0a9b      	lsrs	r3, r3, #10
 8009e4c:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8009e50:	fb01 f303 	mul.w	r3, r1, r3
 8009e54:	1ad3      	subs	r3, r2, r3
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d005      	beq.n	8009e66 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8009e5a:	697b      	ldr	r3, [r7, #20]
 8009e5c:	3301      	adds	r3, #1
 8009e5e:	617b      	str	r3, [r7, #20]
 8009e60:	e001      	b.n	8009e66 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 8009e62:	2301      	movs	r3, #1
 8009e64:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 8009e66:	697b      	ldr	r3, [r7, #20]
 8009e68:	2b01      	cmp	r3, #1
 8009e6a:	d11c      	bne.n	8009ea6 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e70:	681a      	ldr	r2, [r3, #0]
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e76:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 8009e7a:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e80:	683a      	ldr	r2, [r7, #0]
 8009e82:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8009e86:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8009e88:	687b      	ldr	r3, [r7, #4]
 8009e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e8c:	681a      	ldr	r2, [r3, #0]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e92:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8009e96:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e9c:	68db      	ldr	r3, [r3, #12]
 8009e9e:	461a      	mov	r2, r3
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	62da      	str	r2, [r3, #44]	; 0x2c
 8009ea4:	e04b      	b.n	8009f3e <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	613b      	str	r3, [r7, #16]
 8009eaa:	e044      	b.n	8009f36 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eb0:	681a      	ldr	r2, [r3, #0]
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eb6:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009eba:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 8009ebc:	693b      	ldr	r3, [r7, #16]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d107      	bne.n	8009ed2 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ec6:	681a      	ldr	r2, [r3, #0]
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ecc:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8009ed0:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ed6:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8009eda:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	3b01      	subs	r3, #1
 8009ee0:	693a      	ldr	r2, [r7, #16]
 8009ee2:	429a      	cmp	r2, r3
 8009ee4:	d116      	bne.n	8009f14 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009eea:	681a      	ldr	r2, [r3, #0]
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef0:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8009ef4:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 8009ef6:	697b      	ldr	r3, [r7, #20]
 8009ef8:	4a25      	ldr	r2, [pc, #148]	; (8009f90 <HAL_ETH_TransmitFrame+0x1d0>)
 8009efa:	fb02 f203 	mul.w	r2, r2, r3
 8009efe:	683b      	ldr	r3, [r7, #0]
 8009f00:	4413      	add	r3, r2
 8009f02:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 8009f06:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f0c:	68fa      	ldr	r2, [r7, #12]
 8009f0e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 8009f12:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f18:	681a      	ldr	r2, [r3, #0]
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f1e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8009f22:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f28:	68db      	ldr	r3, [r3, #12]
 8009f2a:	461a      	mov	r2, r3
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 8009f30:	693b      	ldr	r3, [r7, #16]
 8009f32:	3301      	adds	r3, #1
 8009f34:	613b      	str	r3, [r7, #16]
 8009f36:	693a      	ldr	r2, [r7, #16]
 8009f38:	697b      	ldr	r3, [r7, #20]
 8009f3a:	429a      	cmp	r2, r3
 8009f3c:	d3b6      	bcc.n	8009eac <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681a      	ldr	r2, [r3, #0]
 8009f42:	f241 0314 	movw	r3, #4116	; 0x1014
 8009f46:	4413      	add	r3, r2
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	f003 0304 	and.w	r3, r3, #4
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	d00d      	beq.n	8009f6e <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681a      	ldr	r2, [r3, #0]
 8009f56:	f241 0314 	movw	r3, #4116	; 0x1014
 8009f5a:	4413      	add	r3, r2
 8009f5c:	2204      	movs	r2, #4
 8009f5e:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	681a      	ldr	r2, [r3, #0]
 8009f64:	f241 0304 	movw	r3, #4100	; 0x1004
 8009f68:	4413      	add	r3, r2
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2201      	movs	r2, #1
 8009f72:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2200      	movs	r2, #0
 8009f7a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 8009f7e:	2300      	movs	r3, #0
}
 8009f80:	4618      	mov	r0, r3
 8009f82:	371c      	adds	r7, #28
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr
 8009f8c:	ac02b00b 	.word	0xac02b00b
 8009f90:	fffffa0c 	.word	0xfffffa0c

08009f94 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b085      	sub	sp, #20
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009fa6:	2b01      	cmp	r3, #1
 8009fa8:	d101      	bne.n	8009fae <HAL_ETH_GetReceivedFrame_IT+0x1a>
 8009faa:	2302      	movs	r3, #2
 8009fac:	e074      	b.n	800a098 <HAL_ETH_GetReceivedFrame_IT+0x104>
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2201      	movs	r2, #1
 8009fb2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2202      	movs	r2, #2
 8009fba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 8009fbe:	e05a      	b.n	800a076 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	3301      	adds	r3, #1
 8009fc4:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009fd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009fd4:	d10d      	bne.n	8009ff2 <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	2201      	movs	r2, #1
 8009fe2:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fe8:	68db      	ldr	r3, [r3, #12]
 8009fea:	461a      	mov	r2, r3
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	629a      	str	r2, [r3, #40]	; 0x28
 8009ff0:	e041      	b.n	800a076 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d10b      	bne.n	800a018 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a004:	1c5a      	adds	r2, r3, #1
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a00e:	68db      	ldr	r3, [r3, #12]
 800a010:	461a      	mov	r2, r3
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	629a      	str	r2, [r3, #40]	; 0x28
 800a016:	e02e      	b.n	800a076 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a024:	1c5a      	adds	r2, r3, #1
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a02e:	2b01      	cmp	r3, #1
 800a030:	d103      	bne.n	800a03a <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	0c1b      	lsrs	r3, r3, #16
 800a042:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800a046:	1f1a      	subs	r2, r3, #4
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a050:	689a      	ldr	r2, [r3, #8]
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a05a:	68db      	ldr	r3, [r3, #12]
 800a05c:	461a      	mov	r2, r3
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2201      	movs	r2, #1
 800a066:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2200      	movs	r2, #0
 800a06e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 800a072:	2300      	movs	r3, #0
 800a074:	e010      	b.n	800a098 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	db02      	blt.n	800a086 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	2b03      	cmp	r3, #3
 800a084:	d99c      	bls.n	8009fc0 <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2201      	movs	r2, #1
 800a08a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	2200      	movs	r2, #0
 800a092:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 800a096:	2301      	movs	r3, #1
}
 800a098:	4618      	mov	r0, r3
 800a09a:	3714      	adds	r7, #20
 800a09c:	46bd      	mov	sp, r7
 800a09e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0a2:	4770      	bx	lr

0800a0a4 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b082      	sub	sp, #8
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681a      	ldr	r2, [r3, #0]
 800a0b0:	f241 0314 	movw	r3, #4116	; 0x1014
 800a0b4:	4413      	add	r3, r2
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a0bc:	2b40      	cmp	r3, #64	; 0x40
 800a0be:	d112      	bne.n	800a0e6 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800a0c0:	6878      	ldr	r0, [r7, #4]
 800a0c2:	f003 ff53 	bl	800df6c <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681a      	ldr	r2, [r3, #0]
 800a0ca:	f241 0314 	movw	r3, #4116	; 0x1014
 800a0ce:	4413      	add	r3, r2
 800a0d0:	2240      	movs	r2, #64	; 0x40
 800a0d2:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	2201      	movs	r2, #1
 800a0d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	2200      	movs	r2, #0
 800a0e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a0e4:	e01b      	b.n	800a11e <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	681a      	ldr	r2, [r3, #0]
 800a0ea:	f241 0314 	movw	r3, #4116	; 0x1014
 800a0ee:	4413      	add	r3, r2
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	f003 0301 	and.w	r3, r3, #1
 800a0f6:	2b01      	cmp	r3, #1
 800a0f8:	d111      	bne.n	800a11e <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800a0fa:	6878      	ldr	r0, [r7, #4]
 800a0fc:	f000 f839 	bl	800a172 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681a      	ldr	r2, [r3, #0]
 800a104:	f241 0314 	movw	r3, #4116	; 0x1014
 800a108:	4413      	add	r3, r2
 800a10a:	2201      	movs	r2, #1
 800a10c:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2201      	movs	r2, #1
 800a112:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2200      	movs	r2, #0
 800a11a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681a      	ldr	r2, [r3, #0]
 800a122:	f241 0314 	movw	r3, #4116	; 0x1014
 800a126:	4413      	add	r3, r2
 800a128:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a12c:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	681a      	ldr	r2, [r3, #0]
 800a132:	f241 0314 	movw	r3, #4116	; 0x1014
 800a136:	4413      	add	r3, r2
 800a138:	681b      	ldr	r3, [r3, #0]
 800a13a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a13e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a142:	d112      	bne.n	800a16a <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 800a144:	6878      	ldr	r0, [r7, #4]
 800a146:	f000 f81e 	bl	800a186 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681a      	ldr	r2, [r3, #0]
 800a14e:	f241 0314 	movw	r3, #4116	; 0x1014
 800a152:	4413      	add	r3, r2
 800a154:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800a158:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	2201      	movs	r2, #1
 800a15e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2200      	movs	r2, #0
 800a166:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 800a16a:	bf00      	nop
 800a16c:	3708      	adds	r7, #8
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}

0800a172 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 800a172:	b480      	push	{r7}
 800a174:	b083      	sub	sp, #12
 800a176:	af00      	add	r7, sp, #0
 800a178:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 800a17a:	bf00      	nop
 800a17c:	370c      	adds	r7, #12
 800a17e:	46bd      	mov	sp, r7
 800a180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a184:	4770      	bx	lr

0800a186 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 800a186:	b480      	push	{r7}
 800a188:	b083      	sub	sp, #12
 800a18a:	af00      	add	r7, sp, #0
 800a18c:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 800a18e:	bf00      	nop
 800a190:	370c      	adds	r7, #12
 800a192:	46bd      	mov	sp, r7
 800a194:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a198:	4770      	bx	lr

0800a19a <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 800a19a:	b580      	push	{r7, lr}
 800a19c:	b086      	sub	sp, #24
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	60f8      	str	r0, [r7, #12]
 800a1a2:	460b      	mov	r3, r1
 800a1a4:	607a      	str	r2, [r7, #4]
 800a1a6:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a1b6:	b2db      	uxtb	r3, r3
 800a1b8:	2b82      	cmp	r3, #130	; 0x82
 800a1ba:	d101      	bne.n	800a1c0 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 800a1bc:	2302      	movs	r3, #2
 800a1be:	e050      	b.n	800a262 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2282      	movs	r2, #130	; 0x82
 800a1c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	691b      	ldr	r3, [r3, #16]
 800a1ce:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800a1d0:	697b      	ldr	r3, [r7, #20]
 800a1d2:	f003 031c 	and.w	r3, r3, #28
 800a1d6:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	8a1b      	ldrh	r3, [r3, #16]
 800a1dc:	02db      	lsls	r3, r3, #11
 800a1de:	b29b      	uxth	r3, r3
 800a1e0:	697a      	ldr	r2, [r7, #20]
 800a1e2:	4313      	orrs	r3, r2
 800a1e4:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800a1e6:	897b      	ldrh	r3, [r7, #10]
 800a1e8:	019b      	lsls	r3, r3, #6
 800a1ea:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800a1ee:	697a      	ldr	r2, [r7, #20]
 800a1f0:	4313      	orrs	r3, r2
 800a1f2:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 800a1f4:	697b      	ldr	r3, [r7, #20]
 800a1f6:	f023 0302 	bic.w	r3, r3, #2
 800a1fa:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 800a1fc:	697b      	ldr	r3, [r7, #20]
 800a1fe:	f043 0301 	orr.w	r3, r3, #1
 800a202:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	681b      	ldr	r3, [r3, #0]
 800a208:	697a      	ldr	r2, [r7, #20]
 800a20a:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800a20c:	f7ff fa26 	bl	800965c <HAL_GetTick>
 800a210:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800a212:	e015      	b.n	800a240 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800a214:	f7ff fa22 	bl	800965c <HAL_GetTick>
 800a218:	4602      	mov	r2, r0
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	1ad3      	subs	r3, r2, r3
 800a21e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a222:	d309      	bcc.n	800a238 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	2201      	movs	r2, #1
 800a228:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	2200      	movs	r2, #0
 800a230:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800a234:	2303      	movs	r3, #3
 800a236:	e014      	b.n	800a262 <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	691b      	ldr	r3, [r3, #16]
 800a23e:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800a240:	697b      	ldr	r3, [r7, #20]
 800a242:	f003 0301 	and.w	r3, r3, #1
 800a246:	2b00      	cmp	r3, #0
 800a248:	d1e4      	bne.n	800a214 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	695b      	ldr	r3, [r3, #20]
 800a250:	b29b      	uxth	r3, r3
 800a252:	461a      	mov	r2, r3
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2201      	movs	r2, #1
 800a25c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800a260:	2300      	movs	r3, #0
}
 800a262:	4618      	mov	r0, r3
 800a264:	3718      	adds	r7, #24
 800a266:	46bd      	mov	sp, r7
 800a268:	bd80      	pop	{r7, pc}

0800a26a <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 800a26a:	b580      	push	{r7, lr}
 800a26c:	b086      	sub	sp, #24
 800a26e:	af00      	add	r7, sp, #0
 800a270:	60f8      	str	r0, [r7, #12]
 800a272:	460b      	mov	r3, r1
 800a274:	607a      	str	r2, [r7, #4]
 800a276:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 800a278:	2300      	movs	r3, #0
 800a27a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 800a27c:	2300      	movs	r3, #0
 800a27e:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a286:	b2db      	uxtb	r3, r3
 800a288:	2b42      	cmp	r3, #66	; 0x42
 800a28a:	d101      	bne.n	800a290 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 800a28c:	2302      	movs	r3, #2
 800a28e:	e04e      	b.n	800a32e <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	2242      	movs	r2, #66	; 0x42
 800a294:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	691b      	ldr	r3, [r3, #16]
 800a29e:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800a2a0:	697b      	ldr	r3, [r7, #20]
 800a2a2:	f003 031c 	and.w	r3, r3, #28
 800a2a6:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	8a1b      	ldrh	r3, [r3, #16]
 800a2ac:	02db      	lsls	r3, r3, #11
 800a2ae:	b29b      	uxth	r3, r3
 800a2b0:	697a      	ldr	r2, [r7, #20]
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800a2b6:	897b      	ldrh	r3, [r7, #10]
 800a2b8:	019b      	lsls	r3, r3, #6
 800a2ba:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800a2be:	697a      	ldr	r2, [r7, #20]
 800a2c0:	4313      	orrs	r3, r2
 800a2c2:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 800a2c4:	697b      	ldr	r3, [r7, #20]
 800a2c6:	f043 0302 	orr.w	r3, r3, #2
 800a2ca:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 800a2cc:	697b      	ldr	r3, [r7, #20]
 800a2ce:	f043 0301 	orr.w	r3, r3, #1
 800a2d2:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	b29a      	uxth	r2, r3
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	697a      	ldr	r2, [r7, #20]
 800a2e4:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800a2e6:	f7ff f9b9 	bl	800965c <HAL_GetTick>
 800a2ea:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800a2ec:	e015      	b.n	800a31a <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800a2ee:	f7ff f9b5 	bl	800965c <HAL_GetTick>
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	693b      	ldr	r3, [r7, #16]
 800a2f6:	1ad3      	subs	r3, r2, r3
 800a2f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a2fc:	d309      	bcc.n	800a312 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2201      	movs	r2, #1
 800a302:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2200      	movs	r2, #0
 800a30a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800a30e:	2303      	movs	r3, #3
 800a310:	e00d      	b.n	800a32e <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	691b      	ldr	r3, [r3, #16]
 800a318:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	f003 0301 	and.w	r3, r3, #1
 800a320:	2b00      	cmp	r3, #0
 800a322:	d1e4      	bne.n	800a2ee <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	2201      	movs	r2, #1
 800a328:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 800a32c:	2300      	movs	r3, #0
}
 800a32e:	4618      	mov	r0, r3
 800a330:	3718      	adds	r7, #24
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}

0800a336 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 800a336:	b580      	push	{r7, lr}
 800a338:	b082      	sub	sp, #8
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a344:	2b01      	cmp	r3, #1
 800a346:	d101      	bne.n	800a34c <HAL_ETH_Start+0x16>
 800a348:	2302      	movs	r3, #2
 800a34a:	e01f      	b.n	800a38c <HAL_ETH_Start+0x56>
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2201      	movs	r2, #1
 800a350:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	2202      	movs	r2, #2
 800a358:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 800a35c:	6878      	ldr	r0, [r7, #4]
 800a35e:	f000 fb45 	bl	800a9ec <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f000 fb7c 	bl	800aa60 <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800a368:	6878      	ldr	r0, [r7, #4]
 800a36a:	f000 fc13 	bl	800ab94 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	f000 fbb0 	bl	800aad4 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 800a374:	6878      	ldr	r0, [r7, #4]
 800a376:	f000 fbdd 	bl	800ab34 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2201      	movs	r2, #1
 800a37e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	2200      	movs	r2, #0
 800a386:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800a38a:	2300      	movs	r3, #0
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3708      	adds	r7, #8
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}

0800a394 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 800a394:	b580      	push	{r7, lr}
 800a396:	b082      	sub	sp, #8
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a3a2:	2b01      	cmp	r3, #1
 800a3a4:	d101      	bne.n	800a3aa <HAL_ETH_Stop+0x16>
 800a3a6:	2302      	movs	r3, #2
 800a3a8:	e01f      	b.n	800a3ea <HAL_ETH_Stop+0x56>
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	2201      	movs	r2, #1
 800a3ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	2202      	movs	r2, #2
 800a3b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 800a3ba:	6878      	ldr	r0, [r7, #4]
 800a3bc:	f000 fba2 	bl	800ab04 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 800a3c0:	6878      	ldr	r0, [r7, #4]
 800a3c2:	f000 fbcf 	bl	800ab64 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 800a3c6:	6878      	ldr	r0, [r7, #4]
 800a3c8:	f000 fb67 	bl	800aa9a <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800a3cc:	6878      	ldr	r0, [r7, #4]
 800a3ce:	f000 fbe1 	bl	800ab94 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f000 fb27 	bl	800aa26 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2201      	movs	r2, #1
 800a3dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	2200      	movs	r2, #0
 800a3e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800a3e8:	2300      	movs	r3, #0
}
 800a3ea:	4618      	mov	r0, r3
 800a3ec:	3708      	adds	r7, #8
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	bd80      	pop	{r7, pc}
	...

0800a3f4 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b084      	sub	sp, #16
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	6078      	str	r0, [r7, #4]
 800a3fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a3fe:	2300      	movs	r3, #0
 800a400:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a408:	2b01      	cmp	r3, #1
 800a40a:	d101      	bne.n	800a410 <HAL_ETH_ConfigMAC+0x1c>
 800a40c:	2302      	movs	r3, #2
 800a40e:	e0e4      	b.n	800a5da <HAL_ETH_ConfigMAC+0x1e6>
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	2201      	movs	r2, #1
 800a414:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	2202      	movs	r2, #2
 800a41c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 800a420:	683b      	ldr	r3, [r7, #0]
 800a422:	2b00      	cmp	r3, #0
 800a424:	f000 80b1 	beq.w	800a58a <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 800a430:	68fa      	ldr	r2, [r7, #12]
 800a432:	4b6c      	ldr	r3, [pc, #432]	; (800a5e4 <HAL_ETH_ConfigMAC+0x1f0>)
 800a434:	4013      	ands	r3, r2
 800a436:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	685b      	ldr	r3, [r3, #4]
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 800a440:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 800a442:	683b      	ldr	r3, [r7, #0]
 800a444:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 800a446:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 800a448:	683b      	ldr	r3, [r7, #0]
 800a44a:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 800a44c:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 800a452:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 800a458:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 800a45a:	683b      	ldr	r3, [r7, #0]
 800a45c:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 800a45e:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 800a464:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 800a46a:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 800a46c:	683b      	ldr	r3, [r7, #0]
 800a46e:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 800a470:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 800a472:	683b      	ldr	r3, [r7, #0]
 800a474:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 800a476:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 800a47c:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 800a47e:	683b      	ldr	r3, [r7, #0]
 800a480:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 800a482:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 800a484:	68fa      	ldr	r2, [r7, #12]
 800a486:	4313      	orrs	r3, r2
 800a488:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	68fa      	ldr	r2, [r7, #12]
 800a490:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800a49a:	2001      	movs	r0, #1
 800a49c:	f7ff f8ea 	bl	8009674 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	68fa      	ldr	r2, [r7, #12]
 800a4a6:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800a4a8:	683b      	ldr	r3, [r7, #0]
 800a4aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 800a4ac:	683b      	ldr	r3, [r7, #0]
 800a4ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800a4b0:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 800a4b2:	683b      	ldr	r3, [r7, #0]
 800a4b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 800a4b6:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 800a4b8:	683b      	ldr	r3, [r7, #0]
 800a4ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 800a4bc:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 800a4c2:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 800a4c4:	683b      	ldr	r3, [r7, #0]
 800a4c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 800a4c8:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 800a4ca:	683b      	ldr	r3, [r7, #0]
 800a4cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800a4ce:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 800a4d2:	683b      	ldr	r3, [r7, #0]
 800a4d4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 800a4da:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800a4dc:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFFR;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	685b      	ldr	r3, [r3, #4]
 800a4e4:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800a4e6:	2001      	movs	r0, #1
 800a4e8:	f7ff f8c4 	bl	8009674 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	68fa      	ldr	r2, [r7, #12]
 800a4f2:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	683a      	ldr	r2, [r7, #0]
 800a4fa:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800a4fc:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	683a      	ldr	r2, [r7, #0]
 800a504:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a506:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg = (heth->Instance)->MACFCR;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	699b      	ldr	r3, [r3, #24]
 800a50e:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800a510:	68fa      	ldr	r2, [r7, #12]
 800a512:	f64f 7341 	movw	r3, #65345	; 0xff41
 800a516:	4013      	ands	r3, r2
 800a518:	60fb      	str	r3, [r7, #12]
     
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a51e:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 800a520:	683b      	ldr	r3, [r7, #0]
 800a522:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800a524:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 800a526:	683b      	ldr	r3, [r7, #0]
 800a528:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 800a52a:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 800a52c:	683b      	ldr	r3, [r7, #0]
 800a52e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 800a530:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 800a532:	683b      	ldr	r3, [r7, #0]
 800a534:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 800a536:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 800a53c:	4313      	orrs	r3, r2
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800a53e:	68fa      	ldr	r2, [r7, #12]
 800a540:	4313      	orrs	r3, r2
 800a542:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	68fa      	ldr	r2, [r7, #12]
 800a54a:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFCR;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	699b      	ldr	r3, [r3, #24]
 800a552:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800a554:	2001      	movs	r0, #1
 800a556:	f7ff f88d 	bl	8009674 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	68fa      	ldr	r2, [r7, #12]
 800a560:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	430a      	orrs	r2, r1
 800a570:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg = (heth->Instance)->MACVLANTR;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	69db      	ldr	r3, [r3, #28]
 800a578:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 800a57a:	2001      	movs	r0, #1
 800a57c:	f7ff f87a 	bl	8009674 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	68fa      	ldr	r2, [r7, #12]
 800a586:	61da      	str	r2, [r3, #28]
 800a588:	e01e      	b.n	800a5c8 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg &= ~((uint32_t)0x00004800);
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800a598:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	689a      	ldr	r2, [r3, #8]
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	68db      	ldr	r3, [r3, #12]
 800a5a2:	4313      	orrs	r3, r2
 800a5a4:	68fa      	ldr	r2, [r7, #12]
 800a5a6:	4313      	orrs	r3, r2
 800a5a8:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	68fa      	ldr	r2, [r7, #12]
 800a5b0:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800a5ba:	2001      	movs	r0, #1
 800a5bc:	f7ff f85a 	bl	8009674 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	68fa      	ldr	r2, [r7, #12]
 800a5c6:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	2201      	movs	r2, #1
 800a5cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2200      	movs	r2, #0
 800a5d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 800a5d8:	2300      	movs	r3, #0
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3710      	adds	r7, #16
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	bd80      	pop	{r7, pc}
 800a5e2:	bf00      	nop
 800a5e4:	ff20810f 	.word	0xff20810f

0800a5e8 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b0b0      	sub	sp, #192	; 0xc0
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
 800a5f0:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 800a5f2:	2300      	movs	r3, #0
 800a5f4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	2b00      	cmp	r3, #0
 800a5fc:	d007      	beq.n	800a60e <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a604:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a60c:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800a60e:	2300      	movs	r3, #0
 800a610:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800a612:	2300      	movs	r3, #0
 800a614:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800a616:	2300      	movs	r3, #0
 800a618:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 800a61a:	2300      	movs	r3, #0
 800a61c:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800a61e:	2300      	movs	r3, #0
 800a620:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800a622:	2300      	movs	r3, #0
 800a624:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	69db      	ldr	r3, [r3, #28]
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d103      	bne.n	800a636 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800a62e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a632:	663b      	str	r3, [r7, #96]	; 0x60
 800a634:	e001      	b.n	800a63a <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800a636:	2300      	movs	r3, #0
 800a638:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 800a63a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a63e:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 800a640:	2300      	movs	r3, #0
 800a642:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800a644:	2300      	movs	r3, #0
 800a646:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 800a648:	2300      	movs	r3, #0
 800a64a:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 800a64c:	2300      	movs	r3, #0
 800a64e:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 800a650:	2300      	movs	r3, #0
 800a652:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 800a654:	2340      	movs	r3, #64	; 0x40
 800a656:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 800a658:	2300      	movs	r3, #0
 800a65a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800a65e:	2300      	movs	r3, #0
 800a660:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 800a664:	2300      	movs	r3, #0
 800a666:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 800a66a:	2300      	movs	r3, #0
 800a66c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 800a670:	2300      	movs	r3, #0
 800a672:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 800a676:	2300      	movs	r3, #0
 800a678:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 800a67c:	2300      	movs	r3, #0
 800a67e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 800a682:	2300      	movs	r3, #0
 800a684:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 800a688:	2380      	movs	r3, #128	; 0x80
 800a68a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800a68e:	2300      	movs	r3, #0
 800a690:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 800a694:	2300      	movs	r3, #0
 800a696:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 800a69a:	2300      	movs	r3, #0
 800a69c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 800a6bc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a6c0:	4bab      	ldr	r3, [pc, #684]	; (800a970 <ETH_MACDMAConfig+0x388>)
 800a6c2:	4013      	ands	r3, r2
 800a6c4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800a6c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 800a6ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800a6cc:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800a6ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 800a6d0:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800a6d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 800a6d4:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 800a6da:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 800a6dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800a6de:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 800a6e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800a6e2:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 800a6e8:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 800a6ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 800a6ec:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 800a6ee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 800a6f0:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800a6f2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 800a6f4:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 800a6f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 800a6f8:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 800a6fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 800a6fc:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800a6fe:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a702:	4313      	orrs	r3, r2
 800a704:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a710:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800a71c:	2001      	movs	r0, #1
 800a71e:	f7fe ffa9 	bl	8009674 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a72a:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800a72c:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800a72e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800a730:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800a732:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 800a734:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 800a736:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 800a73a:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 800a73c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 800a740:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800a742:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 800a746:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 800a748:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 800a74c:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 800a750:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 800a758:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800a75a:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	685b      	ldr	r3, [r3, #4]
 800a762:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800a766:	2001      	movs	r0, #1
 800a768:	f7fe ff84 	bl	8009674 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a774:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a77e:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800a788:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	699b      	ldr	r3, [r3, #24]
 800a790:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800a794:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a798:	f64f 7341 	movw	r3, #65345	; 0xff41
 800a79c:	4013      	ands	r3, r2
 800a79e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800a7a2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a7a6:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 800a7a8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800a7ac:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800a7ae:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800a7b2:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 800a7b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 800a7b8:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800a7ba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800a7be:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800a7c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 800a7c4:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800a7c6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a7ca:	4313      	orrs	r3, r2
 800a7cc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a7d8:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	699b      	ldr	r3, [r3, #24]
 800a7e0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800a7e4:	2001      	movs	r0, #1
 800a7e6:	f7fe ff45 	bl	8009674 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a7f2:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800a7f4:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 800a7f8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	430a      	orrs	r2, r1
 800a802:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	69db      	ldr	r3, [r3, #28]
 800a80a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800a80e:	2001      	movs	r0, #1
 800a810:	f7fe ff30 	bl	8009674 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a81c:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800a81e:	2300      	movs	r3, #0
 800a820:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800a822:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a826:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 800a828:	2300      	movs	r3, #0
 800a82a:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 800a82c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800a830:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800a832:	2300      	movs	r3, #0
 800a834:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800a836:	2300      	movs	r3, #0
 800a838:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 800a83a:	2300      	movs	r3, #0
 800a83c:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800a83e:	2300      	movs	r3, #0
 800a840:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800a842:	2304      	movs	r3, #4
 800a844:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800a846:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a84a:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 800a84c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a850:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800a852:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a856:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800a858:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a85c:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 800a85e:	2380      	movs	r3, #128	; 0x80
 800a860:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 800a862:	2300      	movs	r3, #0
 800a864:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800a866:	2300      	movs	r3, #0
 800a868:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681a      	ldr	r2, [r3, #0]
 800a86e:	f241 0318 	movw	r3, #4120	; 0x1018
 800a872:	4413      	add	r3, r2
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 800a87a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a87e:	4b3d      	ldr	r3, [pc, #244]	; (800a974 <ETH_MACDMAConfig+0x38c>)
 800a880:	4013      	ands	r3, r2
 800a882:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800a886:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 800a888:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800a88a:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 800a88c:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800a88e:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800a890:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800a892:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 800a894:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 800a896:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 800a898:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 800a89a:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 800a89c:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800a89e:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800a8a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800a8a2:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 800a8a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 800a8a6:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800a8a8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a8ac:	4313      	orrs	r3, r2
 800a8ae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681a      	ldr	r2, [r3, #0]
 800a8b6:	f241 0318 	movw	r3, #4120	; 0x1018
 800a8ba:	4413      	add	r3, r2
 800a8bc:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a8c0:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681a      	ldr	r2, [r3, #0]
 800a8c6:	f241 0318 	movw	r3, #4120	; 0x1018
 800a8ca:	4413      	add	r3, r2
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800a8d2:	2001      	movs	r0, #1
 800a8d4:	f7fe fece 	bl	8009674 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	681a      	ldr	r2, [r3, #0]
 800a8dc:	f241 0318 	movw	r3, #4120	; 0x1018
 800a8e0:	4413      	add	r3, r2
 800a8e2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a8e6:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800a8e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 800a8ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800a8ec:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800a8ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800a8f0:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800a8f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800a8f4:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 800a8f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 800a8f8:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 800a8fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a8fc:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800a8fe:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800a900:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 800a902:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800a90c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a910:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	681b      	ldr	r3, [r3, #0]
 800a916:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800a920:	2001      	movs	r0, #1
 800a922:	f7fe fea7 	bl	8009674 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a92e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800a932:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	699b      	ldr	r3, [r3, #24]
 800a938:	2b01      	cmp	r3, #1
 800a93a:	d10d      	bne.n	800a958 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681a      	ldr	r2, [r3, #0]
 800a940:	f241 031c 	movw	r3, #4124	; 0x101c
 800a944:	4413      	add	r3, r2
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	687a      	ldr	r2, [r7, #4]
 800a94a:	6811      	ldr	r1, [r2, #0]
 800a94c:	4a0a      	ldr	r2, [pc, #40]	; (800a978 <ETH_MACDMAConfig+0x390>)
 800a94e:	431a      	orrs	r2, r3
 800a950:	f241 031c 	movw	r3, #4124	; 0x101c
 800a954:	440b      	add	r3, r1
 800a956:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	695b      	ldr	r3, [r3, #20]
 800a95c:	461a      	mov	r2, r3
 800a95e:	2100      	movs	r1, #0
 800a960:	6878      	ldr	r0, [r7, #4]
 800a962:	f000 f80b 	bl	800a97c <ETH_MACAddressConfig>
}
 800a966:	bf00      	nop
 800a968:	37c0      	adds	r7, #192	; 0xc0
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bd80      	pop	{r7, pc}
 800a96e:	bf00      	nop
 800a970:	ff20810f 	.word	0xff20810f
 800a974:	f8de3f23 	.word	0xf8de3f23
 800a978:	00010040 	.word	0x00010040

0800a97c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800a97c:	b480      	push	{r7}
 800a97e:	b087      	sub	sp, #28
 800a980:	af00      	add	r7, sp, #0
 800a982:	60f8      	str	r0, [r7, #12]
 800a984:	60b9      	str	r1, [r7, #8]
 800a986:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	3305      	adds	r3, #5
 800a98c:	781b      	ldrb	r3, [r3, #0]
 800a98e:	021b      	lsls	r3, r3, #8
 800a990:	687a      	ldr	r2, [r7, #4]
 800a992:	3204      	adds	r2, #4
 800a994:	7812      	ldrb	r2, [r2, #0]
 800a996:	4313      	orrs	r3, r2
 800a998:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800a99a:	68ba      	ldr	r2, [r7, #8]
 800a99c:	4b11      	ldr	r3, [pc, #68]	; (800a9e4 <ETH_MACAddressConfig+0x68>)
 800a99e:	4413      	add	r3, r2
 800a9a0:	461a      	mov	r2, r3
 800a9a2:	697b      	ldr	r3, [r7, #20]
 800a9a4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	3303      	adds	r3, #3
 800a9aa:	781b      	ldrb	r3, [r3, #0]
 800a9ac:	061a      	lsls	r2, r3, #24
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	3302      	adds	r3, #2
 800a9b2:	781b      	ldrb	r3, [r3, #0]
 800a9b4:	041b      	lsls	r3, r3, #16
 800a9b6:	431a      	orrs	r2, r3
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	3301      	adds	r3, #1
 800a9bc:	781b      	ldrb	r3, [r3, #0]
 800a9be:	021b      	lsls	r3, r3, #8
 800a9c0:	4313      	orrs	r3, r2
 800a9c2:	687a      	ldr	r2, [r7, #4]
 800a9c4:	7812      	ldrb	r2, [r2, #0]
 800a9c6:	4313      	orrs	r3, r2
 800a9c8:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 800a9ca:	68ba      	ldr	r2, [r7, #8]
 800a9cc:	4b06      	ldr	r3, [pc, #24]	; (800a9e8 <ETH_MACAddressConfig+0x6c>)
 800a9ce:	4413      	add	r3, r2
 800a9d0:	461a      	mov	r2, r3
 800a9d2:	697b      	ldr	r3, [r7, #20]
 800a9d4:	6013      	str	r3, [r2, #0]
}
 800a9d6:	bf00      	nop
 800a9d8:	371c      	adds	r7, #28
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e0:	4770      	bx	lr
 800a9e2:	bf00      	nop
 800a9e4:	40028040 	.word	0x40028040
 800a9e8:	40028044 	.word	0x40028044

0800a9ec <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b084      	sub	sp, #16
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	681a      	ldr	r2, [r3, #0]
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	f042 0208 	orr.w	r2, r2, #8
 800aa06:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800aa10:	2001      	movs	r0, #1
 800aa12:	f7fe fe2f 	bl	8009674 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	68fa      	ldr	r2, [r7, #12]
 800aa1c:	601a      	str	r2, [r3, #0]
}
 800aa1e:	bf00      	nop
 800aa20:	3710      	adds	r7, #16
 800aa22:	46bd      	mov	sp, r7
 800aa24:	bd80      	pop	{r7, pc}

0800aa26 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800aa26:	b580      	push	{r7, lr}
 800aa28:	b084      	sub	sp, #16
 800aa2a:	af00      	add	r7, sp, #0
 800aa2c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800aa2e:	2300      	movs	r3, #0
 800aa30:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	681a      	ldr	r2, [r3, #0]
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	681b      	ldr	r3, [r3, #0]
 800aa3c:	f022 0208 	bic.w	r2, r2, #8
 800aa40:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800aa4a:	2001      	movs	r0, #1
 800aa4c:	f7fe fe12 	bl	8009674 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	68fa      	ldr	r2, [r7, #12]
 800aa56:	601a      	str	r2, [r3, #0]
}
 800aa58:	bf00      	nop
 800aa5a:	3710      	adds	r7, #16
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bd80      	pop	{r7, pc}

0800aa60 <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b084      	sub	sp, #16
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	681a      	ldr	r2, [r3, #0]
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	f042 0204 	orr.w	r2, r2, #4
 800aa7a:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800aa84:	2001      	movs	r0, #1
 800aa86:	f7fe fdf5 	bl	8009674 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	68fa      	ldr	r2, [r7, #12]
 800aa90:	601a      	str	r2, [r3, #0]
}
 800aa92:	bf00      	nop
 800aa94:	3710      	adds	r7, #16
 800aa96:	46bd      	mov	sp, r7
 800aa98:	bd80      	pop	{r7, pc}

0800aa9a <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800aa9a:	b580      	push	{r7, lr}
 800aa9c:	b084      	sub	sp, #16
 800aa9e:	af00      	add	r7, sp, #0
 800aaa0:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	681a      	ldr	r2, [r3, #0]
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f022 0204 	bic.w	r2, r2, #4
 800aab4:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800aabe:	2001      	movs	r0, #1
 800aac0:	f7fe fdd8 	bl	8009674 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	68fa      	ldr	r2, [r7, #12]
 800aaca:	601a      	str	r2, [r3, #0]
}
 800aacc:	bf00      	nop
 800aace:	3710      	adds	r7, #16
 800aad0:	46bd      	mov	sp, r7
 800aad2:	bd80      	pop	{r7, pc}

0800aad4 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 800aad4:	b480      	push	{r7}
 800aad6:	b083      	sub	sp, #12
 800aad8:	af00      	add	r7, sp, #0
 800aada:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	681a      	ldr	r2, [r3, #0]
 800aae0:	f241 0318 	movw	r3, #4120	; 0x1018
 800aae4:	4413      	add	r3, r2
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	687a      	ldr	r2, [r7, #4]
 800aaea:	6811      	ldr	r1, [r2, #0]
 800aaec:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800aaf0:	f241 0318 	movw	r3, #4120	; 0x1018
 800aaf4:	440b      	add	r3, r1
 800aaf6:	601a      	str	r2, [r3, #0]
}
 800aaf8:	bf00      	nop
 800aafa:	370c      	adds	r7, #12
 800aafc:	46bd      	mov	sp, r7
 800aafe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab02:	4770      	bx	lr

0800ab04 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800ab04:	b480      	push	{r7}
 800ab06:	b083      	sub	sp, #12
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681a      	ldr	r2, [r3, #0]
 800ab10:	f241 0318 	movw	r3, #4120	; 0x1018
 800ab14:	4413      	add	r3, r2
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	687a      	ldr	r2, [r7, #4]
 800ab1a:	6811      	ldr	r1, [r2, #0]
 800ab1c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ab20:	f241 0318 	movw	r3, #4120	; 0x1018
 800ab24:	440b      	add	r3, r1
 800ab26:	601a      	str	r2, [r3, #0]
}
 800ab28:	bf00      	nop
 800ab2a:	370c      	adds	r7, #12
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab32:	4770      	bx	lr

0800ab34 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 800ab34:	b480      	push	{r7}
 800ab36:	b083      	sub	sp, #12
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	681a      	ldr	r2, [r3, #0]
 800ab40:	f241 0318 	movw	r3, #4120	; 0x1018
 800ab44:	4413      	add	r3, r2
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	687a      	ldr	r2, [r7, #4]
 800ab4a:	6811      	ldr	r1, [r2, #0]
 800ab4c:	f043 0202 	orr.w	r2, r3, #2
 800ab50:	f241 0318 	movw	r3, #4120	; 0x1018
 800ab54:	440b      	add	r3, r1
 800ab56:	601a      	str	r2, [r3, #0]
}
 800ab58:	bf00      	nop
 800ab5a:	370c      	adds	r7, #12
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab62:	4770      	bx	lr

0800ab64 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800ab64:	b480      	push	{r7}
 800ab66:	b083      	sub	sp, #12
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	681a      	ldr	r2, [r3, #0]
 800ab70:	f241 0318 	movw	r3, #4120	; 0x1018
 800ab74:	4413      	add	r3, r2
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	687a      	ldr	r2, [r7, #4]
 800ab7a:	6811      	ldr	r1, [r2, #0]
 800ab7c:	f023 0202 	bic.w	r2, r3, #2
 800ab80:	f241 0318 	movw	r3, #4120	; 0x1018
 800ab84:	440b      	add	r3, r1
 800ab86:	601a      	str	r2, [r3, #0]
}
 800ab88:	bf00      	nop
 800ab8a:	370c      	adds	r7, #12
 800ab8c:	46bd      	mov	sp, r7
 800ab8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab92:	4770      	bx	lr

0800ab94 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b084      	sub	sp, #16
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681a      	ldr	r2, [r3, #0]
 800aba4:	f241 0318 	movw	r3, #4120	; 0x1018
 800aba8:	4413      	add	r3, r2
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	687a      	ldr	r2, [r7, #4]
 800abae:	6811      	ldr	r1, [r2, #0]
 800abb0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800abb4:	f241 0318 	movw	r3, #4120	; 0x1018
 800abb8:	440b      	add	r3, r1
 800abba:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681a      	ldr	r2, [r3, #0]
 800abc0:	f241 0318 	movw	r3, #4120	; 0x1018
 800abc4:	4413      	add	r3, r2
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800abca:	2001      	movs	r0, #1
 800abcc:	f7fe fd52 	bl	8009674 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	6819      	ldr	r1, [r3, #0]
 800abd4:	68fa      	ldr	r2, [r7, #12]
 800abd6:	f241 0318 	movw	r3, #4120	; 0x1018
 800abda:	440b      	add	r3, r1
 800abdc:	601a      	str	r2, [r3, #0]
}
 800abde:	bf00      	nop
 800abe0:	3710      	adds	r7, #16
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bd80      	pop	{r7, pc}
	...

0800abe8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800abe8:	b480      	push	{r7}
 800abea:	b089      	sub	sp, #36	; 0x24
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
 800abf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800abf2:	2300      	movs	r3, #0
 800abf4:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800abf6:	2300      	movs	r3, #0
 800abf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800abfa:	2300      	movs	r3, #0
 800abfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800abfe:	2300      	movs	r3, #0
 800ac00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800ac02:	2300      	movs	r3, #0
 800ac04:	61fb      	str	r3, [r7, #28]
 800ac06:	e175      	b.n	800aef4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800ac08:	2201      	movs	r2, #1
 800ac0a:	69fb      	ldr	r3, [r7, #28]
 800ac0c:	fa02 f303 	lsl.w	r3, r2, r3
 800ac10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800ac12:	683b      	ldr	r3, [r7, #0]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	697a      	ldr	r2, [r7, #20]
 800ac18:	4013      	ands	r3, r2
 800ac1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800ac1c:	693a      	ldr	r2, [r7, #16]
 800ac1e:	697b      	ldr	r3, [r7, #20]
 800ac20:	429a      	cmp	r2, r3
 800ac22:	f040 8164 	bne.w	800aeee <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800ac26:	683b      	ldr	r3, [r7, #0]
 800ac28:	685b      	ldr	r3, [r3, #4]
 800ac2a:	2b01      	cmp	r3, #1
 800ac2c:	d00b      	beq.n	800ac46 <HAL_GPIO_Init+0x5e>
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	685b      	ldr	r3, [r3, #4]
 800ac32:	2b02      	cmp	r3, #2
 800ac34:	d007      	beq.n	800ac46 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ac36:	683b      	ldr	r3, [r7, #0]
 800ac38:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800ac3a:	2b11      	cmp	r3, #17
 800ac3c:	d003      	beq.n	800ac46 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	685b      	ldr	r3, [r3, #4]
 800ac42:	2b12      	cmp	r3, #18
 800ac44:	d130      	bne.n	800aca8 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	689b      	ldr	r3, [r3, #8]
 800ac4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800ac4c:	69fb      	ldr	r3, [r7, #28]
 800ac4e:	005b      	lsls	r3, r3, #1
 800ac50:	2203      	movs	r2, #3
 800ac52:	fa02 f303 	lsl.w	r3, r2, r3
 800ac56:	43db      	mvns	r3, r3
 800ac58:	69ba      	ldr	r2, [r7, #24]
 800ac5a:	4013      	ands	r3, r2
 800ac5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	68da      	ldr	r2, [r3, #12]
 800ac62:	69fb      	ldr	r3, [r7, #28]
 800ac64:	005b      	lsls	r3, r3, #1
 800ac66:	fa02 f303 	lsl.w	r3, r2, r3
 800ac6a:	69ba      	ldr	r2, [r7, #24]
 800ac6c:	4313      	orrs	r3, r2
 800ac6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	69ba      	ldr	r2, [r7, #24]
 800ac74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	685b      	ldr	r3, [r3, #4]
 800ac7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800ac7c:	2201      	movs	r2, #1
 800ac7e:	69fb      	ldr	r3, [r7, #28]
 800ac80:	fa02 f303 	lsl.w	r3, r2, r3
 800ac84:	43db      	mvns	r3, r3
 800ac86:	69ba      	ldr	r2, [r7, #24]
 800ac88:	4013      	ands	r3, r2
 800ac8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800ac8c:	683b      	ldr	r3, [r7, #0]
 800ac8e:	685b      	ldr	r3, [r3, #4]
 800ac90:	091b      	lsrs	r3, r3, #4
 800ac92:	f003 0201 	and.w	r2, r3, #1
 800ac96:	69fb      	ldr	r3, [r7, #28]
 800ac98:	fa02 f303 	lsl.w	r3, r2, r3
 800ac9c:	69ba      	ldr	r2, [r7, #24]
 800ac9e:	4313      	orrs	r3, r2
 800aca0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	69ba      	ldr	r2, [r7, #24]
 800aca6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	68db      	ldr	r3, [r3, #12]
 800acac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800acae:	69fb      	ldr	r3, [r7, #28]
 800acb0:	005b      	lsls	r3, r3, #1
 800acb2:	2203      	movs	r2, #3
 800acb4:	fa02 f303 	lsl.w	r3, r2, r3
 800acb8:	43db      	mvns	r3, r3
 800acba:	69ba      	ldr	r2, [r7, #24]
 800acbc:	4013      	ands	r3, r2
 800acbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800acc0:	683b      	ldr	r3, [r7, #0]
 800acc2:	689a      	ldr	r2, [r3, #8]
 800acc4:	69fb      	ldr	r3, [r7, #28]
 800acc6:	005b      	lsls	r3, r3, #1
 800acc8:	fa02 f303 	lsl.w	r3, r2, r3
 800accc:	69ba      	ldr	r2, [r7, #24]
 800acce:	4313      	orrs	r3, r2
 800acd0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	69ba      	ldr	r2, [r7, #24]
 800acd6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800acd8:	683b      	ldr	r3, [r7, #0]
 800acda:	685b      	ldr	r3, [r3, #4]
 800acdc:	2b02      	cmp	r3, #2
 800acde:	d003      	beq.n	800ace8 <HAL_GPIO_Init+0x100>
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	685b      	ldr	r3, [r3, #4]
 800ace4:	2b12      	cmp	r3, #18
 800ace6:	d123      	bne.n	800ad30 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800ace8:	69fb      	ldr	r3, [r7, #28]
 800acea:	08da      	lsrs	r2, r3, #3
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	3208      	adds	r2, #8
 800acf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800acf6:	69fb      	ldr	r3, [r7, #28]
 800acf8:	f003 0307 	and.w	r3, r3, #7
 800acfc:	009b      	lsls	r3, r3, #2
 800acfe:	220f      	movs	r2, #15
 800ad00:	fa02 f303 	lsl.w	r3, r2, r3
 800ad04:	43db      	mvns	r3, r3
 800ad06:	69ba      	ldr	r2, [r7, #24]
 800ad08:	4013      	ands	r3, r2
 800ad0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800ad0c:	683b      	ldr	r3, [r7, #0]
 800ad0e:	691a      	ldr	r2, [r3, #16]
 800ad10:	69fb      	ldr	r3, [r7, #28]
 800ad12:	f003 0307 	and.w	r3, r3, #7
 800ad16:	009b      	lsls	r3, r3, #2
 800ad18:	fa02 f303 	lsl.w	r3, r2, r3
 800ad1c:	69ba      	ldr	r2, [r7, #24]
 800ad1e:	4313      	orrs	r3, r2
 800ad20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800ad22:	69fb      	ldr	r3, [r7, #28]
 800ad24:	08da      	lsrs	r2, r3, #3
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	3208      	adds	r2, #8
 800ad2a:	69b9      	ldr	r1, [r7, #24]
 800ad2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800ad36:	69fb      	ldr	r3, [r7, #28]
 800ad38:	005b      	lsls	r3, r3, #1
 800ad3a:	2203      	movs	r2, #3
 800ad3c:	fa02 f303 	lsl.w	r3, r2, r3
 800ad40:	43db      	mvns	r3, r3
 800ad42:	69ba      	ldr	r2, [r7, #24]
 800ad44:	4013      	ands	r3, r2
 800ad46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	685b      	ldr	r3, [r3, #4]
 800ad4c:	f003 0203 	and.w	r2, r3, #3
 800ad50:	69fb      	ldr	r3, [r7, #28]
 800ad52:	005b      	lsls	r3, r3, #1
 800ad54:	fa02 f303 	lsl.w	r3, r2, r3
 800ad58:	69ba      	ldr	r2, [r7, #24]
 800ad5a:	4313      	orrs	r3, r2
 800ad5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	69ba      	ldr	r2, [r7, #24]
 800ad62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	685b      	ldr	r3, [r3, #4]
 800ad68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ad6c:	2b00      	cmp	r3, #0
 800ad6e:	f000 80be 	beq.w	800aeee <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800ad72:	4b65      	ldr	r3, [pc, #404]	; (800af08 <HAL_GPIO_Init+0x320>)
 800ad74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad76:	4a64      	ldr	r2, [pc, #400]	; (800af08 <HAL_GPIO_Init+0x320>)
 800ad78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ad7c:	6453      	str	r3, [r2, #68]	; 0x44
 800ad7e:	4b62      	ldr	r3, [pc, #392]	; (800af08 <HAL_GPIO_Init+0x320>)
 800ad80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ad86:	60fb      	str	r3, [r7, #12]
 800ad88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800ad8a:	4a60      	ldr	r2, [pc, #384]	; (800af0c <HAL_GPIO_Init+0x324>)
 800ad8c:	69fb      	ldr	r3, [r7, #28]
 800ad8e:	089b      	lsrs	r3, r3, #2
 800ad90:	3302      	adds	r3, #2
 800ad92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad96:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800ad98:	69fb      	ldr	r3, [r7, #28]
 800ad9a:	f003 0303 	and.w	r3, r3, #3
 800ad9e:	009b      	lsls	r3, r3, #2
 800ada0:	220f      	movs	r2, #15
 800ada2:	fa02 f303 	lsl.w	r3, r2, r3
 800ada6:	43db      	mvns	r3, r3
 800ada8:	69ba      	ldr	r2, [r7, #24]
 800adaa:	4013      	ands	r3, r2
 800adac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	4a57      	ldr	r2, [pc, #348]	; (800af10 <HAL_GPIO_Init+0x328>)
 800adb2:	4293      	cmp	r3, r2
 800adb4:	d037      	beq.n	800ae26 <HAL_GPIO_Init+0x23e>
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	4a56      	ldr	r2, [pc, #344]	; (800af14 <HAL_GPIO_Init+0x32c>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d031      	beq.n	800ae22 <HAL_GPIO_Init+0x23a>
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	4a55      	ldr	r2, [pc, #340]	; (800af18 <HAL_GPIO_Init+0x330>)
 800adc2:	4293      	cmp	r3, r2
 800adc4:	d02b      	beq.n	800ae1e <HAL_GPIO_Init+0x236>
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	4a54      	ldr	r2, [pc, #336]	; (800af1c <HAL_GPIO_Init+0x334>)
 800adca:	4293      	cmp	r3, r2
 800adcc:	d025      	beq.n	800ae1a <HAL_GPIO_Init+0x232>
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	4a53      	ldr	r2, [pc, #332]	; (800af20 <HAL_GPIO_Init+0x338>)
 800add2:	4293      	cmp	r3, r2
 800add4:	d01f      	beq.n	800ae16 <HAL_GPIO_Init+0x22e>
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	4a52      	ldr	r2, [pc, #328]	; (800af24 <HAL_GPIO_Init+0x33c>)
 800adda:	4293      	cmp	r3, r2
 800addc:	d019      	beq.n	800ae12 <HAL_GPIO_Init+0x22a>
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	4a51      	ldr	r2, [pc, #324]	; (800af28 <HAL_GPIO_Init+0x340>)
 800ade2:	4293      	cmp	r3, r2
 800ade4:	d013      	beq.n	800ae0e <HAL_GPIO_Init+0x226>
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	4a50      	ldr	r2, [pc, #320]	; (800af2c <HAL_GPIO_Init+0x344>)
 800adea:	4293      	cmp	r3, r2
 800adec:	d00d      	beq.n	800ae0a <HAL_GPIO_Init+0x222>
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	4a4f      	ldr	r2, [pc, #316]	; (800af30 <HAL_GPIO_Init+0x348>)
 800adf2:	4293      	cmp	r3, r2
 800adf4:	d007      	beq.n	800ae06 <HAL_GPIO_Init+0x21e>
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	4a4e      	ldr	r2, [pc, #312]	; (800af34 <HAL_GPIO_Init+0x34c>)
 800adfa:	4293      	cmp	r3, r2
 800adfc:	d101      	bne.n	800ae02 <HAL_GPIO_Init+0x21a>
 800adfe:	2309      	movs	r3, #9
 800ae00:	e012      	b.n	800ae28 <HAL_GPIO_Init+0x240>
 800ae02:	230a      	movs	r3, #10
 800ae04:	e010      	b.n	800ae28 <HAL_GPIO_Init+0x240>
 800ae06:	2308      	movs	r3, #8
 800ae08:	e00e      	b.n	800ae28 <HAL_GPIO_Init+0x240>
 800ae0a:	2307      	movs	r3, #7
 800ae0c:	e00c      	b.n	800ae28 <HAL_GPIO_Init+0x240>
 800ae0e:	2306      	movs	r3, #6
 800ae10:	e00a      	b.n	800ae28 <HAL_GPIO_Init+0x240>
 800ae12:	2305      	movs	r3, #5
 800ae14:	e008      	b.n	800ae28 <HAL_GPIO_Init+0x240>
 800ae16:	2304      	movs	r3, #4
 800ae18:	e006      	b.n	800ae28 <HAL_GPIO_Init+0x240>
 800ae1a:	2303      	movs	r3, #3
 800ae1c:	e004      	b.n	800ae28 <HAL_GPIO_Init+0x240>
 800ae1e:	2302      	movs	r3, #2
 800ae20:	e002      	b.n	800ae28 <HAL_GPIO_Init+0x240>
 800ae22:	2301      	movs	r3, #1
 800ae24:	e000      	b.n	800ae28 <HAL_GPIO_Init+0x240>
 800ae26:	2300      	movs	r3, #0
 800ae28:	69fa      	ldr	r2, [r7, #28]
 800ae2a:	f002 0203 	and.w	r2, r2, #3
 800ae2e:	0092      	lsls	r2, r2, #2
 800ae30:	4093      	lsls	r3, r2
 800ae32:	69ba      	ldr	r2, [r7, #24]
 800ae34:	4313      	orrs	r3, r2
 800ae36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800ae38:	4934      	ldr	r1, [pc, #208]	; (800af0c <HAL_GPIO_Init+0x324>)
 800ae3a:	69fb      	ldr	r3, [r7, #28]
 800ae3c:	089b      	lsrs	r3, r3, #2
 800ae3e:	3302      	adds	r3, #2
 800ae40:	69ba      	ldr	r2, [r7, #24]
 800ae42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800ae46:	4b3c      	ldr	r3, [pc, #240]	; (800af38 <HAL_GPIO_Init+0x350>)
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ae4c:	693b      	ldr	r3, [r7, #16]
 800ae4e:	43db      	mvns	r3, r3
 800ae50:	69ba      	ldr	r2, [r7, #24]
 800ae52:	4013      	ands	r3, r2
 800ae54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	685b      	ldr	r3, [r3, #4]
 800ae5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d003      	beq.n	800ae6a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800ae62:	69ba      	ldr	r2, [r7, #24]
 800ae64:	693b      	ldr	r3, [r7, #16]
 800ae66:	4313      	orrs	r3, r2
 800ae68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800ae6a:	4a33      	ldr	r2, [pc, #204]	; (800af38 <HAL_GPIO_Init+0x350>)
 800ae6c:	69bb      	ldr	r3, [r7, #24]
 800ae6e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800ae70:	4b31      	ldr	r3, [pc, #196]	; (800af38 <HAL_GPIO_Init+0x350>)
 800ae72:	685b      	ldr	r3, [r3, #4]
 800ae74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	43db      	mvns	r3, r3
 800ae7a:	69ba      	ldr	r2, [r7, #24]
 800ae7c:	4013      	ands	r3, r2
 800ae7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	685b      	ldr	r3, [r3, #4]
 800ae84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d003      	beq.n	800ae94 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800ae8c:	69ba      	ldr	r2, [r7, #24]
 800ae8e:	693b      	ldr	r3, [r7, #16]
 800ae90:	4313      	orrs	r3, r2
 800ae92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800ae94:	4a28      	ldr	r2, [pc, #160]	; (800af38 <HAL_GPIO_Init+0x350>)
 800ae96:	69bb      	ldr	r3, [r7, #24]
 800ae98:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800ae9a:	4b27      	ldr	r3, [pc, #156]	; (800af38 <HAL_GPIO_Init+0x350>)
 800ae9c:	689b      	ldr	r3, [r3, #8]
 800ae9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800aea0:	693b      	ldr	r3, [r7, #16]
 800aea2:	43db      	mvns	r3, r3
 800aea4:	69ba      	ldr	r2, [r7, #24]
 800aea6:	4013      	ands	r3, r2
 800aea8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800aeaa:	683b      	ldr	r3, [r7, #0]
 800aeac:	685b      	ldr	r3, [r3, #4]
 800aeae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d003      	beq.n	800aebe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800aeb6:	69ba      	ldr	r2, [r7, #24]
 800aeb8:	693b      	ldr	r3, [r7, #16]
 800aeba:	4313      	orrs	r3, r2
 800aebc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800aebe:	4a1e      	ldr	r2, [pc, #120]	; (800af38 <HAL_GPIO_Init+0x350>)
 800aec0:	69bb      	ldr	r3, [r7, #24]
 800aec2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800aec4:	4b1c      	ldr	r3, [pc, #112]	; (800af38 <HAL_GPIO_Init+0x350>)
 800aec6:	68db      	ldr	r3, [r3, #12]
 800aec8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800aeca:	693b      	ldr	r3, [r7, #16]
 800aecc:	43db      	mvns	r3, r3
 800aece:	69ba      	ldr	r2, [r7, #24]
 800aed0:	4013      	ands	r3, r2
 800aed2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800aed4:	683b      	ldr	r3, [r7, #0]
 800aed6:	685b      	ldr	r3, [r3, #4]
 800aed8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d003      	beq.n	800aee8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800aee0:	69ba      	ldr	r2, [r7, #24]
 800aee2:	693b      	ldr	r3, [r7, #16]
 800aee4:	4313      	orrs	r3, r2
 800aee6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800aee8:	4a13      	ldr	r2, [pc, #76]	; (800af38 <HAL_GPIO_Init+0x350>)
 800aeea:	69bb      	ldr	r3, [r7, #24]
 800aeec:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800aeee:	69fb      	ldr	r3, [r7, #28]
 800aef0:	3301      	adds	r3, #1
 800aef2:	61fb      	str	r3, [r7, #28]
 800aef4:	69fb      	ldr	r3, [r7, #28]
 800aef6:	2b0f      	cmp	r3, #15
 800aef8:	f67f ae86 	bls.w	800ac08 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800aefc:	bf00      	nop
 800aefe:	3724      	adds	r7, #36	; 0x24
 800af00:	46bd      	mov	sp, r7
 800af02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af06:	4770      	bx	lr
 800af08:	40023800 	.word	0x40023800
 800af0c:	40013800 	.word	0x40013800
 800af10:	40020000 	.word	0x40020000
 800af14:	40020400 	.word	0x40020400
 800af18:	40020800 	.word	0x40020800
 800af1c:	40020c00 	.word	0x40020c00
 800af20:	40021000 	.word	0x40021000
 800af24:	40021400 	.word	0x40021400
 800af28:	40021800 	.word	0x40021800
 800af2c:	40021c00 	.word	0x40021c00
 800af30:	40022000 	.word	0x40022000
 800af34:	40022400 	.word	0x40022400
 800af38:	40013c00 	.word	0x40013c00

0800af3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800af3c:	b480      	push	{r7}
 800af3e:	b083      	sub	sp, #12
 800af40:	af00      	add	r7, sp, #0
 800af42:	6078      	str	r0, [r7, #4]
 800af44:	460b      	mov	r3, r1
 800af46:	807b      	strh	r3, [r7, #2]
 800af48:	4613      	mov	r3, r2
 800af4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800af4c:	787b      	ldrb	r3, [r7, #1]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d003      	beq.n	800af5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800af52:	887a      	ldrh	r2, [r7, #2]
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800af58:	e003      	b.n	800af62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800af5a:	887b      	ldrh	r3, [r7, #2]
 800af5c:	041a      	lsls	r2, r3, #16
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	619a      	str	r2, [r3, #24]
}
 800af62:	bf00      	nop
 800af64:	370c      	adds	r7, #12
 800af66:	46bd      	mov	sp, r7
 800af68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af6c:	4770      	bx	lr

0800af6e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800af6e:	b480      	push	{r7}
 800af70:	b083      	sub	sp, #12
 800af72:	af00      	add	r7, sp, #0
 800af74:	6078      	str	r0, [r7, #4]
 800af76:	460b      	mov	r3, r1
 800af78:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	695a      	ldr	r2, [r3, #20]
 800af7e:	887b      	ldrh	r3, [r7, #2]
 800af80:	4013      	ands	r3, r2
 800af82:	2b00      	cmp	r3, #0
 800af84:	d004      	beq.n	800af90 <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800af86:	887b      	ldrh	r3, [r7, #2]
 800af88:	041a      	lsls	r2, r3, #16
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800af8e:	e002      	b.n	800af96 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800af90:	887a      	ldrh	r2, [r7, #2]
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	619a      	str	r2, [r3, #24]
}
 800af96:	bf00      	nop
 800af98:	370c      	adds	r7, #12
 800af9a:	46bd      	mov	sp, r7
 800af9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afa0:	4770      	bx	lr

0800afa2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800afa2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800afa4:	b08f      	sub	sp, #60	; 0x3c
 800afa6:	af0a      	add	r7, sp, #40	; 0x28
 800afa8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	2b00      	cmp	r3, #0
 800afae:	d101      	bne.n	800afb4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800afb0:	2301      	movs	r3, #1
 800afb2:	e116      	b.n	800b1e2 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800afc0:	b2db      	uxtb	r3, r3
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d106      	bne.n	800afd4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	2200      	movs	r2, #0
 800afca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800afce:	6878      	ldr	r0, [r7, #4]
 800afd0:	f7fd ff8a 	bl	8008ee8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	2203      	movs	r2, #3
 800afd8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800afe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d102      	bne.n	800afee <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	2200      	movs	r2, #0
 800afec:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	4618      	mov	r0, r3
 800aff4:	f002 fb44 	bl	800d680 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	603b      	str	r3, [r7, #0]
 800affe:	687e      	ldr	r6, [r7, #4]
 800b000:	466d      	mov	r5, sp
 800b002:	f106 0410 	add.w	r4, r6, #16
 800b006:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b008:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b00a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b00c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b00e:	e894 0003 	ldmia.w	r4, {r0, r1}
 800b012:	e885 0003 	stmia.w	r5, {r0, r1}
 800b016:	1d33      	adds	r3, r6, #4
 800b018:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b01a:	6838      	ldr	r0, [r7, #0]
 800b01c:	f002 fad8 	bl	800d5d0 <USB_CoreInit>
 800b020:	4603      	mov	r3, r0
 800b022:	2b00      	cmp	r3, #0
 800b024:	d005      	beq.n	800b032 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	2202      	movs	r2, #2
 800b02a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800b02e:	2301      	movs	r3, #1
 800b030:	e0d7      	b.n	800b1e2 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	2100      	movs	r1, #0
 800b038:	4618      	mov	r0, r3
 800b03a:	f002 fb32 	bl	800d6a2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b03e:	2300      	movs	r3, #0
 800b040:	73fb      	strb	r3, [r7, #15]
 800b042:	e04a      	b.n	800b0da <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800b044:	7bfa      	ldrb	r2, [r7, #15]
 800b046:	6879      	ldr	r1, [r7, #4]
 800b048:	4613      	mov	r3, r2
 800b04a:	00db      	lsls	r3, r3, #3
 800b04c:	1a9b      	subs	r3, r3, r2
 800b04e:	009b      	lsls	r3, r3, #2
 800b050:	440b      	add	r3, r1
 800b052:	333d      	adds	r3, #61	; 0x3d
 800b054:	2201      	movs	r2, #1
 800b056:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800b058:	7bfa      	ldrb	r2, [r7, #15]
 800b05a:	6879      	ldr	r1, [r7, #4]
 800b05c:	4613      	mov	r3, r2
 800b05e:	00db      	lsls	r3, r3, #3
 800b060:	1a9b      	subs	r3, r3, r2
 800b062:	009b      	lsls	r3, r3, #2
 800b064:	440b      	add	r3, r1
 800b066:	333c      	adds	r3, #60	; 0x3c
 800b068:	7bfa      	ldrb	r2, [r7, #15]
 800b06a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800b06c:	7bfa      	ldrb	r2, [r7, #15]
 800b06e:	7bfb      	ldrb	r3, [r7, #15]
 800b070:	b298      	uxth	r0, r3
 800b072:	6879      	ldr	r1, [r7, #4]
 800b074:	4613      	mov	r3, r2
 800b076:	00db      	lsls	r3, r3, #3
 800b078:	1a9b      	subs	r3, r3, r2
 800b07a:	009b      	lsls	r3, r3, #2
 800b07c:	440b      	add	r3, r1
 800b07e:	3342      	adds	r3, #66	; 0x42
 800b080:	4602      	mov	r2, r0
 800b082:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800b084:	7bfa      	ldrb	r2, [r7, #15]
 800b086:	6879      	ldr	r1, [r7, #4]
 800b088:	4613      	mov	r3, r2
 800b08a:	00db      	lsls	r3, r3, #3
 800b08c:	1a9b      	subs	r3, r3, r2
 800b08e:	009b      	lsls	r3, r3, #2
 800b090:	440b      	add	r3, r1
 800b092:	333f      	adds	r3, #63	; 0x3f
 800b094:	2200      	movs	r2, #0
 800b096:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800b098:	7bfa      	ldrb	r2, [r7, #15]
 800b09a:	6879      	ldr	r1, [r7, #4]
 800b09c:	4613      	mov	r3, r2
 800b09e:	00db      	lsls	r3, r3, #3
 800b0a0:	1a9b      	subs	r3, r3, r2
 800b0a2:	009b      	lsls	r3, r3, #2
 800b0a4:	440b      	add	r3, r1
 800b0a6:	3344      	adds	r3, #68	; 0x44
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800b0ac:	7bfa      	ldrb	r2, [r7, #15]
 800b0ae:	6879      	ldr	r1, [r7, #4]
 800b0b0:	4613      	mov	r3, r2
 800b0b2:	00db      	lsls	r3, r3, #3
 800b0b4:	1a9b      	subs	r3, r3, r2
 800b0b6:	009b      	lsls	r3, r3, #2
 800b0b8:	440b      	add	r3, r1
 800b0ba:	3348      	adds	r3, #72	; 0x48
 800b0bc:	2200      	movs	r2, #0
 800b0be:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800b0c0:	7bfa      	ldrb	r2, [r7, #15]
 800b0c2:	6879      	ldr	r1, [r7, #4]
 800b0c4:	4613      	mov	r3, r2
 800b0c6:	00db      	lsls	r3, r3, #3
 800b0c8:	1a9b      	subs	r3, r3, r2
 800b0ca:	009b      	lsls	r3, r3, #2
 800b0cc:	440b      	add	r3, r1
 800b0ce:	3350      	adds	r3, #80	; 0x50
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b0d4:	7bfb      	ldrb	r3, [r7, #15]
 800b0d6:	3301      	adds	r3, #1
 800b0d8:	73fb      	strb	r3, [r7, #15]
 800b0da:	7bfa      	ldrb	r2, [r7, #15]
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	685b      	ldr	r3, [r3, #4]
 800b0e0:	429a      	cmp	r2, r3
 800b0e2:	d3af      	bcc.n	800b044 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b0e4:	2300      	movs	r3, #0
 800b0e6:	73fb      	strb	r3, [r7, #15]
 800b0e8:	e044      	b.n	800b174 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800b0ea:	7bfa      	ldrb	r2, [r7, #15]
 800b0ec:	6879      	ldr	r1, [r7, #4]
 800b0ee:	4613      	mov	r3, r2
 800b0f0:	00db      	lsls	r3, r3, #3
 800b0f2:	1a9b      	subs	r3, r3, r2
 800b0f4:	009b      	lsls	r3, r3, #2
 800b0f6:	440b      	add	r3, r1
 800b0f8:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800b0fc:	2200      	movs	r2, #0
 800b0fe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800b100:	7bfa      	ldrb	r2, [r7, #15]
 800b102:	6879      	ldr	r1, [r7, #4]
 800b104:	4613      	mov	r3, r2
 800b106:	00db      	lsls	r3, r3, #3
 800b108:	1a9b      	subs	r3, r3, r2
 800b10a:	009b      	lsls	r3, r3, #2
 800b10c:	440b      	add	r3, r1
 800b10e:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800b112:	7bfa      	ldrb	r2, [r7, #15]
 800b114:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800b116:	7bfa      	ldrb	r2, [r7, #15]
 800b118:	6879      	ldr	r1, [r7, #4]
 800b11a:	4613      	mov	r3, r2
 800b11c:	00db      	lsls	r3, r3, #3
 800b11e:	1a9b      	subs	r3, r3, r2
 800b120:	009b      	lsls	r3, r3, #2
 800b122:	440b      	add	r3, r1
 800b124:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800b128:	2200      	movs	r2, #0
 800b12a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800b12c:	7bfa      	ldrb	r2, [r7, #15]
 800b12e:	6879      	ldr	r1, [r7, #4]
 800b130:	4613      	mov	r3, r2
 800b132:	00db      	lsls	r3, r3, #3
 800b134:	1a9b      	subs	r3, r3, r2
 800b136:	009b      	lsls	r3, r3, #2
 800b138:	440b      	add	r3, r1
 800b13a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800b13e:	2200      	movs	r2, #0
 800b140:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800b142:	7bfa      	ldrb	r2, [r7, #15]
 800b144:	6879      	ldr	r1, [r7, #4]
 800b146:	4613      	mov	r3, r2
 800b148:	00db      	lsls	r3, r3, #3
 800b14a:	1a9b      	subs	r3, r3, r2
 800b14c:	009b      	lsls	r3, r3, #2
 800b14e:	440b      	add	r3, r1
 800b150:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b154:	2200      	movs	r2, #0
 800b156:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800b158:	7bfa      	ldrb	r2, [r7, #15]
 800b15a:	6879      	ldr	r1, [r7, #4]
 800b15c:	4613      	mov	r3, r2
 800b15e:	00db      	lsls	r3, r3, #3
 800b160:	1a9b      	subs	r3, r3, r2
 800b162:	009b      	lsls	r3, r3, #2
 800b164:	440b      	add	r3, r1
 800b166:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800b16a:	2200      	movs	r2, #0
 800b16c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b16e:	7bfb      	ldrb	r3, [r7, #15]
 800b170:	3301      	adds	r3, #1
 800b172:	73fb      	strb	r3, [r7, #15]
 800b174:	7bfa      	ldrb	r2, [r7, #15]
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	685b      	ldr	r3, [r3, #4]
 800b17a:	429a      	cmp	r2, r3
 800b17c:	d3b5      	bcc.n	800b0ea <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	603b      	str	r3, [r7, #0]
 800b184:	687e      	ldr	r6, [r7, #4]
 800b186:	466d      	mov	r5, sp
 800b188:	f106 0410 	add.w	r4, r6, #16
 800b18c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b18e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b190:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b192:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b194:	e894 0003 	ldmia.w	r4, {r0, r1}
 800b198:	e885 0003 	stmia.w	r5, {r0, r1}
 800b19c:	1d33      	adds	r3, r6, #4
 800b19e:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b1a0:	6838      	ldr	r0, [r7, #0]
 800b1a2:	f002 faa9 	bl	800d6f8 <USB_DevInit>
 800b1a6:	4603      	mov	r3, r0
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d005      	beq.n	800b1b8 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	2202      	movs	r2, #2
 800b1b0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	e014      	b.n	800b1e2 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	2200      	movs	r2, #0
 800b1bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	2201      	movs	r2, #1
 800b1c4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1cc:	2b01      	cmp	r3, #1
 800b1ce:	d102      	bne.n	800b1d6 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800b1d0:	6878      	ldr	r0, [r7, #4]
 800b1d2:	f000 f80b 	bl	800b1ec <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	4618      	mov	r0, r3
 800b1dc:	f002 fc5b 	bl	800da96 <USB_DevDisconnect>

  return HAL_OK;
 800b1e0:	2300      	movs	r3, #0
}
 800b1e2:	4618      	mov	r0, r3
 800b1e4:	3714      	adds	r7, #20
 800b1e6:	46bd      	mov	sp, r7
 800b1e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800b1ec <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b085      	sub	sp, #20
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	2201      	movs	r2, #1
 800b1fe:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	2200      	movs	r2, #0
 800b206:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	699b      	ldr	r3, [r3, #24]
 800b20e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b21a:	4b05      	ldr	r3, [pc, #20]	; (800b230 <HAL_PCDEx_ActivateLPM+0x44>)
 800b21c:	4313      	orrs	r3, r2
 800b21e:	68fa      	ldr	r2, [r7, #12]
 800b220:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800b222:	2300      	movs	r3, #0
}
 800b224:	4618      	mov	r0, r3
 800b226:	3714      	adds	r7, #20
 800b228:	46bd      	mov	sp, r7
 800b22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22e:	4770      	bx	lr
 800b230:	10000003 	.word	0x10000003

0800b234 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800b234:	b480      	push	{r7}
 800b236:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b238:	4b05      	ldr	r3, [pc, #20]	; (800b250 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	4a04      	ldr	r2, [pc, #16]	; (800b250 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b23e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b242:	6013      	str	r3, [r2, #0]
}
 800b244:	bf00      	nop
 800b246:	46bd      	mov	sp, r7
 800b248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b24c:	4770      	bx	lr
 800b24e:	bf00      	nop
 800b250:	40007000 	.word	0x40007000

0800b254 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800b25a:	2300      	movs	r3, #0
 800b25c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800b25e:	4b23      	ldr	r3, [pc, #140]	; (800b2ec <HAL_PWREx_EnableOverDrive+0x98>)
 800b260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b262:	4a22      	ldr	r2, [pc, #136]	; (800b2ec <HAL_PWREx_EnableOverDrive+0x98>)
 800b264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b268:	6413      	str	r3, [r2, #64]	; 0x40
 800b26a:	4b20      	ldr	r3, [pc, #128]	; (800b2ec <HAL_PWREx_EnableOverDrive+0x98>)
 800b26c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b26e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b272:	603b      	str	r3, [r7, #0]
 800b274:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800b276:	4b1e      	ldr	r3, [pc, #120]	; (800b2f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b278:	681b      	ldr	r3, [r3, #0]
 800b27a:	4a1d      	ldr	r2, [pc, #116]	; (800b2f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b27c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b280:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b282:	f7fe f9eb 	bl	800965c <HAL_GetTick>
 800b286:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b288:	e009      	b.n	800b29e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800b28a:	f7fe f9e7 	bl	800965c <HAL_GetTick>
 800b28e:	4602      	mov	r2, r0
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	1ad3      	subs	r3, r2, r3
 800b294:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b298:	d901      	bls.n	800b29e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800b29a:	2303      	movs	r3, #3
 800b29c:	e022      	b.n	800b2e4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800b29e:	4b14      	ldr	r3, [pc, #80]	; (800b2f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b2a0:	685b      	ldr	r3, [r3, #4]
 800b2a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b2a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b2aa:	d1ee      	bne.n	800b28a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800b2ac:	4b10      	ldr	r3, [pc, #64]	; (800b2f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	4a0f      	ldr	r2, [pc, #60]	; (800b2f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b2b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b2b6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b2b8:	f7fe f9d0 	bl	800965c <HAL_GetTick>
 800b2bc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b2be:	e009      	b.n	800b2d4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800b2c0:	f7fe f9cc 	bl	800965c <HAL_GetTick>
 800b2c4:	4602      	mov	r2, r0
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	1ad3      	subs	r3, r2, r3
 800b2ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b2ce:	d901      	bls.n	800b2d4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800b2d0:	2303      	movs	r3, #3
 800b2d2:	e007      	b.n	800b2e4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800b2d4:	4b06      	ldr	r3, [pc, #24]	; (800b2f0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800b2d6:	685b      	ldr	r3, [r3, #4]
 800b2d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b2dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b2e0:	d1ee      	bne.n	800b2c0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800b2e2:	2300      	movs	r3, #0
}
 800b2e4:	4618      	mov	r0, r3
 800b2e6:	3708      	adds	r7, #8
 800b2e8:	46bd      	mov	sp, r7
 800b2ea:	bd80      	pop	{r7, pc}
 800b2ec:	40023800 	.word	0x40023800
 800b2f0:	40007000 	.word	0x40007000

0800b2f4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b2f4:	b580      	push	{r7, lr}
 800b2f6:	b086      	sub	sp, #24
 800b2f8:	af00      	add	r7, sp, #0
 800b2fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d101      	bne.n	800b30a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800b306:	2301      	movs	r3, #1
 800b308:	e29b      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f003 0301 	and.w	r3, r3, #1
 800b312:	2b00      	cmp	r3, #0
 800b314:	f000 8087 	beq.w	800b426 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800b318:	4b96      	ldr	r3, [pc, #600]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b31a:	689b      	ldr	r3, [r3, #8]
 800b31c:	f003 030c 	and.w	r3, r3, #12
 800b320:	2b04      	cmp	r3, #4
 800b322:	d00c      	beq.n	800b33e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b324:	4b93      	ldr	r3, [pc, #588]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b326:	689b      	ldr	r3, [r3, #8]
 800b328:	f003 030c 	and.w	r3, r3, #12
 800b32c:	2b08      	cmp	r3, #8
 800b32e:	d112      	bne.n	800b356 <HAL_RCC_OscConfig+0x62>
 800b330:	4b90      	ldr	r3, [pc, #576]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b332:	685b      	ldr	r3, [r3, #4]
 800b334:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b338:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b33c:	d10b      	bne.n	800b356 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b33e:	4b8d      	ldr	r3, [pc, #564]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b346:	2b00      	cmp	r3, #0
 800b348:	d06c      	beq.n	800b424 <HAL_RCC_OscConfig+0x130>
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	685b      	ldr	r3, [r3, #4]
 800b34e:	2b00      	cmp	r3, #0
 800b350:	d168      	bne.n	800b424 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b352:	2301      	movs	r3, #1
 800b354:	e275      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	685b      	ldr	r3, [r3, #4]
 800b35a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b35e:	d106      	bne.n	800b36e <HAL_RCC_OscConfig+0x7a>
 800b360:	4b84      	ldr	r3, [pc, #528]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	4a83      	ldr	r2, [pc, #524]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b366:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b36a:	6013      	str	r3, [r2, #0]
 800b36c:	e02e      	b.n	800b3cc <HAL_RCC_OscConfig+0xd8>
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	685b      	ldr	r3, [r3, #4]
 800b372:	2b00      	cmp	r3, #0
 800b374:	d10c      	bne.n	800b390 <HAL_RCC_OscConfig+0x9c>
 800b376:	4b7f      	ldr	r3, [pc, #508]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b378:	681b      	ldr	r3, [r3, #0]
 800b37a:	4a7e      	ldr	r2, [pc, #504]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b37c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b380:	6013      	str	r3, [r2, #0]
 800b382:	4b7c      	ldr	r3, [pc, #496]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b384:	681b      	ldr	r3, [r3, #0]
 800b386:	4a7b      	ldr	r2, [pc, #492]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b388:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b38c:	6013      	str	r3, [r2, #0]
 800b38e:	e01d      	b.n	800b3cc <HAL_RCC_OscConfig+0xd8>
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	685b      	ldr	r3, [r3, #4]
 800b394:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b398:	d10c      	bne.n	800b3b4 <HAL_RCC_OscConfig+0xc0>
 800b39a:	4b76      	ldr	r3, [pc, #472]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	4a75      	ldr	r2, [pc, #468]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b3a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b3a4:	6013      	str	r3, [r2, #0]
 800b3a6:	4b73      	ldr	r3, [pc, #460]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	4a72      	ldr	r2, [pc, #456]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b3ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b3b0:	6013      	str	r3, [r2, #0]
 800b3b2:	e00b      	b.n	800b3cc <HAL_RCC_OscConfig+0xd8>
 800b3b4:	4b6f      	ldr	r3, [pc, #444]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	4a6e      	ldr	r2, [pc, #440]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b3ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b3be:	6013      	str	r3, [r2, #0]
 800b3c0:	4b6c      	ldr	r3, [pc, #432]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	4a6b      	ldr	r2, [pc, #428]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b3c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b3ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	685b      	ldr	r3, [r3, #4]
 800b3d0:	2b00      	cmp	r3, #0
 800b3d2:	d013      	beq.n	800b3fc <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3d4:	f7fe f942 	bl	800965c <HAL_GetTick>
 800b3d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b3da:	e008      	b.n	800b3ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b3dc:	f7fe f93e 	bl	800965c <HAL_GetTick>
 800b3e0:	4602      	mov	r2, r0
 800b3e2:	693b      	ldr	r3, [r7, #16]
 800b3e4:	1ad3      	subs	r3, r2, r3
 800b3e6:	2b64      	cmp	r3, #100	; 0x64
 800b3e8:	d901      	bls.n	800b3ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b3ea:	2303      	movs	r3, #3
 800b3ec:	e229      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b3ee:	4b61      	ldr	r3, [pc, #388]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d0f0      	beq.n	800b3dc <HAL_RCC_OscConfig+0xe8>
 800b3fa:	e014      	b.n	800b426 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3fc:	f7fe f92e 	bl	800965c <HAL_GetTick>
 800b400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b402:	e008      	b.n	800b416 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b404:	f7fe f92a 	bl	800965c <HAL_GetTick>
 800b408:	4602      	mov	r2, r0
 800b40a:	693b      	ldr	r3, [r7, #16]
 800b40c:	1ad3      	subs	r3, r2, r3
 800b40e:	2b64      	cmp	r3, #100	; 0x64
 800b410:	d901      	bls.n	800b416 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b412:	2303      	movs	r3, #3
 800b414:	e215      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b416:	4b57      	ldr	r3, [pc, #348]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b41e:	2b00      	cmp	r3, #0
 800b420:	d1f0      	bne.n	800b404 <HAL_RCC_OscConfig+0x110>
 800b422:	e000      	b.n	800b426 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b424:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f003 0302 	and.w	r3, r3, #2
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d069      	beq.n	800b506 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b432:	4b50      	ldr	r3, [pc, #320]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b434:	689b      	ldr	r3, [r3, #8]
 800b436:	f003 030c 	and.w	r3, r3, #12
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d00b      	beq.n	800b456 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b43e:	4b4d      	ldr	r3, [pc, #308]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b440:	689b      	ldr	r3, [r3, #8]
 800b442:	f003 030c 	and.w	r3, r3, #12
 800b446:	2b08      	cmp	r3, #8
 800b448:	d11c      	bne.n	800b484 <HAL_RCC_OscConfig+0x190>
 800b44a:	4b4a      	ldr	r3, [pc, #296]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b44c:	685b      	ldr	r3, [r3, #4]
 800b44e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b452:	2b00      	cmp	r3, #0
 800b454:	d116      	bne.n	800b484 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b456:	4b47      	ldr	r3, [pc, #284]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f003 0302 	and.w	r3, r3, #2
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d005      	beq.n	800b46e <HAL_RCC_OscConfig+0x17a>
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	68db      	ldr	r3, [r3, #12]
 800b466:	2b01      	cmp	r3, #1
 800b468:	d001      	beq.n	800b46e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b46a:	2301      	movs	r3, #1
 800b46c:	e1e9      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b46e:	4b41      	ldr	r3, [pc, #260]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	691b      	ldr	r3, [r3, #16]
 800b47a:	00db      	lsls	r3, r3, #3
 800b47c:	493d      	ldr	r1, [pc, #244]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b47e:	4313      	orrs	r3, r2
 800b480:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b482:	e040      	b.n	800b506 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	68db      	ldr	r3, [r3, #12]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d023      	beq.n	800b4d4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b48c:	4b39      	ldr	r3, [pc, #228]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	4a38      	ldr	r2, [pc, #224]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b492:	f043 0301 	orr.w	r3, r3, #1
 800b496:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b498:	f7fe f8e0 	bl	800965c <HAL_GetTick>
 800b49c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b49e:	e008      	b.n	800b4b2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b4a0:	f7fe f8dc 	bl	800965c <HAL_GetTick>
 800b4a4:	4602      	mov	r2, r0
 800b4a6:	693b      	ldr	r3, [r7, #16]
 800b4a8:	1ad3      	subs	r3, r2, r3
 800b4aa:	2b02      	cmp	r3, #2
 800b4ac:	d901      	bls.n	800b4b2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800b4ae:	2303      	movs	r3, #3
 800b4b0:	e1c7      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b4b2:	4b30      	ldr	r3, [pc, #192]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	f003 0302 	and.w	r3, r3, #2
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d0f0      	beq.n	800b4a0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b4be:	4b2d      	ldr	r3, [pc, #180]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	691b      	ldr	r3, [r3, #16]
 800b4ca:	00db      	lsls	r3, r3, #3
 800b4cc:	4929      	ldr	r1, [pc, #164]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b4ce:	4313      	orrs	r3, r2
 800b4d0:	600b      	str	r3, [r1, #0]
 800b4d2:	e018      	b.n	800b506 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b4d4:	4b27      	ldr	r3, [pc, #156]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	4a26      	ldr	r2, [pc, #152]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b4da:	f023 0301 	bic.w	r3, r3, #1
 800b4de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4e0:	f7fe f8bc 	bl	800965c <HAL_GetTick>
 800b4e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b4e6:	e008      	b.n	800b4fa <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b4e8:	f7fe f8b8 	bl	800965c <HAL_GetTick>
 800b4ec:	4602      	mov	r2, r0
 800b4ee:	693b      	ldr	r3, [r7, #16]
 800b4f0:	1ad3      	subs	r3, r2, r3
 800b4f2:	2b02      	cmp	r3, #2
 800b4f4:	d901      	bls.n	800b4fa <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800b4f6:	2303      	movs	r3, #3
 800b4f8:	e1a3      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b4fa:	4b1e      	ldr	r3, [pc, #120]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	f003 0302 	and.w	r3, r3, #2
 800b502:	2b00      	cmp	r3, #0
 800b504:	d1f0      	bne.n	800b4e8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b506:	687b      	ldr	r3, [r7, #4]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f003 0308 	and.w	r3, r3, #8
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d038      	beq.n	800b584 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	695b      	ldr	r3, [r3, #20]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d019      	beq.n	800b54e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b51a:	4b16      	ldr	r3, [pc, #88]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b51c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b51e:	4a15      	ldr	r2, [pc, #84]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b520:	f043 0301 	orr.w	r3, r3, #1
 800b524:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b526:	f7fe f899 	bl	800965c <HAL_GetTick>
 800b52a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b52c:	e008      	b.n	800b540 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b52e:	f7fe f895 	bl	800965c <HAL_GetTick>
 800b532:	4602      	mov	r2, r0
 800b534:	693b      	ldr	r3, [r7, #16]
 800b536:	1ad3      	subs	r3, r2, r3
 800b538:	2b02      	cmp	r3, #2
 800b53a:	d901      	bls.n	800b540 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b53c:	2303      	movs	r3, #3
 800b53e:	e180      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b540:	4b0c      	ldr	r3, [pc, #48]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b542:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b544:	f003 0302 	and.w	r3, r3, #2
 800b548:	2b00      	cmp	r3, #0
 800b54a:	d0f0      	beq.n	800b52e <HAL_RCC_OscConfig+0x23a>
 800b54c:	e01a      	b.n	800b584 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b54e:	4b09      	ldr	r3, [pc, #36]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b550:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b552:	4a08      	ldr	r2, [pc, #32]	; (800b574 <HAL_RCC_OscConfig+0x280>)
 800b554:	f023 0301 	bic.w	r3, r3, #1
 800b558:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b55a:	f7fe f87f 	bl	800965c <HAL_GetTick>
 800b55e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b560:	e00a      	b.n	800b578 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b562:	f7fe f87b 	bl	800965c <HAL_GetTick>
 800b566:	4602      	mov	r2, r0
 800b568:	693b      	ldr	r3, [r7, #16]
 800b56a:	1ad3      	subs	r3, r2, r3
 800b56c:	2b02      	cmp	r3, #2
 800b56e:	d903      	bls.n	800b578 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b570:	2303      	movs	r3, #3
 800b572:	e166      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
 800b574:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b578:	4b92      	ldr	r3, [pc, #584]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b57a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b57c:	f003 0302 	and.w	r3, r3, #2
 800b580:	2b00      	cmp	r3, #0
 800b582:	d1ee      	bne.n	800b562 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	f003 0304 	and.w	r3, r3, #4
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	f000 80a4 	beq.w	800b6da <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b592:	4b8c      	ldr	r3, [pc, #560]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b594:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b596:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b59a:	2b00      	cmp	r3, #0
 800b59c:	d10d      	bne.n	800b5ba <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800b59e:	4b89      	ldr	r3, [pc, #548]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b5a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5a2:	4a88      	ldr	r2, [pc, #544]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b5a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b5a8:	6413      	str	r3, [r2, #64]	; 0x40
 800b5aa:	4b86      	ldr	r3, [pc, #536]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b5ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b5b2:	60bb      	str	r3, [r7, #8]
 800b5b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b5b6:	2301      	movs	r3, #1
 800b5b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b5ba:	4b83      	ldr	r3, [pc, #524]	; (800b7c8 <HAL_RCC_OscConfig+0x4d4>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d118      	bne.n	800b5f8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800b5c6:	4b80      	ldr	r3, [pc, #512]	; (800b7c8 <HAL_RCC_OscConfig+0x4d4>)
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	4a7f      	ldr	r2, [pc, #508]	; (800b7c8 <HAL_RCC_OscConfig+0x4d4>)
 800b5cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b5d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b5d2:	f7fe f843 	bl	800965c <HAL_GetTick>
 800b5d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b5d8:	e008      	b.n	800b5ec <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b5da:	f7fe f83f 	bl	800965c <HAL_GetTick>
 800b5de:	4602      	mov	r2, r0
 800b5e0:	693b      	ldr	r3, [r7, #16]
 800b5e2:	1ad3      	subs	r3, r2, r3
 800b5e4:	2b64      	cmp	r3, #100	; 0x64
 800b5e6:	d901      	bls.n	800b5ec <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800b5e8:	2303      	movs	r3, #3
 800b5ea:	e12a      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b5ec:	4b76      	ldr	r3, [pc, #472]	; (800b7c8 <HAL_RCC_OscConfig+0x4d4>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d0f0      	beq.n	800b5da <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	689b      	ldr	r3, [r3, #8]
 800b5fc:	2b01      	cmp	r3, #1
 800b5fe:	d106      	bne.n	800b60e <HAL_RCC_OscConfig+0x31a>
 800b600:	4b70      	ldr	r3, [pc, #448]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b604:	4a6f      	ldr	r2, [pc, #444]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b606:	f043 0301 	orr.w	r3, r3, #1
 800b60a:	6713      	str	r3, [r2, #112]	; 0x70
 800b60c:	e02d      	b.n	800b66a <HAL_RCC_OscConfig+0x376>
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	689b      	ldr	r3, [r3, #8]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d10c      	bne.n	800b630 <HAL_RCC_OscConfig+0x33c>
 800b616:	4b6b      	ldr	r3, [pc, #428]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b618:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b61a:	4a6a      	ldr	r2, [pc, #424]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b61c:	f023 0301 	bic.w	r3, r3, #1
 800b620:	6713      	str	r3, [r2, #112]	; 0x70
 800b622:	4b68      	ldr	r3, [pc, #416]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b624:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b626:	4a67      	ldr	r2, [pc, #412]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b628:	f023 0304 	bic.w	r3, r3, #4
 800b62c:	6713      	str	r3, [r2, #112]	; 0x70
 800b62e:	e01c      	b.n	800b66a <HAL_RCC_OscConfig+0x376>
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	689b      	ldr	r3, [r3, #8]
 800b634:	2b05      	cmp	r3, #5
 800b636:	d10c      	bne.n	800b652 <HAL_RCC_OscConfig+0x35e>
 800b638:	4b62      	ldr	r3, [pc, #392]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b63a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b63c:	4a61      	ldr	r2, [pc, #388]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b63e:	f043 0304 	orr.w	r3, r3, #4
 800b642:	6713      	str	r3, [r2, #112]	; 0x70
 800b644:	4b5f      	ldr	r3, [pc, #380]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b646:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b648:	4a5e      	ldr	r2, [pc, #376]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b64a:	f043 0301 	orr.w	r3, r3, #1
 800b64e:	6713      	str	r3, [r2, #112]	; 0x70
 800b650:	e00b      	b.n	800b66a <HAL_RCC_OscConfig+0x376>
 800b652:	4b5c      	ldr	r3, [pc, #368]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b654:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b656:	4a5b      	ldr	r2, [pc, #364]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b658:	f023 0301 	bic.w	r3, r3, #1
 800b65c:	6713      	str	r3, [r2, #112]	; 0x70
 800b65e:	4b59      	ldr	r3, [pc, #356]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b662:	4a58      	ldr	r2, [pc, #352]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b664:	f023 0304 	bic.w	r3, r3, #4
 800b668:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	689b      	ldr	r3, [r3, #8]
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d015      	beq.n	800b69e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b672:	f7fd fff3 	bl	800965c <HAL_GetTick>
 800b676:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b678:	e00a      	b.n	800b690 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b67a:	f7fd ffef 	bl	800965c <HAL_GetTick>
 800b67e:	4602      	mov	r2, r0
 800b680:	693b      	ldr	r3, [r7, #16]
 800b682:	1ad3      	subs	r3, r2, r3
 800b684:	f241 3288 	movw	r2, #5000	; 0x1388
 800b688:	4293      	cmp	r3, r2
 800b68a:	d901      	bls.n	800b690 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800b68c:	2303      	movs	r3, #3
 800b68e:	e0d8      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b690:	4b4c      	ldr	r3, [pc, #304]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b694:	f003 0302 	and.w	r3, r3, #2
 800b698:	2b00      	cmp	r3, #0
 800b69a:	d0ee      	beq.n	800b67a <HAL_RCC_OscConfig+0x386>
 800b69c:	e014      	b.n	800b6c8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b69e:	f7fd ffdd 	bl	800965c <HAL_GetTick>
 800b6a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b6a4:	e00a      	b.n	800b6bc <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b6a6:	f7fd ffd9 	bl	800965c <HAL_GetTick>
 800b6aa:	4602      	mov	r2, r0
 800b6ac:	693b      	ldr	r3, [r7, #16]
 800b6ae:	1ad3      	subs	r3, r2, r3
 800b6b0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b6b4:	4293      	cmp	r3, r2
 800b6b6:	d901      	bls.n	800b6bc <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800b6b8:	2303      	movs	r3, #3
 800b6ba:	e0c2      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b6bc:	4b41      	ldr	r3, [pc, #260]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b6be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6c0:	f003 0302 	and.w	r3, r3, #2
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	d1ee      	bne.n	800b6a6 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b6c8:	7dfb      	ldrb	r3, [r7, #23]
 800b6ca:	2b01      	cmp	r3, #1
 800b6cc:	d105      	bne.n	800b6da <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b6ce:	4b3d      	ldr	r3, [pc, #244]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b6d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6d2:	4a3c      	ldr	r2, [pc, #240]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b6d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b6d8:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	699b      	ldr	r3, [r3, #24]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	f000 80ae 	beq.w	800b840 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b6e4:	4b37      	ldr	r3, [pc, #220]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b6e6:	689b      	ldr	r3, [r3, #8]
 800b6e8:	f003 030c 	and.w	r3, r3, #12
 800b6ec:	2b08      	cmp	r3, #8
 800b6ee:	d06d      	beq.n	800b7cc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	699b      	ldr	r3, [r3, #24]
 800b6f4:	2b02      	cmp	r3, #2
 800b6f6:	d14b      	bne.n	800b790 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b6f8:	4b32      	ldr	r3, [pc, #200]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	4a31      	ldr	r2, [pc, #196]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b6fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b702:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b704:	f7fd ffaa 	bl	800965c <HAL_GetTick>
 800b708:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b70a:	e008      	b.n	800b71e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b70c:	f7fd ffa6 	bl	800965c <HAL_GetTick>
 800b710:	4602      	mov	r2, r0
 800b712:	693b      	ldr	r3, [r7, #16]
 800b714:	1ad3      	subs	r3, r2, r3
 800b716:	2b02      	cmp	r3, #2
 800b718:	d901      	bls.n	800b71e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800b71a:	2303      	movs	r3, #3
 800b71c:	e091      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b71e:	4b29      	ldr	r3, [pc, #164]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b720:	681b      	ldr	r3, [r3, #0]
 800b722:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b726:	2b00      	cmp	r3, #0
 800b728:	d1f0      	bne.n	800b70c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	69da      	ldr	r2, [r3, #28]
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	6a1b      	ldr	r3, [r3, #32]
 800b732:	431a      	orrs	r2, r3
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b738:	019b      	lsls	r3, r3, #6
 800b73a:	431a      	orrs	r2, r3
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b740:	085b      	lsrs	r3, r3, #1
 800b742:	3b01      	subs	r3, #1
 800b744:	041b      	lsls	r3, r3, #16
 800b746:	431a      	orrs	r2, r3
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b74c:	061b      	lsls	r3, r3, #24
 800b74e:	431a      	orrs	r2, r3
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b754:	071b      	lsls	r3, r3, #28
 800b756:	491b      	ldr	r1, [pc, #108]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b758:	4313      	orrs	r3, r2
 800b75a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b75c:	4b19      	ldr	r3, [pc, #100]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	4a18      	ldr	r2, [pc, #96]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b762:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b766:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b768:	f7fd ff78 	bl	800965c <HAL_GetTick>
 800b76c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b76e:	e008      	b.n	800b782 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b770:	f7fd ff74 	bl	800965c <HAL_GetTick>
 800b774:	4602      	mov	r2, r0
 800b776:	693b      	ldr	r3, [r7, #16]
 800b778:	1ad3      	subs	r3, r2, r3
 800b77a:	2b02      	cmp	r3, #2
 800b77c:	d901      	bls.n	800b782 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800b77e:	2303      	movs	r3, #3
 800b780:	e05f      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b782:	4b10      	ldr	r3, [pc, #64]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d0f0      	beq.n	800b770 <HAL_RCC_OscConfig+0x47c>
 800b78e:	e057      	b.n	800b840 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b790:	4b0c      	ldr	r3, [pc, #48]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	4a0b      	ldr	r2, [pc, #44]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b796:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b79a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b79c:	f7fd ff5e 	bl	800965c <HAL_GetTick>
 800b7a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b7a2:	e008      	b.n	800b7b6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b7a4:	f7fd ff5a 	bl	800965c <HAL_GetTick>
 800b7a8:	4602      	mov	r2, r0
 800b7aa:	693b      	ldr	r3, [r7, #16]
 800b7ac:	1ad3      	subs	r3, r2, r3
 800b7ae:	2b02      	cmp	r3, #2
 800b7b0:	d901      	bls.n	800b7b6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800b7b2:	2303      	movs	r3, #3
 800b7b4:	e045      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b7b6:	4b03      	ldr	r3, [pc, #12]	; (800b7c4 <HAL_RCC_OscConfig+0x4d0>)
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d1f0      	bne.n	800b7a4 <HAL_RCC_OscConfig+0x4b0>
 800b7c2:	e03d      	b.n	800b840 <HAL_RCC_OscConfig+0x54c>
 800b7c4:	40023800 	.word	0x40023800
 800b7c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800b7cc:	4b1f      	ldr	r3, [pc, #124]	; (800b84c <HAL_RCC_OscConfig+0x558>)
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	699b      	ldr	r3, [r3, #24]
 800b7d6:	2b01      	cmp	r3, #1
 800b7d8:	d030      	beq.n	800b83c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b7e4:	429a      	cmp	r2, r3
 800b7e6:	d129      	bne.n	800b83c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b7f2:	429a      	cmp	r2, r3
 800b7f4:	d122      	bne.n	800b83c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b7f6:	68fa      	ldr	r2, [r7, #12]
 800b7f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800b7fc:	4013      	ands	r3, r2
 800b7fe:	687a      	ldr	r2, [r7, #4]
 800b800:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b802:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b804:	4293      	cmp	r3, r2
 800b806:	d119      	bne.n	800b83c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b812:	085b      	lsrs	r3, r3, #1
 800b814:	3b01      	subs	r3, #1
 800b816:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b818:	429a      	cmp	r2, r3
 800b81a:	d10f      	bne.n	800b83c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b826:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b828:	429a      	cmp	r2, r3
 800b82a:	d107      	bne.n	800b83c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b836:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b838:	429a      	cmp	r2, r3
 800b83a:	d001      	beq.n	800b840 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800b83c:	2301      	movs	r3, #1
 800b83e:	e000      	b.n	800b842 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800b840:	2300      	movs	r3, #0
}
 800b842:	4618      	mov	r0, r3
 800b844:	3718      	adds	r7, #24
 800b846:	46bd      	mov	sp, r7
 800b848:	bd80      	pop	{r7, pc}
 800b84a:	bf00      	nop
 800b84c:	40023800 	.word	0x40023800

0800b850 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b084      	sub	sp, #16
 800b854:	af00      	add	r7, sp, #0
 800b856:	6078      	str	r0, [r7, #4]
 800b858:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800b85a:	2300      	movs	r3, #0
 800b85c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	2b00      	cmp	r3, #0
 800b862:	d101      	bne.n	800b868 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b864:	2301      	movs	r3, #1
 800b866:	e0d0      	b.n	800ba0a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b868:	4b6a      	ldr	r3, [pc, #424]	; (800ba14 <HAL_RCC_ClockConfig+0x1c4>)
 800b86a:	681b      	ldr	r3, [r3, #0]
 800b86c:	f003 030f 	and.w	r3, r3, #15
 800b870:	683a      	ldr	r2, [r7, #0]
 800b872:	429a      	cmp	r2, r3
 800b874:	d910      	bls.n	800b898 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b876:	4b67      	ldr	r3, [pc, #412]	; (800ba14 <HAL_RCC_ClockConfig+0x1c4>)
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	f023 020f 	bic.w	r2, r3, #15
 800b87e:	4965      	ldr	r1, [pc, #404]	; (800ba14 <HAL_RCC_ClockConfig+0x1c4>)
 800b880:	683b      	ldr	r3, [r7, #0]
 800b882:	4313      	orrs	r3, r2
 800b884:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b886:	4b63      	ldr	r3, [pc, #396]	; (800ba14 <HAL_RCC_ClockConfig+0x1c4>)
 800b888:	681b      	ldr	r3, [r3, #0]
 800b88a:	f003 030f 	and.w	r3, r3, #15
 800b88e:	683a      	ldr	r2, [r7, #0]
 800b890:	429a      	cmp	r2, r3
 800b892:	d001      	beq.n	800b898 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b894:	2301      	movs	r3, #1
 800b896:	e0b8      	b.n	800ba0a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	f003 0302 	and.w	r3, r3, #2
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d020      	beq.n	800b8e6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	f003 0304 	and.w	r3, r3, #4
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d005      	beq.n	800b8bc <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b8b0:	4b59      	ldr	r3, [pc, #356]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b8b2:	689b      	ldr	r3, [r3, #8]
 800b8b4:	4a58      	ldr	r2, [pc, #352]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b8b6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b8ba:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	681b      	ldr	r3, [r3, #0]
 800b8c0:	f003 0308 	and.w	r3, r3, #8
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d005      	beq.n	800b8d4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b8c8:	4b53      	ldr	r3, [pc, #332]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b8ca:	689b      	ldr	r3, [r3, #8]
 800b8cc:	4a52      	ldr	r2, [pc, #328]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b8ce:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b8d2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b8d4:	4b50      	ldr	r3, [pc, #320]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b8d6:	689b      	ldr	r3, [r3, #8]
 800b8d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	689b      	ldr	r3, [r3, #8]
 800b8e0:	494d      	ldr	r1, [pc, #308]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b8e2:	4313      	orrs	r3, r2
 800b8e4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	f003 0301 	and.w	r3, r3, #1
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d040      	beq.n	800b974 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	685b      	ldr	r3, [r3, #4]
 800b8f6:	2b01      	cmp	r3, #1
 800b8f8:	d107      	bne.n	800b90a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b8fa:	4b47      	ldr	r3, [pc, #284]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b8fc:	681b      	ldr	r3, [r3, #0]
 800b8fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b902:	2b00      	cmp	r3, #0
 800b904:	d115      	bne.n	800b932 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b906:	2301      	movs	r3, #1
 800b908:	e07f      	b.n	800ba0a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	685b      	ldr	r3, [r3, #4]
 800b90e:	2b02      	cmp	r3, #2
 800b910:	d107      	bne.n	800b922 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b912:	4b41      	ldr	r3, [pc, #260]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d109      	bne.n	800b932 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b91e:	2301      	movs	r3, #1
 800b920:	e073      	b.n	800ba0a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b922:	4b3d      	ldr	r3, [pc, #244]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	f003 0302 	and.w	r3, r3, #2
 800b92a:	2b00      	cmp	r3, #0
 800b92c:	d101      	bne.n	800b932 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b92e:	2301      	movs	r3, #1
 800b930:	e06b      	b.n	800ba0a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b932:	4b39      	ldr	r3, [pc, #228]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b934:	689b      	ldr	r3, [r3, #8]
 800b936:	f023 0203 	bic.w	r2, r3, #3
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	685b      	ldr	r3, [r3, #4]
 800b93e:	4936      	ldr	r1, [pc, #216]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b940:	4313      	orrs	r3, r2
 800b942:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b944:	f7fd fe8a 	bl	800965c <HAL_GetTick>
 800b948:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b94a:	e00a      	b.n	800b962 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b94c:	f7fd fe86 	bl	800965c <HAL_GetTick>
 800b950:	4602      	mov	r2, r0
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	1ad3      	subs	r3, r2, r3
 800b956:	f241 3288 	movw	r2, #5000	; 0x1388
 800b95a:	4293      	cmp	r3, r2
 800b95c:	d901      	bls.n	800b962 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800b95e:	2303      	movs	r3, #3
 800b960:	e053      	b.n	800ba0a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b962:	4b2d      	ldr	r3, [pc, #180]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b964:	689b      	ldr	r3, [r3, #8]
 800b966:	f003 020c 	and.w	r2, r3, #12
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	685b      	ldr	r3, [r3, #4]
 800b96e:	009b      	lsls	r3, r3, #2
 800b970:	429a      	cmp	r2, r3
 800b972:	d1eb      	bne.n	800b94c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b974:	4b27      	ldr	r3, [pc, #156]	; (800ba14 <HAL_RCC_ClockConfig+0x1c4>)
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	f003 030f 	and.w	r3, r3, #15
 800b97c:	683a      	ldr	r2, [r7, #0]
 800b97e:	429a      	cmp	r2, r3
 800b980:	d210      	bcs.n	800b9a4 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b982:	4b24      	ldr	r3, [pc, #144]	; (800ba14 <HAL_RCC_ClockConfig+0x1c4>)
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	f023 020f 	bic.w	r2, r3, #15
 800b98a:	4922      	ldr	r1, [pc, #136]	; (800ba14 <HAL_RCC_ClockConfig+0x1c4>)
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	4313      	orrs	r3, r2
 800b990:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b992:	4b20      	ldr	r3, [pc, #128]	; (800ba14 <HAL_RCC_ClockConfig+0x1c4>)
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	f003 030f 	and.w	r3, r3, #15
 800b99a:	683a      	ldr	r2, [r7, #0]
 800b99c:	429a      	cmp	r2, r3
 800b99e:	d001      	beq.n	800b9a4 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800b9a0:	2301      	movs	r3, #1
 800b9a2:	e032      	b.n	800ba0a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	f003 0304 	and.w	r3, r3, #4
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d008      	beq.n	800b9c2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b9b0:	4b19      	ldr	r3, [pc, #100]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b9b2:	689b      	ldr	r3, [r3, #8]
 800b9b4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b9b8:	687b      	ldr	r3, [r7, #4]
 800b9ba:	68db      	ldr	r3, [r3, #12]
 800b9bc:	4916      	ldr	r1, [pc, #88]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b9be:	4313      	orrs	r3, r2
 800b9c0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	f003 0308 	and.w	r3, r3, #8
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d009      	beq.n	800b9e2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800b9ce:	4b12      	ldr	r3, [pc, #72]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b9d0:	689b      	ldr	r3, [r3, #8]
 800b9d2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	691b      	ldr	r3, [r3, #16]
 800b9da:	00db      	lsls	r3, r3, #3
 800b9dc:	490e      	ldr	r1, [pc, #56]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b9de:	4313      	orrs	r3, r2
 800b9e0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b9e2:	f000 f821 	bl	800ba28 <HAL_RCC_GetSysClockFreq>
 800b9e6:	4601      	mov	r1, r0
 800b9e8:	4b0b      	ldr	r3, [pc, #44]	; (800ba18 <HAL_RCC_ClockConfig+0x1c8>)
 800b9ea:	689b      	ldr	r3, [r3, #8]
 800b9ec:	091b      	lsrs	r3, r3, #4
 800b9ee:	f003 030f 	and.w	r3, r3, #15
 800b9f2:	4a0a      	ldr	r2, [pc, #40]	; (800ba1c <HAL_RCC_ClockConfig+0x1cc>)
 800b9f4:	5cd3      	ldrb	r3, [r2, r3]
 800b9f6:	fa21 f303 	lsr.w	r3, r1, r3
 800b9fa:	4a09      	ldr	r2, [pc, #36]	; (800ba20 <HAL_RCC_ClockConfig+0x1d0>)
 800b9fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800b9fe:	4b09      	ldr	r3, [pc, #36]	; (800ba24 <HAL_RCC_ClockConfig+0x1d4>)
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	4618      	mov	r0, r3
 800ba04:	f7fd fde6 	bl	80095d4 <HAL_InitTick>

  return HAL_OK;
 800ba08:	2300      	movs	r3, #0
}
 800ba0a:	4618      	mov	r0, r3
 800ba0c:	3710      	adds	r7, #16
 800ba0e:	46bd      	mov	sp, r7
 800ba10:	bd80      	pop	{r7, pc}
 800ba12:	bf00      	nop
 800ba14:	40023c00 	.word	0x40023c00
 800ba18:	40023800 	.word	0x40023800
 800ba1c:	08020ca4 	.word	0x08020ca4
 800ba20:	20000040 	.word	0x20000040
 800ba24:	20000044 	.word	0x20000044

0800ba28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ba28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ba2a:	b085      	sub	sp, #20
 800ba2c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800ba2e:	2300      	movs	r3, #0
 800ba30:	607b      	str	r3, [r7, #4]
 800ba32:	2300      	movs	r3, #0
 800ba34:	60fb      	str	r3, [r7, #12]
 800ba36:	2300      	movs	r3, #0
 800ba38:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800ba3a:	2300      	movs	r3, #0
 800ba3c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ba3e:	4b63      	ldr	r3, [pc, #396]	; (800bbcc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ba40:	689b      	ldr	r3, [r3, #8]
 800ba42:	f003 030c 	and.w	r3, r3, #12
 800ba46:	2b04      	cmp	r3, #4
 800ba48:	d007      	beq.n	800ba5a <HAL_RCC_GetSysClockFreq+0x32>
 800ba4a:	2b08      	cmp	r3, #8
 800ba4c:	d008      	beq.n	800ba60 <HAL_RCC_GetSysClockFreq+0x38>
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	f040 80b4 	bne.w	800bbbc <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800ba54:	4b5e      	ldr	r3, [pc, #376]	; (800bbd0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800ba56:	60bb      	str	r3, [r7, #8]
      break;
 800ba58:	e0b3      	b.n	800bbc2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800ba5a:	4b5e      	ldr	r3, [pc, #376]	; (800bbd4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800ba5c:	60bb      	str	r3, [r7, #8]
      break;
 800ba5e:	e0b0      	b.n	800bbc2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800ba60:	4b5a      	ldr	r3, [pc, #360]	; (800bbcc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ba62:	685b      	ldr	r3, [r3, #4]
 800ba64:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ba68:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800ba6a:	4b58      	ldr	r3, [pc, #352]	; (800bbcc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ba6c:	685b      	ldr	r3, [r3, #4]
 800ba6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d04a      	beq.n	800bb0c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ba76:	4b55      	ldr	r3, [pc, #340]	; (800bbcc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800ba78:	685b      	ldr	r3, [r3, #4]
 800ba7a:	099b      	lsrs	r3, r3, #6
 800ba7c:	f04f 0400 	mov.w	r4, #0
 800ba80:	f240 11ff 	movw	r1, #511	; 0x1ff
 800ba84:	f04f 0200 	mov.w	r2, #0
 800ba88:	ea03 0501 	and.w	r5, r3, r1
 800ba8c:	ea04 0602 	and.w	r6, r4, r2
 800ba90:	4629      	mov	r1, r5
 800ba92:	4632      	mov	r2, r6
 800ba94:	f04f 0300 	mov.w	r3, #0
 800ba98:	f04f 0400 	mov.w	r4, #0
 800ba9c:	0154      	lsls	r4, r2, #5
 800ba9e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800baa2:	014b      	lsls	r3, r1, #5
 800baa4:	4619      	mov	r1, r3
 800baa6:	4622      	mov	r2, r4
 800baa8:	1b49      	subs	r1, r1, r5
 800baaa:	eb62 0206 	sbc.w	r2, r2, r6
 800baae:	f04f 0300 	mov.w	r3, #0
 800bab2:	f04f 0400 	mov.w	r4, #0
 800bab6:	0194      	lsls	r4, r2, #6
 800bab8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800babc:	018b      	lsls	r3, r1, #6
 800babe:	1a5b      	subs	r3, r3, r1
 800bac0:	eb64 0402 	sbc.w	r4, r4, r2
 800bac4:	f04f 0100 	mov.w	r1, #0
 800bac8:	f04f 0200 	mov.w	r2, #0
 800bacc:	00e2      	lsls	r2, r4, #3
 800bace:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800bad2:	00d9      	lsls	r1, r3, #3
 800bad4:	460b      	mov	r3, r1
 800bad6:	4614      	mov	r4, r2
 800bad8:	195b      	adds	r3, r3, r5
 800bada:	eb44 0406 	adc.w	r4, r4, r6
 800bade:	f04f 0100 	mov.w	r1, #0
 800bae2:	f04f 0200 	mov.w	r2, #0
 800bae6:	0262      	lsls	r2, r4, #9
 800bae8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800baec:	0259      	lsls	r1, r3, #9
 800baee:	460b      	mov	r3, r1
 800baf0:	4614      	mov	r4, r2
 800baf2:	4618      	mov	r0, r3
 800baf4:	4621      	mov	r1, r4
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	f04f 0400 	mov.w	r4, #0
 800bafc:	461a      	mov	r2, r3
 800bafe:	4623      	mov	r3, r4
 800bb00:	f7fc fc06 	bl	8008310 <__aeabi_uldivmod>
 800bb04:	4603      	mov	r3, r0
 800bb06:	460c      	mov	r4, r1
 800bb08:	60fb      	str	r3, [r7, #12]
 800bb0a:	e049      	b.n	800bba0 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800bb0c:	4b2f      	ldr	r3, [pc, #188]	; (800bbcc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800bb0e:	685b      	ldr	r3, [r3, #4]
 800bb10:	099b      	lsrs	r3, r3, #6
 800bb12:	f04f 0400 	mov.w	r4, #0
 800bb16:	f240 11ff 	movw	r1, #511	; 0x1ff
 800bb1a:	f04f 0200 	mov.w	r2, #0
 800bb1e:	ea03 0501 	and.w	r5, r3, r1
 800bb22:	ea04 0602 	and.w	r6, r4, r2
 800bb26:	4629      	mov	r1, r5
 800bb28:	4632      	mov	r2, r6
 800bb2a:	f04f 0300 	mov.w	r3, #0
 800bb2e:	f04f 0400 	mov.w	r4, #0
 800bb32:	0154      	lsls	r4, r2, #5
 800bb34:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800bb38:	014b      	lsls	r3, r1, #5
 800bb3a:	4619      	mov	r1, r3
 800bb3c:	4622      	mov	r2, r4
 800bb3e:	1b49      	subs	r1, r1, r5
 800bb40:	eb62 0206 	sbc.w	r2, r2, r6
 800bb44:	f04f 0300 	mov.w	r3, #0
 800bb48:	f04f 0400 	mov.w	r4, #0
 800bb4c:	0194      	lsls	r4, r2, #6
 800bb4e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800bb52:	018b      	lsls	r3, r1, #6
 800bb54:	1a5b      	subs	r3, r3, r1
 800bb56:	eb64 0402 	sbc.w	r4, r4, r2
 800bb5a:	f04f 0100 	mov.w	r1, #0
 800bb5e:	f04f 0200 	mov.w	r2, #0
 800bb62:	00e2      	lsls	r2, r4, #3
 800bb64:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800bb68:	00d9      	lsls	r1, r3, #3
 800bb6a:	460b      	mov	r3, r1
 800bb6c:	4614      	mov	r4, r2
 800bb6e:	195b      	adds	r3, r3, r5
 800bb70:	eb44 0406 	adc.w	r4, r4, r6
 800bb74:	f04f 0100 	mov.w	r1, #0
 800bb78:	f04f 0200 	mov.w	r2, #0
 800bb7c:	02a2      	lsls	r2, r4, #10
 800bb7e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800bb82:	0299      	lsls	r1, r3, #10
 800bb84:	460b      	mov	r3, r1
 800bb86:	4614      	mov	r4, r2
 800bb88:	4618      	mov	r0, r3
 800bb8a:	4621      	mov	r1, r4
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	f04f 0400 	mov.w	r4, #0
 800bb92:	461a      	mov	r2, r3
 800bb94:	4623      	mov	r3, r4
 800bb96:	f7fc fbbb 	bl	8008310 <__aeabi_uldivmod>
 800bb9a:	4603      	mov	r3, r0
 800bb9c:	460c      	mov	r4, r1
 800bb9e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800bba0:	4b0a      	ldr	r3, [pc, #40]	; (800bbcc <HAL_RCC_GetSysClockFreq+0x1a4>)
 800bba2:	685b      	ldr	r3, [r3, #4]
 800bba4:	0c1b      	lsrs	r3, r3, #16
 800bba6:	f003 0303 	and.w	r3, r3, #3
 800bbaa:	3301      	adds	r3, #1
 800bbac:	005b      	lsls	r3, r3, #1
 800bbae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800bbb0:	68fa      	ldr	r2, [r7, #12]
 800bbb2:	683b      	ldr	r3, [r7, #0]
 800bbb4:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbb8:	60bb      	str	r3, [r7, #8]
      break;
 800bbba:	e002      	b.n	800bbc2 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800bbbc:	4b04      	ldr	r3, [pc, #16]	; (800bbd0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800bbbe:	60bb      	str	r3, [r7, #8]
      break;
 800bbc0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800bbc2:	68bb      	ldr	r3, [r7, #8]
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	3714      	adds	r7, #20
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bbcc:	40023800 	.word	0x40023800
 800bbd0:	00f42400 	.word	0x00f42400
 800bbd4:	007a1200 	.word	0x007a1200

0800bbd8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800bbd8:	b480      	push	{r7}
 800bbda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800bbdc:	4b03      	ldr	r3, [pc, #12]	; (800bbec <HAL_RCC_GetHCLKFreq+0x14>)
 800bbde:	681b      	ldr	r3, [r3, #0]
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	46bd      	mov	sp, r7
 800bbe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe8:	4770      	bx	lr
 800bbea:	bf00      	nop
 800bbec:	20000040 	.word	0x20000040

0800bbf0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800bbf0:	b580      	push	{r7, lr}
 800bbf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800bbf4:	f7ff fff0 	bl	800bbd8 <HAL_RCC_GetHCLKFreq>
 800bbf8:	4601      	mov	r1, r0
 800bbfa:	4b05      	ldr	r3, [pc, #20]	; (800bc10 <HAL_RCC_GetPCLK1Freq+0x20>)
 800bbfc:	689b      	ldr	r3, [r3, #8]
 800bbfe:	0a9b      	lsrs	r3, r3, #10
 800bc00:	f003 0307 	and.w	r3, r3, #7
 800bc04:	4a03      	ldr	r2, [pc, #12]	; (800bc14 <HAL_RCC_GetPCLK1Freq+0x24>)
 800bc06:	5cd3      	ldrb	r3, [r2, r3]
 800bc08:	fa21 f303 	lsr.w	r3, r1, r3
}
 800bc0c:	4618      	mov	r0, r3
 800bc0e:	bd80      	pop	{r7, pc}
 800bc10:	40023800 	.word	0x40023800
 800bc14:	08020cb4 	.word	0x08020cb4

0800bc18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800bc18:	b580      	push	{r7, lr}
 800bc1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800bc1c:	f7ff ffdc 	bl	800bbd8 <HAL_RCC_GetHCLKFreq>
 800bc20:	4601      	mov	r1, r0
 800bc22:	4b05      	ldr	r3, [pc, #20]	; (800bc38 <HAL_RCC_GetPCLK2Freq+0x20>)
 800bc24:	689b      	ldr	r3, [r3, #8]
 800bc26:	0b5b      	lsrs	r3, r3, #13
 800bc28:	f003 0307 	and.w	r3, r3, #7
 800bc2c:	4a03      	ldr	r2, [pc, #12]	; (800bc3c <HAL_RCC_GetPCLK2Freq+0x24>)
 800bc2e:	5cd3      	ldrb	r3, [r2, r3]
 800bc30:	fa21 f303 	lsr.w	r3, r1, r3
}
 800bc34:	4618      	mov	r0, r3
 800bc36:	bd80      	pop	{r7, pc}
 800bc38:	40023800 	.word	0x40023800
 800bc3c:	08020cb4 	.word	0x08020cb4

0800bc40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800bc40:	b580      	push	{r7, lr}
 800bc42:	b088      	sub	sp, #32
 800bc44:	af00      	add	r7, sp, #0
 800bc46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800bc48:	2300      	movs	r3, #0
 800bc4a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800bc4c:	2300      	movs	r3, #0
 800bc4e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800bc50:	2300      	movs	r3, #0
 800bc52:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800bc54:	2300      	movs	r3, #0
 800bc56:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800bc58:	2300      	movs	r3, #0
 800bc5a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	681b      	ldr	r3, [r3, #0]
 800bc60:	f003 0301 	and.w	r3, r3, #1
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d012      	beq.n	800bc8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800bc68:	4b69      	ldr	r3, [pc, #420]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bc6a:	689b      	ldr	r3, [r3, #8]
 800bc6c:	4a68      	ldr	r2, [pc, #416]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bc6e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800bc72:	6093      	str	r3, [r2, #8]
 800bc74:	4b66      	ldr	r3, [pc, #408]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bc76:	689a      	ldr	r2, [r3, #8]
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc7c:	4964      	ldr	r1, [pc, #400]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bc7e:	4313      	orrs	r3, r2
 800bc80:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d101      	bne.n	800bc8e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800bc8a:	2301      	movs	r3, #1
 800bc8c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d017      	beq.n	800bcca <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bc9a:	4b5d      	ldr	r3, [pc, #372]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bc9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bca0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bca8:	4959      	ldr	r1, [pc, #356]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bcaa:	4313      	orrs	r3, r2
 800bcac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bcb4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bcb8:	d101      	bne.n	800bcbe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800bcba:	2301      	movs	r3, #1
 800bcbc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d101      	bne.n	800bcca <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800bcc6:	2301      	movs	r3, #1
 800bcc8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d017      	beq.n	800bd06 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800bcd6:	4b4e      	ldr	r3, [pc, #312]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bcd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bcdc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bce4:	494a      	ldr	r1, [pc, #296]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bce6:	4313      	orrs	r3, r2
 800bce8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcf0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bcf4:	d101      	bne.n	800bcfa <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800bcf6:	2301      	movs	r3, #1
 800bcf8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d101      	bne.n	800bd06 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800bd02:	2301      	movs	r3, #1
 800bd04:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	d001      	beq.n	800bd16 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800bd12:	2301      	movs	r3, #1
 800bd14:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	f003 0320 	and.w	r3, r3, #32
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	f000 808b 	beq.w	800be3a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800bd24:	4b3a      	ldr	r3, [pc, #232]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bd26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd28:	4a39      	ldr	r2, [pc, #228]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bd2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bd2e:	6413      	str	r3, [r2, #64]	; 0x40
 800bd30:	4b37      	ldr	r3, [pc, #220]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bd32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bd34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bd38:	60bb      	str	r3, [r7, #8]
 800bd3a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800bd3c:	4b35      	ldr	r3, [pc, #212]	; (800be14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	4a34      	ldr	r2, [pc, #208]	; (800be14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bd42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bd46:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bd48:	f7fd fc88 	bl	800965c <HAL_GetTick>
 800bd4c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800bd4e:	e008      	b.n	800bd62 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bd50:	f7fd fc84 	bl	800965c <HAL_GetTick>
 800bd54:	4602      	mov	r2, r0
 800bd56:	697b      	ldr	r3, [r7, #20]
 800bd58:	1ad3      	subs	r3, r2, r3
 800bd5a:	2b64      	cmp	r3, #100	; 0x64
 800bd5c:	d901      	bls.n	800bd62 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800bd5e:	2303      	movs	r3, #3
 800bd60:	e38d      	b.n	800c47e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800bd62:	4b2c      	ldr	r3, [pc, #176]	; (800be14 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800bd64:	681b      	ldr	r3, [r3, #0]
 800bd66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	d0f0      	beq.n	800bd50 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800bd6e:	4b28      	ldr	r3, [pc, #160]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bd70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bd76:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800bd78:	693b      	ldr	r3, [r7, #16]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d035      	beq.n	800bdea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bd86:	693a      	ldr	r2, [r7, #16]
 800bd88:	429a      	cmp	r2, r3
 800bd8a:	d02e      	beq.n	800bdea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bd8c:	4b20      	ldr	r3, [pc, #128]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bd8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bd94:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800bd96:	4b1e      	ldr	r3, [pc, #120]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bd98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bd9a:	4a1d      	ldr	r2, [pc, #116]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bd9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bda0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800bda2:	4b1b      	ldr	r3, [pc, #108]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bda4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bda6:	4a1a      	ldr	r2, [pc, #104]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bda8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bdac:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800bdae:	4a18      	ldr	r2, [pc, #96]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bdb0:	693b      	ldr	r3, [r7, #16]
 800bdb2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800bdb4:	4b16      	ldr	r3, [pc, #88]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bdb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bdb8:	f003 0301 	and.w	r3, r3, #1
 800bdbc:	2b01      	cmp	r3, #1
 800bdbe:	d114      	bne.n	800bdea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bdc0:	f7fd fc4c 	bl	800965c <HAL_GetTick>
 800bdc4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bdc6:	e00a      	b.n	800bdde <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bdc8:	f7fd fc48 	bl	800965c <HAL_GetTick>
 800bdcc:	4602      	mov	r2, r0
 800bdce:	697b      	ldr	r3, [r7, #20]
 800bdd0:	1ad3      	subs	r3, r2, r3
 800bdd2:	f241 3288 	movw	r2, #5000	; 0x1388
 800bdd6:	4293      	cmp	r3, r2
 800bdd8:	d901      	bls.n	800bdde <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800bdda:	2303      	movs	r3, #3
 800bddc:	e34f      	b.n	800c47e <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bdde:	4b0c      	ldr	r3, [pc, #48]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bde0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bde2:	f003 0302 	and.w	r3, r3, #2
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d0ee      	beq.n	800bdc8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bdf2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bdf6:	d111      	bne.n	800be1c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800bdf8:	4b05      	ldr	r3, [pc, #20]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bdfa:	689b      	ldr	r3, [r3, #8]
 800bdfc:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800be04:	4b04      	ldr	r3, [pc, #16]	; (800be18 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800be06:	400b      	ands	r3, r1
 800be08:	4901      	ldr	r1, [pc, #4]	; (800be10 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800be0a:	4313      	orrs	r3, r2
 800be0c:	608b      	str	r3, [r1, #8]
 800be0e:	e00b      	b.n	800be28 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800be10:	40023800 	.word	0x40023800
 800be14:	40007000 	.word	0x40007000
 800be18:	0ffffcff 	.word	0x0ffffcff
 800be1c:	4bb3      	ldr	r3, [pc, #716]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800be1e:	689b      	ldr	r3, [r3, #8]
 800be20:	4ab2      	ldr	r2, [pc, #712]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800be22:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800be26:	6093      	str	r3, [r2, #8]
 800be28:	4bb0      	ldr	r3, [pc, #704]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800be2a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be30:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800be34:	49ad      	ldr	r1, [pc, #692]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800be36:	4313      	orrs	r3, r2
 800be38:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	f003 0310 	and.w	r3, r3, #16
 800be42:	2b00      	cmp	r3, #0
 800be44:	d010      	beq.n	800be68 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800be46:	4ba9      	ldr	r3, [pc, #676]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800be48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800be4c:	4aa7      	ldr	r2, [pc, #668]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800be4e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800be52:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800be56:	4ba5      	ldr	r3, [pc, #660]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800be58:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be60:	49a2      	ldr	r1, [pc, #648]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800be62:	4313      	orrs	r3, r2
 800be64:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800be70:	2b00      	cmp	r3, #0
 800be72:	d00a      	beq.n	800be8a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800be74:	4b9d      	ldr	r3, [pc, #628]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800be76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be7a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800be82:	499a      	ldr	r1, [pc, #616]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800be84:	4313      	orrs	r3, r2
 800be86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800be92:	2b00      	cmp	r3, #0
 800be94:	d00a      	beq.n	800beac <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800be96:	4b95      	ldr	r3, [pc, #596]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800be98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800be9c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bea4:	4991      	ldr	r1, [pc, #580]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bea6:	4313      	orrs	r3, r2
 800bea8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d00a      	beq.n	800bece <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800beb8:	4b8c      	ldr	r3, [pc, #560]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800beba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bebe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bec6:	4989      	ldr	r1, [pc, #548]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bec8:	4313      	orrs	r3, r2
 800beca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d00a      	beq.n	800bef0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800beda:	4b84      	ldr	r3, [pc, #528]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bedc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bee0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bee8:	4980      	ldr	r1, [pc, #512]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800beea:	4313      	orrs	r3, r2
 800beec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d00a      	beq.n	800bf12 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800befc:	4b7b      	ldr	r3, [pc, #492]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800befe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf02:	f023 0203 	bic.w	r2, r3, #3
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bf0a:	4978      	ldr	r1, [pc, #480]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bf0c:	4313      	orrs	r3, r2
 800bf0e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	681b      	ldr	r3, [r3, #0]
 800bf16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bf1a:	2b00      	cmp	r3, #0
 800bf1c:	d00a      	beq.n	800bf34 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bf1e:	4b73      	ldr	r3, [pc, #460]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bf20:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf24:	f023 020c 	bic.w	r2, r3, #12
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bf2c:	496f      	ldr	r1, [pc, #444]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bf2e:	4313      	orrs	r3, r2
 800bf30:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	681b      	ldr	r3, [r3, #0]
 800bf38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d00a      	beq.n	800bf56 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bf40:	4b6a      	ldr	r3, [pc, #424]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bf42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf46:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf4e:	4967      	ldr	r1, [pc, #412]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bf50:	4313      	orrs	r3, r2
 800bf52:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d00a      	beq.n	800bf78 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bf62:	4b62      	ldr	r3, [pc, #392]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bf64:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf68:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf70:	495e      	ldr	r1, [pc, #376]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bf72:	4313      	orrs	r3, r2
 800bf74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	681b      	ldr	r3, [r3, #0]
 800bf7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d00a      	beq.n	800bf9a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800bf84:	4b59      	ldr	r3, [pc, #356]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bf86:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf8a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf92:	4956      	ldr	r1, [pc, #344]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bf94:	4313      	orrs	r3, r2
 800bf96:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d00a      	beq.n	800bfbc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800bfa6:	4b51      	ldr	r3, [pc, #324]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bfa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bfac:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bfb4:	494d      	ldr	r1, [pc, #308]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bfb6:	4313      	orrs	r3, r2
 800bfb8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d00a      	beq.n	800bfde <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800bfc8:	4b48      	ldr	r3, [pc, #288]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bfca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bfce:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bfd6:	4945      	ldr	r1, [pc, #276]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bfd8:	4313      	orrs	r3, r2
 800bfda:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	681b      	ldr	r3, [r3, #0]
 800bfe2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d00a      	beq.n	800c000 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800bfea:	4b40      	ldr	r3, [pc, #256]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bfec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bff0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bff8:	493c      	ldr	r1, [pc, #240]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800bffa:	4313      	orrs	r3, r2
 800bffc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d00a      	beq.n	800c022 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c00c:	4b37      	ldr	r3, [pc, #220]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c00e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c012:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c01a:	4934      	ldr	r1, [pc, #208]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c01c:	4313      	orrs	r3, r2
 800c01e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d011      	beq.n	800c052 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c02e:	4b2f      	ldr	r3, [pc, #188]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c030:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c034:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c03c:	492b      	ldr	r1, [pc, #172]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c03e:	4313      	orrs	r3, r2
 800c040:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c048:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c04c:	d101      	bne.n	800c052 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800c04e:	2301      	movs	r3, #1
 800c050:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	f003 0308 	and.w	r3, r3, #8
 800c05a:	2b00      	cmp	r3, #0
 800c05c:	d001      	beq.n	800c062 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800c05e:	2301      	movs	r3, #1
 800c060:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d00a      	beq.n	800c084 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c06e:	4b1f      	ldr	r3, [pc, #124]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c074:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c07c:	491b      	ldr	r1, [pc, #108]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c07e:	4313      	orrs	r3, r2
 800c080:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d00b      	beq.n	800c0a8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800c090:	4b16      	ldr	r3, [pc, #88]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c096:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c0a0:	4912      	ldr	r1, [pc, #72]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c0a2:	4313      	orrs	r3, r2
 800c0a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d00b      	beq.n	800c0cc <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800c0b4:	4b0d      	ldr	r3, [pc, #52]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c0b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c0ba:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c0c4:	4909      	ldr	r1, [pc, #36]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c0c6:	4313      	orrs	r3, r2
 800c0c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d00f      	beq.n	800c0f8 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c0d8:	4b04      	ldr	r3, [pc, #16]	; (800c0ec <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c0da:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c0de:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c0e8:	e002      	b.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800c0ea:	bf00      	nop
 800c0ec:	40023800 	.word	0x40023800
 800c0f0:	4985      	ldr	r1, [pc, #532]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c0f2:	4313      	orrs	r3, r2
 800c0f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c100:	2b00      	cmp	r3, #0
 800c102:	d00b      	beq.n	800c11c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800c104:	4b80      	ldr	r3, [pc, #512]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c106:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c10a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c114:	497c      	ldr	r1, [pc, #496]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c116:	4313      	orrs	r3, r2
 800c118:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800c11c:	69fb      	ldr	r3, [r7, #28]
 800c11e:	2b01      	cmp	r3, #1
 800c120:	d005      	beq.n	800c12e <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c12a:	f040 80d6 	bne.w	800c2da <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c12e:	4b76      	ldr	r3, [pc, #472]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	4a75      	ldr	r2, [pc, #468]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c134:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c138:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c13a:	f7fd fa8f 	bl	800965c <HAL_GetTick>
 800c13e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c140:	e008      	b.n	800c154 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800c142:	f7fd fa8b 	bl	800965c <HAL_GetTick>
 800c146:	4602      	mov	r2, r0
 800c148:	697b      	ldr	r3, [r7, #20]
 800c14a:	1ad3      	subs	r3, r2, r3
 800c14c:	2b64      	cmp	r3, #100	; 0x64
 800c14e:	d901      	bls.n	800c154 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c150:	2303      	movs	r3, #3
 800c152:	e194      	b.n	800c47e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c154:	4b6c      	ldr	r3, [pc, #432]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	d1f0      	bne.n	800c142 <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	f003 0301 	and.w	r3, r3, #1
 800c168:	2b00      	cmp	r3, #0
 800c16a:	d021      	beq.n	800c1b0 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c170:	2b00      	cmp	r3, #0
 800c172:	d11d      	bne.n	800c1b0 <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c174:	4b64      	ldr	r3, [pc, #400]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c176:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c17a:	0c1b      	lsrs	r3, r3, #16
 800c17c:	f003 0303 	and.w	r3, r3, #3
 800c180:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c182:	4b61      	ldr	r3, [pc, #388]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c184:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c188:	0e1b      	lsrs	r3, r3, #24
 800c18a:	f003 030f 	and.w	r3, r3, #15
 800c18e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800c190:	687b      	ldr	r3, [r7, #4]
 800c192:	685b      	ldr	r3, [r3, #4]
 800c194:	019a      	lsls	r2, r3, #6
 800c196:	693b      	ldr	r3, [r7, #16]
 800c198:	041b      	lsls	r3, r3, #16
 800c19a:	431a      	orrs	r2, r3
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	061b      	lsls	r3, r3, #24
 800c1a0:	431a      	orrs	r2, r3
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	689b      	ldr	r3, [r3, #8]
 800c1a6:	071b      	lsls	r3, r3, #28
 800c1a8:	4957      	ldr	r1, [pc, #348]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c1aa:	4313      	orrs	r3, r2
 800c1ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d004      	beq.n	800c1c6 <HAL_RCCEx_PeriphCLKConfig+0x586>
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c1c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c1c4:	d00a      	beq.n	800c1dc <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d02e      	beq.n	800c230 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c1da:	d129      	bne.n	800c230 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c1dc:	4b4a      	ldr	r3, [pc, #296]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c1de:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c1e2:	0c1b      	lsrs	r3, r3, #16
 800c1e4:	f003 0303 	and.w	r3, r3, #3
 800c1e8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c1ea:	4b47      	ldr	r3, [pc, #284]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c1ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c1f0:	0f1b      	lsrs	r3, r3, #28
 800c1f2:	f003 0307 	and.w	r3, r3, #7
 800c1f6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	685b      	ldr	r3, [r3, #4]
 800c1fc:	019a      	lsls	r2, r3, #6
 800c1fe:	693b      	ldr	r3, [r7, #16]
 800c200:	041b      	lsls	r3, r3, #16
 800c202:	431a      	orrs	r2, r3
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	68db      	ldr	r3, [r3, #12]
 800c208:	061b      	lsls	r3, r3, #24
 800c20a:	431a      	orrs	r2, r3
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	071b      	lsls	r3, r3, #28
 800c210:	493d      	ldr	r1, [pc, #244]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c212:	4313      	orrs	r3, r2
 800c214:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c218:	4b3b      	ldr	r3, [pc, #236]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c21a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c21e:	f023 021f 	bic.w	r2, r3, #31
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c226:	3b01      	subs	r3, #1
 800c228:	4937      	ldr	r1, [pc, #220]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c22a:	4313      	orrs	r3, r2
 800c22c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d01d      	beq.n	800c278 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c23c:	4b32      	ldr	r3, [pc, #200]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c23e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c242:	0e1b      	lsrs	r3, r3, #24
 800c244:	f003 030f 	and.w	r3, r3, #15
 800c248:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c24a:	4b2f      	ldr	r3, [pc, #188]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c24c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c250:	0f1b      	lsrs	r3, r3, #28
 800c252:	f003 0307 	and.w	r3, r3, #7
 800c256:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	685b      	ldr	r3, [r3, #4]
 800c25c:	019a      	lsls	r2, r3, #6
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	691b      	ldr	r3, [r3, #16]
 800c262:	041b      	lsls	r3, r3, #16
 800c264:	431a      	orrs	r2, r3
 800c266:	693b      	ldr	r3, [r7, #16]
 800c268:	061b      	lsls	r3, r3, #24
 800c26a:	431a      	orrs	r2, r3
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	071b      	lsls	r3, r3, #28
 800c270:	4925      	ldr	r1, [pc, #148]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c272:	4313      	orrs	r3, r2
 800c274:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c280:	2b00      	cmp	r3, #0
 800c282:	d011      	beq.n	800c2a8 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	685b      	ldr	r3, [r3, #4]
 800c288:	019a      	lsls	r2, r3, #6
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	691b      	ldr	r3, [r3, #16]
 800c28e:	041b      	lsls	r3, r3, #16
 800c290:	431a      	orrs	r2, r3
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	68db      	ldr	r3, [r3, #12]
 800c296:	061b      	lsls	r3, r3, #24
 800c298:	431a      	orrs	r2, r3
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	689b      	ldr	r3, [r3, #8]
 800c29e:	071b      	lsls	r3, r3, #28
 800c2a0:	4919      	ldr	r1, [pc, #100]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c2a2:	4313      	orrs	r3, r2
 800c2a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c2a8:	4b17      	ldr	r3, [pc, #92]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c2aa:	681b      	ldr	r3, [r3, #0]
 800c2ac:	4a16      	ldr	r2, [pc, #88]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c2ae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c2b2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c2b4:	f7fd f9d2 	bl	800965c <HAL_GetTick>
 800c2b8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c2ba:	e008      	b.n	800c2ce <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800c2bc:	f7fd f9ce 	bl	800965c <HAL_GetTick>
 800c2c0:	4602      	mov	r2, r0
 800c2c2:	697b      	ldr	r3, [r7, #20]
 800c2c4:	1ad3      	subs	r3, r2, r3
 800c2c6:	2b64      	cmp	r3, #100	; 0x64
 800c2c8:	d901      	bls.n	800c2ce <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c2ca:	2303      	movs	r3, #3
 800c2cc:	e0d7      	b.n	800c47e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c2ce:	4b0e      	ldr	r3, [pc, #56]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c2d6:	2b00      	cmp	r3, #0
 800c2d8:	d0f0      	beq.n	800c2bc <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800c2da:	69bb      	ldr	r3, [r7, #24]
 800c2dc:	2b01      	cmp	r3, #1
 800c2de:	f040 80cd 	bne.w	800c47c <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800c2e2:	4b09      	ldr	r3, [pc, #36]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	4a08      	ldr	r2, [pc, #32]	; (800c308 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800c2e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c2ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c2ee:	f7fd f9b5 	bl	800965c <HAL_GetTick>
 800c2f2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c2f4:	e00a      	b.n	800c30c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c2f6:	f7fd f9b1 	bl	800965c <HAL_GetTick>
 800c2fa:	4602      	mov	r2, r0
 800c2fc:	697b      	ldr	r3, [r7, #20]
 800c2fe:	1ad3      	subs	r3, r2, r3
 800c300:	2b64      	cmp	r3, #100	; 0x64
 800c302:	d903      	bls.n	800c30c <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c304:	2303      	movs	r3, #3
 800c306:	e0ba      	b.n	800c47e <HAL_RCCEx_PeriphCLKConfig+0x83e>
 800c308:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c30c:	4b5e      	ldr	r3, [pc, #376]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c314:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c318:	d0ed      	beq.n	800c2f6 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c322:	2b00      	cmp	r3, #0
 800c324:	d003      	beq.n	800c32e <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d009      	beq.n	800c342 <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c336:	2b00      	cmp	r3, #0
 800c338:	d02e      	beq.n	800c398 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c33e:	2b00      	cmp	r3, #0
 800c340:	d12a      	bne.n	800c398 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c342:	4b51      	ldr	r3, [pc, #324]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c344:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c348:	0c1b      	lsrs	r3, r3, #16
 800c34a:	f003 0303 	and.w	r3, r3, #3
 800c34e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c350:	4b4d      	ldr	r3, [pc, #308]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c352:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c356:	0f1b      	lsrs	r3, r3, #28
 800c358:	f003 0307 	and.w	r3, r3, #7
 800c35c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	695b      	ldr	r3, [r3, #20]
 800c362:	019a      	lsls	r2, r3, #6
 800c364:	693b      	ldr	r3, [r7, #16]
 800c366:	041b      	lsls	r3, r3, #16
 800c368:	431a      	orrs	r2, r3
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	699b      	ldr	r3, [r3, #24]
 800c36e:	061b      	lsls	r3, r3, #24
 800c370:	431a      	orrs	r2, r3
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	071b      	lsls	r3, r3, #28
 800c376:	4944      	ldr	r1, [pc, #272]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c378:	4313      	orrs	r3, r2
 800c37a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c37e:	4b42      	ldr	r3, [pc, #264]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c380:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c384:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800c388:	687b      	ldr	r3, [r7, #4]
 800c38a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c38c:	3b01      	subs	r3, #1
 800c38e:	021b      	lsls	r3, r3, #8
 800c390:	493d      	ldr	r1, [pc, #244]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c392:	4313      	orrs	r3, r2
 800c394:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	681b      	ldr	r3, [r3, #0]
 800c39c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d022      	beq.n	800c3ea <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c3a8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c3ac:	d11d      	bne.n	800c3ea <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c3ae:	4b36      	ldr	r3, [pc, #216]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c3b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c3b4:	0e1b      	lsrs	r3, r3, #24
 800c3b6:	f003 030f 	and.w	r3, r3, #15
 800c3ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c3bc:	4b32      	ldr	r3, [pc, #200]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c3be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c3c2:	0f1b      	lsrs	r3, r3, #28
 800c3c4:	f003 0307 	and.w	r3, r3, #7
 800c3c8:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	695b      	ldr	r3, [r3, #20]
 800c3ce:	019a      	lsls	r2, r3, #6
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	6a1b      	ldr	r3, [r3, #32]
 800c3d4:	041b      	lsls	r3, r3, #16
 800c3d6:	431a      	orrs	r2, r3
 800c3d8:	693b      	ldr	r3, [r7, #16]
 800c3da:	061b      	lsls	r3, r3, #24
 800c3dc:	431a      	orrs	r2, r3
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	071b      	lsls	r3, r3, #28
 800c3e2:	4929      	ldr	r1, [pc, #164]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c3e4:	4313      	orrs	r3, r2
 800c3e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	f003 0308 	and.w	r3, r3, #8
 800c3f2:	2b00      	cmp	r3, #0
 800c3f4:	d028      	beq.n	800c448 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c3f6:	4b24      	ldr	r3, [pc, #144]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c3f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c3fc:	0e1b      	lsrs	r3, r3, #24
 800c3fe:	f003 030f 	and.w	r3, r3, #15
 800c402:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c404:	4b20      	ldr	r3, [pc, #128]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c406:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c40a:	0c1b      	lsrs	r3, r3, #16
 800c40c:	f003 0303 	and.w	r3, r3, #3
 800c410:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	695b      	ldr	r3, [r3, #20]
 800c416:	019a      	lsls	r2, r3, #6
 800c418:	68fb      	ldr	r3, [r7, #12]
 800c41a:	041b      	lsls	r3, r3, #16
 800c41c:	431a      	orrs	r2, r3
 800c41e:	693b      	ldr	r3, [r7, #16]
 800c420:	061b      	lsls	r3, r3, #24
 800c422:	431a      	orrs	r2, r3
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	69db      	ldr	r3, [r3, #28]
 800c428:	071b      	lsls	r3, r3, #28
 800c42a:	4917      	ldr	r1, [pc, #92]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c42c:	4313      	orrs	r3, r2
 800c42e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c432:	4b15      	ldr	r3, [pc, #84]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c434:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c438:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c440:	4911      	ldr	r1, [pc, #68]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c442:	4313      	orrs	r3, r2
 800c444:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c448:	4b0f      	ldr	r3, [pc, #60]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	4a0e      	ldr	r2, [pc, #56]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c44e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c452:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c454:	f7fd f902 	bl	800965c <HAL_GetTick>
 800c458:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c45a:	e008      	b.n	800c46e <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c45c:	f7fd f8fe 	bl	800965c <HAL_GetTick>
 800c460:	4602      	mov	r2, r0
 800c462:	697b      	ldr	r3, [r7, #20]
 800c464:	1ad3      	subs	r3, r2, r3
 800c466:	2b64      	cmp	r3, #100	; 0x64
 800c468:	d901      	bls.n	800c46e <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c46a:	2303      	movs	r3, #3
 800c46c:	e007      	b.n	800c47e <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c46e:	4b06      	ldr	r3, [pc, #24]	; (800c488 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c476:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c47a:	d1ef      	bne.n	800c45c <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 800c47c:	2300      	movs	r3, #0
}
 800c47e:	4618      	mov	r0, r3
 800c480:	3720      	adds	r7, #32
 800c482:	46bd      	mov	sp, r7
 800c484:	bd80      	pop	{r7, pc}
 800c486:	bf00      	nop
 800c488:	40023800 	.word	0x40023800

0800c48c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c48c:	b580      	push	{r7, lr}
 800c48e:	b082      	sub	sp, #8
 800c490:	af00      	add	r7, sp, #0
 800c492:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d101      	bne.n	800c49e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c49a:	2301      	movs	r3, #1
 800c49c:	e01d      	b.n	800c4da <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c4a4:	b2db      	uxtb	r3, r3
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d106      	bne.n	800c4b8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	2200      	movs	r2, #0
 800c4ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c4b2:	6878      	ldr	r0, [r7, #4]
 800c4b4:	f7fc fcae 	bl	8008e14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2202      	movs	r2, #2
 800c4bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681a      	ldr	r2, [r3, #0]
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	3304      	adds	r3, #4
 800c4c8:	4619      	mov	r1, r3
 800c4ca:	4610      	mov	r0, r2
 800c4cc:	f000 fa40 	bl	800c950 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	2201      	movs	r2, #1
 800c4d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c4d8:	2300      	movs	r3, #0
}
 800c4da:	4618      	mov	r0, r3
 800c4dc:	3708      	adds	r7, #8
 800c4de:	46bd      	mov	sp, r7
 800c4e0:	bd80      	pop	{r7, pc}
	...

0800c4e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c4e4:	b480      	push	{r7}
 800c4e6:	b085      	sub	sp, #20
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	68da      	ldr	r2, [r3, #12]
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	681b      	ldr	r3, [r3, #0]
 800c4f6:	f042 0201 	orr.w	r2, r2, #1
 800c4fa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	689a      	ldr	r2, [r3, #8]
 800c502:	4b0c      	ldr	r3, [pc, #48]	; (800c534 <HAL_TIM_Base_Start_IT+0x50>)
 800c504:	4013      	ands	r3, r2
 800c506:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	2b06      	cmp	r3, #6
 800c50c:	d00b      	beq.n	800c526 <HAL_TIM_Base_Start_IT+0x42>
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c514:	d007      	beq.n	800c526 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	681a      	ldr	r2, [r3, #0]
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	f042 0201 	orr.w	r2, r2, #1
 800c524:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c526:	2300      	movs	r3, #0
}
 800c528:	4618      	mov	r0, r3
 800c52a:	3714      	adds	r7, #20
 800c52c:	46bd      	mov	sp, r7
 800c52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c532:	4770      	bx	lr
 800c534:	00010007 	.word	0x00010007

0800c538 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b082      	sub	sp, #8
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	691b      	ldr	r3, [r3, #16]
 800c546:	f003 0302 	and.w	r3, r3, #2
 800c54a:	2b02      	cmp	r3, #2
 800c54c:	d122      	bne.n	800c594 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	681b      	ldr	r3, [r3, #0]
 800c552:	68db      	ldr	r3, [r3, #12]
 800c554:	f003 0302 	and.w	r3, r3, #2
 800c558:	2b02      	cmp	r3, #2
 800c55a:	d11b      	bne.n	800c594 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f06f 0202 	mvn.w	r2, #2
 800c564:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	2201      	movs	r2, #1
 800c56a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	699b      	ldr	r3, [r3, #24]
 800c572:	f003 0303 	and.w	r3, r3, #3
 800c576:	2b00      	cmp	r3, #0
 800c578:	d003      	beq.n	800c582 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c57a:	6878      	ldr	r0, [r7, #4]
 800c57c:	f000 f9ca 	bl	800c914 <HAL_TIM_IC_CaptureCallback>
 800c580:	e005      	b.n	800c58e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c582:	6878      	ldr	r0, [r7, #4]
 800c584:	f000 f9bc 	bl	800c900 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c588:	6878      	ldr	r0, [r7, #4]
 800c58a:	f000 f9cd 	bl	800c928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	2200      	movs	r2, #0
 800c592:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	691b      	ldr	r3, [r3, #16]
 800c59a:	f003 0304 	and.w	r3, r3, #4
 800c59e:	2b04      	cmp	r3, #4
 800c5a0:	d122      	bne.n	800c5e8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	681b      	ldr	r3, [r3, #0]
 800c5a6:	68db      	ldr	r3, [r3, #12]
 800c5a8:	f003 0304 	and.w	r3, r3, #4
 800c5ac:	2b04      	cmp	r3, #4
 800c5ae:	d11b      	bne.n	800c5e8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	f06f 0204 	mvn.w	r2, #4
 800c5b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	2202      	movs	r2, #2
 800c5be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	699b      	ldr	r3, [r3, #24]
 800c5c6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d003      	beq.n	800c5d6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c5ce:	6878      	ldr	r0, [r7, #4]
 800c5d0:	f000 f9a0 	bl	800c914 <HAL_TIM_IC_CaptureCallback>
 800c5d4:	e005      	b.n	800c5e2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c5d6:	6878      	ldr	r0, [r7, #4]
 800c5d8:	f000 f992 	bl	800c900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c5dc:	6878      	ldr	r0, [r7, #4]
 800c5de:	f000 f9a3 	bl	800c928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	691b      	ldr	r3, [r3, #16]
 800c5ee:	f003 0308 	and.w	r3, r3, #8
 800c5f2:	2b08      	cmp	r3, #8
 800c5f4:	d122      	bne.n	800c63c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	68db      	ldr	r3, [r3, #12]
 800c5fc:	f003 0308 	and.w	r3, r3, #8
 800c600:	2b08      	cmp	r3, #8
 800c602:	d11b      	bne.n	800c63c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	f06f 0208 	mvn.w	r2, #8
 800c60c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	2204      	movs	r2, #4
 800c612:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	69db      	ldr	r3, [r3, #28]
 800c61a:	f003 0303 	and.w	r3, r3, #3
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d003      	beq.n	800c62a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f000 f976 	bl	800c914 <HAL_TIM_IC_CaptureCallback>
 800c628:	e005      	b.n	800c636 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c62a:	6878      	ldr	r0, [r7, #4]
 800c62c:	f000 f968 	bl	800c900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c630:	6878      	ldr	r0, [r7, #4]
 800c632:	f000 f979 	bl	800c928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	2200      	movs	r2, #0
 800c63a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	691b      	ldr	r3, [r3, #16]
 800c642:	f003 0310 	and.w	r3, r3, #16
 800c646:	2b10      	cmp	r3, #16
 800c648:	d122      	bne.n	800c690 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	68db      	ldr	r3, [r3, #12]
 800c650:	f003 0310 	and.w	r3, r3, #16
 800c654:	2b10      	cmp	r3, #16
 800c656:	d11b      	bne.n	800c690 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	f06f 0210 	mvn.w	r2, #16
 800c660:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2208      	movs	r2, #8
 800c666:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	69db      	ldr	r3, [r3, #28]
 800c66e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c672:	2b00      	cmp	r3, #0
 800c674:	d003      	beq.n	800c67e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c676:	6878      	ldr	r0, [r7, #4]
 800c678:	f000 f94c 	bl	800c914 <HAL_TIM_IC_CaptureCallback>
 800c67c:	e005      	b.n	800c68a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c67e:	6878      	ldr	r0, [r7, #4]
 800c680:	f000 f93e 	bl	800c900 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c684:	6878      	ldr	r0, [r7, #4]
 800c686:	f000 f94f 	bl	800c928 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	2200      	movs	r2, #0
 800c68e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	691b      	ldr	r3, [r3, #16]
 800c696:	f003 0301 	and.w	r3, r3, #1
 800c69a:	2b01      	cmp	r3, #1
 800c69c:	d10e      	bne.n	800c6bc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c69e:	687b      	ldr	r3, [r7, #4]
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	68db      	ldr	r3, [r3, #12]
 800c6a4:	f003 0301 	and.w	r3, r3, #1
 800c6a8:	2b01      	cmp	r3, #1
 800c6aa:	d107      	bne.n	800c6bc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	f06f 0201 	mvn.w	r2, #1
 800c6b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c6b6:	6878      	ldr	r0, [r7, #4]
 800c6b8:	f000 f918 	bl	800c8ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	691b      	ldr	r3, [r3, #16]
 800c6c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c6c6:	2b80      	cmp	r3, #128	; 0x80
 800c6c8:	d10e      	bne.n	800c6e8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	681b      	ldr	r3, [r3, #0]
 800c6ce:	68db      	ldr	r3, [r3, #12]
 800c6d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c6d4:	2b80      	cmp	r3, #128	; 0x80
 800c6d6:	d107      	bne.n	800c6e8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c6e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c6e2:	6878      	ldr	r0, [r7, #4]
 800c6e4:	f000 fb06 	bl	800ccf4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	691b      	ldr	r3, [r3, #16]
 800c6ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c6f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c6f6:	d10e      	bne.n	800c716 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	68db      	ldr	r3, [r3, #12]
 800c6fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c702:	2b80      	cmp	r3, #128	; 0x80
 800c704:	d107      	bne.n	800c716 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c70e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c710:	6878      	ldr	r0, [r7, #4]
 800c712:	f000 faf9 	bl	800cd08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	691b      	ldr	r3, [r3, #16]
 800c71c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c720:	2b40      	cmp	r3, #64	; 0x40
 800c722:	d10e      	bne.n	800c742 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	681b      	ldr	r3, [r3, #0]
 800c728:	68db      	ldr	r3, [r3, #12]
 800c72a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c72e:	2b40      	cmp	r3, #64	; 0x40
 800c730:	d107      	bne.n	800c742 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c73a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c73c:	6878      	ldr	r0, [r7, #4]
 800c73e:	f000 f8fd 	bl	800c93c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	691b      	ldr	r3, [r3, #16]
 800c748:	f003 0320 	and.w	r3, r3, #32
 800c74c:	2b20      	cmp	r3, #32
 800c74e:	d10e      	bne.n	800c76e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c750:	687b      	ldr	r3, [r7, #4]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	68db      	ldr	r3, [r3, #12]
 800c756:	f003 0320 	and.w	r3, r3, #32
 800c75a:	2b20      	cmp	r3, #32
 800c75c:	d107      	bne.n	800c76e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f06f 0220 	mvn.w	r2, #32
 800c766:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c768:	6878      	ldr	r0, [r7, #4]
 800c76a:	f000 fab9 	bl	800cce0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c76e:	bf00      	nop
 800c770:	3708      	adds	r7, #8
 800c772:	46bd      	mov	sp, r7
 800c774:	bd80      	pop	{r7, pc}
	...

0800c778 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c778:	b580      	push	{r7, lr}
 800c77a:	b084      	sub	sp, #16
 800c77c:	af00      	add	r7, sp, #0
 800c77e:	6078      	str	r0, [r7, #4]
 800c780:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c782:	687b      	ldr	r3, [r7, #4]
 800c784:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c788:	2b01      	cmp	r3, #1
 800c78a:	d101      	bne.n	800c790 <HAL_TIM_ConfigClockSource+0x18>
 800c78c:	2302      	movs	r3, #2
 800c78e:	e0a6      	b.n	800c8de <HAL_TIM_ConfigClockSource+0x166>
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	2201      	movs	r2, #1
 800c794:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	2202      	movs	r2, #2
 800c79c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	689b      	ldr	r3, [r3, #8]
 800c7a6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c7a8:	68fa      	ldr	r2, [r7, #12]
 800c7aa:	4b4f      	ldr	r3, [pc, #316]	; (800c8e8 <HAL_TIM_ConfigClockSource+0x170>)
 800c7ac:	4013      	ands	r3, r2
 800c7ae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c7b6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800c7b8:	687b      	ldr	r3, [r7, #4]
 800c7ba:	681b      	ldr	r3, [r3, #0]
 800c7bc:	68fa      	ldr	r2, [r7, #12]
 800c7be:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c7c0:	683b      	ldr	r3, [r7, #0]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	2b40      	cmp	r3, #64	; 0x40
 800c7c6:	d067      	beq.n	800c898 <HAL_TIM_ConfigClockSource+0x120>
 800c7c8:	2b40      	cmp	r3, #64	; 0x40
 800c7ca:	d80b      	bhi.n	800c7e4 <HAL_TIM_ConfigClockSource+0x6c>
 800c7cc:	2b10      	cmp	r3, #16
 800c7ce:	d073      	beq.n	800c8b8 <HAL_TIM_ConfigClockSource+0x140>
 800c7d0:	2b10      	cmp	r3, #16
 800c7d2:	d802      	bhi.n	800c7da <HAL_TIM_ConfigClockSource+0x62>
 800c7d4:	2b00      	cmp	r3, #0
 800c7d6:	d06f      	beq.n	800c8b8 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800c7d8:	e078      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c7da:	2b20      	cmp	r3, #32
 800c7dc:	d06c      	beq.n	800c8b8 <HAL_TIM_ConfigClockSource+0x140>
 800c7de:	2b30      	cmp	r3, #48	; 0x30
 800c7e0:	d06a      	beq.n	800c8b8 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800c7e2:	e073      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c7e4:	2b70      	cmp	r3, #112	; 0x70
 800c7e6:	d00d      	beq.n	800c804 <HAL_TIM_ConfigClockSource+0x8c>
 800c7e8:	2b70      	cmp	r3, #112	; 0x70
 800c7ea:	d804      	bhi.n	800c7f6 <HAL_TIM_ConfigClockSource+0x7e>
 800c7ec:	2b50      	cmp	r3, #80	; 0x50
 800c7ee:	d033      	beq.n	800c858 <HAL_TIM_ConfigClockSource+0xe0>
 800c7f0:	2b60      	cmp	r3, #96	; 0x60
 800c7f2:	d041      	beq.n	800c878 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800c7f4:	e06a      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800c7f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c7fa:	d066      	beq.n	800c8ca <HAL_TIM_ConfigClockSource+0x152>
 800c7fc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c800:	d017      	beq.n	800c832 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800c802:	e063      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	6818      	ldr	r0, [r3, #0]
 800c808:	683b      	ldr	r3, [r7, #0]
 800c80a:	6899      	ldr	r1, [r3, #8]
 800c80c:	683b      	ldr	r3, [r7, #0]
 800c80e:	685a      	ldr	r2, [r3, #4]
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	68db      	ldr	r3, [r3, #12]
 800c814:	f000 f9b6 	bl	800cb84 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	689b      	ldr	r3, [r3, #8]
 800c81e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c826:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	681b      	ldr	r3, [r3, #0]
 800c82c:	68fa      	ldr	r2, [r7, #12]
 800c82e:	609a      	str	r2, [r3, #8]
      break;
 800c830:	e04c      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	6818      	ldr	r0, [r3, #0]
 800c836:	683b      	ldr	r3, [r7, #0]
 800c838:	6899      	ldr	r1, [r3, #8]
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	685a      	ldr	r2, [r3, #4]
 800c83e:	683b      	ldr	r3, [r7, #0]
 800c840:	68db      	ldr	r3, [r3, #12]
 800c842:	f000 f99f 	bl	800cb84 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	689a      	ldr	r2, [r3, #8]
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c854:	609a      	str	r2, [r3, #8]
      break;
 800c856:	e039      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	6818      	ldr	r0, [r3, #0]
 800c85c:	683b      	ldr	r3, [r7, #0]
 800c85e:	6859      	ldr	r1, [r3, #4]
 800c860:	683b      	ldr	r3, [r7, #0]
 800c862:	68db      	ldr	r3, [r3, #12]
 800c864:	461a      	mov	r2, r3
 800c866:	f000 f913 	bl	800ca90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	2150      	movs	r1, #80	; 0x50
 800c870:	4618      	mov	r0, r3
 800c872:	f000 f96c 	bl	800cb4e <TIM_ITRx_SetConfig>
      break;
 800c876:	e029      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800c878:	687b      	ldr	r3, [r7, #4]
 800c87a:	6818      	ldr	r0, [r3, #0]
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	6859      	ldr	r1, [r3, #4]
 800c880:	683b      	ldr	r3, [r7, #0]
 800c882:	68db      	ldr	r3, [r3, #12]
 800c884:	461a      	mov	r2, r3
 800c886:	f000 f932 	bl	800caee <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	2160      	movs	r1, #96	; 0x60
 800c890:	4618      	mov	r0, r3
 800c892:	f000 f95c 	bl	800cb4e <TIM_ITRx_SetConfig>
      break;
 800c896:	e019      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	6818      	ldr	r0, [r3, #0]
 800c89c:	683b      	ldr	r3, [r7, #0]
 800c89e:	6859      	ldr	r1, [r3, #4]
 800c8a0:	683b      	ldr	r3, [r7, #0]
 800c8a2:	68db      	ldr	r3, [r3, #12]
 800c8a4:	461a      	mov	r2, r3
 800c8a6:	f000 f8f3 	bl	800ca90 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	681b      	ldr	r3, [r3, #0]
 800c8ae:	2140      	movs	r1, #64	; 0x40
 800c8b0:	4618      	mov	r0, r3
 800c8b2:	f000 f94c 	bl	800cb4e <TIM_ITRx_SetConfig>
      break;
 800c8b6:	e009      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	681a      	ldr	r2, [r3, #0]
 800c8bc:	683b      	ldr	r3, [r7, #0]
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	4619      	mov	r1, r3
 800c8c2:	4610      	mov	r0, r2
 800c8c4:	f000 f943 	bl	800cb4e <TIM_ITRx_SetConfig>
      break;
 800c8c8:	e000      	b.n	800c8cc <HAL_TIM_ConfigClockSource+0x154>
      break;
 800c8ca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	2201      	movs	r2, #1
 800c8d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	2200      	movs	r2, #0
 800c8d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c8dc:	2300      	movs	r3, #0
}
 800c8de:	4618      	mov	r0, r3
 800c8e0:	3710      	adds	r7, #16
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	bd80      	pop	{r7, pc}
 800c8e6:	bf00      	nop
 800c8e8:	fffeff88 	.word	0xfffeff88

0800c8ec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c8ec:	b480      	push	{r7}
 800c8ee:	b083      	sub	sp, #12
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800c8f4:	bf00      	nop
 800c8f6:	370c      	adds	r7, #12
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8fe:	4770      	bx	lr

0800c900 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c900:	b480      	push	{r7}
 800c902:	b083      	sub	sp, #12
 800c904:	af00      	add	r7, sp, #0
 800c906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c908:	bf00      	nop
 800c90a:	370c      	adds	r7, #12
 800c90c:	46bd      	mov	sp, r7
 800c90e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c912:	4770      	bx	lr

0800c914 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c914:	b480      	push	{r7}
 800c916:	b083      	sub	sp, #12
 800c918:	af00      	add	r7, sp, #0
 800c91a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c91c:	bf00      	nop
 800c91e:	370c      	adds	r7, #12
 800c920:	46bd      	mov	sp, r7
 800c922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c926:	4770      	bx	lr

0800c928 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c928:	b480      	push	{r7}
 800c92a:	b083      	sub	sp, #12
 800c92c:	af00      	add	r7, sp, #0
 800c92e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c930:	bf00      	nop
 800c932:	370c      	adds	r7, #12
 800c934:	46bd      	mov	sp, r7
 800c936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93a:	4770      	bx	lr

0800c93c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c93c:	b480      	push	{r7}
 800c93e:	b083      	sub	sp, #12
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c944:	bf00      	nop
 800c946:	370c      	adds	r7, #12
 800c948:	46bd      	mov	sp, r7
 800c94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c94e:	4770      	bx	lr

0800c950 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c950:	b480      	push	{r7}
 800c952:	b085      	sub	sp, #20
 800c954:	af00      	add	r7, sp, #0
 800c956:	6078      	str	r0, [r7, #4]
 800c958:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	4a40      	ldr	r2, [pc, #256]	; (800ca64 <TIM_Base_SetConfig+0x114>)
 800c964:	4293      	cmp	r3, r2
 800c966:	d013      	beq.n	800c990 <TIM_Base_SetConfig+0x40>
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c96e:	d00f      	beq.n	800c990 <TIM_Base_SetConfig+0x40>
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	4a3d      	ldr	r2, [pc, #244]	; (800ca68 <TIM_Base_SetConfig+0x118>)
 800c974:	4293      	cmp	r3, r2
 800c976:	d00b      	beq.n	800c990 <TIM_Base_SetConfig+0x40>
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	4a3c      	ldr	r2, [pc, #240]	; (800ca6c <TIM_Base_SetConfig+0x11c>)
 800c97c:	4293      	cmp	r3, r2
 800c97e:	d007      	beq.n	800c990 <TIM_Base_SetConfig+0x40>
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	4a3b      	ldr	r2, [pc, #236]	; (800ca70 <TIM_Base_SetConfig+0x120>)
 800c984:	4293      	cmp	r3, r2
 800c986:	d003      	beq.n	800c990 <TIM_Base_SetConfig+0x40>
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	4a3a      	ldr	r2, [pc, #232]	; (800ca74 <TIM_Base_SetConfig+0x124>)
 800c98c:	4293      	cmp	r3, r2
 800c98e:	d108      	bne.n	800c9a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c996:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	685b      	ldr	r3, [r3, #4]
 800c99c:	68fa      	ldr	r2, [r7, #12]
 800c99e:	4313      	orrs	r3, r2
 800c9a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	4a2f      	ldr	r2, [pc, #188]	; (800ca64 <TIM_Base_SetConfig+0x114>)
 800c9a6:	4293      	cmp	r3, r2
 800c9a8:	d02b      	beq.n	800ca02 <TIM_Base_SetConfig+0xb2>
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c9b0:	d027      	beq.n	800ca02 <TIM_Base_SetConfig+0xb2>
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	4a2c      	ldr	r2, [pc, #176]	; (800ca68 <TIM_Base_SetConfig+0x118>)
 800c9b6:	4293      	cmp	r3, r2
 800c9b8:	d023      	beq.n	800ca02 <TIM_Base_SetConfig+0xb2>
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	4a2b      	ldr	r2, [pc, #172]	; (800ca6c <TIM_Base_SetConfig+0x11c>)
 800c9be:	4293      	cmp	r3, r2
 800c9c0:	d01f      	beq.n	800ca02 <TIM_Base_SetConfig+0xb2>
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	4a2a      	ldr	r2, [pc, #168]	; (800ca70 <TIM_Base_SetConfig+0x120>)
 800c9c6:	4293      	cmp	r3, r2
 800c9c8:	d01b      	beq.n	800ca02 <TIM_Base_SetConfig+0xb2>
 800c9ca:	687b      	ldr	r3, [r7, #4]
 800c9cc:	4a29      	ldr	r2, [pc, #164]	; (800ca74 <TIM_Base_SetConfig+0x124>)
 800c9ce:	4293      	cmp	r3, r2
 800c9d0:	d017      	beq.n	800ca02 <TIM_Base_SetConfig+0xb2>
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	4a28      	ldr	r2, [pc, #160]	; (800ca78 <TIM_Base_SetConfig+0x128>)
 800c9d6:	4293      	cmp	r3, r2
 800c9d8:	d013      	beq.n	800ca02 <TIM_Base_SetConfig+0xb2>
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	4a27      	ldr	r2, [pc, #156]	; (800ca7c <TIM_Base_SetConfig+0x12c>)
 800c9de:	4293      	cmp	r3, r2
 800c9e0:	d00f      	beq.n	800ca02 <TIM_Base_SetConfig+0xb2>
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	4a26      	ldr	r2, [pc, #152]	; (800ca80 <TIM_Base_SetConfig+0x130>)
 800c9e6:	4293      	cmp	r3, r2
 800c9e8:	d00b      	beq.n	800ca02 <TIM_Base_SetConfig+0xb2>
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	4a25      	ldr	r2, [pc, #148]	; (800ca84 <TIM_Base_SetConfig+0x134>)
 800c9ee:	4293      	cmp	r3, r2
 800c9f0:	d007      	beq.n	800ca02 <TIM_Base_SetConfig+0xb2>
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	4a24      	ldr	r2, [pc, #144]	; (800ca88 <TIM_Base_SetConfig+0x138>)
 800c9f6:	4293      	cmp	r3, r2
 800c9f8:	d003      	beq.n	800ca02 <TIM_Base_SetConfig+0xb2>
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	4a23      	ldr	r2, [pc, #140]	; (800ca8c <TIM_Base_SetConfig+0x13c>)
 800c9fe:	4293      	cmp	r3, r2
 800ca00:	d108      	bne.n	800ca14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ca08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	68db      	ldr	r3, [r3, #12]
 800ca0e:	68fa      	ldr	r2, [r7, #12]
 800ca10:	4313      	orrs	r3, r2
 800ca12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ca14:	68fb      	ldr	r3, [r7, #12]
 800ca16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ca1a:	683b      	ldr	r3, [r7, #0]
 800ca1c:	695b      	ldr	r3, [r3, #20]
 800ca1e:	4313      	orrs	r3, r2
 800ca20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	68fa      	ldr	r2, [r7, #12]
 800ca26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ca28:	683b      	ldr	r3, [r7, #0]
 800ca2a:	689a      	ldr	r2, [r3, #8]
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	681a      	ldr	r2, [r3, #0]
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	4a0a      	ldr	r2, [pc, #40]	; (800ca64 <TIM_Base_SetConfig+0x114>)
 800ca3c:	4293      	cmp	r3, r2
 800ca3e:	d003      	beq.n	800ca48 <TIM_Base_SetConfig+0xf8>
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	4a0c      	ldr	r2, [pc, #48]	; (800ca74 <TIM_Base_SetConfig+0x124>)
 800ca44:	4293      	cmp	r3, r2
 800ca46:	d103      	bne.n	800ca50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ca48:	683b      	ldr	r3, [r7, #0]
 800ca4a:	691a      	ldr	r2, [r3, #16]
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2201      	movs	r2, #1
 800ca54:	615a      	str	r2, [r3, #20]
}
 800ca56:	bf00      	nop
 800ca58:	3714      	adds	r7, #20
 800ca5a:	46bd      	mov	sp, r7
 800ca5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca60:	4770      	bx	lr
 800ca62:	bf00      	nop
 800ca64:	40010000 	.word	0x40010000
 800ca68:	40000400 	.word	0x40000400
 800ca6c:	40000800 	.word	0x40000800
 800ca70:	40000c00 	.word	0x40000c00
 800ca74:	40010400 	.word	0x40010400
 800ca78:	40014000 	.word	0x40014000
 800ca7c:	40014400 	.word	0x40014400
 800ca80:	40014800 	.word	0x40014800
 800ca84:	40001800 	.word	0x40001800
 800ca88:	40001c00 	.word	0x40001c00
 800ca8c:	40002000 	.word	0x40002000

0800ca90 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ca90:	b480      	push	{r7}
 800ca92:	b087      	sub	sp, #28
 800ca94:	af00      	add	r7, sp, #0
 800ca96:	60f8      	str	r0, [r7, #12]
 800ca98:	60b9      	str	r1, [r7, #8]
 800ca9a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	6a1b      	ldr	r3, [r3, #32]
 800caa0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	6a1b      	ldr	r3, [r3, #32]
 800caa6:	f023 0201 	bic.w	r2, r3, #1
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	699b      	ldr	r3, [r3, #24]
 800cab2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cab4:	693b      	ldr	r3, [r7, #16]
 800cab6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800caba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	011b      	lsls	r3, r3, #4
 800cac0:	693a      	ldr	r2, [r7, #16]
 800cac2:	4313      	orrs	r3, r2
 800cac4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cac6:	697b      	ldr	r3, [r7, #20]
 800cac8:	f023 030a 	bic.w	r3, r3, #10
 800cacc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cace:	697a      	ldr	r2, [r7, #20]
 800cad0:	68bb      	ldr	r3, [r7, #8]
 800cad2:	4313      	orrs	r3, r2
 800cad4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	693a      	ldr	r2, [r7, #16]
 800cada:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	697a      	ldr	r2, [r7, #20]
 800cae0:	621a      	str	r2, [r3, #32]
}
 800cae2:	bf00      	nop
 800cae4:	371c      	adds	r7, #28
 800cae6:	46bd      	mov	sp, r7
 800cae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caec:	4770      	bx	lr

0800caee <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800caee:	b480      	push	{r7}
 800caf0:	b087      	sub	sp, #28
 800caf2:	af00      	add	r7, sp, #0
 800caf4:	60f8      	str	r0, [r7, #12]
 800caf6:	60b9      	str	r1, [r7, #8]
 800caf8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	6a1b      	ldr	r3, [r3, #32]
 800cafe:	f023 0210 	bic.w	r2, r3, #16
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	699b      	ldr	r3, [r3, #24]
 800cb0a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	6a1b      	ldr	r3, [r3, #32]
 800cb10:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cb12:	697b      	ldr	r3, [r7, #20]
 800cb14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cb18:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	031b      	lsls	r3, r3, #12
 800cb1e:	697a      	ldr	r2, [r7, #20]
 800cb20:	4313      	orrs	r3, r2
 800cb22:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cb24:	693b      	ldr	r3, [r7, #16]
 800cb26:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cb2a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cb2c:	68bb      	ldr	r3, [r7, #8]
 800cb2e:	011b      	lsls	r3, r3, #4
 800cb30:	693a      	ldr	r2, [r7, #16]
 800cb32:	4313      	orrs	r3, r2
 800cb34:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	697a      	ldr	r2, [r7, #20]
 800cb3a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	693a      	ldr	r2, [r7, #16]
 800cb40:	621a      	str	r2, [r3, #32]
}
 800cb42:	bf00      	nop
 800cb44:	371c      	adds	r7, #28
 800cb46:	46bd      	mov	sp, r7
 800cb48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb4c:	4770      	bx	lr

0800cb4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cb4e:	b480      	push	{r7}
 800cb50:	b085      	sub	sp, #20
 800cb52:	af00      	add	r7, sp, #0
 800cb54:	6078      	str	r0, [r7, #4]
 800cb56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	689b      	ldr	r3, [r3, #8]
 800cb5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cb64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cb66:	683a      	ldr	r2, [r7, #0]
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	4313      	orrs	r3, r2
 800cb6c:	f043 0307 	orr.w	r3, r3, #7
 800cb70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	68fa      	ldr	r2, [r7, #12]
 800cb76:	609a      	str	r2, [r3, #8]
}
 800cb78:	bf00      	nop
 800cb7a:	3714      	adds	r7, #20
 800cb7c:	46bd      	mov	sp, r7
 800cb7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb82:	4770      	bx	lr

0800cb84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cb84:	b480      	push	{r7}
 800cb86:	b087      	sub	sp, #28
 800cb88:	af00      	add	r7, sp, #0
 800cb8a:	60f8      	str	r0, [r7, #12]
 800cb8c:	60b9      	str	r1, [r7, #8]
 800cb8e:	607a      	str	r2, [r7, #4]
 800cb90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cb92:	68fb      	ldr	r3, [r7, #12]
 800cb94:	689b      	ldr	r3, [r3, #8]
 800cb96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cb98:	697b      	ldr	r3, [r7, #20]
 800cb9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cb9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cba0:	683b      	ldr	r3, [r7, #0]
 800cba2:	021a      	lsls	r2, r3, #8
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	431a      	orrs	r2, r3
 800cba8:	68bb      	ldr	r3, [r7, #8]
 800cbaa:	4313      	orrs	r3, r2
 800cbac:	697a      	ldr	r2, [r7, #20]
 800cbae:	4313      	orrs	r3, r2
 800cbb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	697a      	ldr	r2, [r7, #20]
 800cbb6:	609a      	str	r2, [r3, #8]
}
 800cbb8:	bf00      	nop
 800cbba:	371c      	adds	r7, #28
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc2:	4770      	bx	lr

0800cbc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cbc4:	b480      	push	{r7}
 800cbc6:	b085      	sub	sp, #20
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	6078      	str	r0, [r7, #4]
 800cbcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cbd4:	2b01      	cmp	r3, #1
 800cbd6:	d101      	bne.n	800cbdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800cbd8:	2302      	movs	r3, #2
 800cbda:	e06d      	b.n	800ccb8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	2201      	movs	r2, #1
 800cbe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	2202      	movs	r2, #2
 800cbe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	685b      	ldr	r3, [r3, #4]
 800cbf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	689b      	ldr	r3, [r3, #8]
 800cbfa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	4a30      	ldr	r2, [pc, #192]	; (800ccc4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cc02:	4293      	cmp	r3, r2
 800cc04:	d004      	beq.n	800cc10 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	4a2f      	ldr	r2, [pc, #188]	; (800ccc8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cc0c:	4293      	cmp	r3, r2
 800cc0e:	d108      	bne.n	800cc22 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800cc16:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800cc18:	683b      	ldr	r3, [r7, #0]
 800cc1a:	685b      	ldr	r3, [r3, #4]
 800cc1c:	68fa      	ldr	r2, [r7, #12]
 800cc1e:	4313      	orrs	r3, r2
 800cc20:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc28:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cc2a:	683b      	ldr	r3, [r7, #0]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	68fa      	ldr	r2, [r7, #12]
 800cc30:	4313      	orrs	r3, r2
 800cc32:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	681b      	ldr	r3, [r3, #0]
 800cc38:	68fa      	ldr	r2, [r7, #12]
 800cc3a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cc3c:	687b      	ldr	r3, [r7, #4]
 800cc3e:	681b      	ldr	r3, [r3, #0]
 800cc40:	4a20      	ldr	r2, [pc, #128]	; (800ccc4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cc42:	4293      	cmp	r3, r2
 800cc44:	d022      	beq.n	800cc8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc4e:	d01d      	beq.n	800cc8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	4a1d      	ldr	r2, [pc, #116]	; (800cccc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800cc56:	4293      	cmp	r3, r2
 800cc58:	d018      	beq.n	800cc8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	4a1c      	ldr	r2, [pc, #112]	; (800ccd0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800cc60:	4293      	cmp	r3, r2
 800cc62:	d013      	beq.n	800cc8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	4a1a      	ldr	r2, [pc, #104]	; (800ccd4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800cc6a:	4293      	cmp	r3, r2
 800cc6c:	d00e      	beq.n	800cc8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	4a15      	ldr	r2, [pc, #84]	; (800ccc8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cc74:	4293      	cmp	r3, r2
 800cc76:	d009      	beq.n	800cc8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	681b      	ldr	r3, [r3, #0]
 800cc7c:	4a16      	ldr	r2, [pc, #88]	; (800ccd8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800cc7e:	4293      	cmp	r3, r2
 800cc80:	d004      	beq.n	800cc8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	4a15      	ldr	r2, [pc, #84]	; (800ccdc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800cc88:	4293      	cmp	r3, r2
 800cc8a:	d10c      	bne.n	800cca6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cc8c:	68bb      	ldr	r3, [r7, #8]
 800cc8e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cc92:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	689b      	ldr	r3, [r3, #8]
 800cc98:	68ba      	ldr	r2, [r7, #8]
 800cc9a:	4313      	orrs	r3, r2
 800cc9c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	68ba      	ldr	r2, [r7, #8]
 800cca4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	2201      	movs	r2, #1
 800ccaa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ccb6:	2300      	movs	r3, #0
}
 800ccb8:	4618      	mov	r0, r3
 800ccba:	3714      	adds	r7, #20
 800ccbc:	46bd      	mov	sp, r7
 800ccbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc2:	4770      	bx	lr
 800ccc4:	40010000 	.word	0x40010000
 800ccc8:	40010400 	.word	0x40010400
 800cccc:	40000400 	.word	0x40000400
 800ccd0:	40000800 	.word	0x40000800
 800ccd4:	40000c00 	.word	0x40000c00
 800ccd8:	40014000 	.word	0x40014000
 800ccdc:	40001800 	.word	0x40001800

0800cce0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cce0:	b480      	push	{r7}
 800cce2:	b083      	sub	sp, #12
 800cce4:	af00      	add	r7, sp, #0
 800cce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cce8:	bf00      	nop
 800ccea:	370c      	adds	r7, #12
 800ccec:	46bd      	mov	sp, r7
 800ccee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf2:	4770      	bx	lr

0800ccf4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ccf4:	b480      	push	{r7}
 800ccf6:	b083      	sub	sp, #12
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ccfc:	bf00      	nop
 800ccfe:	370c      	adds	r7, #12
 800cd00:	46bd      	mov	sp, r7
 800cd02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd06:	4770      	bx	lr

0800cd08 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800cd08:	b480      	push	{r7}
 800cd0a:	b083      	sub	sp, #12
 800cd0c:	af00      	add	r7, sp, #0
 800cd0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cd10:	bf00      	nop
 800cd12:	370c      	adds	r7, #12
 800cd14:	46bd      	mov	sp, r7
 800cd16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd1a:	4770      	bx	lr

0800cd1c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cd1c:	b580      	push	{r7, lr}
 800cd1e:	b082      	sub	sp, #8
 800cd20:	af00      	add	r7, sp, #0
 800cd22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d101      	bne.n	800cd2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	e040      	b.n	800cdb0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d106      	bne.n	800cd44 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cd36:	687b      	ldr	r3, [r7, #4]
 800cd38:	2200      	movs	r2, #0
 800cd3a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cd3e:	6878      	ldr	r0, [r7, #4]
 800cd40:	f7fc f88e 	bl	8008e60 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	2224      	movs	r2, #36	; 0x24
 800cd48:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	681b      	ldr	r3, [r3, #0]
 800cd4e:	681a      	ldr	r2, [r3, #0]
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	f022 0201 	bic.w	r2, r2, #1
 800cd58:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cd5a:	6878      	ldr	r0, [r7, #4]
 800cd5c:	f000 f82c 	bl	800cdb8 <UART_SetConfig>
 800cd60:	4603      	mov	r3, r0
 800cd62:	2b01      	cmp	r3, #1
 800cd64:	d101      	bne.n	800cd6a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800cd66:	2301      	movs	r3, #1
 800cd68:	e022      	b.n	800cdb0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd6e:	2b00      	cmp	r3, #0
 800cd70:	d002      	beq.n	800cd78 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800cd72:	6878      	ldr	r0, [r7, #4]
 800cd74:	f000 faca 	bl	800d30c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	685a      	ldr	r2, [r3, #4]
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800cd86:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800cd88:	687b      	ldr	r3, [r7, #4]
 800cd8a:	681b      	ldr	r3, [r3, #0]
 800cd8c:	689a      	ldr	r2, [r3, #8]
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800cd96:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	681a      	ldr	r2, [r3, #0]
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	f042 0201 	orr.w	r2, r2, #1
 800cda6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800cda8:	6878      	ldr	r0, [r7, #4]
 800cdaa:	f000 fb51 	bl	800d450 <UART_CheckIdleState>
 800cdae:	4603      	mov	r3, r0
}
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	3708      	adds	r7, #8
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	bd80      	pop	{r7, pc}

0800cdb8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cdb8:	b580      	push	{r7, lr}
 800cdba:	b088      	sub	sp, #32
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800cdc0:	2300      	movs	r3, #0
 800cdc2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800cdc4:	2300      	movs	r3, #0
 800cdc6:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	689a      	ldr	r2, [r3, #8]
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	691b      	ldr	r3, [r3, #16]
 800cdd0:	431a      	orrs	r2, r3
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	695b      	ldr	r3, [r3, #20]
 800cdd6:	431a      	orrs	r2, r3
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	69db      	ldr	r3, [r3, #28]
 800cddc:	4313      	orrs	r3, r2
 800cdde:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	681a      	ldr	r2, [r3, #0]
 800cde6:	4bb1      	ldr	r3, [pc, #708]	; (800d0ac <UART_SetConfig+0x2f4>)
 800cde8:	4013      	ands	r3, r2
 800cdea:	687a      	ldr	r2, [r7, #4]
 800cdec:	6812      	ldr	r2, [r2, #0]
 800cdee:	6939      	ldr	r1, [r7, #16]
 800cdf0:	430b      	orrs	r3, r1
 800cdf2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	685b      	ldr	r3, [r3, #4]
 800cdfa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	68da      	ldr	r2, [r3, #12]
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	430a      	orrs	r2, r1
 800ce08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ce0a:	687b      	ldr	r3, [r7, #4]
 800ce0c:	699b      	ldr	r3, [r3, #24]
 800ce0e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	6a1b      	ldr	r3, [r3, #32]
 800ce14:	693a      	ldr	r2, [r7, #16]
 800ce16:	4313      	orrs	r3, r2
 800ce18:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	689b      	ldr	r3, [r3, #8]
 800ce20:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	693a      	ldr	r2, [r7, #16]
 800ce2a:	430a      	orrs	r2, r1
 800ce2c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	4a9f      	ldr	r2, [pc, #636]	; (800d0b0 <UART_SetConfig+0x2f8>)
 800ce34:	4293      	cmp	r3, r2
 800ce36:	d121      	bne.n	800ce7c <UART_SetConfig+0xc4>
 800ce38:	4b9e      	ldr	r3, [pc, #632]	; (800d0b4 <UART_SetConfig+0x2fc>)
 800ce3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ce3e:	f003 0303 	and.w	r3, r3, #3
 800ce42:	2b03      	cmp	r3, #3
 800ce44:	d816      	bhi.n	800ce74 <UART_SetConfig+0xbc>
 800ce46:	a201      	add	r2, pc, #4	; (adr r2, 800ce4c <UART_SetConfig+0x94>)
 800ce48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce4c:	0800ce5d 	.word	0x0800ce5d
 800ce50:	0800ce69 	.word	0x0800ce69
 800ce54:	0800ce63 	.word	0x0800ce63
 800ce58:	0800ce6f 	.word	0x0800ce6f
 800ce5c:	2301      	movs	r3, #1
 800ce5e:	77fb      	strb	r3, [r7, #31]
 800ce60:	e151      	b.n	800d106 <UART_SetConfig+0x34e>
 800ce62:	2302      	movs	r3, #2
 800ce64:	77fb      	strb	r3, [r7, #31]
 800ce66:	e14e      	b.n	800d106 <UART_SetConfig+0x34e>
 800ce68:	2304      	movs	r3, #4
 800ce6a:	77fb      	strb	r3, [r7, #31]
 800ce6c:	e14b      	b.n	800d106 <UART_SetConfig+0x34e>
 800ce6e:	2308      	movs	r3, #8
 800ce70:	77fb      	strb	r3, [r7, #31]
 800ce72:	e148      	b.n	800d106 <UART_SetConfig+0x34e>
 800ce74:	2310      	movs	r3, #16
 800ce76:	77fb      	strb	r3, [r7, #31]
 800ce78:	bf00      	nop
 800ce7a:	e144      	b.n	800d106 <UART_SetConfig+0x34e>
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	681b      	ldr	r3, [r3, #0]
 800ce80:	4a8d      	ldr	r2, [pc, #564]	; (800d0b8 <UART_SetConfig+0x300>)
 800ce82:	4293      	cmp	r3, r2
 800ce84:	d134      	bne.n	800cef0 <UART_SetConfig+0x138>
 800ce86:	4b8b      	ldr	r3, [pc, #556]	; (800d0b4 <UART_SetConfig+0x2fc>)
 800ce88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ce8c:	f003 030c 	and.w	r3, r3, #12
 800ce90:	2b0c      	cmp	r3, #12
 800ce92:	d829      	bhi.n	800cee8 <UART_SetConfig+0x130>
 800ce94:	a201      	add	r2, pc, #4	; (adr r2, 800ce9c <UART_SetConfig+0xe4>)
 800ce96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce9a:	bf00      	nop
 800ce9c:	0800ced1 	.word	0x0800ced1
 800cea0:	0800cee9 	.word	0x0800cee9
 800cea4:	0800cee9 	.word	0x0800cee9
 800cea8:	0800cee9 	.word	0x0800cee9
 800ceac:	0800cedd 	.word	0x0800cedd
 800ceb0:	0800cee9 	.word	0x0800cee9
 800ceb4:	0800cee9 	.word	0x0800cee9
 800ceb8:	0800cee9 	.word	0x0800cee9
 800cebc:	0800ced7 	.word	0x0800ced7
 800cec0:	0800cee9 	.word	0x0800cee9
 800cec4:	0800cee9 	.word	0x0800cee9
 800cec8:	0800cee9 	.word	0x0800cee9
 800cecc:	0800cee3 	.word	0x0800cee3
 800ced0:	2300      	movs	r3, #0
 800ced2:	77fb      	strb	r3, [r7, #31]
 800ced4:	e117      	b.n	800d106 <UART_SetConfig+0x34e>
 800ced6:	2302      	movs	r3, #2
 800ced8:	77fb      	strb	r3, [r7, #31]
 800ceda:	e114      	b.n	800d106 <UART_SetConfig+0x34e>
 800cedc:	2304      	movs	r3, #4
 800cede:	77fb      	strb	r3, [r7, #31]
 800cee0:	e111      	b.n	800d106 <UART_SetConfig+0x34e>
 800cee2:	2308      	movs	r3, #8
 800cee4:	77fb      	strb	r3, [r7, #31]
 800cee6:	e10e      	b.n	800d106 <UART_SetConfig+0x34e>
 800cee8:	2310      	movs	r3, #16
 800ceea:	77fb      	strb	r3, [r7, #31]
 800ceec:	bf00      	nop
 800ceee:	e10a      	b.n	800d106 <UART_SetConfig+0x34e>
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	681b      	ldr	r3, [r3, #0]
 800cef4:	4a71      	ldr	r2, [pc, #452]	; (800d0bc <UART_SetConfig+0x304>)
 800cef6:	4293      	cmp	r3, r2
 800cef8:	d120      	bne.n	800cf3c <UART_SetConfig+0x184>
 800cefa:	4b6e      	ldr	r3, [pc, #440]	; (800d0b4 <UART_SetConfig+0x2fc>)
 800cefc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cf00:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800cf04:	2b10      	cmp	r3, #16
 800cf06:	d00f      	beq.n	800cf28 <UART_SetConfig+0x170>
 800cf08:	2b10      	cmp	r3, #16
 800cf0a:	d802      	bhi.n	800cf12 <UART_SetConfig+0x15a>
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d005      	beq.n	800cf1c <UART_SetConfig+0x164>
 800cf10:	e010      	b.n	800cf34 <UART_SetConfig+0x17c>
 800cf12:	2b20      	cmp	r3, #32
 800cf14:	d005      	beq.n	800cf22 <UART_SetConfig+0x16a>
 800cf16:	2b30      	cmp	r3, #48	; 0x30
 800cf18:	d009      	beq.n	800cf2e <UART_SetConfig+0x176>
 800cf1a:	e00b      	b.n	800cf34 <UART_SetConfig+0x17c>
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	77fb      	strb	r3, [r7, #31]
 800cf20:	e0f1      	b.n	800d106 <UART_SetConfig+0x34e>
 800cf22:	2302      	movs	r3, #2
 800cf24:	77fb      	strb	r3, [r7, #31]
 800cf26:	e0ee      	b.n	800d106 <UART_SetConfig+0x34e>
 800cf28:	2304      	movs	r3, #4
 800cf2a:	77fb      	strb	r3, [r7, #31]
 800cf2c:	e0eb      	b.n	800d106 <UART_SetConfig+0x34e>
 800cf2e:	2308      	movs	r3, #8
 800cf30:	77fb      	strb	r3, [r7, #31]
 800cf32:	e0e8      	b.n	800d106 <UART_SetConfig+0x34e>
 800cf34:	2310      	movs	r3, #16
 800cf36:	77fb      	strb	r3, [r7, #31]
 800cf38:	bf00      	nop
 800cf3a:	e0e4      	b.n	800d106 <UART_SetConfig+0x34e>
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	4a5f      	ldr	r2, [pc, #380]	; (800d0c0 <UART_SetConfig+0x308>)
 800cf42:	4293      	cmp	r3, r2
 800cf44:	d120      	bne.n	800cf88 <UART_SetConfig+0x1d0>
 800cf46:	4b5b      	ldr	r3, [pc, #364]	; (800d0b4 <UART_SetConfig+0x2fc>)
 800cf48:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cf4c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800cf50:	2b40      	cmp	r3, #64	; 0x40
 800cf52:	d00f      	beq.n	800cf74 <UART_SetConfig+0x1bc>
 800cf54:	2b40      	cmp	r3, #64	; 0x40
 800cf56:	d802      	bhi.n	800cf5e <UART_SetConfig+0x1a6>
 800cf58:	2b00      	cmp	r3, #0
 800cf5a:	d005      	beq.n	800cf68 <UART_SetConfig+0x1b0>
 800cf5c:	e010      	b.n	800cf80 <UART_SetConfig+0x1c8>
 800cf5e:	2b80      	cmp	r3, #128	; 0x80
 800cf60:	d005      	beq.n	800cf6e <UART_SetConfig+0x1b6>
 800cf62:	2bc0      	cmp	r3, #192	; 0xc0
 800cf64:	d009      	beq.n	800cf7a <UART_SetConfig+0x1c2>
 800cf66:	e00b      	b.n	800cf80 <UART_SetConfig+0x1c8>
 800cf68:	2300      	movs	r3, #0
 800cf6a:	77fb      	strb	r3, [r7, #31]
 800cf6c:	e0cb      	b.n	800d106 <UART_SetConfig+0x34e>
 800cf6e:	2302      	movs	r3, #2
 800cf70:	77fb      	strb	r3, [r7, #31]
 800cf72:	e0c8      	b.n	800d106 <UART_SetConfig+0x34e>
 800cf74:	2304      	movs	r3, #4
 800cf76:	77fb      	strb	r3, [r7, #31]
 800cf78:	e0c5      	b.n	800d106 <UART_SetConfig+0x34e>
 800cf7a:	2308      	movs	r3, #8
 800cf7c:	77fb      	strb	r3, [r7, #31]
 800cf7e:	e0c2      	b.n	800d106 <UART_SetConfig+0x34e>
 800cf80:	2310      	movs	r3, #16
 800cf82:	77fb      	strb	r3, [r7, #31]
 800cf84:	bf00      	nop
 800cf86:	e0be      	b.n	800d106 <UART_SetConfig+0x34e>
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	4a4d      	ldr	r2, [pc, #308]	; (800d0c4 <UART_SetConfig+0x30c>)
 800cf8e:	4293      	cmp	r3, r2
 800cf90:	d124      	bne.n	800cfdc <UART_SetConfig+0x224>
 800cf92:	4b48      	ldr	r3, [pc, #288]	; (800d0b4 <UART_SetConfig+0x2fc>)
 800cf94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cf98:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cf9c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cfa0:	d012      	beq.n	800cfc8 <UART_SetConfig+0x210>
 800cfa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cfa6:	d802      	bhi.n	800cfae <UART_SetConfig+0x1f6>
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d007      	beq.n	800cfbc <UART_SetConfig+0x204>
 800cfac:	e012      	b.n	800cfd4 <UART_SetConfig+0x21c>
 800cfae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cfb2:	d006      	beq.n	800cfc2 <UART_SetConfig+0x20a>
 800cfb4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cfb8:	d009      	beq.n	800cfce <UART_SetConfig+0x216>
 800cfba:	e00b      	b.n	800cfd4 <UART_SetConfig+0x21c>
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	77fb      	strb	r3, [r7, #31]
 800cfc0:	e0a1      	b.n	800d106 <UART_SetConfig+0x34e>
 800cfc2:	2302      	movs	r3, #2
 800cfc4:	77fb      	strb	r3, [r7, #31]
 800cfc6:	e09e      	b.n	800d106 <UART_SetConfig+0x34e>
 800cfc8:	2304      	movs	r3, #4
 800cfca:	77fb      	strb	r3, [r7, #31]
 800cfcc:	e09b      	b.n	800d106 <UART_SetConfig+0x34e>
 800cfce:	2308      	movs	r3, #8
 800cfd0:	77fb      	strb	r3, [r7, #31]
 800cfd2:	e098      	b.n	800d106 <UART_SetConfig+0x34e>
 800cfd4:	2310      	movs	r3, #16
 800cfd6:	77fb      	strb	r3, [r7, #31]
 800cfd8:	bf00      	nop
 800cfda:	e094      	b.n	800d106 <UART_SetConfig+0x34e>
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	4a39      	ldr	r2, [pc, #228]	; (800d0c8 <UART_SetConfig+0x310>)
 800cfe2:	4293      	cmp	r3, r2
 800cfe4:	d124      	bne.n	800d030 <UART_SetConfig+0x278>
 800cfe6:	4b33      	ldr	r3, [pc, #204]	; (800d0b4 <UART_SetConfig+0x2fc>)
 800cfe8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800cfec:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800cff0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cff4:	d012      	beq.n	800d01c <UART_SetConfig+0x264>
 800cff6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cffa:	d802      	bhi.n	800d002 <UART_SetConfig+0x24a>
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d007      	beq.n	800d010 <UART_SetConfig+0x258>
 800d000:	e012      	b.n	800d028 <UART_SetConfig+0x270>
 800d002:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d006:	d006      	beq.n	800d016 <UART_SetConfig+0x25e>
 800d008:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d00c:	d009      	beq.n	800d022 <UART_SetConfig+0x26a>
 800d00e:	e00b      	b.n	800d028 <UART_SetConfig+0x270>
 800d010:	2301      	movs	r3, #1
 800d012:	77fb      	strb	r3, [r7, #31]
 800d014:	e077      	b.n	800d106 <UART_SetConfig+0x34e>
 800d016:	2302      	movs	r3, #2
 800d018:	77fb      	strb	r3, [r7, #31]
 800d01a:	e074      	b.n	800d106 <UART_SetConfig+0x34e>
 800d01c:	2304      	movs	r3, #4
 800d01e:	77fb      	strb	r3, [r7, #31]
 800d020:	e071      	b.n	800d106 <UART_SetConfig+0x34e>
 800d022:	2308      	movs	r3, #8
 800d024:	77fb      	strb	r3, [r7, #31]
 800d026:	e06e      	b.n	800d106 <UART_SetConfig+0x34e>
 800d028:	2310      	movs	r3, #16
 800d02a:	77fb      	strb	r3, [r7, #31]
 800d02c:	bf00      	nop
 800d02e:	e06a      	b.n	800d106 <UART_SetConfig+0x34e>
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	4a25      	ldr	r2, [pc, #148]	; (800d0cc <UART_SetConfig+0x314>)
 800d036:	4293      	cmp	r3, r2
 800d038:	d124      	bne.n	800d084 <UART_SetConfig+0x2cc>
 800d03a:	4b1e      	ldr	r3, [pc, #120]	; (800d0b4 <UART_SetConfig+0x2fc>)
 800d03c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d040:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800d044:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d048:	d012      	beq.n	800d070 <UART_SetConfig+0x2b8>
 800d04a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d04e:	d802      	bhi.n	800d056 <UART_SetConfig+0x29e>
 800d050:	2b00      	cmp	r3, #0
 800d052:	d007      	beq.n	800d064 <UART_SetConfig+0x2ac>
 800d054:	e012      	b.n	800d07c <UART_SetConfig+0x2c4>
 800d056:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d05a:	d006      	beq.n	800d06a <UART_SetConfig+0x2b2>
 800d05c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800d060:	d009      	beq.n	800d076 <UART_SetConfig+0x2be>
 800d062:	e00b      	b.n	800d07c <UART_SetConfig+0x2c4>
 800d064:	2300      	movs	r3, #0
 800d066:	77fb      	strb	r3, [r7, #31]
 800d068:	e04d      	b.n	800d106 <UART_SetConfig+0x34e>
 800d06a:	2302      	movs	r3, #2
 800d06c:	77fb      	strb	r3, [r7, #31]
 800d06e:	e04a      	b.n	800d106 <UART_SetConfig+0x34e>
 800d070:	2304      	movs	r3, #4
 800d072:	77fb      	strb	r3, [r7, #31]
 800d074:	e047      	b.n	800d106 <UART_SetConfig+0x34e>
 800d076:	2308      	movs	r3, #8
 800d078:	77fb      	strb	r3, [r7, #31]
 800d07a:	e044      	b.n	800d106 <UART_SetConfig+0x34e>
 800d07c:	2310      	movs	r3, #16
 800d07e:	77fb      	strb	r3, [r7, #31]
 800d080:	bf00      	nop
 800d082:	e040      	b.n	800d106 <UART_SetConfig+0x34e>
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	4a11      	ldr	r2, [pc, #68]	; (800d0d0 <UART_SetConfig+0x318>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d139      	bne.n	800d102 <UART_SetConfig+0x34a>
 800d08e:	4b09      	ldr	r3, [pc, #36]	; (800d0b4 <UART_SetConfig+0x2fc>)
 800d090:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d094:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800d098:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d09c:	d027      	beq.n	800d0ee <UART_SetConfig+0x336>
 800d09e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800d0a2:	d817      	bhi.n	800d0d4 <UART_SetConfig+0x31c>
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d01c      	beq.n	800d0e2 <UART_SetConfig+0x32a>
 800d0a8:	e027      	b.n	800d0fa <UART_SetConfig+0x342>
 800d0aa:	bf00      	nop
 800d0ac:	efff69f3 	.word	0xefff69f3
 800d0b0:	40011000 	.word	0x40011000
 800d0b4:	40023800 	.word	0x40023800
 800d0b8:	40004400 	.word	0x40004400
 800d0bc:	40004800 	.word	0x40004800
 800d0c0:	40004c00 	.word	0x40004c00
 800d0c4:	40005000 	.word	0x40005000
 800d0c8:	40011400 	.word	0x40011400
 800d0cc:	40007800 	.word	0x40007800
 800d0d0:	40007c00 	.word	0x40007c00
 800d0d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d0d8:	d006      	beq.n	800d0e8 <UART_SetConfig+0x330>
 800d0da:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800d0de:	d009      	beq.n	800d0f4 <UART_SetConfig+0x33c>
 800d0e0:	e00b      	b.n	800d0fa <UART_SetConfig+0x342>
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	77fb      	strb	r3, [r7, #31]
 800d0e6:	e00e      	b.n	800d106 <UART_SetConfig+0x34e>
 800d0e8:	2302      	movs	r3, #2
 800d0ea:	77fb      	strb	r3, [r7, #31]
 800d0ec:	e00b      	b.n	800d106 <UART_SetConfig+0x34e>
 800d0ee:	2304      	movs	r3, #4
 800d0f0:	77fb      	strb	r3, [r7, #31]
 800d0f2:	e008      	b.n	800d106 <UART_SetConfig+0x34e>
 800d0f4:	2308      	movs	r3, #8
 800d0f6:	77fb      	strb	r3, [r7, #31]
 800d0f8:	e005      	b.n	800d106 <UART_SetConfig+0x34e>
 800d0fa:	2310      	movs	r3, #16
 800d0fc:	77fb      	strb	r3, [r7, #31]
 800d0fe:	bf00      	nop
 800d100:	e001      	b.n	800d106 <UART_SetConfig+0x34e>
 800d102:	2310      	movs	r3, #16
 800d104:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	69db      	ldr	r3, [r3, #28]
 800d10a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d10e:	d17f      	bne.n	800d210 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800d110:	7ffb      	ldrb	r3, [r7, #31]
 800d112:	2b08      	cmp	r3, #8
 800d114:	d85c      	bhi.n	800d1d0 <UART_SetConfig+0x418>
 800d116:	a201      	add	r2, pc, #4	; (adr r2, 800d11c <UART_SetConfig+0x364>)
 800d118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d11c:	0800d141 	.word	0x0800d141
 800d120:	0800d161 	.word	0x0800d161
 800d124:	0800d181 	.word	0x0800d181
 800d128:	0800d1d1 	.word	0x0800d1d1
 800d12c:	0800d199 	.word	0x0800d199
 800d130:	0800d1d1 	.word	0x0800d1d1
 800d134:	0800d1d1 	.word	0x0800d1d1
 800d138:	0800d1d1 	.word	0x0800d1d1
 800d13c:	0800d1b9 	.word	0x0800d1b9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d140:	f7fe fd56 	bl	800bbf0 <HAL_RCC_GetPCLK1Freq>
 800d144:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	005a      	lsls	r2, r3, #1
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	685b      	ldr	r3, [r3, #4]
 800d14e:	085b      	lsrs	r3, r3, #1
 800d150:	441a      	add	r2, r3
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	685b      	ldr	r3, [r3, #4]
 800d156:	fbb2 f3f3 	udiv	r3, r2, r3
 800d15a:	b29b      	uxth	r3, r3
 800d15c:	61bb      	str	r3, [r7, #24]
        break;
 800d15e:	e03a      	b.n	800d1d6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d160:	f7fe fd5a 	bl	800bc18 <HAL_RCC_GetPCLK2Freq>
 800d164:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	005a      	lsls	r2, r3, #1
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	685b      	ldr	r3, [r3, #4]
 800d16e:	085b      	lsrs	r3, r3, #1
 800d170:	441a      	add	r2, r3
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	685b      	ldr	r3, [r3, #4]
 800d176:	fbb2 f3f3 	udiv	r3, r2, r3
 800d17a:	b29b      	uxth	r3, r3
 800d17c:	61bb      	str	r3, [r7, #24]
        break;
 800d17e:	e02a      	b.n	800d1d6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	685b      	ldr	r3, [r3, #4]
 800d184:	085a      	lsrs	r2, r3, #1
 800d186:	4b5f      	ldr	r3, [pc, #380]	; (800d304 <UART_SetConfig+0x54c>)
 800d188:	4413      	add	r3, r2
 800d18a:	687a      	ldr	r2, [r7, #4]
 800d18c:	6852      	ldr	r2, [r2, #4]
 800d18e:	fbb3 f3f2 	udiv	r3, r3, r2
 800d192:	b29b      	uxth	r3, r3
 800d194:	61bb      	str	r3, [r7, #24]
        break;
 800d196:	e01e      	b.n	800d1d6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d198:	f7fe fc46 	bl	800ba28 <HAL_RCC_GetSysClockFreq>
 800d19c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d19e:	68fb      	ldr	r3, [r7, #12]
 800d1a0:	005a      	lsls	r2, r3, #1
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	685b      	ldr	r3, [r3, #4]
 800d1a6:	085b      	lsrs	r3, r3, #1
 800d1a8:	441a      	add	r2, r3
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	685b      	ldr	r3, [r3, #4]
 800d1ae:	fbb2 f3f3 	udiv	r3, r2, r3
 800d1b2:	b29b      	uxth	r3, r3
 800d1b4:	61bb      	str	r3, [r7, #24]
        break;
 800d1b6:	e00e      	b.n	800d1d6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	685b      	ldr	r3, [r3, #4]
 800d1bc:	085b      	lsrs	r3, r3, #1
 800d1be:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	685b      	ldr	r3, [r3, #4]
 800d1c6:	fbb2 f3f3 	udiv	r3, r2, r3
 800d1ca:	b29b      	uxth	r3, r3
 800d1cc:	61bb      	str	r3, [r7, #24]
        break;
 800d1ce:	e002      	b.n	800d1d6 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 800d1d0:	2301      	movs	r3, #1
 800d1d2:	75fb      	strb	r3, [r7, #23]
        break;
 800d1d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d1d6:	69bb      	ldr	r3, [r7, #24]
 800d1d8:	2b0f      	cmp	r3, #15
 800d1da:	d916      	bls.n	800d20a <UART_SetConfig+0x452>
 800d1dc:	69bb      	ldr	r3, [r7, #24]
 800d1de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d1e2:	d212      	bcs.n	800d20a <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d1e4:	69bb      	ldr	r3, [r7, #24]
 800d1e6:	b29b      	uxth	r3, r3
 800d1e8:	f023 030f 	bic.w	r3, r3, #15
 800d1ec:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d1ee:	69bb      	ldr	r3, [r7, #24]
 800d1f0:	085b      	lsrs	r3, r3, #1
 800d1f2:	b29b      	uxth	r3, r3
 800d1f4:	f003 0307 	and.w	r3, r3, #7
 800d1f8:	b29a      	uxth	r2, r3
 800d1fa:	897b      	ldrh	r3, [r7, #10]
 800d1fc:	4313      	orrs	r3, r2
 800d1fe:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	897a      	ldrh	r2, [r7, #10]
 800d206:	60da      	str	r2, [r3, #12]
 800d208:	e070      	b.n	800d2ec <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800d20a:	2301      	movs	r3, #1
 800d20c:	75fb      	strb	r3, [r7, #23]
 800d20e:	e06d      	b.n	800d2ec <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 800d210:	7ffb      	ldrb	r3, [r7, #31]
 800d212:	2b08      	cmp	r3, #8
 800d214:	d859      	bhi.n	800d2ca <UART_SetConfig+0x512>
 800d216:	a201      	add	r2, pc, #4	; (adr r2, 800d21c <UART_SetConfig+0x464>)
 800d218:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d21c:	0800d241 	.word	0x0800d241
 800d220:	0800d25f 	.word	0x0800d25f
 800d224:	0800d27d 	.word	0x0800d27d
 800d228:	0800d2cb 	.word	0x0800d2cb
 800d22c:	0800d295 	.word	0x0800d295
 800d230:	0800d2cb 	.word	0x0800d2cb
 800d234:	0800d2cb 	.word	0x0800d2cb
 800d238:	0800d2cb 	.word	0x0800d2cb
 800d23c:	0800d2b3 	.word	0x0800d2b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d240:	f7fe fcd6 	bl	800bbf0 <HAL_RCC_GetPCLK1Freq>
 800d244:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	685b      	ldr	r3, [r3, #4]
 800d24a:	085a      	lsrs	r2, r3, #1
 800d24c:	68fb      	ldr	r3, [r7, #12]
 800d24e:	441a      	add	r2, r3
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	685b      	ldr	r3, [r3, #4]
 800d254:	fbb2 f3f3 	udiv	r3, r2, r3
 800d258:	b29b      	uxth	r3, r3
 800d25a:	61bb      	str	r3, [r7, #24]
        break;
 800d25c:	e038      	b.n	800d2d0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d25e:	f7fe fcdb 	bl	800bc18 <HAL_RCC_GetPCLK2Freq>
 800d262:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	685b      	ldr	r3, [r3, #4]
 800d268:	085a      	lsrs	r2, r3, #1
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	441a      	add	r2, r3
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	685b      	ldr	r3, [r3, #4]
 800d272:	fbb2 f3f3 	udiv	r3, r2, r3
 800d276:	b29b      	uxth	r3, r3
 800d278:	61bb      	str	r3, [r7, #24]
        break;
 800d27a:	e029      	b.n	800d2d0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	685b      	ldr	r3, [r3, #4]
 800d280:	085a      	lsrs	r2, r3, #1
 800d282:	4b21      	ldr	r3, [pc, #132]	; (800d308 <UART_SetConfig+0x550>)
 800d284:	4413      	add	r3, r2
 800d286:	687a      	ldr	r2, [r7, #4]
 800d288:	6852      	ldr	r2, [r2, #4]
 800d28a:	fbb3 f3f2 	udiv	r3, r3, r2
 800d28e:	b29b      	uxth	r3, r3
 800d290:	61bb      	str	r3, [r7, #24]
        break;
 800d292:	e01d      	b.n	800d2d0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d294:	f7fe fbc8 	bl	800ba28 <HAL_RCC_GetSysClockFreq>
 800d298:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	685b      	ldr	r3, [r3, #4]
 800d29e:	085a      	lsrs	r2, r3, #1
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	441a      	add	r2, r3
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	685b      	ldr	r3, [r3, #4]
 800d2a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2ac:	b29b      	uxth	r3, r3
 800d2ae:	61bb      	str	r3, [r7, #24]
        break;
 800d2b0:	e00e      	b.n	800d2d0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	685b      	ldr	r3, [r3, #4]
 800d2b6:	085b      	lsrs	r3, r3, #1
 800d2b8:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	685b      	ldr	r3, [r3, #4]
 800d2c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d2c4:	b29b      	uxth	r3, r3
 800d2c6:	61bb      	str	r3, [r7, #24]
        break;
 800d2c8:	e002      	b.n	800d2d0 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800d2ca:	2301      	movs	r3, #1
 800d2cc:	75fb      	strb	r3, [r7, #23]
        break;
 800d2ce:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d2d0:	69bb      	ldr	r3, [r7, #24]
 800d2d2:	2b0f      	cmp	r3, #15
 800d2d4:	d908      	bls.n	800d2e8 <UART_SetConfig+0x530>
 800d2d6:	69bb      	ldr	r3, [r7, #24]
 800d2d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d2dc:	d204      	bcs.n	800d2e8 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	69ba      	ldr	r2, [r7, #24]
 800d2e4:	60da      	str	r2, [r3, #12]
 800d2e6:	e001      	b.n	800d2ec <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800d2e8:	2301      	movs	r3, #1
 800d2ea:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800d2f2:	687b      	ldr	r3, [r7, #4]
 800d2f4:	2200      	movs	r2, #0
 800d2f6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800d2f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d2fa:	4618      	mov	r0, r3
 800d2fc:	3720      	adds	r7, #32
 800d2fe:	46bd      	mov	sp, r7
 800d300:	bd80      	pop	{r7, pc}
 800d302:	bf00      	nop
 800d304:	01e84800 	.word	0x01e84800
 800d308:	00f42400 	.word	0x00f42400

0800d30c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d30c:	b480      	push	{r7}
 800d30e:	b083      	sub	sp, #12
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d318:	f003 0301 	and.w	r3, r3, #1
 800d31c:	2b00      	cmp	r3, #0
 800d31e:	d00a      	beq.n	800d336 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	685b      	ldr	r3, [r3, #4]
 800d326:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	430a      	orrs	r2, r1
 800d334:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d336:	687b      	ldr	r3, [r7, #4]
 800d338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d33a:	f003 0302 	and.w	r3, r3, #2
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d00a      	beq.n	800d358 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	685b      	ldr	r3, [r3, #4]
 800d348:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	430a      	orrs	r2, r1
 800d356:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d35c:	f003 0304 	and.w	r3, r3, #4
 800d360:	2b00      	cmp	r3, #0
 800d362:	d00a      	beq.n	800d37a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	681b      	ldr	r3, [r3, #0]
 800d368:	685b      	ldr	r3, [r3, #4]
 800d36a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d372:	687b      	ldr	r3, [r7, #4]
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	430a      	orrs	r2, r1
 800d378:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d37e:	f003 0308 	and.w	r3, r3, #8
 800d382:	2b00      	cmp	r3, #0
 800d384:	d00a      	beq.n	800d39c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	685b      	ldr	r3, [r3, #4]
 800d38c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	430a      	orrs	r2, r1
 800d39a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3a0:	f003 0310 	and.w	r3, r3, #16
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d00a      	beq.n	800d3be <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	689b      	ldr	r3, [r3, #8]
 800d3ae:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	430a      	orrs	r2, r1
 800d3bc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3c2:	f003 0320 	and.w	r3, r3, #32
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d00a      	beq.n	800d3e0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	689b      	ldr	r3, [r3, #8]
 800d3d0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	681b      	ldr	r3, [r3, #0]
 800d3dc:	430a      	orrs	r2, r1
 800d3de:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	d01a      	beq.n	800d422 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	685b      	ldr	r3, [r3, #4]
 800d3f2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d3fa:	687b      	ldr	r3, [r7, #4]
 800d3fc:	681b      	ldr	r3, [r3, #0]
 800d3fe:	430a      	orrs	r2, r1
 800d400:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d406:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d40a:	d10a      	bne.n	800d422 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	685b      	ldr	r3, [r3, #4]
 800d412:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	430a      	orrs	r2, r1
 800d420:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d426:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d42a:	2b00      	cmp	r3, #0
 800d42c:	d00a      	beq.n	800d444 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	681b      	ldr	r3, [r3, #0]
 800d432:	685b      	ldr	r3, [r3, #4]
 800d434:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	430a      	orrs	r2, r1
 800d442:	605a      	str	r2, [r3, #4]
  }
}
 800d444:	bf00      	nop
 800d446:	370c      	adds	r7, #12
 800d448:	46bd      	mov	sp, r7
 800d44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d44e:	4770      	bx	lr

0800d450 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d450:	b580      	push	{r7, lr}
 800d452:	b086      	sub	sp, #24
 800d454:	af02      	add	r7, sp, #8
 800d456:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	2200      	movs	r2, #0
 800d45c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800d45e:	f7fc f8fd 	bl	800965c <HAL_GetTick>
 800d462:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	681b      	ldr	r3, [r3, #0]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	f003 0308 	and.w	r3, r3, #8
 800d46e:	2b08      	cmp	r3, #8
 800d470:	d10e      	bne.n	800d490 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d472:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d476:	9300      	str	r3, [sp, #0]
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	2200      	movs	r2, #0
 800d47c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d480:	6878      	ldr	r0, [r7, #4]
 800d482:	f000 f82a 	bl	800d4da <UART_WaitOnFlagUntilTimeout>
 800d486:	4603      	mov	r3, r0
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d001      	beq.n	800d490 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d48c:	2303      	movs	r3, #3
 800d48e:	e020      	b.n	800d4d2 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	681b      	ldr	r3, [r3, #0]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	f003 0304 	and.w	r3, r3, #4
 800d49a:	2b04      	cmp	r3, #4
 800d49c:	d10e      	bne.n	800d4bc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d49e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d4a2:	9300      	str	r3, [sp, #0]
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	2200      	movs	r2, #0
 800d4a8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800d4ac:	6878      	ldr	r0, [r7, #4]
 800d4ae:	f000 f814 	bl	800d4da <UART_WaitOnFlagUntilTimeout>
 800d4b2:	4603      	mov	r3, r0
 800d4b4:	2b00      	cmp	r3, #0
 800d4b6:	d001      	beq.n	800d4bc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d4b8:	2303      	movs	r3, #3
 800d4ba:	e00a      	b.n	800d4d2 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	2220      	movs	r2, #32
 800d4c0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	2220      	movs	r2, #32
 800d4c6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800d4d0:	2300      	movs	r3, #0
}
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	3710      	adds	r7, #16
 800d4d6:	46bd      	mov	sp, r7
 800d4d8:	bd80      	pop	{r7, pc}

0800d4da <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d4da:	b580      	push	{r7, lr}
 800d4dc:	b084      	sub	sp, #16
 800d4de:	af00      	add	r7, sp, #0
 800d4e0:	60f8      	str	r0, [r7, #12]
 800d4e2:	60b9      	str	r1, [r7, #8]
 800d4e4:	603b      	str	r3, [r7, #0]
 800d4e6:	4613      	mov	r3, r2
 800d4e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d4ea:	e05d      	b.n	800d5a8 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d4ec:	69bb      	ldr	r3, [r7, #24]
 800d4ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d4f2:	d059      	beq.n	800d5a8 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d4f4:	f7fc f8b2 	bl	800965c <HAL_GetTick>
 800d4f8:	4602      	mov	r2, r0
 800d4fa:	683b      	ldr	r3, [r7, #0]
 800d4fc:	1ad3      	subs	r3, r2, r3
 800d4fe:	69ba      	ldr	r2, [r7, #24]
 800d500:	429a      	cmp	r2, r3
 800d502:	d302      	bcc.n	800d50a <UART_WaitOnFlagUntilTimeout+0x30>
 800d504:	69bb      	ldr	r3, [r7, #24]
 800d506:	2b00      	cmp	r3, #0
 800d508:	d11b      	bne.n	800d542 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	681a      	ldr	r2, [r3, #0]
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800d518:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	689a      	ldr	r2, [r3, #8]
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	681b      	ldr	r3, [r3, #0]
 800d524:	f022 0201 	bic.w	r2, r2, #1
 800d528:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	2220      	movs	r2, #32
 800d52e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	2220      	movs	r2, #32
 800d534:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	2200      	movs	r2, #0
 800d53a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800d53e:	2303      	movs	r3, #3
 800d540:	e042      	b.n	800d5c8 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	681b      	ldr	r3, [r3, #0]
 800d548:	f003 0304 	and.w	r3, r3, #4
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d02b      	beq.n	800d5a8 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	69db      	ldr	r3, [r3, #28]
 800d556:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d55a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d55e:	d123      	bne.n	800d5a8 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d568:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	681b      	ldr	r3, [r3, #0]
 800d56e:	681a      	ldr	r2, [r3, #0]
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800d578:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	681b      	ldr	r3, [r3, #0]
 800d57e:	689a      	ldr	r2, [r3, #8]
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	f022 0201 	bic.w	r2, r2, #1
 800d588:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	2220      	movs	r2, #32
 800d58e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	2220      	movs	r2, #32
 800d594:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	2220      	movs	r2, #32
 800d59a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	2200      	movs	r2, #0
 800d5a0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800d5a4:	2303      	movs	r3, #3
 800d5a6:	e00f      	b.n	800d5c8 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d5a8:	68fb      	ldr	r3, [r7, #12]
 800d5aa:	681b      	ldr	r3, [r3, #0]
 800d5ac:	69da      	ldr	r2, [r3, #28]
 800d5ae:	68bb      	ldr	r3, [r7, #8]
 800d5b0:	4013      	ands	r3, r2
 800d5b2:	68ba      	ldr	r2, [r7, #8]
 800d5b4:	429a      	cmp	r2, r3
 800d5b6:	bf0c      	ite	eq
 800d5b8:	2301      	moveq	r3, #1
 800d5ba:	2300      	movne	r3, #0
 800d5bc:	b2db      	uxtb	r3, r3
 800d5be:	461a      	mov	r2, r3
 800d5c0:	79fb      	ldrb	r3, [r7, #7]
 800d5c2:	429a      	cmp	r2, r3
 800d5c4:	d092      	beq.n	800d4ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d5c6:	2300      	movs	r3, #0
}
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	3710      	adds	r7, #16
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	bd80      	pop	{r7, pc}

0800d5d0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d5d0:	b084      	sub	sp, #16
 800d5d2:	b580      	push	{r7, lr}
 800d5d4:	b084      	sub	sp, #16
 800d5d6:	af00      	add	r7, sp, #0
 800d5d8:	6078      	str	r0, [r7, #4]
 800d5da:	f107 001c 	add.w	r0, r7, #28
 800d5de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d5e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5e4:	2b01      	cmp	r3, #1
 800d5e6:	d120      	bne.n	800d62a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d5ec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800d5f4:	687b      	ldr	r3, [r7, #4]
 800d5f6:	68da      	ldr	r2, [r3, #12]
 800d5f8:	4b20      	ldr	r3, [pc, #128]	; (800d67c <USB_CoreInit+0xac>)
 800d5fa:	4013      	ands	r3, r2
 800d5fc:	687a      	ldr	r2, [r7, #4]
 800d5fe:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	68db      	ldr	r3, [r3, #12]
 800d604:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800d60c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d60e:	2b01      	cmp	r3, #1
 800d610:	d105      	bne.n	800d61e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	68db      	ldr	r3, [r3, #12]
 800d616:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800d61e:	6878      	ldr	r0, [r7, #4]
 800d620:	f000 fa52 	bl	800dac8 <USB_CoreReset>
 800d624:	4603      	mov	r3, r0
 800d626:	73fb      	strb	r3, [r7, #15]
 800d628:	e010      	b.n	800d64c <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	68db      	ldr	r3, [r3, #12]
 800d62e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800d636:	6878      	ldr	r0, [r7, #4]
 800d638:	f000 fa46 	bl	800dac8 <USB_CoreReset>
 800d63c:	4603      	mov	r3, r0
 800d63e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d644:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800d64c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d64e:	2b01      	cmp	r3, #1
 800d650:	d10b      	bne.n	800d66a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	689b      	ldr	r3, [r3, #8]
 800d656:	f043 0206 	orr.w	r2, r3, #6
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	689b      	ldr	r3, [r3, #8]
 800d662:	f043 0220 	orr.w	r2, r3, #32
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800d66a:	7bfb      	ldrb	r3, [r7, #15]
}
 800d66c:	4618      	mov	r0, r3
 800d66e:	3710      	adds	r7, #16
 800d670:	46bd      	mov	sp, r7
 800d672:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d676:	b004      	add	sp, #16
 800d678:	4770      	bx	lr
 800d67a:	bf00      	nop
 800d67c:	ffbdffbf 	.word	0xffbdffbf

0800d680 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800d680:	b480      	push	{r7}
 800d682:	b083      	sub	sp, #12
 800d684:	af00      	add	r7, sp, #0
 800d686:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	689b      	ldr	r3, [r3, #8]
 800d68c:	f023 0201 	bic.w	r2, r3, #1
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800d694:	2300      	movs	r3, #0
}
 800d696:	4618      	mov	r0, r3
 800d698:	370c      	adds	r7, #12
 800d69a:	46bd      	mov	sp, r7
 800d69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a0:	4770      	bx	lr

0800d6a2 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800d6a2:	b580      	push	{r7, lr}
 800d6a4:	b082      	sub	sp, #8
 800d6a6:	af00      	add	r7, sp, #0
 800d6a8:	6078      	str	r0, [r7, #4]
 800d6aa:	460b      	mov	r3, r1
 800d6ac:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800d6ae:	687b      	ldr	r3, [r7, #4]
 800d6b0:	68db      	ldr	r3, [r3, #12]
 800d6b2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800d6ba:	78fb      	ldrb	r3, [r7, #3]
 800d6bc:	2b01      	cmp	r3, #1
 800d6be:	d106      	bne.n	800d6ce <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	68db      	ldr	r3, [r3, #12]
 800d6c4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	60da      	str	r2, [r3, #12]
 800d6cc:	e00b      	b.n	800d6e6 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800d6ce:	78fb      	ldrb	r3, [r7, #3]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d106      	bne.n	800d6e2 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	68db      	ldr	r3, [r3, #12]
 800d6d8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	60da      	str	r2, [r3, #12]
 800d6e0:	e001      	b.n	800d6e6 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800d6e2:	2301      	movs	r3, #1
 800d6e4:	e003      	b.n	800d6ee <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800d6e6:	2032      	movs	r0, #50	; 0x32
 800d6e8:	f7fb ffc4 	bl	8009674 <HAL_Delay>

  return HAL_OK;
 800d6ec:	2300      	movs	r3, #0
}
 800d6ee:	4618      	mov	r0, r3
 800d6f0:	3708      	adds	r7, #8
 800d6f2:	46bd      	mov	sp, r7
 800d6f4:	bd80      	pop	{r7, pc}
	...

0800d6f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d6f8:	b084      	sub	sp, #16
 800d6fa:	b580      	push	{r7, lr}
 800d6fc:	b086      	sub	sp, #24
 800d6fe:	af00      	add	r7, sp, #0
 800d700:	6078      	str	r0, [r7, #4]
 800d702:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800d706:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800d70a:	2300      	movs	r3, #0
 800d70c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d70e:	687b      	ldr	r3, [r7, #4]
 800d710:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800d712:	2300      	movs	r3, #0
 800d714:	613b      	str	r3, [r7, #16]
 800d716:	e009      	b.n	800d72c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800d718:	687a      	ldr	r2, [r7, #4]
 800d71a:	693b      	ldr	r3, [r7, #16]
 800d71c:	3340      	adds	r3, #64	; 0x40
 800d71e:	009b      	lsls	r3, r3, #2
 800d720:	4413      	add	r3, r2
 800d722:	2200      	movs	r2, #0
 800d724:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800d726:	693b      	ldr	r3, [r7, #16]
 800d728:	3301      	adds	r3, #1
 800d72a:	613b      	str	r3, [r7, #16]
 800d72c:	693b      	ldr	r3, [r7, #16]
 800d72e:	2b0e      	cmp	r3, #14
 800d730:	d9f2      	bls.n	800d718 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800d732:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d734:	2b00      	cmp	r3, #0
 800d736:	d11c      	bne.n	800d772 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d73e:	685b      	ldr	r3, [r3, #4]
 800d740:	68fa      	ldr	r2, [r7, #12]
 800d742:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d746:	f043 0302 	orr.w	r3, r3, #2
 800d74a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d750:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	681b      	ldr	r3, [r3, #0]
 800d768:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	601a      	str	r2, [r3, #0]
 800d770:	e005      	b.n	800d77e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d776:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d784:	461a      	mov	r2, r3
 800d786:	2300      	movs	r3, #0
 800d788:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d790:	4619      	mov	r1, r3
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d798:	461a      	mov	r2, r3
 800d79a:	680b      	ldr	r3, [r1, #0]
 800d79c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d79e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7a0:	2b01      	cmp	r3, #1
 800d7a2:	d10c      	bne.n	800d7be <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800d7a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7a6:	2b00      	cmp	r3, #0
 800d7a8:	d104      	bne.n	800d7b4 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800d7aa:	2100      	movs	r1, #0
 800d7ac:	6878      	ldr	r0, [r7, #4]
 800d7ae:	f000 f959 	bl	800da64 <USB_SetDevSpeed>
 800d7b2:	e018      	b.n	800d7e6 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800d7b4:	2101      	movs	r1, #1
 800d7b6:	6878      	ldr	r0, [r7, #4]
 800d7b8:	f000 f954 	bl	800da64 <USB_SetDevSpeed>
 800d7bc:	e013      	b.n	800d7e6 <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800d7be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7c0:	2b03      	cmp	r3, #3
 800d7c2:	d10c      	bne.n	800d7de <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800d7c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d104      	bne.n	800d7d4 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800d7ca:	2100      	movs	r1, #0
 800d7cc:	6878      	ldr	r0, [r7, #4]
 800d7ce:	f000 f949 	bl	800da64 <USB_SetDevSpeed>
 800d7d2:	e008      	b.n	800d7e6 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800d7d4:	2101      	movs	r1, #1
 800d7d6:	6878      	ldr	r0, [r7, #4]
 800d7d8:	f000 f944 	bl	800da64 <USB_SetDevSpeed>
 800d7dc:	e003      	b.n	800d7e6 <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800d7de:	2103      	movs	r1, #3
 800d7e0:	6878      	ldr	r0, [r7, #4]
 800d7e2:	f000 f93f 	bl	800da64 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800d7e6:	2110      	movs	r1, #16
 800d7e8:	6878      	ldr	r0, [r7, #4]
 800d7ea:	f000 f8f3 	bl	800d9d4 <USB_FlushTxFifo>
 800d7ee:	4603      	mov	r3, r0
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d001      	beq.n	800d7f8 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 800d7f4:	2301      	movs	r3, #1
 800d7f6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800d7f8:	6878      	ldr	r0, [r7, #4]
 800d7fa:	f000 f911 	bl	800da20 <USB_FlushRxFifo>
 800d7fe:	4603      	mov	r3, r0
 800d800:	2b00      	cmp	r3, #0
 800d802:	d001      	beq.n	800d808 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 800d804:	2301      	movs	r3, #1
 800d806:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d80e:	461a      	mov	r2, r3
 800d810:	2300      	movs	r3, #0
 800d812:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800d814:	68fb      	ldr	r3, [r7, #12]
 800d816:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d81a:	461a      	mov	r2, r3
 800d81c:	2300      	movs	r3, #0
 800d81e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d826:	461a      	mov	r2, r3
 800d828:	2300      	movs	r3, #0
 800d82a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d82c:	2300      	movs	r3, #0
 800d82e:	613b      	str	r3, [r7, #16]
 800d830:	e043      	b.n	800d8ba <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d832:	693b      	ldr	r3, [r7, #16]
 800d834:	015a      	lsls	r2, r3, #5
 800d836:	68fb      	ldr	r3, [r7, #12]
 800d838:	4413      	add	r3, r2
 800d83a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d83e:	681b      	ldr	r3, [r3, #0]
 800d840:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d844:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d848:	d118      	bne.n	800d87c <USB_DevInit+0x184>
    {
      if (i == 0U)
 800d84a:	693b      	ldr	r3, [r7, #16]
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d10a      	bne.n	800d866 <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d850:	693b      	ldr	r3, [r7, #16]
 800d852:	015a      	lsls	r2, r3, #5
 800d854:	68fb      	ldr	r3, [r7, #12]
 800d856:	4413      	add	r3, r2
 800d858:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d85c:	461a      	mov	r2, r3
 800d85e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d862:	6013      	str	r3, [r2, #0]
 800d864:	e013      	b.n	800d88e <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d866:	693b      	ldr	r3, [r7, #16]
 800d868:	015a      	lsls	r2, r3, #5
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	4413      	add	r3, r2
 800d86e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d872:	461a      	mov	r2, r3
 800d874:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d878:	6013      	str	r3, [r2, #0]
 800d87a:	e008      	b.n	800d88e <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800d87c:	693b      	ldr	r3, [r7, #16]
 800d87e:	015a      	lsls	r2, r3, #5
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	4413      	add	r3, r2
 800d884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d888:	461a      	mov	r2, r3
 800d88a:	2300      	movs	r3, #0
 800d88c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800d88e:	693b      	ldr	r3, [r7, #16]
 800d890:	015a      	lsls	r2, r3, #5
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	4413      	add	r3, r2
 800d896:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d89a:	461a      	mov	r2, r3
 800d89c:	2300      	movs	r3, #0
 800d89e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d8a0:	693b      	ldr	r3, [r7, #16]
 800d8a2:	015a      	lsls	r2, r3, #5
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	4413      	add	r3, r2
 800d8a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d8ac:	461a      	mov	r2, r3
 800d8ae:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d8b2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d8b4:	693b      	ldr	r3, [r7, #16]
 800d8b6:	3301      	adds	r3, #1
 800d8b8:	613b      	str	r3, [r7, #16]
 800d8ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8bc:	693a      	ldr	r2, [r7, #16]
 800d8be:	429a      	cmp	r2, r3
 800d8c0:	d3b7      	bcc.n	800d832 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d8c2:	2300      	movs	r3, #0
 800d8c4:	613b      	str	r3, [r7, #16]
 800d8c6:	e043      	b.n	800d950 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d8c8:	693b      	ldr	r3, [r7, #16]
 800d8ca:	015a      	lsls	r2, r3, #5
 800d8cc:	68fb      	ldr	r3, [r7, #12]
 800d8ce:	4413      	add	r3, r2
 800d8d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d8da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d8de:	d118      	bne.n	800d912 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 800d8e0:	693b      	ldr	r3, [r7, #16]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d10a      	bne.n	800d8fc <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d8e6:	693b      	ldr	r3, [r7, #16]
 800d8e8:	015a      	lsls	r2, r3, #5
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	4413      	add	r3, r2
 800d8ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d8f2:	461a      	mov	r2, r3
 800d8f4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d8f8:	6013      	str	r3, [r2, #0]
 800d8fa:	e013      	b.n	800d924 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d8fc:	693b      	ldr	r3, [r7, #16]
 800d8fe:	015a      	lsls	r2, r3, #5
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	4413      	add	r3, r2
 800d904:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d908:	461a      	mov	r2, r3
 800d90a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d90e:	6013      	str	r3, [r2, #0]
 800d910:	e008      	b.n	800d924 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d912:	693b      	ldr	r3, [r7, #16]
 800d914:	015a      	lsls	r2, r3, #5
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	4413      	add	r3, r2
 800d91a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d91e:	461a      	mov	r2, r3
 800d920:	2300      	movs	r3, #0
 800d922:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d924:	693b      	ldr	r3, [r7, #16]
 800d926:	015a      	lsls	r2, r3, #5
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	4413      	add	r3, r2
 800d92c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d930:	461a      	mov	r2, r3
 800d932:	2300      	movs	r3, #0
 800d934:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d936:	693b      	ldr	r3, [r7, #16]
 800d938:	015a      	lsls	r2, r3, #5
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	4413      	add	r3, r2
 800d93e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d942:	461a      	mov	r2, r3
 800d944:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d948:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d94a:	693b      	ldr	r3, [r7, #16]
 800d94c:	3301      	adds	r3, #1
 800d94e:	613b      	str	r3, [r7, #16]
 800d950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d952:	693a      	ldr	r2, [r7, #16]
 800d954:	429a      	cmp	r2, r3
 800d956:	d3b7      	bcc.n	800d8c8 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d95e:	691b      	ldr	r3, [r3, #16]
 800d960:	68fa      	ldr	r2, [r7, #12]
 800d962:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d966:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d96a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	2200      	movs	r2, #0
 800d970:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800d978:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800d97a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d105      	bne.n	800d98c <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	699b      	ldr	r3, [r3, #24]
 800d984:	f043 0210 	orr.w	r2, r3, #16
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	699a      	ldr	r2, [r3, #24]
 800d990:	4b0e      	ldr	r3, [pc, #56]	; (800d9cc <USB_DevInit+0x2d4>)
 800d992:	4313      	orrs	r3, r2
 800d994:	687a      	ldr	r2, [r7, #4]
 800d996:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800d998:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d005      	beq.n	800d9aa <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	699b      	ldr	r3, [r3, #24]
 800d9a2:	f043 0208 	orr.w	r2, r3, #8
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800d9aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d9ac:	2b01      	cmp	r3, #1
 800d9ae:	d105      	bne.n	800d9bc <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	699a      	ldr	r2, [r3, #24]
 800d9b4:	4b06      	ldr	r3, [pc, #24]	; (800d9d0 <USB_DevInit+0x2d8>)
 800d9b6:	4313      	orrs	r3, r2
 800d9b8:	687a      	ldr	r2, [r7, #4]
 800d9ba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800d9bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d9be:	4618      	mov	r0, r3
 800d9c0:	3718      	adds	r7, #24
 800d9c2:	46bd      	mov	sp, r7
 800d9c4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d9c8:	b004      	add	sp, #16
 800d9ca:	4770      	bx	lr
 800d9cc:	803c3800 	.word	0x803c3800
 800d9d0:	40000004 	.word	0x40000004

0800d9d4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d9d4:	b480      	push	{r7}
 800d9d6:	b085      	sub	sp, #20
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
 800d9dc:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800d9de:	2300      	movs	r3, #0
 800d9e0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	019b      	lsls	r3, r3, #6
 800d9e6:	f043 0220 	orr.w	r2, r3, #32
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	3301      	adds	r3, #1
 800d9f2:	60fb      	str	r3, [r7, #12]
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	4a09      	ldr	r2, [pc, #36]	; (800da1c <USB_FlushTxFifo+0x48>)
 800d9f8:	4293      	cmp	r3, r2
 800d9fa:	d901      	bls.n	800da00 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800d9fc:	2303      	movs	r3, #3
 800d9fe:	e006      	b.n	800da0e <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	691b      	ldr	r3, [r3, #16]
 800da04:	f003 0320 	and.w	r3, r3, #32
 800da08:	2b20      	cmp	r3, #32
 800da0a:	d0f0      	beq.n	800d9ee <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800da0c:	2300      	movs	r3, #0
}
 800da0e:	4618      	mov	r0, r3
 800da10:	3714      	adds	r7, #20
 800da12:	46bd      	mov	sp, r7
 800da14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da18:	4770      	bx	lr
 800da1a:	bf00      	nop
 800da1c:	00030d40 	.word	0x00030d40

0800da20 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800da20:	b480      	push	{r7}
 800da22:	b085      	sub	sp, #20
 800da24:	af00      	add	r7, sp, #0
 800da26:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800da28:	2300      	movs	r3, #0
 800da2a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	2210      	movs	r2, #16
 800da30:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	3301      	adds	r3, #1
 800da36:	60fb      	str	r3, [r7, #12]
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	4a09      	ldr	r2, [pc, #36]	; (800da60 <USB_FlushRxFifo+0x40>)
 800da3c:	4293      	cmp	r3, r2
 800da3e:	d901      	bls.n	800da44 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800da40:	2303      	movs	r3, #3
 800da42:	e006      	b.n	800da52 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	691b      	ldr	r3, [r3, #16]
 800da48:	f003 0310 	and.w	r3, r3, #16
 800da4c:	2b10      	cmp	r3, #16
 800da4e:	d0f0      	beq.n	800da32 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800da50:	2300      	movs	r3, #0
}
 800da52:	4618      	mov	r0, r3
 800da54:	3714      	adds	r7, #20
 800da56:	46bd      	mov	sp, r7
 800da58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da5c:	4770      	bx	lr
 800da5e:	bf00      	nop
 800da60:	00030d40 	.word	0x00030d40

0800da64 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800da64:	b480      	push	{r7}
 800da66:	b085      	sub	sp, #20
 800da68:	af00      	add	r7, sp, #0
 800da6a:	6078      	str	r0, [r7, #4]
 800da6c:	460b      	mov	r3, r1
 800da6e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800da7a:	681a      	ldr	r2, [r3, #0]
 800da7c:	78fb      	ldrb	r3, [r7, #3]
 800da7e:	68f9      	ldr	r1, [r7, #12]
 800da80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800da84:	4313      	orrs	r3, r2
 800da86:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800da88:	2300      	movs	r3, #0
}
 800da8a:	4618      	mov	r0, r3
 800da8c:	3714      	adds	r7, #20
 800da8e:	46bd      	mov	sp, r7
 800da90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da94:	4770      	bx	lr

0800da96 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800da96:	b580      	push	{r7, lr}
 800da98:	b084      	sub	sp, #16
 800da9a:	af00      	add	r7, sp, #0
 800da9c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800daa8:	685b      	ldr	r3, [r3, #4]
 800daaa:	68fa      	ldr	r2, [r7, #12]
 800daac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800dab0:	f043 0302 	orr.w	r3, r3, #2
 800dab4:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800dab6:	2003      	movs	r0, #3
 800dab8:	f7fb fddc 	bl	8009674 <HAL_Delay>

  return HAL_OK;
 800dabc:	2300      	movs	r3, #0
}
 800dabe:	4618      	mov	r0, r3
 800dac0:	3710      	adds	r7, #16
 800dac2:	46bd      	mov	sp, r7
 800dac4:	bd80      	pop	{r7, pc}
	...

0800dac8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800dac8:	b480      	push	{r7}
 800daca:	b085      	sub	sp, #20
 800dacc:	af00      	add	r7, sp, #0
 800dace:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800dad0:	2300      	movs	r3, #0
 800dad2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	3301      	adds	r3, #1
 800dad8:	60fb      	str	r3, [r7, #12]
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	4a13      	ldr	r2, [pc, #76]	; (800db2c <USB_CoreReset+0x64>)
 800dade:	4293      	cmp	r3, r2
 800dae0:	d901      	bls.n	800dae6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800dae2:	2303      	movs	r3, #3
 800dae4:	e01b      	b.n	800db1e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	691b      	ldr	r3, [r3, #16]
 800daea:	2b00      	cmp	r3, #0
 800daec:	daf2      	bge.n	800dad4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800daee:	2300      	movs	r3, #0
 800daf0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	691b      	ldr	r3, [r3, #16]
 800daf6:	f043 0201 	orr.w	r2, r3, #1
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	3301      	adds	r3, #1
 800db02:	60fb      	str	r3, [r7, #12]
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	4a09      	ldr	r2, [pc, #36]	; (800db2c <USB_CoreReset+0x64>)
 800db08:	4293      	cmp	r3, r2
 800db0a:	d901      	bls.n	800db10 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800db0c:	2303      	movs	r3, #3
 800db0e:	e006      	b.n	800db1e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	691b      	ldr	r3, [r3, #16]
 800db14:	f003 0301 	and.w	r3, r3, #1
 800db18:	2b01      	cmp	r3, #1
 800db1a:	d0f0      	beq.n	800dafe <USB_CoreReset+0x36>

  return HAL_OK;
 800db1c:	2300      	movs	r3, #0
}
 800db1e:	4618      	mov	r0, r3
 800db20:	3714      	adds	r7, #20
 800db22:	46bd      	mov	sp, r7
 800db24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db28:	4770      	bx	lr
 800db2a:	bf00      	nop
 800db2c:	00030d40 	.word	0x00030d40

0800db30 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800db30:	b5b0      	push	{r4, r5, r7, lr}
 800db32:	b08e      	sub	sp, #56	; 0x38
 800db34:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800db36:	4ba0      	ldr	r3, [pc, #640]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800db38:	22c0      	movs	r2, #192	; 0xc0
 800db3a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800db3c:	4b9e      	ldr	r3, [pc, #632]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800db3e:	22a8      	movs	r2, #168	; 0xa8
 800db40:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800db42:	4b9d      	ldr	r3, [pc, #628]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800db44:	2201      	movs	r2, #1
 800db46:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 70;
 800db48:	4b9b      	ldr	r3, [pc, #620]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800db4a:	2246      	movs	r2, #70	; 0x46
 800db4c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800db4e:	4b9b      	ldr	r3, [pc, #620]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800db50:	22ff      	movs	r2, #255	; 0xff
 800db52:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800db54:	4b99      	ldr	r3, [pc, #612]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800db56:	22ff      	movs	r2, #255	; 0xff
 800db58:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800db5a:	4b98      	ldr	r3, [pc, #608]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800db5c:	22ff      	movs	r2, #255	; 0xff
 800db5e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800db60:	4b96      	ldr	r3, [pc, #600]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800db62:	2200      	movs	r2, #0
 800db64:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 800db66:	4b96      	ldr	r3, [pc, #600]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800db68:	2200      	movs	r2, #0
 800db6a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 800db6c:	4b94      	ldr	r3, [pc, #592]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800db6e:	2200      	movs	r2, #0
 800db70:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800db72:	4b93      	ldr	r3, [pc, #588]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800db74:	2200      	movs	r2, #0
 800db76:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 800db78:	4b91      	ldr	r3, [pc, #580]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800db7a:	2200      	movs	r2, #0
 800db7c:	70da      	strb	r2, [r3, #3]

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800db7e:	2100      	movs	r1, #0
 800db80:	2000      	movs	r0, #0
 800db82:	f003 fdc7 	bl	8011714 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800db86:	4b8c      	ldr	r3, [pc, #560]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800db88:	781b      	ldrb	r3, [r3, #0]
 800db8a:	061a      	lsls	r2, r3, #24
 800db8c:	4b8a      	ldr	r3, [pc, #552]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800db8e:	785b      	ldrb	r3, [r3, #1]
 800db90:	041b      	lsls	r3, r3, #16
 800db92:	431a      	orrs	r2, r3
 800db94:	4b88      	ldr	r3, [pc, #544]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800db96:	789b      	ldrb	r3, [r3, #2]
 800db98:	021b      	lsls	r3, r3, #8
 800db9a:	4313      	orrs	r3, r2
 800db9c:	4a86      	ldr	r2, [pc, #536]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800db9e:	78d2      	ldrb	r2, [r2, #3]
 800dba0:	4313      	orrs	r3, r2
 800dba2:	061a      	lsls	r2, r3, #24
 800dba4:	4b84      	ldr	r3, [pc, #528]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800dba6:	781b      	ldrb	r3, [r3, #0]
 800dba8:	0619      	lsls	r1, r3, #24
 800dbaa:	4b83      	ldr	r3, [pc, #524]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800dbac:	785b      	ldrb	r3, [r3, #1]
 800dbae:	041b      	lsls	r3, r3, #16
 800dbb0:	4319      	orrs	r1, r3
 800dbb2:	4b81      	ldr	r3, [pc, #516]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800dbb4:	789b      	ldrb	r3, [r3, #2]
 800dbb6:	021b      	lsls	r3, r3, #8
 800dbb8:	430b      	orrs	r3, r1
 800dbba:	497f      	ldr	r1, [pc, #508]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800dbbc:	78c9      	ldrb	r1, [r1, #3]
 800dbbe:	430b      	orrs	r3, r1
 800dbc0:	021b      	lsls	r3, r3, #8
 800dbc2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dbc6:	431a      	orrs	r2, r3
 800dbc8:	4b7b      	ldr	r3, [pc, #492]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800dbca:	781b      	ldrb	r3, [r3, #0]
 800dbcc:	0619      	lsls	r1, r3, #24
 800dbce:	4b7a      	ldr	r3, [pc, #488]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800dbd0:	785b      	ldrb	r3, [r3, #1]
 800dbd2:	041b      	lsls	r3, r3, #16
 800dbd4:	4319      	orrs	r1, r3
 800dbd6:	4b78      	ldr	r3, [pc, #480]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800dbd8:	789b      	ldrb	r3, [r3, #2]
 800dbda:	021b      	lsls	r3, r3, #8
 800dbdc:	430b      	orrs	r3, r1
 800dbde:	4976      	ldr	r1, [pc, #472]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800dbe0:	78c9      	ldrb	r1, [r1, #3]
 800dbe2:	430b      	orrs	r3, r1
 800dbe4:	0a1b      	lsrs	r3, r3, #8
 800dbe6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dbea:	431a      	orrs	r2, r3
 800dbec:	4b72      	ldr	r3, [pc, #456]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800dbee:	781b      	ldrb	r3, [r3, #0]
 800dbf0:	0619      	lsls	r1, r3, #24
 800dbf2:	4b71      	ldr	r3, [pc, #452]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800dbf4:	785b      	ldrb	r3, [r3, #1]
 800dbf6:	041b      	lsls	r3, r3, #16
 800dbf8:	4319      	orrs	r1, r3
 800dbfa:	4b6f      	ldr	r3, [pc, #444]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800dbfc:	789b      	ldrb	r3, [r3, #2]
 800dbfe:	021b      	lsls	r3, r3, #8
 800dc00:	430b      	orrs	r3, r1
 800dc02:	496d      	ldr	r1, [pc, #436]	; (800ddb8 <MX_LWIP_Init+0x288>)
 800dc04:	78c9      	ldrb	r1, [r1, #3]
 800dc06:	430b      	orrs	r3, r1
 800dc08:	0e1b      	lsrs	r3, r3, #24
 800dc0a:	4313      	orrs	r3, r2
 800dc0c:	4a6d      	ldr	r2, [pc, #436]	; (800ddc4 <MX_LWIP_Init+0x294>)
 800dc0e:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800dc10:	4b6a      	ldr	r3, [pc, #424]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc12:	781b      	ldrb	r3, [r3, #0]
 800dc14:	061a      	lsls	r2, r3, #24
 800dc16:	4b69      	ldr	r3, [pc, #420]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc18:	785b      	ldrb	r3, [r3, #1]
 800dc1a:	041b      	lsls	r3, r3, #16
 800dc1c:	431a      	orrs	r2, r3
 800dc1e:	4b67      	ldr	r3, [pc, #412]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc20:	789b      	ldrb	r3, [r3, #2]
 800dc22:	021b      	lsls	r3, r3, #8
 800dc24:	4313      	orrs	r3, r2
 800dc26:	4a65      	ldr	r2, [pc, #404]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc28:	78d2      	ldrb	r2, [r2, #3]
 800dc2a:	4313      	orrs	r3, r2
 800dc2c:	061a      	lsls	r2, r3, #24
 800dc2e:	4b63      	ldr	r3, [pc, #396]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc30:	781b      	ldrb	r3, [r3, #0]
 800dc32:	0619      	lsls	r1, r3, #24
 800dc34:	4b61      	ldr	r3, [pc, #388]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc36:	785b      	ldrb	r3, [r3, #1]
 800dc38:	041b      	lsls	r3, r3, #16
 800dc3a:	4319      	orrs	r1, r3
 800dc3c:	4b5f      	ldr	r3, [pc, #380]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc3e:	789b      	ldrb	r3, [r3, #2]
 800dc40:	021b      	lsls	r3, r3, #8
 800dc42:	430b      	orrs	r3, r1
 800dc44:	495d      	ldr	r1, [pc, #372]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc46:	78c9      	ldrb	r1, [r1, #3]
 800dc48:	430b      	orrs	r3, r1
 800dc4a:	021b      	lsls	r3, r3, #8
 800dc4c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dc50:	431a      	orrs	r2, r3
 800dc52:	4b5a      	ldr	r3, [pc, #360]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc54:	781b      	ldrb	r3, [r3, #0]
 800dc56:	0619      	lsls	r1, r3, #24
 800dc58:	4b58      	ldr	r3, [pc, #352]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc5a:	785b      	ldrb	r3, [r3, #1]
 800dc5c:	041b      	lsls	r3, r3, #16
 800dc5e:	4319      	orrs	r1, r3
 800dc60:	4b56      	ldr	r3, [pc, #344]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc62:	789b      	ldrb	r3, [r3, #2]
 800dc64:	021b      	lsls	r3, r3, #8
 800dc66:	430b      	orrs	r3, r1
 800dc68:	4954      	ldr	r1, [pc, #336]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc6a:	78c9      	ldrb	r1, [r1, #3]
 800dc6c:	430b      	orrs	r3, r1
 800dc6e:	0a1b      	lsrs	r3, r3, #8
 800dc70:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dc74:	431a      	orrs	r2, r3
 800dc76:	4b51      	ldr	r3, [pc, #324]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc78:	781b      	ldrb	r3, [r3, #0]
 800dc7a:	0619      	lsls	r1, r3, #24
 800dc7c:	4b4f      	ldr	r3, [pc, #316]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc7e:	785b      	ldrb	r3, [r3, #1]
 800dc80:	041b      	lsls	r3, r3, #16
 800dc82:	4319      	orrs	r1, r3
 800dc84:	4b4d      	ldr	r3, [pc, #308]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc86:	789b      	ldrb	r3, [r3, #2]
 800dc88:	021b      	lsls	r3, r3, #8
 800dc8a:	430b      	orrs	r3, r1
 800dc8c:	494b      	ldr	r1, [pc, #300]	; (800ddbc <MX_LWIP_Init+0x28c>)
 800dc8e:	78c9      	ldrb	r1, [r1, #3]
 800dc90:	430b      	orrs	r3, r1
 800dc92:	0e1b      	lsrs	r3, r3, #24
 800dc94:	4313      	orrs	r3, r2
 800dc96:	4a4c      	ldr	r2, [pc, #304]	; (800ddc8 <MX_LWIP_Init+0x298>)
 800dc98:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800dc9a:	4b49      	ldr	r3, [pc, #292]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dc9c:	781b      	ldrb	r3, [r3, #0]
 800dc9e:	061a      	lsls	r2, r3, #24
 800dca0:	4b47      	ldr	r3, [pc, #284]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dca2:	785b      	ldrb	r3, [r3, #1]
 800dca4:	041b      	lsls	r3, r3, #16
 800dca6:	431a      	orrs	r2, r3
 800dca8:	4b45      	ldr	r3, [pc, #276]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dcaa:	789b      	ldrb	r3, [r3, #2]
 800dcac:	021b      	lsls	r3, r3, #8
 800dcae:	4313      	orrs	r3, r2
 800dcb0:	4a43      	ldr	r2, [pc, #268]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dcb2:	78d2      	ldrb	r2, [r2, #3]
 800dcb4:	4313      	orrs	r3, r2
 800dcb6:	061a      	lsls	r2, r3, #24
 800dcb8:	4b41      	ldr	r3, [pc, #260]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dcba:	781b      	ldrb	r3, [r3, #0]
 800dcbc:	0619      	lsls	r1, r3, #24
 800dcbe:	4b40      	ldr	r3, [pc, #256]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dcc0:	785b      	ldrb	r3, [r3, #1]
 800dcc2:	041b      	lsls	r3, r3, #16
 800dcc4:	4319      	orrs	r1, r3
 800dcc6:	4b3e      	ldr	r3, [pc, #248]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dcc8:	789b      	ldrb	r3, [r3, #2]
 800dcca:	021b      	lsls	r3, r3, #8
 800dccc:	430b      	orrs	r3, r1
 800dcce:	493c      	ldr	r1, [pc, #240]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dcd0:	78c9      	ldrb	r1, [r1, #3]
 800dcd2:	430b      	orrs	r3, r1
 800dcd4:	021b      	lsls	r3, r3, #8
 800dcd6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dcda:	431a      	orrs	r2, r3
 800dcdc:	4b38      	ldr	r3, [pc, #224]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dcde:	781b      	ldrb	r3, [r3, #0]
 800dce0:	0619      	lsls	r1, r3, #24
 800dce2:	4b37      	ldr	r3, [pc, #220]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dce4:	785b      	ldrb	r3, [r3, #1]
 800dce6:	041b      	lsls	r3, r3, #16
 800dce8:	4319      	orrs	r1, r3
 800dcea:	4b35      	ldr	r3, [pc, #212]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dcec:	789b      	ldrb	r3, [r3, #2]
 800dcee:	021b      	lsls	r3, r3, #8
 800dcf0:	430b      	orrs	r3, r1
 800dcf2:	4933      	ldr	r1, [pc, #204]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dcf4:	78c9      	ldrb	r1, [r1, #3]
 800dcf6:	430b      	orrs	r3, r1
 800dcf8:	0a1b      	lsrs	r3, r3, #8
 800dcfa:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800dcfe:	431a      	orrs	r2, r3
 800dd00:	4b2f      	ldr	r3, [pc, #188]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dd02:	781b      	ldrb	r3, [r3, #0]
 800dd04:	0619      	lsls	r1, r3, #24
 800dd06:	4b2e      	ldr	r3, [pc, #184]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dd08:	785b      	ldrb	r3, [r3, #1]
 800dd0a:	041b      	lsls	r3, r3, #16
 800dd0c:	4319      	orrs	r1, r3
 800dd0e:	4b2c      	ldr	r3, [pc, #176]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dd10:	789b      	ldrb	r3, [r3, #2]
 800dd12:	021b      	lsls	r3, r3, #8
 800dd14:	430b      	orrs	r3, r1
 800dd16:	492a      	ldr	r1, [pc, #168]	; (800ddc0 <MX_LWIP_Init+0x290>)
 800dd18:	78c9      	ldrb	r1, [r1, #3]
 800dd1a:	430b      	orrs	r3, r1
 800dd1c:	0e1b      	lsrs	r3, r3, #24
 800dd1e:	4313      	orrs	r3, r2
 800dd20:	4a2a      	ldr	r2, [pc, #168]	; (800ddcc <MX_LWIP_Init+0x29c>)
 800dd22:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800dd24:	4b2a      	ldr	r3, [pc, #168]	; (800ddd0 <MX_LWIP_Init+0x2a0>)
 800dd26:	9302      	str	r3, [sp, #8]
 800dd28:	4b2a      	ldr	r3, [pc, #168]	; (800ddd4 <MX_LWIP_Init+0x2a4>)
 800dd2a:	9301      	str	r3, [sp, #4]
 800dd2c:	2300      	movs	r3, #0
 800dd2e:	9300      	str	r3, [sp, #0]
 800dd30:	4b26      	ldr	r3, [pc, #152]	; (800ddcc <MX_LWIP_Init+0x29c>)
 800dd32:	4a25      	ldr	r2, [pc, #148]	; (800ddc8 <MX_LWIP_Init+0x298>)
 800dd34:	4923      	ldr	r1, [pc, #140]	; (800ddc4 <MX_LWIP_Init+0x294>)
 800dd36:	4828      	ldr	r0, [pc, #160]	; (800ddd8 <MX_LWIP_Init+0x2a8>)
 800dd38:	f005 f8c0 	bl	8012ebc <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800dd3c:	4826      	ldr	r0, [pc, #152]	; (800ddd8 <MX_LWIP_Init+0x2a8>)
 800dd3e:	f005 fa6f 	bl	8013220 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800dd42:	4b25      	ldr	r3, [pc, #148]	; (800ddd8 <MX_LWIP_Init+0x2a8>)
 800dd44:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800dd48:	089b      	lsrs	r3, r3, #2
 800dd4a:	f003 0301 	and.w	r3, r3, #1
 800dd4e:	b2db      	uxtb	r3, r3
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d003      	beq.n	800dd5c <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800dd54:	4820      	ldr	r0, [pc, #128]	; (800ddd8 <MX_LWIP_Init+0x2a8>)
 800dd56:	f005 fa73 	bl	8013240 <netif_set_up>
 800dd5a:	e002      	b.n	800dd62 <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800dd5c:	481e      	ldr	r0, [pc, #120]	; (800ddd8 <MX_LWIP_Init+0x2a8>)
 800dd5e:	f005 fadb 	bl	8013318 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800dd62:	491e      	ldr	r1, [pc, #120]	; (800dddc <MX_LWIP_Init+0x2ac>)
 800dd64:	481c      	ldr	r0, [pc, #112]	; (800ddd8 <MX_LWIP_Init+0x2a8>)
 800dd66:	f005 fb6d 	bl	8013444 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	623b      	str	r3, [r7, #32]
 800dd6e:	2300      	movs	r3, #0
 800dd70:	627b      	str	r3, [r7, #36]	; 0x24
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800dd72:	f107 0320 	add.w	r3, r7, #32
 800dd76:	2101      	movs	r1, #1
 800dd78:	4618      	mov	r0, r3
 800dd7a:	f000 fd8f 	bl	800e89c <osSemaphoreCreate>
 800dd7e:	4602      	mov	r2, r0
 800dd80:	4b17      	ldr	r3, [pc, #92]	; (800dde0 <MX_LWIP_Init+0x2b0>)
 800dd82:	601a      	str	r2, [r3, #0]

  link_arg.netif = &gnetif;
 800dd84:	4b17      	ldr	r3, [pc, #92]	; (800dde4 <MX_LWIP_Init+0x2b4>)
 800dd86:	4a14      	ldr	r2, [pc, #80]	; (800ddd8 <MX_LWIP_Init+0x2a8>)
 800dd88:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 800dd8a:	4b15      	ldr	r3, [pc, #84]	; (800dde0 <MX_LWIP_Init+0x2b0>)
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	4a15      	ldr	r2, [pc, #84]	; (800dde4 <MX_LWIP_Init+0x2b4>)
 800dd90:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 800dd92:	4b15      	ldr	r3, [pc, #84]	; (800dde8 <MX_LWIP_Init+0x2b8>)
 800dd94:	1d3c      	adds	r4, r7, #4
 800dd96:	461d      	mov	r5, r3
 800dd98:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dd9a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dd9c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800dda0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 800dda4:	1d3b      	adds	r3, r7, #4
 800dda6:	490f      	ldr	r1, [pc, #60]	; (800dde4 <MX_LWIP_Init+0x2b4>)
 800dda8:	4618      	mov	r0, r3
 800ddaa:	f000 fc7a 	bl	800e6a2 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800ddae:	bf00      	nop
 800ddb0:	3728      	adds	r7, #40	; 0x28
 800ddb2:	46bd      	mov	sp, r7
 800ddb4:	bdb0      	pop	{r4, r5, r7, pc}
 800ddb6:	bf00      	nop
 800ddb8:	20004bb0 	.word	0x20004bb0
 800ddbc:	20004bac 	.word	0x20004bac
 800ddc0:	20004b70 	.word	0x20004b70
 800ddc4:	20004ba8 	.word	0x20004ba8
 800ddc8:	20004bb4 	.word	0x20004bb4
 800ddcc:	20004bb8 	.word	0x20004bb8
 800ddd0:	08011651 	.word	0x08011651
 800ddd4:	0800e431 	.word	0x0800e431
 800ddd8:	20004b74 	.word	0x20004b74
 800dddc:	0800e515 	.word	0x0800e515
 800dde0:	2000033c 	.word	0x2000033c
 800dde4:	20004b68 	.word	0x20004b68
 800dde8:	0801df60 	.word	0x0801df60

0800ddec <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	b08e      	sub	sp, #56	; 0x38
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ddf4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ddf8:	2200      	movs	r2, #0
 800ddfa:	601a      	str	r2, [r3, #0]
 800ddfc:	605a      	str	r2, [r3, #4]
 800ddfe:	609a      	str	r2, [r3, #8]
 800de00:	60da      	str	r2, [r3, #12]
 800de02:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	4a52      	ldr	r2, [pc, #328]	; (800df54 <HAL_ETH_MspInit+0x168>)
 800de0a:	4293      	cmp	r3, r2
 800de0c:	f040 809e 	bne.w	800df4c <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800de10:	4b51      	ldr	r3, [pc, #324]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de14:	4a50      	ldr	r2, [pc, #320]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de16:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800de1a:	6313      	str	r3, [r2, #48]	; 0x30
 800de1c:	4b4e      	ldr	r3, [pc, #312]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800de24:	623b      	str	r3, [r7, #32]
 800de26:	6a3b      	ldr	r3, [r7, #32]
 800de28:	4b4b      	ldr	r3, [pc, #300]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de2c:	4a4a      	ldr	r2, [pc, #296]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de2e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800de32:	6313      	str	r3, [r2, #48]	; 0x30
 800de34:	4b48      	ldr	r3, [pc, #288]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de38:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800de3c:	61fb      	str	r3, [r7, #28]
 800de3e:	69fb      	ldr	r3, [r7, #28]
 800de40:	4b45      	ldr	r3, [pc, #276]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de44:	4a44      	ldr	r2, [pc, #272]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de46:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800de4a:	6313      	str	r3, [r2, #48]	; 0x30
 800de4c:	4b42      	ldr	r3, [pc, #264]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800de54:	61bb      	str	r3, [r7, #24]
 800de56:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800de58:	4b3f      	ldr	r3, [pc, #252]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de5c:	4a3e      	ldr	r2, [pc, #248]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de5e:	f043 0304 	orr.w	r3, r3, #4
 800de62:	6313      	str	r3, [r2, #48]	; 0x30
 800de64:	4b3c      	ldr	r3, [pc, #240]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de68:	f003 0304 	and.w	r3, r3, #4
 800de6c:	617b      	str	r3, [r7, #20]
 800de6e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800de70:	4b39      	ldr	r3, [pc, #228]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de74:	4a38      	ldr	r2, [pc, #224]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de76:	f043 0301 	orr.w	r3, r3, #1
 800de7a:	6313      	str	r3, [r2, #48]	; 0x30
 800de7c:	4b36      	ldr	r3, [pc, #216]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de80:	f003 0301 	and.w	r3, r3, #1
 800de84:	613b      	str	r3, [r7, #16]
 800de86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800de88:	4b33      	ldr	r3, [pc, #204]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de8c:	4a32      	ldr	r2, [pc, #200]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de8e:	f043 0302 	orr.w	r3, r3, #2
 800de92:	6313      	str	r3, [r2, #48]	; 0x30
 800de94:	4b30      	ldr	r3, [pc, #192]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800de96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800de98:	f003 0302 	and.w	r3, r3, #2
 800de9c:	60fb      	str	r3, [r7, #12]
 800de9e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800dea0:	4b2d      	ldr	r3, [pc, #180]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800dea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dea4:	4a2c      	ldr	r2, [pc, #176]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800dea6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800deaa:	6313      	str	r3, [r2, #48]	; 0x30
 800deac:	4b2a      	ldr	r3, [pc, #168]	; (800df58 <HAL_ETH_MspInit+0x16c>)
 800deae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800deb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800deb4:	60bb      	str	r3, [r7, #8]
 800deb6:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800deb8:	2332      	movs	r3, #50	; 0x32
 800deba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800debc:	2302      	movs	r3, #2
 800debe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dec0:	2300      	movs	r3, #0
 800dec2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dec4:	2303      	movs	r3, #3
 800dec6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800dec8:	230b      	movs	r3, #11
 800deca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800decc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800ded0:	4619      	mov	r1, r3
 800ded2:	4822      	ldr	r0, [pc, #136]	; (800df5c <HAL_ETH_MspInit+0x170>)
 800ded4:	f7fc fe88 	bl	800abe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800ded8:	2386      	movs	r3, #134	; 0x86
 800deda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dedc:	2302      	movs	r3, #2
 800dede:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dee0:	2300      	movs	r3, #0
 800dee2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dee4:	2303      	movs	r3, #3
 800dee6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800dee8:	230b      	movs	r3, #11
 800deea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800deec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800def0:	4619      	mov	r1, r3
 800def2:	481b      	ldr	r0, [pc, #108]	; (800df60 <HAL_ETH_MspInit+0x174>)
 800def4:	f7fc fe78 	bl	800abe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800def8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800defc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800defe:	2302      	movs	r3, #2
 800df00:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df02:	2300      	movs	r3, #0
 800df04:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800df06:	2303      	movs	r3, #3
 800df08:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800df0a:	230b      	movs	r3, #11
 800df0c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800df0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800df12:	4619      	mov	r1, r3
 800df14:	4813      	ldr	r0, [pc, #76]	; (800df64 <HAL_ETH_MspInit+0x178>)
 800df16:	f7fc fe67 	bl	800abe8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800df1a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800df1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800df20:	2302      	movs	r3, #2
 800df22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800df24:	2300      	movs	r3, #0
 800df26:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800df28:	2303      	movs	r3, #3
 800df2a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800df2c:	230b      	movs	r3, #11
 800df2e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800df30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800df34:	4619      	mov	r1, r3
 800df36:	480c      	ldr	r0, [pc, #48]	; (800df68 <HAL_ETH_MspInit+0x17c>)
 800df38:	f7fc fe56 	bl	800abe8 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800df3c:	2200      	movs	r2, #0
 800df3e:	2105      	movs	r1, #5
 800df40:	203d      	movs	r0, #61	; 0x3d
 800df42:	f7fb fc94 	bl	800986e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800df46:	203d      	movs	r0, #61	; 0x3d
 800df48:	f7fb fcad 	bl	80098a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800df4c:	bf00      	nop
 800df4e:	3738      	adds	r7, #56	; 0x38
 800df50:	46bd      	mov	sp, r7
 800df52:	bd80      	pop	{r7, pc}
 800df54:	40028000 	.word	0x40028000
 800df58:	40023800 	.word	0x40023800
 800df5c:	40020800 	.word	0x40020800
 800df60:	40020000 	.word	0x40020000
 800df64:	40020400 	.word	0x40020400
 800df68:	40021800 	.word	0x40021800

0800df6c <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800df6c:	b580      	push	{r7, lr}
 800df6e:	b082      	sub	sp, #8
 800df70:	af00      	add	r7, sp, #0
 800df72:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 800df74:	4b04      	ldr	r3, [pc, #16]	; (800df88 <HAL_ETH_RxCpltCallback+0x1c>)
 800df76:	681b      	ldr	r3, [r3, #0]
 800df78:	4618      	mov	r0, r3
 800df7a:	f000 fd11 	bl	800e9a0 <osSemaphoreRelease>
}
 800df7e:	bf00      	nop
 800df80:	3708      	adds	r7, #8
 800df82:	46bd      	mov	sp, r7
 800df84:	bd80      	pop	{r7, pc}
 800df86:	bf00      	nop
 800df88:	20000340 	.word	0x20000340

0800df8c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800df8c:	b5b0      	push	{r4, r5, r7, lr}
 800df8e:	b090      	sub	sp, #64	; 0x40
 800df90:	af00      	add	r7, sp, #0
 800df92:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800df94:	2300      	movs	r3, #0
 800df96:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800df98:	4b5c      	ldr	r3, [pc, #368]	; (800e10c <low_level_init+0x180>)
 800df9a:	4a5d      	ldr	r2, [pc, #372]	; (800e110 <low_level_init+0x184>)
 800df9c:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800df9e:	4b5b      	ldr	r3, [pc, #364]	; (800e10c <low_level_init+0x180>)
 800dfa0:	2201      	movs	r2, #1
 800dfa2:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800dfa4:	4b59      	ldr	r3, [pc, #356]	; (800e10c <low_level_init+0x180>)
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800dfaa:	2300      	movs	r3, #0
 800dfac:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 800dfb0:	2380      	movs	r3, #128	; 0x80
 800dfb2:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 800dfb6:	23e1      	movs	r3, #225	; 0xe1
 800dfb8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 800dfbc:	2300      	movs	r3, #0
 800dfbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 800dfc2:	2300      	movs	r3, #0
 800dfc4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 800dfc8:	2300      	movs	r3, #0
 800dfca:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 800dfce:	4a4f      	ldr	r2, [pc, #316]	; (800e10c <low_level_init+0x180>)
 800dfd0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800dfd4:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 800dfd6:	4b4d      	ldr	r3, [pc, #308]	; (800e10c <low_level_init+0x180>)
 800dfd8:	2201      	movs	r2, #1
 800dfda:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800dfdc:	4b4b      	ldr	r3, [pc, #300]	; (800e10c <low_level_init+0x180>)
 800dfde:	2200      	movs	r2, #0
 800dfe0:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800dfe2:	4b4a      	ldr	r3, [pc, #296]	; (800e10c <low_level_init+0x180>)
 800dfe4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800dfe8:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800dfea:	4848      	ldr	r0, [pc, #288]	; (800e10c <low_level_init+0x180>)
 800dfec:	f7fb fc76 	bl	80098dc <HAL_ETH_Init>
 800dff0:	4603      	mov	r3, r0
 800dff2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 800dff6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d108      	bne.n	800e010 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800e004:	f043 0304 	orr.w	r3, r3, #4
 800e008:	b2da      	uxtb	r2, r3
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800e010:	2304      	movs	r3, #4
 800e012:	4a40      	ldr	r2, [pc, #256]	; (800e114 <low_level_init+0x188>)
 800e014:	4940      	ldr	r1, [pc, #256]	; (800e118 <low_level_init+0x18c>)
 800e016:	483d      	ldr	r0, [pc, #244]	; (800e10c <low_level_init+0x180>)
 800e018:	f7fb fdfc 	bl	8009c14 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800e01c:	2304      	movs	r3, #4
 800e01e:	4a3f      	ldr	r2, [pc, #252]	; (800e11c <low_level_init+0x190>)
 800e020:	493f      	ldr	r1, [pc, #252]	; (800e120 <low_level_init+0x194>)
 800e022:	483a      	ldr	r0, [pc, #232]	; (800e10c <low_level_init+0x180>)
 800e024:	f7fb fe5f 	bl	8009ce6 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	2206      	movs	r2, #6
 800e02c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800e030:	4b36      	ldr	r3, [pc, #216]	; (800e10c <low_level_init+0x180>)
 800e032:	695b      	ldr	r3, [r3, #20]
 800e034:	781a      	ldrb	r2, [r3, #0]
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800e03c:	4b33      	ldr	r3, [pc, #204]	; (800e10c <low_level_init+0x180>)
 800e03e:	695b      	ldr	r3, [r3, #20]
 800e040:	785a      	ldrb	r2, [r3, #1]
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800e048:	4b30      	ldr	r3, [pc, #192]	; (800e10c <low_level_init+0x180>)
 800e04a:	695b      	ldr	r3, [r3, #20]
 800e04c:	789a      	ldrb	r2, [r3, #2]
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800e054:	4b2d      	ldr	r3, [pc, #180]	; (800e10c <low_level_init+0x180>)
 800e056:	695b      	ldr	r3, [r3, #20]
 800e058:	78da      	ldrb	r2, [r3, #3]
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800e060:	4b2a      	ldr	r3, [pc, #168]	; (800e10c <low_level_init+0x180>)
 800e062:	695b      	ldr	r3, [r3, #20]
 800e064:	791a      	ldrb	r2, [r3, #4]
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800e06c:	4b27      	ldr	r3, [pc, #156]	; (800e10c <low_level_init+0x180>)
 800e06e:	695b      	ldr	r3, [r3, #20]
 800e070:	795a      	ldrb	r2, [r3, #5]
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800e07e:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800e080:	687b      	ldr	r3, [r7, #4]
 800e082:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800e086:	f043 030a 	orr.w	r3, r3, #10
 800e08a:	b2da      	uxtb	r2, r3
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 800e092:	2300      	movs	r3, #0
 800e094:	62bb      	str	r3, [r7, #40]	; 0x28
 800e096:	2300      	movs	r3, #0
 800e098:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800e09a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e09e:	2101      	movs	r1, #1
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	f000 fbfb 	bl	800e89c <osSemaphoreCreate>
 800e0a6:	4602      	mov	r2, r0
 800e0a8:	4b1e      	ldr	r3, [pc, #120]	; (800e124 <low_level_init+0x198>)
 800e0aa:	601a      	str	r2, [r3, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800e0ac:	4b1e      	ldr	r3, [pc, #120]	; (800e128 <low_level_init+0x19c>)
 800e0ae:	f107 040c 	add.w	r4, r7, #12
 800e0b2:	461d      	mov	r5, r3
 800e0b4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e0b6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e0b8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800e0bc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800e0c0:	f107 030c 	add.w	r3, r7, #12
 800e0c4:	6879      	ldr	r1, [r7, #4]
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	f000 faeb 	bl	800e6a2 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800e0cc:	480f      	ldr	r0, [pc, #60]	; (800e10c <low_level_init+0x180>)
 800e0ce:	f7fc f932 	bl	800a336 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */
    
/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800e0d2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800e0d6:	461a      	mov	r2, r3
 800e0d8:	211d      	movs	r1, #29
 800e0da:	480c      	ldr	r0, [pc, #48]	; (800e10c <low_level_init+0x180>)
 800e0dc:	f7fc f85d 	bl	800a19a <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800e0e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0e2:	f043 030b 	orr.w	r3, r3, #11
 800e0e6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800e0e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0ea:	461a      	mov	r2, r3
 800e0ec:	211d      	movs	r1, #29
 800e0ee:	4807      	ldr	r0, [pc, #28]	; (800e10c <low_level_init+0x180>)
 800e0f0:	f7fc f8bb 	bl	800a26a <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800e0f4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800e0f8:	461a      	mov	r2, r3
 800e0fa:	211d      	movs	r1, #29
 800e0fc:	4803      	ldr	r0, [pc, #12]	; (800e10c <low_level_init+0x180>)
 800e0fe:	f7fc f84c 	bl	800a19a <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */
    
/* USER CODE END LOW_LEVEL_INIT */
}
 800e102:	bf00      	nop
 800e104:	3740      	adds	r7, #64	; 0x40
 800e106:	46bd      	mov	sp, r7
 800e108:	bdb0      	pop	{r4, r5, r7, pc}
 800e10a:	bf00      	nop
 800e10c:	2000648c 	.word	0x2000648c
 800e110:	40028000 	.word	0x40028000
 800e114:	200064d4 	.word	0x200064d4
 800e118:	20004bbc 	.word	0x20004bbc
 800e11c:	20004c3c 	.word	0x20004c3c
 800e120:	2000640c 	.word	0x2000640c
 800e124:	20000340 	.word	0x20000340
 800e128:	0801df84 	.word	0x0801df84

0800e12c <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800e12c:	b580      	push	{r7, lr}
 800e12e:	b08a      	sub	sp, #40	; 0x28
 800e130:	af00      	add	r7, sp, #0
 800e132:	6078      	str	r0, [r7, #4]
 800e134:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800e136:	4b4b      	ldr	r3, [pc, #300]	; (800e264 <low_level_output+0x138>)
 800e138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e13a:	689b      	ldr	r3, [r3, #8]
 800e13c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800e13e:	2300      	movs	r3, #0
 800e140:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800e142:	2300      	movs	r3, #0
 800e144:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800e146:	2300      	movs	r3, #0
 800e148:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800e14a:	2300      	movs	r3, #0
 800e14c:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800e14e:	4b45      	ldr	r3, [pc, #276]	; (800e264 <low_level_output+0x138>)
 800e150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e152:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800e154:	2300      	movs	r3, #0
 800e156:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800e158:	683b      	ldr	r3, [r7, #0]
 800e15a:	623b      	str	r3, [r7, #32]
 800e15c:	e05a      	b.n	800e214 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800e15e:	69bb      	ldr	r3, [r7, #24]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	2b00      	cmp	r3, #0
 800e164:	da03      	bge.n	800e16e <low_level_output+0x42>
      {
        errval = ERR_USE;
 800e166:	23f8      	movs	r3, #248	; 0xf8
 800e168:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800e16c:	e05c      	b.n	800e228 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800e16e:	6a3b      	ldr	r3, [r7, #32]
 800e170:	895b      	ldrh	r3, [r3, #10]
 800e172:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800e174:	2300      	movs	r3, #0
 800e176:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800e178:	e02f      	b.n	800e1da <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800e17a:	69fa      	ldr	r2, [r7, #28]
 800e17c:	693b      	ldr	r3, [r7, #16]
 800e17e:	18d0      	adds	r0, r2, r3
 800e180:	6a3b      	ldr	r3, [r7, #32]
 800e182:	685a      	ldr	r2, [r3, #4]
 800e184:	68bb      	ldr	r3, [r7, #8]
 800e186:	18d1      	adds	r1, r2, r3
 800e188:	693a      	ldr	r2, [r7, #16]
 800e18a:	f240 53f4 	movw	r3, #1524	; 0x5f4
 800e18e:	1a9b      	subs	r3, r3, r2
 800e190:	461a      	mov	r2, r3
 800e192:	f00e ff44 	bl	801d01e <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800e196:	69bb      	ldr	r3, [r7, #24]
 800e198:	68db      	ldr	r3, [r3, #12]
 800e19a:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800e19c:	69bb      	ldr	r3, [r7, #24]
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	da03      	bge.n	800e1ac <low_level_output+0x80>
        {
          errval = ERR_USE;
 800e1a4:	23f8      	movs	r3, #248	; 0xf8
 800e1a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800e1aa:	e03d      	b.n	800e228 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800e1ac:	69bb      	ldr	r3, [r7, #24]
 800e1ae:	689b      	ldr	r3, [r3, #8]
 800e1b0:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800e1b2:	693a      	ldr	r2, [r7, #16]
 800e1b4:	68fb      	ldr	r3, [r7, #12]
 800e1b6:	4413      	add	r3, r2
 800e1b8:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800e1bc:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800e1be:	68ba      	ldr	r2, [r7, #8]
 800e1c0:	693b      	ldr	r3, [r7, #16]
 800e1c2:	1ad3      	subs	r3, r2, r3
 800e1c4:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800e1c8:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800e1ca:	697a      	ldr	r2, [r7, #20]
 800e1cc:	693b      	ldr	r3, [r7, #16]
 800e1ce:	1ad3      	subs	r3, r2, r3
 800e1d0:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800e1d4:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800e1d6:	2300      	movs	r3, #0
 800e1d8:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800e1da:	68fa      	ldr	r2, [r7, #12]
 800e1dc:	693b      	ldr	r3, [r7, #16]
 800e1de:	4413      	add	r3, r2
 800e1e0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800e1e4:	4293      	cmp	r3, r2
 800e1e6:	d8c8      	bhi.n	800e17a <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800e1e8:	69fa      	ldr	r2, [r7, #28]
 800e1ea:	693b      	ldr	r3, [r7, #16]
 800e1ec:	18d0      	adds	r0, r2, r3
 800e1ee:	6a3b      	ldr	r3, [r7, #32]
 800e1f0:	685a      	ldr	r2, [r3, #4]
 800e1f2:	68bb      	ldr	r3, [r7, #8]
 800e1f4:	4413      	add	r3, r2
 800e1f6:	68fa      	ldr	r2, [r7, #12]
 800e1f8:	4619      	mov	r1, r3
 800e1fa:	f00e ff10 	bl	801d01e <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800e1fe:	693a      	ldr	r2, [r7, #16]
 800e200:	68fb      	ldr	r3, [r7, #12]
 800e202:	4413      	add	r3, r2
 800e204:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800e206:	697a      	ldr	r2, [r7, #20]
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	4413      	add	r3, r2
 800e20c:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800e20e:	6a3b      	ldr	r3, [r7, #32]
 800e210:	681b      	ldr	r3, [r3, #0]
 800e212:	623b      	str	r3, [r7, #32]
 800e214:	6a3b      	ldr	r3, [r7, #32]
 800e216:	2b00      	cmp	r3, #0
 800e218:	d1a1      	bne.n	800e15e <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800e21a:	6979      	ldr	r1, [r7, #20]
 800e21c:	4811      	ldr	r0, [pc, #68]	; (800e264 <low_level_output+0x138>)
 800e21e:	f7fb fdcf 	bl	8009dc0 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800e222:	2300      	movs	r3, #0
 800e224:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800e228:	4b0e      	ldr	r3, [pc, #56]	; (800e264 <low_level_output+0x138>)
 800e22a:	681a      	ldr	r2, [r3, #0]
 800e22c:	f241 0314 	movw	r3, #4116	; 0x1014
 800e230:	4413      	add	r3, r2
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	f003 0320 	and.w	r3, r3, #32
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d00d      	beq.n	800e258 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800e23c:	4b09      	ldr	r3, [pc, #36]	; (800e264 <low_level_output+0x138>)
 800e23e:	681a      	ldr	r2, [r3, #0]
 800e240:	f241 0314 	movw	r3, #4116	; 0x1014
 800e244:	4413      	add	r3, r2
 800e246:	2220      	movs	r2, #32
 800e248:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800e24a:	4b06      	ldr	r3, [pc, #24]	; (800e264 <low_level_output+0x138>)
 800e24c:	681a      	ldr	r2, [r3, #0]
 800e24e:	f241 0304 	movw	r3, #4100	; 0x1004
 800e252:	4413      	add	r3, r2
 800e254:	2200      	movs	r2, #0
 800e256:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800e258:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800e25c:	4618      	mov	r0, r3
 800e25e:	3728      	adds	r7, #40	; 0x28
 800e260:	46bd      	mov	sp, r7
 800e262:	bd80      	pop	{r7, pc}
 800e264:	2000648c 	.word	0x2000648c

0800e268 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800e268:	b580      	push	{r7, lr}
 800e26a:	b08c      	sub	sp, #48	; 0x30
 800e26c:	af00      	add	r7, sp, #0
 800e26e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800e270:	2300      	movs	r3, #0
 800e272:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800e274:	2300      	movs	r3, #0
 800e276:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800e278:	2300      	movs	r3, #0
 800e27a:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800e27c:	2300      	movs	r3, #0
 800e27e:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800e280:	2300      	movs	r3, #0
 800e282:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800e284:	2300      	movs	r3, #0
 800e286:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800e288:	2300      	movs	r3, #0
 800e28a:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 800e28c:	484f      	ldr	r0, [pc, #316]	; (800e3cc <low_level_input+0x164>)
 800e28e:	f7fb fe81 	bl	8009f94 <HAL_ETH_GetReceivedFrame_IT>
 800e292:	4603      	mov	r3, r0
 800e294:	2b00      	cmp	r3, #0
 800e296:	d001      	beq.n	800e29c <low_level_input+0x34>

    return NULL;
 800e298:	2300      	movs	r3, #0
 800e29a:	e092      	b.n	800e3c2 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800e29c:	4b4b      	ldr	r3, [pc, #300]	; (800e3cc <low_level_input+0x164>)
 800e29e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e2a0:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800e2a2:	4b4a      	ldr	r3, [pc, #296]	; (800e3cc <low_level_input+0x164>)
 800e2a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e2a6:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800e2a8:	89fb      	ldrh	r3, [r7, #14]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d007      	beq.n	800e2be <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800e2ae:	89fb      	ldrh	r3, [r7, #14]
 800e2b0:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800e2b4:	4619      	mov	r1, r3
 800e2b6:	2000      	movs	r0, #0
 800e2b8:	f005 f98e 	bl	80135d8 <pbuf_alloc>
 800e2bc:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800e2be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d04b      	beq.n	800e35c <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800e2c4:	4b41      	ldr	r3, [pc, #260]	; (800e3cc <low_level_input+0x164>)
 800e2c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e2c8:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800e2ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e2d0:	62bb      	str	r3, [r7, #40]	; 0x28
 800e2d2:	e040      	b.n	800e356 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800e2d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2d6:	895b      	ldrh	r3, [r3, #10]
 800e2d8:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800e2da:	2300      	movs	r3, #0
 800e2dc:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800e2de:	e021      	b.n	800e324 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800e2e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e2e2:	685a      	ldr	r2, [r3, #4]
 800e2e4:	69bb      	ldr	r3, [r7, #24]
 800e2e6:	18d0      	adds	r0, r2, r3
 800e2e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e2ea:	69fb      	ldr	r3, [r7, #28]
 800e2ec:	18d1      	adds	r1, r2, r3
 800e2ee:	69fa      	ldr	r2, [r7, #28]
 800e2f0:	f240 53f4 	movw	r3, #1524	; 0x5f4
 800e2f4:	1a9b      	subs	r3, r3, r2
 800e2f6:	461a      	mov	r2, r3
 800e2f8:	f00e fe91 	bl	801d01e <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800e2fc:	6a3b      	ldr	r3, [r7, #32]
 800e2fe:	68db      	ldr	r3, [r3, #12]
 800e300:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800e302:	6a3b      	ldr	r3, [r7, #32]
 800e304:	689b      	ldr	r3, [r3, #8]
 800e306:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800e308:	69fa      	ldr	r2, [r7, #28]
 800e30a:	697b      	ldr	r3, [r7, #20]
 800e30c:	4413      	add	r3, r2
 800e30e:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800e312:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800e314:	69ba      	ldr	r2, [r7, #24]
 800e316:	69fb      	ldr	r3, [r7, #28]
 800e318:	1ad3      	subs	r3, r2, r3
 800e31a:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800e31e:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800e320:	2300      	movs	r3, #0
 800e322:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800e324:	697a      	ldr	r2, [r7, #20]
 800e326:	69fb      	ldr	r3, [r7, #28]
 800e328:	4413      	add	r3, r2
 800e32a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800e32e:	4293      	cmp	r3, r2
 800e330:	d8d6      	bhi.n	800e2e0 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800e332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e334:	685a      	ldr	r2, [r3, #4]
 800e336:	69bb      	ldr	r3, [r7, #24]
 800e338:	18d0      	adds	r0, r2, r3
 800e33a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e33c:	69fb      	ldr	r3, [r7, #28]
 800e33e:	4413      	add	r3, r2
 800e340:	697a      	ldr	r2, [r7, #20]
 800e342:	4619      	mov	r1, r3
 800e344:	f00e fe6b 	bl	801d01e <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800e348:	69fa      	ldr	r2, [r7, #28]
 800e34a:	697b      	ldr	r3, [r7, #20]
 800e34c:	4413      	add	r3, r2
 800e34e:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800e350:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	62bb      	str	r3, [r7, #40]	; 0x28
 800e356:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e358:	2b00      	cmp	r3, #0
 800e35a:	d1bb      	bne.n	800e2d4 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800e35c:	4b1b      	ldr	r3, [pc, #108]	; (800e3cc <low_level_input+0x164>)
 800e35e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e360:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800e362:	2300      	movs	r3, #0
 800e364:	613b      	str	r3, [r7, #16]
 800e366:	e00b      	b.n	800e380 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800e368:	6a3b      	ldr	r3, [r7, #32]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800e370:	6a3b      	ldr	r3, [r7, #32]
 800e372:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800e374:	6a3b      	ldr	r3, [r7, #32]
 800e376:	68db      	ldr	r3, [r3, #12]
 800e378:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800e37a:	693b      	ldr	r3, [r7, #16]
 800e37c:	3301      	adds	r3, #1
 800e37e:	613b      	str	r3, [r7, #16]
 800e380:	4b12      	ldr	r3, [pc, #72]	; (800e3cc <low_level_input+0x164>)
 800e382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e384:	693a      	ldr	r2, [r7, #16]
 800e386:	429a      	cmp	r2, r3
 800e388:	d3ee      	bcc.n	800e368 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800e38a:	4b10      	ldr	r3, [pc, #64]	; (800e3cc <low_level_input+0x164>)
 800e38c:	2200      	movs	r2, #0
 800e38e:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800e390:	4b0e      	ldr	r3, [pc, #56]	; (800e3cc <low_level_input+0x164>)
 800e392:	681a      	ldr	r2, [r3, #0]
 800e394:	f241 0314 	movw	r3, #4116	; 0x1014
 800e398:	4413      	add	r3, r2
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d00d      	beq.n	800e3c0 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800e3a4:	4b09      	ldr	r3, [pc, #36]	; (800e3cc <low_level_input+0x164>)
 800e3a6:	681a      	ldr	r2, [r3, #0]
 800e3a8:	f241 0314 	movw	r3, #4116	; 0x1014
 800e3ac:	4413      	add	r3, r2
 800e3ae:	2280      	movs	r2, #128	; 0x80
 800e3b0:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800e3b2:	4b06      	ldr	r3, [pc, #24]	; (800e3cc <low_level_input+0x164>)
 800e3b4:	681a      	ldr	r2, [r3, #0]
 800e3b6:	f241 0308 	movw	r3, #4104	; 0x1008
 800e3ba:	4413      	add	r3, r2
 800e3bc:	2200      	movs	r2, #0
 800e3be:	601a      	str	r2, [r3, #0]
  }
  return p;
 800e3c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	3730      	adds	r7, #48	; 0x30
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	bd80      	pop	{r7, pc}
 800e3ca:	bf00      	nop
 800e3cc:	2000648c 	.word	0x2000648c

0800e3d0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800e3d0:	b580      	push	{r7, lr}
 800e3d2:	b084      	sub	sp, #16
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800e3dc:	4b12      	ldr	r3, [pc, #72]	; (800e428 <ethernetif_input+0x58>)
 800e3de:	681b      	ldr	r3, [r3, #0]
 800e3e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800e3e4:	4618      	mov	r0, r3
 800e3e6:	f000 fa8d 	bl	800e904 <osSemaphoreWait>
 800e3ea:	4603      	mov	r3, r0
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d1f5      	bne.n	800e3dc <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800e3f0:	480e      	ldr	r0, [pc, #56]	; (800e42c <ethernetif_input+0x5c>)
 800e3f2:	f00e fd81 	bl	801cef8 <sys_mutex_lock>
        p = low_level_input( netif );
 800e3f6:	68f8      	ldr	r0, [r7, #12]
 800e3f8:	f7ff ff36 	bl	800e268 <low_level_input>
 800e3fc:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 800e3fe:	68bb      	ldr	r3, [r7, #8]
 800e400:	2b00      	cmp	r3, #0
 800e402:	d00a      	beq.n	800e41a <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 800e404:	68fb      	ldr	r3, [r7, #12]
 800e406:	691b      	ldr	r3, [r3, #16]
 800e408:	68f9      	ldr	r1, [r7, #12]
 800e40a:	68b8      	ldr	r0, [r7, #8]
 800e40c:	4798      	blx	r3
 800e40e:	4603      	mov	r3, r0
 800e410:	2b00      	cmp	r3, #0
 800e412:	d002      	beq.n	800e41a <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 800e414:	68b8      	ldr	r0, [r7, #8]
 800e416:	f005 fbbf 	bl	8013b98 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 800e41a:	4804      	ldr	r0, [pc, #16]	; (800e42c <ethernetif_input+0x5c>)
 800e41c:	f00e fd7b 	bl	801cf16 <sys_mutex_unlock>
      } while(p!=NULL);
 800e420:	68bb      	ldr	r3, [r7, #8]
 800e422:	2b00      	cmp	r3, #0
 800e424:	d1e4      	bne.n	800e3f0 <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800e426:	e7d9      	b.n	800e3dc <ethernetif_input+0xc>
 800e428:	20000340 	.word	0x20000340
 800e42c:	20007ca4 	.word	0x20007ca4

0800e430 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800e430:	b580      	push	{r7, lr}
 800e432:	b082      	sub	sp, #8
 800e434:	af00      	add	r7, sp, #0
 800e436:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	2b00      	cmp	r3, #0
 800e43c:	d106      	bne.n	800e44c <ethernetif_init+0x1c>
 800e43e:	4b0e      	ldr	r3, [pc, #56]	; (800e478 <ethernetif_init+0x48>)
 800e440:	f240 2233 	movw	r2, #563	; 0x233
 800e444:	490d      	ldr	r1, [pc, #52]	; (800e47c <ethernetif_init+0x4c>)
 800e446:	480e      	ldr	r0, [pc, #56]	; (800e480 <ethernetif_init+0x50>)
 800e448:	f00e fdfc 	bl	801d044 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	2273      	movs	r2, #115	; 0x73
 800e450:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	2274      	movs	r2, #116	; 0x74
 800e458:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	4a09      	ldr	r2, [pc, #36]	; (800e484 <ethernetif_init+0x54>)
 800e460:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	4a08      	ldr	r2, [pc, #32]	; (800e488 <ethernetif_init+0x58>)
 800e466:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800e468:	6878      	ldr	r0, [r7, #4]
 800e46a:	f7ff fd8f 	bl	800df8c <low_level_init>

  return ERR_OK;
 800e46e:	2300      	movs	r3, #0
}
 800e470:	4618      	mov	r0, r3
 800e472:	3708      	adds	r7, #8
 800e474:	46bd      	mov	sp, r7
 800e476:	bd80      	pop	{r7, pc}
 800e478:	0801dfa0 	.word	0x0801dfa0
 800e47c:	0801dfbc 	.word	0x0801dfbc
 800e480:	0801dfcc 	.word	0x0801dfcc
 800e484:	0801b0b1 	.word	0x0801b0b1
 800e488:	0800e12d 	.word	0x0800e12d

0800e48c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800e48c:	b580      	push	{r7, lr}
 800e48e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800e490:	f7fb f8e4 	bl	800965c <HAL_GetTick>
 800e494:	4603      	mov	r3, r0
}
 800e496:	4618      	mov	r0, r3
 800e498:	bd80      	pop	{r7, pc}
	...

0800e49c <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 800e49c:	b580      	push	{r7, lr}
 800e49e:	b084      	sub	sp, #16
 800e4a0:	af00      	add	r7, sp, #0
 800e4a2:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800e4a4:	2300      	movs	r3, #0
 800e4a6:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800e4ac:	f107 0308 	add.w	r3, r7, #8
 800e4b0:	461a      	mov	r2, r3
 800e4b2:	2101      	movs	r1, #1
 800e4b4:	4816      	ldr	r0, [pc, #88]	; (800e510 <ethernetif_set_link+0x74>)
 800e4b6:	f7fb fe70 	bl	800a19a <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 800e4ba:	68bb      	ldr	r3, [r7, #8]
 800e4bc:	f003 0304 	and.w	r3, r3, #4
 800e4c0:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	681b      	ldr	r3, [r3, #0]
 800e4c6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800e4ca:	f003 0304 	and.w	r3, r3, #4
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d108      	bne.n	800e4e4 <ethernetif_set_link+0x48>
 800e4d2:	68bb      	ldr	r3, [r7, #8]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d005      	beq.n	800e4e4 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	681b      	ldr	r3, [r3, #0]
 800e4dc:	4618      	mov	r0, r3
 800e4de:	f004 ff4d 	bl	801337c <netif_set_link_up>
 800e4e2:	e011      	b.n	800e508 <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	681b      	ldr	r3, [r3, #0]
 800e4e8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800e4ec:	089b      	lsrs	r3, r3, #2
 800e4ee:	f003 0301 	and.w	r3, r3, #1
 800e4f2:	b2db      	uxtb	r3, r3
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d007      	beq.n	800e508 <ethernetif_set_link+0x6c>
 800e4f8:	68bb      	ldr	r3, [r7, #8]
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d104      	bne.n	800e508 <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	4618      	mov	r0, r3
 800e504:	f004 ff6e 	bl	80133e4 <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 800e508:	20c8      	movs	r0, #200	; 0xc8
 800e50a:	f000 f916 	bl	800e73a <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800e50e:	e7cd      	b.n	800e4ac <ethernetif_set_link+0x10>
 800e510:	2000648c 	.word	0x2000648c

0800e514 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800e514:	b580      	push	{r7, lr}
 800e516:	b084      	sub	sp, #16
 800e518:	af00      	add	r7, sp, #0
 800e51a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800e51c:	2300      	movs	r3, #0
 800e51e:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800e520:	2300      	movs	r3, #0
 800e522:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800e524:	687b      	ldr	r3, [r7, #4]
 800e526:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800e52a:	089b      	lsrs	r3, r3, #2
 800e52c:	f003 0301 	and.w	r3, r3, #1
 800e530:	b2db      	uxtb	r3, r3
 800e532:	2b00      	cmp	r3, #0
 800e534:	d05d      	beq.n	800e5f2 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800e536:	4b34      	ldr	r3, [pc, #208]	; (800e608 <ethernetif_update_config+0xf4>)
 800e538:	685b      	ldr	r3, [r3, #4]
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d03f      	beq.n	800e5be <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800e53e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e542:	2100      	movs	r1, #0
 800e544:	4830      	ldr	r0, [pc, #192]	; (800e608 <ethernetif_update_config+0xf4>)
 800e546:	f7fb fe90 	bl	800a26a <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800e54a:	f7fb f887 	bl	800965c <HAL_GetTick>
 800e54e:	4603      	mov	r3, r0
 800e550:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800e552:	f107 0308 	add.w	r3, r7, #8
 800e556:	461a      	mov	r2, r3
 800e558:	2101      	movs	r1, #1
 800e55a:	482b      	ldr	r0, [pc, #172]	; (800e608 <ethernetif_update_config+0xf4>)
 800e55c:	f7fb fe1d 	bl	800a19a <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800e560:	f7fb f87c 	bl	800965c <HAL_GetTick>
 800e564:	4602      	mov	r2, r0
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	1ad3      	subs	r3, r2, r3
 800e56a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e56e:	d828      	bhi.n	800e5c2 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800e570:	68bb      	ldr	r3, [r7, #8]
 800e572:	f003 0320 	and.w	r3, r3, #32
 800e576:	2b00      	cmp	r3, #0
 800e578:	d0eb      	beq.n	800e552 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800e57a:	f107 0308 	add.w	r3, r7, #8
 800e57e:	461a      	mov	r2, r3
 800e580:	211f      	movs	r1, #31
 800e582:	4821      	ldr	r0, [pc, #132]	; (800e608 <ethernetif_update_config+0xf4>)
 800e584:	f7fb fe09 	bl	800a19a <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800e588:	68bb      	ldr	r3, [r7, #8]
 800e58a:	f003 0310 	and.w	r3, r3, #16
 800e58e:	2b00      	cmp	r3, #0
 800e590:	d004      	beq.n	800e59c <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800e592:	4b1d      	ldr	r3, [pc, #116]	; (800e608 <ethernetif_update_config+0xf4>)
 800e594:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e598:	60da      	str	r2, [r3, #12]
 800e59a:	e002      	b.n	800e5a2 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800e59c:	4b1a      	ldr	r3, [pc, #104]	; (800e608 <ethernetif_update_config+0xf4>)
 800e59e:	2200      	movs	r2, #0
 800e5a0:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800e5a2:	68bb      	ldr	r3, [r7, #8]
 800e5a4:	f003 0304 	and.w	r3, r3, #4
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d003      	beq.n	800e5b4 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800e5ac:	4b16      	ldr	r3, [pc, #88]	; (800e608 <ethernetif_update_config+0xf4>)
 800e5ae:	2200      	movs	r2, #0
 800e5b0:	609a      	str	r2, [r3, #8]
 800e5b2:	e016      	b.n	800e5e2 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800e5b4:	4b14      	ldr	r3, [pc, #80]	; (800e608 <ethernetif_update_config+0xf4>)
 800e5b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800e5ba:	609a      	str	r2, [r3, #8]
 800e5bc:	e011      	b.n	800e5e2 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800e5be:	bf00      	nop
 800e5c0:	e000      	b.n	800e5c4 <ethernetif_update_config+0xb0>
          goto error;
 800e5c2:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800e5c4:	4b10      	ldr	r3, [pc, #64]	; (800e608 <ethernetif_update_config+0xf4>)
 800e5c6:	68db      	ldr	r3, [r3, #12]
 800e5c8:	08db      	lsrs	r3, r3, #3
 800e5ca:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800e5cc:	4b0e      	ldr	r3, [pc, #56]	; (800e608 <ethernetif_update_config+0xf4>)
 800e5ce:	689b      	ldr	r3, [r3, #8]
 800e5d0:	085b      	lsrs	r3, r3, #1
 800e5d2:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800e5d4:	4313      	orrs	r3, r2
 800e5d6:	b29b      	uxth	r3, r3
 800e5d8:	461a      	mov	r2, r3
 800e5da:	2100      	movs	r1, #0
 800e5dc:	480a      	ldr	r0, [pc, #40]	; (800e608 <ethernetif_update_config+0xf4>)
 800e5de:	f7fb fe44 	bl	800a26a <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800e5e2:	2100      	movs	r1, #0
 800e5e4:	4808      	ldr	r0, [pc, #32]	; (800e608 <ethernetif_update_config+0xf4>)
 800e5e6:	f7fb ff05 	bl	800a3f4 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800e5ea:	4807      	ldr	r0, [pc, #28]	; (800e608 <ethernetif_update_config+0xf4>)
 800e5ec:	f7fb fea3 	bl	800a336 <HAL_ETH_Start>
 800e5f0:	e002      	b.n	800e5f8 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800e5f2:	4805      	ldr	r0, [pc, #20]	; (800e608 <ethernetif_update_config+0xf4>)
 800e5f4:	f7fb fece 	bl	800a394 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800e5f8:	6878      	ldr	r0, [r7, #4]
 800e5fa:	f000 f807 	bl	800e60c <ethernetif_notify_conn_changed>
}
 800e5fe:	bf00      	nop
 800e600:	3710      	adds	r7, #16
 800e602:	46bd      	mov	sp, r7
 800e604:	bd80      	pop	{r7, pc}
 800e606:	bf00      	nop
 800e608:	2000648c 	.word	0x2000648c

0800e60c <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800e60c:	b480      	push	{r7}
 800e60e:	b083      	sub	sp, #12
 800e610:	af00      	add	r7, sp, #0
 800e612:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file 
            when the callback is needed,
  */

}
 800e614:	bf00      	nop
 800e616:	370c      	adds	r7, #12
 800e618:	46bd      	mov	sp, r7
 800e61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e61e:	4770      	bx	lr

0800e620 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800e620:	b480      	push	{r7}
 800e622:	b085      	sub	sp, #20
 800e624:	af00      	add	r7, sp, #0
 800e626:	4603      	mov	r3, r0
 800e628:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800e62a:	2300      	movs	r3, #0
 800e62c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800e62e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e632:	2b84      	cmp	r3, #132	; 0x84
 800e634:	d005      	beq.n	800e642 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800e636:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	4413      	add	r3, r2
 800e63e:	3303      	adds	r3, #3
 800e640:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800e642:	68fb      	ldr	r3, [r7, #12]
}
 800e644:	4618      	mov	r0, r3
 800e646:	3714      	adds	r7, #20
 800e648:	46bd      	mov	sp, r7
 800e64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e64e:	4770      	bx	lr

0800e650 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800e650:	b480      	push	{r7}
 800e652:	b083      	sub	sp, #12
 800e654:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800e656:	f3ef 8305 	mrs	r3, IPSR
 800e65a:	607b      	str	r3, [r7, #4]
  return(result);
 800e65c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800e65e:	2b00      	cmp	r3, #0
 800e660:	bf14      	ite	ne
 800e662:	2301      	movne	r3, #1
 800e664:	2300      	moveq	r3, #0
 800e666:	b2db      	uxtb	r3, r3
}
 800e668:	4618      	mov	r0, r3
 800e66a:	370c      	adds	r7, #12
 800e66c:	46bd      	mov	sp, r7
 800e66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e672:	4770      	bx	lr

0800e674 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800e674:	b580      	push	{r7, lr}
 800e676:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800e678:	f001 fc88 	bl	800ff8c <vTaskStartScheduler>
  
  return osOK;
 800e67c:	2300      	movs	r3, #0
}
 800e67e:	4618      	mov	r0, r3
 800e680:	bd80      	pop	{r7, pc}

0800e682 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800e682:	b580      	push	{r7, lr}
 800e684:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800e686:	f7ff ffe3 	bl	800e650 <inHandlerMode>
 800e68a:	4603      	mov	r3, r0
 800e68c:	2b00      	cmp	r3, #0
 800e68e:	d003      	beq.n	800e698 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800e690:	f001 fd9a 	bl	80101c8 <xTaskGetTickCountFromISR>
 800e694:	4603      	mov	r3, r0
 800e696:	e002      	b.n	800e69e <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800e698:	f001 fd86 	bl	80101a8 <xTaskGetTickCount>
 800e69c:	4603      	mov	r3, r0
  }
}
 800e69e:	4618      	mov	r0, r3
 800e6a0:	bd80      	pop	{r7, pc}

0800e6a2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800e6a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e6a4:	b089      	sub	sp, #36	; 0x24
 800e6a6:	af04      	add	r7, sp, #16
 800e6a8:	6078      	str	r0, [r7, #4]
 800e6aa:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	695b      	ldr	r3, [r3, #20]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d020      	beq.n	800e6f6 <osThreadCreate+0x54>
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	699b      	ldr	r3, [r3, #24]
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d01c      	beq.n	800e6f6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	685c      	ldr	r4, [r3, #4]
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	681d      	ldr	r5, [r3, #0]
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	691e      	ldr	r6, [r3, #16]
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800e6ce:	4618      	mov	r0, r3
 800e6d0:	f7ff ffa6 	bl	800e620 <makeFreeRtosPriority>
 800e6d4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	695b      	ldr	r3, [r3, #20]
 800e6da:	687a      	ldr	r2, [r7, #4]
 800e6dc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e6de:	9202      	str	r2, [sp, #8]
 800e6e0:	9301      	str	r3, [sp, #4]
 800e6e2:	9100      	str	r1, [sp, #0]
 800e6e4:	683b      	ldr	r3, [r7, #0]
 800e6e6:	4632      	mov	r2, r6
 800e6e8:	4629      	mov	r1, r5
 800e6ea:	4620      	mov	r0, r4
 800e6ec:	f001 fa81 	bl	800fbf2 <xTaskCreateStatic>
 800e6f0:	4603      	mov	r3, r0
 800e6f2:	60fb      	str	r3, [r7, #12]
 800e6f4:	e01c      	b.n	800e730 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	685c      	ldr	r4, [r3, #4]
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800e702:	b29e      	uxth	r6, r3
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800e70a:	4618      	mov	r0, r3
 800e70c:	f7ff ff88 	bl	800e620 <makeFreeRtosPriority>
 800e710:	4602      	mov	r2, r0
 800e712:	f107 030c 	add.w	r3, r7, #12
 800e716:	9301      	str	r3, [sp, #4]
 800e718:	9200      	str	r2, [sp, #0]
 800e71a:	683b      	ldr	r3, [r7, #0]
 800e71c:	4632      	mov	r2, r6
 800e71e:	4629      	mov	r1, r5
 800e720:	4620      	mov	r0, r4
 800e722:	f001 fac6 	bl	800fcb2 <xTaskCreate>
 800e726:	4603      	mov	r3, r0
 800e728:	2b01      	cmp	r3, #1
 800e72a:	d001      	beq.n	800e730 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800e72c:	2300      	movs	r3, #0
 800e72e:	e000      	b.n	800e732 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800e730:	68fb      	ldr	r3, [r7, #12]
}
 800e732:	4618      	mov	r0, r3
 800e734:	3714      	adds	r7, #20
 800e736:	46bd      	mov	sp, r7
 800e738:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800e73a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800e73a:	b580      	push	{r7, lr}
 800e73c:	b084      	sub	sp, #16
 800e73e:	af00      	add	r7, sp, #0
 800e740:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d001      	beq.n	800e750 <osDelay+0x16>
 800e74c:	68fb      	ldr	r3, [r7, #12]
 800e74e:	e000      	b.n	800e752 <osDelay+0x18>
 800e750:	2301      	movs	r3, #1
 800e752:	4618      	mov	r0, r3
 800e754:	f001 fbe4 	bl	800ff20 <vTaskDelay>
  
  return osOK;
 800e758:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800e75a:	4618      	mov	r0, r3
 800e75c:	3710      	adds	r7, #16
 800e75e:	46bd      	mov	sp, r7
 800e760:	bd80      	pop	{r7, pc}

0800e762 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800e762:	b580      	push	{r7, lr}
 800e764:	b082      	sub	sp, #8
 800e766:	af00      	add	r7, sp, #0
 800e768:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	685b      	ldr	r3, [r3, #4]
 800e76e:	2b00      	cmp	r3, #0
 800e770:	d007      	beq.n	800e782 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	685b      	ldr	r3, [r3, #4]
 800e776:	4619      	mov	r1, r3
 800e778:	2001      	movs	r0, #1
 800e77a:	f000 fc52 	bl	800f022 <xQueueCreateMutexStatic>
 800e77e:	4603      	mov	r3, r0
 800e780:	e003      	b.n	800e78a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800e782:	2001      	movs	r0, #1
 800e784:	f000 fc35 	bl	800eff2 <xQueueCreateMutex>
 800e788:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800e78a:	4618      	mov	r0, r3
 800e78c:	3708      	adds	r7, #8
 800e78e:	46bd      	mov	sp, r7
 800e790:	bd80      	pop	{r7, pc}
	...

0800e794 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800e794:	b580      	push	{r7, lr}
 800e796:	b084      	sub	sp, #16
 800e798:	af00      	add	r7, sp, #0
 800e79a:	6078      	str	r0, [r7, #4]
 800e79c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800e79e:	2300      	movs	r3, #0
 800e7a0:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	d101      	bne.n	800e7ac <osMutexWait+0x18>
    return osErrorParameter;
 800e7a8:	2380      	movs	r3, #128	; 0x80
 800e7aa:	e03a      	b.n	800e822 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800e7ac:	2300      	movs	r3, #0
 800e7ae:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800e7b0:	683b      	ldr	r3, [r7, #0]
 800e7b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e7b6:	d103      	bne.n	800e7c0 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800e7b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e7bc:	60fb      	str	r3, [r7, #12]
 800e7be:	e009      	b.n	800e7d4 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800e7c0:	683b      	ldr	r3, [r7, #0]
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d006      	beq.n	800e7d4 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800e7c6:	683b      	ldr	r3, [r7, #0]
 800e7c8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800e7ca:	68fb      	ldr	r3, [r7, #12]
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d101      	bne.n	800e7d4 <osMutexWait+0x40>
      ticks = 1;
 800e7d0:	2301      	movs	r3, #1
 800e7d2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800e7d4:	f7ff ff3c 	bl	800e650 <inHandlerMode>
 800e7d8:	4603      	mov	r3, r0
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d017      	beq.n	800e80e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800e7de:	f107 0308 	add.w	r3, r7, #8
 800e7e2:	461a      	mov	r2, r3
 800e7e4:	2100      	movs	r1, #0
 800e7e6:	6878      	ldr	r0, [r7, #4]
 800e7e8:	f001 f858 	bl	800f89c <xQueueReceiveFromISR>
 800e7ec:	4603      	mov	r3, r0
 800e7ee:	2b01      	cmp	r3, #1
 800e7f0:	d001      	beq.n	800e7f6 <osMutexWait+0x62>
      return osErrorOS;
 800e7f2:	23ff      	movs	r3, #255	; 0xff
 800e7f4:	e015      	b.n	800e822 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800e7f6:	68bb      	ldr	r3, [r7, #8]
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d011      	beq.n	800e820 <osMutexWait+0x8c>
 800e7fc:	4b0b      	ldr	r3, [pc, #44]	; (800e82c <osMutexWait+0x98>)
 800e7fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e802:	601a      	str	r2, [r3, #0]
 800e804:	f3bf 8f4f 	dsb	sy
 800e808:	f3bf 8f6f 	isb	sy
 800e80c:	e008      	b.n	800e820 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800e80e:	68f9      	ldr	r1, [r7, #12]
 800e810:	6878      	ldr	r0, [r7, #4]
 800e812:	f000 ff33 	bl	800f67c <xQueueSemaphoreTake>
 800e816:	4603      	mov	r3, r0
 800e818:	2b01      	cmp	r3, #1
 800e81a:	d001      	beq.n	800e820 <osMutexWait+0x8c>
    return osErrorOS;
 800e81c:	23ff      	movs	r3, #255	; 0xff
 800e81e:	e000      	b.n	800e822 <osMutexWait+0x8e>
  }
  
  return osOK;
 800e820:	2300      	movs	r3, #0
}
 800e822:	4618      	mov	r0, r3
 800e824:	3710      	adds	r7, #16
 800e826:	46bd      	mov	sp, r7
 800e828:	bd80      	pop	{r7, pc}
 800e82a:	bf00      	nop
 800e82c:	e000ed04 	.word	0xe000ed04

0800e830 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800e830:	b580      	push	{r7, lr}
 800e832:	b084      	sub	sp, #16
 800e834:	af00      	add	r7, sp, #0
 800e836:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800e838:	2300      	movs	r3, #0
 800e83a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800e83c:	2300      	movs	r3, #0
 800e83e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800e840:	f7ff ff06 	bl	800e650 <inHandlerMode>
 800e844:	4603      	mov	r3, r0
 800e846:	2b00      	cmp	r3, #0
 800e848:	d016      	beq.n	800e878 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800e84a:	f107 0308 	add.w	r3, r7, #8
 800e84e:	4619      	mov	r1, r3
 800e850:	6878      	ldr	r0, [r7, #4]
 800e852:	f000 fd9f 	bl	800f394 <xQueueGiveFromISR>
 800e856:	4603      	mov	r3, r0
 800e858:	2b01      	cmp	r3, #1
 800e85a:	d001      	beq.n	800e860 <osMutexRelease+0x30>
      return osErrorOS;
 800e85c:	23ff      	movs	r3, #255	; 0xff
 800e85e:	e017      	b.n	800e890 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e860:	68bb      	ldr	r3, [r7, #8]
 800e862:	2b00      	cmp	r3, #0
 800e864:	d013      	beq.n	800e88e <osMutexRelease+0x5e>
 800e866:	4b0c      	ldr	r3, [pc, #48]	; (800e898 <osMutexRelease+0x68>)
 800e868:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e86c:	601a      	str	r2, [r3, #0]
 800e86e:	f3bf 8f4f 	dsb	sy
 800e872:	f3bf 8f6f 	isb	sy
 800e876:	e00a      	b.n	800e88e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800e878:	2300      	movs	r3, #0
 800e87a:	2200      	movs	r2, #0
 800e87c:	2100      	movs	r1, #0
 800e87e:	6878      	ldr	r0, [r7, #4]
 800e880:	f000 fbea 	bl	800f058 <xQueueGenericSend>
 800e884:	4603      	mov	r3, r0
 800e886:	2b01      	cmp	r3, #1
 800e888:	d001      	beq.n	800e88e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800e88a:	23ff      	movs	r3, #255	; 0xff
 800e88c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800e88e:	68fb      	ldr	r3, [r7, #12]
}
 800e890:	4618      	mov	r0, r3
 800e892:	3710      	adds	r7, #16
 800e894:	46bd      	mov	sp, r7
 800e896:	bd80      	pop	{r7, pc}
 800e898:	e000ed04 	.word	0xe000ed04

0800e89c <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800e89c:	b580      	push	{r7, lr}
 800e89e:	b086      	sub	sp, #24
 800e8a0:	af02      	add	r7, sp, #8
 800e8a2:	6078      	str	r0, [r7, #4]
 800e8a4:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	685b      	ldr	r3, [r3, #4]
 800e8aa:	2b00      	cmp	r3, #0
 800e8ac:	d010      	beq.n	800e8d0 <osSemaphoreCreate+0x34>
    if (count == 1) {
 800e8ae:	683b      	ldr	r3, [r7, #0]
 800e8b0:	2b01      	cmp	r3, #1
 800e8b2:	d10b      	bne.n	800e8cc <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	685a      	ldr	r2, [r3, #4]
 800e8b8:	2303      	movs	r3, #3
 800e8ba:	9300      	str	r3, [sp, #0]
 800e8bc:	4613      	mov	r3, r2
 800e8be:	2200      	movs	r2, #0
 800e8c0:	2100      	movs	r1, #0
 800e8c2:	2001      	movs	r0, #1
 800e8c4:	f000 fa9e 	bl	800ee04 <xQueueGenericCreateStatic>
 800e8c8:	4603      	mov	r3, r0
 800e8ca:	e016      	b.n	800e8fa <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800e8cc:	2300      	movs	r3, #0
 800e8ce:	e014      	b.n	800e8fa <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 800e8d0:	683b      	ldr	r3, [r7, #0]
 800e8d2:	2b01      	cmp	r3, #1
 800e8d4:	d110      	bne.n	800e8f8 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 800e8d6:	2203      	movs	r2, #3
 800e8d8:	2100      	movs	r1, #0
 800e8da:	2001      	movs	r0, #1
 800e8dc:	f000 fb0f 	bl	800eefe <xQueueGenericCreate>
 800e8e0:	60f8      	str	r0, [r7, #12]
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d005      	beq.n	800e8f4 <osSemaphoreCreate+0x58>
 800e8e8:	2300      	movs	r3, #0
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	2100      	movs	r1, #0
 800e8ee:	68f8      	ldr	r0, [r7, #12]
 800e8f0:	f000 fbb2 	bl	800f058 <xQueueGenericSend>
      return sema;
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	e000      	b.n	800e8fa <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800e8f8:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	3710      	adds	r7, #16
 800e8fe:	46bd      	mov	sp, r7
 800e900:	bd80      	pop	{r7, pc}
	...

0800e904 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800e904:	b580      	push	{r7, lr}
 800e906:	b084      	sub	sp, #16
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
 800e90c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800e90e:	2300      	movs	r3, #0
 800e910:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800e912:	687b      	ldr	r3, [r7, #4]
 800e914:	2b00      	cmp	r3, #0
 800e916:	d101      	bne.n	800e91c <osSemaphoreWait+0x18>
    return osErrorParameter;
 800e918:	2380      	movs	r3, #128	; 0x80
 800e91a:	e03a      	b.n	800e992 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800e91c:	2300      	movs	r3, #0
 800e91e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800e920:	683b      	ldr	r3, [r7, #0]
 800e922:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e926:	d103      	bne.n	800e930 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800e928:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e92c:	60fb      	str	r3, [r7, #12]
 800e92e:	e009      	b.n	800e944 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d006      	beq.n	800e944 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	2b00      	cmp	r3, #0
 800e93e:	d101      	bne.n	800e944 <osSemaphoreWait+0x40>
      ticks = 1;
 800e940:	2301      	movs	r3, #1
 800e942:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800e944:	f7ff fe84 	bl	800e650 <inHandlerMode>
 800e948:	4603      	mov	r3, r0
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d017      	beq.n	800e97e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800e94e:	f107 0308 	add.w	r3, r7, #8
 800e952:	461a      	mov	r2, r3
 800e954:	2100      	movs	r1, #0
 800e956:	6878      	ldr	r0, [r7, #4]
 800e958:	f000 ffa0 	bl	800f89c <xQueueReceiveFromISR>
 800e95c:	4603      	mov	r3, r0
 800e95e:	2b01      	cmp	r3, #1
 800e960:	d001      	beq.n	800e966 <osSemaphoreWait+0x62>
      return osErrorOS;
 800e962:	23ff      	movs	r3, #255	; 0xff
 800e964:	e015      	b.n	800e992 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800e966:	68bb      	ldr	r3, [r7, #8]
 800e968:	2b00      	cmp	r3, #0
 800e96a:	d011      	beq.n	800e990 <osSemaphoreWait+0x8c>
 800e96c:	4b0b      	ldr	r3, [pc, #44]	; (800e99c <osSemaphoreWait+0x98>)
 800e96e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e972:	601a      	str	r2, [r3, #0]
 800e974:	f3bf 8f4f 	dsb	sy
 800e978:	f3bf 8f6f 	isb	sy
 800e97c:	e008      	b.n	800e990 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800e97e:	68f9      	ldr	r1, [r7, #12]
 800e980:	6878      	ldr	r0, [r7, #4]
 800e982:	f000 fe7b 	bl	800f67c <xQueueSemaphoreTake>
 800e986:	4603      	mov	r3, r0
 800e988:	2b01      	cmp	r3, #1
 800e98a:	d001      	beq.n	800e990 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800e98c:	23ff      	movs	r3, #255	; 0xff
 800e98e:	e000      	b.n	800e992 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800e990:	2300      	movs	r3, #0
}
 800e992:	4618      	mov	r0, r3
 800e994:	3710      	adds	r7, #16
 800e996:	46bd      	mov	sp, r7
 800e998:	bd80      	pop	{r7, pc}
 800e99a:	bf00      	nop
 800e99c:	e000ed04 	.word	0xe000ed04

0800e9a0 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800e9a0:	b580      	push	{r7, lr}
 800e9a2:	b084      	sub	sp, #16
 800e9a4:	af00      	add	r7, sp, #0
 800e9a6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800e9a8:	2300      	movs	r3, #0
 800e9aa:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800e9ac:	2300      	movs	r3, #0
 800e9ae:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800e9b0:	f7ff fe4e 	bl	800e650 <inHandlerMode>
 800e9b4:	4603      	mov	r3, r0
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d016      	beq.n	800e9e8 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800e9ba:	f107 0308 	add.w	r3, r7, #8
 800e9be:	4619      	mov	r1, r3
 800e9c0:	6878      	ldr	r0, [r7, #4]
 800e9c2:	f000 fce7 	bl	800f394 <xQueueGiveFromISR>
 800e9c6:	4603      	mov	r3, r0
 800e9c8:	2b01      	cmp	r3, #1
 800e9ca:	d001      	beq.n	800e9d0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800e9cc:	23ff      	movs	r3, #255	; 0xff
 800e9ce:	e017      	b.n	800ea00 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800e9d0:	68bb      	ldr	r3, [r7, #8]
 800e9d2:	2b00      	cmp	r3, #0
 800e9d4:	d013      	beq.n	800e9fe <osSemaphoreRelease+0x5e>
 800e9d6:	4b0c      	ldr	r3, [pc, #48]	; (800ea08 <osSemaphoreRelease+0x68>)
 800e9d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e9dc:	601a      	str	r2, [r3, #0]
 800e9de:	f3bf 8f4f 	dsb	sy
 800e9e2:	f3bf 8f6f 	isb	sy
 800e9e6:	e00a      	b.n	800e9fe <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800e9e8:	2300      	movs	r3, #0
 800e9ea:	2200      	movs	r2, #0
 800e9ec:	2100      	movs	r1, #0
 800e9ee:	6878      	ldr	r0, [r7, #4]
 800e9f0:	f000 fb32 	bl	800f058 <xQueueGenericSend>
 800e9f4:	4603      	mov	r3, r0
 800e9f6:	2b01      	cmp	r3, #1
 800e9f8:	d001      	beq.n	800e9fe <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800e9fa:	23ff      	movs	r3, #255	; 0xff
 800e9fc:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800e9fe:	68fb      	ldr	r3, [r7, #12]
}
 800ea00:	4618      	mov	r0, r3
 800ea02:	3710      	adds	r7, #16
 800ea04:	46bd      	mov	sp, r7
 800ea06:	bd80      	pop	{r7, pc}
 800ea08:	e000ed04 	.word	0xe000ed04

0800ea0c <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800ea0c:	b590      	push	{r4, r7, lr}
 800ea0e:	b085      	sub	sp, #20
 800ea10:	af02      	add	r7, sp, #8
 800ea12:	6078      	str	r0, [r7, #4]
 800ea14:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	689b      	ldr	r3, [r3, #8]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d012      	beq.n	800ea44 <osMessageCreate+0x38>
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	68db      	ldr	r3, [r3, #12]
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d00e      	beq.n	800ea44 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	6818      	ldr	r0, [r3, #0]
 800ea2a:	687b      	ldr	r3, [r7, #4]
 800ea2c:	6859      	ldr	r1, [r3, #4]
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	689a      	ldr	r2, [r3, #8]
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	68dc      	ldr	r4, [r3, #12]
 800ea36:	2300      	movs	r3, #0
 800ea38:	9300      	str	r3, [sp, #0]
 800ea3a:	4623      	mov	r3, r4
 800ea3c:	f000 f9e2 	bl	800ee04 <xQueueGenericCreateStatic>
 800ea40:	4603      	mov	r3, r0
 800ea42:	e008      	b.n	800ea56 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	6818      	ldr	r0, [r3, #0]
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	685b      	ldr	r3, [r3, #4]
 800ea4c:	2200      	movs	r2, #0
 800ea4e:	4619      	mov	r1, r3
 800ea50:	f000 fa55 	bl	800eefe <xQueueGenericCreate>
 800ea54:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800ea56:	4618      	mov	r0, r3
 800ea58:	370c      	adds	r7, #12
 800ea5a:	46bd      	mov	sp, r7
 800ea5c:	bd90      	pop	{r4, r7, pc}
	...

0800ea60 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800ea60:	b580      	push	{r7, lr}
 800ea62:	b086      	sub	sp, #24
 800ea64:	af00      	add	r7, sp, #0
 800ea66:	60f8      	str	r0, [r7, #12]
 800ea68:	60b9      	str	r1, [r7, #8]
 800ea6a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800ea6c:	2300      	movs	r3, #0
 800ea6e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800ea74:	697b      	ldr	r3, [r7, #20]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d101      	bne.n	800ea7e <osMessagePut+0x1e>
    ticks = 1;
 800ea7a:	2301      	movs	r3, #1
 800ea7c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800ea7e:	f7ff fde7 	bl	800e650 <inHandlerMode>
 800ea82:	4603      	mov	r3, r0
 800ea84:	2b00      	cmp	r3, #0
 800ea86:	d018      	beq.n	800eaba <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800ea88:	f107 0210 	add.w	r2, r7, #16
 800ea8c:	f107 0108 	add.w	r1, r7, #8
 800ea90:	2300      	movs	r3, #0
 800ea92:	68f8      	ldr	r0, [r7, #12]
 800ea94:	f000 fbe2 	bl	800f25c <xQueueGenericSendFromISR>
 800ea98:	4603      	mov	r3, r0
 800ea9a:	2b01      	cmp	r3, #1
 800ea9c:	d001      	beq.n	800eaa2 <osMessagePut+0x42>
      return osErrorOS;
 800ea9e:	23ff      	movs	r3, #255	; 0xff
 800eaa0:	e018      	b.n	800ead4 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800eaa2:	693b      	ldr	r3, [r7, #16]
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d014      	beq.n	800ead2 <osMessagePut+0x72>
 800eaa8:	4b0c      	ldr	r3, [pc, #48]	; (800eadc <osMessagePut+0x7c>)
 800eaaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eaae:	601a      	str	r2, [r3, #0]
 800eab0:	f3bf 8f4f 	dsb	sy
 800eab4:	f3bf 8f6f 	isb	sy
 800eab8:	e00b      	b.n	800ead2 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800eaba:	f107 0108 	add.w	r1, r7, #8
 800eabe:	2300      	movs	r3, #0
 800eac0:	697a      	ldr	r2, [r7, #20]
 800eac2:	68f8      	ldr	r0, [r7, #12]
 800eac4:	f000 fac8 	bl	800f058 <xQueueGenericSend>
 800eac8:	4603      	mov	r3, r0
 800eaca:	2b01      	cmp	r3, #1
 800eacc:	d001      	beq.n	800ead2 <osMessagePut+0x72>
      return osErrorOS;
 800eace:	23ff      	movs	r3, #255	; 0xff
 800ead0:	e000      	b.n	800ead4 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800ead2:	2300      	movs	r3, #0
}
 800ead4:	4618      	mov	r0, r3
 800ead6:	3718      	adds	r7, #24
 800ead8:	46bd      	mov	sp, r7
 800eada:	bd80      	pop	{r7, pc}
 800eadc:	e000ed04 	.word	0xe000ed04

0800eae0 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800eae0:	b590      	push	{r4, r7, lr}
 800eae2:	b08b      	sub	sp, #44	; 0x2c
 800eae4:	af00      	add	r7, sp, #0
 800eae6:	60f8      	str	r0, [r7, #12]
 800eae8:	60b9      	str	r1, [r7, #8]
 800eaea:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800eaec:	68bb      	ldr	r3, [r7, #8]
 800eaee:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800eaf0:	2300      	movs	r3, #0
 800eaf2:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800eaf4:	68bb      	ldr	r3, [r7, #8]
 800eaf6:	2b00      	cmp	r3, #0
 800eaf8:	d10a      	bne.n	800eb10 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800eafa:	2380      	movs	r3, #128	; 0x80
 800eafc:	617b      	str	r3, [r7, #20]
    return event;
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	461c      	mov	r4, r3
 800eb02:	f107 0314 	add.w	r3, r7, #20
 800eb06:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800eb0a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800eb0e:	e054      	b.n	800ebba <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800eb10:	2300      	movs	r3, #0
 800eb12:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800eb14:	2300      	movs	r3, #0
 800eb16:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800eb1e:	d103      	bne.n	800eb28 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800eb20:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800eb24:	627b      	str	r3, [r7, #36]	; 0x24
 800eb26:	e009      	b.n	800eb3c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	2b00      	cmp	r3, #0
 800eb2c:	d006      	beq.n	800eb3c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800eb32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d101      	bne.n	800eb3c <osMessageGet+0x5c>
      ticks = 1;
 800eb38:	2301      	movs	r3, #1
 800eb3a:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800eb3c:	f7ff fd88 	bl	800e650 <inHandlerMode>
 800eb40:	4603      	mov	r3, r0
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d01c      	beq.n	800eb80 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800eb46:	f107 0220 	add.w	r2, r7, #32
 800eb4a:	f107 0314 	add.w	r3, r7, #20
 800eb4e:	3304      	adds	r3, #4
 800eb50:	4619      	mov	r1, r3
 800eb52:	68b8      	ldr	r0, [r7, #8]
 800eb54:	f000 fea2 	bl	800f89c <xQueueReceiveFromISR>
 800eb58:	4603      	mov	r3, r0
 800eb5a:	2b01      	cmp	r3, #1
 800eb5c:	d102      	bne.n	800eb64 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800eb5e:	2310      	movs	r3, #16
 800eb60:	617b      	str	r3, [r7, #20]
 800eb62:	e001      	b.n	800eb68 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800eb64:	2300      	movs	r3, #0
 800eb66:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800eb68:	6a3b      	ldr	r3, [r7, #32]
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d01d      	beq.n	800ebaa <osMessageGet+0xca>
 800eb6e:	4b15      	ldr	r3, [pc, #84]	; (800ebc4 <osMessageGet+0xe4>)
 800eb70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800eb74:	601a      	str	r2, [r3, #0]
 800eb76:	f3bf 8f4f 	dsb	sy
 800eb7a:	f3bf 8f6f 	isb	sy
 800eb7e:	e014      	b.n	800ebaa <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800eb80:	f107 0314 	add.w	r3, r7, #20
 800eb84:	3304      	adds	r3, #4
 800eb86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eb88:	4619      	mov	r1, r3
 800eb8a:	68b8      	ldr	r0, [r7, #8]
 800eb8c:	f000 fc94 	bl	800f4b8 <xQueueReceive>
 800eb90:	4603      	mov	r3, r0
 800eb92:	2b01      	cmp	r3, #1
 800eb94:	d102      	bne.n	800eb9c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800eb96:	2310      	movs	r3, #16
 800eb98:	617b      	str	r3, [r7, #20]
 800eb9a:	e006      	b.n	800ebaa <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800eb9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d101      	bne.n	800eba6 <osMessageGet+0xc6>
 800eba2:	2300      	movs	r3, #0
 800eba4:	e000      	b.n	800eba8 <osMessageGet+0xc8>
 800eba6:	2340      	movs	r3, #64	; 0x40
 800eba8:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	461c      	mov	r4, r3
 800ebae:	f107 0314 	add.w	r3, r7, #20
 800ebb2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800ebb6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800ebba:	68f8      	ldr	r0, [r7, #12]
 800ebbc:	372c      	adds	r7, #44	; 0x2c
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	bd90      	pop	{r4, r7, pc}
 800ebc2:	bf00      	nop
 800ebc4:	e000ed04 	.word	0xe000ed04

0800ebc8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ebc8:	b480      	push	{r7}
 800ebca:	b083      	sub	sp, #12
 800ebcc:	af00      	add	r7, sp, #0
 800ebce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	f103 0208 	add.w	r2, r3, #8
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ebe0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	f103 0208 	add.w	r2, r3, #8
 800ebe8:	687b      	ldr	r3, [r7, #4]
 800ebea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	f103 0208 	add.w	r2, r3, #8
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	2200      	movs	r2, #0
 800ebfa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ebfc:	bf00      	nop
 800ebfe:	370c      	adds	r7, #12
 800ec00:	46bd      	mov	sp, r7
 800ec02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec06:	4770      	bx	lr

0800ec08 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ec08:	b480      	push	{r7}
 800ec0a:	b083      	sub	sp, #12
 800ec0c:	af00      	add	r7, sp, #0
 800ec0e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	2200      	movs	r2, #0
 800ec14:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800ec16:	bf00      	nop
 800ec18:	370c      	adds	r7, #12
 800ec1a:	46bd      	mov	sp, r7
 800ec1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec20:	4770      	bx	lr

0800ec22 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ec22:	b480      	push	{r7}
 800ec24:	b085      	sub	sp, #20
 800ec26:	af00      	add	r7, sp, #0
 800ec28:	6078      	str	r0, [r7, #4]
 800ec2a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	685b      	ldr	r3, [r3, #4]
 800ec30:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ec32:	683b      	ldr	r3, [r7, #0]
 800ec34:	68fa      	ldr	r2, [r7, #12]
 800ec36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	689a      	ldr	r2, [r3, #8]
 800ec3c:	683b      	ldr	r3, [r7, #0]
 800ec3e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	689b      	ldr	r3, [r3, #8]
 800ec44:	683a      	ldr	r2, [r7, #0]
 800ec46:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	683a      	ldr	r2, [r7, #0]
 800ec4c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ec4e:	683b      	ldr	r3, [r7, #0]
 800ec50:	687a      	ldr	r2, [r7, #4]
 800ec52:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ec54:	687b      	ldr	r3, [r7, #4]
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	1c5a      	adds	r2, r3, #1
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	601a      	str	r2, [r3, #0]
}
 800ec5e:	bf00      	nop
 800ec60:	3714      	adds	r7, #20
 800ec62:	46bd      	mov	sp, r7
 800ec64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec68:	4770      	bx	lr

0800ec6a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ec6a:	b480      	push	{r7}
 800ec6c:	b085      	sub	sp, #20
 800ec6e:	af00      	add	r7, sp, #0
 800ec70:	6078      	str	r0, [r7, #4]
 800ec72:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ec74:	683b      	ldr	r3, [r7, #0]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ec7a:	68bb      	ldr	r3, [r7, #8]
 800ec7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec80:	d103      	bne.n	800ec8a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	691b      	ldr	r3, [r3, #16]
 800ec86:	60fb      	str	r3, [r7, #12]
 800ec88:	e00c      	b.n	800eca4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	3308      	adds	r3, #8
 800ec8e:	60fb      	str	r3, [r7, #12]
 800ec90:	e002      	b.n	800ec98 <vListInsert+0x2e>
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	685b      	ldr	r3, [r3, #4]
 800ec96:	60fb      	str	r3, [r7, #12]
 800ec98:	68fb      	ldr	r3, [r7, #12]
 800ec9a:	685b      	ldr	r3, [r3, #4]
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	68ba      	ldr	r2, [r7, #8]
 800eca0:	429a      	cmp	r2, r3
 800eca2:	d2f6      	bcs.n	800ec92 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	685a      	ldr	r2, [r3, #4]
 800eca8:	683b      	ldr	r3, [r7, #0]
 800ecaa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ecac:	683b      	ldr	r3, [r7, #0]
 800ecae:	685b      	ldr	r3, [r3, #4]
 800ecb0:	683a      	ldr	r2, [r7, #0]
 800ecb2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ecb4:	683b      	ldr	r3, [r7, #0]
 800ecb6:	68fa      	ldr	r2, [r7, #12]
 800ecb8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	683a      	ldr	r2, [r7, #0]
 800ecbe:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ecc0:	683b      	ldr	r3, [r7, #0]
 800ecc2:	687a      	ldr	r2, [r7, #4]
 800ecc4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	681b      	ldr	r3, [r3, #0]
 800ecca:	1c5a      	adds	r2, r3, #1
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	601a      	str	r2, [r3, #0]
}
 800ecd0:	bf00      	nop
 800ecd2:	3714      	adds	r7, #20
 800ecd4:	46bd      	mov	sp, r7
 800ecd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecda:	4770      	bx	lr

0800ecdc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ecdc:	b480      	push	{r7}
 800ecde:	b085      	sub	sp, #20
 800ece0:	af00      	add	r7, sp, #0
 800ece2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	691b      	ldr	r3, [r3, #16]
 800ece8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	685b      	ldr	r3, [r3, #4]
 800ecee:	687a      	ldr	r2, [r7, #4]
 800ecf0:	6892      	ldr	r2, [r2, #8]
 800ecf2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	689b      	ldr	r3, [r3, #8]
 800ecf8:	687a      	ldr	r2, [r7, #4]
 800ecfa:	6852      	ldr	r2, [r2, #4]
 800ecfc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	685b      	ldr	r3, [r3, #4]
 800ed02:	687a      	ldr	r2, [r7, #4]
 800ed04:	429a      	cmp	r2, r3
 800ed06:	d103      	bne.n	800ed10 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	689a      	ldr	r2, [r3, #8]
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	2200      	movs	r2, #0
 800ed14:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	681b      	ldr	r3, [r3, #0]
 800ed1a:	1e5a      	subs	r2, r3, #1
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	681b      	ldr	r3, [r3, #0]
}
 800ed24:	4618      	mov	r0, r3
 800ed26:	3714      	adds	r7, #20
 800ed28:	46bd      	mov	sp, r7
 800ed2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed2e:	4770      	bx	lr

0800ed30 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ed30:	b580      	push	{r7, lr}
 800ed32:	b084      	sub	sp, #16
 800ed34:	af00      	add	r7, sp, #0
 800ed36:	6078      	str	r0, [r7, #4]
 800ed38:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d10b      	bne.n	800ed5c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800ed44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed48:	b672      	cpsid	i
 800ed4a:	f383 8811 	msr	BASEPRI, r3
 800ed4e:	f3bf 8f6f 	isb	sy
 800ed52:	f3bf 8f4f 	dsb	sy
 800ed56:	b662      	cpsie	i
 800ed58:	60bb      	str	r3, [r7, #8]
 800ed5a:	e7fe      	b.n	800ed5a <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 800ed5c:	f002 f884 	bl	8010e68 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	681a      	ldr	r2, [r3, #0]
 800ed64:	68fb      	ldr	r3, [r7, #12]
 800ed66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ed68:	68f9      	ldr	r1, [r7, #12]
 800ed6a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ed6c:	fb01 f303 	mul.w	r3, r1, r3
 800ed70:	441a      	add	r2, r3
 800ed72:	68fb      	ldr	r3, [r7, #12]
 800ed74:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	2200      	movs	r2, #0
 800ed7a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	681a      	ldr	r2, [r3, #0]
 800ed80:	68fb      	ldr	r3, [r7, #12]
 800ed82:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	681a      	ldr	r2, [r3, #0]
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ed8c:	3b01      	subs	r3, #1
 800ed8e:	68f9      	ldr	r1, [r7, #12]
 800ed90:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800ed92:	fb01 f303 	mul.w	r3, r1, r3
 800ed96:	441a      	add	r2, r3
 800ed98:	68fb      	ldr	r3, [r7, #12]
 800ed9a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	22ff      	movs	r2, #255	; 0xff
 800eda0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	22ff      	movs	r2, #255	; 0xff
 800eda8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800edac:	683b      	ldr	r3, [r7, #0]
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d114      	bne.n	800eddc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	691b      	ldr	r3, [r3, #16]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d01a      	beq.n	800edf0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	3310      	adds	r3, #16
 800edbe:	4618      	mov	r0, r3
 800edc0:	f001 fb50 	bl	8010464 <xTaskRemoveFromEventList>
 800edc4:	4603      	mov	r3, r0
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d012      	beq.n	800edf0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800edca:	4b0d      	ldr	r3, [pc, #52]	; (800ee00 <xQueueGenericReset+0xd0>)
 800edcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800edd0:	601a      	str	r2, [r3, #0]
 800edd2:	f3bf 8f4f 	dsb	sy
 800edd6:	f3bf 8f6f 	isb	sy
 800edda:	e009      	b.n	800edf0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	3310      	adds	r3, #16
 800ede0:	4618      	mov	r0, r3
 800ede2:	f7ff fef1 	bl	800ebc8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	3324      	adds	r3, #36	; 0x24
 800edea:	4618      	mov	r0, r3
 800edec:	f7ff feec 	bl	800ebc8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800edf0:	f002 f86c 	bl	8010ecc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800edf4:	2301      	movs	r3, #1
}
 800edf6:	4618      	mov	r0, r3
 800edf8:	3710      	adds	r7, #16
 800edfa:	46bd      	mov	sp, r7
 800edfc:	bd80      	pop	{r7, pc}
 800edfe:	bf00      	nop
 800ee00:	e000ed04 	.word	0xe000ed04

0800ee04 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800ee04:	b580      	push	{r7, lr}
 800ee06:	b08e      	sub	sp, #56	; 0x38
 800ee08:	af02      	add	r7, sp, #8
 800ee0a:	60f8      	str	r0, [r7, #12]
 800ee0c:	60b9      	str	r1, [r7, #8]
 800ee0e:	607a      	str	r2, [r7, #4]
 800ee10:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d10b      	bne.n	800ee30 <xQueueGenericCreateStatic+0x2c>
 800ee18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee1c:	b672      	cpsid	i
 800ee1e:	f383 8811 	msr	BASEPRI, r3
 800ee22:	f3bf 8f6f 	isb	sy
 800ee26:	f3bf 8f4f 	dsb	sy
 800ee2a:	b662      	cpsie	i
 800ee2c:	62bb      	str	r3, [r7, #40]	; 0x28
 800ee2e:	e7fe      	b.n	800ee2e <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ee30:	683b      	ldr	r3, [r7, #0]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d10b      	bne.n	800ee4e <xQueueGenericCreateStatic+0x4a>
 800ee36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee3a:	b672      	cpsid	i
 800ee3c:	f383 8811 	msr	BASEPRI, r3
 800ee40:	f3bf 8f6f 	isb	sy
 800ee44:	f3bf 8f4f 	dsb	sy
 800ee48:	b662      	cpsie	i
 800ee4a:	627b      	str	r3, [r7, #36]	; 0x24
 800ee4c:	e7fe      	b.n	800ee4c <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d002      	beq.n	800ee5a <xQueueGenericCreateStatic+0x56>
 800ee54:	68bb      	ldr	r3, [r7, #8]
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d001      	beq.n	800ee5e <xQueueGenericCreateStatic+0x5a>
 800ee5a:	2301      	movs	r3, #1
 800ee5c:	e000      	b.n	800ee60 <xQueueGenericCreateStatic+0x5c>
 800ee5e:	2300      	movs	r3, #0
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d10b      	bne.n	800ee7c <xQueueGenericCreateStatic+0x78>
 800ee64:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee68:	b672      	cpsid	i
 800ee6a:	f383 8811 	msr	BASEPRI, r3
 800ee6e:	f3bf 8f6f 	isb	sy
 800ee72:	f3bf 8f4f 	dsb	sy
 800ee76:	b662      	cpsie	i
 800ee78:	623b      	str	r3, [r7, #32]
 800ee7a:	e7fe      	b.n	800ee7a <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	2b00      	cmp	r3, #0
 800ee80:	d102      	bne.n	800ee88 <xQueueGenericCreateStatic+0x84>
 800ee82:	68bb      	ldr	r3, [r7, #8]
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d101      	bne.n	800ee8c <xQueueGenericCreateStatic+0x88>
 800ee88:	2301      	movs	r3, #1
 800ee8a:	e000      	b.n	800ee8e <xQueueGenericCreateStatic+0x8a>
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	2b00      	cmp	r3, #0
 800ee90:	d10b      	bne.n	800eeaa <xQueueGenericCreateStatic+0xa6>
 800ee92:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee96:	b672      	cpsid	i
 800ee98:	f383 8811 	msr	BASEPRI, r3
 800ee9c:	f3bf 8f6f 	isb	sy
 800eea0:	f3bf 8f4f 	dsb	sy
 800eea4:	b662      	cpsie	i
 800eea6:	61fb      	str	r3, [r7, #28]
 800eea8:	e7fe      	b.n	800eea8 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800eeaa:	2348      	movs	r3, #72	; 0x48
 800eeac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800eeae:	697b      	ldr	r3, [r7, #20]
 800eeb0:	2b48      	cmp	r3, #72	; 0x48
 800eeb2:	d00b      	beq.n	800eecc <xQueueGenericCreateStatic+0xc8>
 800eeb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eeb8:	b672      	cpsid	i
 800eeba:	f383 8811 	msr	BASEPRI, r3
 800eebe:	f3bf 8f6f 	isb	sy
 800eec2:	f3bf 8f4f 	dsb	sy
 800eec6:	b662      	cpsie	i
 800eec8:	61bb      	str	r3, [r7, #24]
 800eeca:	e7fe      	b.n	800eeca <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800eecc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800eece:	683b      	ldr	r3, [r7, #0]
 800eed0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800eed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eed4:	2b00      	cmp	r3, #0
 800eed6:	d00d      	beq.n	800eef4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800eed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eeda:	2201      	movs	r2, #1
 800eedc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800eee0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800eee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eee6:	9300      	str	r3, [sp, #0]
 800eee8:	4613      	mov	r3, r2
 800eeea:	687a      	ldr	r2, [r7, #4]
 800eeec:	68b9      	ldr	r1, [r7, #8]
 800eeee:	68f8      	ldr	r0, [r7, #12]
 800eef0:	f000 f846 	bl	800ef80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800eef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800eef6:	4618      	mov	r0, r3
 800eef8:	3730      	adds	r7, #48	; 0x30
 800eefa:	46bd      	mov	sp, r7
 800eefc:	bd80      	pop	{r7, pc}

0800eefe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800eefe:	b580      	push	{r7, lr}
 800ef00:	b08a      	sub	sp, #40	; 0x28
 800ef02:	af02      	add	r7, sp, #8
 800ef04:	60f8      	str	r0, [r7, #12]
 800ef06:	60b9      	str	r1, [r7, #8]
 800ef08:	4613      	mov	r3, r2
 800ef0a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ef0c:	68fb      	ldr	r3, [r7, #12]
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d10b      	bne.n	800ef2a <xQueueGenericCreate+0x2c>
 800ef12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef16:	b672      	cpsid	i
 800ef18:	f383 8811 	msr	BASEPRI, r3
 800ef1c:	f3bf 8f6f 	isb	sy
 800ef20:	f3bf 8f4f 	dsb	sy
 800ef24:	b662      	cpsie	i
 800ef26:	613b      	str	r3, [r7, #16]
 800ef28:	e7fe      	b.n	800ef28 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800ef2a:	68bb      	ldr	r3, [r7, #8]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d102      	bne.n	800ef36 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800ef30:	2300      	movs	r3, #0
 800ef32:	61fb      	str	r3, [r7, #28]
 800ef34:	e004      	b.n	800ef40 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	68ba      	ldr	r2, [r7, #8]
 800ef3a:	fb02 f303 	mul.w	r3, r2, r3
 800ef3e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800ef40:	69fb      	ldr	r3, [r7, #28]
 800ef42:	3348      	adds	r3, #72	; 0x48
 800ef44:	4618      	mov	r0, r3
 800ef46:	f002 f8b1 	bl	80110ac <pvPortMalloc>
 800ef4a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800ef4c:	69bb      	ldr	r3, [r7, #24]
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d011      	beq.n	800ef76 <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800ef52:	69bb      	ldr	r3, [r7, #24]
 800ef54:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ef56:	697b      	ldr	r3, [r7, #20]
 800ef58:	3348      	adds	r3, #72	; 0x48
 800ef5a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800ef5c:	69bb      	ldr	r3, [r7, #24]
 800ef5e:	2200      	movs	r2, #0
 800ef60:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ef64:	79fa      	ldrb	r2, [r7, #7]
 800ef66:	69bb      	ldr	r3, [r7, #24]
 800ef68:	9300      	str	r3, [sp, #0]
 800ef6a:	4613      	mov	r3, r2
 800ef6c:	697a      	ldr	r2, [r7, #20]
 800ef6e:	68b9      	ldr	r1, [r7, #8]
 800ef70:	68f8      	ldr	r0, [r7, #12]
 800ef72:	f000 f805 	bl	800ef80 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ef76:	69bb      	ldr	r3, [r7, #24]
	}
 800ef78:	4618      	mov	r0, r3
 800ef7a:	3720      	adds	r7, #32
 800ef7c:	46bd      	mov	sp, r7
 800ef7e:	bd80      	pop	{r7, pc}

0800ef80 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ef80:	b580      	push	{r7, lr}
 800ef82:	b084      	sub	sp, #16
 800ef84:	af00      	add	r7, sp, #0
 800ef86:	60f8      	str	r0, [r7, #12]
 800ef88:	60b9      	str	r1, [r7, #8]
 800ef8a:	607a      	str	r2, [r7, #4]
 800ef8c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ef8e:	68bb      	ldr	r3, [r7, #8]
 800ef90:	2b00      	cmp	r3, #0
 800ef92:	d103      	bne.n	800ef9c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ef94:	69bb      	ldr	r3, [r7, #24]
 800ef96:	69ba      	ldr	r2, [r7, #24]
 800ef98:	601a      	str	r2, [r3, #0]
 800ef9a:	e002      	b.n	800efa2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ef9c:	69bb      	ldr	r3, [r7, #24]
 800ef9e:	687a      	ldr	r2, [r7, #4]
 800efa0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800efa2:	69bb      	ldr	r3, [r7, #24]
 800efa4:	68fa      	ldr	r2, [r7, #12]
 800efa6:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800efa8:	69bb      	ldr	r3, [r7, #24]
 800efaa:	68ba      	ldr	r2, [r7, #8]
 800efac:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800efae:	2101      	movs	r1, #1
 800efb0:	69b8      	ldr	r0, [r7, #24]
 800efb2:	f7ff febd 	bl	800ed30 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800efb6:	bf00      	nop
 800efb8:	3710      	adds	r7, #16
 800efba:	46bd      	mov	sp, r7
 800efbc:	bd80      	pop	{r7, pc}

0800efbe <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800efbe:	b580      	push	{r7, lr}
 800efc0:	b082      	sub	sp, #8
 800efc2:	af00      	add	r7, sp, #0
 800efc4:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	2b00      	cmp	r3, #0
 800efca:	d00e      	beq.n	800efea <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	2200      	movs	r2, #0
 800efd0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	2200      	movs	r2, #0
 800efd6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2200      	movs	r2, #0
 800efdc:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800efde:	2300      	movs	r3, #0
 800efe0:	2200      	movs	r2, #0
 800efe2:	2100      	movs	r1, #0
 800efe4:	6878      	ldr	r0, [r7, #4]
 800efe6:	f000 f837 	bl	800f058 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800efea:	bf00      	nop
 800efec:	3708      	adds	r7, #8
 800efee:	46bd      	mov	sp, r7
 800eff0:	bd80      	pop	{r7, pc}

0800eff2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800eff2:	b580      	push	{r7, lr}
 800eff4:	b086      	sub	sp, #24
 800eff6:	af00      	add	r7, sp, #0
 800eff8:	4603      	mov	r3, r0
 800effa:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800effc:	2301      	movs	r3, #1
 800effe:	617b      	str	r3, [r7, #20]
 800f000:	2300      	movs	r3, #0
 800f002:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800f004:	79fb      	ldrb	r3, [r7, #7]
 800f006:	461a      	mov	r2, r3
 800f008:	6939      	ldr	r1, [r7, #16]
 800f00a:	6978      	ldr	r0, [r7, #20]
 800f00c:	f7ff ff77 	bl	800eefe <xQueueGenericCreate>
 800f010:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f012:	68f8      	ldr	r0, [r7, #12]
 800f014:	f7ff ffd3 	bl	800efbe <prvInitialiseMutex>

		return xNewQueue;
 800f018:	68fb      	ldr	r3, [r7, #12]
	}
 800f01a:	4618      	mov	r0, r3
 800f01c:	3718      	adds	r7, #24
 800f01e:	46bd      	mov	sp, r7
 800f020:	bd80      	pop	{r7, pc}

0800f022 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800f022:	b580      	push	{r7, lr}
 800f024:	b088      	sub	sp, #32
 800f026:	af02      	add	r7, sp, #8
 800f028:	4603      	mov	r3, r0
 800f02a:	6039      	str	r1, [r7, #0]
 800f02c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800f02e:	2301      	movs	r3, #1
 800f030:	617b      	str	r3, [r7, #20]
 800f032:	2300      	movs	r3, #0
 800f034:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800f036:	79fb      	ldrb	r3, [r7, #7]
 800f038:	9300      	str	r3, [sp, #0]
 800f03a:	683b      	ldr	r3, [r7, #0]
 800f03c:	2200      	movs	r2, #0
 800f03e:	6939      	ldr	r1, [r7, #16]
 800f040:	6978      	ldr	r0, [r7, #20]
 800f042:	f7ff fedf 	bl	800ee04 <xQueueGenericCreateStatic>
 800f046:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800f048:	68f8      	ldr	r0, [r7, #12]
 800f04a:	f7ff ffb8 	bl	800efbe <prvInitialiseMutex>

		return xNewQueue;
 800f04e:	68fb      	ldr	r3, [r7, #12]
	}
 800f050:	4618      	mov	r0, r3
 800f052:	3718      	adds	r7, #24
 800f054:	46bd      	mov	sp, r7
 800f056:	bd80      	pop	{r7, pc}

0800f058 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800f058:	b580      	push	{r7, lr}
 800f05a:	b08e      	sub	sp, #56	; 0x38
 800f05c:	af00      	add	r7, sp, #0
 800f05e:	60f8      	str	r0, [r7, #12]
 800f060:	60b9      	str	r1, [r7, #8]
 800f062:	607a      	str	r2, [r7, #4]
 800f064:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800f066:	2300      	movs	r3, #0
 800f068:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f06e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f070:	2b00      	cmp	r3, #0
 800f072:	d10b      	bne.n	800f08c <xQueueGenericSend+0x34>
 800f074:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f078:	b672      	cpsid	i
 800f07a:	f383 8811 	msr	BASEPRI, r3
 800f07e:	f3bf 8f6f 	isb	sy
 800f082:	f3bf 8f4f 	dsb	sy
 800f086:	b662      	cpsie	i
 800f088:	62bb      	str	r3, [r7, #40]	; 0x28
 800f08a:	e7fe      	b.n	800f08a <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f08c:	68bb      	ldr	r3, [r7, #8]
 800f08e:	2b00      	cmp	r3, #0
 800f090:	d103      	bne.n	800f09a <xQueueGenericSend+0x42>
 800f092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f094:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f096:	2b00      	cmp	r3, #0
 800f098:	d101      	bne.n	800f09e <xQueueGenericSend+0x46>
 800f09a:	2301      	movs	r3, #1
 800f09c:	e000      	b.n	800f0a0 <xQueueGenericSend+0x48>
 800f09e:	2300      	movs	r3, #0
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d10b      	bne.n	800f0bc <xQueueGenericSend+0x64>
 800f0a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0a8:	b672      	cpsid	i
 800f0aa:	f383 8811 	msr	BASEPRI, r3
 800f0ae:	f3bf 8f6f 	isb	sy
 800f0b2:	f3bf 8f4f 	dsb	sy
 800f0b6:	b662      	cpsie	i
 800f0b8:	627b      	str	r3, [r7, #36]	; 0x24
 800f0ba:	e7fe      	b.n	800f0ba <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f0bc:	683b      	ldr	r3, [r7, #0]
 800f0be:	2b02      	cmp	r3, #2
 800f0c0:	d103      	bne.n	800f0ca <xQueueGenericSend+0x72>
 800f0c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f0c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f0c6:	2b01      	cmp	r3, #1
 800f0c8:	d101      	bne.n	800f0ce <xQueueGenericSend+0x76>
 800f0ca:	2301      	movs	r3, #1
 800f0cc:	e000      	b.n	800f0d0 <xQueueGenericSend+0x78>
 800f0ce:	2300      	movs	r3, #0
 800f0d0:	2b00      	cmp	r3, #0
 800f0d2:	d10b      	bne.n	800f0ec <xQueueGenericSend+0x94>
 800f0d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0d8:	b672      	cpsid	i
 800f0da:	f383 8811 	msr	BASEPRI, r3
 800f0de:	f3bf 8f6f 	isb	sy
 800f0e2:	f3bf 8f4f 	dsb	sy
 800f0e6:	b662      	cpsie	i
 800f0e8:	623b      	str	r3, [r7, #32]
 800f0ea:	e7fe      	b.n	800f0ea <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f0ec:	f001 fb78 	bl	80107e0 <xTaskGetSchedulerState>
 800f0f0:	4603      	mov	r3, r0
 800f0f2:	2b00      	cmp	r3, #0
 800f0f4:	d102      	bne.n	800f0fc <xQueueGenericSend+0xa4>
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d101      	bne.n	800f100 <xQueueGenericSend+0xa8>
 800f0fc:	2301      	movs	r3, #1
 800f0fe:	e000      	b.n	800f102 <xQueueGenericSend+0xaa>
 800f100:	2300      	movs	r3, #0
 800f102:	2b00      	cmp	r3, #0
 800f104:	d10b      	bne.n	800f11e <xQueueGenericSend+0xc6>
 800f106:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f10a:	b672      	cpsid	i
 800f10c:	f383 8811 	msr	BASEPRI, r3
 800f110:	f3bf 8f6f 	isb	sy
 800f114:	f3bf 8f4f 	dsb	sy
 800f118:	b662      	cpsie	i
 800f11a:	61fb      	str	r3, [r7, #28]
 800f11c:	e7fe      	b.n	800f11c <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f11e:	f001 fea3 	bl	8010e68 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f124:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f12a:	429a      	cmp	r2, r3
 800f12c:	d302      	bcc.n	800f134 <xQueueGenericSend+0xdc>
 800f12e:	683b      	ldr	r3, [r7, #0]
 800f130:	2b02      	cmp	r3, #2
 800f132:	d129      	bne.n	800f188 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f134:	683a      	ldr	r2, [r7, #0]
 800f136:	68b9      	ldr	r1, [r7, #8]
 800f138:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f13a:	f000 fc4a 	bl	800f9d2 <prvCopyDataToQueue>
 800f13e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f140:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f144:	2b00      	cmp	r3, #0
 800f146:	d010      	beq.n	800f16a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f14a:	3324      	adds	r3, #36	; 0x24
 800f14c:	4618      	mov	r0, r3
 800f14e:	f001 f989 	bl	8010464 <xTaskRemoveFromEventList>
 800f152:	4603      	mov	r3, r0
 800f154:	2b00      	cmp	r3, #0
 800f156:	d013      	beq.n	800f180 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f158:	4b3f      	ldr	r3, [pc, #252]	; (800f258 <xQueueGenericSend+0x200>)
 800f15a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f15e:	601a      	str	r2, [r3, #0]
 800f160:	f3bf 8f4f 	dsb	sy
 800f164:	f3bf 8f6f 	isb	sy
 800f168:	e00a      	b.n	800f180 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f16a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d007      	beq.n	800f180 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f170:	4b39      	ldr	r3, [pc, #228]	; (800f258 <xQueueGenericSend+0x200>)
 800f172:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f176:	601a      	str	r2, [r3, #0]
 800f178:	f3bf 8f4f 	dsb	sy
 800f17c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f180:	f001 fea4 	bl	8010ecc <vPortExitCritical>
				return pdPASS;
 800f184:	2301      	movs	r3, #1
 800f186:	e063      	b.n	800f250 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	2b00      	cmp	r3, #0
 800f18c:	d103      	bne.n	800f196 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f18e:	f001 fe9d 	bl	8010ecc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f192:	2300      	movs	r3, #0
 800f194:	e05c      	b.n	800f250 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f196:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d106      	bne.n	800f1aa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f19c:	f107 0314 	add.w	r3, r7, #20
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	f001 f9c3 	bl	801052c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f1a6:	2301      	movs	r3, #1
 800f1a8:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f1aa:	f001 fe8f 	bl	8010ecc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f1ae:	f000 ff4f 	bl	8010050 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f1b2:	f001 fe59 	bl	8010e68 <vPortEnterCritical>
 800f1b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1b8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f1bc:	b25b      	sxtb	r3, r3
 800f1be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f1c2:	d103      	bne.n	800f1cc <xQueueGenericSend+0x174>
 800f1c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1c6:	2200      	movs	r2, #0
 800f1c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f1cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1ce:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f1d2:	b25b      	sxtb	r3, r3
 800f1d4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f1d8:	d103      	bne.n	800f1e2 <xQueueGenericSend+0x18a>
 800f1da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1dc:	2200      	movs	r2, #0
 800f1de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f1e2:	f001 fe73 	bl	8010ecc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f1e6:	1d3a      	adds	r2, r7, #4
 800f1e8:	f107 0314 	add.w	r3, r7, #20
 800f1ec:	4611      	mov	r1, r2
 800f1ee:	4618      	mov	r0, r3
 800f1f0:	f001 f9b2 	bl	8010558 <xTaskCheckForTimeOut>
 800f1f4:	4603      	mov	r3, r0
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	d124      	bne.n	800f244 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f1fa:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f1fc:	f000 fce1 	bl	800fbc2 <prvIsQueueFull>
 800f200:	4603      	mov	r3, r0
 800f202:	2b00      	cmp	r3, #0
 800f204:	d018      	beq.n	800f238 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f208:	3310      	adds	r3, #16
 800f20a:	687a      	ldr	r2, [r7, #4]
 800f20c:	4611      	mov	r1, r2
 800f20e:	4618      	mov	r0, r3
 800f210:	f001 f902 	bl	8010418 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f214:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f216:	f000 fc6c 	bl	800faf2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f21a:	f000 ff27 	bl	801006c <xTaskResumeAll>
 800f21e:	4603      	mov	r3, r0
 800f220:	2b00      	cmp	r3, #0
 800f222:	f47f af7c 	bne.w	800f11e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800f226:	4b0c      	ldr	r3, [pc, #48]	; (800f258 <xQueueGenericSend+0x200>)
 800f228:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f22c:	601a      	str	r2, [r3, #0]
 800f22e:	f3bf 8f4f 	dsb	sy
 800f232:	f3bf 8f6f 	isb	sy
 800f236:	e772      	b.n	800f11e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f238:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f23a:	f000 fc5a 	bl	800faf2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f23e:	f000 ff15 	bl	801006c <xTaskResumeAll>
 800f242:	e76c      	b.n	800f11e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f244:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f246:	f000 fc54 	bl	800faf2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f24a:	f000 ff0f 	bl	801006c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f24e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f250:	4618      	mov	r0, r3
 800f252:	3738      	adds	r7, #56	; 0x38
 800f254:	46bd      	mov	sp, r7
 800f256:	bd80      	pop	{r7, pc}
 800f258:	e000ed04 	.word	0xe000ed04

0800f25c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f25c:	b580      	push	{r7, lr}
 800f25e:	b08e      	sub	sp, #56	; 0x38
 800f260:	af00      	add	r7, sp, #0
 800f262:	60f8      	str	r0, [r7, #12]
 800f264:	60b9      	str	r1, [r7, #8]
 800f266:	607a      	str	r2, [r7, #4]
 800f268:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f26e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f270:	2b00      	cmp	r3, #0
 800f272:	d10b      	bne.n	800f28c <xQueueGenericSendFromISR+0x30>
 800f274:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f278:	b672      	cpsid	i
 800f27a:	f383 8811 	msr	BASEPRI, r3
 800f27e:	f3bf 8f6f 	isb	sy
 800f282:	f3bf 8f4f 	dsb	sy
 800f286:	b662      	cpsie	i
 800f288:	627b      	str	r3, [r7, #36]	; 0x24
 800f28a:	e7fe      	b.n	800f28a <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f28c:	68bb      	ldr	r3, [r7, #8]
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d103      	bne.n	800f29a <xQueueGenericSendFromISR+0x3e>
 800f292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f296:	2b00      	cmp	r3, #0
 800f298:	d101      	bne.n	800f29e <xQueueGenericSendFromISR+0x42>
 800f29a:	2301      	movs	r3, #1
 800f29c:	e000      	b.n	800f2a0 <xQueueGenericSendFromISR+0x44>
 800f29e:	2300      	movs	r3, #0
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d10b      	bne.n	800f2bc <xQueueGenericSendFromISR+0x60>
 800f2a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2a8:	b672      	cpsid	i
 800f2aa:	f383 8811 	msr	BASEPRI, r3
 800f2ae:	f3bf 8f6f 	isb	sy
 800f2b2:	f3bf 8f4f 	dsb	sy
 800f2b6:	b662      	cpsie	i
 800f2b8:	623b      	str	r3, [r7, #32]
 800f2ba:	e7fe      	b.n	800f2ba <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f2bc:	683b      	ldr	r3, [r7, #0]
 800f2be:	2b02      	cmp	r3, #2
 800f2c0:	d103      	bne.n	800f2ca <xQueueGenericSendFromISR+0x6e>
 800f2c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f2c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f2c6:	2b01      	cmp	r3, #1
 800f2c8:	d101      	bne.n	800f2ce <xQueueGenericSendFromISR+0x72>
 800f2ca:	2301      	movs	r3, #1
 800f2cc:	e000      	b.n	800f2d0 <xQueueGenericSendFromISR+0x74>
 800f2ce:	2300      	movs	r3, #0
 800f2d0:	2b00      	cmp	r3, #0
 800f2d2:	d10b      	bne.n	800f2ec <xQueueGenericSendFromISR+0x90>
 800f2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2d8:	b672      	cpsid	i
 800f2da:	f383 8811 	msr	BASEPRI, r3
 800f2de:	f3bf 8f6f 	isb	sy
 800f2e2:	f3bf 8f4f 	dsb	sy
 800f2e6:	b662      	cpsie	i
 800f2e8:	61fb      	str	r3, [r7, #28]
 800f2ea:	e7fe      	b.n	800f2ea <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f2ec:	f001 fe9c 	bl	8011028 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f2f0:	f3ef 8211 	mrs	r2, BASEPRI
 800f2f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f2f8:	b672      	cpsid	i
 800f2fa:	f383 8811 	msr	BASEPRI, r3
 800f2fe:	f3bf 8f6f 	isb	sy
 800f302:	f3bf 8f4f 	dsb	sy
 800f306:	b662      	cpsie	i
 800f308:	61ba      	str	r2, [r7, #24]
 800f30a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f30c:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f30e:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f310:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f312:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800f314:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f316:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f318:	429a      	cmp	r2, r3
 800f31a:	d302      	bcc.n	800f322 <xQueueGenericSendFromISR+0xc6>
 800f31c:	683b      	ldr	r3, [r7, #0]
 800f31e:	2b02      	cmp	r3, #2
 800f320:	d12c      	bne.n	800f37c <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f324:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f328:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f32c:	683a      	ldr	r2, [r7, #0]
 800f32e:	68b9      	ldr	r1, [r7, #8]
 800f330:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f332:	f000 fb4e 	bl	800f9d2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f336:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800f33a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f33e:	d112      	bne.n	800f366 <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f344:	2b00      	cmp	r3, #0
 800f346:	d016      	beq.n	800f376 <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f34a:	3324      	adds	r3, #36	; 0x24
 800f34c:	4618      	mov	r0, r3
 800f34e:	f001 f889 	bl	8010464 <xTaskRemoveFromEventList>
 800f352:	4603      	mov	r3, r0
 800f354:	2b00      	cmp	r3, #0
 800f356:	d00e      	beq.n	800f376 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	2b00      	cmp	r3, #0
 800f35c:	d00b      	beq.n	800f376 <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	2201      	movs	r2, #1
 800f362:	601a      	str	r2, [r3, #0]
 800f364:	e007      	b.n	800f376 <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f366:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f36a:	3301      	adds	r3, #1
 800f36c:	b2db      	uxtb	r3, r3
 800f36e:	b25a      	sxtb	r2, r3
 800f370:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f372:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f376:	2301      	movs	r3, #1
 800f378:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800f37a:	e001      	b.n	800f380 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f37c:	2300      	movs	r3, #0
 800f37e:	637b      	str	r3, [r7, #52]	; 0x34
 800f380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f382:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f384:	693b      	ldr	r3, [r7, #16]
 800f386:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f38a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f38c:	4618      	mov	r0, r3
 800f38e:	3738      	adds	r7, #56	; 0x38
 800f390:	46bd      	mov	sp, r7
 800f392:	bd80      	pop	{r7, pc}

0800f394 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f394:	b580      	push	{r7, lr}
 800f396:	b08e      	sub	sp, #56	; 0x38
 800f398:	af00      	add	r7, sp, #0
 800f39a:	6078      	str	r0, [r7, #4]
 800f39c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f39e:	687b      	ldr	r3, [r7, #4]
 800f3a0:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800f3a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d10b      	bne.n	800f3c0 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800f3a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3ac:	b672      	cpsid	i
 800f3ae:	f383 8811 	msr	BASEPRI, r3
 800f3b2:	f3bf 8f6f 	isb	sy
 800f3b6:	f3bf 8f4f 	dsb	sy
 800f3ba:	b662      	cpsie	i
 800f3bc:	623b      	str	r3, [r7, #32]
 800f3be:	e7fe      	b.n	800f3be <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f3c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	d00b      	beq.n	800f3e0 <xQueueGiveFromISR+0x4c>
 800f3c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3cc:	b672      	cpsid	i
 800f3ce:	f383 8811 	msr	BASEPRI, r3
 800f3d2:	f3bf 8f6f 	isb	sy
 800f3d6:	f3bf 8f4f 	dsb	sy
 800f3da:	b662      	cpsie	i
 800f3dc:	61fb      	str	r3, [r7, #28]
 800f3de:	e7fe      	b.n	800f3de <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800f3e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	2b00      	cmp	r3, #0
 800f3e6:	d103      	bne.n	800f3f0 <xQueueGiveFromISR+0x5c>
 800f3e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3ea:	689b      	ldr	r3, [r3, #8]
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	d101      	bne.n	800f3f4 <xQueueGiveFromISR+0x60>
 800f3f0:	2301      	movs	r3, #1
 800f3f2:	e000      	b.n	800f3f6 <xQueueGiveFromISR+0x62>
 800f3f4:	2300      	movs	r3, #0
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d10b      	bne.n	800f412 <xQueueGiveFromISR+0x7e>
 800f3fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f3fe:	b672      	cpsid	i
 800f400:	f383 8811 	msr	BASEPRI, r3
 800f404:	f3bf 8f6f 	isb	sy
 800f408:	f3bf 8f4f 	dsb	sy
 800f40c:	b662      	cpsie	i
 800f40e:	61bb      	str	r3, [r7, #24]
 800f410:	e7fe      	b.n	800f410 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f412:	f001 fe09 	bl	8011028 <vPortValidateInterruptPriority>
	__asm volatile
 800f416:	f3ef 8211 	mrs	r2, BASEPRI
 800f41a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f41e:	b672      	cpsid	i
 800f420:	f383 8811 	msr	BASEPRI, r3
 800f424:	f3bf 8f6f 	isb	sy
 800f428:	f3bf 8f4f 	dsb	sy
 800f42c:	b662      	cpsie	i
 800f42e:	617a      	str	r2, [r7, #20]
 800f430:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800f432:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f434:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f436:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f43a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800f43c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f43e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f440:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f442:	429a      	cmp	r2, r3
 800f444:	d22b      	bcs.n	800f49e <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f448:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f44c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f452:	1c5a      	adds	r2, r3, #1
 800f454:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f456:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f458:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f45c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f460:	d112      	bne.n	800f488 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f466:	2b00      	cmp	r3, #0
 800f468:	d016      	beq.n	800f498 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f46a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f46c:	3324      	adds	r3, #36	; 0x24
 800f46e:	4618      	mov	r0, r3
 800f470:	f000 fff8 	bl	8010464 <xTaskRemoveFromEventList>
 800f474:	4603      	mov	r3, r0
 800f476:	2b00      	cmp	r3, #0
 800f478:	d00e      	beq.n	800f498 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f47a:	683b      	ldr	r3, [r7, #0]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d00b      	beq.n	800f498 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f480:	683b      	ldr	r3, [r7, #0]
 800f482:	2201      	movs	r2, #1
 800f484:	601a      	str	r2, [r3, #0]
 800f486:	e007      	b.n	800f498 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f488:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f48c:	3301      	adds	r3, #1
 800f48e:	b2db      	uxtb	r3, r3
 800f490:	b25a      	sxtb	r2, r3
 800f492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f494:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800f498:	2301      	movs	r3, #1
 800f49a:	637b      	str	r3, [r7, #52]	; 0x34
 800f49c:	e001      	b.n	800f4a2 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f49e:	2300      	movs	r3, #0
 800f4a0:	637b      	str	r3, [r7, #52]	; 0x34
 800f4a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f4a4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800f4a6:	68fb      	ldr	r3, [r7, #12]
 800f4a8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f4ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	3738      	adds	r7, #56	; 0x38
 800f4b2:	46bd      	mov	sp, r7
 800f4b4:	bd80      	pop	{r7, pc}
	...

0800f4b8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f4b8:	b580      	push	{r7, lr}
 800f4ba:	b08c      	sub	sp, #48	; 0x30
 800f4bc:	af00      	add	r7, sp, #0
 800f4be:	60f8      	str	r0, [r7, #12]
 800f4c0:	60b9      	str	r1, [r7, #8]
 800f4c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f4c4:	2300      	movs	r3, #0
 800f4c6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f4cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d10b      	bne.n	800f4ea <xQueueReceive+0x32>
	__asm volatile
 800f4d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f4d6:	b672      	cpsid	i
 800f4d8:	f383 8811 	msr	BASEPRI, r3
 800f4dc:	f3bf 8f6f 	isb	sy
 800f4e0:	f3bf 8f4f 	dsb	sy
 800f4e4:	b662      	cpsie	i
 800f4e6:	623b      	str	r3, [r7, #32]
 800f4e8:	e7fe      	b.n	800f4e8 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f4ea:	68bb      	ldr	r3, [r7, #8]
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d103      	bne.n	800f4f8 <xQueueReceive+0x40>
 800f4f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f4f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f4f4:	2b00      	cmp	r3, #0
 800f4f6:	d101      	bne.n	800f4fc <xQueueReceive+0x44>
 800f4f8:	2301      	movs	r3, #1
 800f4fa:	e000      	b.n	800f4fe <xQueueReceive+0x46>
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d10b      	bne.n	800f51a <xQueueReceive+0x62>
 800f502:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f506:	b672      	cpsid	i
 800f508:	f383 8811 	msr	BASEPRI, r3
 800f50c:	f3bf 8f6f 	isb	sy
 800f510:	f3bf 8f4f 	dsb	sy
 800f514:	b662      	cpsie	i
 800f516:	61fb      	str	r3, [r7, #28]
 800f518:	e7fe      	b.n	800f518 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f51a:	f001 f961 	bl	80107e0 <xTaskGetSchedulerState>
 800f51e:	4603      	mov	r3, r0
 800f520:	2b00      	cmp	r3, #0
 800f522:	d102      	bne.n	800f52a <xQueueReceive+0x72>
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	2b00      	cmp	r3, #0
 800f528:	d101      	bne.n	800f52e <xQueueReceive+0x76>
 800f52a:	2301      	movs	r3, #1
 800f52c:	e000      	b.n	800f530 <xQueueReceive+0x78>
 800f52e:	2300      	movs	r3, #0
 800f530:	2b00      	cmp	r3, #0
 800f532:	d10b      	bne.n	800f54c <xQueueReceive+0x94>
 800f534:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f538:	b672      	cpsid	i
 800f53a:	f383 8811 	msr	BASEPRI, r3
 800f53e:	f3bf 8f6f 	isb	sy
 800f542:	f3bf 8f4f 	dsb	sy
 800f546:	b662      	cpsie	i
 800f548:	61bb      	str	r3, [r7, #24]
 800f54a:	e7fe      	b.n	800f54a <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f54c:	f001 fc8c 	bl	8010e68 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f554:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d01f      	beq.n	800f59c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f55c:	68b9      	ldr	r1, [r7, #8]
 800f55e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f560:	f000 faa1 	bl	800faa6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f566:	1e5a      	subs	r2, r3, #1
 800f568:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f56a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f56c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f56e:	691b      	ldr	r3, [r3, #16]
 800f570:	2b00      	cmp	r3, #0
 800f572:	d00f      	beq.n	800f594 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f576:	3310      	adds	r3, #16
 800f578:	4618      	mov	r0, r3
 800f57a:	f000 ff73 	bl	8010464 <xTaskRemoveFromEventList>
 800f57e:	4603      	mov	r3, r0
 800f580:	2b00      	cmp	r3, #0
 800f582:	d007      	beq.n	800f594 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f584:	4b3c      	ldr	r3, [pc, #240]	; (800f678 <xQueueReceive+0x1c0>)
 800f586:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f58a:	601a      	str	r2, [r3, #0]
 800f58c:	f3bf 8f4f 	dsb	sy
 800f590:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f594:	f001 fc9a 	bl	8010ecc <vPortExitCritical>
				return pdPASS;
 800f598:	2301      	movs	r3, #1
 800f59a:	e069      	b.n	800f670 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d103      	bne.n	800f5aa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f5a2:	f001 fc93 	bl	8010ecc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f5a6:	2300      	movs	r3, #0
 800f5a8:	e062      	b.n	800f670 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f5aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d106      	bne.n	800f5be <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f5b0:	f107 0310 	add.w	r3, r7, #16
 800f5b4:	4618      	mov	r0, r3
 800f5b6:	f000 ffb9 	bl	801052c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f5ba:	2301      	movs	r3, #1
 800f5bc:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f5be:	f001 fc85 	bl	8010ecc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f5c2:	f000 fd45 	bl	8010050 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f5c6:	f001 fc4f 	bl	8010e68 <vPortEnterCritical>
 800f5ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5cc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f5d0:	b25b      	sxtb	r3, r3
 800f5d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f5d6:	d103      	bne.n	800f5e0 <xQueueReceive+0x128>
 800f5d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5da:	2200      	movs	r2, #0
 800f5dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f5e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f5e6:	b25b      	sxtb	r3, r3
 800f5e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f5ec:	d103      	bne.n	800f5f6 <xQueueReceive+0x13e>
 800f5ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f5f0:	2200      	movs	r2, #0
 800f5f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f5f6:	f001 fc69 	bl	8010ecc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f5fa:	1d3a      	adds	r2, r7, #4
 800f5fc:	f107 0310 	add.w	r3, r7, #16
 800f600:	4611      	mov	r1, r2
 800f602:	4618      	mov	r0, r3
 800f604:	f000 ffa8 	bl	8010558 <xTaskCheckForTimeOut>
 800f608:	4603      	mov	r3, r0
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d123      	bne.n	800f656 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f60e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f610:	f000 fac1 	bl	800fb96 <prvIsQueueEmpty>
 800f614:	4603      	mov	r3, r0
 800f616:	2b00      	cmp	r3, #0
 800f618:	d017      	beq.n	800f64a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f61a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f61c:	3324      	adds	r3, #36	; 0x24
 800f61e:	687a      	ldr	r2, [r7, #4]
 800f620:	4611      	mov	r1, r2
 800f622:	4618      	mov	r0, r3
 800f624:	f000 fef8 	bl	8010418 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f628:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f62a:	f000 fa62 	bl	800faf2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f62e:	f000 fd1d 	bl	801006c <xTaskResumeAll>
 800f632:	4603      	mov	r3, r0
 800f634:	2b00      	cmp	r3, #0
 800f636:	d189      	bne.n	800f54c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800f638:	4b0f      	ldr	r3, [pc, #60]	; (800f678 <xQueueReceive+0x1c0>)
 800f63a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f63e:	601a      	str	r2, [r3, #0]
 800f640:	f3bf 8f4f 	dsb	sy
 800f644:	f3bf 8f6f 	isb	sy
 800f648:	e780      	b.n	800f54c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f64a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f64c:	f000 fa51 	bl	800faf2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f650:	f000 fd0c 	bl	801006c <xTaskResumeAll>
 800f654:	e77a      	b.n	800f54c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f656:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f658:	f000 fa4b 	bl	800faf2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f65c:	f000 fd06 	bl	801006c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f660:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800f662:	f000 fa98 	bl	800fb96 <prvIsQueueEmpty>
 800f666:	4603      	mov	r3, r0
 800f668:	2b00      	cmp	r3, #0
 800f66a:	f43f af6f 	beq.w	800f54c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f66e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f670:	4618      	mov	r0, r3
 800f672:	3730      	adds	r7, #48	; 0x30
 800f674:	46bd      	mov	sp, r7
 800f676:	bd80      	pop	{r7, pc}
 800f678:	e000ed04 	.word	0xe000ed04

0800f67c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800f67c:	b580      	push	{r7, lr}
 800f67e:	b08e      	sub	sp, #56	; 0x38
 800f680:	af00      	add	r7, sp, #0
 800f682:	6078      	str	r0, [r7, #4]
 800f684:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800f686:	2300      	movs	r3, #0
 800f688:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800f68e:	2300      	movs	r3, #0
 800f690:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f694:	2b00      	cmp	r3, #0
 800f696:	d10b      	bne.n	800f6b0 <xQueueSemaphoreTake+0x34>
 800f698:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f69c:	b672      	cpsid	i
 800f69e:	f383 8811 	msr	BASEPRI, r3
 800f6a2:	f3bf 8f6f 	isb	sy
 800f6a6:	f3bf 8f4f 	dsb	sy
 800f6aa:	b662      	cpsie	i
 800f6ac:	623b      	str	r3, [r7, #32]
 800f6ae:	e7fe      	b.n	800f6ae <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f6b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f6b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d00b      	beq.n	800f6d0 <xQueueSemaphoreTake+0x54>
 800f6b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6bc:	b672      	cpsid	i
 800f6be:	f383 8811 	msr	BASEPRI, r3
 800f6c2:	f3bf 8f6f 	isb	sy
 800f6c6:	f3bf 8f4f 	dsb	sy
 800f6ca:	b662      	cpsie	i
 800f6cc:	61fb      	str	r3, [r7, #28]
 800f6ce:	e7fe      	b.n	800f6ce <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f6d0:	f001 f886 	bl	80107e0 <xTaskGetSchedulerState>
 800f6d4:	4603      	mov	r3, r0
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d102      	bne.n	800f6e0 <xQueueSemaphoreTake+0x64>
 800f6da:	683b      	ldr	r3, [r7, #0]
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d101      	bne.n	800f6e4 <xQueueSemaphoreTake+0x68>
 800f6e0:	2301      	movs	r3, #1
 800f6e2:	e000      	b.n	800f6e6 <xQueueSemaphoreTake+0x6a>
 800f6e4:	2300      	movs	r3, #0
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d10b      	bne.n	800f702 <xQueueSemaphoreTake+0x86>
 800f6ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f6ee:	b672      	cpsid	i
 800f6f0:	f383 8811 	msr	BASEPRI, r3
 800f6f4:	f3bf 8f6f 	isb	sy
 800f6f8:	f3bf 8f4f 	dsb	sy
 800f6fc:	b662      	cpsie	i
 800f6fe:	61bb      	str	r3, [r7, #24]
 800f700:	e7fe      	b.n	800f700 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f702:	f001 fbb1 	bl	8010e68 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800f706:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f70a:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800f70c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d024      	beq.n	800f75c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800f712:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f714:	1e5a      	subs	r2, r3, #1
 800f716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f718:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f71a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f71c:	681b      	ldr	r3, [r3, #0]
 800f71e:	2b00      	cmp	r3, #0
 800f720:	d104      	bne.n	800f72c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800f722:	f001 fa1f 	bl	8010b64 <pvTaskIncrementMutexHeldCount>
 800f726:	4602      	mov	r2, r0
 800f728:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f72a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f72c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f72e:	691b      	ldr	r3, [r3, #16]
 800f730:	2b00      	cmp	r3, #0
 800f732:	d00f      	beq.n	800f754 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f736:	3310      	adds	r3, #16
 800f738:	4618      	mov	r0, r3
 800f73a:	f000 fe93 	bl	8010464 <xTaskRemoveFromEventList>
 800f73e:	4603      	mov	r3, r0
 800f740:	2b00      	cmp	r3, #0
 800f742:	d007      	beq.n	800f754 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f744:	4b54      	ldr	r3, [pc, #336]	; (800f898 <xQueueSemaphoreTake+0x21c>)
 800f746:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f74a:	601a      	str	r2, [r3, #0]
 800f74c:	f3bf 8f4f 	dsb	sy
 800f750:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f754:	f001 fbba 	bl	8010ecc <vPortExitCritical>
				return pdPASS;
 800f758:	2301      	movs	r3, #1
 800f75a:	e098      	b.n	800f88e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f75c:	683b      	ldr	r3, [r7, #0]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d112      	bne.n	800f788 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800f762:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f764:	2b00      	cmp	r3, #0
 800f766:	d00b      	beq.n	800f780 <xQueueSemaphoreTake+0x104>
 800f768:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f76c:	b672      	cpsid	i
 800f76e:	f383 8811 	msr	BASEPRI, r3
 800f772:	f3bf 8f6f 	isb	sy
 800f776:	f3bf 8f4f 	dsb	sy
 800f77a:	b662      	cpsie	i
 800f77c:	617b      	str	r3, [r7, #20]
 800f77e:	e7fe      	b.n	800f77e <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800f780:	f001 fba4 	bl	8010ecc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f784:	2300      	movs	r3, #0
 800f786:	e082      	b.n	800f88e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f788:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f78a:	2b00      	cmp	r3, #0
 800f78c:	d106      	bne.n	800f79c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f78e:	f107 030c 	add.w	r3, r7, #12
 800f792:	4618      	mov	r0, r3
 800f794:	f000 feca 	bl	801052c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f798:	2301      	movs	r3, #1
 800f79a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f79c:	f001 fb96 	bl	8010ecc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f7a0:	f000 fc56 	bl	8010050 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f7a4:	f001 fb60 	bl	8010e68 <vPortEnterCritical>
 800f7a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7aa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f7ae:	b25b      	sxtb	r3, r3
 800f7b0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f7b4:	d103      	bne.n	800f7be <xQueueSemaphoreTake+0x142>
 800f7b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f7be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800f7c4:	b25b      	sxtb	r3, r3
 800f7c6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f7ca:	d103      	bne.n	800f7d4 <xQueueSemaphoreTake+0x158>
 800f7cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7ce:	2200      	movs	r2, #0
 800f7d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f7d4:	f001 fb7a 	bl	8010ecc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f7d8:	463a      	mov	r2, r7
 800f7da:	f107 030c 	add.w	r3, r7, #12
 800f7de:	4611      	mov	r1, r2
 800f7e0:	4618      	mov	r0, r3
 800f7e2:	f000 feb9 	bl	8010558 <xTaskCheckForTimeOut>
 800f7e6:	4603      	mov	r3, r0
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	d132      	bne.n	800f852 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f7ec:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f7ee:	f000 f9d2 	bl	800fb96 <prvIsQueueEmpty>
 800f7f2:	4603      	mov	r3, r0
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d026      	beq.n	800f846 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f7f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d109      	bne.n	800f814 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800f800:	f001 fb32 	bl	8010e68 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f806:	689b      	ldr	r3, [r3, #8]
 800f808:	4618      	mov	r0, r3
 800f80a:	f001 f807 	bl	801081c <xTaskPriorityInherit>
 800f80e:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800f810:	f001 fb5c 	bl	8010ecc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f814:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f816:	3324      	adds	r3, #36	; 0x24
 800f818:	683a      	ldr	r2, [r7, #0]
 800f81a:	4611      	mov	r1, r2
 800f81c:	4618      	mov	r0, r3
 800f81e:	f000 fdfb 	bl	8010418 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f822:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f824:	f000 f965 	bl	800faf2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f828:	f000 fc20 	bl	801006c <xTaskResumeAll>
 800f82c:	4603      	mov	r3, r0
 800f82e:	2b00      	cmp	r3, #0
 800f830:	f47f af67 	bne.w	800f702 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800f834:	4b18      	ldr	r3, [pc, #96]	; (800f898 <xQueueSemaphoreTake+0x21c>)
 800f836:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f83a:	601a      	str	r2, [r3, #0]
 800f83c:	f3bf 8f4f 	dsb	sy
 800f840:	f3bf 8f6f 	isb	sy
 800f844:	e75d      	b.n	800f702 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800f846:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f848:	f000 f953 	bl	800faf2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f84c:	f000 fc0e 	bl	801006c <xTaskResumeAll>
 800f850:	e757      	b.n	800f702 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800f852:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f854:	f000 f94d 	bl	800faf2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f858:	f000 fc08 	bl	801006c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f85c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f85e:	f000 f99a 	bl	800fb96 <prvIsQueueEmpty>
 800f862:	4603      	mov	r3, r0
 800f864:	2b00      	cmp	r3, #0
 800f866:	f43f af4c 	beq.w	800f702 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800f86a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f86c:	2b00      	cmp	r3, #0
 800f86e:	d00d      	beq.n	800f88c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800f870:	f001 fafa 	bl	8010e68 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800f874:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800f876:	f000 f894 	bl	800f9a2 <prvGetDisinheritPriorityAfterTimeout>
 800f87a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800f87c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f87e:	689b      	ldr	r3, [r3, #8]
 800f880:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800f882:	4618      	mov	r0, r3
 800f884:	f001 f8d2 	bl	8010a2c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800f888:	f001 fb20 	bl	8010ecc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f88c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f88e:	4618      	mov	r0, r3
 800f890:	3738      	adds	r7, #56	; 0x38
 800f892:	46bd      	mov	sp, r7
 800f894:	bd80      	pop	{r7, pc}
 800f896:	bf00      	nop
 800f898:	e000ed04 	.word	0xe000ed04

0800f89c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800f89c:	b580      	push	{r7, lr}
 800f89e:	b08e      	sub	sp, #56	; 0x38
 800f8a0:	af00      	add	r7, sp, #0
 800f8a2:	60f8      	str	r0, [r7, #12]
 800f8a4:	60b9      	str	r1, [r7, #8]
 800f8a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f8a8:	68fb      	ldr	r3, [r7, #12]
 800f8aa:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800f8ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d10b      	bne.n	800f8ca <xQueueReceiveFromISR+0x2e>
 800f8b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8b6:	b672      	cpsid	i
 800f8b8:	f383 8811 	msr	BASEPRI, r3
 800f8bc:	f3bf 8f6f 	isb	sy
 800f8c0:	f3bf 8f4f 	dsb	sy
 800f8c4:	b662      	cpsie	i
 800f8c6:	623b      	str	r3, [r7, #32]
 800f8c8:	e7fe      	b.n	800f8c8 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f8ca:	68bb      	ldr	r3, [r7, #8]
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d103      	bne.n	800f8d8 <xQueueReceiveFromISR+0x3c>
 800f8d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f8d4:	2b00      	cmp	r3, #0
 800f8d6:	d101      	bne.n	800f8dc <xQueueReceiveFromISR+0x40>
 800f8d8:	2301      	movs	r3, #1
 800f8da:	e000      	b.n	800f8de <xQueueReceiveFromISR+0x42>
 800f8dc:	2300      	movs	r3, #0
 800f8de:	2b00      	cmp	r3, #0
 800f8e0:	d10b      	bne.n	800f8fa <xQueueReceiveFromISR+0x5e>
 800f8e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8e6:	b672      	cpsid	i
 800f8e8:	f383 8811 	msr	BASEPRI, r3
 800f8ec:	f3bf 8f6f 	isb	sy
 800f8f0:	f3bf 8f4f 	dsb	sy
 800f8f4:	b662      	cpsie	i
 800f8f6:	61fb      	str	r3, [r7, #28]
 800f8f8:	e7fe      	b.n	800f8f8 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f8fa:	f001 fb95 	bl	8011028 <vPortValidateInterruptPriority>
	__asm volatile
 800f8fe:	f3ef 8211 	mrs	r2, BASEPRI
 800f902:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f906:	b672      	cpsid	i
 800f908:	f383 8811 	msr	BASEPRI, r3
 800f90c:	f3bf 8f6f 	isb	sy
 800f910:	f3bf 8f4f 	dsb	sy
 800f914:	b662      	cpsie	i
 800f916:	61ba      	str	r2, [r7, #24]
 800f918:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800f91a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f91c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f91e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f922:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f924:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f926:	2b00      	cmp	r3, #0
 800f928:	d02f      	beq.n	800f98a <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800f92a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f92c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800f930:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f934:	68b9      	ldr	r1, [r7, #8]
 800f936:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800f938:	f000 f8b5 	bl	800faa6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f93c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f93e:	1e5a      	subs	r2, r3, #1
 800f940:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f942:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800f944:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f948:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f94c:	d112      	bne.n	800f974 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f94e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f950:	691b      	ldr	r3, [r3, #16]
 800f952:	2b00      	cmp	r3, #0
 800f954:	d016      	beq.n	800f984 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f956:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f958:	3310      	adds	r3, #16
 800f95a:	4618      	mov	r0, r3
 800f95c:	f000 fd82 	bl	8010464 <xTaskRemoveFromEventList>
 800f960:	4603      	mov	r3, r0
 800f962:	2b00      	cmp	r3, #0
 800f964:	d00e      	beq.n	800f984 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d00b      	beq.n	800f984 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	2201      	movs	r2, #1
 800f970:	601a      	str	r2, [r3, #0]
 800f972:	e007      	b.n	800f984 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800f974:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f978:	3301      	adds	r3, #1
 800f97a:	b2db      	uxtb	r3, r3
 800f97c:	b25a      	sxtb	r2, r3
 800f97e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f980:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800f984:	2301      	movs	r3, #1
 800f986:	637b      	str	r3, [r7, #52]	; 0x34
 800f988:	e001      	b.n	800f98e <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 800f98a:	2300      	movs	r3, #0
 800f98c:	637b      	str	r3, [r7, #52]	; 0x34
 800f98e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f990:	613b      	str	r3, [r7, #16]
	__asm volatile
 800f992:	693b      	ldr	r3, [r7, #16]
 800f994:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f998:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800f99a:	4618      	mov	r0, r3
 800f99c:	3738      	adds	r7, #56	; 0x38
 800f99e:	46bd      	mov	sp, r7
 800f9a0:	bd80      	pop	{r7, pc}

0800f9a2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800f9a2:	b480      	push	{r7}
 800f9a4:	b085      	sub	sp, #20
 800f9a6:	af00      	add	r7, sp, #0
 800f9a8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d006      	beq.n	800f9c0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f9b6:	681b      	ldr	r3, [r3, #0]
 800f9b8:	f1c3 0307 	rsb	r3, r3, #7
 800f9bc:	60fb      	str	r3, [r7, #12]
 800f9be:	e001      	b.n	800f9c4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800f9c0:	2300      	movs	r3, #0
 800f9c2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800f9c4:	68fb      	ldr	r3, [r7, #12]
	}
 800f9c6:	4618      	mov	r0, r3
 800f9c8:	3714      	adds	r7, #20
 800f9ca:	46bd      	mov	sp, r7
 800f9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d0:	4770      	bx	lr

0800f9d2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f9d2:	b580      	push	{r7, lr}
 800f9d4:	b086      	sub	sp, #24
 800f9d6:	af00      	add	r7, sp, #0
 800f9d8:	60f8      	str	r0, [r7, #12]
 800f9da:	60b9      	str	r1, [r7, #8]
 800f9dc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f9de:	2300      	movs	r3, #0
 800f9e0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f9e6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d10d      	bne.n	800fa0c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f9f0:	68fb      	ldr	r3, [r7, #12]
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d14d      	bne.n	800fa94 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f9f8:	68fb      	ldr	r3, [r7, #12]
 800f9fa:	689b      	ldr	r3, [r3, #8]
 800f9fc:	4618      	mov	r0, r3
 800f9fe:	f000 ff8d 	bl	801091c <xTaskPriorityDisinherit>
 800fa02:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	2200      	movs	r2, #0
 800fa08:	609a      	str	r2, [r3, #8]
 800fa0a:	e043      	b.n	800fa94 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	2b00      	cmp	r3, #0
 800fa10:	d119      	bne.n	800fa46 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	6858      	ldr	r0, [r3, #4]
 800fa16:	68fb      	ldr	r3, [r7, #12]
 800fa18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa1a:	461a      	mov	r2, r3
 800fa1c:	68b9      	ldr	r1, [r7, #8]
 800fa1e:	f00d fafe 	bl	801d01e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fa22:	68fb      	ldr	r3, [r7, #12]
 800fa24:	685a      	ldr	r2, [r3, #4]
 800fa26:	68fb      	ldr	r3, [r7, #12]
 800fa28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa2a:	441a      	add	r2, r3
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	685a      	ldr	r2, [r3, #4]
 800fa34:	68fb      	ldr	r3, [r7, #12]
 800fa36:	689b      	ldr	r3, [r3, #8]
 800fa38:	429a      	cmp	r2, r3
 800fa3a:	d32b      	bcc.n	800fa94 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800fa3c:	68fb      	ldr	r3, [r7, #12]
 800fa3e:	681a      	ldr	r2, [r3, #0]
 800fa40:	68fb      	ldr	r3, [r7, #12]
 800fa42:	605a      	str	r2, [r3, #4]
 800fa44:	e026      	b.n	800fa94 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	68d8      	ldr	r0, [r3, #12]
 800fa4a:	68fb      	ldr	r3, [r7, #12]
 800fa4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa4e:	461a      	mov	r2, r3
 800fa50:	68b9      	ldr	r1, [r7, #8]
 800fa52:	f00d fae4 	bl	801d01e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800fa56:	68fb      	ldr	r3, [r7, #12]
 800fa58:	68da      	ldr	r2, [r3, #12]
 800fa5a:	68fb      	ldr	r3, [r7, #12]
 800fa5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa5e:	425b      	negs	r3, r3
 800fa60:	441a      	add	r2, r3
 800fa62:	68fb      	ldr	r3, [r7, #12]
 800fa64:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800fa66:	68fb      	ldr	r3, [r7, #12]
 800fa68:	68da      	ldr	r2, [r3, #12]
 800fa6a:	68fb      	ldr	r3, [r7, #12]
 800fa6c:	681b      	ldr	r3, [r3, #0]
 800fa6e:	429a      	cmp	r2, r3
 800fa70:	d207      	bcs.n	800fa82 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800fa72:	68fb      	ldr	r3, [r7, #12]
 800fa74:	689a      	ldr	r2, [r3, #8]
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fa7a:	425b      	negs	r3, r3
 800fa7c:	441a      	add	r2, r3
 800fa7e:	68fb      	ldr	r3, [r7, #12]
 800fa80:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	2b02      	cmp	r3, #2
 800fa86:	d105      	bne.n	800fa94 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800fa88:	693b      	ldr	r3, [r7, #16]
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d002      	beq.n	800fa94 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800fa8e:	693b      	ldr	r3, [r7, #16]
 800fa90:	3b01      	subs	r3, #1
 800fa92:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800fa94:	693b      	ldr	r3, [r7, #16]
 800fa96:	1c5a      	adds	r2, r3, #1
 800fa98:	68fb      	ldr	r3, [r7, #12]
 800fa9a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800fa9c:	697b      	ldr	r3, [r7, #20]
}
 800fa9e:	4618      	mov	r0, r3
 800faa0:	3718      	adds	r7, #24
 800faa2:	46bd      	mov	sp, r7
 800faa4:	bd80      	pop	{r7, pc}

0800faa6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800faa6:	b580      	push	{r7, lr}
 800faa8:	b082      	sub	sp, #8
 800faaa:	af00      	add	r7, sp, #0
 800faac:	6078      	str	r0, [r7, #4]
 800faae:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fab4:	2b00      	cmp	r3, #0
 800fab6:	d018      	beq.n	800faea <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800fab8:	687b      	ldr	r3, [r7, #4]
 800faba:	68da      	ldr	r2, [r3, #12]
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fac0:	441a      	add	r2, r3
 800fac2:	687b      	ldr	r3, [r7, #4]
 800fac4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800fac6:	687b      	ldr	r3, [r7, #4]
 800fac8:	68da      	ldr	r2, [r3, #12]
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	689b      	ldr	r3, [r3, #8]
 800face:	429a      	cmp	r2, r3
 800fad0:	d303      	bcc.n	800fada <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800fad2:	687b      	ldr	r3, [r7, #4]
 800fad4:	681a      	ldr	r2, [r3, #0]
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	68d9      	ldr	r1, [r3, #12]
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800fae2:	461a      	mov	r2, r3
 800fae4:	6838      	ldr	r0, [r7, #0]
 800fae6:	f00d fa9a 	bl	801d01e <memcpy>
	}
}
 800faea:	bf00      	nop
 800faec:	3708      	adds	r7, #8
 800faee:	46bd      	mov	sp, r7
 800faf0:	bd80      	pop	{r7, pc}

0800faf2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800faf2:	b580      	push	{r7, lr}
 800faf4:	b084      	sub	sp, #16
 800faf6:	af00      	add	r7, sp, #0
 800faf8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800fafa:	f001 f9b5 	bl	8010e68 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800fb04:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fb06:	e011      	b.n	800fb2c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fb0c:	2b00      	cmp	r3, #0
 800fb0e:	d012      	beq.n	800fb36 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	3324      	adds	r3, #36	; 0x24
 800fb14:	4618      	mov	r0, r3
 800fb16:	f000 fca5 	bl	8010464 <xTaskRemoveFromEventList>
 800fb1a:	4603      	mov	r3, r0
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d001      	beq.n	800fb24 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800fb20:	f000 fd7e 	bl	8010620 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800fb24:	7bfb      	ldrb	r3, [r7, #15]
 800fb26:	3b01      	subs	r3, #1
 800fb28:	b2db      	uxtb	r3, r3
 800fb2a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800fb2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fb30:	2b00      	cmp	r3, #0
 800fb32:	dce9      	bgt.n	800fb08 <prvUnlockQueue+0x16>
 800fb34:	e000      	b.n	800fb38 <prvUnlockQueue+0x46>
					break;
 800fb36:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	22ff      	movs	r2, #255	; 0xff
 800fb3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800fb40:	f001 f9c4 	bl	8010ecc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800fb44:	f001 f990 	bl	8010e68 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800fb4e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fb50:	e011      	b.n	800fb76 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	691b      	ldr	r3, [r3, #16]
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d012      	beq.n	800fb80 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fb5a:	687b      	ldr	r3, [r7, #4]
 800fb5c:	3310      	adds	r3, #16
 800fb5e:	4618      	mov	r0, r3
 800fb60:	f000 fc80 	bl	8010464 <xTaskRemoveFromEventList>
 800fb64:	4603      	mov	r3, r0
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	d001      	beq.n	800fb6e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800fb6a:	f000 fd59 	bl	8010620 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800fb6e:	7bbb      	ldrb	r3, [r7, #14]
 800fb70:	3b01      	subs	r3, #1
 800fb72:	b2db      	uxtb	r3, r3
 800fb74:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800fb76:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fb7a:	2b00      	cmp	r3, #0
 800fb7c:	dce9      	bgt.n	800fb52 <prvUnlockQueue+0x60>
 800fb7e:	e000      	b.n	800fb82 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800fb80:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	22ff      	movs	r2, #255	; 0xff
 800fb86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800fb8a:	f001 f99f 	bl	8010ecc <vPortExitCritical>
}
 800fb8e:	bf00      	nop
 800fb90:	3710      	adds	r7, #16
 800fb92:	46bd      	mov	sp, r7
 800fb94:	bd80      	pop	{r7, pc}

0800fb96 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800fb96:	b580      	push	{r7, lr}
 800fb98:	b084      	sub	sp, #16
 800fb9a:	af00      	add	r7, sp, #0
 800fb9c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fb9e:	f001 f963 	bl	8010e68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800fba6:	2b00      	cmp	r3, #0
 800fba8:	d102      	bne.n	800fbb0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800fbaa:	2301      	movs	r3, #1
 800fbac:	60fb      	str	r3, [r7, #12]
 800fbae:	e001      	b.n	800fbb4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800fbb0:	2300      	movs	r3, #0
 800fbb2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fbb4:	f001 f98a 	bl	8010ecc <vPortExitCritical>

	return xReturn;
 800fbb8:	68fb      	ldr	r3, [r7, #12]
}
 800fbba:	4618      	mov	r0, r3
 800fbbc:	3710      	adds	r7, #16
 800fbbe:	46bd      	mov	sp, r7
 800fbc0:	bd80      	pop	{r7, pc}

0800fbc2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800fbc2:	b580      	push	{r7, lr}
 800fbc4:	b084      	sub	sp, #16
 800fbc6:	af00      	add	r7, sp, #0
 800fbc8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800fbca:	f001 f94d 	bl	8010e68 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800fbce:	687b      	ldr	r3, [r7, #4]
 800fbd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fbd6:	429a      	cmp	r2, r3
 800fbd8:	d102      	bne.n	800fbe0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800fbda:	2301      	movs	r3, #1
 800fbdc:	60fb      	str	r3, [r7, #12]
 800fbde:	e001      	b.n	800fbe4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800fbe4:	f001 f972 	bl	8010ecc <vPortExitCritical>

	return xReturn;
 800fbe8:	68fb      	ldr	r3, [r7, #12]
}
 800fbea:	4618      	mov	r0, r3
 800fbec:	3710      	adds	r7, #16
 800fbee:	46bd      	mov	sp, r7
 800fbf0:	bd80      	pop	{r7, pc}

0800fbf2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800fbf2:	b580      	push	{r7, lr}
 800fbf4:	b08e      	sub	sp, #56	; 0x38
 800fbf6:	af04      	add	r7, sp, #16
 800fbf8:	60f8      	str	r0, [r7, #12]
 800fbfa:	60b9      	str	r1, [r7, #8]
 800fbfc:	607a      	str	r2, [r7, #4]
 800fbfe:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800fc00:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d10b      	bne.n	800fc1e <xTaskCreateStatic+0x2c>
	__asm volatile
 800fc06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc0a:	b672      	cpsid	i
 800fc0c:	f383 8811 	msr	BASEPRI, r3
 800fc10:	f3bf 8f6f 	isb	sy
 800fc14:	f3bf 8f4f 	dsb	sy
 800fc18:	b662      	cpsie	i
 800fc1a:	623b      	str	r3, [r7, #32]
 800fc1c:	e7fe      	b.n	800fc1c <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 800fc1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc20:	2b00      	cmp	r3, #0
 800fc22:	d10b      	bne.n	800fc3c <xTaskCreateStatic+0x4a>
 800fc24:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc28:	b672      	cpsid	i
 800fc2a:	f383 8811 	msr	BASEPRI, r3
 800fc2e:	f3bf 8f6f 	isb	sy
 800fc32:	f3bf 8f4f 	dsb	sy
 800fc36:	b662      	cpsie	i
 800fc38:	61fb      	str	r3, [r7, #28]
 800fc3a:	e7fe      	b.n	800fc3a <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800fc3c:	2354      	movs	r3, #84	; 0x54
 800fc3e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800fc40:	693b      	ldr	r3, [r7, #16]
 800fc42:	2b54      	cmp	r3, #84	; 0x54
 800fc44:	d00b      	beq.n	800fc5e <xTaskCreateStatic+0x6c>
 800fc46:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc4a:	b672      	cpsid	i
 800fc4c:	f383 8811 	msr	BASEPRI, r3
 800fc50:	f3bf 8f6f 	isb	sy
 800fc54:	f3bf 8f4f 	dsb	sy
 800fc58:	b662      	cpsie	i
 800fc5a:	61bb      	str	r3, [r7, #24]
 800fc5c:	e7fe      	b.n	800fc5c <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800fc5e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800fc60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d01e      	beq.n	800fca4 <xTaskCreateStatic+0xb2>
 800fc66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d01b      	beq.n	800fca4 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fc6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fc6e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800fc70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fc74:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800fc76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc78:	2202      	movs	r2, #2
 800fc7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800fc7e:	2300      	movs	r3, #0
 800fc80:	9303      	str	r3, [sp, #12]
 800fc82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc84:	9302      	str	r3, [sp, #8]
 800fc86:	f107 0314 	add.w	r3, r7, #20
 800fc8a:	9301      	str	r3, [sp, #4]
 800fc8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fc8e:	9300      	str	r3, [sp, #0]
 800fc90:	683b      	ldr	r3, [r7, #0]
 800fc92:	687a      	ldr	r2, [r7, #4]
 800fc94:	68b9      	ldr	r1, [r7, #8]
 800fc96:	68f8      	ldr	r0, [r7, #12]
 800fc98:	f000 f850 	bl	800fd3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fc9c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fc9e:	f000 f8d5 	bl	800fe4c <prvAddNewTaskToReadyList>
 800fca2:	e001      	b.n	800fca8 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800fca4:	2300      	movs	r3, #0
 800fca6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800fca8:	697b      	ldr	r3, [r7, #20]
	}
 800fcaa:	4618      	mov	r0, r3
 800fcac:	3728      	adds	r7, #40	; 0x28
 800fcae:	46bd      	mov	sp, r7
 800fcb0:	bd80      	pop	{r7, pc}

0800fcb2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800fcb2:	b580      	push	{r7, lr}
 800fcb4:	b08c      	sub	sp, #48	; 0x30
 800fcb6:	af04      	add	r7, sp, #16
 800fcb8:	60f8      	str	r0, [r7, #12]
 800fcba:	60b9      	str	r1, [r7, #8]
 800fcbc:	603b      	str	r3, [r7, #0]
 800fcbe:	4613      	mov	r3, r2
 800fcc0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800fcc2:	88fb      	ldrh	r3, [r7, #6]
 800fcc4:	009b      	lsls	r3, r3, #2
 800fcc6:	4618      	mov	r0, r3
 800fcc8:	f001 f9f0 	bl	80110ac <pvPortMalloc>
 800fccc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fcce:	697b      	ldr	r3, [r7, #20]
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d00e      	beq.n	800fcf2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fcd4:	2054      	movs	r0, #84	; 0x54
 800fcd6:	f001 f9e9 	bl	80110ac <pvPortMalloc>
 800fcda:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fcdc:	69fb      	ldr	r3, [r7, #28]
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d003      	beq.n	800fcea <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fce2:	69fb      	ldr	r3, [r7, #28]
 800fce4:	697a      	ldr	r2, [r7, #20]
 800fce6:	631a      	str	r2, [r3, #48]	; 0x30
 800fce8:	e005      	b.n	800fcf6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fcea:	6978      	ldr	r0, [r7, #20]
 800fcec:	f001 faa6 	bl	801123c <vPortFree>
 800fcf0:	e001      	b.n	800fcf6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fcf2:	2300      	movs	r3, #0
 800fcf4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fcf6:	69fb      	ldr	r3, [r7, #28]
 800fcf8:	2b00      	cmp	r3, #0
 800fcfa:	d017      	beq.n	800fd2c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fcfc:	69fb      	ldr	r3, [r7, #28]
 800fcfe:	2200      	movs	r2, #0
 800fd00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fd04:	88fa      	ldrh	r2, [r7, #6]
 800fd06:	2300      	movs	r3, #0
 800fd08:	9303      	str	r3, [sp, #12]
 800fd0a:	69fb      	ldr	r3, [r7, #28]
 800fd0c:	9302      	str	r3, [sp, #8]
 800fd0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fd10:	9301      	str	r3, [sp, #4]
 800fd12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fd14:	9300      	str	r3, [sp, #0]
 800fd16:	683b      	ldr	r3, [r7, #0]
 800fd18:	68b9      	ldr	r1, [r7, #8]
 800fd1a:	68f8      	ldr	r0, [r7, #12]
 800fd1c:	f000 f80e 	bl	800fd3c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fd20:	69f8      	ldr	r0, [r7, #28]
 800fd22:	f000 f893 	bl	800fe4c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fd26:	2301      	movs	r3, #1
 800fd28:	61bb      	str	r3, [r7, #24]
 800fd2a:	e002      	b.n	800fd32 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fd2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fd30:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fd32:	69bb      	ldr	r3, [r7, #24]
	}
 800fd34:	4618      	mov	r0, r3
 800fd36:	3720      	adds	r7, #32
 800fd38:	46bd      	mov	sp, r7
 800fd3a:	bd80      	pop	{r7, pc}

0800fd3c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fd3c:	b580      	push	{r7, lr}
 800fd3e:	b088      	sub	sp, #32
 800fd40:	af00      	add	r7, sp, #0
 800fd42:	60f8      	str	r0, [r7, #12]
 800fd44:	60b9      	str	r1, [r7, #8]
 800fd46:	607a      	str	r2, [r7, #4]
 800fd48:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fd4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd4c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fd4e:	6879      	ldr	r1, [r7, #4]
 800fd50:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800fd54:	440b      	add	r3, r1
 800fd56:	009b      	lsls	r3, r3, #2
 800fd58:	4413      	add	r3, r2
 800fd5a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800fd5c:	69bb      	ldr	r3, [r7, #24]
 800fd5e:	f023 0307 	bic.w	r3, r3, #7
 800fd62:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800fd64:	69bb      	ldr	r3, [r7, #24]
 800fd66:	f003 0307 	and.w	r3, r3, #7
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	d00b      	beq.n	800fd86 <prvInitialiseNewTask+0x4a>
 800fd6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd72:	b672      	cpsid	i
 800fd74:	f383 8811 	msr	BASEPRI, r3
 800fd78:	f3bf 8f6f 	isb	sy
 800fd7c:	f3bf 8f4f 	dsb	sy
 800fd80:	b662      	cpsie	i
 800fd82:	617b      	str	r3, [r7, #20]
 800fd84:	e7fe      	b.n	800fd84 <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800fd86:	68bb      	ldr	r3, [r7, #8]
 800fd88:	2b00      	cmp	r3, #0
 800fd8a:	d01f      	beq.n	800fdcc <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fd8c:	2300      	movs	r3, #0
 800fd8e:	61fb      	str	r3, [r7, #28]
 800fd90:	e012      	b.n	800fdb8 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fd92:	68ba      	ldr	r2, [r7, #8]
 800fd94:	69fb      	ldr	r3, [r7, #28]
 800fd96:	4413      	add	r3, r2
 800fd98:	7819      	ldrb	r1, [r3, #0]
 800fd9a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fd9c:	69fb      	ldr	r3, [r7, #28]
 800fd9e:	4413      	add	r3, r2
 800fda0:	3334      	adds	r3, #52	; 0x34
 800fda2:	460a      	mov	r2, r1
 800fda4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800fda6:	68ba      	ldr	r2, [r7, #8]
 800fda8:	69fb      	ldr	r3, [r7, #28]
 800fdaa:	4413      	add	r3, r2
 800fdac:	781b      	ldrb	r3, [r3, #0]
 800fdae:	2b00      	cmp	r3, #0
 800fdb0:	d006      	beq.n	800fdc0 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fdb2:	69fb      	ldr	r3, [r7, #28]
 800fdb4:	3301      	adds	r3, #1
 800fdb6:	61fb      	str	r3, [r7, #28]
 800fdb8:	69fb      	ldr	r3, [r7, #28]
 800fdba:	2b0f      	cmp	r3, #15
 800fdbc:	d9e9      	bls.n	800fd92 <prvInitialiseNewTask+0x56>
 800fdbe:	e000      	b.n	800fdc2 <prvInitialiseNewTask+0x86>
			{
				break;
 800fdc0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800fdc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdc4:	2200      	movs	r2, #0
 800fdc6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800fdca:	e003      	b.n	800fdd4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800fdcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdce:	2200      	movs	r2, #0
 800fdd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fdd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdd6:	2b06      	cmp	r3, #6
 800fdd8:	d901      	bls.n	800fdde <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fdda:	2306      	movs	r3, #6
 800fddc:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fdde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fde0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fde2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800fde4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fde6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800fde8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800fdea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdec:	2200      	movs	r2, #0
 800fdee:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800fdf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdf2:	3304      	adds	r3, #4
 800fdf4:	4618      	mov	r0, r3
 800fdf6:	f7fe ff07 	bl	800ec08 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800fdfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fdfc:	3318      	adds	r3, #24
 800fdfe:	4618      	mov	r0, r3
 800fe00:	f7fe ff02 	bl	800ec08 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800fe04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fe08:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fe0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fe0c:	f1c3 0207 	rsb	r2, r3, #7
 800fe10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe12:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800fe14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fe18:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fe1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe1c:	2200      	movs	r2, #0
 800fe1e:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fe20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe22:	2200      	movs	r2, #0
 800fe24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800fe28:	683a      	ldr	r2, [r7, #0]
 800fe2a:	68f9      	ldr	r1, [r7, #12]
 800fe2c:	69b8      	ldr	r0, [r7, #24]
 800fe2e:	f000 ff13 	bl	8010c58 <pxPortInitialiseStack>
 800fe32:	4602      	mov	r2, r0
 800fe34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe36:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800fe38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe3a:	2b00      	cmp	r3, #0
 800fe3c:	d002      	beq.n	800fe44 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fe3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fe42:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fe44:	bf00      	nop
 800fe46:	3720      	adds	r7, #32
 800fe48:	46bd      	mov	sp, r7
 800fe4a:	bd80      	pop	{r7, pc}

0800fe4c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800fe4c:	b580      	push	{r7, lr}
 800fe4e:	b082      	sub	sp, #8
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800fe54:	f001 f808 	bl	8010e68 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800fe58:	4b2a      	ldr	r3, [pc, #168]	; (800ff04 <prvAddNewTaskToReadyList+0xb8>)
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	3301      	adds	r3, #1
 800fe5e:	4a29      	ldr	r2, [pc, #164]	; (800ff04 <prvAddNewTaskToReadyList+0xb8>)
 800fe60:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800fe62:	4b29      	ldr	r3, [pc, #164]	; (800ff08 <prvAddNewTaskToReadyList+0xbc>)
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	2b00      	cmp	r3, #0
 800fe68:	d109      	bne.n	800fe7e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800fe6a:	4a27      	ldr	r2, [pc, #156]	; (800ff08 <prvAddNewTaskToReadyList+0xbc>)
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800fe70:	4b24      	ldr	r3, [pc, #144]	; (800ff04 <prvAddNewTaskToReadyList+0xb8>)
 800fe72:	681b      	ldr	r3, [r3, #0]
 800fe74:	2b01      	cmp	r3, #1
 800fe76:	d110      	bne.n	800fe9a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800fe78:	f000 fbf6 	bl	8010668 <prvInitialiseTaskLists>
 800fe7c:	e00d      	b.n	800fe9a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fe7e:	4b23      	ldr	r3, [pc, #140]	; (800ff0c <prvAddNewTaskToReadyList+0xc0>)
 800fe80:	681b      	ldr	r3, [r3, #0]
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d109      	bne.n	800fe9a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800fe86:	4b20      	ldr	r3, [pc, #128]	; (800ff08 <prvAddNewTaskToReadyList+0xbc>)
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fe90:	429a      	cmp	r2, r3
 800fe92:	d802      	bhi.n	800fe9a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800fe94:	4a1c      	ldr	r2, [pc, #112]	; (800ff08 <prvAddNewTaskToReadyList+0xbc>)
 800fe96:	687b      	ldr	r3, [r7, #4]
 800fe98:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800fe9a:	4b1d      	ldr	r3, [pc, #116]	; (800ff10 <prvAddNewTaskToReadyList+0xc4>)
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	3301      	adds	r3, #1
 800fea0:	4a1b      	ldr	r2, [pc, #108]	; (800ff10 <prvAddNewTaskToReadyList+0xc4>)
 800fea2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fea8:	2201      	movs	r2, #1
 800feaa:	409a      	lsls	r2, r3
 800feac:	4b19      	ldr	r3, [pc, #100]	; (800ff14 <prvAddNewTaskToReadyList+0xc8>)
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	4313      	orrs	r3, r2
 800feb2:	4a18      	ldr	r2, [pc, #96]	; (800ff14 <prvAddNewTaskToReadyList+0xc8>)
 800feb4:	6013      	str	r3, [r2, #0]
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800feba:	4613      	mov	r3, r2
 800febc:	009b      	lsls	r3, r3, #2
 800febe:	4413      	add	r3, r2
 800fec0:	009b      	lsls	r3, r3, #2
 800fec2:	4a15      	ldr	r2, [pc, #84]	; (800ff18 <prvAddNewTaskToReadyList+0xcc>)
 800fec4:	441a      	add	r2, r3
 800fec6:	687b      	ldr	r3, [r7, #4]
 800fec8:	3304      	adds	r3, #4
 800feca:	4619      	mov	r1, r3
 800fecc:	4610      	mov	r0, r2
 800fece:	f7fe fea8 	bl	800ec22 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800fed2:	f000 fffb 	bl	8010ecc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800fed6:	4b0d      	ldr	r3, [pc, #52]	; (800ff0c <prvAddNewTaskToReadyList+0xc0>)
 800fed8:	681b      	ldr	r3, [r3, #0]
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d00e      	beq.n	800fefc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800fede:	4b0a      	ldr	r3, [pc, #40]	; (800ff08 <prvAddNewTaskToReadyList+0xbc>)
 800fee0:	681b      	ldr	r3, [r3, #0]
 800fee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800fee4:	687b      	ldr	r3, [r7, #4]
 800fee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fee8:	429a      	cmp	r2, r3
 800feea:	d207      	bcs.n	800fefc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800feec:	4b0b      	ldr	r3, [pc, #44]	; (800ff1c <prvAddNewTaskToReadyList+0xd0>)
 800feee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fef2:	601a      	str	r2, [r3, #0]
 800fef4:	f3bf 8f4f 	dsb	sy
 800fef8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fefc:	bf00      	nop
 800fefe:	3708      	adds	r7, #8
 800ff00:	46bd      	mov	sp, r7
 800ff02:	bd80      	pop	{r7, pc}
 800ff04:	20000444 	.word	0x20000444
 800ff08:	20000344 	.word	0x20000344
 800ff0c:	20000450 	.word	0x20000450
 800ff10:	20000460 	.word	0x20000460
 800ff14:	2000044c 	.word	0x2000044c
 800ff18:	20000348 	.word	0x20000348
 800ff1c:	e000ed04 	.word	0xe000ed04

0800ff20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ff20:	b580      	push	{r7, lr}
 800ff22:	b084      	sub	sp, #16
 800ff24:	af00      	add	r7, sp, #0
 800ff26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ff28:	2300      	movs	r3, #0
 800ff2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	2b00      	cmp	r3, #0
 800ff30:	d018      	beq.n	800ff64 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ff32:	4b14      	ldr	r3, [pc, #80]	; (800ff84 <vTaskDelay+0x64>)
 800ff34:	681b      	ldr	r3, [r3, #0]
 800ff36:	2b00      	cmp	r3, #0
 800ff38:	d00b      	beq.n	800ff52 <vTaskDelay+0x32>
 800ff3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff3e:	b672      	cpsid	i
 800ff40:	f383 8811 	msr	BASEPRI, r3
 800ff44:	f3bf 8f6f 	isb	sy
 800ff48:	f3bf 8f4f 	dsb	sy
 800ff4c:	b662      	cpsie	i
 800ff4e:	60bb      	str	r3, [r7, #8]
 800ff50:	e7fe      	b.n	800ff50 <vTaskDelay+0x30>
			vTaskSuspendAll();
 800ff52:	f000 f87d 	bl	8010050 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ff56:	2100      	movs	r1, #0
 800ff58:	6878      	ldr	r0, [r7, #4]
 800ff5a:	f000 fe17 	bl	8010b8c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ff5e:	f000 f885 	bl	801006c <xTaskResumeAll>
 800ff62:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d107      	bne.n	800ff7a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ff6a:	4b07      	ldr	r3, [pc, #28]	; (800ff88 <vTaskDelay+0x68>)
 800ff6c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ff70:	601a      	str	r2, [r3, #0]
 800ff72:	f3bf 8f4f 	dsb	sy
 800ff76:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ff7a:	bf00      	nop
 800ff7c:	3710      	adds	r7, #16
 800ff7e:	46bd      	mov	sp, r7
 800ff80:	bd80      	pop	{r7, pc}
 800ff82:	bf00      	nop
 800ff84:	2000046c 	.word	0x2000046c
 800ff88:	e000ed04 	.word	0xe000ed04

0800ff8c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ff8c:	b580      	push	{r7, lr}
 800ff8e:	b08a      	sub	sp, #40	; 0x28
 800ff90:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ff92:	2300      	movs	r3, #0
 800ff94:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ff96:	2300      	movs	r3, #0
 800ff98:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ff9a:	463a      	mov	r2, r7
 800ff9c:	1d39      	adds	r1, r7, #4
 800ff9e:	f107 0308 	add.w	r3, r7, #8
 800ffa2:	4618      	mov	r0, r3
 800ffa4:	f7f8 fb4c 	bl	8008640 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ffa8:	6839      	ldr	r1, [r7, #0]
 800ffaa:	687b      	ldr	r3, [r7, #4]
 800ffac:	68ba      	ldr	r2, [r7, #8]
 800ffae:	9202      	str	r2, [sp, #8]
 800ffb0:	9301      	str	r3, [sp, #4]
 800ffb2:	2300      	movs	r3, #0
 800ffb4:	9300      	str	r3, [sp, #0]
 800ffb6:	2300      	movs	r3, #0
 800ffb8:	460a      	mov	r2, r1
 800ffba:	491f      	ldr	r1, [pc, #124]	; (8010038 <vTaskStartScheduler+0xac>)
 800ffbc:	481f      	ldr	r0, [pc, #124]	; (801003c <vTaskStartScheduler+0xb0>)
 800ffbe:	f7ff fe18 	bl	800fbf2 <xTaskCreateStatic>
 800ffc2:	4602      	mov	r2, r0
 800ffc4:	4b1e      	ldr	r3, [pc, #120]	; (8010040 <vTaskStartScheduler+0xb4>)
 800ffc6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ffc8:	4b1d      	ldr	r3, [pc, #116]	; (8010040 <vTaskStartScheduler+0xb4>)
 800ffca:	681b      	ldr	r3, [r3, #0]
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d002      	beq.n	800ffd6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ffd0:	2301      	movs	r3, #1
 800ffd2:	617b      	str	r3, [r7, #20]
 800ffd4:	e001      	b.n	800ffda <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ffd6:	2300      	movs	r3, #0
 800ffd8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ffda:	697b      	ldr	r3, [r7, #20]
 800ffdc:	2b01      	cmp	r3, #1
 800ffde:	d117      	bne.n	8010010 <vTaskStartScheduler+0x84>
 800ffe0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffe4:	b672      	cpsid	i
 800ffe6:	f383 8811 	msr	BASEPRI, r3
 800ffea:	f3bf 8f6f 	isb	sy
 800ffee:	f3bf 8f4f 	dsb	sy
 800fff2:	b662      	cpsie	i
 800fff4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fff6:	4b13      	ldr	r3, [pc, #76]	; (8010044 <vTaskStartScheduler+0xb8>)
 800fff8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fffc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800fffe:	4b12      	ldr	r3, [pc, #72]	; (8010048 <vTaskStartScheduler+0xbc>)
 8010000:	2201      	movs	r2, #1
 8010002:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010004:	4b11      	ldr	r3, [pc, #68]	; (801004c <vTaskStartScheduler+0xc0>)
 8010006:	2200      	movs	r2, #0
 8010008:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801000a:	f000 feb1 	bl	8010d70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 801000e:	e00f      	b.n	8010030 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010010:	697b      	ldr	r3, [r7, #20]
 8010012:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010016:	d10b      	bne.n	8010030 <vTaskStartScheduler+0xa4>
 8010018:	f04f 0350 	mov.w	r3, #80	; 0x50
 801001c:	b672      	cpsid	i
 801001e:	f383 8811 	msr	BASEPRI, r3
 8010022:	f3bf 8f6f 	isb	sy
 8010026:	f3bf 8f4f 	dsb	sy
 801002a:	b662      	cpsie	i
 801002c:	60fb      	str	r3, [r7, #12]
 801002e:	e7fe      	b.n	801002e <vTaskStartScheduler+0xa2>
}
 8010030:	bf00      	nop
 8010032:	3718      	adds	r7, #24
 8010034:	46bd      	mov	sp, r7
 8010036:	bd80      	pop	{r7, pc}
 8010038:	0801dff4 	.word	0x0801dff4
 801003c:	08010639 	.word	0x08010639
 8010040:	20000468 	.word	0x20000468
 8010044:	20000464 	.word	0x20000464
 8010048:	20000450 	.word	0x20000450
 801004c:	20000448 	.word	0x20000448

08010050 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010050:	b480      	push	{r7}
 8010052:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8010054:	4b04      	ldr	r3, [pc, #16]	; (8010068 <vTaskSuspendAll+0x18>)
 8010056:	681b      	ldr	r3, [r3, #0]
 8010058:	3301      	adds	r3, #1
 801005a:	4a03      	ldr	r2, [pc, #12]	; (8010068 <vTaskSuspendAll+0x18>)
 801005c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 801005e:	bf00      	nop
 8010060:	46bd      	mov	sp, r7
 8010062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010066:	4770      	bx	lr
 8010068:	2000046c 	.word	0x2000046c

0801006c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801006c:	b580      	push	{r7, lr}
 801006e:	b084      	sub	sp, #16
 8010070:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010072:	2300      	movs	r3, #0
 8010074:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010076:	2300      	movs	r3, #0
 8010078:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801007a:	4b42      	ldr	r3, [pc, #264]	; (8010184 <xTaskResumeAll+0x118>)
 801007c:	681b      	ldr	r3, [r3, #0]
 801007e:	2b00      	cmp	r3, #0
 8010080:	d10b      	bne.n	801009a <xTaskResumeAll+0x2e>
 8010082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010086:	b672      	cpsid	i
 8010088:	f383 8811 	msr	BASEPRI, r3
 801008c:	f3bf 8f6f 	isb	sy
 8010090:	f3bf 8f4f 	dsb	sy
 8010094:	b662      	cpsie	i
 8010096:	603b      	str	r3, [r7, #0]
 8010098:	e7fe      	b.n	8010098 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801009a:	f000 fee5 	bl	8010e68 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801009e:	4b39      	ldr	r3, [pc, #228]	; (8010184 <xTaskResumeAll+0x118>)
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	3b01      	subs	r3, #1
 80100a4:	4a37      	ldr	r2, [pc, #220]	; (8010184 <xTaskResumeAll+0x118>)
 80100a6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80100a8:	4b36      	ldr	r3, [pc, #216]	; (8010184 <xTaskResumeAll+0x118>)
 80100aa:	681b      	ldr	r3, [r3, #0]
 80100ac:	2b00      	cmp	r3, #0
 80100ae:	d161      	bne.n	8010174 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80100b0:	4b35      	ldr	r3, [pc, #212]	; (8010188 <xTaskResumeAll+0x11c>)
 80100b2:	681b      	ldr	r3, [r3, #0]
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d05d      	beq.n	8010174 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80100b8:	e02e      	b.n	8010118 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80100ba:	4b34      	ldr	r3, [pc, #208]	; (801018c <xTaskResumeAll+0x120>)
 80100bc:	68db      	ldr	r3, [r3, #12]
 80100be:	68db      	ldr	r3, [r3, #12]
 80100c0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	3318      	adds	r3, #24
 80100c6:	4618      	mov	r0, r3
 80100c8:	f7fe fe08 	bl	800ecdc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80100cc:	68fb      	ldr	r3, [r7, #12]
 80100ce:	3304      	adds	r3, #4
 80100d0:	4618      	mov	r0, r3
 80100d2:	f7fe fe03 	bl	800ecdc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80100da:	2201      	movs	r2, #1
 80100dc:	409a      	lsls	r2, r3
 80100de:	4b2c      	ldr	r3, [pc, #176]	; (8010190 <xTaskResumeAll+0x124>)
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	4313      	orrs	r3, r2
 80100e4:	4a2a      	ldr	r2, [pc, #168]	; (8010190 <xTaskResumeAll+0x124>)
 80100e6:	6013      	str	r3, [r2, #0]
 80100e8:	68fb      	ldr	r3, [r7, #12]
 80100ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80100ec:	4613      	mov	r3, r2
 80100ee:	009b      	lsls	r3, r3, #2
 80100f0:	4413      	add	r3, r2
 80100f2:	009b      	lsls	r3, r3, #2
 80100f4:	4a27      	ldr	r2, [pc, #156]	; (8010194 <xTaskResumeAll+0x128>)
 80100f6:	441a      	add	r2, r3
 80100f8:	68fb      	ldr	r3, [r7, #12]
 80100fa:	3304      	adds	r3, #4
 80100fc:	4619      	mov	r1, r3
 80100fe:	4610      	mov	r0, r2
 8010100:	f7fe fd8f 	bl	800ec22 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010108:	4b23      	ldr	r3, [pc, #140]	; (8010198 <xTaskResumeAll+0x12c>)
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801010e:	429a      	cmp	r2, r3
 8010110:	d302      	bcc.n	8010118 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010112:	4b22      	ldr	r3, [pc, #136]	; (801019c <xTaskResumeAll+0x130>)
 8010114:	2201      	movs	r2, #1
 8010116:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010118:	4b1c      	ldr	r3, [pc, #112]	; (801018c <xTaskResumeAll+0x120>)
 801011a:	681b      	ldr	r3, [r3, #0]
 801011c:	2b00      	cmp	r3, #0
 801011e:	d1cc      	bne.n	80100ba <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	2b00      	cmp	r3, #0
 8010124:	d001      	beq.n	801012a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010126:	f000 fb3b 	bl	80107a0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 801012a:	4b1d      	ldr	r3, [pc, #116]	; (80101a0 <xTaskResumeAll+0x134>)
 801012c:	681b      	ldr	r3, [r3, #0]
 801012e:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	2b00      	cmp	r3, #0
 8010134:	d010      	beq.n	8010158 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010136:	f000 f859 	bl	80101ec <xTaskIncrementTick>
 801013a:	4603      	mov	r3, r0
 801013c:	2b00      	cmp	r3, #0
 801013e:	d002      	beq.n	8010146 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8010140:	4b16      	ldr	r3, [pc, #88]	; (801019c <xTaskResumeAll+0x130>)
 8010142:	2201      	movs	r2, #1
 8010144:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	3b01      	subs	r3, #1
 801014a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	2b00      	cmp	r3, #0
 8010150:	d1f1      	bne.n	8010136 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8010152:	4b13      	ldr	r3, [pc, #76]	; (80101a0 <xTaskResumeAll+0x134>)
 8010154:	2200      	movs	r2, #0
 8010156:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8010158:	4b10      	ldr	r3, [pc, #64]	; (801019c <xTaskResumeAll+0x130>)
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	2b00      	cmp	r3, #0
 801015e:	d009      	beq.n	8010174 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8010160:	2301      	movs	r3, #1
 8010162:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8010164:	4b0f      	ldr	r3, [pc, #60]	; (80101a4 <xTaskResumeAll+0x138>)
 8010166:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801016a:	601a      	str	r2, [r3, #0]
 801016c:	f3bf 8f4f 	dsb	sy
 8010170:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8010174:	f000 feaa 	bl	8010ecc <vPortExitCritical>

	return xAlreadyYielded;
 8010178:	68bb      	ldr	r3, [r7, #8]
}
 801017a:	4618      	mov	r0, r3
 801017c:	3710      	adds	r7, #16
 801017e:	46bd      	mov	sp, r7
 8010180:	bd80      	pop	{r7, pc}
 8010182:	bf00      	nop
 8010184:	2000046c 	.word	0x2000046c
 8010188:	20000444 	.word	0x20000444
 801018c:	20000404 	.word	0x20000404
 8010190:	2000044c 	.word	0x2000044c
 8010194:	20000348 	.word	0x20000348
 8010198:	20000344 	.word	0x20000344
 801019c:	20000458 	.word	0x20000458
 80101a0:	20000454 	.word	0x20000454
 80101a4:	e000ed04 	.word	0xe000ed04

080101a8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80101a8:	b480      	push	{r7}
 80101aa:	b083      	sub	sp, #12
 80101ac:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80101ae:	4b05      	ldr	r3, [pc, #20]	; (80101c4 <xTaskGetTickCount+0x1c>)
 80101b0:	681b      	ldr	r3, [r3, #0]
 80101b2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80101b4:	687b      	ldr	r3, [r7, #4]
}
 80101b6:	4618      	mov	r0, r3
 80101b8:	370c      	adds	r7, #12
 80101ba:	46bd      	mov	sp, r7
 80101bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101c0:	4770      	bx	lr
 80101c2:	bf00      	nop
 80101c4:	20000448 	.word	0x20000448

080101c8 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80101c8:	b580      	push	{r7, lr}
 80101ca:	b082      	sub	sp, #8
 80101cc:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80101ce:	f000 ff2b 	bl	8011028 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80101d2:	2300      	movs	r3, #0
 80101d4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80101d6:	4b04      	ldr	r3, [pc, #16]	; (80101e8 <xTaskGetTickCountFromISR+0x20>)
 80101d8:	681b      	ldr	r3, [r3, #0]
 80101da:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80101dc:	683b      	ldr	r3, [r7, #0]
}
 80101de:	4618      	mov	r0, r3
 80101e0:	3708      	adds	r7, #8
 80101e2:	46bd      	mov	sp, r7
 80101e4:	bd80      	pop	{r7, pc}
 80101e6:	bf00      	nop
 80101e8:	20000448 	.word	0x20000448

080101ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	b086      	sub	sp, #24
 80101f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80101f2:	2300      	movs	r3, #0
 80101f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80101f6:	4b4f      	ldr	r3, [pc, #316]	; (8010334 <xTaskIncrementTick+0x148>)
 80101f8:	681b      	ldr	r3, [r3, #0]
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	f040 8089 	bne.w	8010312 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8010200:	4b4d      	ldr	r3, [pc, #308]	; (8010338 <xTaskIncrementTick+0x14c>)
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	3301      	adds	r3, #1
 8010206:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010208:	4a4b      	ldr	r2, [pc, #300]	; (8010338 <xTaskIncrementTick+0x14c>)
 801020a:	693b      	ldr	r3, [r7, #16]
 801020c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801020e:	693b      	ldr	r3, [r7, #16]
 8010210:	2b00      	cmp	r3, #0
 8010212:	d121      	bne.n	8010258 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8010214:	4b49      	ldr	r3, [pc, #292]	; (801033c <xTaskIncrementTick+0x150>)
 8010216:	681b      	ldr	r3, [r3, #0]
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d00b      	beq.n	8010236 <xTaskIncrementTick+0x4a>
 801021e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010222:	b672      	cpsid	i
 8010224:	f383 8811 	msr	BASEPRI, r3
 8010228:	f3bf 8f6f 	isb	sy
 801022c:	f3bf 8f4f 	dsb	sy
 8010230:	b662      	cpsie	i
 8010232:	603b      	str	r3, [r7, #0]
 8010234:	e7fe      	b.n	8010234 <xTaskIncrementTick+0x48>
 8010236:	4b41      	ldr	r3, [pc, #260]	; (801033c <xTaskIncrementTick+0x150>)
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	60fb      	str	r3, [r7, #12]
 801023c:	4b40      	ldr	r3, [pc, #256]	; (8010340 <xTaskIncrementTick+0x154>)
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	4a3e      	ldr	r2, [pc, #248]	; (801033c <xTaskIncrementTick+0x150>)
 8010242:	6013      	str	r3, [r2, #0]
 8010244:	4a3e      	ldr	r2, [pc, #248]	; (8010340 <xTaskIncrementTick+0x154>)
 8010246:	68fb      	ldr	r3, [r7, #12]
 8010248:	6013      	str	r3, [r2, #0]
 801024a:	4b3e      	ldr	r3, [pc, #248]	; (8010344 <xTaskIncrementTick+0x158>)
 801024c:	681b      	ldr	r3, [r3, #0]
 801024e:	3301      	adds	r3, #1
 8010250:	4a3c      	ldr	r2, [pc, #240]	; (8010344 <xTaskIncrementTick+0x158>)
 8010252:	6013      	str	r3, [r2, #0]
 8010254:	f000 faa4 	bl	80107a0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8010258:	4b3b      	ldr	r3, [pc, #236]	; (8010348 <xTaskIncrementTick+0x15c>)
 801025a:	681b      	ldr	r3, [r3, #0]
 801025c:	693a      	ldr	r2, [r7, #16]
 801025e:	429a      	cmp	r2, r3
 8010260:	d348      	bcc.n	80102f4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8010262:	4b36      	ldr	r3, [pc, #216]	; (801033c <xTaskIncrementTick+0x150>)
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	2b00      	cmp	r3, #0
 801026a:	d104      	bne.n	8010276 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801026c:	4b36      	ldr	r3, [pc, #216]	; (8010348 <xTaskIncrementTick+0x15c>)
 801026e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010272:	601a      	str	r2, [r3, #0]
					break;
 8010274:	e03e      	b.n	80102f4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010276:	4b31      	ldr	r3, [pc, #196]	; (801033c <xTaskIncrementTick+0x150>)
 8010278:	681b      	ldr	r3, [r3, #0]
 801027a:	68db      	ldr	r3, [r3, #12]
 801027c:	68db      	ldr	r3, [r3, #12]
 801027e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8010280:	68bb      	ldr	r3, [r7, #8]
 8010282:	685b      	ldr	r3, [r3, #4]
 8010284:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010286:	693a      	ldr	r2, [r7, #16]
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	429a      	cmp	r2, r3
 801028c:	d203      	bcs.n	8010296 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801028e:	4a2e      	ldr	r2, [pc, #184]	; (8010348 <xTaskIncrementTick+0x15c>)
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010294:	e02e      	b.n	80102f4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010296:	68bb      	ldr	r3, [r7, #8]
 8010298:	3304      	adds	r3, #4
 801029a:	4618      	mov	r0, r3
 801029c:	f7fe fd1e 	bl	800ecdc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80102a0:	68bb      	ldr	r3, [r7, #8]
 80102a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d004      	beq.n	80102b2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80102a8:	68bb      	ldr	r3, [r7, #8]
 80102aa:	3318      	adds	r3, #24
 80102ac:	4618      	mov	r0, r3
 80102ae:	f7fe fd15 	bl	800ecdc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80102b2:	68bb      	ldr	r3, [r7, #8]
 80102b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80102b6:	2201      	movs	r2, #1
 80102b8:	409a      	lsls	r2, r3
 80102ba:	4b24      	ldr	r3, [pc, #144]	; (801034c <xTaskIncrementTick+0x160>)
 80102bc:	681b      	ldr	r3, [r3, #0]
 80102be:	4313      	orrs	r3, r2
 80102c0:	4a22      	ldr	r2, [pc, #136]	; (801034c <xTaskIncrementTick+0x160>)
 80102c2:	6013      	str	r3, [r2, #0]
 80102c4:	68bb      	ldr	r3, [r7, #8]
 80102c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80102c8:	4613      	mov	r3, r2
 80102ca:	009b      	lsls	r3, r3, #2
 80102cc:	4413      	add	r3, r2
 80102ce:	009b      	lsls	r3, r3, #2
 80102d0:	4a1f      	ldr	r2, [pc, #124]	; (8010350 <xTaskIncrementTick+0x164>)
 80102d2:	441a      	add	r2, r3
 80102d4:	68bb      	ldr	r3, [r7, #8]
 80102d6:	3304      	adds	r3, #4
 80102d8:	4619      	mov	r1, r3
 80102da:	4610      	mov	r0, r2
 80102dc:	f7fe fca1 	bl	800ec22 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80102e0:	68bb      	ldr	r3, [r7, #8]
 80102e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80102e4:	4b1b      	ldr	r3, [pc, #108]	; (8010354 <xTaskIncrementTick+0x168>)
 80102e6:	681b      	ldr	r3, [r3, #0]
 80102e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80102ea:	429a      	cmp	r2, r3
 80102ec:	d3b9      	bcc.n	8010262 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80102ee:	2301      	movs	r3, #1
 80102f0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80102f2:	e7b6      	b.n	8010262 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80102f4:	4b17      	ldr	r3, [pc, #92]	; (8010354 <xTaskIncrementTick+0x168>)
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80102fa:	4915      	ldr	r1, [pc, #84]	; (8010350 <xTaskIncrementTick+0x164>)
 80102fc:	4613      	mov	r3, r2
 80102fe:	009b      	lsls	r3, r3, #2
 8010300:	4413      	add	r3, r2
 8010302:	009b      	lsls	r3, r3, #2
 8010304:	440b      	add	r3, r1
 8010306:	681b      	ldr	r3, [r3, #0]
 8010308:	2b01      	cmp	r3, #1
 801030a:	d907      	bls.n	801031c <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 801030c:	2301      	movs	r3, #1
 801030e:	617b      	str	r3, [r7, #20]
 8010310:	e004      	b.n	801031c <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8010312:	4b11      	ldr	r3, [pc, #68]	; (8010358 <xTaskIncrementTick+0x16c>)
 8010314:	681b      	ldr	r3, [r3, #0]
 8010316:	3301      	adds	r3, #1
 8010318:	4a0f      	ldr	r2, [pc, #60]	; (8010358 <xTaskIncrementTick+0x16c>)
 801031a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 801031c:	4b0f      	ldr	r3, [pc, #60]	; (801035c <xTaskIncrementTick+0x170>)
 801031e:	681b      	ldr	r3, [r3, #0]
 8010320:	2b00      	cmp	r3, #0
 8010322:	d001      	beq.n	8010328 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 8010324:	2301      	movs	r3, #1
 8010326:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8010328:	697b      	ldr	r3, [r7, #20]
}
 801032a:	4618      	mov	r0, r3
 801032c:	3718      	adds	r7, #24
 801032e:	46bd      	mov	sp, r7
 8010330:	bd80      	pop	{r7, pc}
 8010332:	bf00      	nop
 8010334:	2000046c 	.word	0x2000046c
 8010338:	20000448 	.word	0x20000448
 801033c:	200003fc 	.word	0x200003fc
 8010340:	20000400 	.word	0x20000400
 8010344:	2000045c 	.word	0x2000045c
 8010348:	20000464 	.word	0x20000464
 801034c:	2000044c 	.word	0x2000044c
 8010350:	20000348 	.word	0x20000348
 8010354:	20000344 	.word	0x20000344
 8010358:	20000454 	.word	0x20000454
 801035c:	20000458 	.word	0x20000458

08010360 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8010360:	b480      	push	{r7}
 8010362:	b087      	sub	sp, #28
 8010364:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8010366:	4b27      	ldr	r3, [pc, #156]	; (8010404 <vTaskSwitchContext+0xa4>)
 8010368:	681b      	ldr	r3, [r3, #0]
 801036a:	2b00      	cmp	r3, #0
 801036c:	d003      	beq.n	8010376 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801036e:	4b26      	ldr	r3, [pc, #152]	; (8010408 <vTaskSwitchContext+0xa8>)
 8010370:	2201      	movs	r2, #1
 8010372:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010374:	e040      	b.n	80103f8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8010376:	4b24      	ldr	r3, [pc, #144]	; (8010408 <vTaskSwitchContext+0xa8>)
 8010378:	2200      	movs	r2, #0
 801037a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801037c:	4b23      	ldr	r3, [pc, #140]	; (801040c <vTaskSwitchContext+0xac>)
 801037e:	681b      	ldr	r3, [r3, #0]
 8010380:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010382:	68fb      	ldr	r3, [r7, #12]
 8010384:	fab3 f383 	clz	r3, r3
 8010388:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801038a:	7afb      	ldrb	r3, [r7, #11]
 801038c:	f1c3 031f 	rsb	r3, r3, #31
 8010390:	617b      	str	r3, [r7, #20]
 8010392:	491f      	ldr	r1, [pc, #124]	; (8010410 <vTaskSwitchContext+0xb0>)
 8010394:	697a      	ldr	r2, [r7, #20]
 8010396:	4613      	mov	r3, r2
 8010398:	009b      	lsls	r3, r3, #2
 801039a:	4413      	add	r3, r2
 801039c:	009b      	lsls	r3, r3, #2
 801039e:	440b      	add	r3, r1
 80103a0:	681b      	ldr	r3, [r3, #0]
 80103a2:	2b00      	cmp	r3, #0
 80103a4:	d10b      	bne.n	80103be <vTaskSwitchContext+0x5e>
	__asm volatile
 80103a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103aa:	b672      	cpsid	i
 80103ac:	f383 8811 	msr	BASEPRI, r3
 80103b0:	f3bf 8f6f 	isb	sy
 80103b4:	f3bf 8f4f 	dsb	sy
 80103b8:	b662      	cpsie	i
 80103ba:	607b      	str	r3, [r7, #4]
 80103bc:	e7fe      	b.n	80103bc <vTaskSwitchContext+0x5c>
 80103be:	697a      	ldr	r2, [r7, #20]
 80103c0:	4613      	mov	r3, r2
 80103c2:	009b      	lsls	r3, r3, #2
 80103c4:	4413      	add	r3, r2
 80103c6:	009b      	lsls	r3, r3, #2
 80103c8:	4a11      	ldr	r2, [pc, #68]	; (8010410 <vTaskSwitchContext+0xb0>)
 80103ca:	4413      	add	r3, r2
 80103cc:	613b      	str	r3, [r7, #16]
 80103ce:	693b      	ldr	r3, [r7, #16]
 80103d0:	685b      	ldr	r3, [r3, #4]
 80103d2:	685a      	ldr	r2, [r3, #4]
 80103d4:	693b      	ldr	r3, [r7, #16]
 80103d6:	605a      	str	r2, [r3, #4]
 80103d8:	693b      	ldr	r3, [r7, #16]
 80103da:	685a      	ldr	r2, [r3, #4]
 80103dc:	693b      	ldr	r3, [r7, #16]
 80103de:	3308      	adds	r3, #8
 80103e0:	429a      	cmp	r2, r3
 80103e2:	d104      	bne.n	80103ee <vTaskSwitchContext+0x8e>
 80103e4:	693b      	ldr	r3, [r7, #16]
 80103e6:	685b      	ldr	r3, [r3, #4]
 80103e8:	685a      	ldr	r2, [r3, #4]
 80103ea:	693b      	ldr	r3, [r7, #16]
 80103ec:	605a      	str	r2, [r3, #4]
 80103ee:	693b      	ldr	r3, [r7, #16]
 80103f0:	685b      	ldr	r3, [r3, #4]
 80103f2:	68db      	ldr	r3, [r3, #12]
 80103f4:	4a07      	ldr	r2, [pc, #28]	; (8010414 <vTaskSwitchContext+0xb4>)
 80103f6:	6013      	str	r3, [r2, #0]
}
 80103f8:	bf00      	nop
 80103fa:	371c      	adds	r7, #28
 80103fc:	46bd      	mov	sp, r7
 80103fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010402:	4770      	bx	lr
 8010404:	2000046c 	.word	0x2000046c
 8010408:	20000458 	.word	0x20000458
 801040c:	2000044c 	.word	0x2000044c
 8010410:	20000348 	.word	0x20000348
 8010414:	20000344 	.word	0x20000344

08010418 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8010418:	b580      	push	{r7, lr}
 801041a:	b084      	sub	sp, #16
 801041c:	af00      	add	r7, sp, #0
 801041e:	6078      	str	r0, [r7, #4]
 8010420:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	2b00      	cmp	r3, #0
 8010426:	d10b      	bne.n	8010440 <vTaskPlaceOnEventList+0x28>
 8010428:	f04f 0350 	mov.w	r3, #80	; 0x50
 801042c:	b672      	cpsid	i
 801042e:	f383 8811 	msr	BASEPRI, r3
 8010432:	f3bf 8f6f 	isb	sy
 8010436:	f3bf 8f4f 	dsb	sy
 801043a:	b662      	cpsie	i
 801043c:	60fb      	str	r3, [r7, #12]
 801043e:	e7fe      	b.n	801043e <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010440:	4b07      	ldr	r3, [pc, #28]	; (8010460 <vTaskPlaceOnEventList+0x48>)
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	3318      	adds	r3, #24
 8010446:	4619      	mov	r1, r3
 8010448:	6878      	ldr	r0, [r7, #4]
 801044a:	f7fe fc0e 	bl	800ec6a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801044e:	2101      	movs	r1, #1
 8010450:	6838      	ldr	r0, [r7, #0]
 8010452:	f000 fb9b 	bl	8010b8c <prvAddCurrentTaskToDelayedList>
}
 8010456:	bf00      	nop
 8010458:	3710      	adds	r7, #16
 801045a:	46bd      	mov	sp, r7
 801045c:	bd80      	pop	{r7, pc}
 801045e:	bf00      	nop
 8010460:	20000344 	.word	0x20000344

08010464 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010464:	b580      	push	{r7, lr}
 8010466:	b086      	sub	sp, #24
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	68db      	ldr	r3, [r3, #12]
 8010470:	68db      	ldr	r3, [r3, #12]
 8010472:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010474:	693b      	ldr	r3, [r7, #16]
 8010476:	2b00      	cmp	r3, #0
 8010478:	d10b      	bne.n	8010492 <xTaskRemoveFromEventList+0x2e>
 801047a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801047e:	b672      	cpsid	i
 8010480:	f383 8811 	msr	BASEPRI, r3
 8010484:	f3bf 8f6f 	isb	sy
 8010488:	f3bf 8f4f 	dsb	sy
 801048c:	b662      	cpsie	i
 801048e:	60fb      	str	r3, [r7, #12]
 8010490:	e7fe      	b.n	8010490 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010492:	693b      	ldr	r3, [r7, #16]
 8010494:	3318      	adds	r3, #24
 8010496:	4618      	mov	r0, r3
 8010498:	f7fe fc20 	bl	800ecdc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801049c:	4b1d      	ldr	r3, [pc, #116]	; (8010514 <xTaskRemoveFromEventList+0xb0>)
 801049e:	681b      	ldr	r3, [r3, #0]
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d11c      	bne.n	80104de <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80104a4:	693b      	ldr	r3, [r7, #16]
 80104a6:	3304      	adds	r3, #4
 80104a8:	4618      	mov	r0, r3
 80104aa:	f7fe fc17 	bl	800ecdc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80104ae:	693b      	ldr	r3, [r7, #16]
 80104b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80104b2:	2201      	movs	r2, #1
 80104b4:	409a      	lsls	r2, r3
 80104b6:	4b18      	ldr	r3, [pc, #96]	; (8010518 <xTaskRemoveFromEventList+0xb4>)
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	4313      	orrs	r3, r2
 80104bc:	4a16      	ldr	r2, [pc, #88]	; (8010518 <xTaskRemoveFromEventList+0xb4>)
 80104be:	6013      	str	r3, [r2, #0]
 80104c0:	693b      	ldr	r3, [r7, #16]
 80104c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104c4:	4613      	mov	r3, r2
 80104c6:	009b      	lsls	r3, r3, #2
 80104c8:	4413      	add	r3, r2
 80104ca:	009b      	lsls	r3, r3, #2
 80104cc:	4a13      	ldr	r2, [pc, #76]	; (801051c <xTaskRemoveFromEventList+0xb8>)
 80104ce:	441a      	add	r2, r3
 80104d0:	693b      	ldr	r3, [r7, #16]
 80104d2:	3304      	adds	r3, #4
 80104d4:	4619      	mov	r1, r3
 80104d6:	4610      	mov	r0, r2
 80104d8:	f7fe fba3 	bl	800ec22 <vListInsertEnd>
 80104dc:	e005      	b.n	80104ea <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80104de:	693b      	ldr	r3, [r7, #16]
 80104e0:	3318      	adds	r3, #24
 80104e2:	4619      	mov	r1, r3
 80104e4:	480e      	ldr	r0, [pc, #56]	; (8010520 <xTaskRemoveFromEventList+0xbc>)
 80104e6:	f7fe fb9c 	bl	800ec22 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80104ea:	693b      	ldr	r3, [r7, #16]
 80104ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80104ee:	4b0d      	ldr	r3, [pc, #52]	; (8010524 <xTaskRemoveFromEventList+0xc0>)
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80104f4:	429a      	cmp	r2, r3
 80104f6:	d905      	bls.n	8010504 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80104f8:	2301      	movs	r3, #1
 80104fa:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80104fc:	4b0a      	ldr	r3, [pc, #40]	; (8010528 <xTaskRemoveFromEventList+0xc4>)
 80104fe:	2201      	movs	r2, #1
 8010500:	601a      	str	r2, [r3, #0]
 8010502:	e001      	b.n	8010508 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8010504:	2300      	movs	r3, #0
 8010506:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8010508:	697b      	ldr	r3, [r7, #20]
}
 801050a:	4618      	mov	r0, r3
 801050c:	3718      	adds	r7, #24
 801050e:	46bd      	mov	sp, r7
 8010510:	bd80      	pop	{r7, pc}
 8010512:	bf00      	nop
 8010514:	2000046c 	.word	0x2000046c
 8010518:	2000044c 	.word	0x2000044c
 801051c:	20000348 	.word	0x20000348
 8010520:	20000404 	.word	0x20000404
 8010524:	20000344 	.word	0x20000344
 8010528:	20000458 	.word	0x20000458

0801052c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801052c:	b480      	push	{r7}
 801052e:	b083      	sub	sp, #12
 8010530:	af00      	add	r7, sp, #0
 8010532:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8010534:	4b06      	ldr	r3, [pc, #24]	; (8010550 <vTaskInternalSetTimeOutState+0x24>)
 8010536:	681a      	ldr	r2, [r3, #0]
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801053c:	4b05      	ldr	r3, [pc, #20]	; (8010554 <vTaskInternalSetTimeOutState+0x28>)
 801053e:	681a      	ldr	r2, [r3, #0]
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	605a      	str	r2, [r3, #4]
}
 8010544:	bf00      	nop
 8010546:	370c      	adds	r7, #12
 8010548:	46bd      	mov	sp, r7
 801054a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801054e:	4770      	bx	lr
 8010550:	2000045c 	.word	0x2000045c
 8010554:	20000448 	.word	0x20000448

08010558 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8010558:	b580      	push	{r7, lr}
 801055a:	b088      	sub	sp, #32
 801055c:	af00      	add	r7, sp, #0
 801055e:	6078      	str	r0, [r7, #4]
 8010560:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	2b00      	cmp	r3, #0
 8010566:	d10b      	bne.n	8010580 <xTaskCheckForTimeOut+0x28>
 8010568:	f04f 0350 	mov.w	r3, #80	; 0x50
 801056c:	b672      	cpsid	i
 801056e:	f383 8811 	msr	BASEPRI, r3
 8010572:	f3bf 8f6f 	isb	sy
 8010576:	f3bf 8f4f 	dsb	sy
 801057a:	b662      	cpsie	i
 801057c:	613b      	str	r3, [r7, #16]
 801057e:	e7fe      	b.n	801057e <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 8010580:	683b      	ldr	r3, [r7, #0]
 8010582:	2b00      	cmp	r3, #0
 8010584:	d10b      	bne.n	801059e <xTaskCheckForTimeOut+0x46>
 8010586:	f04f 0350 	mov.w	r3, #80	; 0x50
 801058a:	b672      	cpsid	i
 801058c:	f383 8811 	msr	BASEPRI, r3
 8010590:	f3bf 8f6f 	isb	sy
 8010594:	f3bf 8f4f 	dsb	sy
 8010598:	b662      	cpsie	i
 801059a:	60fb      	str	r3, [r7, #12]
 801059c:	e7fe      	b.n	801059c <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 801059e:	f000 fc63 	bl	8010e68 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80105a2:	4b1d      	ldr	r3, [pc, #116]	; (8010618 <xTaskCheckForTimeOut+0xc0>)
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	685b      	ldr	r3, [r3, #4]
 80105ac:	69ba      	ldr	r2, [r7, #24]
 80105ae:	1ad3      	subs	r3, r2, r3
 80105b0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80105b2:	683b      	ldr	r3, [r7, #0]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80105ba:	d102      	bne.n	80105c2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80105bc:	2300      	movs	r3, #0
 80105be:	61fb      	str	r3, [r7, #28]
 80105c0:	e023      	b.n	801060a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	681a      	ldr	r2, [r3, #0]
 80105c6:	4b15      	ldr	r3, [pc, #84]	; (801061c <xTaskCheckForTimeOut+0xc4>)
 80105c8:	681b      	ldr	r3, [r3, #0]
 80105ca:	429a      	cmp	r2, r3
 80105cc:	d007      	beq.n	80105de <xTaskCheckForTimeOut+0x86>
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	685b      	ldr	r3, [r3, #4]
 80105d2:	69ba      	ldr	r2, [r7, #24]
 80105d4:	429a      	cmp	r2, r3
 80105d6:	d302      	bcc.n	80105de <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80105d8:	2301      	movs	r3, #1
 80105da:	61fb      	str	r3, [r7, #28]
 80105dc:	e015      	b.n	801060a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80105de:	683b      	ldr	r3, [r7, #0]
 80105e0:	681b      	ldr	r3, [r3, #0]
 80105e2:	697a      	ldr	r2, [r7, #20]
 80105e4:	429a      	cmp	r2, r3
 80105e6:	d20b      	bcs.n	8010600 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80105e8:	683b      	ldr	r3, [r7, #0]
 80105ea:	681a      	ldr	r2, [r3, #0]
 80105ec:	697b      	ldr	r3, [r7, #20]
 80105ee:	1ad2      	subs	r2, r2, r3
 80105f0:	683b      	ldr	r3, [r7, #0]
 80105f2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80105f4:	6878      	ldr	r0, [r7, #4]
 80105f6:	f7ff ff99 	bl	801052c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80105fa:	2300      	movs	r3, #0
 80105fc:	61fb      	str	r3, [r7, #28]
 80105fe:	e004      	b.n	801060a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8010600:	683b      	ldr	r3, [r7, #0]
 8010602:	2200      	movs	r2, #0
 8010604:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8010606:	2301      	movs	r3, #1
 8010608:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 801060a:	f000 fc5f 	bl	8010ecc <vPortExitCritical>

	return xReturn;
 801060e:	69fb      	ldr	r3, [r7, #28]
}
 8010610:	4618      	mov	r0, r3
 8010612:	3720      	adds	r7, #32
 8010614:	46bd      	mov	sp, r7
 8010616:	bd80      	pop	{r7, pc}
 8010618:	20000448 	.word	0x20000448
 801061c:	2000045c 	.word	0x2000045c

08010620 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8010620:	b480      	push	{r7}
 8010622:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8010624:	4b03      	ldr	r3, [pc, #12]	; (8010634 <vTaskMissedYield+0x14>)
 8010626:	2201      	movs	r2, #1
 8010628:	601a      	str	r2, [r3, #0]
}
 801062a:	bf00      	nop
 801062c:	46bd      	mov	sp, r7
 801062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010632:	4770      	bx	lr
 8010634:	20000458 	.word	0x20000458

08010638 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8010638:	b580      	push	{r7, lr}
 801063a:	b082      	sub	sp, #8
 801063c:	af00      	add	r7, sp, #0
 801063e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010640:	f000 f852 	bl	80106e8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010644:	4b06      	ldr	r3, [pc, #24]	; (8010660 <prvIdleTask+0x28>)
 8010646:	681b      	ldr	r3, [r3, #0]
 8010648:	2b01      	cmp	r3, #1
 801064a:	d9f9      	bls.n	8010640 <prvIdleTask+0x8>
			{
				taskYIELD();
 801064c:	4b05      	ldr	r3, [pc, #20]	; (8010664 <prvIdleTask+0x2c>)
 801064e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010652:	601a      	str	r2, [r3, #0]
 8010654:	f3bf 8f4f 	dsb	sy
 8010658:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801065c:	e7f0      	b.n	8010640 <prvIdleTask+0x8>
 801065e:	bf00      	nop
 8010660:	20000348 	.word	0x20000348
 8010664:	e000ed04 	.word	0xe000ed04

08010668 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8010668:	b580      	push	{r7, lr}
 801066a:	b082      	sub	sp, #8
 801066c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801066e:	2300      	movs	r3, #0
 8010670:	607b      	str	r3, [r7, #4]
 8010672:	e00c      	b.n	801068e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010674:	687a      	ldr	r2, [r7, #4]
 8010676:	4613      	mov	r3, r2
 8010678:	009b      	lsls	r3, r3, #2
 801067a:	4413      	add	r3, r2
 801067c:	009b      	lsls	r3, r3, #2
 801067e:	4a12      	ldr	r2, [pc, #72]	; (80106c8 <prvInitialiseTaskLists+0x60>)
 8010680:	4413      	add	r3, r2
 8010682:	4618      	mov	r0, r3
 8010684:	f7fe faa0 	bl	800ebc8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	3301      	adds	r3, #1
 801068c:	607b      	str	r3, [r7, #4]
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	2b06      	cmp	r3, #6
 8010692:	d9ef      	bls.n	8010674 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010694:	480d      	ldr	r0, [pc, #52]	; (80106cc <prvInitialiseTaskLists+0x64>)
 8010696:	f7fe fa97 	bl	800ebc8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801069a:	480d      	ldr	r0, [pc, #52]	; (80106d0 <prvInitialiseTaskLists+0x68>)
 801069c:	f7fe fa94 	bl	800ebc8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80106a0:	480c      	ldr	r0, [pc, #48]	; (80106d4 <prvInitialiseTaskLists+0x6c>)
 80106a2:	f7fe fa91 	bl	800ebc8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80106a6:	480c      	ldr	r0, [pc, #48]	; (80106d8 <prvInitialiseTaskLists+0x70>)
 80106a8:	f7fe fa8e 	bl	800ebc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80106ac:	480b      	ldr	r0, [pc, #44]	; (80106dc <prvInitialiseTaskLists+0x74>)
 80106ae:	f7fe fa8b 	bl	800ebc8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80106b2:	4b0b      	ldr	r3, [pc, #44]	; (80106e0 <prvInitialiseTaskLists+0x78>)
 80106b4:	4a05      	ldr	r2, [pc, #20]	; (80106cc <prvInitialiseTaskLists+0x64>)
 80106b6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80106b8:	4b0a      	ldr	r3, [pc, #40]	; (80106e4 <prvInitialiseTaskLists+0x7c>)
 80106ba:	4a05      	ldr	r2, [pc, #20]	; (80106d0 <prvInitialiseTaskLists+0x68>)
 80106bc:	601a      	str	r2, [r3, #0]
}
 80106be:	bf00      	nop
 80106c0:	3708      	adds	r7, #8
 80106c2:	46bd      	mov	sp, r7
 80106c4:	bd80      	pop	{r7, pc}
 80106c6:	bf00      	nop
 80106c8:	20000348 	.word	0x20000348
 80106cc:	200003d4 	.word	0x200003d4
 80106d0:	200003e8 	.word	0x200003e8
 80106d4:	20000404 	.word	0x20000404
 80106d8:	20000418 	.word	0x20000418
 80106dc:	20000430 	.word	0x20000430
 80106e0:	200003fc 	.word	0x200003fc
 80106e4:	20000400 	.word	0x20000400

080106e8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80106e8:	b580      	push	{r7, lr}
 80106ea:	b082      	sub	sp, #8
 80106ec:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80106ee:	e019      	b.n	8010724 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80106f0:	f000 fbba 	bl	8010e68 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80106f4:	4b0f      	ldr	r3, [pc, #60]	; (8010734 <prvCheckTasksWaitingTermination+0x4c>)
 80106f6:	68db      	ldr	r3, [r3, #12]
 80106f8:	68db      	ldr	r3, [r3, #12]
 80106fa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	3304      	adds	r3, #4
 8010700:	4618      	mov	r0, r3
 8010702:	f7fe faeb 	bl	800ecdc <uxListRemove>
				--uxCurrentNumberOfTasks;
 8010706:	4b0c      	ldr	r3, [pc, #48]	; (8010738 <prvCheckTasksWaitingTermination+0x50>)
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	3b01      	subs	r3, #1
 801070c:	4a0a      	ldr	r2, [pc, #40]	; (8010738 <prvCheckTasksWaitingTermination+0x50>)
 801070e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8010710:	4b0a      	ldr	r3, [pc, #40]	; (801073c <prvCheckTasksWaitingTermination+0x54>)
 8010712:	681b      	ldr	r3, [r3, #0]
 8010714:	3b01      	subs	r3, #1
 8010716:	4a09      	ldr	r2, [pc, #36]	; (801073c <prvCheckTasksWaitingTermination+0x54>)
 8010718:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 801071a:	f000 fbd7 	bl	8010ecc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801071e:	6878      	ldr	r0, [r7, #4]
 8010720:	f000 f80e 	bl	8010740 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8010724:	4b05      	ldr	r3, [pc, #20]	; (801073c <prvCheckTasksWaitingTermination+0x54>)
 8010726:	681b      	ldr	r3, [r3, #0]
 8010728:	2b00      	cmp	r3, #0
 801072a:	d1e1      	bne.n	80106f0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 801072c:	bf00      	nop
 801072e:	3708      	adds	r7, #8
 8010730:	46bd      	mov	sp, r7
 8010732:	bd80      	pop	{r7, pc}
 8010734:	20000418 	.word	0x20000418
 8010738:	20000444 	.word	0x20000444
 801073c:	2000042c 	.word	0x2000042c

08010740 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010740:	b580      	push	{r7, lr}
 8010742:	b084      	sub	sp, #16
 8010744:	af00      	add	r7, sp, #0
 8010746:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010748:	687b      	ldr	r3, [r7, #4]
 801074a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801074e:	2b00      	cmp	r3, #0
 8010750:	d108      	bne.n	8010764 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010756:	4618      	mov	r0, r3
 8010758:	f000 fd70 	bl	801123c <vPortFree>
				vPortFree( pxTCB );
 801075c:	6878      	ldr	r0, [r7, #4]
 801075e:	f000 fd6d 	bl	801123c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8010762:	e019      	b.n	8010798 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801076a:	2b01      	cmp	r3, #1
 801076c:	d103      	bne.n	8010776 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 801076e:	6878      	ldr	r0, [r7, #4]
 8010770:	f000 fd64 	bl	801123c <vPortFree>
	}
 8010774:	e010      	b.n	8010798 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801077c:	2b02      	cmp	r3, #2
 801077e:	d00b      	beq.n	8010798 <prvDeleteTCB+0x58>
 8010780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010784:	b672      	cpsid	i
 8010786:	f383 8811 	msr	BASEPRI, r3
 801078a:	f3bf 8f6f 	isb	sy
 801078e:	f3bf 8f4f 	dsb	sy
 8010792:	b662      	cpsie	i
 8010794:	60fb      	str	r3, [r7, #12]
 8010796:	e7fe      	b.n	8010796 <prvDeleteTCB+0x56>
	}
 8010798:	bf00      	nop
 801079a:	3710      	adds	r7, #16
 801079c:	46bd      	mov	sp, r7
 801079e:	bd80      	pop	{r7, pc}

080107a0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80107a0:	b480      	push	{r7}
 80107a2:	b083      	sub	sp, #12
 80107a4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80107a6:	4b0c      	ldr	r3, [pc, #48]	; (80107d8 <prvResetNextTaskUnblockTime+0x38>)
 80107a8:	681b      	ldr	r3, [r3, #0]
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d104      	bne.n	80107ba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80107b0:	4b0a      	ldr	r3, [pc, #40]	; (80107dc <prvResetNextTaskUnblockTime+0x3c>)
 80107b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80107b6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80107b8:	e008      	b.n	80107cc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80107ba:	4b07      	ldr	r3, [pc, #28]	; (80107d8 <prvResetNextTaskUnblockTime+0x38>)
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	68db      	ldr	r3, [r3, #12]
 80107c0:	68db      	ldr	r3, [r3, #12]
 80107c2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80107c4:	687b      	ldr	r3, [r7, #4]
 80107c6:	685b      	ldr	r3, [r3, #4]
 80107c8:	4a04      	ldr	r2, [pc, #16]	; (80107dc <prvResetNextTaskUnblockTime+0x3c>)
 80107ca:	6013      	str	r3, [r2, #0]
}
 80107cc:	bf00      	nop
 80107ce:	370c      	adds	r7, #12
 80107d0:	46bd      	mov	sp, r7
 80107d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107d6:	4770      	bx	lr
 80107d8:	200003fc 	.word	0x200003fc
 80107dc:	20000464 	.word	0x20000464

080107e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80107e0:	b480      	push	{r7}
 80107e2:	b083      	sub	sp, #12
 80107e4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80107e6:	4b0b      	ldr	r3, [pc, #44]	; (8010814 <xTaskGetSchedulerState+0x34>)
 80107e8:	681b      	ldr	r3, [r3, #0]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d102      	bne.n	80107f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80107ee:	2301      	movs	r3, #1
 80107f0:	607b      	str	r3, [r7, #4]
 80107f2:	e008      	b.n	8010806 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80107f4:	4b08      	ldr	r3, [pc, #32]	; (8010818 <xTaskGetSchedulerState+0x38>)
 80107f6:	681b      	ldr	r3, [r3, #0]
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d102      	bne.n	8010802 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80107fc:	2302      	movs	r3, #2
 80107fe:	607b      	str	r3, [r7, #4]
 8010800:	e001      	b.n	8010806 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8010802:	2300      	movs	r3, #0
 8010804:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8010806:	687b      	ldr	r3, [r7, #4]
	}
 8010808:	4618      	mov	r0, r3
 801080a:	370c      	adds	r7, #12
 801080c:	46bd      	mov	sp, r7
 801080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010812:	4770      	bx	lr
 8010814:	20000450 	.word	0x20000450
 8010818:	2000046c 	.word	0x2000046c

0801081c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801081c:	b580      	push	{r7, lr}
 801081e:	b084      	sub	sp, #16
 8010820:	af00      	add	r7, sp, #0
 8010822:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010828:	2300      	movs	r3, #0
 801082a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801082c:	687b      	ldr	r3, [r7, #4]
 801082e:	2b00      	cmp	r3, #0
 8010830:	d069      	beq.n	8010906 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8010832:	68bb      	ldr	r3, [r7, #8]
 8010834:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010836:	4b36      	ldr	r3, [pc, #216]	; (8010910 <xTaskPriorityInherit+0xf4>)
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801083c:	429a      	cmp	r2, r3
 801083e:	d259      	bcs.n	80108f4 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010840:	68bb      	ldr	r3, [r7, #8]
 8010842:	699b      	ldr	r3, [r3, #24]
 8010844:	2b00      	cmp	r3, #0
 8010846:	db06      	blt.n	8010856 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010848:	4b31      	ldr	r3, [pc, #196]	; (8010910 <xTaskPriorityInherit+0xf4>)
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801084e:	f1c3 0207 	rsb	r2, r3, #7
 8010852:	68bb      	ldr	r3, [r7, #8]
 8010854:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8010856:	68bb      	ldr	r3, [r7, #8]
 8010858:	6959      	ldr	r1, [r3, #20]
 801085a:	68bb      	ldr	r3, [r7, #8]
 801085c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801085e:	4613      	mov	r3, r2
 8010860:	009b      	lsls	r3, r3, #2
 8010862:	4413      	add	r3, r2
 8010864:	009b      	lsls	r3, r3, #2
 8010866:	4a2b      	ldr	r2, [pc, #172]	; (8010914 <xTaskPriorityInherit+0xf8>)
 8010868:	4413      	add	r3, r2
 801086a:	4299      	cmp	r1, r3
 801086c:	d13a      	bne.n	80108e4 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801086e:	68bb      	ldr	r3, [r7, #8]
 8010870:	3304      	adds	r3, #4
 8010872:	4618      	mov	r0, r3
 8010874:	f7fe fa32 	bl	800ecdc <uxListRemove>
 8010878:	4603      	mov	r3, r0
 801087a:	2b00      	cmp	r3, #0
 801087c:	d115      	bne.n	80108aa <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 801087e:	68bb      	ldr	r3, [r7, #8]
 8010880:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010882:	4924      	ldr	r1, [pc, #144]	; (8010914 <xTaskPriorityInherit+0xf8>)
 8010884:	4613      	mov	r3, r2
 8010886:	009b      	lsls	r3, r3, #2
 8010888:	4413      	add	r3, r2
 801088a:	009b      	lsls	r3, r3, #2
 801088c:	440b      	add	r3, r1
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	2b00      	cmp	r3, #0
 8010892:	d10a      	bne.n	80108aa <xTaskPriorityInherit+0x8e>
 8010894:	68bb      	ldr	r3, [r7, #8]
 8010896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010898:	2201      	movs	r2, #1
 801089a:	fa02 f303 	lsl.w	r3, r2, r3
 801089e:	43da      	mvns	r2, r3
 80108a0:	4b1d      	ldr	r3, [pc, #116]	; (8010918 <xTaskPriorityInherit+0xfc>)
 80108a2:	681b      	ldr	r3, [r3, #0]
 80108a4:	4013      	ands	r3, r2
 80108a6:	4a1c      	ldr	r2, [pc, #112]	; (8010918 <xTaskPriorityInherit+0xfc>)
 80108a8:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80108aa:	4b19      	ldr	r3, [pc, #100]	; (8010910 <xTaskPriorityInherit+0xf4>)
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80108b0:	68bb      	ldr	r3, [r7, #8]
 80108b2:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80108b4:	68bb      	ldr	r3, [r7, #8]
 80108b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108b8:	2201      	movs	r2, #1
 80108ba:	409a      	lsls	r2, r3
 80108bc:	4b16      	ldr	r3, [pc, #88]	; (8010918 <xTaskPriorityInherit+0xfc>)
 80108be:	681b      	ldr	r3, [r3, #0]
 80108c0:	4313      	orrs	r3, r2
 80108c2:	4a15      	ldr	r2, [pc, #84]	; (8010918 <xTaskPriorityInherit+0xfc>)
 80108c4:	6013      	str	r3, [r2, #0]
 80108c6:	68bb      	ldr	r3, [r7, #8]
 80108c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80108ca:	4613      	mov	r3, r2
 80108cc:	009b      	lsls	r3, r3, #2
 80108ce:	4413      	add	r3, r2
 80108d0:	009b      	lsls	r3, r3, #2
 80108d2:	4a10      	ldr	r2, [pc, #64]	; (8010914 <xTaskPriorityInherit+0xf8>)
 80108d4:	441a      	add	r2, r3
 80108d6:	68bb      	ldr	r3, [r7, #8]
 80108d8:	3304      	adds	r3, #4
 80108da:	4619      	mov	r1, r3
 80108dc:	4610      	mov	r0, r2
 80108de:	f7fe f9a0 	bl	800ec22 <vListInsertEnd>
 80108e2:	e004      	b.n	80108ee <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80108e4:	4b0a      	ldr	r3, [pc, #40]	; (8010910 <xTaskPriorityInherit+0xf4>)
 80108e6:	681b      	ldr	r3, [r3, #0]
 80108e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80108ea:	68bb      	ldr	r3, [r7, #8]
 80108ec:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80108ee:	2301      	movs	r3, #1
 80108f0:	60fb      	str	r3, [r7, #12]
 80108f2:	e008      	b.n	8010906 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80108f4:	68bb      	ldr	r3, [r7, #8]
 80108f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80108f8:	4b05      	ldr	r3, [pc, #20]	; (8010910 <xTaskPriorityInherit+0xf4>)
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108fe:	429a      	cmp	r2, r3
 8010900:	d201      	bcs.n	8010906 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8010902:	2301      	movs	r3, #1
 8010904:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010906:	68fb      	ldr	r3, [r7, #12]
	}
 8010908:	4618      	mov	r0, r3
 801090a:	3710      	adds	r7, #16
 801090c:	46bd      	mov	sp, r7
 801090e:	bd80      	pop	{r7, pc}
 8010910:	20000344 	.word	0x20000344
 8010914:	20000348 	.word	0x20000348
 8010918:	2000044c 	.word	0x2000044c

0801091c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 801091c:	b580      	push	{r7, lr}
 801091e:	b086      	sub	sp, #24
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8010928:	2300      	movs	r3, #0
 801092a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	2b00      	cmp	r3, #0
 8010930:	d070      	beq.n	8010a14 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010932:	4b3b      	ldr	r3, [pc, #236]	; (8010a20 <xTaskPriorityDisinherit+0x104>)
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	693a      	ldr	r2, [r7, #16]
 8010938:	429a      	cmp	r2, r3
 801093a:	d00b      	beq.n	8010954 <xTaskPriorityDisinherit+0x38>
 801093c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010940:	b672      	cpsid	i
 8010942:	f383 8811 	msr	BASEPRI, r3
 8010946:	f3bf 8f6f 	isb	sy
 801094a:	f3bf 8f4f 	dsb	sy
 801094e:	b662      	cpsie	i
 8010950:	60fb      	str	r3, [r7, #12]
 8010952:	e7fe      	b.n	8010952 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 8010954:	693b      	ldr	r3, [r7, #16]
 8010956:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010958:	2b00      	cmp	r3, #0
 801095a:	d10b      	bne.n	8010974 <xTaskPriorityDisinherit+0x58>
 801095c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010960:	b672      	cpsid	i
 8010962:	f383 8811 	msr	BASEPRI, r3
 8010966:	f3bf 8f6f 	isb	sy
 801096a:	f3bf 8f4f 	dsb	sy
 801096e:	b662      	cpsie	i
 8010970:	60bb      	str	r3, [r7, #8]
 8010972:	e7fe      	b.n	8010972 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8010974:	693b      	ldr	r3, [r7, #16]
 8010976:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010978:	1e5a      	subs	r2, r3, #1
 801097a:	693b      	ldr	r3, [r7, #16]
 801097c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801097e:	693b      	ldr	r3, [r7, #16]
 8010980:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010982:	693b      	ldr	r3, [r7, #16]
 8010984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010986:	429a      	cmp	r2, r3
 8010988:	d044      	beq.n	8010a14 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801098a:	693b      	ldr	r3, [r7, #16]
 801098c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801098e:	2b00      	cmp	r3, #0
 8010990:	d140      	bne.n	8010a14 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010992:	693b      	ldr	r3, [r7, #16]
 8010994:	3304      	adds	r3, #4
 8010996:	4618      	mov	r0, r3
 8010998:	f7fe f9a0 	bl	800ecdc <uxListRemove>
 801099c:	4603      	mov	r3, r0
 801099e:	2b00      	cmp	r3, #0
 80109a0:	d115      	bne.n	80109ce <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80109a2:	693b      	ldr	r3, [r7, #16]
 80109a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80109a6:	491f      	ldr	r1, [pc, #124]	; (8010a24 <xTaskPriorityDisinherit+0x108>)
 80109a8:	4613      	mov	r3, r2
 80109aa:	009b      	lsls	r3, r3, #2
 80109ac:	4413      	add	r3, r2
 80109ae:	009b      	lsls	r3, r3, #2
 80109b0:	440b      	add	r3, r1
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	2b00      	cmp	r3, #0
 80109b6:	d10a      	bne.n	80109ce <xTaskPriorityDisinherit+0xb2>
 80109b8:	693b      	ldr	r3, [r7, #16]
 80109ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109bc:	2201      	movs	r2, #1
 80109be:	fa02 f303 	lsl.w	r3, r2, r3
 80109c2:	43da      	mvns	r2, r3
 80109c4:	4b18      	ldr	r3, [pc, #96]	; (8010a28 <xTaskPriorityDisinherit+0x10c>)
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	4013      	ands	r3, r2
 80109ca:	4a17      	ldr	r2, [pc, #92]	; (8010a28 <xTaskPriorityDisinherit+0x10c>)
 80109cc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80109ce:	693b      	ldr	r3, [r7, #16]
 80109d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80109d2:	693b      	ldr	r3, [r7, #16]
 80109d4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80109d6:	693b      	ldr	r3, [r7, #16]
 80109d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109da:	f1c3 0207 	rsb	r2, r3, #7
 80109de:	693b      	ldr	r3, [r7, #16]
 80109e0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80109e2:	693b      	ldr	r3, [r7, #16]
 80109e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109e6:	2201      	movs	r2, #1
 80109e8:	409a      	lsls	r2, r3
 80109ea:	4b0f      	ldr	r3, [pc, #60]	; (8010a28 <xTaskPriorityDisinherit+0x10c>)
 80109ec:	681b      	ldr	r3, [r3, #0]
 80109ee:	4313      	orrs	r3, r2
 80109f0:	4a0d      	ldr	r2, [pc, #52]	; (8010a28 <xTaskPriorityDisinherit+0x10c>)
 80109f2:	6013      	str	r3, [r2, #0]
 80109f4:	693b      	ldr	r3, [r7, #16]
 80109f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80109f8:	4613      	mov	r3, r2
 80109fa:	009b      	lsls	r3, r3, #2
 80109fc:	4413      	add	r3, r2
 80109fe:	009b      	lsls	r3, r3, #2
 8010a00:	4a08      	ldr	r2, [pc, #32]	; (8010a24 <xTaskPriorityDisinherit+0x108>)
 8010a02:	441a      	add	r2, r3
 8010a04:	693b      	ldr	r3, [r7, #16]
 8010a06:	3304      	adds	r3, #4
 8010a08:	4619      	mov	r1, r3
 8010a0a:	4610      	mov	r0, r2
 8010a0c:	f7fe f909 	bl	800ec22 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8010a10:	2301      	movs	r3, #1
 8010a12:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8010a14:	697b      	ldr	r3, [r7, #20]
	}
 8010a16:	4618      	mov	r0, r3
 8010a18:	3718      	adds	r7, #24
 8010a1a:	46bd      	mov	sp, r7
 8010a1c:	bd80      	pop	{r7, pc}
 8010a1e:	bf00      	nop
 8010a20:	20000344 	.word	0x20000344
 8010a24:	20000348 	.word	0x20000348
 8010a28:	2000044c 	.word	0x2000044c

08010a2c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010a2c:	b580      	push	{r7, lr}
 8010a2e:	b088      	sub	sp, #32
 8010a30:	af00      	add	r7, sp, #0
 8010a32:	6078      	str	r0, [r7, #4]
 8010a34:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8010a3a:	2301      	movs	r3, #1
 8010a3c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	f000 8085 	beq.w	8010b50 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010a46:	69bb      	ldr	r3, [r7, #24]
 8010a48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010a4a:	2b00      	cmp	r3, #0
 8010a4c:	d10b      	bne.n	8010a66 <vTaskPriorityDisinheritAfterTimeout+0x3a>
 8010a4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a52:	b672      	cpsid	i
 8010a54:	f383 8811 	msr	BASEPRI, r3
 8010a58:	f3bf 8f6f 	isb	sy
 8010a5c:	f3bf 8f4f 	dsb	sy
 8010a60:	b662      	cpsie	i
 8010a62:	60fb      	str	r3, [r7, #12]
 8010a64:	e7fe      	b.n	8010a64 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010a66:	69bb      	ldr	r3, [r7, #24]
 8010a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010a6a:	683a      	ldr	r2, [r7, #0]
 8010a6c:	429a      	cmp	r2, r3
 8010a6e:	d902      	bls.n	8010a76 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010a70:	683b      	ldr	r3, [r7, #0]
 8010a72:	61fb      	str	r3, [r7, #28]
 8010a74:	e002      	b.n	8010a7c <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010a76:	69bb      	ldr	r3, [r7, #24]
 8010a78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010a7a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8010a7c:	69bb      	ldr	r3, [r7, #24]
 8010a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010a80:	69fa      	ldr	r2, [r7, #28]
 8010a82:	429a      	cmp	r2, r3
 8010a84:	d064      	beq.n	8010b50 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8010a86:	69bb      	ldr	r3, [r7, #24]
 8010a88:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010a8a:	697a      	ldr	r2, [r7, #20]
 8010a8c:	429a      	cmp	r2, r3
 8010a8e:	d15f      	bne.n	8010b50 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8010a90:	4b31      	ldr	r3, [pc, #196]	; (8010b58 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	69ba      	ldr	r2, [r7, #24]
 8010a96:	429a      	cmp	r2, r3
 8010a98:	d10b      	bne.n	8010ab2 <vTaskPriorityDisinheritAfterTimeout+0x86>
 8010a9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010a9e:	b672      	cpsid	i
 8010aa0:	f383 8811 	msr	BASEPRI, r3
 8010aa4:	f3bf 8f6f 	isb	sy
 8010aa8:	f3bf 8f4f 	dsb	sy
 8010aac:	b662      	cpsie	i
 8010aae:	60bb      	str	r3, [r7, #8]
 8010ab0:	e7fe      	b.n	8010ab0 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8010ab2:	69bb      	ldr	r3, [r7, #24]
 8010ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010ab6:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8010ab8:	69bb      	ldr	r3, [r7, #24]
 8010aba:	69fa      	ldr	r2, [r7, #28]
 8010abc:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010abe:	69bb      	ldr	r3, [r7, #24]
 8010ac0:	699b      	ldr	r3, [r3, #24]
 8010ac2:	2b00      	cmp	r3, #0
 8010ac4:	db04      	blt.n	8010ad0 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010ac6:	69fb      	ldr	r3, [r7, #28]
 8010ac8:	f1c3 0207 	rsb	r2, r3, #7
 8010acc:	69bb      	ldr	r3, [r7, #24]
 8010ace:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8010ad0:	69bb      	ldr	r3, [r7, #24]
 8010ad2:	6959      	ldr	r1, [r3, #20]
 8010ad4:	693a      	ldr	r2, [r7, #16]
 8010ad6:	4613      	mov	r3, r2
 8010ad8:	009b      	lsls	r3, r3, #2
 8010ada:	4413      	add	r3, r2
 8010adc:	009b      	lsls	r3, r3, #2
 8010ade:	4a1f      	ldr	r2, [pc, #124]	; (8010b5c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8010ae0:	4413      	add	r3, r2
 8010ae2:	4299      	cmp	r1, r3
 8010ae4:	d134      	bne.n	8010b50 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010ae6:	69bb      	ldr	r3, [r7, #24]
 8010ae8:	3304      	adds	r3, #4
 8010aea:	4618      	mov	r0, r3
 8010aec:	f7fe f8f6 	bl	800ecdc <uxListRemove>
 8010af0:	4603      	mov	r3, r0
 8010af2:	2b00      	cmp	r3, #0
 8010af4:	d115      	bne.n	8010b22 <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8010af6:	69bb      	ldr	r3, [r7, #24]
 8010af8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010afa:	4918      	ldr	r1, [pc, #96]	; (8010b5c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8010afc:	4613      	mov	r3, r2
 8010afe:	009b      	lsls	r3, r3, #2
 8010b00:	4413      	add	r3, r2
 8010b02:	009b      	lsls	r3, r3, #2
 8010b04:	440b      	add	r3, r1
 8010b06:	681b      	ldr	r3, [r3, #0]
 8010b08:	2b00      	cmp	r3, #0
 8010b0a:	d10a      	bne.n	8010b22 <vTaskPriorityDisinheritAfterTimeout+0xf6>
 8010b0c:	69bb      	ldr	r3, [r7, #24]
 8010b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b10:	2201      	movs	r2, #1
 8010b12:	fa02 f303 	lsl.w	r3, r2, r3
 8010b16:	43da      	mvns	r2, r3
 8010b18:	4b11      	ldr	r3, [pc, #68]	; (8010b60 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8010b1a:	681b      	ldr	r3, [r3, #0]
 8010b1c:	4013      	ands	r3, r2
 8010b1e:	4a10      	ldr	r2, [pc, #64]	; (8010b60 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8010b20:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8010b22:	69bb      	ldr	r3, [r7, #24]
 8010b24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b26:	2201      	movs	r2, #1
 8010b28:	409a      	lsls	r2, r3
 8010b2a:	4b0d      	ldr	r3, [pc, #52]	; (8010b60 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8010b2c:	681b      	ldr	r3, [r3, #0]
 8010b2e:	4313      	orrs	r3, r2
 8010b30:	4a0b      	ldr	r2, [pc, #44]	; (8010b60 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8010b32:	6013      	str	r3, [r2, #0]
 8010b34:	69bb      	ldr	r3, [r7, #24]
 8010b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010b38:	4613      	mov	r3, r2
 8010b3a:	009b      	lsls	r3, r3, #2
 8010b3c:	4413      	add	r3, r2
 8010b3e:	009b      	lsls	r3, r3, #2
 8010b40:	4a06      	ldr	r2, [pc, #24]	; (8010b5c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8010b42:	441a      	add	r2, r3
 8010b44:	69bb      	ldr	r3, [r7, #24]
 8010b46:	3304      	adds	r3, #4
 8010b48:	4619      	mov	r1, r3
 8010b4a:	4610      	mov	r0, r2
 8010b4c:	f7fe f869 	bl	800ec22 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010b50:	bf00      	nop
 8010b52:	3720      	adds	r7, #32
 8010b54:	46bd      	mov	sp, r7
 8010b56:	bd80      	pop	{r7, pc}
 8010b58:	20000344 	.word	0x20000344
 8010b5c:	20000348 	.word	0x20000348
 8010b60:	2000044c 	.word	0x2000044c

08010b64 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8010b64:	b480      	push	{r7}
 8010b66:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8010b68:	4b07      	ldr	r3, [pc, #28]	; (8010b88 <pvTaskIncrementMutexHeldCount+0x24>)
 8010b6a:	681b      	ldr	r3, [r3, #0]
 8010b6c:	2b00      	cmp	r3, #0
 8010b6e:	d004      	beq.n	8010b7a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8010b70:	4b05      	ldr	r3, [pc, #20]	; (8010b88 <pvTaskIncrementMutexHeldCount+0x24>)
 8010b72:	681b      	ldr	r3, [r3, #0]
 8010b74:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8010b76:	3201      	adds	r2, #1
 8010b78:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8010b7a:	4b03      	ldr	r3, [pc, #12]	; (8010b88 <pvTaskIncrementMutexHeldCount+0x24>)
 8010b7c:	681b      	ldr	r3, [r3, #0]
	}
 8010b7e:	4618      	mov	r0, r3
 8010b80:	46bd      	mov	sp, r7
 8010b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b86:	4770      	bx	lr
 8010b88:	20000344 	.word	0x20000344

08010b8c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010b8c:	b580      	push	{r7, lr}
 8010b8e:	b084      	sub	sp, #16
 8010b90:	af00      	add	r7, sp, #0
 8010b92:	6078      	str	r0, [r7, #4]
 8010b94:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010b96:	4b29      	ldr	r3, [pc, #164]	; (8010c3c <prvAddCurrentTaskToDelayedList+0xb0>)
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010b9c:	4b28      	ldr	r3, [pc, #160]	; (8010c40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010b9e:	681b      	ldr	r3, [r3, #0]
 8010ba0:	3304      	adds	r3, #4
 8010ba2:	4618      	mov	r0, r3
 8010ba4:	f7fe f89a 	bl	800ecdc <uxListRemove>
 8010ba8:	4603      	mov	r3, r0
 8010baa:	2b00      	cmp	r3, #0
 8010bac:	d10b      	bne.n	8010bc6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8010bae:	4b24      	ldr	r3, [pc, #144]	; (8010c40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010bb0:	681b      	ldr	r3, [r3, #0]
 8010bb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010bb4:	2201      	movs	r2, #1
 8010bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8010bba:	43da      	mvns	r2, r3
 8010bbc:	4b21      	ldr	r3, [pc, #132]	; (8010c44 <prvAddCurrentTaskToDelayedList+0xb8>)
 8010bbe:	681b      	ldr	r3, [r3, #0]
 8010bc0:	4013      	ands	r3, r2
 8010bc2:	4a20      	ldr	r2, [pc, #128]	; (8010c44 <prvAddCurrentTaskToDelayedList+0xb8>)
 8010bc4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010bcc:	d10a      	bne.n	8010be4 <prvAddCurrentTaskToDelayedList+0x58>
 8010bce:	683b      	ldr	r3, [r7, #0]
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d007      	beq.n	8010be4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010bd4:	4b1a      	ldr	r3, [pc, #104]	; (8010c40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010bd6:	681b      	ldr	r3, [r3, #0]
 8010bd8:	3304      	adds	r3, #4
 8010bda:	4619      	mov	r1, r3
 8010bdc:	481a      	ldr	r0, [pc, #104]	; (8010c48 <prvAddCurrentTaskToDelayedList+0xbc>)
 8010bde:	f7fe f820 	bl	800ec22 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010be2:	e026      	b.n	8010c32 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010be4:	68fa      	ldr	r2, [r7, #12]
 8010be6:	687b      	ldr	r3, [r7, #4]
 8010be8:	4413      	add	r3, r2
 8010bea:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010bec:	4b14      	ldr	r3, [pc, #80]	; (8010c40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010bee:	681b      	ldr	r3, [r3, #0]
 8010bf0:	68ba      	ldr	r2, [r7, #8]
 8010bf2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010bf4:	68ba      	ldr	r2, [r7, #8]
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	429a      	cmp	r2, r3
 8010bfa:	d209      	bcs.n	8010c10 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010bfc:	4b13      	ldr	r3, [pc, #76]	; (8010c4c <prvAddCurrentTaskToDelayedList+0xc0>)
 8010bfe:	681a      	ldr	r2, [r3, #0]
 8010c00:	4b0f      	ldr	r3, [pc, #60]	; (8010c40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010c02:	681b      	ldr	r3, [r3, #0]
 8010c04:	3304      	adds	r3, #4
 8010c06:	4619      	mov	r1, r3
 8010c08:	4610      	mov	r0, r2
 8010c0a:	f7fe f82e 	bl	800ec6a <vListInsert>
}
 8010c0e:	e010      	b.n	8010c32 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010c10:	4b0f      	ldr	r3, [pc, #60]	; (8010c50 <prvAddCurrentTaskToDelayedList+0xc4>)
 8010c12:	681a      	ldr	r2, [r3, #0]
 8010c14:	4b0a      	ldr	r3, [pc, #40]	; (8010c40 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010c16:	681b      	ldr	r3, [r3, #0]
 8010c18:	3304      	adds	r3, #4
 8010c1a:	4619      	mov	r1, r3
 8010c1c:	4610      	mov	r0, r2
 8010c1e:	f7fe f824 	bl	800ec6a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010c22:	4b0c      	ldr	r3, [pc, #48]	; (8010c54 <prvAddCurrentTaskToDelayedList+0xc8>)
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	68ba      	ldr	r2, [r7, #8]
 8010c28:	429a      	cmp	r2, r3
 8010c2a:	d202      	bcs.n	8010c32 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8010c2c:	4a09      	ldr	r2, [pc, #36]	; (8010c54 <prvAddCurrentTaskToDelayedList+0xc8>)
 8010c2e:	68bb      	ldr	r3, [r7, #8]
 8010c30:	6013      	str	r3, [r2, #0]
}
 8010c32:	bf00      	nop
 8010c34:	3710      	adds	r7, #16
 8010c36:	46bd      	mov	sp, r7
 8010c38:	bd80      	pop	{r7, pc}
 8010c3a:	bf00      	nop
 8010c3c:	20000448 	.word	0x20000448
 8010c40:	20000344 	.word	0x20000344
 8010c44:	2000044c 	.word	0x2000044c
 8010c48:	20000430 	.word	0x20000430
 8010c4c:	20000400 	.word	0x20000400
 8010c50:	200003fc 	.word	0x200003fc
 8010c54:	20000464 	.word	0x20000464

08010c58 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010c58:	b480      	push	{r7}
 8010c5a:	b085      	sub	sp, #20
 8010c5c:	af00      	add	r7, sp, #0
 8010c5e:	60f8      	str	r0, [r7, #12]
 8010c60:	60b9      	str	r1, [r7, #8]
 8010c62:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010c64:	68fb      	ldr	r3, [r7, #12]
 8010c66:	3b04      	subs	r3, #4
 8010c68:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010c6a:	68fb      	ldr	r3, [r7, #12]
 8010c6c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8010c70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010c72:	68fb      	ldr	r3, [r7, #12]
 8010c74:	3b04      	subs	r3, #4
 8010c76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010c78:	68bb      	ldr	r3, [r7, #8]
 8010c7a:	f023 0201 	bic.w	r2, r3, #1
 8010c7e:	68fb      	ldr	r3, [r7, #12]
 8010c80:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010c82:	68fb      	ldr	r3, [r7, #12]
 8010c84:	3b04      	subs	r3, #4
 8010c86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010c88:	4a0c      	ldr	r2, [pc, #48]	; (8010cbc <pxPortInitialiseStack+0x64>)
 8010c8a:	68fb      	ldr	r3, [r7, #12]
 8010c8c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010c8e:	68fb      	ldr	r3, [r7, #12]
 8010c90:	3b14      	subs	r3, #20
 8010c92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010c94:	687a      	ldr	r2, [r7, #4]
 8010c96:	68fb      	ldr	r3, [r7, #12]
 8010c98:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	3b04      	subs	r3, #4
 8010c9e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010ca0:	68fb      	ldr	r3, [r7, #12]
 8010ca2:	f06f 0202 	mvn.w	r2, #2
 8010ca6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010ca8:	68fb      	ldr	r3, [r7, #12]
 8010caa:	3b20      	subs	r3, #32
 8010cac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010cae:	68fb      	ldr	r3, [r7, #12]
}
 8010cb0:	4618      	mov	r0, r3
 8010cb2:	3714      	adds	r7, #20
 8010cb4:	46bd      	mov	sp, r7
 8010cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cba:	4770      	bx	lr
 8010cbc:	08010cc1 	.word	0x08010cc1

08010cc0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010cc0:	b480      	push	{r7}
 8010cc2:	b085      	sub	sp, #20
 8010cc4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010cc6:	2300      	movs	r3, #0
 8010cc8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010cca:	4b13      	ldr	r3, [pc, #76]	; (8010d18 <prvTaskExitError+0x58>)
 8010ccc:	681b      	ldr	r3, [r3, #0]
 8010cce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010cd2:	d00b      	beq.n	8010cec <prvTaskExitError+0x2c>
 8010cd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cd8:	b672      	cpsid	i
 8010cda:	f383 8811 	msr	BASEPRI, r3
 8010cde:	f3bf 8f6f 	isb	sy
 8010ce2:	f3bf 8f4f 	dsb	sy
 8010ce6:	b662      	cpsie	i
 8010ce8:	60fb      	str	r3, [r7, #12]
 8010cea:	e7fe      	b.n	8010cea <prvTaskExitError+0x2a>
 8010cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cf0:	b672      	cpsid	i
 8010cf2:	f383 8811 	msr	BASEPRI, r3
 8010cf6:	f3bf 8f6f 	isb	sy
 8010cfa:	f3bf 8f4f 	dsb	sy
 8010cfe:	b662      	cpsie	i
 8010d00:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010d02:	bf00      	nop
 8010d04:	687b      	ldr	r3, [r7, #4]
 8010d06:	2b00      	cmp	r3, #0
 8010d08:	d0fc      	beq.n	8010d04 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010d0a:	bf00      	nop
 8010d0c:	3714      	adds	r7, #20
 8010d0e:	46bd      	mov	sp, r7
 8010d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d14:	4770      	bx	lr
 8010d16:	bf00      	nop
 8010d18:	2000004c 	.word	0x2000004c
 8010d1c:	00000000 	.word	0x00000000

08010d20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010d20:	4b07      	ldr	r3, [pc, #28]	; (8010d40 <pxCurrentTCBConst2>)
 8010d22:	6819      	ldr	r1, [r3, #0]
 8010d24:	6808      	ldr	r0, [r1, #0]
 8010d26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d2a:	f380 8809 	msr	PSP, r0
 8010d2e:	f3bf 8f6f 	isb	sy
 8010d32:	f04f 0000 	mov.w	r0, #0
 8010d36:	f380 8811 	msr	BASEPRI, r0
 8010d3a:	4770      	bx	lr
 8010d3c:	f3af 8000 	nop.w

08010d40 <pxCurrentTCBConst2>:
 8010d40:	20000344 	.word	0x20000344
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010d44:	bf00      	nop
 8010d46:	bf00      	nop

08010d48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010d48:	4808      	ldr	r0, [pc, #32]	; (8010d6c <prvPortStartFirstTask+0x24>)
 8010d4a:	6800      	ldr	r0, [r0, #0]
 8010d4c:	6800      	ldr	r0, [r0, #0]
 8010d4e:	f380 8808 	msr	MSP, r0
 8010d52:	f04f 0000 	mov.w	r0, #0
 8010d56:	f380 8814 	msr	CONTROL, r0
 8010d5a:	b662      	cpsie	i
 8010d5c:	b661      	cpsie	f
 8010d5e:	f3bf 8f4f 	dsb	sy
 8010d62:	f3bf 8f6f 	isb	sy
 8010d66:	df00      	svc	0
 8010d68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8010d6a:	bf00      	nop
 8010d6c:	e000ed08 	.word	0xe000ed08

08010d70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010d70:	b580      	push	{r7, lr}
 8010d72:	b084      	sub	sp, #16
 8010d74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010d76:	4b36      	ldr	r3, [pc, #216]	; (8010e50 <xPortStartScheduler+0xe0>)
 8010d78:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8010d7a:	68fb      	ldr	r3, [r7, #12]
 8010d7c:	781b      	ldrb	r3, [r3, #0]
 8010d7e:	b2db      	uxtb	r3, r3
 8010d80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010d82:	68fb      	ldr	r3, [r7, #12]
 8010d84:	22ff      	movs	r2, #255	; 0xff
 8010d86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010d88:	68fb      	ldr	r3, [r7, #12]
 8010d8a:	781b      	ldrb	r3, [r3, #0]
 8010d8c:	b2db      	uxtb	r3, r3
 8010d8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010d90:	78fb      	ldrb	r3, [r7, #3]
 8010d92:	b2db      	uxtb	r3, r3
 8010d94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8010d98:	b2da      	uxtb	r2, r3
 8010d9a:	4b2e      	ldr	r3, [pc, #184]	; (8010e54 <xPortStartScheduler+0xe4>)
 8010d9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010d9e:	4b2e      	ldr	r3, [pc, #184]	; (8010e58 <xPortStartScheduler+0xe8>)
 8010da0:	2207      	movs	r2, #7
 8010da2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010da4:	e009      	b.n	8010dba <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8010da6:	4b2c      	ldr	r3, [pc, #176]	; (8010e58 <xPortStartScheduler+0xe8>)
 8010da8:	681b      	ldr	r3, [r3, #0]
 8010daa:	3b01      	subs	r3, #1
 8010dac:	4a2a      	ldr	r2, [pc, #168]	; (8010e58 <xPortStartScheduler+0xe8>)
 8010dae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010db0:	78fb      	ldrb	r3, [r7, #3]
 8010db2:	b2db      	uxtb	r3, r3
 8010db4:	005b      	lsls	r3, r3, #1
 8010db6:	b2db      	uxtb	r3, r3
 8010db8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010dba:	78fb      	ldrb	r3, [r7, #3]
 8010dbc:	b2db      	uxtb	r3, r3
 8010dbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010dc2:	2b80      	cmp	r3, #128	; 0x80
 8010dc4:	d0ef      	beq.n	8010da6 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010dc6:	4b24      	ldr	r3, [pc, #144]	; (8010e58 <xPortStartScheduler+0xe8>)
 8010dc8:	681b      	ldr	r3, [r3, #0]
 8010dca:	f1c3 0307 	rsb	r3, r3, #7
 8010dce:	2b04      	cmp	r3, #4
 8010dd0:	d00b      	beq.n	8010dea <xPortStartScheduler+0x7a>
 8010dd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dd6:	b672      	cpsid	i
 8010dd8:	f383 8811 	msr	BASEPRI, r3
 8010ddc:	f3bf 8f6f 	isb	sy
 8010de0:	f3bf 8f4f 	dsb	sy
 8010de4:	b662      	cpsie	i
 8010de6:	60bb      	str	r3, [r7, #8]
 8010de8:	e7fe      	b.n	8010de8 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010dea:	4b1b      	ldr	r3, [pc, #108]	; (8010e58 <xPortStartScheduler+0xe8>)
 8010dec:	681b      	ldr	r3, [r3, #0]
 8010dee:	021b      	lsls	r3, r3, #8
 8010df0:	4a19      	ldr	r2, [pc, #100]	; (8010e58 <xPortStartScheduler+0xe8>)
 8010df2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010df4:	4b18      	ldr	r3, [pc, #96]	; (8010e58 <xPortStartScheduler+0xe8>)
 8010df6:	681b      	ldr	r3, [r3, #0]
 8010df8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8010dfc:	4a16      	ldr	r2, [pc, #88]	; (8010e58 <xPortStartScheduler+0xe8>)
 8010dfe:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010e00:	687b      	ldr	r3, [r7, #4]
 8010e02:	b2da      	uxtb	r2, r3
 8010e04:	68fb      	ldr	r3, [r7, #12]
 8010e06:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010e08:	4b14      	ldr	r3, [pc, #80]	; (8010e5c <xPortStartScheduler+0xec>)
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	4a13      	ldr	r2, [pc, #76]	; (8010e5c <xPortStartScheduler+0xec>)
 8010e0e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8010e12:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010e14:	4b11      	ldr	r3, [pc, #68]	; (8010e5c <xPortStartScheduler+0xec>)
 8010e16:	681b      	ldr	r3, [r3, #0]
 8010e18:	4a10      	ldr	r2, [pc, #64]	; (8010e5c <xPortStartScheduler+0xec>)
 8010e1a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8010e1e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010e20:	f000 f8d4 	bl	8010fcc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010e24:	4b0e      	ldr	r3, [pc, #56]	; (8010e60 <xPortStartScheduler+0xf0>)
 8010e26:	2200      	movs	r2, #0
 8010e28:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010e2a:	f000 f8f3 	bl	8011014 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010e2e:	4b0d      	ldr	r3, [pc, #52]	; (8010e64 <xPortStartScheduler+0xf4>)
 8010e30:	681b      	ldr	r3, [r3, #0]
 8010e32:	4a0c      	ldr	r2, [pc, #48]	; (8010e64 <xPortStartScheduler+0xf4>)
 8010e34:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8010e38:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010e3a:	f7ff ff85 	bl	8010d48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010e3e:	f7ff fa8f 	bl	8010360 <vTaskSwitchContext>
	prvTaskExitError();
 8010e42:	f7ff ff3d 	bl	8010cc0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010e46:	2300      	movs	r3, #0
}
 8010e48:	4618      	mov	r0, r3
 8010e4a:	3710      	adds	r7, #16
 8010e4c:	46bd      	mov	sp, r7
 8010e4e:	bd80      	pop	{r7, pc}
 8010e50:	e000e400 	.word	0xe000e400
 8010e54:	20000470 	.word	0x20000470
 8010e58:	20000474 	.word	0x20000474
 8010e5c:	e000ed20 	.word	0xe000ed20
 8010e60:	2000004c 	.word	0x2000004c
 8010e64:	e000ef34 	.word	0xe000ef34

08010e68 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010e68:	b480      	push	{r7}
 8010e6a:	b083      	sub	sp, #12
 8010e6c:	af00      	add	r7, sp, #0
 8010e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e72:	b672      	cpsid	i
 8010e74:	f383 8811 	msr	BASEPRI, r3
 8010e78:	f3bf 8f6f 	isb	sy
 8010e7c:	f3bf 8f4f 	dsb	sy
 8010e80:	b662      	cpsie	i
 8010e82:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010e84:	4b0f      	ldr	r3, [pc, #60]	; (8010ec4 <vPortEnterCritical+0x5c>)
 8010e86:	681b      	ldr	r3, [r3, #0]
 8010e88:	3301      	adds	r3, #1
 8010e8a:	4a0e      	ldr	r2, [pc, #56]	; (8010ec4 <vPortEnterCritical+0x5c>)
 8010e8c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010e8e:	4b0d      	ldr	r3, [pc, #52]	; (8010ec4 <vPortEnterCritical+0x5c>)
 8010e90:	681b      	ldr	r3, [r3, #0]
 8010e92:	2b01      	cmp	r3, #1
 8010e94:	d110      	bne.n	8010eb8 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010e96:	4b0c      	ldr	r3, [pc, #48]	; (8010ec8 <vPortEnterCritical+0x60>)
 8010e98:	681b      	ldr	r3, [r3, #0]
 8010e9a:	b2db      	uxtb	r3, r3
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d00b      	beq.n	8010eb8 <vPortEnterCritical+0x50>
 8010ea0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ea4:	b672      	cpsid	i
 8010ea6:	f383 8811 	msr	BASEPRI, r3
 8010eaa:	f3bf 8f6f 	isb	sy
 8010eae:	f3bf 8f4f 	dsb	sy
 8010eb2:	b662      	cpsie	i
 8010eb4:	603b      	str	r3, [r7, #0]
 8010eb6:	e7fe      	b.n	8010eb6 <vPortEnterCritical+0x4e>
	}
}
 8010eb8:	bf00      	nop
 8010eba:	370c      	adds	r7, #12
 8010ebc:	46bd      	mov	sp, r7
 8010ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ec2:	4770      	bx	lr
 8010ec4:	2000004c 	.word	0x2000004c
 8010ec8:	e000ed04 	.word	0xe000ed04

08010ecc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010ecc:	b480      	push	{r7}
 8010ece:	b083      	sub	sp, #12
 8010ed0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010ed2:	4b12      	ldr	r3, [pc, #72]	; (8010f1c <vPortExitCritical+0x50>)
 8010ed4:	681b      	ldr	r3, [r3, #0]
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d10b      	bne.n	8010ef2 <vPortExitCritical+0x26>
 8010eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ede:	b672      	cpsid	i
 8010ee0:	f383 8811 	msr	BASEPRI, r3
 8010ee4:	f3bf 8f6f 	isb	sy
 8010ee8:	f3bf 8f4f 	dsb	sy
 8010eec:	b662      	cpsie	i
 8010eee:	607b      	str	r3, [r7, #4]
 8010ef0:	e7fe      	b.n	8010ef0 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8010ef2:	4b0a      	ldr	r3, [pc, #40]	; (8010f1c <vPortExitCritical+0x50>)
 8010ef4:	681b      	ldr	r3, [r3, #0]
 8010ef6:	3b01      	subs	r3, #1
 8010ef8:	4a08      	ldr	r2, [pc, #32]	; (8010f1c <vPortExitCritical+0x50>)
 8010efa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010efc:	4b07      	ldr	r3, [pc, #28]	; (8010f1c <vPortExitCritical+0x50>)
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	2b00      	cmp	r3, #0
 8010f02:	d104      	bne.n	8010f0e <vPortExitCritical+0x42>
 8010f04:	2300      	movs	r3, #0
 8010f06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010f08:	683b      	ldr	r3, [r7, #0]
 8010f0a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8010f0e:	bf00      	nop
 8010f10:	370c      	adds	r7, #12
 8010f12:	46bd      	mov	sp, r7
 8010f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f18:	4770      	bx	lr
 8010f1a:	bf00      	nop
 8010f1c:	2000004c 	.word	0x2000004c

08010f20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010f20:	f3ef 8009 	mrs	r0, PSP
 8010f24:	f3bf 8f6f 	isb	sy
 8010f28:	4b15      	ldr	r3, [pc, #84]	; (8010f80 <pxCurrentTCBConst>)
 8010f2a:	681a      	ldr	r2, [r3, #0]
 8010f2c:	f01e 0f10 	tst.w	lr, #16
 8010f30:	bf08      	it	eq
 8010f32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010f36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f3a:	6010      	str	r0, [r2, #0]
 8010f3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010f40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8010f44:	b672      	cpsid	i
 8010f46:	f380 8811 	msr	BASEPRI, r0
 8010f4a:	f3bf 8f4f 	dsb	sy
 8010f4e:	f3bf 8f6f 	isb	sy
 8010f52:	b662      	cpsie	i
 8010f54:	f7ff fa04 	bl	8010360 <vTaskSwitchContext>
 8010f58:	f04f 0000 	mov.w	r0, #0
 8010f5c:	f380 8811 	msr	BASEPRI, r0
 8010f60:	bc09      	pop	{r0, r3}
 8010f62:	6819      	ldr	r1, [r3, #0]
 8010f64:	6808      	ldr	r0, [r1, #0]
 8010f66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f6a:	f01e 0f10 	tst.w	lr, #16
 8010f6e:	bf08      	it	eq
 8010f70:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010f74:	f380 8809 	msr	PSP, r0
 8010f78:	f3bf 8f6f 	isb	sy
 8010f7c:	4770      	bx	lr
 8010f7e:	bf00      	nop

08010f80 <pxCurrentTCBConst>:
 8010f80:	20000344 	.word	0x20000344
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010f84:	bf00      	nop
 8010f86:	bf00      	nop

08010f88 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010f88:	b580      	push	{r7, lr}
 8010f8a:	b082      	sub	sp, #8
 8010f8c:	af00      	add	r7, sp, #0
	__asm volatile
 8010f8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f92:	b672      	cpsid	i
 8010f94:	f383 8811 	msr	BASEPRI, r3
 8010f98:	f3bf 8f6f 	isb	sy
 8010f9c:	f3bf 8f4f 	dsb	sy
 8010fa0:	b662      	cpsie	i
 8010fa2:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010fa4:	f7ff f922 	bl	80101ec <xTaskIncrementTick>
 8010fa8:	4603      	mov	r3, r0
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d003      	beq.n	8010fb6 <xPortSysTickHandler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010fae:	4b06      	ldr	r3, [pc, #24]	; (8010fc8 <xPortSysTickHandler+0x40>)
 8010fb0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010fb4:	601a      	str	r2, [r3, #0]
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010fba:	683b      	ldr	r3, [r7, #0]
 8010fbc:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8010fc0:	bf00      	nop
 8010fc2:	3708      	adds	r7, #8
 8010fc4:	46bd      	mov	sp, r7
 8010fc6:	bd80      	pop	{r7, pc}
 8010fc8:	e000ed04 	.word	0xe000ed04

08010fcc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8010fcc:	b480      	push	{r7}
 8010fce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8010fd0:	4b0b      	ldr	r3, [pc, #44]	; (8011000 <vPortSetupTimerInterrupt+0x34>)
 8010fd2:	2200      	movs	r2, #0
 8010fd4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8010fd6:	4b0b      	ldr	r3, [pc, #44]	; (8011004 <vPortSetupTimerInterrupt+0x38>)
 8010fd8:	2200      	movs	r2, #0
 8010fda:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8010fdc:	4b0a      	ldr	r3, [pc, #40]	; (8011008 <vPortSetupTimerInterrupt+0x3c>)
 8010fde:	681b      	ldr	r3, [r3, #0]
 8010fe0:	4a0a      	ldr	r2, [pc, #40]	; (801100c <vPortSetupTimerInterrupt+0x40>)
 8010fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8010fe6:	099b      	lsrs	r3, r3, #6
 8010fe8:	4a09      	ldr	r2, [pc, #36]	; (8011010 <vPortSetupTimerInterrupt+0x44>)
 8010fea:	3b01      	subs	r3, #1
 8010fec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8010fee:	4b04      	ldr	r3, [pc, #16]	; (8011000 <vPortSetupTimerInterrupt+0x34>)
 8010ff0:	2207      	movs	r2, #7
 8010ff2:	601a      	str	r2, [r3, #0]
}
 8010ff4:	bf00      	nop
 8010ff6:	46bd      	mov	sp, r7
 8010ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ffc:	4770      	bx	lr
 8010ffe:	bf00      	nop
 8011000:	e000e010 	.word	0xe000e010
 8011004:	e000e018 	.word	0xe000e018
 8011008:	20000040 	.word	0x20000040
 801100c:	10624dd3 	.word	0x10624dd3
 8011010:	e000e014 	.word	0xe000e014

08011014 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011014:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8011024 <vPortEnableVFP+0x10>
 8011018:	6801      	ldr	r1, [r0, #0]
 801101a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801101e:	6001      	str	r1, [r0, #0]
 8011020:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011022:	bf00      	nop
 8011024:	e000ed88 	.word	0xe000ed88

08011028 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011028:	b480      	push	{r7}
 801102a:	b085      	sub	sp, #20
 801102c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801102e:	f3ef 8305 	mrs	r3, IPSR
 8011032:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	2b0f      	cmp	r3, #15
 8011038:	d915      	bls.n	8011066 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801103a:	4a18      	ldr	r2, [pc, #96]	; (801109c <vPortValidateInterruptPriority+0x74>)
 801103c:	68fb      	ldr	r3, [r7, #12]
 801103e:	4413      	add	r3, r2
 8011040:	781b      	ldrb	r3, [r3, #0]
 8011042:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011044:	4b16      	ldr	r3, [pc, #88]	; (80110a0 <vPortValidateInterruptPriority+0x78>)
 8011046:	781b      	ldrb	r3, [r3, #0]
 8011048:	7afa      	ldrb	r2, [r7, #11]
 801104a:	429a      	cmp	r2, r3
 801104c:	d20b      	bcs.n	8011066 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801104e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011052:	b672      	cpsid	i
 8011054:	f383 8811 	msr	BASEPRI, r3
 8011058:	f3bf 8f6f 	isb	sy
 801105c:	f3bf 8f4f 	dsb	sy
 8011060:	b662      	cpsie	i
 8011062:	607b      	str	r3, [r7, #4]
 8011064:	e7fe      	b.n	8011064 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011066:	4b0f      	ldr	r3, [pc, #60]	; (80110a4 <vPortValidateInterruptPriority+0x7c>)
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801106e:	4b0e      	ldr	r3, [pc, #56]	; (80110a8 <vPortValidateInterruptPriority+0x80>)
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	429a      	cmp	r2, r3
 8011074:	d90b      	bls.n	801108e <vPortValidateInterruptPriority+0x66>
 8011076:	f04f 0350 	mov.w	r3, #80	; 0x50
 801107a:	b672      	cpsid	i
 801107c:	f383 8811 	msr	BASEPRI, r3
 8011080:	f3bf 8f6f 	isb	sy
 8011084:	f3bf 8f4f 	dsb	sy
 8011088:	b662      	cpsie	i
 801108a:	603b      	str	r3, [r7, #0]
 801108c:	e7fe      	b.n	801108c <vPortValidateInterruptPriority+0x64>
	}
 801108e:	bf00      	nop
 8011090:	3714      	adds	r7, #20
 8011092:	46bd      	mov	sp, r7
 8011094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011098:	4770      	bx	lr
 801109a:	bf00      	nop
 801109c:	e000e3f0 	.word	0xe000e3f0
 80110a0:	20000470 	.word	0x20000470
 80110a4:	e000ed0c 	.word	0xe000ed0c
 80110a8:	20000474 	.word	0x20000474

080110ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80110ac:	b580      	push	{r7, lr}
 80110ae:	b08a      	sub	sp, #40	; 0x28
 80110b0:	af00      	add	r7, sp, #0
 80110b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80110b4:	2300      	movs	r3, #0
 80110b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80110b8:	f7fe ffca 	bl	8010050 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80110bc:	4b5a      	ldr	r3, [pc, #360]	; (8011228 <pvPortMalloc+0x17c>)
 80110be:	681b      	ldr	r3, [r3, #0]
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d101      	bne.n	80110c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80110c4:	f000 f916 	bl	80112f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80110c8:	4b58      	ldr	r3, [pc, #352]	; (801122c <pvPortMalloc+0x180>)
 80110ca:	681a      	ldr	r2, [r3, #0]
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	4013      	ands	r3, r2
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	f040 8090 	bne.w	80111f6 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d01e      	beq.n	801111a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80110dc:	2208      	movs	r2, #8
 80110de:	687b      	ldr	r3, [r7, #4]
 80110e0:	4413      	add	r3, r2
 80110e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	f003 0307 	and.w	r3, r3, #7
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d015      	beq.n	801111a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	f023 0307 	bic.w	r3, r3, #7
 80110f4:	3308      	adds	r3, #8
 80110f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	f003 0307 	and.w	r3, r3, #7
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d00b      	beq.n	801111a <pvPortMalloc+0x6e>
 8011102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011106:	b672      	cpsid	i
 8011108:	f383 8811 	msr	BASEPRI, r3
 801110c:	f3bf 8f6f 	isb	sy
 8011110:	f3bf 8f4f 	dsb	sy
 8011114:	b662      	cpsie	i
 8011116:	617b      	str	r3, [r7, #20]
 8011118:	e7fe      	b.n	8011118 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	2b00      	cmp	r3, #0
 801111e:	d06a      	beq.n	80111f6 <pvPortMalloc+0x14a>
 8011120:	4b43      	ldr	r3, [pc, #268]	; (8011230 <pvPortMalloc+0x184>)
 8011122:	681b      	ldr	r3, [r3, #0]
 8011124:	687a      	ldr	r2, [r7, #4]
 8011126:	429a      	cmp	r2, r3
 8011128:	d865      	bhi.n	80111f6 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801112a:	4b42      	ldr	r3, [pc, #264]	; (8011234 <pvPortMalloc+0x188>)
 801112c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801112e:	4b41      	ldr	r3, [pc, #260]	; (8011234 <pvPortMalloc+0x188>)
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011134:	e004      	b.n	8011140 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8011136:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011138:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801113a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011142:	685b      	ldr	r3, [r3, #4]
 8011144:	687a      	ldr	r2, [r7, #4]
 8011146:	429a      	cmp	r2, r3
 8011148:	d903      	bls.n	8011152 <pvPortMalloc+0xa6>
 801114a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	2b00      	cmp	r3, #0
 8011150:	d1f1      	bne.n	8011136 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011152:	4b35      	ldr	r3, [pc, #212]	; (8011228 <pvPortMalloc+0x17c>)
 8011154:	681b      	ldr	r3, [r3, #0]
 8011156:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011158:	429a      	cmp	r2, r3
 801115a:	d04c      	beq.n	80111f6 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801115c:	6a3b      	ldr	r3, [r7, #32]
 801115e:	681b      	ldr	r3, [r3, #0]
 8011160:	2208      	movs	r2, #8
 8011162:	4413      	add	r3, r2
 8011164:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011168:	681a      	ldr	r2, [r3, #0]
 801116a:	6a3b      	ldr	r3, [r7, #32]
 801116c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801116e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011170:	685a      	ldr	r2, [r3, #4]
 8011172:	687b      	ldr	r3, [r7, #4]
 8011174:	1ad2      	subs	r2, r2, r3
 8011176:	2308      	movs	r3, #8
 8011178:	005b      	lsls	r3, r3, #1
 801117a:	429a      	cmp	r2, r3
 801117c:	d920      	bls.n	80111c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801117e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011180:	687b      	ldr	r3, [r7, #4]
 8011182:	4413      	add	r3, r2
 8011184:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011186:	69bb      	ldr	r3, [r7, #24]
 8011188:	f003 0307 	and.w	r3, r3, #7
 801118c:	2b00      	cmp	r3, #0
 801118e:	d00b      	beq.n	80111a8 <pvPortMalloc+0xfc>
 8011190:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011194:	b672      	cpsid	i
 8011196:	f383 8811 	msr	BASEPRI, r3
 801119a:	f3bf 8f6f 	isb	sy
 801119e:	f3bf 8f4f 	dsb	sy
 80111a2:	b662      	cpsie	i
 80111a4:	613b      	str	r3, [r7, #16]
 80111a6:	e7fe      	b.n	80111a6 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80111a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111aa:	685a      	ldr	r2, [r3, #4]
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	1ad2      	subs	r2, r2, r3
 80111b0:	69bb      	ldr	r3, [r7, #24]
 80111b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80111b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111b6:	687a      	ldr	r2, [r7, #4]
 80111b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80111ba:	69b8      	ldr	r0, [r7, #24]
 80111bc:	f000 f8fc 	bl	80113b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80111c0:	4b1b      	ldr	r3, [pc, #108]	; (8011230 <pvPortMalloc+0x184>)
 80111c2:	681a      	ldr	r2, [r3, #0]
 80111c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111c6:	685b      	ldr	r3, [r3, #4]
 80111c8:	1ad3      	subs	r3, r2, r3
 80111ca:	4a19      	ldr	r2, [pc, #100]	; (8011230 <pvPortMalloc+0x184>)
 80111cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80111ce:	4b18      	ldr	r3, [pc, #96]	; (8011230 <pvPortMalloc+0x184>)
 80111d0:	681a      	ldr	r2, [r3, #0]
 80111d2:	4b19      	ldr	r3, [pc, #100]	; (8011238 <pvPortMalloc+0x18c>)
 80111d4:	681b      	ldr	r3, [r3, #0]
 80111d6:	429a      	cmp	r2, r3
 80111d8:	d203      	bcs.n	80111e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80111da:	4b15      	ldr	r3, [pc, #84]	; (8011230 <pvPortMalloc+0x184>)
 80111dc:	681b      	ldr	r3, [r3, #0]
 80111de:	4a16      	ldr	r2, [pc, #88]	; (8011238 <pvPortMalloc+0x18c>)
 80111e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80111e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111e4:	685a      	ldr	r2, [r3, #4]
 80111e6:	4b11      	ldr	r3, [pc, #68]	; (801122c <pvPortMalloc+0x180>)
 80111e8:	681b      	ldr	r3, [r3, #0]
 80111ea:	431a      	orrs	r2, r3
 80111ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80111f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80111f2:	2200      	movs	r2, #0
 80111f4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80111f6:	f7fe ff39 	bl	801006c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80111fa:	69fb      	ldr	r3, [r7, #28]
 80111fc:	f003 0307 	and.w	r3, r3, #7
 8011200:	2b00      	cmp	r3, #0
 8011202:	d00b      	beq.n	801121c <pvPortMalloc+0x170>
 8011204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011208:	b672      	cpsid	i
 801120a:	f383 8811 	msr	BASEPRI, r3
 801120e:	f3bf 8f6f 	isb	sy
 8011212:	f3bf 8f4f 	dsb	sy
 8011216:	b662      	cpsie	i
 8011218:	60fb      	str	r3, [r7, #12]
 801121a:	e7fe      	b.n	801121a <pvPortMalloc+0x16e>
	return pvReturn;
 801121c:	69fb      	ldr	r3, [r7, #28]
}
 801121e:	4618      	mov	r0, r3
 8011220:	3728      	adds	r7, #40	; 0x28
 8011222:	46bd      	mov	sp, r7
 8011224:	bd80      	pop	{r7, pc}
 8011226:	bf00      	nop
 8011228:	20004080 	.word	0x20004080
 801122c:	2000408c 	.word	0x2000408c
 8011230:	20004084 	.word	0x20004084
 8011234:	20004078 	.word	0x20004078
 8011238:	20004088 	.word	0x20004088

0801123c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801123c:	b580      	push	{r7, lr}
 801123e:	b086      	sub	sp, #24
 8011240:	af00      	add	r7, sp, #0
 8011242:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011248:	687b      	ldr	r3, [r7, #4]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d04a      	beq.n	80112e4 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801124e:	2308      	movs	r3, #8
 8011250:	425b      	negs	r3, r3
 8011252:	697a      	ldr	r2, [r7, #20]
 8011254:	4413      	add	r3, r2
 8011256:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011258:	697b      	ldr	r3, [r7, #20]
 801125a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801125c:	693b      	ldr	r3, [r7, #16]
 801125e:	685a      	ldr	r2, [r3, #4]
 8011260:	4b22      	ldr	r3, [pc, #136]	; (80112ec <vPortFree+0xb0>)
 8011262:	681b      	ldr	r3, [r3, #0]
 8011264:	4013      	ands	r3, r2
 8011266:	2b00      	cmp	r3, #0
 8011268:	d10b      	bne.n	8011282 <vPortFree+0x46>
 801126a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801126e:	b672      	cpsid	i
 8011270:	f383 8811 	msr	BASEPRI, r3
 8011274:	f3bf 8f6f 	isb	sy
 8011278:	f3bf 8f4f 	dsb	sy
 801127c:	b662      	cpsie	i
 801127e:	60fb      	str	r3, [r7, #12]
 8011280:	e7fe      	b.n	8011280 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8011282:	693b      	ldr	r3, [r7, #16]
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	2b00      	cmp	r3, #0
 8011288:	d00b      	beq.n	80112a2 <vPortFree+0x66>
 801128a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801128e:	b672      	cpsid	i
 8011290:	f383 8811 	msr	BASEPRI, r3
 8011294:	f3bf 8f6f 	isb	sy
 8011298:	f3bf 8f4f 	dsb	sy
 801129c:	b662      	cpsie	i
 801129e:	60bb      	str	r3, [r7, #8]
 80112a0:	e7fe      	b.n	80112a0 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80112a2:	693b      	ldr	r3, [r7, #16]
 80112a4:	685a      	ldr	r2, [r3, #4]
 80112a6:	4b11      	ldr	r3, [pc, #68]	; (80112ec <vPortFree+0xb0>)
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	4013      	ands	r3, r2
 80112ac:	2b00      	cmp	r3, #0
 80112ae:	d019      	beq.n	80112e4 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80112b0:	693b      	ldr	r3, [r7, #16]
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	2b00      	cmp	r3, #0
 80112b6:	d115      	bne.n	80112e4 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80112b8:	693b      	ldr	r3, [r7, #16]
 80112ba:	685a      	ldr	r2, [r3, #4]
 80112bc:	4b0b      	ldr	r3, [pc, #44]	; (80112ec <vPortFree+0xb0>)
 80112be:	681b      	ldr	r3, [r3, #0]
 80112c0:	43db      	mvns	r3, r3
 80112c2:	401a      	ands	r2, r3
 80112c4:	693b      	ldr	r3, [r7, #16]
 80112c6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80112c8:	f7fe fec2 	bl	8010050 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80112cc:	693b      	ldr	r3, [r7, #16]
 80112ce:	685a      	ldr	r2, [r3, #4]
 80112d0:	4b07      	ldr	r3, [pc, #28]	; (80112f0 <vPortFree+0xb4>)
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	4413      	add	r3, r2
 80112d6:	4a06      	ldr	r2, [pc, #24]	; (80112f0 <vPortFree+0xb4>)
 80112d8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80112da:	6938      	ldr	r0, [r7, #16]
 80112dc:	f000 f86c 	bl	80113b8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80112e0:	f7fe fec4 	bl	801006c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80112e4:	bf00      	nop
 80112e6:	3718      	adds	r7, #24
 80112e8:	46bd      	mov	sp, r7
 80112ea:	bd80      	pop	{r7, pc}
 80112ec:	2000408c 	.word	0x2000408c
 80112f0:	20004084 	.word	0x20004084

080112f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80112f4:	b480      	push	{r7}
 80112f6:	b085      	sub	sp, #20
 80112f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80112fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80112fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8011300:	4b27      	ldr	r3, [pc, #156]	; (80113a0 <prvHeapInit+0xac>)
 8011302:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	f003 0307 	and.w	r3, r3, #7
 801130a:	2b00      	cmp	r3, #0
 801130c:	d00c      	beq.n	8011328 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801130e:	68fb      	ldr	r3, [r7, #12]
 8011310:	3307      	adds	r3, #7
 8011312:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	f023 0307 	bic.w	r3, r3, #7
 801131a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801131c:	68ba      	ldr	r2, [r7, #8]
 801131e:	68fb      	ldr	r3, [r7, #12]
 8011320:	1ad3      	subs	r3, r2, r3
 8011322:	4a1f      	ldr	r2, [pc, #124]	; (80113a0 <prvHeapInit+0xac>)
 8011324:	4413      	add	r3, r2
 8011326:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8011328:	68fb      	ldr	r3, [r7, #12]
 801132a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801132c:	4a1d      	ldr	r2, [pc, #116]	; (80113a4 <prvHeapInit+0xb0>)
 801132e:	687b      	ldr	r3, [r7, #4]
 8011330:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011332:	4b1c      	ldr	r3, [pc, #112]	; (80113a4 <prvHeapInit+0xb0>)
 8011334:	2200      	movs	r2, #0
 8011336:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8011338:	687b      	ldr	r3, [r7, #4]
 801133a:	68ba      	ldr	r2, [r7, #8]
 801133c:	4413      	add	r3, r2
 801133e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011340:	2208      	movs	r2, #8
 8011342:	68fb      	ldr	r3, [r7, #12]
 8011344:	1a9b      	subs	r3, r3, r2
 8011346:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	f023 0307 	bic.w	r3, r3, #7
 801134e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011350:	68fb      	ldr	r3, [r7, #12]
 8011352:	4a15      	ldr	r2, [pc, #84]	; (80113a8 <prvHeapInit+0xb4>)
 8011354:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8011356:	4b14      	ldr	r3, [pc, #80]	; (80113a8 <prvHeapInit+0xb4>)
 8011358:	681b      	ldr	r3, [r3, #0]
 801135a:	2200      	movs	r2, #0
 801135c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801135e:	4b12      	ldr	r3, [pc, #72]	; (80113a8 <prvHeapInit+0xb4>)
 8011360:	681b      	ldr	r3, [r3, #0]
 8011362:	2200      	movs	r2, #0
 8011364:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801136a:	683b      	ldr	r3, [r7, #0]
 801136c:	68fa      	ldr	r2, [r7, #12]
 801136e:	1ad2      	subs	r2, r2, r3
 8011370:	683b      	ldr	r3, [r7, #0]
 8011372:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011374:	4b0c      	ldr	r3, [pc, #48]	; (80113a8 <prvHeapInit+0xb4>)
 8011376:	681a      	ldr	r2, [r3, #0]
 8011378:	683b      	ldr	r3, [r7, #0]
 801137a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801137c:	683b      	ldr	r3, [r7, #0]
 801137e:	685b      	ldr	r3, [r3, #4]
 8011380:	4a0a      	ldr	r2, [pc, #40]	; (80113ac <prvHeapInit+0xb8>)
 8011382:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011384:	683b      	ldr	r3, [r7, #0]
 8011386:	685b      	ldr	r3, [r3, #4]
 8011388:	4a09      	ldr	r2, [pc, #36]	; (80113b0 <prvHeapInit+0xbc>)
 801138a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801138c:	4b09      	ldr	r3, [pc, #36]	; (80113b4 <prvHeapInit+0xc0>)
 801138e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8011392:	601a      	str	r2, [r3, #0]
}
 8011394:	bf00      	nop
 8011396:	3714      	adds	r7, #20
 8011398:	46bd      	mov	sp, r7
 801139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801139e:	4770      	bx	lr
 80113a0:	20000478 	.word	0x20000478
 80113a4:	20004078 	.word	0x20004078
 80113a8:	20004080 	.word	0x20004080
 80113ac:	20004088 	.word	0x20004088
 80113b0:	20004084 	.word	0x20004084
 80113b4:	2000408c 	.word	0x2000408c

080113b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80113b8:	b480      	push	{r7}
 80113ba:	b085      	sub	sp, #20
 80113bc:	af00      	add	r7, sp, #0
 80113be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80113c0:	4b28      	ldr	r3, [pc, #160]	; (8011464 <prvInsertBlockIntoFreeList+0xac>)
 80113c2:	60fb      	str	r3, [r7, #12]
 80113c4:	e002      	b.n	80113cc <prvInsertBlockIntoFreeList+0x14>
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	681b      	ldr	r3, [r3, #0]
 80113ca:	60fb      	str	r3, [r7, #12]
 80113cc:	68fb      	ldr	r3, [r7, #12]
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	687a      	ldr	r2, [r7, #4]
 80113d2:	429a      	cmp	r2, r3
 80113d4:	d8f7      	bhi.n	80113c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80113d6:	68fb      	ldr	r3, [r7, #12]
 80113d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	685b      	ldr	r3, [r3, #4]
 80113de:	68ba      	ldr	r2, [r7, #8]
 80113e0:	4413      	add	r3, r2
 80113e2:	687a      	ldr	r2, [r7, #4]
 80113e4:	429a      	cmp	r2, r3
 80113e6:	d108      	bne.n	80113fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80113e8:	68fb      	ldr	r3, [r7, #12]
 80113ea:	685a      	ldr	r2, [r3, #4]
 80113ec:	687b      	ldr	r3, [r7, #4]
 80113ee:	685b      	ldr	r3, [r3, #4]
 80113f0:	441a      	add	r2, r3
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80113f6:	68fb      	ldr	r3, [r7, #12]
 80113f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	685b      	ldr	r3, [r3, #4]
 8011402:	68ba      	ldr	r2, [r7, #8]
 8011404:	441a      	add	r2, r3
 8011406:	68fb      	ldr	r3, [r7, #12]
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	429a      	cmp	r2, r3
 801140c:	d118      	bne.n	8011440 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801140e:	68fb      	ldr	r3, [r7, #12]
 8011410:	681a      	ldr	r2, [r3, #0]
 8011412:	4b15      	ldr	r3, [pc, #84]	; (8011468 <prvInsertBlockIntoFreeList+0xb0>)
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	429a      	cmp	r2, r3
 8011418:	d00d      	beq.n	8011436 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	685a      	ldr	r2, [r3, #4]
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	681b      	ldr	r3, [r3, #0]
 8011422:	685b      	ldr	r3, [r3, #4]
 8011424:	441a      	add	r2, r3
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801142a:	68fb      	ldr	r3, [r7, #12]
 801142c:	681b      	ldr	r3, [r3, #0]
 801142e:	681a      	ldr	r2, [r3, #0]
 8011430:	687b      	ldr	r3, [r7, #4]
 8011432:	601a      	str	r2, [r3, #0]
 8011434:	e008      	b.n	8011448 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8011436:	4b0c      	ldr	r3, [pc, #48]	; (8011468 <prvInsertBlockIntoFreeList+0xb0>)
 8011438:	681a      	ldr	r2, [r3, #0]
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	601a      	str	r2, [r3, #0]
 801143e:	e003      	b.n	8011448 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	681a      	ldr	r2, [r3, #0]
 8011444:	687b      	ldr	r3, [r7, #4]
 8011446:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8011448:	68fa      	ldr	r2, [r7, #12]
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	429a      	cmp	r2, r3
 801144e:	d002      	beq.n	8011456 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011450:	68fb      	ldr	r3, [r7, #12]
 8011452:	687a      	ldr	r2, [r7, #4]
 8011454:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011456:	bf00      	nop
 8011458:	3714      	adds	r7, #20
 801145a:	46bd      	mov	sp, r7
 801145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011460:	4770      	bx	lr
 8011462:	bf00      	nop
 8011464:	20004078 	.word	0x20004078
 8011468:	20004080 	.word	0x20004080

0801146c <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 801146c:	b580      	push	{r7, lr}
 801146e:	b084      	sub	sp, #16
 8011470:	af00      	add	r7, sp, #0
 8011472:	6078      	str	r0, [r7, #4]
 8011474:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8011476:	f008 ffdd 	bl	801a434 <sys_timeouts_sleeptime>
 801147a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 801147c:	68fb      	ldr	r3, [r7, #12]
 801147e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011482:	d10b      	bne.n	801149c <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8011484:	4813      	ldr	r0, [pc, #76]	; (80114d4 <tcpip_timeouts_mbox_fetch+0x68>)
 8011486:	f00b fd46 	bl	801cf16 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 801148a:	2200      	movs	r2, #0
 801148c:	6839      	ldr	r1, [r7, #0]
 801148e:	6878      	ldr	r0, [r7, #4]
 8011490:	f00b fcb8 	bl	801ce04 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8011494:	480f      	ldr	r0, [pc, #60]	; (80114d4 <tcpip_timeouts_mbox_fetch+0x68>)
 8011496:	f00b fd2f 	bl	801cef8 <sys_mutex_lock>
    return;
 801149a:	e018      	b.n	80114ce <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 801149c:	68fb      	ldr	r3, [r7, #12]
 801149e:	2b00      	cmp	r3, #0
 80114a0:	d102      	bne.n	80114a8 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 80114a2:	f008 ff8d 	bl	801a3c0 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80114a6:	e7e6      	b.n	8011476 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 80114a8:	480a      	ldr	r0, [pc, #40]	; (80114d4 <tcpip_timeouts_mbox_fetch+0x68>)
 80114aa:	f00b fd34 	bl	801cf16 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 80114ae:	68fa      	ldr	r2, [r7, #12]
 80114b0:	6839      	ldr	r1, [r7, #0]
 80114b2:	6878      	ldr	r0, [r7, #4]
 80114b4:	f00b fca6 	bl	801ce04 <sys_arch_mbox_fetch>
 80114b8:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 80114ba:	4806      	ldr	r0, [pc, #24]	; (80114d4 <tcpip_timeouts_mbox_fetch+0x68>)
 80114bc:	f00b fd1c 	bl	801cef8 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 80114c0:	68bb      	ldr	r3, [r7, #8]
 80114c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80114c6:	d102      	bne.n	80114ce <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 80114c8:	f008 ff7a 	bl	801a3c0 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 80114cc:	e7d3      	b.n	8011476 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 80114ce:	3710      	adds	r7, #16
 80114d0:	46bd      	mov	sp, r7
 80114d2:	bd80      	pop	{r7, pc}
 80114d4:	20007ca4 	.word	0x20007ca4

080114d8 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80114d8:	b580      	push	{r7, lr}
 80114da:	b084      	sub	sp, #16
 80114dc:	af00      	add	r7, sp, #0
 80114de:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 80114e0:	4810      	ldr	r0, [pc, #64]	; (8011524 <tcpip_thread+0x4c>)
 80114e2:	f00b fd09 	bl	801cef8 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80114e6:	4b10      	ldr	r3, [pc, #64]	; (8011528 <tcpip_thread+0x50>)
 80114e8:	681b      	ldr	r3, [r3, #0]
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d005      	beq.n	80114fa <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 80114ee:	4b0e      	ldr	r3, [pc, #56]	; (8011528 <tcpip_thread+0x50>)
 80114f0:	681b      	ldr	r3, [r3, #0]
 80114f2:	4a0e      	ldr	r2, [pc, #56]	; (801152c <tcpip_thread+0x54>)
 80114f4:	6812      	ldr	r2, [r2, #0]
 80114f6:	4610      	mov	r0, r2
 80114f8:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80114fa:	f107 030c 	add.w	r3, r7, #12
 80114fe:	4619      	mov	r1, r3
 8011500:	480b      	ldr	r0, [pc, #44]	; (8011530 <tcpip_thread+0x58>)
 8011502:	f7ff ffb3 	bl	801146c <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 8011506:	68fb      	ldr	r3, [r7, #12]
 8011508:	2b00      	cmp	r3, #0
 801150a:	d106      	bne.n	801151a <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801150c:	4b09      	ldr	r3, [pc, #36]	; (8011534 <tcpip_thread+0x5c>)
 801150e:	2291      	movs	r2, #145	; 0x91
 8011510:	4909      	ldr	r1, [pc, #36]	; (8011538 <tcpip_thread+0x60>)
 8011512:	480a      	ldr	r0, [pc, #40]	; (801153c <tcpip_thread+0x64>)
 8011514:	f00b fd96 	bl	801d044 <iprintf>
      continue;
 8011518:	e003      	b.n	8011522 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 801151a:	68fb      	ldr	r3, [r7, #12]
 801151c:	4618      	mov	r0, r3
 801151e:	f000 f80f 	bl	8011540 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 8011522:	e7ea      	b.n	80114fa <tcpip_thread+0x22>
 8011524:	20007ca4 	.word	0x20007ca4
 8011528:	20004090 	.word	0x20004090
 801152c:	20004094 	.word	0x20004094
 8011530:	20004098 	.word	0x20004098
 8011534:	0801dffc 	.word	0x0801dffc
 8011538:	0801e02c 	.word	0x0801e02c
 801153c:	0801e04c 	.word	0x0801e04c

08011540 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8011540:	b580      	push	{r7, lr}
 8011542:	b082      	sub	sp, #8
 8011544:	af00      	add	r7, sp, #0
 8011546:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	781b      	ldrb	r3, [r3, #0]
 801154c:	2b01      	cmp	r3, #1
 801154e:	d018      	beq.n	8011582 <tcpip_thread_handle_msg+0x42>
 8011550:	2b02      	cmp	r3, #2
 8011552:	d021      	beq.n	8011598 <tcpip_thread_handle_msg+0x58>
 8011554:	2b00      	cmp	r3, #0
 8011556:	d126      	bne.n	80115a6 <tcpip_thread_handle_msg+0x66>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	68db      	ldr	r3, [r3, #12]
 801155c:	687a      	ldr	r2, [r7, #4]
 801155e:	6850      	ldr	r0, [r2, #4]
 8011560:	687a      	ldr	r2, [r7, #4]
 8011562:	6892      	ldr	r2, [r2, #8]
 8011564:	4611      	mov	r1, r2
 8011566:	4798      	blx	r3
 8011568:	4603      	mov	r3, r0
 801156a:	2b00      	cmp	r3, #0
 801156c:	d004      	beq.n	8011578 <tcpip_thread_handle_msg+0x38>
        pbuf_free(msg->msg.inp.p);
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	685b      	ldr	r3, [r3, #4]
 8011572:	4618      	mov	r0, r3
 8011574:	f002 fb10 	bl	8013b98 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8011578:	6879      	ldr	r1, [r7, #4]
 801157a:	2009      	movs	r0, #9
 801157c:	f001 fc6c 	bl	8012e58 <memp_free>
      break;
 8011580:	e018      	b.n	80115b4 <tcpip_thread_handle_msg+0x74>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	685b      	ldr	r3, [r3, #4]
 8011586:	687a      	ldr	r2, [r7, #4]
 8011588:	6892      	ldr	r2, [r2, #8]
 801158a:	4610      	mov	r0, r2
 801158c:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801158e:	6879      	ldr	r1, [r7, #4]
 8011590:	2008      	movs	r0, #8
 8011592:	f001 fc61 	bl	8012e58 <memp_free>
      break;
 8011596:	e00d      	b.n	80115b4 <tcpip_thread_handle_msg+0x74>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	685b      	ldr	r3, [r3, #4]
 801159c:	687a      	ldr	r2, [r7, #4]
 801159e:	6892      	ldr	r2, [r2, #8]
 80115a0:	4610      	mov	r0, r2
 80115a2:	4798      	blx	r3
      break;
 80115a4:	e006      	b.n	80115b4 <tcpip_thread_handle_msg+0x74>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80115a6:	4b05      	ldr	r3, [pc, #20]	; (80115bc <tcpip_thread_handle_msg+0x7c>)
 80115a8:	22cf      	movs	r2, #207	; 0xcf
 80115aa:	4905      	ldr	r1, [pc, #20]	; (80115c0 <tcpip_thread_handle_msg+0x80>)
 80115ac:	4805      	ldr	r0, [pc, #20]	; (80115c4 <tcpip_thread_handle_msg+0x84>)
 80115ae:	f00b fd49 	bl	801d044 <iprintf>
      break;
 80115b2:	bf00      	nop
  }
}
 80115b4:	bf00      	nop
 80115b6:	3708      	adds	r7, #8
 80115b8:	46bd      	mov	sp, r7
 80115ba:	bd80      	pop	{r7, pc}
 80115bc:	0801dffc 	.word	0x0801dffc
 80115c0:	0801e02c 	.word	0x0801e02c
 80115c4:	0801e04c 	.word	0x0801e04c

080115c8 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 80115c8:	b580      	push	{r7, lr}
 80115ca:	b086      	sub	sp, #24
 80115cc:	af00      	add	r7, sp, #0
 80115ce:	60f8      	str	r0, [r7, #12]
 80115d0:	60b9      	str	r1, [r7, #8]
 80115d2:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80115d4:	481a      	ldr	r0, [pc, #104]	; (8011640 <tcpip_inpkt+0x78>)
 80115d6:	f00b fc54 	bl	801ce82 <sys_mbox_valid>
 80115da:	4603      	mov	r3, r0
 80115dc:	2b00      	cmp	r3, #0
 80115de:	d105      	bne.n	80115ec <tcpip_inpkt+0x24>
 80115e0:	4b18      	ldr	r3, [pc, #96]	; (8011644 <tcpip_inpkt+0x7c>)
 80115e2:	22fc      	movs	r2, #252	; 0xfc
 80115e4:	4918      	ldr	r1, [pc, #96]	; (8011648 <tcpip_inpkt+0x80>)
 80115e6:	4819      	ldr	r0, [pc, #100]	; (801164c <tcpip_inpkt+0x84>)
 80115e8:	f00b fd2c 	bl	801d044 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 80115ec:	2009      	movs	r0, #9
 80115ee:	f001 fbe1 	bl	8012db4 <memp_malloc>
 80115f2:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80115f4:	697b      	ldr	r3, [r7, #20]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d102      	bne.n	8011600 <tcpip_inpkt+0x38>
    return ERR_MEM;
 80115fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80115fe:	e01a      	b.n	8011636 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 8011600:	697b      	ldr	r3, [r7, #20]
 8011602:	2200      	movs	r2, #0
 8011604:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 8011606:	697b      	ldr	r3, [r7, #20]
 8011608:	68fa      	ldr	r2, [r7, #12]
 801160a:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 801160c:	697b      	ldr	r3, [r7, #20]
 801160e:	68ba      	ldr	r2, [r7, #8]
 8011610:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 8011612:	697b      	ldr	r3, [r7, #20]
 8011614:	687a      	ldr	r2, [r7, #4]
 8011616:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 8011618:	6979      	ldr	r1, [r7, #20]
 801161a:	4809      	ldr	r0, [pc, #36]	; (8011640 <tcpip_inpkt+0x78>)
 801161c:	f00b fbd8 	bl	801cdd0 <sys_mbox_trypost>
 8011620:	4603      	mov	r3, r0
 8011622:	2b00      	cmp	r3, #0
 8011624:	d006      	beq.n	8011634 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8011626:	6979      	ldr	r1, [r7, #20]
 8011628:	2009      	movs	r0, #9
 801162a:	f001 fc15 	bl	8012e58 <memp_free>
    return ERR_MEM;
 801162e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011632:	e000      	b.n	8011636 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8011634:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8011636:	4618      	mov	r0, r3
 8011638:	3718      	adds	r7, #24
 801163a:	46bd      	mov	sp, r7
 801163c:	bd80      	pop	{r7, pc}
 801163e:	bf00      	nop
 8011640:	20004098 	.word	0x20004098
 8011644:	0801dffc 	.word	0x0801dffc
 8011648:	0801e074 	.word	0x0801e074
 801164c:	0801e04c 	.word	0x0801e04c

08011650 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8011650:	b580      	push	{r7, lr}
 8011652:	b082      	sub	sp, #8
 8011654:	af00      	add	r7, sp, #0
 8011656:	6078      	str	r0, [r7, #4]
 8011658:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801165a:	683b      	ldr	r3, [r7, #0]
 801165c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8011660:	f003 0318 	and.w	r3, r3, #24
 8011664:	2b00      	cmp	r3, #0
 8011666:	d006      	beq.n	8011676 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8011668:	4a08      	ldr	r2, [pc, #32]	; (801168c <tcpip_input+0x3c>)
 801166a:	6839      	ldr	r1, [r7, #0]
 801166c:	6878      	ldr	r0, [r7, #4]
 801166e:	f7ff ffab 	bl	80115c8 <tcpip_inpkt>
 8011672:	4603      	mov	r3, r0
 8011674:	e005      	b.n	8011682 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8011676:	4a06      	ldr	r2, [pc, #24]	; (8011690 <tcpip_input+0x40>)
 8011678:	6839      	ldr	r1, [r7, #0]
 801167a:	6878      	ldr	r0, [r7, #4]
 801167c:	f7ff ffa4 	bl	80115c8 <tcpip_inpkt>
 8011680:	4603      	mov	r3, r0
}
 8011682:	4618      	mov	r0, r3
 8011684:	3708      	adds	r7, #8
 8011686:	46bd      	mov	sp, r7
 8011688:	bd80      	pop	{r7, pc}
 801168a:	bf00      	nop
 801168c:	0801cbe1 	.word	0x0801cbe1
 8011690:	0801bb01 	.word	0x0801bb01

08011694 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8011694:	b580      	push	{r7, lr}
 8011696:	b084      	sub	sp, #16
 8011698:	af00      	add	r7, sp, #0
 801169a:	6078      	str	r0, [r7, #4]
 801169c:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801169e:	4819      	ldr	r0, [pc, #100]	; (8011704 <tcpip_try_callback+0x70>)
 80116a0:	f00b fbef 	bl	801ce82 <sys_mbox_valid>
 80116a4:	4603      	mov	r3, r0
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	d106      	bne.n	80116b8 <tcpip_try_callback+0x24>
 80116aa:	4b17      	ldr	r3, [pc, #92]	; (8011708 <tcpip_try_callback+0x74>)
 80116ac:	f240 125d 	movw	r2, #349	; 0x15d
 80116b0:	4916      	ldr	r1, [pc, #88]	; (801170c <tcpip_try_callback+0x78>)
 80116b2:	4817      	ldr	r0, [pc, #92]	; (8011710 <tcpip_try_callback+0x7c>)
 80116b4:	f00b fcc6 	bl	801d044 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 80116b8:	2008      	movs	r0, #8
 80116ba:	f001 fb7b 	bl	8012db4 <memp_malloc>
 80116be:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 80116c0:	68fb      	ldr	r3, [r7, #12]
 80116c2:	2b00      	cmp	r3, #0
 80116c4:	d102      	bne.n	80116cc <tcpip_try_callback+0x38>
    return ERR_MEM;
 80116c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80116ca:	e017      	b.n	80116fc <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 80116cc:	68fb      	ldr	r3, [r7, #12]
 80116ce:	2201      	movs	r2, #1
 80116d0:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80116d2:	68fb      	ldr	r3, [r7, #12]
 80116d4:	687a      	ldr	r2, [r7, #4]
 80116d6:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80116d8:	68fb      	ldr	r3, [r7, #12]
 80116da:	683a      	ldr	r2, [r7, #0]
 80116dc:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80116de:	68f9      	ldr	r1, [r7, #12]
 80116e0:	4808      	ldr	r0, [pc, #32]	; (8011704 <tcpip_try_callback+0x70>)
 80116e2:	f00b fb75 	bl	801cdd0 <sys_mbox_trypost>
 80116e6:	4603      	mov	r3, r0
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d006      	beq.n	80116fa <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 80116ec:	68f9      	ldr	r1, [r7, #12]
 80116ee:	2008      	movs	r0, #8
 80116f0:	f001 fbb2 	bl	8012e58 <memp_free>
    return ERR_MEM;
 80116f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80116f8:	e000      	b.n	80116fc <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 80116fa:	2300      	movs	r3, #0
}
 80116fc:	4618      	mov	r0, r3
 80116fe:	3710      	adds	r7, #16
 8011700:	46bd      	mov	sp, r7
 8011702:	bd80      	pop	{r7, pc}
 8011704:	20004098 	.word	0x20004098
 8011708:	0801dffc 	.word	0x0801dffc
 801170c:	0801e074 	.word	0x0801e074
 8011710:	0801e04c 	.word	0x0801e04c

08011714 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 8011714:	b580      	push	{r7, lr}
 8011716:	b084      	sub	sp, #16
 8011718:	af02      	add	r7, sp, #8
 801171a:	6078      	str	r0, [r7, #4]
 801171c:	6039      	str	r1, [r7, #0]
  lwip_init();
 801171e:	f000 fec1 	bl	80124a4 <lwip_init>

  tcpip_init_done = initfunc;
 8011722:	4a17      	ldr	r2, [pc, #92]	; (8011780 <tcpip_init+0x6c>)
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 8011728:	4a16      	ldr	r2, [pc, #88]	; (8011784 <tcpip_init+0x70>)
 801172a:	683b      	ldr	r3, [r7, #0]
 801172c:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801172e:	2106      	movs	r1, #6
 8011730:	4815      	ldr	r0, [pc, #84]	; (8011788 <tcpip_init+0x74>)
 8011732:	f00b fb2b 	bl	801cd8c <sys_mbox_new>
 8011736:	4603      	mov	r3, r0
 8011738:	2b00      	cmp	r3, #0
 801173a:	d006      	beq.n	801174a <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801173c:	4b13      	ldr	r3, [pc, #76]	; (801178c <tcpip_init+0x78>)
 801173e:	f240 2261 	movw	r2, #609	; 0x261
 8011742:	4913      	ldr	r1, [pc, #76]	; (8011790 <tcpip_init+0x7c>)
 8011744:	4813      	ldr	r0, [pc, #76]	; (8011794 <tcpip_init+0x80>)
 8011746:	f00b fc7d 	bl	801d044 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801174a:	4813      	ldr	r0, [pc, #76]	; (8011798 <tcpip_init+0x84>)
 801174c:	f00b fbb8 	bl	801cec0 <sys_mutex_new>
 8011750:	4603      	mov	r3, r0
 8011752:	2b00      	cmp	r3, #0
 8011754:	d006      	beq.n	8011764 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8011756:	4b0d      	ldr	r3, [pc, #52]	; (801178c <tcpip_init+0x78>)
 8011758:	f240 2265 	movw	r2, #613	; 0x265
 801175c:	490f      	ldr	r1, [pc, #60]	; (801179c <tcpip_init+0x88>)
 801175e:	480d      	ldr	r0, [pc, #52]	; (8011794 <tcpip_init+0x80>)
 8011760:	f00b fc70 	bl	801d044 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8011764:	2300      	movs	r3, #0
 8011766:	9300      	str	r3, [sp, #0]
 8011768:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801176c:	2200      	movs	r2, #0
 801176e:	490c      	ldr	r1, [pc, #48]	; (80117a0 <tcpip_init+0x8c>)
 8011770:	480c      	ldr	r0, [pc, #48]	; (80117a4 <tcpip_init+0x90>)
 8011772:	f00b fbdd 	bl	801cf30 <sys_thread_new>
}
 8011776:	bf00      	nop
 8011778:	3708      	adds	r7, #8
 801177a:	46bd      	mov	sp, r7
 801177c:	bd80      	pop	{r7, pc}
 801177e:	bf00      	nop
 8011780:	20004090 	.word	0x20004090
 8011784:	20004094 	.word	0x20004094
 8011788:	20004098 	.word	0x20004098
 801178c:	0801dffc 	.word	0x0801dffc
 8011790:	0801e084 	.word	0x0801e084
 8011794:	0801e04c 	.word	0x0801e04c
 8011798:	20007ca4 	.word	0x20007ca4
 801179c:	0801e0a8 	.word	0x0801e0a8
 80117a0:	080114d9 	.word	0x080114d9
 80117a4:	0801e0cc 	.word	0x0801e0cc

080117a8 <fs_open>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */

/*-----------------------------------------------------------------------------------*/
err_t
fs_open(struct fs_file *file, const char *name)
{
 80117a8:	b580      	push	{r7, lr}
 80117aa:	b084      	sub	sp, #16
 80117ac:	af00      	add	r7, sp, #0
 80117ae:	6078      	str	r0, [r7, #4]
 80117b0:	6039      	str	r1, [r7, #0]
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	d002      	beq.n	80117be <fs_open+0x16>
 80117b8:	683b      	ldr	r3, [r7, #0]
 80117ba:	2b00      	cmp	r3, #0
 80117bc:	d102      	bne.n	80117c4 <fs_open+0x1c>
    return ERR_ARG;
 80117be:	f06f 030f 	mvn.w	r3, #15
 80117c2:	e028      	b.n	8011816 <fs_open+0x6e>
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 80117c4:	4b16      	ldr	r3, [pc, #88]	; (8011820 <fs_open+0x78>)
 80117c6:	60fb      	str	r3, [r7, #12]
 80117c8:	e020      	b.n	801180c <fs_open+0x64>
    if (!strcmp(name, (const char *)f->name)) {
 80117ca:	68fb      	ldr	r3, [r7, #12]
 80117cc:	685b      	ldr	r3, [r3, #4]
 80117ce:	4619      	mov	r1, r3
 80117d0:	6838      	ldr	r0, [r7, #0]
 80117d2:	f7f6 fd35 	bl	8008240 <strcmp>
 80117d6:	4603      	mov	r3, r0
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d114      	bne.n	8011806 <fs_open+0x5e>
      file->data = (const char *)f->data;
 80117dc:	68fb      	ldr	r3, [r7, #12]
 80117de:	689a      	ldr	r2, [r3, #8]
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	601a      	str	r2, [r3, #0]
      file->len = f->len;
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	68da      	ldr	r2, [r3, #12]
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	605a      	str	r2, [r3, #4]
      file->index = f->len;
 80117ec:	68fb      	ldr	r3, [r7, #12]
 80117ee:	68da      	ldr	r2, [r3, #12]
 80117f0:	687b      	ldr	r3, [r7, #4]
 80117f2:	609a      	str	r2, [r3, #8]
      file->pextension = NULL;
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	2200      	movs	r2, #0
 80117f8:	60da      	str	r2, [r3, #12]
      file->flags = f->flags;
 80117fa:	68fb      	ldr	r3, [r7, #12]
 80117fc:	7c1a      	ldrb	r2, [r3, #16]
 80117fe:	687b      	ldr	r3, [r7, #4]
 8011800:	741a      	strb	r2, [r3, #16]
      file->chksum = f->chksum;
#endif /* HTTPD_PRECALCULATED_CHECKSUM */
#if LWIP_HTTPD_FILE_STATE
      file->state = fs_state_init(file, name);
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
 8011802:	2300      	movs	r3, #0
 8011804:	e007      	b.n	8011816 <fs_open+0x6e>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 8011806:	68fb      	ldr	r3, [r7, #12]
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	60fb      	str	r3, [r7, #12]
 801180c:	68fb      	ldr	r3, [r7, #12]
 801180e:	2b00      	cmp	r3, #0
 8011810:	d1db      	bne.n	80117ca <fs_open+0x22>
    }
  }
  /* file not found */
  return ERR_VAL;
 8011812:	f06f 0305 	mvn.w	r3, #5
}
 8011816:	4618      	mov	r0, r3
 8011818:	3710      	adds	r7, #16
 801181a:	46bd      	mov	sp, r7
 801181c:	bd80      	pop	{r7, pc}
 801181e:	bf00      	nop
 8011820:	080317c0 	.word	0x080317c0

08011824 <fs_close>:

/*-----------------------------------------------------------------------------------*/
void
fs_close(struct fs_file *file)
{
 8011824:	b480      	push	{r7}
 8011826:	b083      	sub	sp, #12
 8011828:	af00      	add	r7, sp, #0
 801182a:	6078      	str	r0, [r7, #4]
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 801182c:	bf00      	nop
 801182e:	370c      	adds	r7, #12
 8011830:	46bd      	mov	sp, r7
 8011832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011836:	4770      	bx	lr

08011838 <fs_bytes_left>:
}
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
 8011838:	b480      	push	{r7}
 801183a:	b083      	sub	sp, #12
 801183c:	af00      	add	r7, sp, #0
 801183e:	6078      	str	r0, [r7, #4]
  return file->len - file->index;
 8011840:	687b      	ldr	r3, [r7, #4]
 8011842:	685a      	ldr	r2, [r3, #4]
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	689b      	ldr	r3, [r3, #8]
 8011848:	1ad3      	subs	r3, r2, r3
}
 801184a:	4618      	mov	r0, r3
 801184c:	370c      	adds	r7, #12
 801184e:	46bd      	mov	sp, r7
 8011850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011854:	4770      	bx	lr

08011856 <http_state_init>:

/** Initialize a struct http_state.
 */
static void
http_state_init(struct http_state *hs)
{
 8011856:	b580      	push	{r7, lr}
 8011858:	b082      	sub	sp, #8
 801185a:	af00      	add	r7, sp, #0
 801185c:	6078      	str	r0, [r7, #4]
  /* Initialize the structure. */
  memset(hs, 0, sizeof(struct http_state));
 801185e:	222c      	movs	r2, #44	; 0x2c
 8011860:	2100      	movs	r1, #0
 8011862:	6878      	ldr	r0, [r7, #4]
 8011864:	f00b fbe6 	bl	801d034 <memset>
#if LWIP_HTTPD_DYNAMIC_HEADERS
  /* Indicate that the headers are not yet valid */
  hs->hdr_index = NUM_FILE_HDR_STRINGS;
#endif /* LWIP_HTTPD_DYNAMIC_HEADERS */
}
 8011868:	bf00      	nop
 801186a:	3708      	adds	r7, #8
 801186c:	46bd      	mov	sp, r7
 801186e:	bd80      	pop	{r7, pc}

08011870 <http_state_alloc>:

/** Allocate a struct http_state. */
static struct http_state *
http_state_alloc(void)
{
 8011870:	b580      	push	{r7, lr}
 8011872:	b082      	sub	sp, #8
 8011874:	af00      	add	r7, sp, #0
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 8011876:	202c      	movs	r0, #44	; 0x2c
 8011878:	f001 f91a 	bl	8012ab0 <mem_malloc>
 801187c:	6078      	str	r0, [r7, #4]
  if (ret == NULL) {
    http_kill_oldest_connection(0);
    ret = HTTP_ALLOC_HTTP_STATE();
  }
#endif /* LWIP_HTTPD_KILL_OLD_ON_CONNECTIONS_EXCEEDED */
  if (ret != NULL) {
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	2b00      	cmp	r3, #0
 8011882:	d002      	beq.n	801188a <http_state_alloc+0x1a>
    http_state_init(ret);
 8011884:	6878      	ldr	r0, [r7, #4]
 8011886:	f7ff ffe6 	bl	8011856 <http_state_init>
    http_add_connection(ret);
  }
  return ret;
 801188a:	687b      	ldr	r3, [r7, #4]
}
 801188c:	4618      	mov	r0, r3
 801188e:	3708      	adds	r7, #8
 8011890:	46bd      	mov	sp, r7
 8011892:	bd80      	pop	{r7, pc}

08011894 <http_state_eof>:
/** Free a struct http_state.
 * Also frees the file data if dynamic.
 */
static void
http_state_eof(struct http_state *hs)
{
 8011894:	b580      	push	{r7, lr}
 8011896:	b082      	sub	sp, #8
 8011898:	af00      	add	r7, sp, #0
 801189a:	6078      	str	r0, [r7, #4]
  if (hs->handle) {
 801189c:	687b      	ldr	r3, [r7, #4]
 801189e:	695b      	ldr	r3, [r3, #20]
 80118a0:	2b00      	cmp	r3, #0
 80118a2:	d007      	beq.n	80118b4 <http_state_eof+0x20>
    u32_t ms_needed = sys_now() - hs->time_started;
    u32_t needed = LWIP_MAX(1, (ms_needed / 100));
    LWIP_DEBUGF(HTTPD_DEBUG_TIMING, ("httpd: needed %"U32_F" ms to send file of %d bytes -> %"U32_F" bytes/sec\n",
                                     ms_needed, hs->handle->len, ((((u32_t)hs->handle->len) * 10) / needed)));
#endif /* LWIP_HTTPD_TIMING */
    fs_close(hs->handle);
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	695b      	ldr	r3, [r3, #20]
 80118a8:	4618      	mov	r0, r3
 80118aa:	f7ff ffbb 	bl	8011824 <fs_close>
    hs->handle = NULL;
 80118ae:	687b      	ldr	r3, [r7, #4]
 80118b0:	2200      	movs	r2, #0
 80118b2:	615a      	str	r2, [r3, #20]
    http_ssi_state_free(hs->ssi);
    hs->ssi = NULL;
  }
#endif /* LWIP_HTTPD_SSI */
#if LWIP_HTTPD_SUPPORT_REQUESTLIST
  if (hs->req) {
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	6a1b      	ldr	r3, [r3, #32]
 80118b8:	2b00      	cmp	r3, #0
 80118ba:	d007      	beq.n	80118cc <http_state_eof+0x38>
    pbuf_free(hs->req);
 80118bc:	687b      	ldr	r3, [r7, #4]
 80118be:	6a1b      	ldr	r3, [r3, #32]
 80118c0:	4618      	mov	r0, r3
 80118c2:	f002 f969 	bl	8013b98 <pbuf_free>
    hs->req = NULL;
 80118c6:	687b      	ldr	r3, [r7, #4]
 80118c8:	2200      	movs	r2, #0
 80118ca:	621a      	str	r2, [r3, #32]
  }
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
}
 80118cc:	bf00      	nop
 80118ce:	3708      	adds	r7, #8
 80118d0:	46bd      	mov	sp, r7
 80118d2:	bd80      	pop	{r7, pc}

080118d4 <http_state_free>:
/** Free a struct http_state.
 * Also frees the file data if dynamic.
 */
static void
http_state_free(struct http_state *hs)
{
 80118d4:	b580      	push	{r7, lr}
 80118d6:	b082      	sub	sp, #8
 80118d8:	af00      	add	r7, sp, #0
 80118da:	6078      	str	r0, [r7, #4]
  if (hs != NULL) {
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d005      	beq.n	80118ee <http_state_free+0x1a>
    http_state_eof(hs);
 80118e2:	6878      	ldr	r0, [r7, #4]
 80118e4:	f7ff ffd6 	bl	8011894 <http_state_eof>
    http_remove_connection(hs);
    HTTP_FREE_HTTP_STATE(hs);
 80118e8:	6878      	ldr	r0, [r7, #4]
 80118ea:	f000 ff47 	bl	801277c <mem_free>
  }
}
 80118ee:	bf00      	nop
 80118f0:	3708      	adds	r7, #8
 80118f2:	46bd      	mov	sp, r7
 80118f4:	bd80      	pop	{r7, pc}
	...

080118f8 <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 80118f8:	b580      	push	{r7, lr}
 80118fa:	b086      	sub	sp, #24
 80118fc:	af00      	add	r7, sp, #0
 80118fe:	60f8      	str	r0, [r7, #12]
 8011900:	60b9      	str	r1, [r7, #8]
 8011902:	607a      	str	r2, [r7, #4]
 8011904:	70fb      	strb	r3, [r7, #3]
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
 8011906:	687b      	ldr	r3, [r7, #4]
 8011908:	2b00      	cmp	r3, #0
 801190a:	d106      	bne.n	801191a <http_write+0x22>
 801190c:	4b2c      	ldr	r3, [pc, #176]	; (80119c0 <http_write+0xc8>)
 801190e:	f240 2219 	movw	r2, #537	; 0x219
 8011912:	492c      	ldr	r1, [pc, #176]	; (80119c4 <http_write+0xcc>)
 8011914:	482c      	ldr	r0, [pc, #176]	; (80119c8 <http_write+0xd0>)
 8011916:	f00b fb95 	bl	801d044 <iprintf>
  len = *length;
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	881b      	ldrh	r3, [r3, #0]
 801191e:	82fb      	strh	r3, [r7, #22]
  if (len == 0) {
 8011920:	8afb      	ldrh	r3, [r7, #22]
 8011922:	2b00      	cmp	r3, #0
 8011924:	d101      	bne.n	801192a <http_write+0x32>
    return ERR_OK;
 8011926:	2300      	movs	r3, #0
 8011928:	e045      	b.n	80119b6 <http_write+0xbe>
  }
  /* We cannot send more data than space available in the send buffer. */
  max_len = altcp_sndbuf(pcb);
 801192a:	68fb      	ldr	r3, [r7, #12]
 801192c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8011930:	82bb      	strh	r3, [r7, #20]
  if (max_len < len) {
 8011932:	8aba      	ldrh	r2, [r7, #20]
 8011934:	8afb      	ldrh	r3, [r7, #22]
 8011936:	429a      	cmp	r2, r3
 8011938:	d201      	bcs.n	801193e <http_write+0x46>
    len = max_len;
 801193a:	8abb      	ldrh	r3, [r7, #20]
 801193c:	82fb      	strh	r3, [r7, #22]
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 801193e:	68fb      	ldr	r3, [r7, #12]
 8011940:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8011942:	005b      	lsls	r3, r3, #1
 8011944:	82bb      	strh	r3, [r7, #20]
  if (len > max_len) {
 8011946:	8afa      	ldrh	r2, [r7, #22]
 8011948:	8abb      	ldrh	r3, [r7, #20]
 801194a:	429a      	cmp	r2, r3
 801194c:	d901      	bls.n	8011952 <http_write+0x5a>
    len = max_len;
 801194e:	8abb      	ldrh	r3, [r7, #20]
 8011950:	82fb      	strh	r3, [r7, #22]
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 8011952:	78fb      	ldrb	r3, [r7, #3]
 8011954:	8afa      	ldrh	r2, [r7, #22]
 8011956:	68b9      	ldr	r1, [r7, #8]
 8011958:	68f8      	ldr	r0, [r7, #12]
 801195a:	f006 feb7 	bl	80186cc <tcp_write>
 801195e:	4603      	mov	r3, r0
 8011960:	74fb      	strb	r3, [r7, #19]
    if (err == ERR_MEM) {
 8011962:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011966:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801196a:	d10f      	bne.n	801198c <http_write+0x94>
      if ((altcp_sndbuf(pcb) == 0) ||
 801196c:	68fb      	ldr	r3, [r7, #12]
 801196e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8011972:	2b00      	cmp	r3, #0
 8011974:	d004      	beq.n	8011980 <http_write+0x88>
          (altcp_sndqueuelen(pcb) >= TCP_SND_QUEUELEN)) {
 8011976:	68fb      	ldr	r3, [r7, #12]
 8011978:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      if ((altcp_sndbuf(pcb) == 0) ||
 801197c:	2b08      	cmp	r3, #8
 801197e:	d902      	bls.n	8011986 <http_write+0x8e>
        /* no need to try smaller sizes */
        len = 1;
 8011980:	2301      	movs	r3, #1
 8011982:	82fb      	strh	r3, [r7, #22]
 8011984:	e002      	b.n	801198c <http_write+0x94>
      } else {
        len /= 2;
 8011986:	8afb      	ldrh	r3, [r7, #22]
 8011988:	085b      	lsrs	r3, r3, #1
 801198a:	82fb      	strh	r3, [r7, #22]
      }
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));
 801198c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8011990:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011994:	d102      	bne.n	801199c <http_write+0xa4>
 8011996:	8afb      	ldrh	r3, [r7, #22]
 8011998:	2b01      	cmp	r3, #1
 801199a:	d8da      	bhi.n	8011952 <http_write+0x5a>

  if (err == ERR_OK) {
 801199c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80119a0:	2b00      	cmp	r3, #0
 80119a2:	d103      	bne.n	80119ac <http_write+0xb4>
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Sent %d bytes\n", len));
    *length = len;
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	8afa      	ldrh	r2, [r7, #22]
 80119a8:	801a      	strh	r2, [r3, #0]
 80119aa:	e002      	b.n	80119b2 <http_write+0xba>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Send failed with err %d (\"%s\")\n", err, lwip_strerr(err)));
    *length = 0;
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	2200      	movs	r2, #0
 80119b0:	801a      	strh	r2, [r3, #0]
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
#endif

  return err;
 80119b2:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 80119b6:	4618      	mov	r0, r3
 80119b8:	3718      	adds	r7, #24
 80119ba:	46bd      	mov	sp, r7
 80119bc:	bd80      	pop	{r7, pc}
 80119be:	bf00      	nop
 80119c0:	0801e11c 	.word	0x0801e11c
 80119c4:	0801e154 	.word	0x0801e154
 80119c8:	0801e164 	.word	0x0801e164

080119cc <http_close_or_abort_conn>:
 * @param pcb the tcp pcb to reset callbacks
 * @param hs connection state to free
 */
static err_t
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
{
 80119cc:	b580      	push	{r7, lr}
 80119ce:	b086      	sub	sp, #24
 80119d0:	af00      	add	r7, sp, #0
 80119d2:	60f8      	str	r0, [r7, #12]
 80119d4:	60b9      	str	r1, [r7, #8]
 80119d6:	4613      	mov	r3, r2
 80119d8:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_HTTPD_SUPPORT_POST*/


  altcp_arg(pcb, NULL);
 80119da:	2100      	movs	r1, #0
 80119dc:	68f8      	ldr	r0, [r7, #12]
 80119de:	f003 ff39 	bl	8015854 <tcp_arg>
  altcp_recv(pcb, NULL);
 80119e2:	2100      	movs	r1, #0
 80119e4:	68f8      	ldr	r0, [r7, #12]
 80119e6:	f003 ff47 	bl	8015878 <tcp_recv>
  altcp_err(pcb, NULL);
 80119ea:	2100      	movs	r1, #0
 80119ec:	68f8      	ldr	r0, [r7, #12]
 80119ee:	f003 ff87 	bl	8015900 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 80119f2:	2200      	movs	r2, #0
 80119f4:	2100      	movs	r1, #0
 80119f6:	68f8      	ldr	r0, [r7, #12]
 80119f8:	f003 ffbc 	bl	8015974 <tcp_poll>
  altcp_sent(pcb, NULL);
 80119fc:	2100      	movs	r1, #0
 80119fe:	68f8      	ldr	r0, [r7, #12]
 8011a00:	f003 ff5c 	bl	80158bc <tcp_sent>
  if (hs != NULL) {
 8011a04:	68bb      	ldr	r3, [r7, #8]
 8011a06:	2b00      	cmp	r3, #0
 8011a08:	d002      	beq.n	8011a10 <http_close_or_abort_conn+0x44>
    http_state_free(hs);
 8011a0a:	68b8      	ldr	r0, [r7, #8]
 8011a0c:	f7ff ff62 	bl	80118d4 <http_state_free>
  }

  if (abort_conn) {
 8011a10:	79fb      	ldrb	r3, [r7, #7]
 8011a12:	2b00      	cmp	r3, #0
 8011a14:	d004      	beq.n	8011a20 <http_close_or_abort_conn+0x54>
    altcp_abort(pcb);
 8011a16:	68f8      	ldr	r0, [r7, #12]
 8011a18:	f002 fe5a 	bl	80146d0 <tcp_abort>
    return ERR_OK;
 8011a1c:	2300      	movs	r3, #0
 8011a1e:	e00f      	b.n	8011a40 <http_close_or_abort_conn+0x74>
  }
  err = altcp_close(pcb);
 8011a20:	68f8      	ldr	r0, [r7, #12]
 8011a22:	f002 fd6b 	bl	80144fc <tcp_close>
 8011a26:	4603      	mov	r3, r0
 8011a28:	75fb      	strb	r3, [r7, #23]
  if (err != ERR_OK) {
 8011a2a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011a2e:	2b00      	cmp	r3, #0
 8011a30:	d004      	beq.n	8011a3c <http_close_or_abort_conn+0x70>
    LWIP_DEBUGF(HTTPD_DEBUG, ("Error %d closing %p\n", err, (void *)pcb));
    /* error closing, try again later in poll */
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 8011a32:	2204      	movs	r2, #4
 8011a34:	4904      	ldr	r1, [pc, #16]	; (8011a48 <http_close_or_abort_conn+0x7c>)
 8011a36:	68f8      	ldr	r0, [r7, #12]
 8011a38:	f003 ff9c 	bl	8015974 <tcp_poll>
  }
  return err;
 8011a3c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011a40:	4618      	mov	r0, r3
 8011a42:	3718      	adds	r7, #24
 8011a44:	46bd      	mov	sp, r7
 8011a46:	bd80      	pop	{r7, pc}
 8011a48:	0801210f 	.word	0x0801210f

08011a4c <http_close_conn>:
 * @param pcb the tcp pcb to reset callbacks
 * @param hs connection state to free
 */
static err_t
http_close_conn(struct altcp_pcb *pcb, struct http_state *hs)
{
 8011a4c:	b580      	push	{r7, lr}
 8011a4e:	b082      	sub	sp, #8
 8011a50:	af00      	add	r7, sp, #0
 8011a52:	6078      	str	r0, [r7, #4]
 8011a54:	6039      	str	r1, [r7, #0]
  return http_close_or_abort_conn(pcb, hs, 0);
 8011a56:	2200      	movs	r2, #0
 8011a58:	6839      	ldr	r1, [r7, #0]
 8011a5a:	6878      	ldr	r0, [r7, #4]
 8011a5c:	f7ff ffb6 	bl	80119cc <http_close_or_abort_conn>
 8011a60:	4603      	mov	r3, r0
}
 8011a62:	4618      	mov	r0, r3
 8011a64:	3708      	adds	r7, #8
 8011a66:	46bd      	mov	sp, r7
 8011a68:	bd80      	pop	{r7, pc}

08011a6a <http_eof>:
/** End of file: either close the connection (Connection: close) or
 * close the file (Connection: keep-alive)
 */
static void
http_eof(struct altcp_pcb *pcb, struct http_state *hs)
{
 8011a6a:	b580      	push	{r7, lr}
 8011a6c:	b082      	sub	sp, #8
 8011a6e:	af00      	add	r7, sp, #0
 8011a70:	6078      	str	r0, [r7, #4]
 8011a72:	6039      	str	r1, [r7, #0]
    /* ensure nagle doesn't interfere with sending all data as fast as possible: */
    altcp_nagle_disable(pcb);
  } else
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
  {
    http_close_conn(pcb, hs);
 8011a74:	6839      	ldr	r1, [r7, #0]
 8011a76:	6878      	ldr	r0, [r7, #4]
 8011a78:	f7ff ffe8 	bl	8011a4c <http_close_conn>
  }
}
 8011a7c:	bf00      	nop
 8011a7e:	3708      	adds	r7, #8
 8011a80:	46bd      	mov	sp, r7
 8011a82:	bd80      	pop	{r7, pc}

08011a84 <http_check_eof>:
 * @returns: 0 if the file is finished or no data has been read
 *           1 if the file is not finished and data has been read
 */
static u8_t
http_check_eof(struct altcp_pcb *pcb, struct http_state *hs)
{
 8011a84:	b580      	push	{r7, lr}
 8011a86:	b084      	sub	sp, #16
 8011a88:	af00      	add	r7, sp, #0
 8011a8a:	6078      	str	r0, [r7, #4]
 8011a8c:	6039      	str	r1, [r7, #0]
  int max_write_len;
#endif /* HTTPD_MAX_WRITE_LEN */
#endif /* LWIP_HTTPD_DYNAMIC_FILE_READ */

  /* Do we have a valid file handle? */
  if (hs->handle == NULL) {
 8011a8e:	683b      	ldr	r3, [r7, #0]
 8011a90:	695b      	ldr	r3, [r3, #20]
 8011a92:	2b00      	cmp	r3, #0
 8011a94:	d105      	bne.n	8011aa2 <http_check_eof+0x1e>
    /* No - close the connection. */
    http_eof(pcb, hs);
 8011a96:	6839      	ldr	r1, [r7, #0]
 8011a98:	6878      	ldr	r0, [r7, #4]
 8011a9a:	f7ff ffe6 	bl	8011a6a <http_eof>
    return 0;
 8011a9e:	2300      	movs	r3, #0
 8011aa0:	e016      	b.n	8011ad0 <http_check_eof+0x4c>
  }
  bytes_left = fs_bytes_left(hs->handle);
 8011aa2:	683b      	ldr	r3, [r7, #0]
 8011aa4:	695b      	ldr	r3, [r3, #20]
 8011aa6:	4618      	mov	r0, r3
 8011aa8:	f7ff fec6 	bl	8011838 <fs_bytes_left>
 8011aac:	60f8      	str	r0, [r7, #12]
  if (bytes_left <= 0) {
 8011aae:	68fb      	ldr	r3, [r7, #12]
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	dc05      	bgt.n	8011ac0 <http_check_eof+0x3c>
    /* We reached the end of the file so this request is done. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("End of file.\n"));
    http_eof(pcb, hs);
 8011ab4:	6839      	ldr	r1, [r7, #0]
 8011ab6:	6878      	ldr	r0, [r7, #4]
 8011ab8:	f7ff ffd7 	bl	8011a6a <http_eof>
    return 0;
 8011abc:	2300      	movs	r3, #0
 8011abe:	e007      	b.n	8011ad0 <http_check_eof+0x4c>
    hs->ssi->parse_left = count;
    hs->ssi->parsed = hs->buf;
  }
#endif /* LWIP_HTTPD_SSI */
#else /* LWIP_HTTPD_DYNAMIC_FILE_READ */
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 8011ac0:	4b05      	ldr	r3, [pc, #20]	; (8011ad8 <http_check_eof+0x54>)
 8011ac2:	f240 429d 	movw	r2, #1181	; 0x49d
 8011ac6:	4905      	ldr	r1, [pc, #20]	; (8011adc <http_check_eof+0x58>)
 8011ac8:	4805      	ldr	r0, [pc, #20]	; (8011ae0 <http_check_eof+0x5c>)
 8011aca:	f00b fabb 	bl	801d044 <iprintf>
#endif /* LWIP_HTTPD_SSI || LWIP_HTTPD_DYNAMIC_HEADERS */
  return 1;
 8011ace:	2301      	movs	r3, #1
}
 8011ad0:	4618      	mov	r0, r3
 8011ad2:	3710      	adds	r7, #16
 8011ad4:	46bd      	mov	sp, r7
 8011ad6:	bd80      	pop	{r7, pc}
 8011ad8:	0801e11c 	.word	0x0801e11c
 8011adc:	0801e18c 	.word	0x0801e18c
 8011ae0:	0801e164 	.word	0x0801e164

08011ae4 <http_send_data_nonssi>:
 * @returns: - 1: data has been written (so call tcp_ouput)
 *           - 0: no data has been written (no need to call tcp_output)
 */
static u8_t
http_send_data_nonssi(struct altcp_pcb *pcb, struct http_state *hs)
{
 8011ae4:	b580      	push	{r7, lr}
 8011ae6:	b084      	sub	sp, #16
 8011ae8:	af00      	add	r7, sp, #0
 8011aea:	6078      	str	r0, [r7, #4]
 8011aec:	6039      	str	r1, [r7, #0]
  err_t err;
  u16_t len;
  u8_t data_to_send = 0;
 8011aee:	2300      	movs	r3, #0
 8011af0:	73fb      	strb	r3, [r7, #15]

  /* We are not processing an SHTML file so no tag checking is necessary.
   * Just send the data as we received it from the file. */
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8011af2:	683b      	ldr	r3, [r7, #0]
 8011af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011af6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8011afa:	4293      	cmp	r3, r2
 8011afc:	d803      	bhi.n	8011b06 <http_send_data_nonssi+0x22>
 8011afe:	683b      	ldr	r3, [r7, #0]
 8011b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b02:	b29b      	uxth	r3, r3
 8011b04:	e001      	b.n	8011b0a <http_send_data_nonssi+0x26>
 8011b06:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011b0a:	81bb      	strh	r3, [r7, #12]

  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8011b0c:	683b      	ldr	r3, [r7, #0]
 8011b0e:	6999      	ldr	r1, [r3, #24]
 8011b10:	f107 020c 	add.w	r2, r7, #12
 8011b14:	2300      	movs	r3, #0
 8011b16:	6878      	ldr	r0, [r7, #4]
 8011b18:	f7ff feee 	bl	80118f8 <http_write>
 8011b1c:	4603      	mov	r3, r0
 8011b1e:	73bb      	strb	r3, [r7, #14]
  if (err == ERR_OK) {
 8011b20:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d10d      	bne.n	8011b44 <http_send_data_nonssi+0x60>
    data_to_send = 1;
 8011b28:	2301      	movs	r3, #1
 8011b2a:	73fb      	strb	r3, [r7, #15]
    hs->file += len;
 8011b2c:	683b      	ldr	r3, [r7, #0]
 8011b2e:	699b      	ldr	r3, [r3, #24]
 8011b30:	89ba      	ldrh	r2, [r7, #12]
 8011b32:	441a      	add	r2, r3
 8011b34:	683b      	ldr	r3, [r7, #0]
 8011b36:	619a      	str	r2, [r3, #24]
    hs->left -= len;
 8011b38:	683b      	ldr	r3, [r7, #0]
 8011b3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b3c:	89ba      	ldrh	r2, [r7, #12]
 8011b3e:	1a9a      	subs	r2, r3, r2
 8011b40:	683b      	ldr	r3, [r7, #0]
 8011b42:	625a      	str	r2, [r3, #36]	; 0x24
  }

  return data_to_send;
 8011b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8011b46:	4618      	mov	r0, r3
 8011b48:	3710      	adds	r7, #16
 8011b4a:	46bd      	mov	sp, r7
 8011b4c:	bd80      	pop	{r7, pc}

08011b4e <http_send>:
 * @param pcb the pcb to send data
 * @param hs connection state
 */
static u8_t
http_send(struct altcp_pcb *pcb, struct http_state *hs)
{
 8011b4e:	b580      	push	{r7, lr}
 8011b50:	b084      	sub	sp, #16
 8011b52:	af00      	add	r7, sp, #0
 8011b54:	6078      	str	r0, [r7, #4]
 8011b56:	6039      	str	r1, [r7, #0]
  u8_t data_to_send = HTTP_NO_DATA_TO_SEND;
 8011b58:	2300      	movs	r3, #0
 8011b5a:	73fb      	strb	r3, [r7, #15]
    return 0;
  }
#endif /* LWIP_HTTPD_SUPPORT_POST && LWIP_HTTPD_POST_MANUAL_WND */

  /* If we were passed a NULL state structure pointer, ignore the call. */
  if (hs == NULL) {
 8011b5c:	683b      	ldr	r3, [r7, #0]
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d101      	bne.n	8011b66 <http_send+0x18>
    return 0;
 8011b62:	2300      	movs	r3, #0
 8011b64:	e025      	b.n	8011bb2 <http_send+0x64>
  }
#endif /* LWIP_HTTPD_DYNAMIC_HEADERS */

  /* Have we run out of file data to send? If so, we need to read the next
   * block from the file. */
  if (hs->left == 0) {
 8011b66:	683b      	ldr	r3, [r7, #0]
 8011b68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d108      	bne.n	8011b80 <http_send+0x32>
    if (!http_check_eof(pcb, hs)) {
 8011b6e:	6839      	ldr	r1, [r7, #0]
 8011b70:	6878      	ldr	r0, [r7, #4]
 8011b72:	f7ff ff87 	bl	8011a84 <http_check_eof>
 8011b76:	4603      	mov	r3, r0
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	d101      	bne.n	8011b80 <http_send+0x32>
      return 0;
 8011b7c:	2300      	movs	r3, #0
 8011b7e:	e018      	b.n	8011bb2 <http_send+0x64>
  if (hs->ssi) {
    data_to_send = http_send_data_ssi(pcb, hs);
  } else
#endif /* LWIP_HTTPD_SSI */
  {
    data_to_send = http_send_data_nonssi(pcb, hs);
 8011b80:	6839      	ldr	r1, [r7, #0]
 8011b82:	6878      	ldr	r0, [r7, #4]
 8011b84:	f7ff ffae 	bl	8011ae4 <http_send_data_nonssi>
 8011b88:	4603      	mov	r3, r0
 8011b8a:	73fb      	strb	r3, [r7, #15]
  }

  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 8011b8c:	683b      	ldr	r3, [r7, #0]
 8011b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d10d      	bne.n	8011bb0 <http_send+0x62>
 8011b94:	683b      	ldr	r3, [r7, #0]
 8011b96:	695b      	ldr	r3, [r3, #20]
 8011b98:	4618      	mov	r0, r3
 8011b9a:	f7ff fe4d 	bl	8011838 <fs_bytes_left>
 8011b9e:	4603      	mov	r3, r0
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	dc05      	bgt.n	8011bb0 <http_send+0x62>
    /* We reached the end of the file so this request is done.
     * This adds the FIN flag right into the last data segment. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("End of file.\n"));
    http_eof(pcb, hs);
 8011ba4:	6839      	ldr	r1, [r7, #0]
 8011ba6:	6878      	ldr	r0, [r7, #4]
 8011ba8:	f7ff ff5f 	bl	8011a6a <http_eof>
    return 0;
 8011bac:	2300      	movs	r3, #0
 8011bae:	e000      	b.n	8011bb2 <http_send+0x64>
  }
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("send_data end.\n"));
  return data_to_send;
 8011bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8011bb2:	4618      	mov	r0, r3
 8011bb4:	3710      	adds	r7, #16
 8011bb6:	46bd      	mov	sp, r7
 8011bb8:	bd80      	pop	{r7, pc}
	...

08011bbc <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 8011bbc:	b580      	push	{r7, lr}
 8011bbe:	b084      	sub	sp, #16
 8011bc0:	af00      	add	r7, sp, #0
 8011bc2:	6078      	str	r0, [r7, #4]
 8011bc4:	6039      	str	r1, [r7, #0]
  err_t err;

  *uri = "/404.html";
 8011bc6:	683b      	ldr	r3, [r7, #0]
 8011bc8:	4a1c      	ldr	r2, [pc, #112]	; (8011c3c <http_get_404_file+0x80>)
 8011bca:	601a      	str	r2, [r3, #0]
  err = fs_open(&hs->file_handle, *uri);
 8011bcc:	687a      	ldr	r2, [r7, #4]
 8011bce:	683b      	ldr	r3, [r7, #0]
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	4619      	mov	r1, r3
 8011bd4:	4610      	mov	r0, r2
 8011bd6:	f7ff fde7 	bl	80117a8 <fs_open>
 8011bda:	4603      	mov	r3, r0
 8011bdc:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8011bde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011be2:	2b00      	cmp	r3, #0
 8011be4:	d024      	beq.n	8011c30 <http_get_404_file+0x74>
    /* 404.html doesn't exist. Try 404.htm instead. */
    *uri = "/404.htm";
 8011be6:	683b      	ldr	r3, [r7, #0]
 8011be8:	4a15      	ldr	r2, [pc, #84]	; (8011c40 <http_get_404_file+0x84>)
 8011bea:	601a      	str	r2, [r3, #0]
    err = fs_open(&hs->file_handle, *uri);
 8011bec:	687a      	ldr	r2, [r7, #4]
 8011bee:	683b      	ldr	r3, [r7, #0]
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	4619      	mov	r1, r3
 8011bf4:	4610      	mov	r0, r2
 8011bf6:	f7ff fdd7 	bl	80117a8 <fs_open>
 8011bfa:	4603      	mov	r3, r0
 8011bfc:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8011bfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011c02:	2b00      	cmp	r3, #0
 8011c04:	d014      	beq.n	8011c30 <http_get_404_file+0x74>
      /* 404.htm doesn't exist either. Try 404.shtml instead. */
      *uri = "/404.shtml";
 8011c06:	683b      	ldr	r3, [r7, #0]
 8011c08:	4a0e      	ldr	r2, [pc, #56]	; (8011c44 <http_get_404_file+0x88>)
 8011c0a:	601a      	str	r2, [r3, #0]
      err = fs_open(&hs->file_handle, *uri);
 8011c0c:	687a      	ldr	r2, [r7, #4]
 8011c0e:	683b      	ldr	r3, [r7, #0]
 8011c10:	681b      	ldr	r3, [r3, #0]
 8011c12:	4619      	mov	r1, r3
 8011c14:	4610      	mov	r0, r2
 8011c16:	f7ff fdc7 	bl	80117a8 <fs_open>
 8011c1a:	4603      	mov	r3, r0
 8011c1c:	73fb      	strb	r3, [r7, #15]
      if (err != ERR_OK) {
 8011c1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d004      	beq.n	8011c30 <http_get_404_file+0x74>
        /* 404.htm doesn't exist either. Indicate to the caller that it should
         * send back a default 404 page.
         */
        *uri = NULL;
 8011c26:	683b      	ldr	r3, [r7, #0]
 8011c28:	2200      	movs	r2, #0
 8011c2a:	601a      	str	r2, [r3, #0]
        return NULL;
 8011c2c:	2300      	movs	r3, #0
 8011c2e:	e000      	b.n	8011c32 <http_get_404_file+0x76>
      }
    }
  }

  return &hs->file_handle;
 8011c30:	687b      	ldr	r3, [r7, #4]
}
 8011c32:	4618      	mov	r0, r3
 8011c34:	3710      	adds	r7, #16
 8011c36:	46bd      	mov	sp, r7
 8011c38:	bd80      	pop	{r7, pc}
 8011c3a:	bf00      	nop
 8011c3c:	0801e1c4 	.word	0x0801e1c4
 8011c40:	0801e1d0 	.word	0x0801e1d0
 8011c44:	0801e1dc 	.word	0x0801e1dc

08011c48 <http_parse_request>:
 *         ERR_INPROGRESS if request was OK so far but not fully received
 *         another err_t otherwise
 */
static err_t
http_parse_request(struct pbuf *inp, struct http_state *hs, struct altcp_pcb *pcb)
{
 8011c48:	b580      	push	{r7, lr}
 8011c4a:	b08e      	sub	sp, #56	; 0x38
 8011c4c:	af00      	add	r7, sp, #0
 8011c4e:	60f8      	str	r0, [r7, #12]
 8011c50:	60b9      	str	r1, [r7, #8]
 8011c52:	607a      	str	r2, [r7, #4]
  char *data;
  char *crlf;
  u16_t data_len;
  struct pbuf *p = inp;
 8011c54:	68fb      	ldr	r3, [r7, #12]
 8011c56:	627b      	str	r3, [r7, #36]	; 0x24
#if LWIP_HTTPD_SUPPORT_POST
  err_t err;
#endif /* LWIP_HTTPD_SUPPORT_POST */

  LWIP_UNUSED_ARG(pcb); /* only used for post */
  LWIP_ASSERT("p != NULL", p != NULL);
 8011c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	d106      	bne.n	8011c6c <http_parse_request+0x24>
 8011c5e:	4b65      	ldr	r3, [pc, #404]	; (8011df4 <http_parse_request+0x1ac>)
 8011c60:	f240 72ae 	movw	r2, #1966	; 0x7ae
 8011c64:	4964      	ldr	r1, [pc, #400]	; (8011df8 <http_parse_request+0x1b0>)
 8011c66:	4865      	ldr	r0, [pc, #404]	; (8011dfc <http_parse_request+0x1b4>)
 8011c68:	f00b f9ec 	bl	801d044 <iprintf>
  LWIP_ASSERT("hs != NULL", hs != NULL);
 8011c6c:	68bb      	ldr	r3, [r7, #8]
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d106      	bne.n	8011c80 <http_parse_request+0x38>
 8011c72:	4b60      	ldr	r3, [pc, #384]	; (8011df4 <http_parse_request+0x1ac>)
 8011c74:	f240 72af 	movw	r2, #1967	; 0x7af
 8011c78:	4961      	ldr	r1, [pc, #388]	; (8011e00 <http_parse_request+0x1b8>)
 8011c7a:	4860      	ldr	r0, [pc, #384]	; (8011dfc <http_parse_request+0x1b4>)
 8011c7c:	f00b f9e2 	bl	801d044 <iprintf>

  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8011c80:	68bb      	ldr	r3, [r7, #8]
 8011c82:	695b      	ldr	r3, [r3, #20]
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	d103      	bne.n	8011c90 <http_parse_request+0x48>
 8011c88:	68bb      	ldr	r3, [r7, #8]
 8011c8a:	699b      	ldr	r3, [r3, #24]
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d002      	beq.n	8011c96 <http_parse_request+0x4e>
    LWIP_DEBUGF(HTTPD_DEBUG, ("Received data while sending a file\n"));
    /* already sending a file */
    /* @todo: abort? */
    return ERR_USE;
 8011c90:	f06f 0307 	mvn.w	r3, #7
 8011c94:	e0aa      	b.n	8011dec <http_parse_request+0x1a4>
  LWIP_DEBUGF(HTTPD_DEBUG, ("Received %"U16_F" bytes\n", p->tot_len));

  /* first check allowed characters in this pbuf? */

  /* enqueue the pbuf */
  if (hs->req == NULL) {
 8011c96:	68bb      	ldr	r3, [r7, #8]
 8011c98:	6a1b      	ldr	r3, [r3, #32]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d103      	bne.n	8011ca6 <http_parse_request+0x5e>
    LWIP_DEBUGF(HTTPD_DEBUG, ("First pbuf\n"));
    hs->req = p;
 8011c9e:	68bb      	ldr	r3, [r7, #8]
 8011ca0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011ca2:	621a      	str	r2, [r3, #32]
 8011ca4:	e005      	b.n	8011cb2 <http_parse_request+0x6a>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG, ("pbuf enqueued\n"));
    pbuf_cat(hs->req, p);
 8011ca6:	68bb      	ldr	r3, [r7, #8]
 8011ca8:	6a1b      	ldr	r3, [r3, #32]
 8011caa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8011cac:	4618      	mov	r0, r3
 8011cae:	f002 f841 	bl	8013d34 <pbuf_cat>
  }
  /* increase pbuf ref counter as it is freed when we return but we want to
     keep it on the req list */
  pbuf_ref(p);
 8011cb2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8011cb4:	f002 f816 	bl	8013ce4 <pbuf_ref>

  if (hs->req->next != NULL) {
 8011cb8:	68bb      	ldr	r3, [r7, #8]
 8011cba:	6a1b      	ldr	r3, [r3, #32]
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	2b00      	cmp	r3, #0
 8011cc0:	d012      	beq.n	8011ce8 <http_parse_request+0xa0>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8011cc2:	68bb      	ldr	r3, [r7, #8]
 8011cc4:	6a1b      	ldr	r3, [r3, #32]
 8011cc6:	891b      	ldrh	r3, [r3, #8]
 8011cc8:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8011ccc:	4293      	cmp	r3, r2
 8011cce:	bf28      	it	cs
 8011cd0:	4613      	movcs	r3, r2
 8011cd2:	867b      	strh	r3, [r7, #50]	; 0x32
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 8011cd4:	68bb      	ldr	r3, [r7, #8]
 8011cd6:	6a18      	ldr	r0, [r3, #32]
 8011cd8:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8011cda:	2300      	movs	r3, #0
 8011cdc:	4949      	ldr	r1, [pc, #292]	; (8011e04 <http_parse_request+0x1bc>)
 8011cde:	f002 f961 	bl	8013fa4 <pbuf_copy_partial>
    data = httpd_req_buf;
 8011ce2:	4b48      	ldr	r3, [pc, #288]	; (8011e04 <http_parse_request+0x1bc>)
 8011ce4:	637b      	str	r3, [r7, #52]	; 0x34
 8011ce6:	e005      	b.n	8011cf4 <http_parse_request+0xac>
  } else
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
  {
    data = (char *)p->payload;
 8011ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cea:	685b      	ldr	r3, [r3, #4]
 8011cec:	637b      	str	r3, [r7, #52]	; 0x34
    data_len = p->len;
 8011cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cf0:	895b      	ldrh	r3, [r3, #10]
 8011cf2:	867b      	strh	r3, [r7, #50]	; 0x32
      LWIP_DEBUGF(HTTPD_DEBUG, ("Warning: incomplete header due to chained pbufs\n"));
    }
  }

  /* received enough data for minimal request? */
  if (data_len >= MIN_REQ_LEN) {
 8011cf4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8011cf6:	2b06      	cmp	r3, #6
 8011cf8:	d963      	bls.n	8011dc2 <http_parse_request+0x17a>
    /* wait for CRLF before parsing anything */
    crlf = lwip_strnstr(data, CRLF, data_len);
 8011cfa:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8011cfc:	461a      	mov	r2, r3
 8011cfe:	4942      	ldr	r1, [pc, #264]	; (8011e08 <http_parse_request+0x1c0>)
 8011d00:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8011d02:	f000 fb99 	bl	8012438 <lwip_strnstr>
 8011d06:	6238      	str	r0, [r7, #32]
    if (crlf != NULL) {
 8011d08:	6a3b      	ldr	r3, [r7, #32]
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	d059      	beq.n	8011dc2 <http_parse_request+0x17a>
#if LWIP_HTTPD_SUPPORT_POST
      int is_post = 0;
#endif /* LWIP_HTTPD_SUPPORT_POST */
      int is_09 = 0;
 8011d0e:	2300      	movs	r3, #0
 8011d10:	62fb      	str	r3, [r7, #44]	; 0x2c
      char *sp1, *sp2;
      u16_t left_len, uri_len;
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("CRLF received, parsing request\n"));
      /* parse method */
      if (!strncmp(data, "GET ", 4)) {
 8011d12:	2204      	movs	r2, #4
 8011d14:	493d      	ldr	r1, [pc, #244]	; (8011e0c <http_parse_request+0x1c4>)
 8011d16:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8011d18:	f00b f9ed 	bl	801d0f6 <strncmp>
 8011d1c:	4603      	mov	r3, r0
 8011d1e:	2b00      	cmp	r3, #0
 8011d20:	d117      	bne.n	8011d52 <http_parse_request+0x10a>
        sp1 = data + 3;
 8011d22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011d24:	3303      	adds	r3, #3
 8011d26:	61fb      	str	r3, [r7, #28]
        LWIP_DEBUGF(HTTPD_DEBUG, ("Unsupported request method (not implemented): \"%s\"\n",
                                  data));
        return http_find_error_file(hs, 501);
      }
      /* if we come here, method is OK, parse URI */
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 8011d28:	69fb      	ldr	r3, [r7, #28]
 8011d2a:	3301      	adds	r3, #1
 8011d2c:	461a      	mov	r2, r3
 8011d2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011d30:	1ad3      	subs	r3, r2, r3
 8011d32:	b29b      	uxth	r3, r3
 8011d34:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8011d36:	1ad3      	subs	r3, r2, r3
 8011d38:	837b      	strh	r3, [r7, #26]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8011d3a:	69fb      	ldr	r3, [r7, #28]
 8011d3c:	3301      	adds	r3, #1
 8011d3e:	8b7a      	ldrh	r2, [r7, #26]
 8011d40:	4933      	ldr	r1, [pc, #204]	; (8011e10 <http_parse_request+0x1c8>)
 8011d42:	4618      	mov	r0, r3
 8011d44:	f000 fb78 	bl	8012438 <lwip_strnstr>
 8011d48:	62b8      	str	r0, [r7, #40]	; 0x28
#if LWIP_HTTPD_SUPPORT_V09
      if (sp2 == NULL) {
 8011d4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d4c:	2b00      	cmp	r3, #0
 8011d4e:	d111      	bne.n	8011d74 <http_parse_request+0x12c>
 8011d50:	e006      	b.n	8011d60 <http_parse_request+0x118>
        data[4] = 0;
 8011d52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011d54:	3304      	adds	r3, #4
 8011d56:	2200      	movs	r2, #0
 8011d58:	701a      	strb	r2, [r3, #0]
        return http_find_error_file(hs, 501);
 8011d5a:	f06f 030f 	mvn.w	r3, #15
 8011d5e:	e045      	b.n	8011dec <http_parse_request+0x1a4>
        /* HTTP 0.9: respond with correct protocol version */
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8011d60:	69fb      	ldr	r3, [r7, #28]
 8011d62:	3301      	adds	r3, #1
 8011d64:	8b7a      	ldrh	r2, [r7, #26]
 8011d66:	4928      	ldr	r1, [pc, #160]	; (8011e08 <http_parse_request+0x1c0>)
 8011d68:	4618      	mov	r0, r3
 8011d6a:	f000 fb65 	bl	8012438 <lwip_strnstr>
 8011d6e:	62b8      	str	r0, [r7, #40]	; 0x28
        is_09 = 1;
 8011d70:	2301      	movs	r3, #1
 8011d72:	62fb      	str	r3, [r7, #44]	; 0x2c
          goto badrequest;
        }
#endif /* LWIP_HTTPD_SUPPORT_POST */
      }
#endif /* LWIP_HTTPD_SUPPORT_V09 */
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 8011d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d76:	69fa      	ldr	r2, [r7, #28]
 8011d78:	3201      	adds	r2, #1
 8011d7a:	1a9b      	subs	r3, r3, r2
 8011d7c:	833b      	strh	r3, [r7, #24]
      if ((sp2 != 0) && (sp2 > sp1)) {
 8011d7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d80:	2b00      	cmp	r3, #0
 8011d82:	d01e      	beq.n	8011dc2 <http_parse_request+0x17a>
 8011d84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011d86:	69fb      	ldr	r3, [r7, #28]
 8011d88:	429a      	cmp	r2, r3
 8011d8a:	d91a      	bls.n	8011dc2 <http_parse_request+0x17a>
        /* wait for CRLFCRLF (indicating end of HTTP headers) before parsing anything */
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 8011d8c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8011d8e:	461a      	mov	r2, r3
 8011d90:	4920      	ldr	r1, [pc, #128]	; (8011e14 <http_parse_request+0x1cc>)
 8011d92:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8011d94:	f000 fb50 	bl	8012438 <lwip_strnstr>
 8011d98:	4603      	mov	r3, r0
 8011d9a:	2b00      	cmp	r3, #0
 8011d9c:	d011      	beq.n	8011dc2 <http_parse_request+0x17a>
          char *uri = sp1 + 1;
 8011d9e:	69fb      	ldr	r3, [r7, #28]
 8011da0:	3301      	adds	r3, #1
 8011da2:	617b      	str	r3, [r7, #20]
          } else {
            hs->keepalive = 0;
          }
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
          /* null-terminate the METHOD (pbuf is freed anyway wen returning) */
          *sp1 = 0;
 8011da4:	69fb      	ldr	r3, [r7, #28]
 8011da6:	2200      	movs	r2, #0
 8011da8:	701a      	strb	r2, [r3, #0]
          uri[uri_len] = 0;
 8011daa:	8b3b      	ldrh	r3, [r7, #24]
 8011dac:	697a      	ldr	r2, [r7, #20]
 8011dae:	4413      	add	r3, r2
 8011db0:	2200      	movs	r2, #0
 8011db2:	701a      	strb	r2, [r3, #0]
            }
            return err;
          } else
#endif /* LWIP_HTTPD_SUPPORT_POST */
          {
            return http_find_file(hs, uri, is_09);
 8011db4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011db6:	6979      	ldr	r1, [r7, #20]
 8011db8:	68b8      	ldr	r0, [r7, #8]
 8011dba:	f000 f82d 	bl	8011e18 <http_find_file>
 8011dbe:	4603      	mov	r3, r0
 8011dc0:	e014      	b.n	8011dec <http_parse_request+0x1a4>
      }
    }
  }

#if LWIP_HTTPD_SUPPORT_REQUESTLIST
  clen = pbuf_clen(hs->req);
 8011dc2:	68bb      	ldr	r3, [r7, #8]
 8011dc4:	6a1b      	ldr	r3, [r3, #32]
 8011dc6:	4618      	mov	r0, r3
 8011dc8:	f001 ff74 	bl	8013cb4 <pbuf_clen>
 8011dcc:	4603      	mov	r3, r0
 8011dce:	827b      	strh	r3, [r7, #18]
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 8011dd0:	68bb      	ldr	r3, [r7, #8]
 8011dd2:	6a1b      	ldr	r3, [r3, #32]
 8011dd4:	891b      	ldrh	r3, [r3, #8]
 8011dd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011dda:	d205      	bcs.n	8011de8 <http_parse_request+0x1a0>
 8011ddc:	8a7b      	ldrh	r3, [r7, #18]
 8011dde:	2b05      	cmp	r3, #5
 8011de0:	d802      	bhi.n	8011de8 <http_parse_request+0x1a0>
      (clen <= LWIP_HTTPD_REQ_QUEUELEN)) {
    /* request not fully received (too short or CRLF is missing) */
    return ERR_INPROGRESS;
 8011de2:	f06f 0304 	mvn.w	r3, #4
 8011de6:	e001      	b.n	8011dec <http_parse_request+0x1a4>
#if LWIP_HTTPD_SUPPORT_POST
badrequest:
#endif /* LWIP_HTTPD_SUPPORT_POST */
    LWIP_DEBUGF(HTTPD_DEBUG, ("bad request\n"));
    /* could not parse request */
    return http_find_error_file(hs, 400);
 8011de8:	f06f 030f 	mvn.w	r3, #15
  }
}
 8011dec:	4618      	mov	r0, r3
 8011dee:	3738      	adds	r7, #56	; 0x38
 8011df0:	46bd      	mov	sp, r7
 8011df2:	bd80      	pop	{r7, pc}
 8011df4:	0801e11c 	.word	0x0801e11c
 8011df8:	0801e1e8 	.word	0x0801e1e8
 8011dfc:	0801e164 	.word	0x0801e164
 8011e00:	0801e1f4 	.word	0x0801e1f4
 8011e04:	2000409c 	.word	0x2000409c
 8011e08:	0801e200 	.word	0x0801e200
 8011e0c:	0801e204 	.word	0x0801e204
 8011e10:	0801e20c 	.word	0x0801e20c
 8011e14:	0801e210 	.word	0x0801e210

08011e18 <http_find_file>:
 * @return ERR_OK if file was found and hs has been initialized correctly
 *         another err_t otherwise
 */
static err_t
http_find_file(struct http_state *hs, const char *uri, int is_09)
{
 8011e18:	b580      	push	{r7, lr}
 8011e1a:	b092      	sub	sp, #72	; 0x48
 8011e1c:	af02      	add	r7, sp, #8
 8011e1e:	60f8      	str	r0, [r7, #12]
 8011e20:	60b9      	str	r1, [r7, #8]
 8011e22:	607a      	str	r2, [r7, #4]
  size_t loop;
  struct fs_file *file = NULL;
 8011e24:	2300      	movs	r3, #0
 8011e26:	63bb      	str	r3, [r7, #56]	; 0x38
  char *params = NULL;
 8011e28:	2300      	movs	r3, #0
 8011e2a:	637b      	str	r3, [r7, #52]	; 0x34
#endif /* LWIP_HTTPD_CGI */
#if !LWIP_HTTPD_SSI
  const
#endif /* !LWIP_HTTPD_SSI */
  /* By default, assume we will not be processing server-side-includes tags */
  u8_t tag_check = 0;
 8011e2c:	2300      	movs	r3, #0
 8011e2e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Have we been asked for the default file (in root or a directory) ? */
#if LWIP_HTTPD_MAX_REQUEST_URI_LEN
  size_t uri_len = strlen(uri);
 8011e32:	68bb      	ldr	r3, [r7, #8]
 8011e34:	4618      	mov	r0, r3
 8011e36:	f7f6 fa0d 	bl	8008254 <strlen>
 8011e3a:	62b8      	str	r0, [r7, #40]	; 0x28
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8011e3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d06b      	beq.n	8011f1a <http_find_file+0x102>
 8011e42:	68ba      	ldr	r2, [r7, #8]
 8011e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e46:	3b01      	subs	r3, #1
 8011e48:	4413      	add	r3, r2
 8011e4a:	781b      	ldrb	r3, [r3, #0]
 8011e4c:	2b2f      	cmp	r3, #47	; 0x2f
 8011e4e:	d164      	bne.n	8011f1a <http_find_file+0x102>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8011e50:	68bb      	ldr	r3, [r7, #8]
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8011e52:	4a53      	ldr	r2, [pc, #332]	; (8011fa0 <http_find_file+0x188>)
 8011e54:	4293      	cmp	r3, r2
 8011e56:	d102      	bne.n	8011e5e <http_find_file+0x46>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8011e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e5a:	2b01      	cmp	r3, #1
 8011e5c:	d15d      	bne.n	8011f1a <http_find_file+0x102>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8011e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011e60:	3b01      	subs	r3, #1
 8011e62:	2b3f      	cmp	r3, #63	; 0x3f
 8011e64:	bf28      	it	cs
 8011e66:	233f      	movcs	r3, #63	; 0x3f
 8011e68:	627b      	str	r3, [r7, #36]	; 0x24
    if (copy_len > 0) {
 8011e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e6c:	2b00      	cmp	r3, #0
 8011e6e:	d00a      	beq.n	8011e86 <http_find_file+0x6e>
      MEMCPY(http_uri_buf, uri, copy_len);
 8011e70:	68bb      	ldr	r3, [r7, #8]
 8011e72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011e74:	4619      	mov	r1, r3
 8011e76:	484a      	ldr	r0, [pc, #296]	; (8011fa0 <http_find_file+0x188>)
 8011e78:	f00b f8d1 	bl	801d01e <memcpy>
      http_uri_buf[copy_len] = 0;
 8011e7c:	4a48      	ldr	r2, [pc, #288]	; (8011fa0 <http_find_file+0x188>)
 8011e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e80:	4413      	add	r3, r2
 8011e82:	2200      	movs	r2, #0
 8011e84:	701a      	strb	r2, [r3, #0]
#else /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
  if ((uri[0] == '/') &&  (uri[1] == 0)) {
#endif /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
    /* Try each of the configured default filenames until we find one
       that exists. */
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 8011e86:	2300      	movs	r3, #0
 8011e88:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011e8a:	e043      	b.n	8011f14 <http_find_file+0xfc>
      const char *file_name;
#if LWIP_HTTPD_MAX_REQUEST_URI_LEN
      if (copy_len > 0) {
 8011e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e8e:	2b00      	cmp	r3, #0
 8011e90:	d028      	beq.n	8011ee4 <http_find_file+0xcc>
        size_t len_left = sizeof(http_uri_buf) - copy_len - 1;
 8011e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e94:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 8011e98:	623b      	str	r3, [r7, #32]
        if (len_left > 0) {
 8011e9a:	6a3b      	ldr	r3, [r7, #32]
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	d01e      	beq.n	8011ede <http_find_file+0xc6>
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 8011ea0:	4a40      	ldr	r2, [pc, #256]	; (8011fa4 <http_find_file+0x18c>)
 8011ea2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011ea4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011ea8:	4618      	mov	r0, r3
 8011eaa:	f7f6 f9d3 	bl	8008254 <strlen>
 8011eae:	61f8      	str	r0, [r7, #28]
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 8011eb0:	69fa      	ldr	r2, [r7, #28]
 8011eb2:	6a3b      	ldr	r3, [r7, #32]
 8011eb4:	4293      	cmp	r3, r2
 8011eb6:	bf28      	it	cs
 8011eb8:	4613      	movcs	r3, r2
 8011eba:	61bb      	str	r3, [r7, #24]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8011ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ebe:	4a38      	ldr	r2, [pc, #224]	; (8011fa0 <http_find_file+0x188>)
 8011ec0:	1898      	adds	r0, r3, r2
 8011ec2:	4a38      	ldr	r2, [pc, #224]	; (8011fa4 <http_find_file+0x18c>)
 8011ec4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011ec6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011eca:	69ba      	ldr	r2, [r7, #24]
 8011ecc:	4619      	mov	r1, r3
 8011ece:	f00b f8a6 	bl	801d01e <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 8011ed2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011ed4:	69bb      	ldr	r3, [r7, #24]
 8011ed6:	4413      	add	r3, r2
 8011ed8:	4a31      	ldr	r2, [pc, #196]	; (8011fa0 <http_find_file+0x188>)
 8011eda:	2100      	movs	r1, #0
 8011edc:	54d1      	strb	r1, [r2, r3]
        }
        file_name = http_uri_buf;
 8011ede:	4b30      	ldr	r3, [pc, #192]	; (8011fa0 <http_find_file+0x188>)
 8011ee0:	633b      	str	r3, [r7, #48]	; 0x30
 8011ee2:	e004      	b.n	8011eee <http_find_file+0xd6>
      } else
#endif /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
      {
        file_name = httpd_default_filenames[loop].name;
 8011ee4:	4a2f      	ldr	r2, [pc, #188]	; (8011fa4 <http_find_file+0x18c>)
 8011ee6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011ee8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8011eec:	633b      	str	r3, [r7, #48]	; 0x30
      }
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Looking for %s...\n", file_name));
      err = fs_open(&hs->file_handle, file_name);
 8011eee:	68fb      	ldr	r3, [r7, #12]
 8011ef0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011ef2:	4618      	mov	r0, r3
 8011ef4:	f7ff fc58 	bl	80117a8 <fs_open>
 8011ef8:	4603      	mov	r3, r0
 8011efa:	75fb      	strb	r3, [r7, #23]
      if (err == ERR_OK) {
 8011efc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d104      	bne.n	8011f0e <http_find_file+0xf6>
        uri = file_name;
 8011f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f06:	60bb      	str	r3, [r7, #8]
        file = &hs->file_handle;
 8011f08:	68fb      	ldr	r3, [r7, #12]
 8011f0a:	63bb      	str	r3, [r7, #56]	; 0x38
        LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Opened.\n"));
#if LWIP_HTTPD_SSI
        tag_check = httpd_default_filenames[loop].shtml;
#endif /* LWIP_HTTPD_SSI */
        break;
 8011f0c:	e005      	b.n	8011f1a <http_find_file+0x102>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 8011f0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f10:	3301      	adds	r3, #1
 8011f12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011f14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011f16:	2b04      	cmp	r3, #4
 8011f18:	d9b8      	bls.n	8011e8c <http_find_file+0x74>
      }
    }
  }
  if (file == NULL) {
 8011f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d124      	bne.n	8011f6a <http_find_file+0x152>
    /* No - we've been asked for a specific file. */
    /* First, isolate the base URI (without any parameters) */
    params = (char *)strchr(uri, '?');
 8011f20:	68bb      	ldr	r3, [r7, #8]
 8011f22:	213f      	movs	r1, #63	; 0x3f
 8011f24:	4618      	mov	r0, r3
 8011f26:	f00b f8d9 	bl	801d0dc <strchr>
 8011f2a:	6378      	str	r0, [r7, #52]	; 0x34
    if (params != NULL) {
 8011f2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011f2e:	2b00      	cmp	r3, #0
 8011f30:	d005      	beq.n	8011f3e <http_find_file+0x126>
      /* URI contains parameters. NULL-terminate the base URI */
      *params = '\0';
 8011f32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011f34:	2200      	movs	r2, #0
 8011f36:	701a      	strb	r2, [r3, #0]
      params++;
 8011f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011f3a:	3301      	adds	r3, #1
 8011f3c:	637b      	str	r3, [r7, #52]	; 0x34
    }
#endif /* LWIP_HTTPD_CGI */

    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Opening %s\n", uri));

    err = fs_open(&hs->file_handle, uri);
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	68ba      	ldr	r2, [r7, #8]
 8011f42:	4611      	mov	r1, r2
 8011f44:	4618      	mov	r0, r3
 8011f46:	f7ff fc2f 	bl	80117a8 <fs_open>
 8011f4a:	4603      	mov	r3, r0
 8011f4c:	75fb      	strb	r3, [r7, #23]
    if (err == ERR_OK) {
 8011f4e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011f52:	2b00      	cmp	r3, #0
 8011f54:	d102      	bne.n	8011f5c <http_find_file+0x144>
      file = &hs->file_handle;
 8011f56:	68fb      	ldr	r3, [r7, #12]
 8011f58:	63bb      	str	r3, [r7, #56]	; 0x38
 8011f5a:	e006      	b.n	8011f6a <http_find_file+0x152>
    } else {
      file = http_get_404_file(hs, &uri);
 8011f5c:	f107 0308 	add.w	r3, r7, #8
 8011f60:	4619      	mov	r1, r3
 8011f62:	68f8      	ldr	r0, [r7, #12]
 8011f64:	f7ff fe2a 	bl	8011bbc <http_get_404_file>
 8011f68:	63b8      	str	r0, [r7, #56]	; 0x38
#endif /* LWIP_HTTPD_SSI_BY_FILE_EXTENSION */
      }
    }
#endif /* LWIP_HTTPD_SSI */
  }
  if (file == NULL) {
 8011f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d106      	bne.n	8011f7e <http_find_file+0x166>
    /* None of the default filenames exist so send back a 404 page */
    file = http_get_404_file(hs, &uri);
 8011f70:	f107 0308 	add.w	r3, r7, #8
 8011f74:	4619      	mov	r1, r3
 8011f76:	68f8      	ldr	r0, [r7, #12]
 8011f78:	f7ff fe20 	bl	8011bbc <http_get_404_file>
 8011f7c:	63b8      	str	r0, [r7, #56]	; 0x38
  }
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 8011f7e:	68ba      	ldr	r2, [r7, #8]
 8011f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011f82:	9301      	str	r3, [sp, #4]
 8011f84:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8011f88:	9300      	str	r3, [sp, #0]
 8011f8a:	4613      	mov	r3, r2
 8011f8c:	687a      	ldr	r2, [r7, #4]
 8011f8e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8011f90:	68f8      	ldr	r0, [r7, #12]
 8011f92:	f000 f809 	bl	8011fa8 <http_init_file>
 8011f96:	4603      	mov	r3, r0
}
 8011f98:	4618      	mov	r0, r3
 8011f9a:	3740      	adds	r7, #64	; 0x40
 8011f9c:	46bd      	mov	sp, r7
 8011f9e:	bd80      	pop	{r7, pc}
 8011fa0:	2000449c 	.word	0x2000449c
 8011fa4:	080317d4 	.word	0x080317d4

08011fa8 <http_init_file>:
 *         another err_t otherwise
 */
static err_t
http_init_file(struct http_state *hs, struct fs_file *file, int is_09, const char *uri,
               u8_t tag_check, char *params)
{
 8011fa8:	b580      	push	{r7, lr}
 8011faa:	b086      	sub	sp, #24
 8011fac:	af00      	add	r7, sp, #0
 8011fae:	60f8      	str	r0, [r7, #12]
 8011fb0:	60b9      	str	r1, [r7, #8]
 8011fb2:	607a      	str	r2, [r7, #4]
 8011fb4:	603b      	str	r3, [r7, #0]
#if !LWIP_HTTPD_SUPPORT_V09
  LWIP_UNUSED_ARG(is_09);
#endif
  if (file != NULL) {
 8011fb6:	68bb      	ldr	r3, [r7, #8]
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d05d      	beq.n	8012078 <http_init_file+0xd0>
    /* file opened, initialise struct http_state */
#if !LWIP_HTTPD_DYNAMIC_FILE_READ
    /* If dynamic read is disabled, file data must be in one piece and available now */
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 8011fbc:	68bb      	ldr	r3, [r7, #8]
 8011fbe:	681b      	ldr	r3, [r3, #0]
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	d106      	bne.n	8011fd2 <http_init_file+0x2a>
 8011fc4:	4b35      	ldr	r3, [pc, #212]	; (801209c <http_init_file+0xf4>)
 8011fc6:	f640 120b 	movw	r2, #2315	; 0x90b
 8011fca:	4935      	ldr	r1, [pc, #212]	; (80120a0 <http_init_file+0xf8>)
 8011fcc:	4835      	ldr	r0, [pc, #212]	; (80120a4 <http_init_file+0xfc>)
 8011fce:	f00b f839 	bl	801d044 <iprintf>
      }
    }
#else /* LWIP_HTTPD_SSI */
    LWIP_UNUSED_ARG(tag_check);
#endif /* LWIP_HTTPD_SSI */
    hs->handle = file;
 8011fd2:	68fb      	ldr	r3, [r7, #12]
 8011fd4:	68ba      	ldr	r2, [r7, #8]
 8011fd6:	615a      	str	r2, [r3, #20]
                       );
    }
#else /* LWIP_HTTPD_CGI_SSI */
    LWIP_UNUSED_ARG(params);
#endif /* LWIP_HTTPD_CGI_SSI */
    hs->file = file->data;
 8011fd8:	68bb      	ldr	r3, [r7, #8]
 8011fda:	681a      	ldr	r2, [r3, #0]
 8011fdc:	68fb      	ldr	r3, [r7, #12]
 8011fde:	619a      	str	r2, [r3, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 8011fe0:	68bb      	ldr	r3, [r7, #8]
 8011fe2:	685b      	ldr	r3, [r3, #4]
 8011fe4:	2b00      	cmp	r3, #0
 8011fe6:	da06      	bge.n	8011ff6 <http_init_file+0x4e>
 8011fe8:	4b2c      	ldr	r3, [pc, #176]	; (801209c <http_init_file+0xf4>)
 8011fea:	f640 1234 	movw	r2, #2356	; 0x934
 8011fee:	492e      	ldr	r1, [pc, #184]	; (80120a8 <http_init_file+0x100>)
 8011ff0:	482c      	ldr	r0, [pc, #176]	; (80120a4 <http_init_file+0xfc>)
 8011ff2:	f00b f827 	bl	801d044 <iprintf>
      /* custom file, need to read data first (via fs_read_custom) */
      hs->left = 0;
    } else
#endif /* LWIP_HTTPD_CUSTOM_FILES */
    {
      hs->left = (u32_t)file->len;
 8011ff6:	68bb      	ldr	r3, [r7, #8]
 8011ff8:	685b      	ldr	r3, [r3, #4]
 8011ffa:	461a      	mov	r2, r3
 8011ffc:	68fb      	ldr	r3, [r7, #12]
 8011ffe:	625a      	str	r2, [r3, #36]	; 0x24
    }
    hs->retries = 0;
 8012000:	68fb      	ldr	r3, [r7, #12]
 8012002:	2200      	movs	r2, #0
 8012004:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
#if LWIP_HTTPD_TIMING
    hs->time_started = sys_now();
#endif /* LWIP_HTTPD_TIMING */
#if !LWIP_HTTPD_DYNAMIC_HEADERS
    LWIP_ASSERT("HTTP headers not included in file system",
 8012008:	68fb      	ldr	r3, [r7, #12]
 801200a:	695b      	ldr	r3, [r3, #20]
 801200c:	7c1b      	ldrb	r3, [r3, #16]
 801200e:	f003 0301 	and.w	r3, r3, #1
 8012012:	2b00      	cmp	r3, #0
 8012014:	d106      	bne.n	8012024 <http_init_file+0x7c>
 8012016:	4b21      	ldr	r3, [pc, #132]	; (801209c <http_init_file+0xf4>)
 8012018:	f640 1244 	movw	r2, #2372	; 0x944
 801201c:	4923      	ldr	r1, [pc, #140]	; (80120ac <http_init_file+0x104>)
 801201e:	4821      	ldr	r0, [pc, #132]	; (80120a4 <http_init_file+0xfc>)
 8012020:	f00b f810 	bl	801d044 <iprintf>
                (hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0);
#endif /* !LWIP_HTTPD_DYNAMIC_HEADERS */
#if LWIP_HTTPD_SUPPORT_V09
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 8012024:	687b      	ldr	r3, [r7, #4]
 8012026:	2b00      	cmp	r3, #0
 8012028:	d033      	beq.n	8012092 <http_init_file+0xea>
 801202a:	68fb      	ldr	r3, [r7, #12]
 801202c:	695b      	ldr	r3, [r3, #20]
 801202e:	7c1b      	ldrb	r3, [r3, #16]
 8012030:	f003 0301 	and.w	r3, r3, #1
 8012034:	2b00      	cmp	r3, #0
 8012036:	d02c      	beq.n	8012092 <http_init_file+0xea>
      /* HTTP/0.9 responses are sent without HTTP header,
         search for the end of the header. */
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 8012038:	68fb      	ldr	r3, [r7, #12]
 801203a:	6998      	ldr	r0, [r3, #24]
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012040:	461a      	mov	r2, r3
 8012042:	491b      	ldr	r1, [pc, #108]	; (80120b0 <http_init_file+0x108>)
 8012044:	f000 f9f8 	bl	8012438 <lwip_strnstr>
 8012048:	6178      	str	r0, [r7, #20]
      if (file_start != NULL) {
 801204a:	697b      	ldr	r3, [r7, #20]
 801204c:	2b00      	cmp	r3, #0
 801204e:	d020      	beq.n	8012092 <http_init_file+0xea>
        int diff = file_start + 4 - hs->file;
 8012050:	697b      	ldr	r3, [r7, #20]
 8012052:	3304      	adds	r3, #4
 8012054:	461a      	mov	r2, r3
 8012056:	68fb      	ldr	r3, [r7, #12]
 8012058:	699b      	ldr	r3, [r3, #24]
 801205a:	1ad3      	subs	r3, r2, r3
 801205c:	613b      	str	r3, [r7, #16]
        hs->file += diff;
 801205e:	68fb      	ldr	r3, [r7, #12]
 8012060:	699a      	ldr	r2, [r3, #24]
 8012062:	693b      	ldr	r3, [r7, #16]
 8012064:	441a      	add	r2, r3
 8012066:	68fb      	ldr	r3, [r7, #12]
 8012068:	619a      	str	r2, [r3, #24]
        hs->left -= (u32_t)diff;
 801206a:	68fb      	ldr	r3, [r7, #12]
 801206c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801206e:	693b      	ldr	r3, [r7, #16]
 8012070:	1ad2      	subs	r2, r2, r3
 8012072:	68fb      	ldr	r3, [r7, #12]
 8012074:	625a      	str	r2, [r3, #36]	; 0x24
 8012076:	e00c      	b.n	8012092 <http_init_file+0xea>
      }
    }
#endif /* LWIP_HTTPD_SUPPORT_V09*/
  } else {
    hs->handle = NULL;
 8012078:	68fb      	ldr	r3, [r7, #12]
 801207a:	2200      	movs	r2, #0
 801207c:	615a      	str	r2, [r3, #20]
    hs->file = NULL;
 801207e:	68fb      	ldr	r3, [r7, #12]
 8012080:	2200      	movs	r2, #0
 8012082:	619a      	str	r2, [r3, #24]
    hs->left = 0;
 8012084:	68fb      	ldr	r3, [r7, #12]
 8012086:	2200      	movs	r2, #0
 8012088:	625a      	str	r2, [r3, #36]	; 0x24
    hs->retries = 0;
 801208a:	68fb      	ldr	r3, [r7, #12]
 801208c:	2200      	movs	r2, #0
 801208e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        hs->keepalive = 0;
      }
    }
  }
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
  return ERR_OK;
 8012092:	2300      	movs	r3, #0
}
 8012094:	4618      	mov	r0, r3
 8012096:	3718      	adds	r7, #24
 8012098:	46bd      	mov	sp, r7
 801209a:	bd80      	pop	{r7, pc}
 801209c:	0801e11c 	.word	0x0801e11c
 80120a0:	0801e218 	.word	0x0801e218
 80120a4:	0801e164 	.word	0x0801e164
 80120a8:	0801e22c 	.word	0x0801e22c
 80120ac:	0801e24c 	.word	0x0801e24c
 80120b0:	0801e210 	.word	0x0801e210

080120b4 <http_err>:
 * The pcb had an error and is already deallocated.
 * The argument might still be valid (if != NULL).
 */
static void
http_err(void *arg, err_t err)
{
 80120b4:	b580      	push	{r7, lr}
 80120b6:	b084      	sub	sp, #16
 80120b8:	af00      	add	r7, sp, #0
 80120ba:	6078      	str	r0, [r7, #4]
 80120bc:	460b      	mov	r3, r1
 80120be:	70fb      	strb	r3, [r7, #3]
  struct http_state *hs = (struct http_state *)arg;
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	60fb      	str	r3, [r7, #12]
  LWIP_UNUSED_ARG(err);

  LWIP_DEBUGF(HTTPD_DEBUG, ("http_err: %s", lwip_strerr(err)));

  if (hs != NULL) {
 80120c4:	68fb      	ldr	r3, [r7, #12]
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d002      	beq.n	80120d0 <http_err+0x1c>
    http_state_free(hs);
 80120ca:	68f8      	ldr	r0, [r7, #12]
 80120cc:	f7ff fc02 	bl	80118d4 <http_state_free>
  }
}
 80120d0:	bf00      	nop
 80120d2:	3710      	adds	r7, #16
 80120d4:	46bd      	mov	sp, r7
 80120d6:	bd80      	pop	{r7, pc}

080120d8 <http_sent>:
 * Data has been sent and acknowledged by the remote host.
 * This means that more data can be sent.
 */
static err_t
http_sent(void *arg, struct altcp_pcb *pcb, u16_t len)
{
 80120d8:	b580      	push	{r7, lr}
 80120da:	b086      	sub	sp, #24
 80120dc:	af00      	add	r7, sp, #0
 80120de:	60f8      	str	r0, [r7, #12]
 80120e0:	60b9      	str	r1, [r7, #8]
 80120e2:	4613      	mov	r3, r2
 80120e4:	80fb      	strh	r3, [r7, #6]
  struct http_state *hs = (struct http_state *)arg;
 80120e6:	68fb      	ldr	r3, [r7, #12]
 80120e8:	617b      	str	r3, [r7, #20]

  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_sent %p\n", (void *)pcb));

  LWIP_UNUSED_ARG(len);

  if (hs == NULL) {
 80120ea:	697b      	ldr	r3, [r7, #20]
 80120ec:	2b00      	cmp	r3, #0
 80120ee:	d101      	bne.n	80120f4 <http_sent+0x1c>
    return ERR_OK;
 80120f0:	2300      	movs	r3, #0
 80120f2:	e008      	b.n	8012106 <http_sent+0x2e>
  }

  hs->retries = 0;
 80120f4:	697b      	ldr	r3, [r7, #20]
 80120f6:	2200      	movs	r2, #0
 80120f8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  http_send(pcb, hs);
 80120fc:	6979      	ldr	r1, [r7, #20]
 80120fe:	68b8      	ldr	r0, [r7, #8]
 8012100:	f7ff fd25 	bl	8011b4e <http_send>

  return ERR_OK;
 8012104:	2300      	movs	r3, #0
}
 8012106:	4618      	mov	r0, r3
 8012108:	3718      	adds	r7, #24
 801210a:	46bd      	mov	sp, r7
 801210c:	bd80      	pop	{r7, pc}

0801210e <http_poll>:
 *
 * This could be increased, but we don't want to waste resources for bad connections.
 */
static err_t
http_poll(void *arg, struct altcp_pcb *pcb)
{
 801210e:	b580      	push	{r7, lr}
 8012110:	b084      	sub	sp, #16
 8012112:	af00      	add	r7, sp, #0
 8012114:	6078      	str	r0, [r7, #4]
 8012116:	6039      	str	r1, [r7, #0]
  struct http_state *hs = (struct http_state *)arg;
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_poll: pcb=%p hs=%p pcb_state=%s\n",
              (void *)pcb, (void *)hs, tcp_debug_state_str(altcp_dbg_get_tcp_state(pcb))));

  if (hs == NULL) {
 801211c:	68fb      	ldr	r3, [r7, #12]
 801211e:	2b00      	cmp	r3, #0
 8012120:	d107      	bne.n	8012132 <http_poll+0x24>
    err_t closed;
    /* arg is null, close. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("http_poll: arg is NULL, close\n"));
    closed = http_close_conn(pcb, NULL);
 8012122:	2100      	movs	r1, #0
 8012124:	6838      	ldr	r0, [r7, #0]
 8012126:	f7ff fc91 	bl	8011a4c <http_close_conn>
 801212a:	4603      	mov	r3, r0
 801212c:	72fb      	strb	r3, [r7, #11]
    if (closed == ERR_MEM) {
      altcp_abort(pcb);
      return ERR_ABRT;
    }
#endif /* LWIP_HTTPD_ABORT_ON_CLOSE_MEM_ERROR */
    return ERR_OK;
 801212e:	2300      	movs	r3, #0
 8012130:	e021      	b.n	8012176 <http_poll+0x68>
  } else {
    hs->retries++;
 8012132:	68fb      	ldr	r3, [r7, #12]
 8012134:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012138:	3301      	adds	r3, #1
 801213a:	b2da      	uxtb	r2, r3
 801213c:	68fb      	ldr	r3, [r7, #12]
 801213e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 8012142:	68fb      	ldr	r3, [r7, #12]
 8012144:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012148:	2b04      	cmp	r3, #4
 801214a:	d105      	bne.n	8012158 <http_poll+0x4a>
      LWIP_DEBUGF(HTTPD_DEBUG, ("http_poll: too many retries, close\n"));
      http_close_conn(pcb, hs);
 801214c:	68f9      	ldr	r1, [r7, #12]
 801214e:	6838      	ldr	r0, [r7, #0]
 8012150:	f7ff fc7c 	bl	8011a4c <http_close_conn>
      return ERR_OK;
 8012154:	2300      	movs	r3, #0
 8012156:	e00e      	b.n	8012176 <http_poll+0x68>
    }

    /* If this connection has a file open, try to send some more data. If
     * it has not yet received a GET request, don't do this since it will
     * cause the connection to close immediately. */
    if (hs->handle) {
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	695b      	ldr	r3, [r3, #20]
 801215c:	2b00      	cmp	r3, #0
 801215e:	d009      	beq.n	8012174 <http_poll+0x66>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_poll: try to send more data\n"));
      if (http_send(pcb, hs)) {
 8012160:	68f9      	ldr	r1, [r7, #12]
 8012162:	6838      	ldr	r0, [r7, #0]
 8012164:	f7ff fcf3 	bl	8011b4e <http_send>
 8012168:	4603      	mov	r3, r0
 801216a:	2b00      	cmp	r3, #0
 801216c:	d002      	beq.n	8012174 <http_poll+0x66>
        /* If we wrote anything to be sent, go ahead and send it now. */
        LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("tcp_output\n"));
        altcp_output(pcb);
 801216e:	6838      	ldr	r0, [r7, #0]
 8012170:	f007 f898 	bl	80192a4 <tcp_output>
      }
    }
  }

  return ERR_OK;
 8012174:	2300      	movs	r3, #0
}
 8012176:	4618      	mov	r0, r3
 8012178:	3710      	adds	r7, #16
 801217a:	46bd      	mov	sp, r7
 801217c:	bd80      	pop	{r7, pc}
	...

08012180 <http_recv>:
 * Data has been received on this pcb.
 * For HTTP 1.0, this should normally only happen once (if the request fits in one packet).
 */
static err_t
http_recv(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8012180:	b580      	push	{r7, lr}
 8012182:	b086      	sub	sp, #24
 8012184:	af00      	add	r7, sp, #0
 8012186:	60f8      	str	r0, [r7, #12]
 8012188:	60b9      	str	r1, [r7, #8]
 801218a:	607a      	str	r2, [r7, #4]
 801218c:	70fb      	strb	r3, [r7, #3]
  struct http_state *hs = (struct http_state *)arg;
 801218e:	68fb      	ldr	r3, [r7, #12]
 8012190:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_recv: pcb=%p pbuf=%p err=%s\n", (void *)pcb,
              (void *)p, lwip_strerr(err)));

  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 8012192:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8012196:	2b00      	cmp	r3, #0
 8012198:	d105      	bne.n	80121a6 <http_recv+0x26>
 801219a:	687b      	ldr	r3, [r7, #4]
 801219c:	2b00      	cmp	r3, #0
 801219e:	d002      	beq.n	80121a6 <http_recv+0x26>
 80121a0:	697b      	ldr	r3, [r7, #20]
 80121a2:	2b00      	cmp	r3, #0
 80121a4:	d111      	bne.n	80121ca <http_recv+0x4a>
    /* error or closed by other side? */
    if (p != NULL) {
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d008      	beq.n	80121be <http_recv+0x3e>
      /* Inform TCP that we have taken the data. */
      altcp_recved(pcb, p->tot_len);
 80121ac:	687b      	ldr	r3, [r7, #4]
 80121ae:	891b      	ldrh	r3, [r3, #8]
 80121b0:	4619      	mov	r1, r3
 80121b2:	68b8      	ldr	r0, [r7, #8]
 80121b4:	f002 fc66 	bl	8014a84 <tcp_recved>
      pbuf_free(p);
 80121b8:	6878      	ldr	r0, [r7, #4]
 80121ba:	f001 fced 	bl	8013b98 <pbuf_free>
    }
    if (hs == NULL) {
      /* this should not happen, only to be robust */
      LWIP_DEBUGF(HTTPD_DEBUG, ("Error, http_recv: hs is NULL, close\n"));
    }
    http_close_conn(pcb, hs);
 80121be:	6979      	ldr	r1, [r7, #20]
 80121c0:	68b8      	ldr	r0, [r7, #8]
 80121c2:	f7ff fc43 	bl	8011a4c <http_close_conn>
    return ERR_OK;
 80121c6:	2300      	movs	r3, #0
 80121c8:	e055      	b.n	8012276 <http_recv+0xf6>
    hs->unrecved_bytes += p->tot_len;
  } else
#endif /* LWIP_HTTPD_SUPPORT_POST && LWIP_HTTPD_POST_MANUAL_WND */
  {
    /* Inform TCP that we have taken the data. */
    altcp_recved(pcb, p->tot_len);
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	891b      	ldrh	r3, [r3, #8]
 80121ce:	4619      	mov	r1, r3
 80121d0:	68b8      	ldr	r0, [r7, #8]
 80121d2:	f002 fc57 	bl	8014a84 <tcp_recved>
    }
    return ERR_OK;
  } else
#endif /* LWIP_HTTPD_SUPPORT_POST */
  {
    if (hs->handle == NULL) {
 80121d6:	697b      	ldr	r3, [r7, #20]
 80121d8:	695b      	ldr	r3, [r3, #20]
 80121da:	2b00      	cmp	r3, #0
 80121dc:	d147      	bne.n	801226e <http_recv+0xee>
      err_t parsed = http_parse_request(p, hs, pcb);
 80121de:	68ba      	ldr	r2, [r7, #8]
 80121e0:	6979      	ldr	r1, [r7, #20]
 80121e2:	6878      	ldr	r0, [r7, #4]
 80121e4:	f7ff fd30 	bl	8011c48 <http_parse_request>
 80121e8:	4603      	mov	r3, r0
 80121ea:	74fb      	strb	r3, [r7, #19]
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 80121ec:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d015      	beq.n	8012220 <http_recv+0xa0>
 80121f4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80121f8:	f113 0f05 	cmn.w	r3, #5
 80121fc:	d010      	beq.n	8012220 <http_recv+0xa0>
 80121fe:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012202:	f113 0f10 	cmn.w	r3, #16
 8012206:	d00b      	beq.n	8012220 <http_recv+0xa0>
 8012208:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801220c:	f113 0f08 	cmn.w	r3, #8
 8012210:	d006      	beq.n	8012220 <http_recv+0xa0>
 8012212:	4b1b      	ldr	r3, [pc, #108]	; (8012280 <http_recv+0x100>)
 8012214:	f640 2205 	movw	r2, #2565	; 0xa05
 8012218:	491a      	ldr	r1, [pc, #104]	; (8012284 <http_recv+0x104>)
 801221a:	481b      	ldr	r0, [pc, #108]	; (8012288 <http_recv+0x108>)
 801221c:	f00a ff12 	bl	801d044 <iprintf>
                  || parsed == ERR_INPROGRESS || parsed == ERR_ARG || parsed == ERR_USE);
#if LWIP_HTTPD_SUPPORT_REQUESTLIST
      if (parsed != ERR_INPROGRESS) {
 8012220:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012224:	f113 0f05 	cmn.w	r3, #5
 8012228:	d00b      	beq.n	8012242 <http_recv+0xc2>
        /* request fully parsed or error */
        if (hs->req != NULL) {
 801222a:	697b      	ldr	r3, [r7, #20]
 801222c:	6a1b      	ldr	r3, [r3, #32]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d007      	beq.n	8012242 <http_recv+0xc2>
          pbuf_free(hs->req);
 8012232:	697b      	ldr	r3, [r7, #20]
 8012234:	6a1b      	ldr	r3, [r3, #32]
 8012236:	4618      	mov	r0, r3
 8012238:	f001 fcae 	bl	8013b98 <pbuf_free>
          hs->req = NULL;
 801223c:	697b      	ldr	r3, [r7, #20]
 801223e:	2200      	movs	r2, #0
 8012240:	621a      	str	r2, [r3, #32]
        }
      }
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
      pbuf_free(p);
 8012242:	6878      	ldr	r0, [r7, #4]
 8012244:	f001 fca8 	bl	8013b98 <pbuf_free>
      if (parsed == ERR_OK) {
 8012248:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801224c:	2b00      	cmp	r3, #0
 801224e:	d104      	bne.n	801225a <http_recv+0xda>
#if LWIP_HTTPD_SUPPORT_POST
        if (hs->post_content_len_left == 0)
#endif /* LWIP_HTTPD_SUPPORT_POST */
        {
          LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_recv: data %p len %"S32_F"\n", (const void *)hs->file, hs->left));
          http_send(pcb, hs);
 8012250:	6979      	ldr	r1, [r7, #20]
 8012252:	68b8      	ldr	r0, [r7, #8]
 8012254:	f7ff fc7b 	bl	8011b4e <http_send>
 8012258:	e00c      	b.n	8012274 <http_recv+0xf4>
        }
      } else if (parsed == ERR_ARG) {
 801225a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801225e:	f113 0f10 	cmn.w	r3, #16
 8012262:	d107      	bne.n	8012274 <http_recv+0xf4>
        /* @todo: close on ERR_USE? */
        http_close_conn(pcb, hs);
 8012264:	6979      	ldr	r1, [r7, #20]
 8012266:	68b8      	ldr	r0, [r7, #8]
 8012268:	f7ff fbf0 	bl	8011a4c <http_close_conn>
 801226c:	e002      	b.n	8012274 <http_recv+0xf4>
      }
    } else {
      LWIP_DEBUGF(HTTPD_DEBUG, ("http_recv: already sending data\n"));
      /* already sending but still receiving data, we might want to RST here? */
      pbuf_free(p);
 801226e:	6878      	ldr	r0, [r7, #4]
 8012270:	f001 fc92 	bl	8013b98 <pbuf_free>
    }
  }
  return ERR_OK;
 8012274:	2300      	movs	r3, #0
}
 8012276:	4618      	mov	r0, r3
 8012278:	3718      	adds	r7, #24
 801227a:	46bd      	mov	sp, r7
 801227c:	bd80      	pop	{r7, pc}
 801227e:	bf00      	nop
 8012280:	0801e11c 	.word	0x0801e11c
 8012284:	0801e278 	.word	0x0801e278
 8012288:	0801e164 	.word	0x0801e164

0801228c <http_accept>:
/**
 * A new incoming connection has been accepted.
 */
static err_t
http_accept(void *arg, struct altcp_pcb *pcb, err_t err)
{
 801228c:	b580      	push	{r7, lr}
 801228e:	b086      	sub	sp, #24
 8012290:	af00      	add	r7, sp, #0
 8012292:	60f8      	str	r0, [r7, #12]
 8012294:	60b9      	str	r1, [r7, #8]
 8012296:	4613      	mov	r3, r2
 8012298:	71fb      	strb	r3, [r7, #7]
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 801229a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801229e:	2b00      	cmp	r3, #0
 80122a0:	d102      	bne.n	80122a8 <http_accept+0x1c>
 80122a2:	68bb      	ldr	r3, [r7, #8]
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d102      	bne.n	80122ae <http_accept+0x22>
    return ERR_VAL;
 80122a8:	f06f 0305 	mvn.w	r3, #5
 80122ac:	e025      	b.n	80122fa <http_accept+0x6e>
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 80122ae:	2101      	movs	r1, #1
 80122b0:	68b8      	ldr	r0, [r7, #8]
 80122b2:	f003 f8c7 	bl	8015444 <tcp_setprio>

  /* Allocate memory for the structure that holds the state of the
     connection - initialized by that function. */
  hs = http_state_alloc();
 80122b6:	f7ff fadb 	bl	8011870 <http_state_alloc>
 80122ba:	6178      	str	r0, [r7, #20]
  if (hs == NULL) {
 80122bc:	697b      	ldr	r3, [r7, #20]
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d102      	bne.n	80122c8 <http_accept+0x3c>
    LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept: Out of memory, RST\n"));
    return ERR_MEM;
 80122c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80122c6:	e018      	b.n	80122fa <http_accept+0x6e>
  }
  hs->pcb = pcb;
 80122c8:	697b      	ldr	r3, [r7, #20]
 80122ca:	68ba      	ldr	r2, [r7, #8]
 80122cc:	61da      	str	r2, [r3, #28]

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 80122ce:	6979      	ldr	r1, [r7, #20]
 80122d0:	68b8      	ldr	r0, [r7, #8]
 80122d2:	f003 fabf 	bl	8015854 <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 80122d6:	490b      	ldr	r1, [pc, #44]	; (8012304 <http_accept+0x78>)
 80122d8:	68b8      	ldr	r0, [r7, #8]
 80122da:	f003 facd 	bl	8015878 <tcp_recv>
  altcp_err(pcb, http_err);
 80122de:	490a      	ldr	r1, [pc, #40]	; (8012308 <http_accept+0x7c>)
 80122e0:	68b8      	ldr	r0, [r7, #8]
 80122e2:	f003 fb0d 	bl	8015900 <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 80122e6:	2204      	movs	r2, #4
 80122e8:	4908      	ldr	r1, [pc, #32]	; (801230c <http_accept+0x80>)
 80122ea:	68b8      	ldr	r0, [r7, #8]
 80122ec:	f003 fb42 	bl	8015974 <tcp_poll>
  altcp_sent(pcb, http_sent);
 80122f0:	4907      	ldr	r1, [pc, #28]	; (8012310 <http_accept+0x84>)
 80122f2:	68b8      	ldr	r0, [r7, #8]
 80122f4:	f003 fae2 	bl	80158bc <tcp_sent>

  return ERR_OK;
 80122f8:	2300      	movs	r3, #0
}
 80122fa:	4618      	mov	r0, r3
 80122fc:	3718      	adds	r7, #24
 80122fe:	46bd      	mov	sp, r7
 8012300:	bd80      	pop	{r7, pc}
 8012302:	bf00      	nop
 8012304:	08012181 	.word	0x08012181
 8012308:	080120b5 	.word	0x080120b5
 801230c:	0801210f 	.word	0x0801210f
 8012310:	080120d9 	.word	0x080120d9

08012314 <httpd_init_pcb>:

static void
httpd_init_pcb(struct altcp_pcb *pcb, u16_t port)
{
 8012314:	b580      	push	{r7, lr}
 8012316:	b084      	sub	sp, #16
 8012318:	af00      	add	r7, sp, #0
 801231a:	6078      	str	r0, [r7, #4]
 801231c:	460b      	mov	r3, r1
 801231e:	807b      	strh	r3, [r7, #2]
  err_t err;

  if (pcb) {
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	2b00      	cmp	r3, #0
 8012324:	d029      	beq.n	801237a <httpd_init_pcb+0x66>
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 8012326:	2101      	movs	r1, #1
 8012328:	6878      	ldr	r0, [r7, #4]
 801232a:	f003 f88b 	bl	8015444 <tcp_setprio>
    /* set SOF_REUSEADDR here to explicitly bind httpd to multiple interfaces */
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 801232e:	887b      	ldrh	r3, [r7, #2]
 8012330:	461a      	mov	r2, r3
 8012332:	4914      	ldr	r1, [pc, #80]	; (8012384 <httpd_init_pcb+0x70>)
 8012334:	6878      	ldr	r0, [r7, #4]
 8012336:	f002 f9d7 	bl	80146e8 <tcp_bind>
 801233a:	4603      	mov	r3, r0
 801233c:	73fb      	strb	r3, [r7, #15]
    LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 801233e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012342:	2b00      	cmp	r3, #0
 8012344:	d006      	beq.n	8012354 <httpd_init_pcb+0x40>
 8012346:	4b10      	ldr	r3, [pc, #64]	; (8012388 <httpd_init_pcb+0x74>)
 8012348:	f640 2257 	movw	r2, #2647	; 0xa57
 801234c:	490f      	ldr	r1, [pc, #60]	; (801238c <httpd_init_pcb+0x78>)
 801234e:	4810      	ldr	r0, [pc, #64]	; (8012390 <httpd_init_pcb+0x7c>)
 8012350:	f00a fe78 	bl	801d044 <iprintf>
    pcb = altcp_listen(pcb);
 8012354:	21ff      	movs	r1, #255	; 0xff
 8012356:	6878      	ldr	r0, [r7, #4]
 8012358:	f002 fa7e 	bl	8014858 <tcp_listen_with_backlog>
 801235c:	6078      	str	r0, [r7, #4]
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 801235e:	687b      	ldr	r3, [r7, #4]
 8012360:	2b00      	cmp	r3, #0
 8012362:	d106      	bne.n	8012372 <httpd_init_pcb+0x5e>
 8012364:	4b08      	ldr	r3, [pc, #32]	; (8012388 <httpd_init_pcb+0x74>)
 8012366:	f640 2259 	movw	r2, #2649	; 0xa59
 801236a:	490a      	ldr	r1, [pc, #40]	; (8012394 <httpd_init_pcb+0x80>)
 801236c:	4808      	ldr	r0, [pc, #32]	; (8012390 <httpd_init_pcb+0x7c>)
 801236e:	f00a fe69 	bl	801d044 <iprintf>
    altcp_accept(pcb, http_accept);
 8012372:	4909      	ldr	r1, [pc, #36]	; (8012398 <httpd_init_pcb+0x84>)
 8012374:	6878      	ldr	r0, [r7, #4]
 8012376:	f003 fae5 	bl	8015944 <tcp_accept>
  }
}
 801237a:	bf00      	nop
 801237c:	3710      	adds	r7, #16
 801237e:	46bd      	mov	sp, r7
 8012380:	bd80      	pop	{r7, pc}
 8012382:	bf00      	nop
 8012384:	0803190c 	.word	0x0803190c
 8012388:	0801e11c 	.word	0x0801e11c
 801238c:	0801e2a4 	.word	0x0801e2a4
 8012390:	0801e164 	.word	0x0801e164
 8012394:	0801e2c0 	.word	0x0801e2c0
 8012398:	0801228d 	.word	0x0801228d

0801239c <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 801239c:	b580      	push	{r7, lr}
 801239e:	b082      	sub	sp, #8
 80123a0:	af00      	add	r7, sp, #0
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 80123a2:	202e      	movs	r0, #46	; 0x2e
 80123a4:	f003 fa48 	bl	8015838 <tcp_new_ip_type>
 80123a8:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	2b00      	cmp	r3, #0
 80123ae:	d106      	bne.n	80123be <httpd_init+0x22>
 80123b0:	4b07      	ldr	r3, [pc, #28]	; (80123d0 <httpd_init+0x34>)
 80123b2:	f640 2272 	movw	r2, #2674	; 0xa72
 80123b6:	4907      	ldr	r1, [pc, #28]	; (80123d4 <httpd_init+0x38>)
 80123b8:	4807      	ldr	r0, [pc, #28]	; (80123d8 <httpd_init+0x3c>)
 80123ba:	f00a fe43 	bl	801d044 <iprintf>
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
 80123be:	2150      	movs	r1, #80	; 0x50
 80123c0:	6878      	ldr	r0, [r7, #4]
 80123c2:	f7ff ffa7 	bl	8012314 <httpd_init_pcb>
}
 80123c6:	bf00      	nop
 80123c8:	3708      	adds	r7, #8
 80123ca:	46bd      	mov	sp, r7
 80123cc:	bd80      	pop	{r7, pc}
 80123ce:	bf00      	nop
 80123d0:	0801e11c 	.word	0x0801e11c
 80123d4:	0801e2e0 	.word	0x0801e2e0
 80123d8:	0801e164 	.word	0x0801e164

080123dc <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80123dc:	b480      	push	{r7}
 80123de:	b083      	sub	sp, #12
 80123e0:	af00      	add	r7, sp, #0
 80123e2:	4603      	mov	r3, r0
 80123e4:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 80123e6:	88fb      	ldrh	r3, [r7, #6]
 80123e8:	021b      	lsls	r3, r3, #8
 80123ea:	b21a      	sxth	r2, r3
 80123ec:	88fb      	ldrh	r3, [r7, #6]
 80123ee:	0a1b      	lsrs	r3, r3, #8
 80123f0:	b29b      	uxth	r3, r3
 80123f2:	b21b      	sxth	r3, r3
 80123f4:	4313      	orrs	r3, r2
 80123f6:	b21b      	sxth	r3, r3
 80123f8:	b29b      	uxth	r3, r3
}
 80123fa:	4618      	mov	r0, r3
 80123fc:	370c      	adds	r7, #12
 80123fe:	46bd      	mov	sp, r7
 8012400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012404:	4770      	bx	lr

08012406 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8012406:	b480      	push	{r7}
 8012408:	b083      	sub	sp, #12
 801240a:	af00      	add	r7, sp, #0
 801240c:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	061a      	lsls	r2, r3, #24
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	021b      	lsls	r3, r3, #8
 8012416:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 801241a:	431a      	orrs	r2, r3
 801241c:	687b      	ldr	r3, [r7, #4]
 801241e:	0a1b      	lsrs	r3, r3, #8
 8012420:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8012424:	431a      	orrs	r2, r3
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	0e1b      	lsrs	r3, r3, #24
 801242a:	4313      	orrs	r3, r2
}
 801242c:	4618      	mov	r0, r3
 801242e:	370c      	adds	r7, #12
 8012430:	46bd      	mov	sp, r7
 8012432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012436:	4770      	bx	lr

08012438 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 8012438:	b580      	push	{r7, lr}
 801243a:	b086      	sub	sp, #24
 801243c:	af00      	add	r7, sp, #0
 801243e:	60f8      	str	r0, [r7, #12]
 8012440:	60b9      	str	r1, [r7, #8]
 8012442:	607a      	str	r2, [r7, #4]
  const char *p;
  size_t tokenlen = strlen(token);
 8012444:	68b8      	ldr	r0, [r7, #8]
 8012446:	f7f5 ff05 	bl	8008254 <strlen>
 801244a:	6138      	str	r0, [r7, #16]
  if (tokenlen == 0) {
 801244c:	693b      	ldr	r3, [r7, #16]
 801244e:	2b00      	cmp	r3, #0
 8012450:	d101      	bne.n	8012456 <lwip_strnstr+0x1e>
    return LWIP_CONST_CAST(char *, buffer);
 8012452:	68fb      	ldr	r3, [r7, #12]
 8012454:	e022      	b.n	801249c <lwip_strnstr+0x64>
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 8012456:	68fb      	ldr	r3, [r7, #12]
 8012458:	617b      	str	r3, [r7, #20]
 801245a:	e012      	b.n	8012482 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 801245c:	697b      	ldr	r3, [r7, #20]
 801245e:	781a      	ldrb	r2, [r3, #0]
 8012460:	68bb      	ldr	r3, [r7, #8]
 8012462:	781b      	ldrb	r3, [r3, #0]
 8012464:	429a      	cmp	r2, r3
 8012466:	d109      	bne.n	801247c <lwip_strnstr+0x44>
 8012468:	693a      	ldr	r2, [r7, #16]
 801246a:	68b9      	ldr	r1, [r7, #8]
 801246c:	6978      	ldr	r0, [r7, #20]
 801246e:	f00a fe42 	bl	801d0f6 <strncmp>
 8012472:	4603      	mov	r3, r0
 8012474:	2b00      	cmp	r3, #0
 8012476:	d101      	bne.n	801247c <lwip_strnstr+0x44>
      return LWIP_CONST_CAST(char *, p);
 8012478:	697b      	ldr	r3, [r7, #20]
 801247a:	e00f      	b.n	801249c <lwip_strnstr+0x64>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 801247c:	697b      	ldr	r3, [r7, #20]
 801247e:	3301      	adds	r3, #1
 8012480:	617b      	str	r3, [r7, #20]
 8012482:	697b      	ldr	r3, [r7, #20]
 8012484:	781b      	ldrb	r3, [r3, #0]
 8012486:	2b00      	cmp	r3, #0
 8012488:	d007      	beq.n	801249a <lwip_strnstr+0x62>
 801248a:	697a      	ldr	r2, [r7, #20]
 801248c:	693b      	ldr	r3, [r7, #16]
 801248e:	441a      	add	r2, r3
 8012490:	68f9      	ldr	r1, [r7, #12]
 8012492:	687b      	ldr	r3, [r7, #4]
 8012494:	440b      	add	r3, r1
 8012496:	429a      	cmp	r2, r3
 8012498:	d9e0      	bls.n	801245c <lwip_strnstr+0x24>
    }
  }
  return NULL;
 801249a:	2300      	movs	r3, #0
}
 801249c:	4618      	mov	r0, r3
 801249e:	3718      	adds	r7, #24
 80124a0:	46bd      	mov	sp, r7
 80124a2:	bd80      	pop	{r7, pc}

080124a4 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 80124a4:	b580      	push	{r7, lr}
 80124a6:	b082      	sub	sp, #8
 80124a8:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 80124aa:	2300      	movs	r3, #0
 80124ac:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 80124ae:	f00a fcf9 	bl	801cea4 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 80124b2:	f000 f8d5 	bl	8012660 <mem_init>
  memp_init();
 80124b6:	f000 fc31 	bl	8012d1c <memp_init>
  pbuf_init();
  netif_init();
 80124ba:	f000 fcf7 	bl	8012eac <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 80124be:	f007 fff1 	bl	801a4a4 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 80124c2:	f001 fe13 	bl	80140ec <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 80124c6:	f007 ff35 	bl	801a334 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 80124ca:	bf00      	nop
 80124cc:	3708      	adds	r7, #8
 80124ce:	46bd      	mov	sp, r7
 80124d0:	bd80      	pop	{r7, pc}
	...

080124d4 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 80124d4:	b480      	push	{r7}
 80124d6:	b083      	sub	sp, #12
 80124d8:	af00      	add	r7, sp, #0
 80124da:	4603      	mov	r3, r0
 80124dc:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 80124de:	4b05      	ldr	r3, [pc, #20]	; (80124f4 <ptr_to_mem+0x20>)
 80124e0:	681a      	ldr	r2, [r3, #0]
 80124e2:	88fb      	ldrh	r3, [r7, #6]
 80124e4:	4413      	add	r3, r2
}
 80124e6:	4618      	mov	r0, r3
 80124e8:	370c      	adds	r7, #12
 80124ea:	46bd      	mov	sp, r7
 80124ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124f0:	4770      	bx	lr
 80124f2:	bf00      	nop
 80124f4:	200044dc 	.word	0x200044dc

080124f8 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 80124f8:	b480      	push	{r7}
 80124fa:	b083      	sub	sp, #12
 80124fc:	af00      	add	r7, sp, #0
 80124fe:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	4a05      	ldr	r2, [pc, #20]	; (8012518 <mem_to_ptr+0x20>)
 8012504:	6812      	ldr	r2, [r2, #0]
 8012506:	1a9b      	subs	r3, r3, r2
 8012508:	b29b      	uxth	r3, r3
}
 801250a:	4618      	mov	r0, r3
 801250c:	370c      	adds	r7, #12
 801250e:	46bd      	mov	sp, r7
 8012510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012514:	4770      	bx	lr
 8012516:	bf00      	nop
 8012518:	200044dc 	.word	0x200044dc

0801251c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 801251c:	b590      	push	{r4, r7, lr}
 801251e:	b085      	sub	sp, #20
 8012520:	af00      	add	r7, sp, #0
 8012522:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 8012524:	4b45      	ldr	r3, [pc, #276]	; (801263c <plug_holes+0x120>)
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	687a      	ldr	r2, [r7, #4]
 801252a:	429a      	cmp	r2, r3
 801252c:	d206      	bcs.n	801253c <plug_holes+0x20>
 801252e:	4b44      	ldr	r3, [pc, #272]	; (8012640 <plug_holes+0x124>)
 8012530:	f240 12df 	movw	r2, #479	; 0x1df
 8012534:	4943      	ldr	r1, [pc, #268]	; (8012644 <plug_holes+0x128>)
 8012536:	4844      	ldr	r0, [pc, #272]	; (8012648 <plug_holes+0x12c>)
 8012538:	f00a fd84 	bl	801d044 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801253c:	4b43      	ldr	r3, [pc, #268]	; (801264c <plug_holes+0x130>)
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	687a      	ldr	r2, [r7, #4]
 8012542:	429a      	cmp	r2, r3
 8012544:	d306      	bcc.n	8012554 <plug_holes+0x38>
 8012546:	4b3e      	ldr	r3, [pc, #248]	; (8012640 <plug_holes+0x124>)
 8012548:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801254c:	4940      	ldr	r1, [pc, #256]	; (8012650 <plug_holes+0x134>)
 801254e:	483e      	ldr	r0, [pc, #248]	; (8012648 <plug_holes+0x12c>)
 8012550:	f00a fd78 	bl	801d044 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	791b      	ldrb	r3, [r3, #4]
 8012558:	2b00      	cmp	r3, #0
 801255a:	d006      	beq.n	801256a <plug_holes+0x4e>
 801255c:	4b38      	ldr	r3, [pc, #224]	; (8012640 <plug_holes+0x124>)
 801255e:	f240 12e1 	movw	r2, #481	; 0x1e1
 8012562:	493c      	ldr	r1, [pc, #240]	; (8012654 <plug_holes+0x138>)
 8012564:	4838      	ldr	r0, [pc, #224]	; (8012648 <plug_holes+0x12c>)
 8012566:	f00a fd6d 	bl	801d044 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	881b      	ldrh	r3, [r3, #0]
 801256e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012572:	d906      	bls.n	8012582 <plug_holes+0x66>
 8012574:	4b32      	ldr	r3, [pc, #200]	; (8012640 <plug_holes+0x124>)
 8012576:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 801257a:	4937      	ldr	r1, [pc, #220]	; (8012658 <plug_holes+0x13c>)
 801257c:	4832      	ldr	r0, [pc, #200]	; (8012648 <plug_holes+0x12c>)
 801257e:	f00a fd61 	bl	801d044 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	881b      	ldrh	r3, [r3, #0]
 8012586:	4618      	mov	r0, r3
 8012588:	f7ff ffa4 	bl	80124d4 <ptr_to_mem>
 801258c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801258e:	687a      	ldr	r2, [r7, #4]
 8012590:	68fb      	ldr	r3, [r7, #12]
 8012592:	429a      	cmp	r2, r3
 8012594:	d024      	beq.n	80125e0 <plug_holes+0xc4>
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	791b      	ldrb	r3, [r3, #4]
 801259a:	2b00      	cmp	r3, #0
 801259c:	d120      	bne.n	80125e0 <plug_holes+0xc4>
 801259e:	4b2b      	ldr	r3, [pc, #172]	; (801264c <plug_holes+0x130>)
 80125a0:	681b      	ldr	r3, [r3, #0]
 80125a2:	68fa      	ldr	r2, [r7, #12]
 80125a4:	429a      	cmp	r2, r3
 80125a6:	d01b      	beq.n	80125e0 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 80125a8:	4b2c      	ldr	r3, [pc, #176]	; (801265c <plug_holes+0x140>)
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	68fa      	ldr	r2, [r7, #12]
 80125ae:	429a      	cmp	r2, r3
 80125b0:	d102      	bne.n	80125b8 <plug_holes+0x9c>
      lfree = mem;
 80125b2:	4a2a      	ldr	r2, [pc, #168]	; (801265c <plug_holes+0x140>)
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 80125b8:	68fb      	ldr	r3, [r7, #12]
 80125ba:	881a      	ldrh	r2, [r3, #0]
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 80125c0:	68fb      	ldr	r3, [r7, #12]
 80125c2:	881b      	ldrh	r3, [r3, #0]
 80125c4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80125c8:	d00a      	beq.n	80125e0 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 80125ca:	68fb      	ldr	r3, [r7, #12]
 80125cc:	881b      	ldrh	r3, [r3, #0]
 80125ce:	4618      	mov	r0, r3
 80125d0:	f7ff ff80 	bl	80124d4 <ptr_to_mem>
 80125d4:	4604      	mov	r4, r0
 80125d6:	6878      	ldr	r0, [r7, #4]
 80125d8:	f7ff ff8e 	bl	80124f8 <mem_to_ptr>
 80125dc:	4603      	mov	r3, r0
 80125de:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 80125e0:	687b      	ldr	r3, [r7, #4]
 80125e2:	885b      	ldrh	r3, [r3, #2]
 80125e4:	4618      	mov	r0, r3
 80125e6:	f7ff ff75 	bl	80124d4 <ptr_to_mem>
 80125ea:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80125ec:	68ba      	ldr	r2, [r7, #8]
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	429a      	cmp	r2, r3
 80125f2:	d01f      	beq.n	8012634 <plug_holes+0x118>
 80125f4:	68bb      	ldr	r3, [r7, #8]
 80125f6:	791b      	ldrb	r3, [r3, #4]
 80125f8:	2b00      	cmp	r3, #0
 80125fa:	d11b      	bne.n	8012634 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80125fc:	4b17      	ldr	r3, [pc, #92]	; (801265c <plug_holes+0x140>)
 80125fe:	681b      	ldr	r3, [r3, #0]
 8012600:	687a      	ldr	r2, [r7, #4]
 8012602:	429a      	cmp	r2, r3
 8012604:	d102      	bne.n	801260c <plug_holes+0xf0>
      lfree = pmem;
 8012606:	4a15      	ldr	r2, [pc, #84]	; (801265c <plug_holes+0x140>)
 8012608:	68bb      	ldr	r3, [r7, #8]
 801260a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	881a      	ldrh	r2, [r3, #0]
 8012610:	68bb      	ldr	r3, [r7, #8]
 8012612:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	881b      	ldrh	r3, [r3, #0]
 8012618:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 801261c:	d00a      	beq.n	8012634 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 801261e:	687b      	ldr	r3, [r7, #4]
 8012620:	881b      	ldrh	r3, [r3, #0]
 8012622:	4618      	mov	r0, r3
 8012624:	f7ff ff56 	bl	80124d4 <ptr_to_mem>
 8012628:	4604      	mov	r4, r0
 801262a:	68b8      	ldr	r0, [r7, #8]
 801262c:	f7ff ff64 	bl	80124f8 <mem_to_ptr>
 8012630:	4603      	mov	r3, r0
 8012632:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8012634:	bf00      	nop
 8012636:	3714      	adds	r7, #20
 8012638:	46bd      	mov	sp, r7
 801263a:	bd90      	pop	{r4, r7, pc}
 801263c:	200044dc 	.word	0x200044dc
 8012640:	0801e2fc 	.word	0x0801e2fc
 8012644:	0801e32c 	.word	0x0801e32c
 8012648:	0801e344 	.word	0x0801e344
 801264c:	200044e0 	.word	0x200044e0
 8012650:	0801e36c 	.word	0x0801e36c
 8012654:	0801e388 	.word	0x0801e388
 8012658:	0801e3a4 	.word	0x0801e3a4
 801265c:	200044e8 	.word	0x200044e8

08012660 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8012660:	b580      	push	{r7, lr}
 8012662:	b082      	sub	sp, #8
 8012664:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8012666:	4b1f      	ldr	r3, [pc, #124]	; (80126e4 <mem_init+0x84>)
 8012668:	3303      	adds	r3, #3
 801266a:	f023 0303 	bic.w	r3, r3, #3
 801266e:	461a      	mov	r2, r3
 8012670:	4b1d      	ldr	r3, [pc, #116]	; (80126e8 <mem_init+0x88>)
 8012672:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8012674:	4b1c      	ldr	r3, [pc, #112]	; (80126e8 <mem_init+0x88>)
 8012676:	681b      	ldr	r3, [r3, #0]
 8012678:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8012680:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8012682:	687b      	ldr	r3, [r7, #4]
 8012684:	2200      	movs	r2, #0
 8012686:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	2200      	movs	r2, #0
 801268c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801268e:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 8012692:	f7ff ff1f 	bl	80124d4 <ptr_to_mem>
 8012696:	4602      	mov	r2, r0
 8012698:	4b14      	ldr	r3, [pc, #80]	; (80126ec <mem_init+0x8c>)
 801269a:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 801269c:	4b13      	ldr	r3, [pc, #76]	; (80126ec <mem_init+0x8c>)
 801269e:	681b      	ldr	r3, [r3, #0]
 80126a0:	2201      	movs	r2, #1
 80126a2:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 80126a4:	4b11      	ldr	r3, [pc, #68]	; (80126ec <mem_init+0x8c>)
 80126a6:	681b      	ldr	r3, [r3, #0]
 80126a8:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80126ac:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 80126ae:	4b0f      	ldr	r3, [pc, #60]	; (80126ec <mem_init+0x8c>)
 80126b0:	681b      	ldr	r3, [r3, #0]
 80126b2:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80126b6:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 80126b8:	4b0b      	ldr	r3, [pc, #44]	; (80126e8 <mem_init+0x88>)
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	4a0c      	ldr	r2, [pc, #48]	; (80126f0 <mem_init+0x90>)
 80126be:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 80126c0:	480c      	ldr	r0, [pc, #48]	; (80126f4 <mem_init+0x94>)
 80126c2:	f00a fbfd 	bl	801cec0 <sys_mutex_new>
 80126c6:	4603      	mov	r3, r0
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d006      	beq.n	80126da <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 80126cc:	4b0a      	ldr	r3, [pc, #40]	; (80126f8 <mem_init+0x98>)
 80126ce:	f240 221f 	movw	r2, #543	; 0x21f
 80126d2:	490a      	ldr	r1, [pc, #40]	; (80126fc <mem_init+0x9c>)
 80126d4:	480a      	ldr	r0, [pc, #40]	; (8012700 <mem_init+0xa0>)
 80126d6:	f00a fcb5 	bl	801d044 <iprintf>
  }
}
 80126da:	bf00      	nop
 80126dc:	3708      	adds	r7, #8
 80126de:	46bd      	mov	sp, r7
 80126e0:	bd80      	pop	{r7, pc}
 80126e2:	bf00      	nop
 80126e4:	20007cc0 	.word	0x20007cc0
 80126e8:	200044dc 	.word	0x200044dc
 80126ec:	200044e0 	.word	0x200044e0
 80126f0:	200044e8 	.word	0x200044e8
 80126f4:	200044e4 	.word	0x200044e4
 80126f8:	0801e2fc 	.word	0x0801e2fc
 80126fc:	0801e3d0 	.word	0x0801e3d0
 8012700:	0801e344 	.word	0x0801e344

08012704 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 8012704:	b580      	push	{r7, lr}
 8012706:	b086      	sub	sp, #24
 8012708:	af00      	add	r7, sp, #0
 801270a:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 801270c:	6878      	ldr	r0, [r7, #4]
 801270e:	f7ff fef3 	bl	80124f8 <mem_to_ptr>
 8012712:	4603      	mov	r3, r0
 8012714:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 8012716:	687b      	ldr	r3, [r7, #4]
 8012718:	881b      	ldrh	r3, [r3, #0]
 801271a:	4618      	mov	r0, r3
 801271c:	f7ff feda 	bl	80124d4 <ptr_to_mem>
 8012720:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	885b      	ldrh	r3, [r3, #2]
 8012726:	4618      	mov	r0, r3
 8012728:	f7ff fed4 	bl	80124d4 <ptr_to_mem>
 801272c:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 801272e:	687b      	ldr	r3, [r7, #4]
 8012730:	881b      	ldrh	r3, [r3, #0]
 8012732:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012736:	d818      	bhi.n	801276a <mem_link_valid+0x66>
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	885b      	ldrh	r3, [r3, #2]
 801273c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012740:	d813      	bhi.n	801276a <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8012746:	8afa      	ldrh	r2, [r7, #22]
 8012748:	429a      	cmp	r2, r3
 801274a:	d004      	beq.n	8012756 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801274c:	68fb      	ldr	r3, [r7, #12]
 801274e:	881b      	ldrh	r3, [r3, #0]
 8012750:	8afa      	ldrh	r2, [r7, #22]
 8012752:	429a      	cmp	r2, r3
 8012754:	d109      	bne.n	801276a <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8012756:	4b08      	ldr	r3, [pc, #32]	; (8012778 <mem_link_valid+0x74>)
 8012758:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801275a:	693a      	ldr	r2, [r7, #16]
 801275c:	429a      	cmp	r2, r3
 801275e:	d006      	beq.n	801276e <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8012760:	693b      	ldr	r3, [r7, #16]
 8012762:	885b      	ldrh	r3, [r3, #2]
 8012764:	8afa      	ldrh	r2, [r7, #22]
 8012766:	429a      	cmp	r2, r3
 8012768:	d001      	beq.n	801276e <mem_link_valid+0x6a>
    return 0;
 801276a:	2300      	movs	r3, #0
 801276c:	e000      	b.n	8012770 <mem_link_valid+0x6c>
  }
  return 1;
 801276e:	2301      	movs	r3, #1
}
 8012770:	4618      	mov	r0, r3
 8012772:	3718      	adds	r7, #24
 8012774:	46bd      	mov	sp, r7
 8012776:	bd80      	pop	{r7, pc}
 8012778:	200044e0 	.word	0x200044e0

0801277c <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 801277c:	b580      	push	{r7, lr}
 801277e:	b088      	sub	sp, #32
 8012780:	af00      	add	r7, sp, #0
 8012782:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	2b00      	cmp	r3, #0
 8012788:	d070      	beq.n	801286c <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 801278a:	687b      	ldr	r3, [r7, #4]
 801278c:	f003 0303 	and.w	r3, r3, #3
 8012790:	2b00      	cmp	r3, #0
 8012792:	d00d      	beq.n	80127b0 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8012794:	4b37      	ldr	r3, [pc, #220]	; (8012874 <mem_free+0xf8>)
 8012796:	f240 2273 	movw	r2, #627	; 0x273
 801279a:	4937      	ldr	r1, [pc, #220]	; (8012878 <mem_free+0xfc>)
 801279c:	4837      	ldr	r0, [pc, #220]	; (801287c <mem_free+0x100>)
 801279e:	f00a fc51 	bl	801d044 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80127a2:	f00a fbeb 	bl	801cf7c <sys_arch_protect>
 80127a6:	60f8      	str	r0, [r7, #12]
 80127a8:	68f8      	ldr	r0, [r7, #12]
 80127aa:	f00a fbf5 	bl	801cf98 <sys_arch_unprotect>
    return;
 80127ae:	e05e      	b.n	801286e <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80127b0:	687b      	ldr	r3, [r7, #4]
 80127b2:	3b08      	subs	r3, #8
 80127b4:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 80127b6:	4b32      	ldr	r3, [pc, #200]	; (8012880 <mem_free+0x104>)
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	69fa      	ldr	r2, [r7, #28]
 80127bc:	429a      	cmp	r2, r3
 80127be:	d306      	bcc.n	80127ce <mem_free+0x52>
 80127c0:	687b      	ldr	r3, [r7, #4]
 80127c2:	f103 020c 	add.w	r2, r3, #12
 80127c6:	4b2f      	ldr	r3, [pc, #188]	; (8012884 <mem_free+0x108>)
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	429a      	cmp	r2, r3
 80127cc:	d90d      	bls.n	80127ea <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 80127ce:	4b29      	ldr	r3, [pc, #164]	; (8012874 <mem_free+0xf8>)
 80127d0:	f240 227f 	movw	r2, #639	; 0x27f
 80127d4:	492c      	ldr	r1, [pc, #176]	; (8012888 <mem_free+0x10c>)
 80127d6:	4829      	ldr	r0, [pc, #164]	; (801287c <mem_free+0x100>)
 80127d8:	f00a fc34 	bl	801d044 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80127dc:	f00a fbce 	bl	801cf7c <sys_arch_protect>
 80127e0:	6138      	str	r0, [r7, #16]
 80127e2:	6938      	ldr	r0, [r7, #16]
 80127e4:	f00a fbd8 	bl	801cf98 <sys_arch_unprotect>
    return;
 80127e8:	e041      	b.n	801286e <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80127ea:	4828      	ldr	r0, [pc, #160]	; (801288c <mem_free+0x110>)
 80127ec:	f00a fb84 	bl	801cef8 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 80127f0:	69fb      	ldr	r3, [r7, #28]
 80127f2:	791b      	ldrb	r3, [r3, #4]
 80127f4:	2b00      	cmp	r3, #0
 80127f6:	d110      	bne.n	801281a <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80127f8:	4b1e      	ldr	r3, [pc, #120]	; (8012874 <mem_free+0xf8>)
 80127fa:	f44f 7223 	mov.w	r2, #652	; 0x28c
 80127fe:	4924      	ldr	r1, [pc, #144]	; (8012890 <mem_free+0x114>)
 8012800:	481e      	ldr	r0, [pc, #120]	; (801287c <mem_free+0x100>)
 8012802:	f00a fc1f 	bl	801d044 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8012806:	4821      	ldr	r0, [pc, #132]	; (801288c <mem_free+0x110>)
 8012808:	f00a fb85 	bl	801cf16 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801280c:	f00a fbb6 	bl	801cf7c <sys_arch_protect>
 8012810:	6178      	str	r0, [r7, #20]
 8012812:	6978      	ldr	r0, [r7, #20]
 8012814:	f00a fbc0 	bl	801cf98 <sys_arch_unprotect>
    return;
 8012818:	e029      	b.n	801286e <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 801281a:	69f8      	ldr	r0, [r7, #28]
 801281c:	f7ff ff72 	bl	8012704 <mem_link_valid>
 8012820:	4603      	mov	r3, r0
 8012822:	2b00      	cmp	r3, #0
 8012824:	d110      	bne.n	8012848 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 8012826:	4b13      	ldr	r3, [pc, #76]	; (8012874 <mem_free+0xf8>)
 8012828:	f240 2295 	movw	r2, #661	; 0x295
 801282c:	4919      	ldr	r1, [pc, #100]	; (8012894 <mem_free+0x118>)
 801282e:	4813      	ldr	r0, [pc, #76]	; (801287c <mem_free+0x100>)
 8012830:	f00a fc08 	bl	801d044 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8012834:	4815      	ldr	r0, [pc, #84]	; (801288c <mem_free+0x110>)
 8012836:	f00a fb6e 	bl	801cf16 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801283a:	f00a fb9f 	bl	801cf7c <sys_arch_protect>
 801283e:	61b8      	str	r0, [r7, #24]
 8012840:	69b8      	ldr	r0, [r7, #24]
 8012842:	f00a fba9 	bl	801cf98 <sys_arch_unprotect>
    return;
 8012846:	e012      	b.n	801286e <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8012848:	69fb      	ldr	r3, [r7, #28]
 801284a:	2200      	movs	r2, #0
 801284c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801284e:	4b12      	ldr	r3, [pc, #72]	; (8012898 <mem_free+0x11c>)
 8012850:	681b      	ldr	r3, [r3, #0]
 8012852:	69fa      	ldr	r2, [r7, #28]
 8012854:	429a      	cmp	r2, r3
 8012856:	d202      	bcs.n	801285e <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8012858:	4a0f      	ldr	r2, [pc, #60]	; (8012898 <mem_free+0x11c>)
 801285a:	69fb      	ldr	r3, [r7, #28]
 801285c:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801285e:	69f8      	ldr	r0, [r7, #28]
 8012860:	f7ff fe5c 	bl	801251c <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8012864:	4809      	ldr	r0, [pc, #36]	; (801288c <mem_free+0x110>)
 8012866:	f00a fb56 	bl	801cf16 <sys_mutex_unlock>
 801286a:	e000      	b.n	801286e <mem_free+0xf2>
    return;
 801286c:	bf00      	nop
}
 801286e:	3720      	adds	r7, #32
 8012870:	46bd      	mov	sp, r7
 8012872:	bd80      	pop	{r7, pc}
 8012874:	0801e2fc 	.word	0x0801e2fc
 8012878:	0801e3ec 	.word	0x0801e3ec
 801287c:	0801e344 	.word	0x0801e344
 8012880:	200044dc 	.word	0x200044dc
 8012884:	200044e0 	.word	0x200044e0
 8012888:	0801e410 	.word	0x0801e410
 801288c:	200044e4 	.word	0x200044e4
 8012890:	0801e42c 	.word	0x0801e42c
 8012894:	0801e454 	.word	0x0801e454
 8012898:	200044e8 	.word	0x200044e8

0801289c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 801289c:	b580      	push	{r7, lr}
 801289e:	b088      	sub	sp, #32
 80128a0:	af00      	add	r7, sp, #0
 80128a2:	6078      	str	r0, [r7, #4]
 80128a4:	460b      	mov	r3, r1
 80128a6:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 80128a8:	887b      	ldrh	r3, [r7, #2]
 80128aa:	3303      	adds	r3, #3
 80128ac:	b29b      	uxth	r3, r3
 80128ae:	f023 0303 	bic.w	r3, r3, #3
 80128b2:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 80128b4:	8bfb      	ldrh	r3, [r7, #30]
 80128b6:	2b0b      	cmp	r3, #11
 80128b8:	d801      	bhi.n	80128be <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 80128ba:	230c      	movs	r3, #12
 80128bc:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 80128be:	8bfb      	ldrh	r3, [r7, #30]
 80128c0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80128c4:	d803      	bhi.n	80128ce <mem_trim+0x32>
 80128c6:	8bfa      	ldrh	r2, [r7, #30]
 80128c8:	887b      	ldrh	r3, [r7, #2]
 80128ca:	429a      	cmp	r2, r3
 80128cc:	d201      	bcs.n	80128d2 <mem_trim+0x36>
    return NULL;
 80128ce:	2300      	movs	r3, #0
 80128d0:	e0d8      	b.n	8012a84 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 80128d2:	4b6e      	ldr	r3, [pc, #440]	; (8012a8c <mem_trim+0x1f0>)
 80128d4:	681b      	ldr	r3, [r3, #0]
 80128d6:	687a      	ldr	r2, [r7, #4]
 80128d8:	429a      	cmp	r2, r3
 80128da:	d304      	bcc.n	80128e6 <mem_trim+0x4a>
 80128dc:	4b6c      	ldr	r3, [pc, #432]	; (8012a90 <mem_trim+0x1f4>)
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	687a      	ldr	r2, [r7, #4]
 80128e2:	429a      	cmp	r2, r3
 80128e4:	d306      	bcc.n	80128f4 <mem_trim+0x58>
 80128e6:	4b6b      	ldr	r3, [pc, #428]	; (8012a94 <mem_trim+0x1f8>)
 80128e8:	f240 22d2 	movw	r2, #722	; 0x2d2
 80128ec:	496a      	ldr	r1, [pc, #424]	; (8012a98 <mem_trim+0x1fc>)
 80128ee:	486b      	ldr	r0, [pc, #428]	; (8012a9c <mem_trim+0x200>)
 80128f0:	f00a fba8 	bl	801d044 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80128f4:	4b65      	ldr	r3, [pc, #404]	; (8012a8c <mem_trim+0x1f0>)
 80128f6:	681b      	ldr	r3, [r3, #0]
 80128f8:	687a      	ldr	r2, [r7, #4]
 80128fa:	429a      	cmp	r2, r3
 80128fc:	d304      	bcc.n	8012908 <mem_trim+0x6c>
 80128fe:	4b64      	ldr	r3, [pc, #400]	; (8012a90 <mem_trim+0x1f4>)
 8012900:	681b      	ldr	r3, [r3, #0]
 8012902:	687a      	ldr	r2, [r7, #4]
 8012904:	429a      	cmp	r2, r3
 8012906:	d307      	bcc.n	8012918 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8012908:	f00a fb38 	bl	801cf7c <sys_arch_protect>
 801290c:	60b8      	str	r0, [r7, #8]
 801290e:	68b8      	ldr	r0, [r7, #8]
 8012910:	f00a fb42 	bl	801cf98 <sys_arch_unprotect>
    return rmem;
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	e0b5      	b.n	8012a84 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8012918:	687b      	ldr	r3, [r7, #4]
 801291a:	3b08      	subs	r3, #8
 801291c:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 801291e:	69b8      	ldr	r0, [r7, #24]
 8012920:	f7ff fdea 	bl	80124f8 <mem_to_ptr>
 8012924:	4603      	mov	r3, r0
 8012926:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 8012928:	69bb      	ldr	r3, [r7, #24]
 801292a:	881a      	ldrh	r2, [r3, #0]
 801292c:	8afb      	ldrh	r3, [r7, #22]
 801292e:	1ad3      	subs	r3, r2, r3
 8012930:	b29b      	uxth	r3, r3
 8012932:	3b08      	subs	r3, #8
 8012934:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8012936:	8bfa      	ldrh	r2, [r7, #30]
 8012938:	8abb      	ldrh	r3, [r7, #20]
 801293a:	429a      	cmp	r2, r3
 801293c:	d906      	bls.n	801294c <mem_trim+0xb0>
 801293e:	4b55      	ldr	r3, [pc, #340]	; (8012a94 <mem_trim+0x1f8>)
 8012940:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8012944:	4956      	ldr	r1, [pc, #344]	; (8012aa0 <mem_trim+0x204>)
 8012946:	4855      	ldr	r0, [pc, #340]	; (8012a9c <mem_trim+0x200>)
 8012948:	f00a fb7c 	bl	801d044 <iprintf>
  if (newsize > size) {
 801294c:	8bfa      	ldrh	r2, [r7, #30]
 801294e:	8abb      	ldrh	r3, [r7, #20]
 8012950:	429a      	cmp	r2, r3
 8012952:	d901      	bls.n	8012958 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8012954:	2300      	movs	r3, #0
 8012956:	e095      	b.n	8012a84 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8012958:	8bfa      	ldrh	r2, [r7, #30]
 801295a:	8abb      	ldrh	r3, [r7, #20]
 801295c:	429a      	cmp	r2, r3
 801295e:	d101      	bne.n	8012964 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8012960:	687b      	ldr	r3, [r7, #4]
 8012962:	e08f      	b.n	8012a84 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8012964:	484f      	ldr	r0, [pc, #316]	; (8012aa4 <mem_trim+0x208>)
 8012966:	f00a fac7 	bl	801cef8 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 801296a:	69bb      	ldr	r3, [r7, #24]
 801296c:	881b      	ldrh	r3, [r3, #0]
 801296e:	4618      	mov	r0, r3
 8012970:	f7ff fdb0 	bl	80124d4 <ptr_to_mem>
 8012974:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8012976:	693b      	ldr	r3, [r7, #16]
 8012978:	791b      	ldrb	r3, [r3, #4]
 801297a:	2b00      	cmp	r3, #0
 801297c:	d13f      	bne.n	80129fe <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801297e:	69bb      	ldr	r3, [r7, #24]
 8012980:	881b      	ldrh	r3, [r3, #0]
 8012982:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012986:	d106      	bne.n	8012996 <mem_trim+0xfa>
 8012988:	4b42      	ldr	r3, [pc, #264]	; (8012a94 <mem_trim+0x1f8>)
 801298a:	f240 22f5 	movw	r2, #757	; 0x2f5
 801298e:	4946      	ldr	r1, [pc, #280]	; (8012aa8 <mem_trim+0x20c>)
 8012990:	4842      	ldr	r0, [pc, #264]	; (8012a9c <mem_trim+0x200>)
 8012992:	f00a fb57 	bl	801d044 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8012996:	693b      	ldr	r3, [r7, #16]
 8012998:	881b      	ldrh	r3, [r3, #0]
 801299a:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801299c:	8afa      	ldrh	r2, [r7, #22]
 801299e:	8bfb      	ldrh	r3, [r7, #30]
 80129a0:	4413      	add	r3, r2
 80129a2:	b29b      	uxth	r3, r3
 80129a4:	3308      	adds	r3, #8
 80129a6:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 80129a8:	4b40      	ldr	r3, [pc, #256]	; (8012aac <mem_trim+0x210>)
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	693a      	ldr	r2, [r7, #16]
 80129ae:	429a      	cmp	r2, r3
 80129b0:	d106      	bne.n	80129c0 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 80129b2:	89fb      	ldrh	r3, [r7, #14]
 80129b4:	4618      	mov	r0, r3
 80129b6:	f7ff fd8d 	bl	80124d4 <ptr_to_mem>
 80129ba:	4602      	mov	r2, r0
 80129bc:	4b3b      	ldr	r3, [pc, #236]	; (8012aac <mem_trim+0x210>)
 80129be:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 80129c0:	89fb      	ldrh	r3, [r7, #14]
 80129c2:	4618      	mov	r0, r3
 80129c4:	f7ff fd86 	bl	80124d4 <ptr_to_mem>
 80129c8:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 80129ca:	693b      	ldr	r3, [r7, #16]
 80129cc:	2200      	movs	r2, #0
 80129ce:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 80129d0:	693b      	ldr	r3, [r7, #16]
 80129d2:	89ba      	ldrh	r2, [r7, #12]
 80129d4:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 80129d6:	693b      	ldr	r3, [r7, #16]
 80129d8:	8afa      	ldrh	r2, [r7, #22]
 80129da:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 80129dc:	69bb      	ldr	r3, [r7, #24]
 80129de:	89fa      	ldrh	r2, [r7, #14]
 80129e0:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80129e2:	693b      	ldr	r3, [r7, #16]
 80129e4:	881b      	ldrh	r3, [r3, #0]
 80129e6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80129ea:	d047      	beq.n	8012a7c <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80129ec:	693b      	ldr	r3, [r7, #16]
 80129ee:	881b      	ldrh	r3, [r3, #0]
 80129f0:	4618      	mov	r0, r3
 80129f2:	f7ff fd6f 	bl	80124d4 <ptr_to_mem>
 80129f6:	4602      	mov	r2, r0
 80129f8:	89fb      	ldrh	r3, [r7, #14]
 80129fa:	8053      	strh	r3, [r2, #2]
 80129fc:	e03e      	b.n	8012a7c <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80129fe:	8bfb      	ldrh	r3, [r7, #30]
 8012a00:	f103 0214 	add.w	r2, r3, #20
 8012a04:	8abb      	ldrh	r3, [r7, #20]
 8012a06:	429a      	cmp	r2, r3
 8012a08:	d838      	bhi.n	8012a7c <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8012a0a:	8afa      	ldrh	r2, [r7, #22]
 8012a0c:	8bfb      	ldrh	r3, [r7, #30]
 8012a0e:	4413      	add	r3, r2
 8012a10:	b29b      	uxth	r3, r3
 8012a12:	3308      	adds	r3, #8
 8012a14:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8012a16:	69bb      	ldr	r3, [r7, #24]
 8012a18:	881b      	ldrh	r3, [r3, #0]
 8012a1a:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012a1e:	d106      	bne.n	8012a2e <mem_trim+0x192>
 8012a20:	4b1c      	ldr	r3, [pc, #112]	; (8012a94 <mem_trim+0x1f8>)
 8012a22:	f240 3216 	movw	r2, #790	; 0x316
 8012a26:	4920      	ldr	r1, [pc, #128]	; (8012aa8 <mem_trim+0x20c>)
 8012a28:	481c      	ldr	r0, [pc, #112]	; (8012a9c <mem_trim+0x200>)
 8012a2a:	f00a fb0b 	bl	801d044 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8012a2e:	89fb      	ldrh	r3, [r7, #14]
 8012a30:	4618      	mov	r0, r3
 8012a32:	f7ff fd4f 	bl	80124d4 <ptr_to_mem>
 8012a36:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8012a38:	4b1c      	ldr	r3, [pc, #112]	; (8012aac <mem_trim+0x210>)
 8012a3a:	681b      	ldr	r3, [r3, #0]
 8012a3c:	693a      	ldr	r2, [r7, #16]
 8012a3e:	429a      	cmp	r2, r3
 8012a40:	d202      	bcs.n	8012a48 <mem_trim+0x1ac>
      lfree = mem2;
 8012a42:	4a1a      	ldr	r2, [pc, #104]	; (8012aac <mem_trim+0x210>)
 8012a44:	693b      	ldr	r3, [r7, #16]
 8012a46:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8012a48:	693b      	ldr	r3, [r7, #16]
 8012a4a:	2200      	movs	r2, #0
 8012a4c:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8012a4e:	69bb      	ldr	r3, [r7, #24]
 8012a50:	881a      	ldrh	r2, [r3, #0]
 8012a52:	693b      	ldr	r3, [r7, #16]
 8012a54:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8012a56:	693b      	ldr	r3, [r7, #16]
 8012a58:	8afa      	ldrh	r2, [r7, #22]
 8012a5a:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8012a5c:	69bb      	ldr	r3, [r7, #24]
 8012a5e:	89fa      	ldrh	r2, [r7, #14]
 8012a60:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8012a62:	693b      	ldr	r3, [r7, #16]
 8012a64:	881b      	ldrh	r3, [r3, #0]
 8012a66:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012a6a:	d007      	beq.n	8012a7c <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8012a6c:	693b      	ldr	r3, [r7, #16]
 8012a6e:	881b      	ldrh	r3, [r3, #0]
 8012a70:	4618      	mov	r0, r3
 8012a72:	f7ff fd2f 	bl	80124d4 <ptr_to_mem>
 8012a76:	4602      	mov	r2, r0
 8012a78:	89fb      	ldrh	r3, [r7, #14]
 8012a7a:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8012a7c:	4809      	ldr	r0, [pc, #36]	; (8012aa4 <mem_trim+0x208>)
 8012a7e:	f00a fa4a 	bl	801cf16 <sys_mutex_unlock>
  return rmem;
 8012a82:	687b      	ldr	r3, [r7, #4]
}
 8012a84:	4618      	mov	r0, r3
 8012a86:	3720      	adds	r7, #32
 8012a88:	46bd      	mov	sp, r7
 8012a8a:	bd80      	pop	{r7, pc}
 8012a8c:	200044dc 	.word	0x200044dc
 8012a90:	200044e0 	.word	0x200044e0
 8012a94:	0801e2fc 	.word	0x0801e2fc
 8012a98:	0801e488 	.word	0x0801e488
 8012a9c:	0801e344 	.word	0x0801e344
 8012aa0:	0801e4a0 	.word	0x0801e4a0
 8012aa4:	200044e4 	.word	0x200044e4
 8012aa8:	0801e4c0 	.word	0x0801e4c0
 8012aac:	200044e8 	.word	0x200044e8

08012ab0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8012ab0:	b580      	push	{r7, lr}
 8012ab2:	b088      	sub	sp, #32
 8012ab4:	af00      	add	r7, sp, #0
 8012ab6:	4603      	mov	r3, r0
 8012ab8:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8012aba:	88fb      	ldrh	r3, [r7, #6]
 8012abc:	2b00      	cmp	r3, #0
 8012abe:	d101      	bne.n	8012ac4 <mem_malloc+0x14>
    return NULL;
 8012ac0:	2300      	movs	r3, #0
 8012ac2:	e0e2      	b.n	8012c8a <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8012ac4:	88fb      	ldrh	r3, [r7, #6]
 8012ac6:	3303      	adds	r3, #3
 8012ac8:	b29b      	uxth	r3, r3
 8012aca:	f023 0303 	bic.w	r3, r3, #3
 8012ace:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8012ad0:	8bbb      	ldrh	r3, [r7, #28]
 8012ad2:	2b0b      	cmp	r3, #11
 8012ad4:	d801      	bhi.n	8012ada <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8012ad6:	230c      	movs	r3, #12
 8012ad8:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8012ada:	8bbb      	ldrh	r3, [r7, #28]
 8012adc:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012ae0:	d803      	bhi.n	8012aea <mem_malloc+0x3a>
 8012ae2:	8bba      	ldrh	r2, [r7, #28]
 8012ae4:	88fb      	ldrh	r3, [r7, #6]
 8012ae6:	429a      	cmp	r2, r3
 8012ae8:	d201      	bcs.n	8012aee <mem_malloc+0x3e>
    return NULL;
 8012aea:	2300      	movs	r3, #0
 8012aec:	e0cd      	b.n	8012c8a <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8012aee:	4869      	ldr	r0, [pc, #420]	; (8012c94 <mem_malloc+0x1e4>)
 8012af0:	f00a fa02 	bl	801cef8 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8012af4:	4b68      	ldr	r3, [pc, #416]	; (8012c98 <mem_malloc+0x1e8>)
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	4618      	mov	r0, r3
 8012afa:	f7ff fcfd 	bl	80124f8 <mem_to_ptr>
 8012afe:	4603      	mov	r3, r0
 8012b00:	83fb      	strh	r3, [r7, #30]
 8012b02:	e0b7      	b.n	8012c74 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8012b04:	8bfb      	ldrh	r3, [r7, #30]
 8012b06:	4618      	mov	r0, r3
 8012b08:	f7ff fce4 	bl	80124d4 <ptr_to_mem>
 8012b0c:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8012b0e:	697b      	ldr	r3, [r7, #20]
 8012b10:	791b      	ldrb	r3, [r3, #4]
 8012b12:	2b00      	cmp	r3, #0
 8012b14:	f040 80a7 	bne.w	8012c66 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8012b18:	697b      	ldr	r3, [r7, #20]
 8012b1a:	881b      	ldrh	r3, [r3, #0]
 8012b1c:	461a      	mov	r2, r3
 8012b1e:	8bfb      	ldrh	r3, [r7, #30]
 8012b20:	1ad3      	subs	r3, r2, r3
 8012b22:	f1a3 0208 	sub.w	r2, r3, #8
 8012b26:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8012b28:	429a      	cmp	r2, r3
 8012b2a:	f0c0 809c 	bcc.w	8012c66 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8012b2e:	697b      	ldr	r3, [r7, #20]
 8012b30:	881b      	ldrh	r3, [r3, #0]
 8012b32:	461a      	mov	r2, r3
 8012b34:	8bfb      	ldrh	r3, [r7, #30]
 8012b36:	1ad3      	subs	r3, r2, r3
 8012b38:	f1a3 0208 	sub.w	r2, r3, #8
 8012b3c:	8bbb      	ldrh	r3, [r7, #28]
 8012b3e:	3314      	adds	r3, #20
 8012b40:	429a      	cmp	r2, r3
 8012b42:	d333      	bcc.n	8012bac <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8012b44:	8bfa      	ldrh	r2, [r7, #30]
 8012b46:	8bbb      	ldrh	r3, [r7, #28]
 8012b48:	4413      	add	r3, r2
 8012b4a:	b29b      	uxth	r3, r3
 8012b4c:	3308      	adds	r3, #8
 8012b4e:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8012b50:	8a7b      	ldrh	r3, [r7, #18]
 8012b52:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012b56:	d106      	bne.n	8012b66 <mem_malloc+0xb6>
 8012b58:	4b50      	ldr	r3, [pc, #320]	; (8012c9c <mem_malloc+0x1ec>)
 8012b5a:	f240 3287 	movw	r2, #903	; 0x387
 8012b5e:	4950      	ldr	r1, [pc, #320]	; (8012ca0 <mem_malloc+0x1f0>)
 8012b60:	4850      	ldr	r0, [pc, #320]	; (8012ca4 <mem_malloc+0x1f4>)
 8012b62:	f00a fa6f 	bl	801d044 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8012b66:	8a7b      	ldrh	r3, [r7, #18]
 8012b68:	4618      	mov	r0, r3
 8012b6a:	f7ff fcb3 	bl	80124d4 <ptr_to_mem>
 8012b6e:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8012b70:	68fb      	ldr	r3, [r7, #12]
 8012b72:	2200      	movs	r2, #0
 8012b74:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8012b76:	697b      	ldr	r3, [r7, #20]
 8012b78:	881a      	ldrh	r2, [r3, #0]
 8012b7a:	68fb      	ldr	r3, [r7, #12]
 8012b7c:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8012b7e:	68fb      	ldr	r3, [r7, #12]
 8012b80:	8bfa      	ldrh	r2, [r7, #30]
 8012b82:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8012b84:	697b      	ldr	r3, [r7, #20]
 8012b86:	8a7a      	ldrh	r2, [r7, #18]
 8012b88:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8012b8a:	697b      	ldr	r3, [r7, #20]
 8012b8c:	2201      	movs	r2, #1
 8012b8e:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8012b90:	68fb      	ldr	r3, [r7, #12]
 8012b92:	881b      	ldrh	r3, [r3, #0]
 8012b94:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8012b98:	d00b      	beq.n	8012bb2 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8012b9a:	68fb      	ldr	r3, [r7, #12]
 8012b9c:	881b      	ldrh	r3, [r3, #0]
 8012b9e:	4618      	mov	r0, r3
 8012ba0:	f7ff fc98 	bl	80124d4 <ptr_to_mem>
 8012ba4:	4602      	mov	r2, r0
 8012ba6:	8a7b      	ldrh	r3, [r7, #18]
 8012ba8:	8053      	strh	r3, [r2, #2]
 8012baa:	e002      	b.n	8012bb2 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8012bac:	697b      	ldr	r3, [r7, #20]
 8012bae:	2201      	movs	r2, #1
 8012bb0:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8012bb2:	4b39      	ldr	r3, [pc, #228]	; (8012c98 <mem_malloc+0x1e8>)
 8012bb4:	681b      	ldr	r3, [r3, #0]
 8012bb6:	697a      	ldr	r2, [r7, #20]
 8012bb8:	429a      	cmp	r2, r3
 8012bba:	d127      	bne.n	8012c0c <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8012bbc:	4b36      	ldr	r3, [pc, #216]	; (8012c98 <mem_malloc+0x1e8>)
 8012bbe:	681b      	ldr	r3, [r3, #0]
 8012bc0:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8012bc2:	e005      	b.n	8012bd0 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8012bc4:	69bb      	ldr	r3, [r7, #24]
 8012bc6:	881b      	ldrh	r3, [r3, #0]
 8012bc8:	4618      	mov	r0, r3
 8012bca:	f7ff fc83 	bl	80124d4 <ptr_to_mem>
 8012bce:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8012bd0:	69bb      	ldr	r3, [r7, #24]
 8012bd2:	791b      	ldrb	r3, [r3, #4]
 8012bd4:	2b00      	cmp	r3, #0
 8012bd6:	d004      	beq.n	8012be2 <mem_malloc+0x132>
 8012bd8:	4b33      	ldr	r3, [pc, #204]	; (8012ca8 <mem_malloc+0x1f8>)
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	69ba      	ldr	r2, [r7, #24]
 8012bde:	429a      	cmp	r2, r3
 8012be0:	d1f0      	bne.n	8012bc4 <mem_malloc+0x114>
          }
          lfree = cur;
 8012be2:	4a2d      	ldr	r2, [pc, #180]	; (8012c98 <mem_malloc+0x1e8>)
 8012be4:	69bb      	ldr	r3, [r7, #24]
 8012be6:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8012be8:	4b2b      	ldr	r3, [pc, #172]	; (8012c98 <mem_malloc+0x1e8>)
 8012bea:	681a      	ldr	r2, [r3, #0]
 8012bec:	4b2e      	ldr	r3, [pc, #184]	; (8012ca8 <mem_malloc+0x1f8>)
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	429a      	cmp	r2, r3
 8012bf2:	d00b      	beq.n	8012c0c <mem_malloc+0x15c>
 8012bf4:	4b28      	ldr	r3, [pc, #160]	; (8012c98 <mem_malloc+0x1e8>)
 8012bf6:	681b      	ldr	r3, [r3, #0]
 8012bf8:	791b      	ldrb	r3, [r3, #4]
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d006      	beq.n	8012c0c <mem_malloc+0x15c>
 8012bfe:	4b27      	ldr	r3, [pc, #156]	; (8012c9c <mem_malloc+0x1ec>)
 8012c00:	f240 32b5 	movw	r2, #949	; 0x3b5
 8012c04:	4929      	ldr	r1, [pc, #164]	; (8012cac <mem_malloc+0x1fc>)
 8012c06:	4827      	ldr	r0, [pc, #156]	; (8012ca4 <mem_malloc+0x1f4>)
 8012c08:	f00a fa1c 	bl	801d044 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8012c0c:	4821      	ldr	r0, [pc, #132]	; (8012c94 <mem_malloc+0x1e4>)
 8012c0e:	f00a f982 	bl	801cf16 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8012c12:	8bba      	ldrh	r2, [r7, #28]
 8012c14:	697b      	ldr	r3, [r7, #20]
 8012c16:	4413      	add	r3, r2
 8012c18:	3308      	adds	r3, #8
 8012c1a:	4a23      	ldr	r2, [pc, #140]	; (8012ca8 <mem_malloc+0x1f8>)
 8012c1c:	6812      	ldr	r2, [r2, #0]
 8012c1e:	4293      	cmp	r3, r2
 8012c20:	d906      	bls.n	8012c30 <mem_malloc+0x180>
 8012c22:	4b1e      	ldr	r3, [pc, #120]	; (8012c9c <mem_malloc+0x1ec>)
 8012c24:	f240 32ba 	movw	r2, #954	; 0x3ba
 8012c28:	4921      	ldr	r1, [pc, #132]	; (8012cb0 <mem_malloc+0x200>)
 8012c2a:	481e      	ldr	r0, [pc, #120]	; (8012ca4 <mem_malloc+0x1f4>)
 8012c2c:	f00a fa0a 	bl	801d044 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8012c30:	697b      	ldr	r3, [r7, #20]
 8012c32:	f003 0303 	and.w	r3, r3, #3
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d006      	beq.n	8012c48 <mem_malloc+0x198>
 8012c3a:	4b18      	ldr	r3, [pc, #96]	; (8012c9c <mem_malloc+0x1ec>)
 8012c3c:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 8012c40:	491c      	ldr	r1, [pc, #112]	; (8012cb4 <mem_malloc+0x204>)
 8012c42:	4818      	ldr	r0, [pc, #96]	; (8012ca4 <mem_malloc+0x1f4>)
 8012c44:	f00a f9fe 	bl	801d044 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8012c48:	697b      	ldr	r3, [r7, #20]
 8012c4a:	f003 0303 	and.w	r3, r3, #3
 8012c4e:	2b00      	cmp	r3, #0
 8012c50:	d006      	beq.n	8012c60 <mem_malloc+0x1b0>
 8012c52:	4b12      	ldr	r3, [pc, #72]	; (8012c9c <mem_malloc+0x1ec>)
 8012c54:	f240 32be 	movw	r2, #958	; 0x3be
 8012c58:	4917      	ldr	r1, [pc, #92]	; (8012cb8 <mem_malloc+0x208>)
 8012c5a:	4812      	ldr	r0, [pc, #72]	; (8012ca4 <mem_malloc+0x1f4>)
 8012c5c:	f00a f9f2 	bl	801d044 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8012c60:	697b      	ldr	r3, [r7, #20]
 8012c62:	3308      	adds	r3, #8
 8012c64:	e011      	b.n	8012c8a <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8012c66:	8bfb      	ldrh	r3, [r7, #30]
 8012c68:	4618      	mov	r0, r3
 8012c6a:	f7ff fc33 	bl	80124d4 <ptr_to_mem>
 8012c6e:	4603      	mov	r3, r0
 8012c70:	881b      	ldrh	r3, [r3, #0]
 8012c72:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8012c74:	8bfa      	ldrh	r2, [r7, #30]
 8012c76:	8bbb      	ldrh	r3, [r7, #28]
 8012c78:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8012c7c:	429a      	cmp	r2, r3
 8012c7e:	f4ff af41 	bcc.w	8012b04 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8012c82:	4804      	ldr	r0, [pc, #16]	; (8012c94 <mem_malloc+0x1e4>)
 8012c84:	f00a f947 	bl	801cf16 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8012c88:	2300      	movs	r3, #0
}
 8012c8a:	4618      	mov	r0, r3
 8012c8c:	3720      	adds	r7, #32
 8012c8e:	46bd      	mov	sp, r7
 8012c90:	bd80      	pop	{r7, pc}
 8012c92:	bf00      	nop
 8012c94:	200044e4 	.word	0x200044e4
 8012c98:	200044e8 	.word	0x200044e8
 8012c9c:	0801e2fc 	.word	0x0801e2fc
 8012ca0:	0801e4c0 	.word	0x0801e4c0
 8012ca4:	0801e344 	.word	0x0801e344
 8012ca8:	200044e0 	.word	0x200044e0
 8012cac:	0801e4d4 	.word	0x0801e4d4
 8012cb0:	0801e4f0 	.word	0x0801e4f0
 8012cb4:	0801e520 	.word	0x0801e520
 8012cb8:	0801e550 	.word	0x0801e550

08012cbc <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8012cbc:	b480      	push	{r7}
 8012cbe:	b085      	sub	sp, #20
 8012cc0:	af00      	add	r7, sp, #0
 8012cc2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8012cc4:	687b      	ldr	r3, [r7, #4]
 8012cc6:	689b      	ldr	r3, [r3, #8]
 8012cc8:	2200      	movs	r2, #0
 8012cca:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8012ccc:	687b      	ldr	r3, [r7, #4]
 8012cce:	685b      	ldr	r3, [r3, #4]
 8012cd0:	3303      	adds	r3, #3
 8012cd2:	f023 0303 	bic.w	r3, r3, #3
 8012cd6:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8012cd8:	2300      	movs	r3, #0
 8012cda:	60fb      	str	r3, [r7, #12]
 8012cdc:	e011      	b.n	8012d02 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	689b      	ldr	r3, [r3, #8]
 8012ce2:	681a      	ldr	r2, [r3, #0]
 8012ce4:	68bb      	ldr	r3, [r7, #8]
 8012ce6:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8012ce8:	687b      	ldr	r3, [r7, #4]
 8012cea:	689b      	ldr	r3, [r3, #8]
 8012cec:	68ba      	ldr	r2, [r7, #8]
 8012cee:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8012cf0:	687b      	ldr	r3, [r7, #4]
 8012cf2:	881b      	ldrh	r3, [r3, #0]
 8012cf4:	461a      	mov	r2, r3
 8012cf6:	68bb      	ldr	r3, [r7, #8]
 8012cf8:	4413      	add	r3, r2
 8012cfa:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	3301      	adds	r3, #1
 8012d00:	60fb      	str	r3, [r7, #12]
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	885b      	ldrh	r3, [r3, #2]
 8012d06:	461a      	mov	r2, r3
 8012d08:	68fb      	ldr	r3, [r7, #12]
 8012d0a:	4293      	cmp	r3, r2
 8012d0c:	dbe7      	blt.n	8012cde <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8012d0e:	bf00      	nop
 8012d10:	3714      	adds	r7, #20
 8012d12:	46bd      	mov	sp, r7
 8012d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d18:	4770      	bx	lr
	...

08012d1c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8012d1c:	b580      	push	{r7, lr}
 8012d1e:	b082      	sub	sp, #8
 8012d20:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8012d22:	2300      	movs	r3, #0
 8012d24:	80fb      	strh	r3, [r7, #6]
 8012d26:	e009      	b.n	8012d3c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8012d28:	88fb      	ldrh	r3, [r7, #6]
 8012d2a:	4a08      	ldr	r2, [pc, #32]	; (8012d4c <memp_init+0x30>)
 8012d2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012d30:	4618      	mov	r0, r3
 8012d32:	f7ff ffc3 	bl	8012cbc <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8012d36:	88fb      	ldrh	r3, [r7, #6]
 8012d38:	3301      	adds	r3, #1
 8012d3a:	80fb      	strh	r3, [r7, #6]
 8012d3c:	88fb      	ldrh	r3, [r7, #6]
 8012d3e:	2b0c      	cmp	r3, #12
 8012d40:	d9f2      	bls.n	8012d28 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8012d42:	bf00      	nop
 8012d44:	3708      	adds	r7, #8
 8012d46:	46bd      	mov	sp, r7
 8012d48:	bd80      	pop	{r7, pc}
 8012d4a:	bf00      	nop
 8012d4c:	08031898 	.word	0x08031898

08012d50 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8012d50:	b580      	push	{r7, lr}
 8012d52:	b084      	sub	sp, #16
 8012d54:	af00      	add	r7, sp, #0
 8012d56:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8012d58:	f00a f910 	bl	801cf7c <sys_arch_protect>
 8012d5c:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	689b      	ldr	r3, [r3, #8]
 8012d62:	681b      	ldr	r3, [r3, #0]
 8012d64:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8012d66:	68bb      	ldr	r3, [r7, #8]
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d015      	beq.n	8012d98 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8012d6c:	687b      	ldr	r3, [r7, #4]
 8012d6e:	689b      	ldr	r3, [r3, #8]
 8012d70:	68ba      	ldr	r2, [r7, #8]
 8012d72:	6812      	ldr	r2, [r2, #0]
 8012d74:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8012d76:	68bb      	ldr	r3, [r7, #8]
 8012d78:	f003 0303 	and.w	r3, r3, #3
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	d006      	beq.n	8012d8e <do_memp_malloc_pool+0x3e>
 8012d80:	4b09      	ldr	r3, [pc, #36]	; (8012da8 <do_memp_malloc_pool+0x58>)
 8012d82:	f240 1219 	movw	r2, #281	; 0x119
 8012d86:	4909      	ldr	r1, [pc, #36]	; (8012dac <do_memp_malloc_pool+0x5c>)
 8012d88:	4809      	ldr	r0, [pc, #36]	; (8012db0 <do_memp_malloc_pool+0x60>)
 8012d8a:	f00a f95b 	bl	801d044 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8012d8e:	68f8      	ldr	r0, [r7, #12]
 8012d90:	f00a f902 	bl	801cf98 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8012d94:	68bb      	ldr	r3, [r7, #8]
 8012d96:	e003      	b.n	8012da0 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8012d98:	68f8      	ldr	r0, [r7, #12]
 8012d9a:	f00a f8fd 	bl	801cf98 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8012d9e:	2300      	movs	r3, #0
}
 8012da0:	4618      	mov	r0, r3
 8012da2:	3710      	adds	r7, #16
 8012da4:	46bd      	mov	sp, r7
 8012da6:	bd80      	pop	{r7, pc}
 8012da8:	0801e574 	.word	0x0801e574
 8012dac:	0801e5a4 	.word	0x0801e5a4
 8012db0:	0801e5c8 	.word	0x0801e5c8

08012db4 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8012db4:	b580      	push	{r7, lr}
 8012db6:	b084      	sub	sp, #16
 8012db8:	af00      	add	r7, sp, #0
 8012dba:	4603      	mov	r3, r0
 8012dbc:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8012dbe:	79fb      	ldrb	r3, [r7, #7]
 8012dc0:	2b0c      	cmp	r3, #12
 8012dc2:	d908      	bls.n	8012dd6 <memp_malloc+0x22>
 8012dc4:	4b0a      	ldr	r3, [pc, #40]	; (8012df0 <memp_malloc+0x3c>)
 8012dc6:	f240 1257 	movw	r2, #343	; 0x157
 8012dca:	490a      	ldr	r1, [pc, #40]	; (8012df4 <memp_malloc+0x40>)
 8012dcc:	480a      	ldr	r0, [pc, #40]	; (8012df8 <memp_malloc+0x44>)
 8012dce:	f00a f939 	bl	801d044 <iprintf>
 8012dd2:	2300      	movs	r3, #0
 8012dd4:	e008      	b.n	8012de8 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8012dd6:	79fb      	ldrb	r3, [r7, #7]
 8012dd8:	4a08      	ldr	r2, [pc, #32]	; (8012dfc <memp_malloc+0x48>)
 8012dda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012dde:	4618      	mov	r0, r3
 8012de0:	f7ff ffb6 	bl	8012d50 <do_memp_malloc_pool>
 8012de4:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8012de6:	68fb      	ldr	r3, [r7, #12]
}
 8012de8:	4618      	mov	r0, r3
 8012dea:	3710      	adds	r7, #16
 8012dec:	46bd      	mov	sp, r7
 8012dee:	bd80      	pop	{r7, pc}
 8012df0:	0801e574 	.word	0x0801e574
 8012df4:	0801e604 	.word	0x0801e604
 8012df8:	0801e5c8 	.word	0x0801e5c8
 8012dfc:	08031898 	.word	0x08031898

08012e00 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8012e00:	b580      	push	{r7, lr}
 8012e02:	b084      	sub	sp, #16
 8012e04:	af00      	add	r7, sp, #0
 8012e06:	6078      	str	r0, [r7, #4]
 8012e08:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8012e0a:	683b      	ldr	r3, [r7, #0]
 8012e0c:	f003 0303 	and.w	r3, r3, #3
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d006      	beq.n	8012e22 <do_memp_free_pool+0x22>
 8012e14:	4b0d      	ldr	r3, [pc, #52]	; (8012e4c <do_memp_free_pool+0x4c>)
 8012e16:	f240 126d 	movw	r2, #365	; 0x16d
 8012e1a:	490d      	ldr	r1, [pc, #52]	; (8012e50 <do_memp_free_pool+0x50>)
 8012e1c:	480d      	ldr	r0, [pc, #52]	; (8012e54 <do_memp_free_pool+0x54>)
 8012e1e:	f00a f911 	bl	801d044 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8012e22:	683b      	ldr	r3, [r7, #0]
 8012e24:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8012e26:	f00a f8a9 	bl	801cf7c <sys_arch_protect>
 8012e2a:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	689b      	ldr	r3, [r3, #8]
 8012e30:	681a      	ldr	r2, [r3, #0]
 8012e32:	68fb      	ldr	r3, [r7, #12]
 8012e34:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	689b      	ldr	r3, [r3, #8]
 8012e3a:	68fa      	ldr	r2, [r7, #12]
 8012e3c:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8012e3e:	68b8      	ldr	r0, [r7, #8]
 8012e40:	f00a f8aa 	bl	801cf98 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8012e44:	bf00      	nop
 8012e46:	3710      	adds	r7, #16
 8012e48:	46bd      	mov	sp, r7
 8012e4a:	bd80      	pop	{r7, pc}
 8012e4c:	0801e574 	.word	0x0801e574
 8012e50:	0801e624 	.word	0x0801e624
 8012e54:	0801e5c8 	.word	0x0801e5c8

08012e58 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8012e58:	b580      	push	{r7, lr}
 8012e5a:	b082      	sub	sp, #8
 8012e5c:	af00      	add	r7, sp, #0
 8012e5e:	4603      	mov	r3, r0
 8012e60:	6039      	str	r1, [r7, #0]
 8012e62:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8012e64:	79fb      	ldrb	r3, [r7, #7]
 8012e66:	2b0c      	cmp	r3, #12
 8012e68:	d907      	bls.n	8012e7a <memp_free+0x22>
 8012e6a:	4b0c      	ldr	r3, [pc, #48]	; (8012e9c <memp_free+0x44>)
 8012e6c:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8012e70:	490b      	ldr	r1, [pc, #44]	; (8012ea0 <memp_free+0x48>)
 8012e72:	480c      	ldr	r0, [pc, #48]	; (8012ea4 <memp_free+0x4c>)
 8012e74:	f00a f8e6 	bl	801d044 <iprintf>
 8012e78:	e00c      	b.n	8012e94 <memp_free+0x3c>

  if (mem == NULL) {
 8012e7a:	683b      	ldr	r3, [r7, #0]
 8012e7c:	2b00      	cmp	r3, #0
 8012e7e:	d008      	beq.n	8012e92 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8012e80:	79fb      	ldrb	r3, [r7, #7]
 8012e82:	4a09      	ldr	r2, [pc, #36]	; (8012ea8 <memp_free+0x50>)
 8012e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8012e88:	6839      	ldr	r1, [r7, #0]
 8012e8a:	4618      	mov	r0, r3
 8012e8c:	f7ff ffb8 	bl	8012e00 <do_memp_free_pool>
 8012e90:	e000      	b.n	8012e94 <memp_free+0x3c>
    return;
 8012e92:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8012e94:	3708      	adds	r7, #8
 8012e96:	46bd      	mov	sp, r7
 8012e98:	bd80      	pop	{r7, pc}
 8012e9a:	bf00      	nop
 8012e9c:	0801e574 	.word	0x0801e574
 8012ea0:	0801e644 	.word	0x0801e644
 8012ea4:	0801e5c8 	.word	0x0801e5c8
 8012ea8:	08031898 	.word	0x08031898

08012eac <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8012eac:	b480      	push	{r7}
 8012eae:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8012eb0:	bf00      	nop
 8012eb2:	46bd      	mov	sp, r7
 8012eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eb8:	4770      	bx	lr
	...

08012ebc <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8012ebc:	b580      	push	{r7, lr}
 8012ebe:	b086      	sub	sp, #24
 8012ec0:	af00      	add	r7, sp, #0
 8012ec2:	60f8      	str	r0, [r7, #12]
 8012ec4:	60b9      	str	r1, [r7, #8]
 8012ec6:	607a      	str	r2, [r7, #4]
 8012ec8:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8012eca:	68fb      	ldr	r3, [r7, #12]
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d108      	bne.n	8012ee2 <netif_add+0x26>
 8012ed0:	4b57      	ldr	r3, [pc, #348]	; (8013030 <netif_add+0x174>)
 8012ed2:	f240 1227 	movw	r2, #295	; 0x127
 8012ed6:	4957      	ldr	r1, [pc, #348]	; (8013034 <netif_add+0x178>)
 8012ed8:	4857      	ldr	r0, [pc, #348]	; (8013038 <netif_add+0x17c>)
 8012eda:	f00a f8b3 	bl	801d044 <iprintf>
 8012ede:	2300      	movs	r3, #0
 8012ee0:	e0a2      	b.n	8013028 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8012ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	d108      	bne.n	8012efa <netif_add+0x3e>
 8012ee8:	4b51      	ldr	r3, [pc, #324]	; (8013030 <netif_add+0x174>)
 8012eea:	f44f 7294 	mov.w	r2, #296	; 0x128
 8012eee:	4953      	ldr	r1, [pc, #332]	; (801303c <netif_add+0x180>)
 8012ef0:	4851      	ldr	r0, [pc, #324]	; (8013038 <netif_add+0x17c>)
 8012ef2:	f00a f8a7 	bl	801d044 <iprintf>
 8012ef6:	2300      	movs	r3, #0
 8012ef8:	e096      	b.n	8013028 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8012efa:	68bb      	ldr	r3, [r7, #8]
 8012efc:	2b00      	cmp	r3, #0
 8012efe:	d101      	bne.n	8012f04 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8012f00:	4b4f      	ldr	r3, [pc, #316]	; (8013040 <netif_add+0x184>)
 8012f02:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	2b00      	cmp	r3, #0
 8012f08:	d101      	bne.n	8012f0e <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8012f0a:	4b4d      	ldr	r3, [pc, #308]	; (8013040 <netif_add+0x184>)
 8012f0c:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8012f0e:	683b      	ldr	r3, [r7, #0]
 8012f10:	2b00      	cmp	r3, #0
 8012f12:	d101      	bne.n	8012f18 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8012f14:	4b4a      	ldr	r3, [pc, #296]	; (8013040 <netif_add+0x184>)
 8012f16:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8012f18:	68fb      	ldr	r3, [r7, #12]
 8012f1a:	2200      	movs	r2, #0
 8012f1c:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8012f1e:	68fb      	ldr	r3, [r7, #12]
 8012f20:	2200      	movs	r2, #0
 8012f22:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8012f24:	68fb      	ldr	r3, [r7, #12]
 8012f26:	2200      	movs	r2, #0
 8012f28:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8012f2a:	68fb      	ldr	r3, [r7, #12]
 8012f2c:	4a45      	ldr	r2, [pc, #276]	; (8013044 <netif_add+0x188>)
 8012f2e:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8012f30:	68fb      	ldr	r3, [r7, #12]
 8012f32:	2200      	movs	r2, #0
 8012f34:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 8012f36:	68fb      	ldr	r3, [r7, #12]
 8012f38:	2200      	movs	r2, #0
 8012f3a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8012f3e:	68fb      	ldr	r3, [r7, #12]
 8012f40:	2200      	movs	r2, #0
 8012f42:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8012f44:	68fb      	ldr	r3, [r7, #12]
 8012f46:	6a3a      	ldr	r2, [r7, #32]
 8012f48:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8012f4a:	4b3f      	ldr	r3, [pc, #252]	; (8013048 <netif_add+0x18c>)
 8012f4c:	781a      	ldrb	r2, [r3, #0]
 8012f4e:	68fb      	ldr	r3, [r7, #12]
 8012f50:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 8012f54:	68fb      	ldr	r3, [r7, #12]
 8012f56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012f58:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8012f5a:	683b      	ldr	r3, [r7, #0]
 8012f5c:	687a      	ldr	r2, [r7, #4]
 8012f5e:	68b9      	ldr	r1, [r7, #8]
 8012f60:	68f8      	ldr	r0, [r7, #12]
 8012f62:	f000 f913 	bl	801318c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8012f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f68:	68f8      	ldr	r0, [r7, #12]
 8012f6a:	4798      	blx	r3
 8012f6c:	4603      	mov	r3, r0
 8012f6e:	2b00      	cmp	r3, #0
 8012f70:	d001      	beq.n	8012f76 <netif_add+0xba>
    return NULL;
 8012f72:	2300      	movs	r3, #0
 8012f74:	e058      	b.n	8013028 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8012f76:	68fb      	ldr	r3, [r7, #12]
 8012f78:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012f7c:	2bff      	cmp	r3, #255	; 0xff
 8012f7e:	d103      	bne.n	8012f88 <netif_add+0xcc>
        netif->num = 0;
 8012f80:	68fb      	ldr	r3, [r7, #12]
 8012f82:	2200      	movs	r2, #0
 8012f84:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 8012f88:	2300      	movs	r3, #0
 8012f8a:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8012f8c:	4b2f      	ldr	r3, [pc, #188]	; (801304c <netif_add+0x190>)
 8012f8e:	681b      	ldr	r3, [r3, #0]
 8012f90:	617b      	str	r3, [r7, #20]
 8012f92:	e02b      	b.n	8012fec <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8012f94:	697a      	ldr	r2, [r7, #20]
 8012f96:	68fb      	ldr	r3, [r7, #12]
 8012f98:	429a      	cmp	r2, r3
 8012f9a:	d106      	bne.n	8012faa <netif_add+0xee>
 8012f9c:	4b24      	ldr	r3, [pc, #144]	; (8013030 <netif_add+0x174>)
 8012f9e:	f240 128b 	movw	r2, #395	; 0x18b
 8012fa2:	492b      	ldr	r1, [pc, #172]	; (8013050 <netif_add+0x194>)
 8012fa4:	4824      	ldr	r0, [pc, #144]	; (8013038 <netif_add+0x17c>)
 8012fa6:	f00a f84d 	bl	801d044 <iprintf>
        num_netifs++;
 8012faa:	693b      	ldr	r3, [r7, #16]
 8012fac:	3301      	adds	r3, #1
 8012fae:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8012fb0:	693b      	ldr	r3, [r7, #16]
 8012fb2:	2bff      	cmp	r3, #255	; 0xff
 8012fb4:	dd06      	ble.n	8012fc4 <netif_add+0x108>
 8012fb6:	4b1e      	ldr	r3, [pc, #120]	; (8013030 <netif_add+0x174>)
 8012fb8:	f240 128d 	movw	r2, #397	; 0x18d
 8012fbc:	4925      	ldr	r1, [pc, #148]	; (8013054 <netif_add+0x198>)
 8012fbe:	481e      	ldr	r0, [pc, #120]	; (8013038 <netif_add+0x17c>)
 8012fc0:	f00a f840 	bl	801d044 <iprintf>
        if (netif2->num == netif->num) {
 8012fc4:	697b      	ldr	r3, [r7, #20]
 8012fc6:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8012fca:	68fb      	ldr	r3, [r7, #12]
 8012fcc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012fd0:	429a      	cmp	r2, r3
 8012fd2:	d108      	bne.n	8012fe6 <netif_add+0x12a>
          netif->num++;
 8012fd4:	68fb      	ldr	r3, [r7, #12]
 8012fd6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012fda:	3301      	adds	r3, #1
 8012fdc:	b2da      	uxtb	r2, r3
 8012fde:	68fb      	ldr	r3, [r7, #12]
 8012fe0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 8012fe4:	e005      	b.n	8012ff2 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8012fe6:	697b      	ldr	r3, [r7, #20]
 8012fe8:	681b      	ldr	r3, [r3, #0]
 8012fea:	617b      	str	r3, [r7, #20]
 8012fec:	697b      	ldr	r3, [r7, #20]
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d1d0      	bne.n	8012f94 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8012ff2:	697b      	ldr	r3, [r7, #20]
 8012ff4:	2b00      	cmp	r3, #0
 8012ff6:	d1be      	bne.n	8012f76 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8012ff8:	68fb      	ldr	r3, [r7, #12]
 8012ffa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8012ffe:	2bfe      	cmp	r3, #254	; 0xfe
 8013000:	d103      	bne.n	801300a <netif_add+0x14e>
    netif_num = 0;
 8013002:	4b11      	ldr	r3, [pc, #68]	; (8013048 <netif_add+0x18c>)
 8013004:	2200      	movs	r2, #0
 8013006:	701a      	strb	r2, [r3, #0]
 8013008:	e006      	b.n	8013018 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 801300a:	68fb      	ldr	r3, [r7, #12]
 801300c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8013010:	3301      	adds	r3, #1
 8013012:	b2da      	uxtb	r2, r3
 8013014:	4b0c      	ldr	r3, [pc, #48]	; (8013048 <netif_add+0x18c>)
 8013016:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8013018:	4b0c      	ldr	r3, [pc, #48]	; (801304c <netif_add+0x190>)
 801301a:	681a      	ldr	r2, [r3, #0]
 801301c:	68fb      	ldr	r3, [r7, #12]
 801301e:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8013020:	4a0a      	ldr	r2, [pc, #40]	; (801304c <netif_add+0x190>)
 8013022:	68fb      	ldr	r3, [r7, #12]
 8013024:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8013026:	68fb      	ldr	r3, [r7, #12]
}
 8013028:	4618      	mov	r0, r3
 801302a:	3718      	adds	r7, #24
 801302c:	46bd      	mov	sp, r7
 801302e:	bd80      	pop	{r7, pc}
 8013030:	0801e660 	.word	0x0801e660
 8013034:	0801e6f4 	.word	0x0801e6f4
 8013038:	0801e6b0 	.word	0x0801e6b0
 801303c:	0801e710 	.word	0x0801e710
 8013040:	0803190c 	.word	0x0803190c
 8013044:	08013467 	.word	0x08013467
 8013048:	20004520 	.word	0x20004520
 801304c:	2000b3ac 	.word	0x2000b3ac
 8013050:	0801e734 	.word	0x0801e734
 8013054:	0801e748 	.word	0x0801e748

08013058 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8013058:	b580      	push	{r7, lr}
 801305a:	b082      	sub	sp, #8
 801305c:	af00      	add	r7, sp, #0
 801305e:	6078      	str	r0, [r7, #4]
 8013060:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8013062:	6839      	ldr	r1, [r7, #0]
 8013064:	6878      	ldr	r0, [r7, #4]
 8013066:	f002 fe2b 	bl	8015cc0 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801306a:	6839      	ldr	r1, [r7, #0]
 801306c:	6878      	ldr	r0, [r7, #4]
 801306e:	f007 fba3 	bl	801a7b8 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8013072:	bf00      	nop
 8013074:	3708      	adds	r7, #8
 8013076:	46bd      	mov	sp, r7
 8013078:	bd80      	pop	{r7, pc}
	...

0801307c <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 801307c:	b580      	push	{r7, lr}
 801307e:	b086      	sub	sp, #24
 8013080:	af00      	add	r7, sp, #0
 8013082:	60f8      	str	r0, [r7, #12]
 8013084:	60b9      	str	r1, [r7, #8]
 8013086:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8013088:	68bb      	ldr	r3, [r7, #8]
 801308a:	2b00      	cmp	r3, #0
 801308c:	d106      	bne.n	801309c <netif_do_set_ipaddr+0x20>
 801308e:	4b1d      	ldr	r3, [pc, #116]	; (8013104 <netif_do_set_ipaddr+0x88>)
 8013090:	f240 12cb 	movw	r2, #459	; 0x1cb
 8013094:	491c      	ldr	r1, [pc, #112]	; (8013108 <netif_do_set_ipaddr+0x8c>)
 8013096:	481d      	ldr	r0, [pc, #116]	; (801310c <netif_do_set_ipaddr+0x90>)
 8013098:	f009 ffd4 	bl	801d044 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 801309c:	687b      	ldr	r3, [r7, #4]
 801309e:	2b00      	cmp	r3, #0
 80130a0:	d106      	bne.n	80130b0 <netif_do_set_ipaddr+0x34>
 80130a2:	4b18      	ldr	r3, [pc, #96]	; (8013104 <netif_do_set_ipaddr+0x88>)
 80130a4:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 80130a8:	4917      	ldr	r1, [pc, #92]	; (8013108 <netif_do_set_ipaddr+0x8c>)
 80130aa:	4818      	ldr	r0, [pc, #96]	; (801310c <netif_do_set_ipaddr+0x90>)
 80130ac:	f009 ffca 	bl	801d044 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 80130b0:	68bb      	ldr	r3, [r7, #8]
 80130b2:	681a      	ldr	r2, [r3, #0]
 80130b4:	68fb      	ldr	r3, [r7, #12]
 80130b6:	3304      	adds	r3, #4
 80130b8:	681b      	ldr	r3, [r3, #0]
 80130ba:	429a      	cmp	r2, r3
 80130bc:	d01c      	beq.n	80130f8 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 80130be:	68bb      	ldr	r3, [r7, #8]
 80130c0:	681b      	ldr	r3, [r3, #0]
 80130c2:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 80130c4:	68fb      	ldr	r3, [r7, #12]
 80130c6:	3304      	adds	r3, #4
 80130c8:	681a      	ldr	r2, [r3, #0]
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 80130ce:	f107 0314 	add.w	r3, r7, #20
 80130d2:	4619      	mov	r1, r3
 80130d4:	6878      	ldr	r0, [r7, #4]
 80130d6:	f7ff ffbf 	bl	8013058 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80130da:	68bb      	ldr	r3, [r7, #8]
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d002      	beq.n	80130e6 <netif_do_set_ipaddr+0x6a>
 80130e0:	68bb      	ldr	r3, [r7, #8]
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	e000      	b.n	80130e8 <netif_do_set_ipaddr+0x6c>
 80130e6:	2300      	movs	r3, #0
 80130e8:	68fa      	ldr	r2, [r7, #12]
 80130ea:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80130ec:	2101      	movs	r1, #1
 80130ee:	68f8      	ldr	r0, [r7, #12]
 80130f0:	f000 f8d2 	bl	8013298 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 80130f4:	2301      	movs	r3, #1
 80130f6:	e000      	b.n	80130fa <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 80130f8:	2300      	movs	r3, #0
}
 80130fa:	4618      	mov	r0, r3
 80130fc:	3718      	adds	r7, #24
 80130fe:	46bd      	mov	sp, r7
 8013100:	bd80      	pop	{r7, pc}
 8013102:	bf00      	nop
 8013104:	0801e660 	.word	0x0801e660
 8013108:	0801e778 	.word	0x0801e778
 801310c:	0801e6b0 	.word	0x0801e6b0

08013110 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 8013110:	b480      	push	{r7}
 8013112:	b085      	sub	sp, #20
 8013114:	af00      	add	r7, sp, #0
 8013116:	60f8      	str	r0, [r7, #12]
 8013118:	60b9      	str	r1, [r7, #8]
 801311a:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 801311c:	68bb      	ldr	r3, [r7, #8]
 801311e:	681a      	ldr	r2, [r3, #0]
 8013120:	68fb      	ldr	r3, [r7, #12]
 8013122:	3308      	adds	r3, #8
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	429a      	cmp	r2, r3
 8013128:	d00a      	beq.n	8013140 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 801312a:	68bb      	ldr	r3, [r7, #8]
 801312c:	2b00      	cmp	r3, #0
 801312e:	d002      	beq.n	8013136 <netif_do_set_netmask+0x26>
 8013130:	68bb      	ldr	r3, [r7, #8]
 8013132:	681b      	ldr	r3, [r3, #0]
 8013134:	e000      	b.n	8013138 <netif_do_set_netmask+0x28>
 8013136:	2300      	movs	r3, #0
 8013138:	68fa      	ldr	r2, [r7, #12]
 801313a:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 801313c:	2301      	movs	r3, #1
 801313e:	e000      	b.n	8013142 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8013140:	2300      	movs	r3, #0
}
 8013142:	4618      	mov	r0, r3
 8013144:	3714      	adds	r7, #20
 8013146:	46bd      	mov	sp, r7
 8013148:	f85d 7b04 	ldr.w	r7, [sp], #4
 801314c:	4770      	bx	lr

0801314e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 801314e:	b480      	push	{r7}
 8013150:	b085      	sub	sp, #20
 8013152:	af00      	add	r7, sp, #0
 8013154:	60f8      	str	r0, [r7, #12]
 8013156:	60b9      	str	r1, [r7, #8]
 8013158:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801315a:	68bb      	ldr	r3, [r7, #8]
 801315c:	681a      	ldr	r2, [r3, #0]
 801315e:	68fb      	ldr	r3, [r7, #12]
 8013160:	330c      	adds	r3, #12
 8013162:	681b      	ldr	r3, [r3, #0]
 8013164:	429a      	cmp	r2, r3
 8013166:	d00a      	beq.n	801317e <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8013168:	68bb      	ldr	r3, [r7, #8]
 801316a:	2b00      	cmp	r3, #0
 801316c:	d002      	beq.n	8013174 <netif_do_set_gw+0x26>
 801316e:	68bb      	ldr	r3, [r7, #8]
 8013170:	681b      	ldr	r3, [r3, #0]
 8013172:	e000      	b.n	8013176 <netif_do_set_gw+0x28>
 8013174:	2300      	movs	r3, #0
 8013176:	68fa      	ldr	r2, [r7, #12]
 8013178:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 801317a:	2301      	movs	r3, #1
 801317c:	e000      	b.n	8013180 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 801317e:	2300      	movs	r3, #0
}
 8013180:	4618      	mov	r0, r3
 8013182:	3714      	adds	r7, #20
 8013184:	46bd      	mov	sp, r7
 8013186:	f85d 7b04 	ldr.w	r7, [sp], #4
 801318a:	4770      	bx	lr

0801318c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 801318c:	b580      	push	{r7, lr}
 801318e:	b088      	sub	sp, #32
 8013190:	af00      	add	r7, sp, #0
 8013192:	60f8      	str	r0, [r7, #12]
 8013194:	60b9      	str	r1, [r7, #8]
 8013196:	607a      	str	r2, [r7, #4]
 8013198:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801319a:	2300      	movs	r3, #0
 801319c:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 801319e:	2300      	movs	r3, #0
 80131a0:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80131a2:	68bb      	ldr	r3, [r7, #8]
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d101      	bne.n	80131ac <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 80131a8:	4b1c      	ldr	r3, [pc, #112]	; (801321c <netif_set_addr+0x90>)
 80131aa:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	2b00      	cmp	r3, #0
 80131b0:	d101      	bne.n	80131b6 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 80131b2:	4b1a      	ldr	r3, [pc, #104]	; (801321c <netif_set_addr+0x90>)
 80131b4:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 80131b6:	683b      	ldr	r3, [r7, #0]
 80131b8:	2b00      	cmp	r3, #0
 80131ba:	d101      	bne.n	80131c0 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 80131bc:	4b17      	ldr	r3, [pc, #92]	; (801321c <netif_set_addr+0x90>)
 80131be:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 80131c0:	68bb      	ldr	r3, [r7, #8]
 80131c2:	2b00      	cmp	r3, #0
 80131c4:	d003      	beq.n	80131ce <netif_set_addr+0x42>
 80131c6:	68bb      	ldr	r3, [r7, #8]
 80131c8:	681b      	ldr	r3, [r3, #0]
 80131ca:	2b00      	cmp	r3, #0
 80131cc:	d101      	bne.n	80131d2 <netif_set_addr+0x46>
 80131ce:	2301      	movs	r3, #1
 80131d0:	e000      	b.n	80131d4 <netif_set_addr+0x48>
 80131d2:	2300      	movs	r3, #0
 80131d4:	617b      	str	r3, [r7, #20]
  if (remove) {
 80131d6:	697b      	ldr	r3, [r7, #20]
 80131d8:	2b00      	cmp	r3, #0
 80131da:	d006      	beq.n	80131ea <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80131dc:	f107 0310 	add.w	r3, r7, #16
 80131e0:	461a      	mov	r2, r3
 80131e2:	68b9      	ldr	r1, [r7, #8]
 80131e4:	68f8      	ldr	r0, [r7, #12]
 80131e6:	f7ff ff49 	bl	801307c <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 80131ea:	69fa      	ldr	r2, [r7, #28]
 80131ec:	6879      	ldr	r1, [r7, #4]
 80131ee:	68f8      	ldr	r0, [r7, #12]
 80131f0:	f7ff ff8e 	bl	8013110 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 80131f4:	69ba      	ldr	r2, [r7, #24]
 80131f6:	6839      	ldr	r1, [r7, #0]
 80131f8:	68f8      	ldr	r0, [r7, #12]
 80131fa:	f7ff ffa8 	bl	801314e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 80131fe:	697b      	ldr	r3, [r7, #20]
 8013200:	2b00      	cmp	r3, #0
 8013202:	d106      	bne.n	8013212 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8013204:	f107 0310 	add.w	r3, r7, #16
 8013208:	461a      	mov	r2, r3
 801320a:	68b9      	ldr	r1, [r7, #8]
 801320c:	68f8      	ldr	r0, [r7, #12]
 801320e:	f7ff ff35 	bl	801307c <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 8013212:	bf00      	nop
 8013214:	3720      	adds	r7, #32
 8013216:	46bd      	mov	sp, r7
 8013218:	bd80      	pop	{r7, pc}
 801321a:	bf00      	nop
 801321c:	0803190c 	.word	0x0803190c

08013220 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 8013220:	b480      	push	{r7}
 8013222:	b083      	sub	sp, #12
 8013224:	af00      	add	r7, sp, #0
 8013226:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8013228:	4a04      	ldr	r2, [pc, #16]	; (801323c <netif_set_default+0x1c>)
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801322e:	bf00      	nop
 8013230:	370c      	adds	r7, #12
 8013232:	46bd      	mov	sp, r7
 8013234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013238:	4770      	bx	lr
 801323a:	bf00      	nop
 801323c:	2000b3b0 	.word	0x2000b3b0

08013240 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8013240:	b580      	push	{r7, lr}
 8013242:	b082      	sub	sp, #8
 8013244:	af00      	add	r7, sp, #0
 8013246:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8013248:	687b      	ldr	r3, [r7, #4]
 801324a:	2b00      	cmp	r3, #0
 801324c:	d107      	bne.n	801325e <netif_set_up+0x1e>
 801324e:	4b0f      	ldr	r3, [pc, #60]	; (801328c <netif_set_up+0x4c>)
 8013250:	f44f 7254 	mov.w	r2, #848	; 0x350
 8013254:	490e      	ldr	r1, [pc, #56]	; (8013290 <netif_set_up+0x50>)
 8013256:	480f      	ldr	r0, [pc, #60]	; (8013294 <netif_set_up+0x54>)
 8013258:	f009 fef4 	bl	801d044 <iprintf>
 801325c:	e013      	b.n	8013286 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 801325e:	687b      	ldr	r3, [r7, #4]
 8013260:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013264:	f003 0301 	and.w	r3, r3, #1
 8013268:	2b00      	cmp	r3, #0
 801326a:	d10c      	bne.n	8013286 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 801326c:	687b      	ldr	r3, [r7, #4]
 801326e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013272:	f043 0301 	orr.w	r3, r3, #1
 8013276:	b2da      	uxtb	r2, r3
 8013278:	687b      	ldr	r3, [r7, #4]
 801327a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801327e:	2103      	movs	r1, #3
 8013280:	6878      	ldr	r0, [r7, #4]
 8013282:	f000 f809 	bl	8013298 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8013286:	3708      	adds	r7, #8
 8013288:	46bd      	mov	sp, r7
 801328a:	bd80      	pop	{r7, pc}
 801328c:	0801e660 	.word	0x0801e660
 8013290:	0801e7e8 	.word	0x0801e7e8
 8013294:	0801e6b0 	.word	0x0801e6b0

08013298 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8013298:	b580      	push	{r7, lr}
 801329a:	b082      	sub	sp, #8
 801329c:	af00      	add	r7, sp, #0
 801329e:	6078      	str	r0, [r7, #4]
 80132a0:	460b      	mov	r3, r1
 80132a2:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 80132a4:	687b      	ldr	r3, [r7, #4]
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d106      	bne.n	80132b8 <netif_issue_reports+0x20>
 80132aa:	4b18      	ldr	r3, [pc, #96]	; (801330c <netif_issue_reports+0x74>)
 80132ac:	f240 326d 	movw	r2, #877	; 0x36d
 80132b0:	4917      	ldr	r1, [pc, #92]	; (8013310 <netif_issue_reports+0x78>)
 80132b2:	4818      	ldr	r0, [pc, #96]	; (8013314 <netif_issue_reports+0x7c>)
 80132b4:	f009 fec6 	bl	801d044 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80132b8:	687b      	ldr	r3, [r7, #4]
 80132ba:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80132be:	f003 0304 	and.w	r3, r3, #4
 80132c2:	2b00      	cmp	r3, #0
 80132c4:	d01e      	beq.n	8013304 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80132cc:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80132d0:	2b00      	cmp	r3, #0
 80132d2:	d017      	beq.n	8013304 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80132d4:	78fb      	ldrb	r3, [r7, #3]
 80132d6:	f003 0301 	and.w	r3, r3, #1
 80132da:	2b00      	cmp	r3, #0
 80132dc:	d013      	beq.n	8013306 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80132de:	687b      	ldr	r3, [r7, #4]
 80132e0:	3304      	adds	r3, #4
 80132e2:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80132e4:	2b00      	cmp	r3, #0
 80132e6:	d00e      	beq.n	8013306 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80132ee:	f003 0308 	and.w	r3, r3, #8
 80132f2:	2b00      	cmp	r3, #0
 80132f4:	d007      	beq.n	8013306 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	3304      	adds	r3, #4
 80132fa:	4619      	mov	r1, r3
 80132fc:	6878      	ldr	r0, [r7, #4]
 80132fe:	f008 f9c5 	bl	801b68c <etharp_request>
 8013302:	e000      	b.n	8013306 <netif_issue_reports+0x6e>
    return;
 8013304:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8013306:	3708      	adds	r7, #8
 8013308:	46bd      	mov	sp, r7
 801330a:	bd80      	pop	{r7, pc}
 801330c:	0801e660 	.word	0x0801e660
 8013310:	0801e804 	.word	0x0801e804
 8013314:	0801e6b0 	.word	0x0801e6b0

08013318 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 8013318:	b580      	push	{r7, lr}
 801331a:	b082      	sub	sp, #8
 801331c:	af00      	add	r7, sp, #0
 801331e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	2b00      	cmp	r3, #0
 8013324:	d107      	bne.n	8013336 <netif_set_down+0x1e>
 8013326:	4b12      	ldr	r3, [pc, #72]	; (8013370 <netif_set_down+0x58>)
 8013328:	f240 329b 	movw	r2, #923	; 0x39b
 801332c:	4911      	ldr	r1, [pc, #68]	; (8013374 <netif_set_down+0x5c>)
 801332e:	4812      	ldr	r0, [pc, #72]	; (8013378 <netif_set_down+0x60>)
 8013330:	f009 fe88 	bl	801d044 <iprintf>
 8013334:	e019      	b.n	801336a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801333c:	f003 0301 	and.w	r3, r3, #1
 8013340:	2b00      	cmp	r3, #0
 8013342:	d012      	beq.n	801336a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801334a:	f023 0301 	bic.w	r3, r3, #1
 801334e:	b2da      	uxtb	r2, r3
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801335c:	f003 0308 	and.w	r3, r3, #8
 8013360:	2b00      	cmp	r3, #0
 8013362:	d002      	beq.n	801336a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8013364:	6878      	ldr	r0, [r7, #4]
 8013366:	f007 fd4f 	bl	801ae08 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801336a:	3708      	adds	r7, #8
 801336c:	46bd      	mov	sp, r7
 801336e:	bd80      	pop	{r7, pc}
 8013370:	0801e660 	.word	0x0801e660
 8013374:	0801e828 	.word	0x0801e828
 8013378:	0801e6b0 	.word	0x0801e6b0

0801337c <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 801337c:	b580      	push	{r7, lr}
 801337e:	b082      	sub	sp, #8
 8013380:	af00      	add	r7, sp, #0
 8013382:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	2b00      	cmp	r3, #0
 8013388:	d107      	bne.n	801339a <netif_set_link_up+0x1e>
 801338a:	4b13      	ldr	r3, [pc, #76]	; (80133d8 <netif_set_link_up+0x5c>)
 801338c:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8013390:	4912      	ldr	r1, [pc, #72]	; (80133dc <netif_set_link_up+0x60>)
 8013392:	4813      	ldr	r0, [pc, #76]	; (80133e0 <netif_set_link_up+0x64>)
 8013394:	f009 fe56 	bl	801d044 <iprintf>
 8013398:	e01b      	b.n	80133d2 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80133a0:	f003 0304 	and.w	r3, r3, #4
 80133a4:	2b00      	cmp	r3, #0
 80133a6:	d114      	bne.n	80133d2 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80133ae:	f043 0304 	orr.w	r3, r3, #4
 80133b2:	b2da      	uxtb	r2, r3
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80133ba:	2103      	movs	r1, #3
 80133bc:	6878      	ldr	r0, [r7, #4]
 80133be:	f7ff ff6b 	bl	8013298 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	69db      	ldr	r3, [r3, #28]
 80133c6:	2b00      	cmp	r3, #0
 80133c8:	d003      	beq.n	80133d2 <netif_set_link_up+0x56>
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	69db      	ldr	r3, [r3, #28]
 80133ce:	6878      	ldr	r0, [r7, #4]
 80133d0:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80133d2:	3708      	adds	r7, #8
 80133d4:	46bd      	mov	sp, r7
 80133d6:	bd80      	pop	{r7, pc}
 80133d8:	0801e660 	.word	0x0801e660
 80133dc:	0801e848 	.word	0x0801e848
 80133e0:	0801e6b0 	.word	0x0801e6b0

080133e4 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 80133e4:	b580      	push	{r7, lr}
 80133e6:	b082      	sub	sp, #8
 80133e8:	af00      	add	r7, sp, #0
 80133ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	2b00      	cmp	r3, #0
 80133f0:	d107      	bne.n	8013402 <netif_set_link_down+0x1e>
 80133f2:	4b11      	ldr	r3, [pc, #68]	; (8013438 <netif_set_link_down+0x54>)
 80133f4:	f240 4206 	movw	r2, #1030	; 0x406
 80133f8:	4910      	ldr	r1, [pc, #64]	; (801343c <netif_set_link_down+0x58>)
 80133fa:	4811      	ldr	r0, [pc, #68]	; (8013440 <netif_set_link_down+0x5c>)
 80133fc:	f009 fe22 	bl	801d044 <iprintf>
 8013400:	e017      	b.n	8013432 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013408:	f003 0304 	and.w	r3, r3, #4
 801340c:	2b00      	cmp	r3, #0
 801340e:	d010      	beq.n	8013432 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 8013410:	687b      	ldr	r3, [r7, #4]
 8013412:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8013416:	f023 0304 	bic.w	r3, r3, #4
 801341a:	b2da      	uxtb	r2, r3
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 8013422:	687b      	ldr	r3, [r7, #4]
 8013424:	69db      	ldr	r3, [r3, #28]
 8013426:	2b00      	cmp	r3, #0
 8013428:	d003      	beq.n	8013432 <netif_set_link_down+0x4e>
 801342a:	687b      	ldr	r3, [r7, #4]
 801342c:	69db      	ldr	r3, [r3, #28]
 801342e:	6878      	ldr	r0, [r7, #4]
 8013430:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8013432:	3708      	adds	r7, #8
 8013434:	46bd      	mov	sp, r7
 8013436:	bd80      	pop	{r7, pc}
 8013438:	0801e660 	.word	0x0801e660
 801343c:	0801e86c 	.word	0x0801e86c
 8013440:	0801e6b0 	.word	0x0801e6b0

08013444 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8013444:	b480      	push	{r7}
 8013446:	b083      	sub	sp, #12
 8013448:	af00      	add	r7, sp, #0
 801344a:	6078      	str	r0, [r7, #4]
 801344c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 801344e:	687b      	ldr	r3, [r7, #4]
 8013450:	2b00      	cmp	r3, #0
 8013452:	d002      	beq.n	801345a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	683a      	ldr	r2, [r7, #0]
 8013458:	61da      	str	r2, [r3, #28]
  }
}
 801345a:	bf00      	nop
 801345c:	370c      	adds	r7, #12
 801345e:	46bd      	mov	sp, r7
 8013460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013464:	4770      	bx	lr

08013466 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8013466:	b480      	push	{r7}
 8013468:	b085      	sub	sp, #20
 801346a:	af00      	add	r7, sp, #0
 801346c:	60f8      	str	r0, [r7, #12]
 801346e:	60b9      	str	r1, [r7, #8]
 8013470:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8013472:	f06f 030b 	mvn.w	r3, #11
}
 8013476:	4618      	mov	r0, r3
 8013478:	3714      	adds	r7, #20
 801347a:	46bd      	mov	sp, r7
 801347c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013480:	4770      	bx	lr
	...

08013484 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8013484:	b480      	push	{r7}
 8013486:	b085      	sub	sp, #20
 8013488:	af00      	add	r7, sp, #0
 801348a:	4603      	mov	r3, r0
 801348c:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 801348e:	79fb      	ldrb	r3, [r7, #7]
 8013490:	2b00      	cmp	r3, #0
 8013492:	d013      	beq.n	80134bc <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8013494:	4b0d      	ldr	r3, [pc, #52]	; (80134cc <netif_get_by_index+0x48>)
 8013496:	681b      	ldr	r3, [r3, #0]
 8013498:	60fb      	str	r3, [r7, #12]
 801349a:	e00c      	b.n	80134b6 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 801349c:	68fb      	ldr	r3, [r7, #12]
 801349e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80134a2:	3301      	adds	r3, #1
 80134a4:	b2db      	uxtb	r3, r3
 80134a6:	79fa      	ldrb	r2, [r7, #7]
 80134a8:	429a      	cmp	r2, r3
 80134aa:	d101      	bne.n	80134b0 <netif_get_by_index+0x2c>
        return netif; /* found! */
 80134ac:	68fb      	ldr	r3, [r7, #12]
 80134ae:	e006      	b.n	80134be <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 80134b0:	68fb      	ldr	r3, [r7, #12]
 80134b2:	681b      	ldr	r3, [r3, #0]
 80134b4:	60fb      	str	r3, [r7, #12]
 80134b6:	68fb      	ldr	r3, [r7, #12]
 80134b8:	2b00      	cmp	r3, #0
 80134ba:	d1ef      	bne.n	801349c <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 80134bc:	2300      	movs	r3, #0
}
 80134be:	4618      	mov	r0, r3
 80134c0:	3714      	adds	r7, #20
 80134c2:	46bd      	mov	sp, r7
 80134c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134c8:	4770      	bx	lr
 80134ca:	bf00      	nop
 80134cc:	2000b3ac 	.word	0x2000b3ac

080134d0 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 80134d0:	b580      	push	{r7, lr}
 80134d2:	b082      	sub	sp, #8
 80134d4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80134d6:	f009 fd51 	bl	801cf7c <sys_arch_protect>
 80134da:	6038      	str	r0, [r7, #0]
 80134dc:	4b0d      	ldr	r3, [pc, #52]	; (8013514 <pbuf_free_ooseq+0x44>)
 80134de:	2200      	movs	r2, #0
 80134e0:	701a      	strb	r2, [r3, #0]
 80134e2:	6838      	ldr	r0, [r7, #0]
 80134e4:	f009 fd58 	bl	801cf98 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80134e8:	4b0b      	ldr	r3, [pc, #44]	; (8013518 <pbuf_free_ooseq+0x48>)
 80134ea:	681b      	ldr	r3, [r3, #0]
 80134ec:	607b      	str	r3, [r7, #4]
 80134ee:	e00a      	b.n	8013506 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80134f4:	2b00      	cmp	r3, #0
 80134f6:	d003      	beq.n	8013500 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 80134f8:	6878      	ldr	r0, [r7, #4]
 80134fa:	f002 fc1f 	bl	8015d3c <tcp_free_ooseq>
      return;
 80134fe:	e005      	b.n	801350c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	68db      	ldr	r3, [r3, #12]
 8013504:	607b      	str	r3, [r7, #4]
 8013506:	687b      	ldr	r3, [r7, #4]
 8013508:	2b00      	cmp	r3, #0
 801350a:	d1f1      	bne.n	80134f0 <pbuf_free_ooseq+0x20>
    }
  }
}
 801350c:	3708      	adds	r7, #8
 801350e:	46bd      	mov	sp, r7
 8013510:	bd80      	pop	{r7, pc}
 8013512:	bf00      	nop
 8013514:	2000b3b4 	.word	0x2000b3b4
 8013518:	2000b3bc 	.word	0x2000b3bc

0801351c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 801351c:	b580      	push	{r7, lr}
 801351e:	b082      	sub	sp, #8
 8013520:	af00      	add	r7, sp, #0
 8013522:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8013524:	f7ff ffd4 	bl	80134d0 <pbuf_free_ooseq>
}
 8013528:	bf00      	nop
 801352a:	3708      	adds	r7, #8
 801352c:	46bd      	mov	sp, r7
 801352e:	bd80      	pop	{r7, pc}

08013530 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8013530:	b580      	push	{r7, lr}
 8013532:	b082      	sub	sp, #8
 8013534:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8013536:	f009 fd21 	bl	801cf7c <sys_arch_protect>
 801353a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 801353c:	4b0f      	ldr	r3, [pc, #60]	; (801357c <pbuf_pool_is_empty+0x4c>)
 801353e:	781b      	ldrb	r3, [r3, #0]
 8013540:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8013542:	4b0e      	ldr	r3, [pc, #56]	; (801357c <pbuf_pool_is_empty+0x4c>)
 8013544:	2201      	movs	r2, #1
 8013546:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8013548:	6878      	ldr	r0, [r7, #4]
 801354a:	f009 fd25 	bl	801cf98 <sys_arch_unprotect>

  if (!queued) {
 801354e:	78fb      	ldrb	r3, [r7, #3]
 8013550:	2b00      	cmp	r3, #0
 8013552:	d10f      	bne.n	8013574 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8013554:	2100      	movs	r1, #0
 8013556:	480a      	ldr	r0, [pc, #40]	; (8013580 <pbuf_pool_is_empty+0x50>)
 8013558:	f7fe f89c 	bl	8011694 <tcpip_try_callback>
 801355c:	4603      	mov	r3, r0
 801355e:	2b00      	cmp	r3, #0
 8013560:	d008      	beq.n	8013574 <pbuf_pool_is_empty+0x44>
 8013562:	f009 fd0b 	bl	801cf7c <sys_arch_protect>
 8013566:	6078      	str	r0, [r7, #4]
 8013568:	4b04      	ldr	r3, [pc, #16]	; (801357c <pbuf_pool_is_empty+0x4c>)
 801356a:	2200      	movs	r2, #0
 801356c:	701a      	strb	r2, [r3, #0]
 801356e:	6878      	ldr	r0, [r7, #4]
 8013570:	f009 fd12 	bl	801cf98 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8013574:	bf00      	nop
 8013576:	3708      	adds	r7, #8
 8013578:	46bd      	mov	sp, r7
 801357a:	bd80      	pop	{r7, pc}
 801357c:	2000b3b4 	.word	0x2000b3b4
 8013580:	0801351d 	.word	0x0801351d

08013584 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8013584:	b480      	push	{r7}
 8013586:	b085      	sub	sp, #20
 8013588:	af00      	add	r7, sp, #0
 801358a:	60f8      	str	r0, [r7, #12]
 801358c:	60b9      	str	r1, [r7, #8]
 801358e:	4611      	mov	r1, r2
 8013590:	461a      	mov	r2, r3
 8013592:	460b      	mov	r3, r1
 8013594:	80fb      	strh	r3, [r7, #6]
 8013596:	4613      	mov	r3, r2
 8013598:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 801359a:	68fb      	ldr	r3, [r7, #12]
 801359c:	2200      	movs	r2, #0
 801359e:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80135a0:	68fb      	ldr	r3, [r7, #12]
 80135a2:	68ba      	ldr	r2, [r7, #8]
 80135a4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80135a6:	68fb      	ldr	r3, [r7, #12]
 80135a8:	88fa      	ldrh	r2, [r7, #6]
 80135aa:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80135ac:	68fb      	ldr	r3, [r7, #12]
 80135ae:	88ba      	ldrh	r2, [r7, #4]
 80135b0:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80135b2:	8b3b      	ldrh	r3, [r7, #24]
 80135b4:	b2da      	uxtb	r2, r3
 80135b6:	68fb      	ldr	r3, [r7, #12]
 80135b8:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	7f3a      	ldrb	r2, [r7, #28]
 80135be:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80135c0:	68fb      	ldr	r3, [r7, #12]
 80135c2:	2201      	movs	r2, #1
 80135c4:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80135c6:	68fb      	ldr	r3, [r7, #12]
 80135c8:	2200      	movs	r2, #0
 80135ca:	73da      	strb	r2, [r3, #15]
}
 80135cc:	bf00      	nop
 80135ce:	3714      	adds	r7, #20
 80135d0:	46bd      	mov	sp, r7
 80135d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135d6:	4770      	bx	lr

080135d8 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80135d8:	b580      	push	{r7, lr}
 80135da:	b08c      	sub	sp, #48	; 0x30
 80135dc:	af02      	add	r7, sp, #8
 80135de:	4603      	mov	r3, r0
 80135e0:	71fb      	strb	r3, [r7, #7]
 80135e2:	460b      	mov	r3, r1
 80135e4:	80bb      	strh	r3, [r7, #4]
 80135e6:	4613      	mov	r3, r2
 80135e8:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 80135ea:	79fb      	ldrb	r3, [r7, #7]
 80135ec:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 80135ee:	887b      	ldrh	r3, [r7, #2]
 80135f0:	2b41      	cmp	r3, #65	; 0x41
 80135f2:	d00b      	beq.n	801360c <pbuf_alloc+0x34>
 80135f4:	2b41      	cmp	r3, #65	; 0x41
 80135f6:	dc02      	bgt.n	80135fe <pbuf_alloc+0x26>
 80135f8:	2b01      	cmp	r3, #1
 80135fa:	d007      	beq.n	801360c <pbuf_alloc+0x34>
 80135fc:	e0c2      	b.n	8013784 <pbuf_alloc+0x1ac>
 80135fe:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 8013602:	d00b      	beq.n	801361c <pbuf_alloc+0x44>
 8013604:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8013608:	d070      	beq.n	80136ec <pbuf_alloc+0x114>
 801360a:	e0bb      	b.n	8013784 <pbuf_alloc+0x1ac>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 801360c:	887a      	ldrh	r2, [r7, #2]
 801360e:	88bb      	ldrh	r3, [r7, #4]
 8013610:	4619      	mov	r1, r3
 8013612:	2000      	movs	r0, #0
 8013614:	f000 f8d2 	bl	80137bc <pbuf_alloc_reference>
 8013618:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 801361a:	e0bd      	b.n	8013798 <pbuf_alloc+0x1c0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 801361c:	2300      	movs	r3, #0
 801361e:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 8013620:	2300      	movs	r3, #0
 8013622:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 8013624:	88bb      	ldrh	r3, [r7, #4]
 8013626:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8013628:	200c      	movs	r0, #12
 801362a:	f7ff fbc3 	bl	8012db4 <memp_malloc>
 801362e:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8013630:	693b      	ldr	r3, [r7, #16]
 8013632:	2b00      	cmp	r3, #0
 8013634:	d109      	bne.n	801364a <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 8013636:	f7ff ff7b 	bl	8013530 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 801363a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801363c:	2b00      	cmp	r3, #0
 801363e:	d002      	beq.n	8013646 <pbuf_alloc+0x6e>
            pbuf_free(p);
 8013640:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013642:	f000 faa9 	bl	8013b98 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8013646:	2300      	movs	r3, #0
 8013648:	e0a7      	b.n	801379a <pbuf_alloc+0x1c2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801364a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801364c:	3303      	adds	r3, #3
 801364e:	b29b      	uxth	r3, r3
 8013650:	f023 0303 	bic.w	r3, r3, #3
 8013654:	b29b      	uxth	r3, r3
 8013656:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 801365a:	b29b      	uxth	r3, r3
 801365c:	8b7a      	ldrh	r2, [r7, #26]
 801365e:	4293      	cmp	r3, r2
 8013660:	bf28      	it	cs
 8013662:	4613      	movcs	r3, r2
 8013664:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8013666:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013668:	3310      	adds	r3, #16
 801366a:	693a      	ldr	r2, [r7, #16]
 801366c:	4413      	add	r3, r2
 801366e:	3303      	adds	r3, #3
 8013670:	f023 0303 	bic.w	r3, r3, #3
 8013674:	4618      	mov	r0, r3
 8013676:	89f9      	ldrh	r1, [r7, #14]
 8013678:	8b7a      	ldrh	r2, [r7, #26]
 801367a:	2300      	movs	r3, #0
 801367c:	9301      	str	r3, [sp, #4]
 801367e:	887b      	ldrh	r3, [r7, #2]
 8013680:	9300      	str	r3, [sp, #0]
 8013682:	460b      	mov	r3, r1
 8013684:	4601      	mov	r1, r0
 8013686:	6938      	ldr	r0, [r7, #16]
 8013688:	f7ff ff7c 	bl	8013584 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801368c:	693b      	ldr	r3, [r7, #16]
 801368e:	685b      	ldr	r3, [r3, #4]
 8013690:	f003 0303 	and.w	r3, r3, #3
 8013694:	2b00      	cmp	r3, #0
 8013696:	d006      	beq.n	80136a6 <pbuf_alloc+0xce>
 8013698:	4b42      	ldr	r3, [pc, #264]	; (80137a4 <pbuf_alloc+0x1cc>)
 801369a:	f240 1201 	movw	r2, #257	; 0x101
 801369e:	4942      	ldr	r1, [pc, #264]	; (80137a8 <pbuf_alloc+0x1d0>)
 80136a0:	4842      	ldr	r0, [pc, #264]	; (80137ac <pbuf_alloc+0x1d4>)
 80136a2:	f009 fccf 	bl	801d044 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80136a6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80136a8:	3303      	adds	r3, #3
 80136aa:	f023 0303 	bic.w	r3, r3, #3
 80136ae:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 80136b2:	d106      	bne.n	80136c2 <pbuf_alloc+0xea>
 80136b4:	4b3b      	ldr	r3, [pc, #236]	; (80137a4 <pbuf_alloc+0x1cc>)
 80136b6:	f240 1203 	movw	r2, #259	; 0x103
 80136ba:	493d      	ldr	r1, [pc, #244]	; (80137b0 <pbuf_alloc+0x1d8>)
 80136bc:	483b      	ldr	r0, [pc, #236]	; (80137ac <pbuf_alloc+0x1d4>)
 80136be:	f009 fcc1 	bl	801d044 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80136c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d102      	bne.n	80136ce <pbuf_alloc+0xf6>
          /* allocated head of pbuf chain (into p) */
          p = q;
 80136c8:	693b      	ldr	r3, [r7, #16]
 80136ca:	627b      	str	r3, [r7, #36]	; 0x24
 80136cc:	e002      	b.n	80136d4 <pbuf_alloc+0xfc>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 80136ce:	69fb      	ldr	r3, [r7, #28]
 80136d0:	693a      	ldr	r2, [r7, #16]
 80136d2:	601a      	str	r2, [r3, #0]
        }
        last = q;
 80136d4:	693b      	ldr	r3, [r7, #16]
 80136d6:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 80136d8:	8b7a      	ldrh	r2, [r7, #26]
 80136da:	89fb      	ldrh	r3, [r7, #14]
 80136dc:	1ad3      	subs	r3, r2, r3
 80136de:	837b      	strh	r3, [r7, #26]
        offset = 0;
 80136e0:	2300      	movs	r3, #0
 80136e2:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 80136e4:	8b7b      	ldrh	r3, [r7, #26]
 80136e6:	2b00      	cmp	r3, #0
 80136e8:	d19e      	bne.n	8013628 <pbuf_alloc+0x50>
      break;
 80136ea:	e055      	b.n	8013798 <pbuf_alloc+0x1c0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 80136ec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80136ee:	3303      	adds	r3, #3
 80136f0:	b29b      	uxth	r3, r3
 80136f2:	f023 0303 	bic.w	r3, r3, #3
 80136f6:	b29a      	uxth	r2, r3
 80136f8:	88bb      	ldrh	r3, [r7, #4]
 80136fa:	3303      	adds	r3, #3
 80136fc:	b29b      	uxth	r3, r3
 80136fe:	f023 0303 	bic.w	r3, r3, #3
 8013702:	b29b      	uxth	r3, r3
 8013704:	4413      	add	r3, r2
 8013706:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8013708:	8b3b      	ldrh	r3, [r7, #24]
 801370a:	3310      	adds	r3, #16
 801370c:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 801370e:	8b3a      	ldrh	r2, [r7, #24]
 8013710:	88bb      	ldrh	r3, [r7, #4]
 8013712:	3303      	adds	r3, #3
 8013714:	f023 0303 	bic.w	r3, r3, #3
 8013718:	429a      	cmp	r2, r3
 801371a:	d306      	bcc.n	801372a <pbuf_alloc+0x152>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 801371c:	8afa      	ldrh	r2, [r7, #22]
 801371e:	88bb      	ldrh	r3, [r7, #4]
 8013720:	3303      	adds	r3, #3
 8013722:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8013726:	429a      	cmp	r2, r3
 8013728:	d201      	bcs.n	801372e <pbuf_alloc+0x156>
        return NULL;
 801372a:	2300      	movs	r3, #0
 801372c:	e035      	b.n	801379a <pbuf_alloc+0x1c2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 801372e:	8afb      	ldrh	r3, [r7, #22]
 8013730:	4618      	mov	r0, r3
 8013732:	f7ff f9bd 	bl	8012ab0 <mem_malloc>
 8013736:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8013738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801373a:	2b00      	cmp	r3, #0
 801373c:	d101      	bne.n	8013742 <pbuf_alloc+0x16a>
        return NULL;
 801373e:	2300      	movs	r3, #0
 8013740:	e02b      	b.n	801379a <pbuf_alloc+0x1c2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8013742:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8013744:	3310      	adds	r3, #16
 8013746:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013748:	4413      	add	r3, r2
 801374a:	3303      	adds	r3, #3
 801374c:	f023 0303 	bic.w	r3, r3, #3
 8013750:	4618      	mov	r0, r3
 8013752:	88b9      	ldrh	r1, [r7, #4]
 8013754:	88ba      	ldrh	r2, [r7, #4]
 8013756:	2300      	movs	r3, #0
 8013758:	9301      	str	r3, [sp, #4]
 801375a:	887b      	ldrh	r3, [r7, #2]
 801375c:	9300      	str	r3, [sp, #0]
 801375e:	460b      	mov	r3, r1
 8013760:	4601      	mov	r1, r0
 8013762:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8013764:	f7ff ff0e 	bl	8013584 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8013768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801376a:	685b      	ldr	r3, [r3, #4]
 801376c:	f003 0303 	and.w	r3, r3, #3
 8013770:	2b00      	cmp	r3, #0
 8013772:	d010      	beq.n	8013796 <pbuf_alloc+0x1be>
 8013774:	4b0b      	ldr	r3, [pc, #44]	; (80137a4 <pbuf_alloc+0x1cc>)
 8013776:	f240 1223 	movw	r2, #291	; 0x123
 801377a:	490e      	ldr	r1, [pc, #56]	; (80137b4 <pbuf_alloc+0x1dc>)
 801377c:	480b      	ldr	r0, [pc, #44]	; (80137ac <pbuf_alloc+0x1d4>)
 801377e:	f009 fc61 	bl	801d044 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8013782:	e008      	b.n	8013796 <pbuf_alloc+0x1be>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8013784:	4b07      	ldr	r3, [pc, #28]	; (80137a4 <pbuf_alloc+0x1cc>)
 8013786:	f240 1227 	movw	r2, #295	; 0x127
 801378a:	490b      	ldr	r1, [pc, #44]	; (80137b8 <pbuf_alloc+0x1e0>)
 801378c:	4807      	ldr	r0, [pc, #28]	; (80137ac <pbuf_alloc+0x1d4>)
 801378e:	f009 fc59 	bl	801d044 <iprintf>
      return NULL;
 8013792:	2300      	movs	r3, #0
 8013794:	e001      	b.n	801379a <pbuf_alloc+0x1c2>
      break;
 8013796:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8013798:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801379a:	4618      	mov	r0, r3
 801379c:	3728      	adds	r7, #40	; 0x28
 801379e:	46bd      	mov	sp, r7
 80137a0:	bd80      	pop	{r7, pc}
 80137a2:	bf00      	nop
 80137a4:	0801e890 	.word	0x0801e890
 80137a8:	0801e8c0 	.word	0x0801e8c0
 80137ac:	0801e8f0 	.word	0x0801e8f0
 80137b0:	0801e918 	.word	0x0801e918
 80137b4:	0801e94c 	.word	0x0801e94c
 80137b8:	0801e978 	.word	0x0801e978

080137bc <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80137bc:	b580      	push	{r7, lr}
 80137be:	b086      	sub	sp, #24
 80137c0:	af02      	add	r7, sp, #8
 80137c2:	6078      	str	r0, [r7, #4]
 80137c4:	460b      	mov	r3, r1
 80137c6:	807b      	strh	r3, [r7, #2]
 80137c8:	4613      	mov	r3, r2
 80137ca:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 80137cc:	883b      	ldrh	r3, [r7, #0]
 80137ce:	2b41      	cmp	r3, #65	; 0x41
 80137d0:	d009      	beq.n	80137e6 <pbuf_alloc_reference+0x2a>
 80137d2:	883b      	ldrh	r3, [r7, #0]
 80137d4:	2b01      	cmp	r3, #1
 80137d6:	d006      	beq.n	80137e6 <pbuf_alloc_reference+0x2a>
 80137d8:	4b0f      	ldr	r3, [pc, #60]	; (8013818 <pbuf_alloc_reference+0x5c>)
 80137da:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 80137de:	490f      	ldr	r1, [pc, #60]	; (801381c <pbuf_alloc_reference+0x60>)
 80137e0:	480f      	ldr	r0, [pc, #60]	; (8013820 <pbuf_alloc_reference+0x64>)
 80137e2:	f009 fc2f 	bl	801d044 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80137e6:	200b      	movs	r0, #11
 80137e8:	f7ff fae4 	bl	8012db4 <memp_malloc>
 80137ec:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 80137ee:	68fb      	ldr	r3, [r7, #12]
 80137f0:	2b00      	cmp	r3, #0
 80137f2:	d101      	bne.n	80137f8 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 80137f4:	2300      	movs	r3, #0
 80137f6:	e00b      	b.n	8013810 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 80137f8:	8879      	ldrh	r1, [r7, #2]
 80137fa:	887a      	ldrh	r2, [r7, #2]
 80137fc:	2300      	movs	r3, #0
 80137fe:	9301      	str	r3, [sp, #4]
 8013800:	883b      	ldrh	r3, [r7, #0]
 8013802:	9300      	str	r3, [sp, #0]
 8013804:	460b      	mov	r3, r1
 8013806:	6879      	ldr	r1, [r7, #4]
 8013808:	68f8      	ldr	r0, [r7, #12]
 801380a:	f7ff febb 	bl	8013584 <pbuf_init_alloced_pbuf>
  return p;
 801380e:	68fb      	ldr	r3, [r7, #12]
}
 8013810:	4618      	mov	r0, r3
 8013812:	3710      	adds	r7, #16
 8013814:	46bd      	mov	sp, r7
 8013816:	bd80      	pop	{r7, pc}
 8013818:	0801e890 	.word	0x0801e890
 801381c:	0801e994 	.word	0x0801e994
 8013820:	0801e8f0 	.word	0x0801e8f0

08013824 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 8013824:	b580      	push	{r7, lr}
 8013826:	b088      	sub	sp, #32
 8013828:	af02      	add	r7, sp, #8
 801382a:	607b      	str	r3, [r7, #4]
 801382c:	4603      	mov	r3, r0
 801382e:	73fb      	strb	r3, [r7, #15]
 8013830:	460b      	mov	r3, r1
 8013832:	81bb      	strh	r3, [r7, #12]
 8013834:	4613      	mov	r3, r2
 8013836:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8013838:	7bfb      	ldrb	r3, [r7, #15]
 801383a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801383c:	8a7b      	ldrh	r3, [r7, #18]
 801383e:	3303      	adds	r3, #3
 8013840:	f023 0203 	bic.w	r2, r3, #3
 8013844:	89bb      	ldrh	r3, [r7, #12]
 8013846:	441a      	add	r2, r3
 8013848:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801384a:	429a      	cmp	r2, r3
 801384c:	d901      	bls.n	8013852 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801384e:	2300      	movs	r3, #0
 8013850:	e018      	b.n	8013884 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8013852:	6a3b      	ldr	r3, [r7, #32]
 8013854:	2b00      	cmp	r3, #0
 8013856:	d007      	beq.n	8013868 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8013858:	8a7b      	ldrh	r3, [r7, #18]
 801385a:	3303      	adds	r3, #3
 801385c:	f023 0303 	bic.w	r3, r3, #3
 8013860:	6a3a      	ldr	r2, [r7, #32]
 8013862:	4413      	add	r3, r2
 8013864:	617b      	str	r3, [r7, #20]
 8013866:	e001      	b.n	801386c <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8013868:	2300      	movs	r3, #0
 801386a:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 801386c:	6878      	ldr	r0, [r7, #4]
 801386e:	89b9      	ldrh	r1, [r7, #12]
 8013870:	89ba      	ldrh	r2, [r7, #12]
 8013872:	2302      	movs	r3, #2
 8013874:	9301      	str	r3, [sp, #4]
 8013876:	897b      	ldrh	r3, [r7, #10]
 8013878:	9300      	str	r3, [sp, #0]
 801387a:	460b      	mov	r3, r1
 801387c:	6979      	ldr	r1, [r7, #20]
 801387e:	f7ff fe81 	bl	8013584 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8013882:	687b      	ldr	r3, [r7, #4]
}
 8013884:	4618      	mov	r0, r3
 8013886:	3718      	adds	r7, #24
 8013888:	46bd      	mov	sp, r7
 801388a:	bd80      	pop	{r7, pc}

0801388c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 801388c:	b580      	push	{r7, lr}
 801388e:	b084      	sub	sp, #16
 8013890:	af00      	add	r7, sp, #0
 8013892:	6078      	str	r0, [r7, #4]
 8013894:	460b      	mov	r3, r1
 8013896:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	2b00      	cmp	r3, #0
 801389c:	d106      	bne.n	80138ac <pbuf_realloc+0x20>
 801389e:	4b3a      	ldr	r3, [pc, #232]	; (8013988 <pbuf_realloc+0xfc>)
 80138a0:	f44f 72cc 	mov.w	r2, #408	; 0x198
 80138a4:	4939      	ldr	r1, [pc, #228]	; (801398c <pbuf_realloc+0x100>)
 80138a6:	483a      	ldr	r0, [pc, #232]	; (8013990 <pbuf_realloc+0x104>)
 80138a8:	f009 fbcc 	bl	801d044 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80138ac:	687b      	ldr	r3, [r7, #4]
 80138ae:	891b      	ldrh	r3, [r3, #8]
 80138b0:	887a      	ldrh	r2, [r7, #2]
 80138b2:	429a      	cmp	r2, r3
 80138b4:	d264      	bcs.n	8013980 <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	891a      	ldrh	r2, [r3, #8]
 80138ba:	887b      	ldrh	r3, [r7, #2]
 80138bc:	1ad3      	subs	r3, r2, r3
 80138be:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80138c0:	887b      	ldrh	r3, [r7, #2]
 80138c2:	817b      	strh	r3, [r7, #10]
  q = p;
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 80138c8:	e018      	b.n	80138fc <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 80138ca:	68fb      	ldr	r3, [r7, #12]
 80138cc:	895b      	ldrh	r3, [r3, #10]
 80138ce:	897a      	ldrh	r2, [r7, #10]
 80138d0:	1ad3      	subs	r3, r2, r3
 80138d2:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 80138d4:	68fb      	ldr	r3, [r7, #12]
 80138d6:	891a      	ldrh	r2, [r3, #8]
 80138d8:	893b      	ldrh	r3, [r7, #8]
 80138da:	1ad3      	subs	r3, r2, r3
 80138dc:	b29a      	uxth	r2, r3
 80138de:	68fb      	ldr	r3, [r7, #12]
 80138e0:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80138e2:	68fb      	ldr	r3, [r7, #12]
 80138e4:	681b      	ldr	r3, [r3, #0]
 80138e6:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80138e8:	68fb      	ldr	r3, [r7, #12]
 80138ea:	2b00      	cmp	r3, #0
 80138ec:	d106      	bne.n	80138fc <pbuf_realloc+0x70>
 80138ee:	4b26      	ldr	r3, [pc, #152]	; (8013988 <pbuf_realloc+0xfc>)
 80138f0:	f240 12af 	movw	r2, #431	; 0x1af
 80138f4:	4927      	ldr	r1, [pc, #156]	; (8013994 <pbuf_realloc+0x108>)
 80138f6:	4826      	ldr	r0, [pc, #152]	; (8013990 <pbuf_realloc+0x104>)
 80138f8:	f009 fba4 	bl	801d044 <iprintf>
  while (rem_len > q->len) {
 80138fc:	68fb      	ldr	r3, [r7, #12]
 80138fe:	895b      	ldrh	r3, [r3, #10]
 8013900:	897a      	ldrh	r2, [r7, #10]
 8013902:	429a      	cmp	r2, r3
 8013904:	d8e1      	bhi.n	80138ca <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 8013906:	68fb      	ldr	r3, [r7, #12]
 8013908:	7b1b      	ldrb	r3, [r3, #12]
 801390a:	f003 030f 	and.w	r3, r3, #15
 801390e:	2b00      	cmp	r3, #0
 8013910:	d122      	bne.n	8013958 <pbuf_realloc+0xcc>
 8013912:	68fb      	ldr	r3, [r7, #12]
 8013914:	895b      	ldrh	r3, [r3, #10]
 8013916:	897a      	ldrh	r2, [r7, #10]
 8013918:	429a      	cmp	r2, r3
 801391a:	d01d      	beq.n	8013958 <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 801391c:	68fb      	ldr	r3, [r7, #12]
 801391e:	7b5b      	ldrb	r3, [r3, #13]
 8013920:	f003 0302 	and.w	r3, r3, #2
 8013924:	2b00      	cmp	r3, #0
 8013926:	d117      	bne.n	8013958 <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8013928:	68fb      	ldr	r3, [r7, #12]
 801392a:	685b      	ldr	r3, [r3, #4]
 801392c:	461a      	mov	r2, r3
 801392e:	68fb      	ldr	r3, [r7, #12]
 8013930:	1ad3      	subs	r3, r2, r3
 8013932:	b29a      	uxth	r2, r3
 8013934:	897b      	ldrh	r3, [r7, #10]
 8013936:	4413      	add	r3, r2
 8013938:	b29b      	uxth	r3, r3
 801393a:	4619      	mov	r1, r3
 801393c:	68f8      	ldr	r0, [r7, #12]
 801393e:	f7fe ffad 	bl	801289c <mem_trim>
 8013942:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8013944:	68fb      	ldr	r3, [r7, #12]
 8013946:	2b00      	cmp	r3, #0
 8013948:	d106      	bne.n	8013958 <pbuf_realloc+0xcc>
 801394a:	4b0f      	ldr	r3, [pc, #60]	; (8013988 <pbuf_realloc+0xfc>)
 801394c:	f240 12bd 	movw	r2, #445	; 0x1bd
 8013950:	4911      	ldr	r1, [pc, #68]	; (8013998 <pbuf_realloc+0x10c>)
 8013952:	480f      	ldr	r0, [pc, #60]	; (8013990 <pbuf_realloc+0x104>)
 8013954:	f009 fb76 	bl	801d044 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8013958:	68fb      	ldr	r3, [r7, #12]
 801395a:	897a      	ldrh	r2, [r7, #10]
 801395c:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 801395e:	68fb      	ldr	r3, [r7, #12]
 8013960:	895a      	ldrh	r2, [r3, #10]
 8013962:	68fb      	ldr	r3, [r7, #12]
 8013964:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8013966:	68fb      	ldr	r3, [r7, #12]
 8013968:	681b      	ldr	r3, [r3, #0]
 801396a:	2b00      	cmp	r3, #0
 801396c:	d004      	beq.n	8013978 <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 801396e:	68fb      	ldr	r3, [r7, #12]
 8013970:	681b      	ldr	r3, [r3, #0]
 8013972:	4618      	mov	r0, r3
 8013974:	f000 f910 	bl	8013b98 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8013978:	68fb      	ldr	r3, [r7, #12]
 801397a:	2200      	movs	r2, #0
 801397c:	601a      	str	r2, [r3, #0]
 801397e:	e000      	b.n	8013982 <pbuf_realloc+0xf6>
    return;
 8013980:	bf00      	nop

}
 8013982:	3710      	adds	r7, #16
 8013984:	46bd      	mov	sp, r7
 8013986:	bd80      	pop	{r7, pc}
 8013988:	0801e890 	.word	0x0801e890
 801398c:	0801e9a8 	.word	0x0801e9a8
 8013990:	0801e8f0 	.word	0x0801e8f0
 8013994:	0801e9c0 	.word	0x0801e9c0
 8013998:	0801e9d8 	.word	0x0801e9d8

0801399c <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 801399c:	b580      	push	{r7, lr}
 801399e:	b086      	sub	sp, #24
 80139a0:	af00      	add	r7, sp, #0
 80139a2:	60f8      	str	r0, [r7, #12]
 80139a4:	60b9      	str	r1, [r7, #8]
 80139a6:	4613      	mov	r3, r2
 80139a8:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80139aa:	68fb      	ldr	r3, [r7, #12]
 80139ac:	2b00      	cmp	r3, #0
 80139ae:	d106      	bne.n	80139be <pbuf_add_header_impl+0x22>
 80139b0:	4b2b      	ldr	r3, [pc, #172]	; (8013a60 <pbuf_add_header_impl+0xc4>)
 80139b2:	f240 12df 	movw	r2, #479	; 0x1df
 80139b6:	492b      	ldr	r1, [pc, #172]	; (8013a64 <pbuf_add_header_impl+0xc8>)
 80139b8:	482b      	ldr	r0, [pc, #172]	; (8013a68 <pbuf_add_header_impl+0xcc>)
 80139ba:	f009 fb43 	bl	801d044 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80139be:	68fb      	ldr	r3, [r7, #12]
 80139c0:	2b00      	cmp	r3, #0
 80139c2:	d003      	beq.n	80139cc <pbuf_add_header_impl+0x30>
 80139c4:	68bb      	ldr	r3, [r7, #8]
 80139c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80139ca:	d301      	bcc.n	80139d0 <pbuf_add_header_impl+0x34>
    return 1;
 80139cc:	2301      	movs	r3, #1
 80139ce:	e043      	b.n	8013a58 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 80139d0:	68bb      	ldr	r3, [r7, #8]
 80139d2:	2b00      	cmp	r3, #0
 80139d4:	d101      	bne.n	80139da <pbuf_add_header_impl+0x3e>
    return 0;
 80139d6:	2300      	movs	r3, #0
 80139d8:	e03e      	b.n	8013a58 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 80139da:	68bb      	ldr	r3, [r7, #8]
 80139dc:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 80139de:	68fb      	ldr	r3, [r7, #12]
 80139e0:	891a      	ldrh	r2, [r3, #8]
 80139e2:	8a7b      	ldrh	r3, [r7, #18]
 80139e4:	4413      	add	r3, r2
 80139e6:	b29b      	uxth	r3, r3
 80139e8:	8a7a      	ldrh	r2, [r7, #18]
 80139ea:	429a      	cmp	r2, r3
 80139ec:	d901      	bls.n	80139f2 <pbuf_add_header_impl+0x56>
    return 1;
 80139ee:	2301      	movs	r3, #1
 80139f0:	e032      	b.n	8013a58 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 80139f2:	68fb      	ldr	r3, [r7, #12]
 80139f4:	7b1b      	ldrb	r3, [r3, #12]
 80139f6:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 80139f8:	8a3b      	ldrh	r3, [r7, #16]
 80139fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d00c      	beq.n	8013a1c <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	685a      	ldr	r2, [r3, #4]
 8013a06:	68bb      	ldr	r3, [r7, #8]
 8013a08:	425b      	negs	r3, r3
 8013a0a:	4413      	add	r3, r2
 8013a0c:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8013a0e:	68fb      	ldr	r3, [r7, #12]
 8013a10:	3310      	adds	r3, #16
 8013a12:	697a      	ldr	r2, [r7, #20]
 8013a14:	429a      	cmp	r2, r3
 8013a16:	d20d      	bcs.n	8013a34 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8013a18:	2301      	movs	r3, #1
 8013a1a:	e01d      	b.n	8013a58 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8013a1c:	79fb      	ldrb	r3, [r7, #7]
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d006      	beq.n	8013a30 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8013a22:	68fb      	ldr	r3, [r7, #12]
 8013a24:	685a      	ldr	r2, [r3, #4]
 8013a26:	68bb      	ldr	r3, [r7, #8]
 8013a28:	425b      	negs	r3, r3
 8013a2a:	4413      	add	r3, r2
 8013a2c:	617b      	str	r3, [r7, #20]
 8013a2e:	e001      	b.n	8013a34 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8013a30:	2301      	movs	r3, #1
 8013a32:	e011      	b.n	8013a58 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8013a34:	68fb      	ldr	r3, [r7, #12]
 8013a36:	697a      	ldr	r2, [r7, #20]
 8013a38:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8013a3a:	68fb      	ldr	r3, [r7, #12]
 8013a3c:	895a      	ldrh	r2, [r3, #10]
 8013a3e:	8a7b      	ldrh	r3, [r7, #18]
 8013a40:	4413      	add	r3, r2
 8013a42:	b29a      	uxth	r2, r3
 8013a44:	68fb      	ldr	r3, [r7, #12]
 8013a46:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8013a48:	68fb      	ldr	r3, [r7, #12]
 8013a4a:	891a      	ldrh	r2, [r3, #8]
 8013a4c:	8a7b      	ldrh	r3, [r7, #18]
 8013a4e:	4413      	add	r3, r2
 8013a50:	b29a      	uxth	r2, r3
 8013a52:	68fb      	ldr	r3, [r7, #12]
 8013a54:	811a      	strh	r2, [r3, #8]


  return 0;
 8013a56:	2300      	movs	r3, #0
}
 8013a58:	4618      	mov	r0, r3
 8013a5a:	3718      	adds	r7, #24
 8013a5c:	46bd      	mov	sp, r7
 8013a5e:	bd80      	pop	{r7, pc}
 8013a60:	0801e890 	.word	0x0801e890
 8013a64:	0801e9f4 	.word	0x0801e9f4
 8013a68:	0801e8f0 	.word	0x0801e8f0

08013a6c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8013a6c:	b580      	push	{r7, lr}
 8013a6e:	b082      	sub	sp, #8
 8013a70:	af00      	add	r7, sp, #0
 8013a72:	6078      	str	r0, [r7, #4]
 8013a74:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8013a76:	2200      	movs	r2, #0
 8013a78:	6839      	ldr	r1, [r7, #0]
 8013a7a:	6878      	ldr	r0, [r7, #4]
 8013a7c:	f7ff ff8e 	bl	801399c <pbuf_add_header_impl>
 8013a80:	4603      	mov	r3, r0
}
 8013a82:	4618      	mov	r0, r3
 8013a84:	3708      	adds	r7, #8
 8013a86:	46bd      	mov	sp, r7
 8013a88:	bd80      	pop	{r7, pc}
	...

08013a8c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8013a8c:	b580      	push	{r7, lr}
 8013a8e:	b084      	sub	sp, #16
 8013a90:	af00      	add	r7, sp, #0
 8013a92:	6078      	str	r0, [r7, #4]
 8013a94:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8013a96:	687b      	ldr	r3, [r7, #4]
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	d106      	bne.n	8013aaa <pbuf_remove_header+0x1e>
 8013a9c:	4b20      	ldr	r3, [pc, #128]	; (8013b20 <pbuf_remove_header+0x94>)
 8013a9e:	f240 224b 	movw	r2, #587	; 0x24b
 8013aa2:	4920      	ldr	r1, [pc, #128]	; (8013b24 <pbuf_remove_header+0x98>)
 8013aa4:	4820      	ldr	r0, [pc, #128]	; (8013b28 <pbuf_remove_header+0x9c>)
 8013aa6:	f009 facd 	bl	801d044 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	2b00      	cmp	r3, #0
 8013aae:	d003      	beq.n	8013ab8 <pbuf_remove_header+0x2c>
 8013ab0:	683b      	ldr	r3, [r7, #0]
 8013ab2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8013ab6:	d301      	bcc.n	8013abc <pbuf_remove_header+0x30>
    return 1;
 8013ab8:	2301      	movs	r3, #1
 8013aba:	e02c      	b.n	8013b16 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8013abc:	683b      	ldr	r3, [r7, #0]
 8013abe:	2b00      	cmp	r3, #0
 8013ac0:	d101      	bne.n	8013ac6 <pbuf_remove_header+0x3a>
    return 0;
 8013ac2:	2300      	movs	r3, #0
 8013ac4:	e027      	b.n	8013b16 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8013ac6:	683b      	ldr	r3, [r7, #0]
 8013ac8:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	895b      	ldrh	r3, [r3, #10]
 8013ace:	89fa      	ldrh	r2, [r7, #14]
 8013ad0:	429a      	cmp	r2, r3
 8013ad2:	d908      	bls.n	8013ae6 <pbuf_remove_header+0x5a>
 8013ad4:	4b12      	ldr	r3, [pc, #72]	; (8013b20 <pbuf_remove_header+0x94>)
 8013ad6:	f240 2255 	movw	r2, #597	; 0x255
 8013ada:	4914      	ldr	r1, [pc, #80]	; (8013b2c <pbuf_remove_header+0xa0>)
 8013adc:	4812      	ldr	r0, [pc, #72]	; (8013b28 <pbuf_remove_header+0x9c>)
 8013ade:	f009 fab1 	bl	801d044 <iprintf>
 8013ae2:	2301      	movs	r3, #1
 8013ae4:	e017      	b.n	8013b16 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	685b      	ldr	r3, [r3, #4]
 8013aea:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	685a      	ldr	r2, [r3, #4]
 8013af0:	683b      	ldr	r3, [r7, #0]
 8013af2:	441a      	add	r2, r3
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	895a      	ldrh	r2, [r3, #10]
 8013afc:	89fb      	ldrh	r3, [r7, #14]
 8013afe:	1ad3      	subs	r3, r2, r3
 8013b00:	b29a      	uxth	r2, r3
 8013b02:	687b      	ldr	r3, [r7, #4]
 8013b04:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	891a      	ldrh	r2, [r3, #8]
 8013b0a:	89fb      	ldrh	r3, [r7, #14]
 8013b0c:	1ad3      	subs	r3, r2, r3
 8013b0e:	b29a      	uxth	r2, r3
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8013b14:	2300      	movs	r3, #0
}
 8013b16:	4618      	mov	r0, r3
 8013b18:	3710      	adds	r7, #16
 8013b1a:	46bd      	mov	sp, r7
 8013b1c:	bd80      	pop	{r7, pc}
 8013b1e:	bf00      	nop
 8013b20:	0801e890 	.word	0x0801e890
 8013b24:	0801e9f4 	.word	0x0801e9f4
 8013b28:	0801e8f0 	.word	0x0801e8f0
 8013b2c:	0801ea00 	.word	0x0801ea00

08013b30 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8013b30:	b580      	push	{r7, lr}
 8013b32:	b082      	sub	sp, #8
 8013b34:	af00      	add	r7, sp, #0
 8013b36:	6078      	str	r0, [r7, #4]
 8013b38:	460b      	mov	r3, r1
 8013b3a:	807b      	strh	r3, [r7, #2]
 8013b3c:	4613      	mov	r3, r2
 8013b3e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8013b40:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	da08      	bge.n	8013b5a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8013b48:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013b4c:	425b      	negs	r3, r3
 8013b4e:	4619      	mov	r1, r3
 8013b50:	6878      	ldr	r0, [r7, #4]
 8013b52:	f7ff ff9b 	bl	8013a8c <pbuf_remove_header>
 8013b56:	4603      	mov	r3, r0
 8013b58:	e007      	b.n	8013b6a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8013b5a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013b5e:	787a      	ldrb	r2, [r7, #1]
 8013b60:	4619      	mov	r1, r3
 8013b62:	6878      	ldr	r0, [r7, #4]
 8013b64:	f7ff ff1a 	bl	801399c <pbuf_add_header_impl>
 8013b68:	4603      	mov	r3, r0
  }
}
 8013b6a:	4618      	mov	r0, r3
 8013b6c:	3708      	adds	r7, #8
 8013b6e:	46bd      	mov	sp, r7
 8013b70:	bd80      	pop	{r7, pc}

08013b72 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8013b72:	b580      	push	{r7, lr}
 8013b74:	b082      	sub	sp, #8
 8013b76:	af00      	add	r7, sp, #0
 8013b78:	6078      	str	r0, [r7, #4]
 8013b7a:	460b      	mov	r3, r1
 8013b7c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8013b7e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8013b82:	2201      	movs	r2, #1
 8013b84:	4619      	mov	r1, r3
 8013b86:	6878      	ldr	r0, [r7, #4]
 8013b88:	f7ff ffd2 	bl	8013b30 <pbuf_header_impl>
 8013b8c:	4603      	mov	r3, r0
}
 8013b8e:	4618      	mov	r0, r3
 8013b90:	3708      	adds	r7, #8
 8013b92:	46bd      	mov	sp, r7
 8013b94:	bd80      	pop	{r7, pc}
	...

08013b98 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8013b98:	b580      	push	{r7, lr}
 8013b9a:	b088      	sub	sp, #32
 8013b9c:	af00      	add	r7, sp, #0
 8013b9e:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8013ba0:	687b      	ldr	r3, [r7, #4]
 8013ba2:	2b00      	cmp	r3, #0
 8013ba4:	d10b      	bne.n	8013bbe <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	d106      	bne.n	8013bba <pbuf_free+0x22>
 8013bac:	4b3b      	ldr	r3, [pc, #236]	; (8013c9c <pbuf_free+0x104>)
 8013bae:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8013bb2:	493b      	ldr	r1, [pc, #236]	; (8013ca0 <pbuf_free+0x108>)
 8013bb4:	483b      	ldr	r0, [pc, #236]	; (8013ca4 <pbuf_free+0x10c>)
 8013bb6:	f009 fa45 	bl	801d044 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8013bba:	2300      	movs	r3, #0
 8013bbc:	e069      	b.n	8013c92 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8013bbe:	2300      	movs	r3, #0
 8013bc0:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8013bc2:	e062      	b.n	8013c8a <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8013bc4:	f009 f9da 	bl	801cf7c <sys_arch_protect>
 8013bc8:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	7b9b      	ldrb	r3, [r3, #14]
 8013bce:	2b00      	cmp	r3, #0
 8013bd0:	d106      	bne.n	8013be0 <pbuf_free+0x48>
 8013bd2:	4b32      	ldr	r3, [pc, #200]	; (8013c9c <pbuf_free+0x104>)
 8013bd4:	f240 22f1 	movw	r2, #753	; 0x2f1
 8013bd8:	4933      	ldr	r1, [pc, #204]	; (8013ca8 <pbuf_free+0x110>)
 8013bda:	4832      	ldr	r0, [pc, #200]	; (8013ca4 <pbuf_free+0x10c>)
 8013bdc:	f009 fa32 	bl	801d044 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8013be0:	687b      	ldr	r3, [r7, #4]
 8013be2:	7b9b      	ldrb	r3, [r3, #14]
 8013be4:	3b01      	subs	r3, #1
 8013be6:	b2da      	uxtb	r2, r3
 8013be8:	687b      	ldr	r3, [r7, #4]
 8013bea:	739a      	strb	r2, [r3, #14]
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	7b9b      	ldrb	r3, [r3, #14]
 8013bf0:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8013bf2:	69b8      	ldr	r0, [r7, #24]
 8013bf4:	f009 f9d0 	bl	801cf98 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8013bf8:	7dfb      	ldrb	r3, [r7, #23]
 8013bfa:	2b00      	cmp	r3, #0
 8013bfc:	d143      	bne.n	8013c86 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	681b      	ldr	r3, [r3, #0]
 8013c02:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8013c04:	687b      	ldr	r3, [r7, #4]
 8013c06:	7b1b      	ldrb	r3, [r3, #12]
 8013c08:	f003 030f 	and.w	r3, r3, #15
 8013c0c:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8013c0e:	687b      	ldr	r3, [r7, #4]
 8013c10:	7b5b      	ldrb	r3, [r3, #13]
 8013c12:	f003 0302 	and.w	r3, r3, #2
 8013c16:	2b00      	cmp	r3, #0
 8013c18:	d011      	beq.n	8013c3e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8013c1e:	68bb      	ldr	r3, [r7, #8]
 8013c20:	691b      	ldr	r3, [r3, #16]
 8013c22:	2b00      	cmp	r3, #0
 8013c24:	d106      	bne.n	8013c34 <pbuf_free+0x9c>
 8013c26:	4b1d      	ldr	r3, [pc, #116]	; (8013c9c <pbuf_free+0x104>)
 8013c28:	f240 22ff 	movw	r2, #767	; 0x2ff
 8013c2c:	491f      	ldr	r1, [pc, #124]	; (8013cac <pbuf_free+0x114>)
 8013c2e:	481d      	ldr	r0, [pc, #116]	; (8013ca4 <pbuf_free+0x10c>)
 8013c30:	f009 fa08 	bl	801d044 <iprintf>
        pc->custom_free_function(p);
 8013c34:	68bb      	ldr	r3, [r7, #8]
 8013c36:	691b      	ldr	r3, [r3, #16]
 8013c38:	6878      	ldr	r0, [r7, #4]
 8013c3a:	4798      	blx	r3
 8013c3c:	e01d      	b.n	8013c7a <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8013c3e:	7bfb      	ldrb	r3, [r7, #15]
 8013c40:	2b02      	cmp	r3, #2
 8013c42:	d104      	bne.n	8013c4e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8013c44:	6879      	ldr	r1, [r7, #4]
 8013c46:	200c      	movs	r0, #12
 8013c48:	f7ff f906 	bl	8012e58 <memp_free>
 8013c4c:	e015      	b.n	8013c7a <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8013c4e:	7bfb      	ldrb	r3, [r7, #15]
 8013c50:	2b01      	cmp	r3, #1
 8013c52:	d104      	bne.n	8013c5e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8013c54:	6879      	ldr	r1, [r7, #4]
 8013c56:	200b      	movs	r0, #11
 8013c58:	f7ff f8fe 	bl	8012e58 <memp_free>
 8013c5c:	e00d      	b.n	8013c7a <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8013c5e:	7bfb      	ldrb	r3, [r7, #15]
 8013c60:	2b00      	cmp	r3, #0
 8013c62:	d103      	bne.n	8013c6c <pbuf_free+0xd4>
          mem_free(p);
 8013c64:	6878      	ldr	r0, [r7, #4]
 8013c66:	f7fe fd89 	bl	801277c <mem_free>
 8013c6a:	e006      	b.n	8013c7a <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8013c6c:	4b0b      	ldr	r3, [pc, #44]	; (8013c9c <pbuf_free+0x104>)
 8013c6e:	f240 320f 	movw	r2, #783	; 0x30f
 8013c72:	490f      	ldr	r1, [pc, #60]	; (8013cb0 <pbuf_free+0x118>)
 8013c74:	480b      	ldr	r0, [pc, #44]	; (8013ca4 <pbuf_free+0x10c>)
 8013c76:	f009 f9e5 	bl	801d044 <iprintf>
        }
      }
      count++;
 8013c7a:	7ffb      	ldrb	r3, [r7, #31]
 8013c7c:	3301      	adds	r3, #1
 8013c7e:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8013c80:	693b      	ldr	r3, [r7, #16]
 8013c82:	607b      	str	r3, [r7, #4]
 8013c84:	e001      	b.n	8013c8a <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8013c86:	2300      	movs	r3, #0
 8013c88:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8013c8a:	687b      	ldr	r3, [r7, #4]
 8013c8c:	2b00      	cmp	r3, #0
 8013c8e:	d199      	bne.n	8013bc4 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8013c90:	7ffb      	ldrb	r3, [r7, #31]
}
 8013c92:	4618      	mov	r0, r3
 8013c94:	3720      	adds	r7, #32
 8013c96:	46bd      	mov	sp, r7
 8013c98:	bd80      	pop	{r7, pc}
 8013c9a:	bf00      	nop
 8013c9c:	0801e890 	.word	0x0801e890
 8013ca0:	0801e9f4 	.word	0x0801e9f4
 8013ca4:	0801e8f0 	.word	0x0801e8f0
 8013ca8:	0801ea20 	.word	0x0801ea20
 8013cac:	0801ea38 	.word	0x0801ea38
 8013cb0:	0801ea5c 	.word	0x0801ea5c

08013cb4 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8013cb4:	b480      	push	{r7}
 8013cb6:	b085      	sub	sp, #20
 8013cb8:	af00      	add	r7, sp, #0
 8013cba:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8013cbc:	2300      	movs	r3, #0
 8013cbe:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8013cc0:	e005      	b.n	8013cce <pbuf_clen+0x1a>
    ++len;
 8013cc2:	89fb      	ldrh	r3, [r7, #14]
 8013cc4:	3301      	adds	r3, #1
 8013cc6:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	681b      	ldr	r3, [r3, #0]
 8013ccc:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8013cce:	687b      	ldr	r3, [r7, #4]
 8013cd0:	2b00      	cmp	r3, #0
 8013cd2:	d1f6      	bne.n	8013cc2 <pbuf_clen+0xe>
  }
  return len;
 8013cd4:	89fb      	ldrh	r3, [r7, #14]
}
 8013cd6:	4618      	mov	r0, r3
 8013cd8:	3714      	adds	r7, #20
 8013cda:	46bd      	mov	sp, r7
 8013cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ce0:	4770      	bx	lr
	...

08013ce4 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8013ce4:	b580      	push	{r7, lr}
 8013ce6:	b084      	sub	sp, #16
 8013ce8:	af00      	add	r7, sp, #0
 8013cea:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d016      	beq.n	8013d20 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8013cf2:	f009 f943 	bl	801cf7c <sys_arch_protect>
 8013cf6:	60f8      	str	r0, [r7, #12]
 8013cf8:	687b      	ldr	r3, [r7, #4]
 8013cfa:	7b9b      	ldrb	r3, [r3, #14]
 8013cfc:	3301      	adds	r3, #1
 8013cfe:	b2da      	uxtb	r2, r3
 8013d00:	687b      	ldr	r3, [r7, #4]
 8013d02:	739a      	strb	r2, [r3, #14]
 8013d04:	68f8      	ldr	r0, [r7, #12]
 8013d06:	f009 f947 	bl	801cf98 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	7b9b      	ldrb	r3, [r3, #14]
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d106      	bne.n	8013d20 <pbuf_ref+0x3c>
 8013d12:	4b05      	ldr	r3, [pc, #20]	; (8013d28 <pbuf_ref+0x44>)
 8013d14:	f240 3242 	movw	r2, #834	; 0x342
 8013d18:	4904      	ldr	r1, [pc, #16]	; (8013d2c <pbuf_ref+0x48>)
 8013d1a:	4805      	ldr	r0, [pc, #20]	; (8013d30 <pbuf_ref+0x4c>)
 8013d1c:	f009 f992 	bl	801d044 <iprintf>
  }
}
 8013d20:	bf00      	nop
 8013d22:	3710      	adds	r7, #16
 8013d24:	46bd      	mov	sp, r7
 8013d26:	bd80      	pop	{r7, pc}
 8013d28:	0801e890 	.word	0x0801e890
 8013d2c:	0801ea70 	.word	0x0801ea70
 8013d30:	0801e8f0 	.word	0x0801e8f0

08013d34 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8013d34:	b580      	push	{r7, lr}
 8013d36:	b084      	sub	sp, #16
 8013d38:	af00      	add	r7, sp, #0
 8013d3a:	6078      	str	r0, [r7, #4]
 8013d3c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	d002      	beq.n	8013d4a <pbuf_cat+0x16>
 8013d44:	683b      	ldr	r3, [r7, #0]
 8013d46:	2b00      	cmp	r3, #0
 8013d48:	d107      	bne.n	8013d5a <pbuf_cat+0x26>
 8013d4a:	4b20      	ldr	r3, [pc, #128]	; (8013dcc <pbuf_cat+0x98>)
 8013d4c:	f240 325a 	movw	r2, #858	; 0x35a
 8013d50:	491f      	ldr	r1, [pc, #124]	; (8013dd0 <pbuf_cat+0x9c>)
 8013d52:	4820      	ldr	r0, [pc, #128]	; (8013dd4 <pbuf_cat+0xa0>)
 8013d54:	f009 f976 	bl	801d044 <iprintf>
 8013d58:	e034      	b.n	8013dc4 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	60fb      	str	r3, [r7, #12]
 8013d5e:	e00a      	b.n	8013d76 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8013d60:	68fb      	ldr	r3, [r7, #12]
 8013d62:	891a      	ldrh	r2, [r3, #8]
 8013d64:	683b      	ldr	r3, [r7, #0]
 8013d66:	891b      	ldrh	r3, [r3, #8]
 8013d68:	4413      	add	r3, r2
 8013d6a:	b29a      	uxth	r2, r3
 8013d6c:	68fb      	ldr	r3, [r7, #12]
 8013d6e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8013d70:	68fb      	ldr	r3, [r7, #12]
 8013d72:	681b      	ldr	r3, [r3, #0]
 8013d74:	60fb      	str	r3, [r7, #12]
 8013d76:	68fb      	ldr	r3, [r7, #12]
 8013d78:	681b      	ldr	r3, [r3, #0]
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	d1f0      	bne.n	8013d60 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8013d7e:	68fb      	ldr	r3, [r7, #12]
 8013d80:	891a      	ldrh	r2, [r3, #8]
 8013d82:	68fb      	ldr	r3, [r7, #12]
 8013d84:	895b      	ldrh	r3, [r3, #10]
 8013d86:	429a      	cmp	r2, r3
 8013d88:	d006      	beq.n	8013d98 <pbuf_cat+0x64>
 8013d8a:	4b10      	ldr	r3, [pc, #64]	; (8013dcc <pbuf_cat+0x98>)
 8013d8c:	f240 3262 	movw	r2, #866	; 0x362
 8013d90:	4911      	ldr	r1, [pc, #68]	; (8013dd8 <pbuf_cat+0xa4>)
 8013d92:	4810      	ldr	r0, [pc, #64]	; (8013dd4 <pbuf_cat+0xa0>)
 8013d94:	f009 f956 	bl	801d044 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8013d98:	68fb      	ldr	r3, [r7, #12]
 8013d9a:	681b      	ldr	r3, [r3, #0]
 8013d9c:	2b00      	cmp	r3, #0
 8013d9e:	d006      	beq.n	8013dae <pbuf_cat+0x7a>
 8013da0:	4b0a      	ldr	r3, [pc, #40]	; (8013dcc <pbuf_cat+0x98>)
 8013da2:	f240 3263 	movw	r2, #867	; 0x363
 8013da6:	490d      	ldr	r1, [pc, #52]	; (8013ddc <pbuf_cat+0xa8>)
 8013da8:	480a      	ldr	r0, [pc, #40]	; (8013dd4 <pbuf_cat+0xa0>)
 8013daa:	f009 f94b 	bl	801d044 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8013dae:	68fb      	ldr	r3, [r7, #12]
 8013db0:	891a      	ldrh	r2, [r3, #8]
 8013db2:	683b      	ldr	r3, [r7, #0]
 8013db4:	891b      	ldrh	r3, [r3, #8]
 8013db6:	4413      	add	r3, r2
 8013db8:	b29a      	uxth	r2, r3
 8013dba:	68fb      	ldr	r3, [r7, #12]
 8013dbc:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8013dbe:	68fb      	ldr	r3, [r7, #12]
 8013dc0:	683a      	ldr	r2, [r7, #0]
 8013dc2:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8013dc4:	3710      	adds	r7, #16
 8013dc6:	46bd      	mov	sp, r7
 8013dc8:	bd80      	pop	{r7, pc}
 8013dca:	bf00      	nop
 8013dcc:	0801e890 	.word	0x0801e890
 8013dd0:	0801ea84 	.word	0x0801ea84
 8013dd4:	0801e8f0 	.word	0x0801e8f0
 8013dd8:	0801eabc 	.word	0x0801eabc
 8013ddc:	0801eaec 	.word	0x0801eaec

08013de0 <pbuf_chain>:
 * The ->ref field of the first pbuf of the tail chain is adjusted.
 *
 */
void
pbuf_chain(struct pbuf *h, struct pbuf *t)
{
 8013de0:	b580      	push	{r7, lr}
 8013de2:	b082      	sub	sp, #8
 8013de4:	af00      	add	r7, sp, #0
 8013de6:	6078      	str	r0, [r7, #4]
 8013de8:	6039      	str	r1, [r7, #0]
  pbuf_cat(h, t);
 8013dea:	6839      	ldr	r1, [r7, #0]
 8013dec:	6878      	ldr	r0, [r7, #4]
 8013dee:	f7ff ffa1 	bl	8013d34 <pbuf_cat>
  /* t is now referenced by h */
  pbuf_ref(t);
 8013df2:	6838      	ldr	r0, [r7, #0]
 8013df4:	f7ff ff76 	bl	8013ce4 <pbuf_ref>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_chain: %p references %p\n", (void *)h, (void *)t));
}
 8013df8:	bf00      	nop
 8013dfa:	3708      	adds	r7, #8
 8013dfc:	46bd      	mov	sp, r7
 8013dfe:	bd80      	pop	{r7, pc}

08013e00 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8013e00:	b580      	push	{r7, lr}
 8013e02:	b086      	sub	sp, #24
 8013e04:	af00      	add	r7, sp, #0
 8013e06:	6078      	str	r0, [r7, #4]
 8013e08:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8013e0a:	2300      	movs	r3, #0
 8013e0c:	617b      	str	r3, [r7, #20]
 8013e0e:	2300      	movs	r3, #0
 8013e10:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8013e12:	687b      	ldr	r3, [r7, #4]
 8013e14:	2b00      	cmp	r3, #0
 8013e16:	d008      	beq.n	8013e2a <pbuf_copy+0x2a>
 8013e18:	683b      	ldr	r3, [r7, #0]
 8013e1a:	2b00      	cmp	r3, #0
 8013e1c:	d005      	beq.n	8013e2a <pbuf_copy+0x2a>
 8013e1e:	687b      	ldr	r3, [r7, #4]
 8013e20:	891a      	ldrh	r2, [r3, #8]
 8013e22:	683b      	ldr	r3, [r7, #0]
 8013e24:	891b      	ldrh	r3, [r3, #8]
 8013e26:	429a      	cmp	r2, r3
 8013e28:	d209      	bcs.n	8013e3e <pbuf_copy+0x3e>
 8013e2a:	4b57      	ldr	r3, [pc, #348]	; (8013f88 <pbuf_copy+0x188>)
 8013e2c:	f240 32ca 	movw	r2, #970	; 0x3ca
 8013e30:	4956      	ldr	r1, [pc, #344]	; (8013f8c <pbuf_copy+0x18c>)
 8013e32:	4857      	ldr	r0, [pc, #348]	; (8013f90 <pbuf_copy+0x190>)
 8013e34:	f009 f906 	bl	801d044 <iprintf>
 8013e38:	f06f 030f 	mvn.w	r3, #15
 8013e3c:	e09f      	b.n	8013f7e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8013e3e:	687b      	ldr	r3, [r7, #4]
 8013e40:	895b      	ldrh	r3, [r3, #10]
 8013e42:	461a      	mov	r2, r3
 8013e44:	697b      	ldr	r3, [r7, #20]
 8013e46:	1ad2      	subs	r2, r2, r3
 8013e48:	683b      	ldr	r3, [r7, #0]
 8013e4a:	895b      	ldrh	r3, [r3, #10]
 8013e4c:	4619      	mov	r1, r3
 8013e4e:	693b      	ldr	r3, [r7, #16]
 8013e50:	1acb      	subs	r3, r1, r3
 8013e52:	429a      	cmp	r2, r3
 8013e54:	d306      	bcc.n	8013e64 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8013e56:	683b      	ldr	r3, [r7, #0]
 8013e58:	895b      	ldrh	r3, [r3, #10]
 8013e5a:	461a      	mov	r2, r3
 8013e5c:	693b      	ldr	r3, [r7, #16]
 8013e5e:	1ad3      	subs	r3, r2, r3
 8013e60:	60fb      	str	r3, [r7, #12]
 8013e62:	e005      	b.n	8013e70 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8013e64:	687b      	ldr	r3, [r7, #4]
 8013e66:	895b      	ldrh	r3, [r3, #10]
 8013e68:	461a      	mov	r2, r3
 8013e6a:	697b      	ldr	r3, [r7, #20]
 8013e6c:	1ad3      	subs	r3, r2, r3
 8013e6e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	685a      	ldr	r2, [r3, #4]
 8013e74:	697b      	ldr	r3, [r7, #20]
 8013e76:	18d0      	adds	r0, r2, r3
 8013e78:	683b      	ldr	r3, [r7, #0]
 8013e7a:	685a      	ldr	r2, [r3, #4]
 8013e7c:	693b      	ldr	r3, [r7, #16]
 8013e7e:	4413      	add	r3, r2
 8013e80:	68fa      	ldr	r2, [r7, #12]
 8013e82:	4619      	mov	r1, r3
 8013e84:	f009 f8cb 	bl	801d01e <memcpy>
    offset_to += len;
 8013e88:	697a      	ldr	r2, [r7, #20]
 8013e8a:	68fb      	ldr	r3, [r7, #12]
 8013e8c:	4413      	add	r3, r2
 8013e8e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8013e90:	693a      	ldr	r2, [r7, #16]
 8013e92:	68fb      	ldr	r3, [r7, #12]
 8013e94:	4413      	add	r3, r2
 8013e96:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	895b      	ldrh	r3, [r3, #10]
 8013e9c:	461a      	mov	r2, r3
 8013e9e:	697b      	ldr	r3, [r7, #20]
 8013ea0:	4293      	cmp	r3, r2
 8013ea2:	d906      	bls.n	8013eb2 <pbuf_copy+0xb2>
 8013ea4:	4b38      	ldr	r3, [pc, #224]	; (8013f88 <pbuf_copy+0x188>)
 8013ea6:	f240 32d9 	movw	r2, #985	; 0x3d9
 8013eaa:	493a      	ldr	r1, [pc, #232]	; (8013f94 <pbuf_copy+0x194>)
 8013eac:	4838      	ldr	r0, [pc, #224]	; (8013f90 <pbuf_copy+0x190>)
 8013eae:	f009 f8c9 	bl	801d044 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8013eb2:	683b      	ldr	r3, [r7, #0]
 8013eb4:	895b      	ldrh	r3, [r3, #10]
 8013eb6:	461a      	mov	r2, r3
 8013eb8:	693b      	ldr	r3, [r7, #16]
 8013eba:	4293      	cmp	r3, r2
 8013ebc:	d906      	bls.n	8013ecc <pbuf_copy+0xcc>
 8013ebe:	4b32      	ldr	r3, [pc, #200]	; (8013f88 <pbuf_copy+0x188>)
 8013ec0:	f240 32da 	movw	r2, #986	; 0x3da
 8013ec4:	4934      	ldr	r1, [pc, #208]	; (8013f98 <pbuf_copy+0x198>)
 8013ec6:	4832      	ldr	r0, [pc, #200]	; (8013f90 <pbuf_copy+0x190>)
 8013ec8:	f009 f8bc 	bl	801d044 <iprintf>
    if (offset_from >= p_from->len) {
 8013ecc:	683b      	ldr	r3, [r7, #0]
 8013ece:	895b      	ldrh	r3, [r3, #10]
 8013ed0:	461a      	mov	r2, r3
 8013ed2:	693b      	ldr	r3, [r7, #16]
 8013ed4:	4293      	cmp	r3, r2
 8013ed6:	d304      	bcc.n	8013ee2 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8013ed8:	2300      	movs	r3, #0
 8013eda:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8013edc:	683b      	ldr	r3, [r7, #0]
 8013ede:	681b      	ldr	r3, [r3, #0]
 8013ee0:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8013ee2:	687b      	ldr	r3, [r7, #4]
 8013ee4:	895b      	ldrh	r3, [r3, #10]
 8013ee6:	461a      	mov	r2, r3
 8013ee8:	697b      	ldr	r3, [r7, #20]
 8013eea:	4293      	cmp	r3, r2
 8013eec:	d114      	bne.n	8013f18 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8013eee:	2300      	movs	r3, #0
 8013ef0:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	681b      	ldr	r3, [r3, #0]
 8013ef6:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	2b00      	cmp	r3, #0
 8013efc:	d10c      	bne.n	8013f18 <pbuf_copy+0x118>
 8013efe:	683b      	ldr	r3, [r7, #0]
 8013f00:	2b00      	cmp	r3, #0
 8013f02:	d009      	beq.n	8013f18 <pbuf_copy+0x118>
 8013f04:	4b20      	ldr	r3, [pc, #128]	; (8013f88 <pbuf_copy+0x188>)
 8013f06:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8013f0a:	4924      	ldr	r1, [pc, #144]	; (8013f9c <pbuf_copy+0x19c>)
 8013f0c:	4820      	ldr	r0, [pc, #128]	; (8013f90 <pbuf_copy+0x190>)
 8013f0e:	f009 f899 	bl	801d044 <iprintf>
 8013f12:	f06f 030f 	mvn.w	r3, #15
 8013f16:	e032      	b.n	8013f7e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8013f18:	683b      	ldr	r3, [r7, #0]
 8013f1a:	2b00      	cmp	r3, #0
 8013f1c:	d013      	beq.n	8013f46 <pbuf_copy+0x146>
 8013f1e:	683b      	ldr	r3, [r7, #0]
 8013f20:	895a      	ldrh	r2, [r3, #10]
 8013f22:	683b      	ldr	r3, [r7, #0]
 8013f24:	891b      	ldrh	r3, [r3, #8]
 8013f26:	429a      	cmp	r2, r3
 8013f28:	d10d      	bne.n	8013f46 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013f2a:	683b      	ldr	r3, [r7, #0]
 8013f2c:	681b      	ldr	r3, [r3, #0]
 8013f2e:	2b00      	cmp	r3, #0
 8013f30:	d009      	beq.n	8013f46 <pbuf_copy+0x146>
 8013f32:	4b15      	ldr	r3, [pc, #84]	; (8013f88 <pbuf_copy+0x188>)
 8013f34:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8013f38:	4919      	ldr	r1, [pc, #100]	; (8013fa0 <pbuf_copy+0x1a0>)
 8013f3a:	4815      	ldr	r0, [pc, #84]	; (8013f90 <pbuf_copy+0x190>)
 8013f3c:	f009 f882 	bl	801d044 <iprintf>
 8013f40:	f06f 0305 	mvn.w	r3, #5
 8013f44:	e01b      	b.n	8013f7e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8013f46:	687b      	ldr	r3, [r7, #4]
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d013      	beq.n	8013f74 <pbuf_copy+0x174>
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	895a      	ldrh	r2, [r3, #10]
 8013f50:	687b      	ldr	r3, [r7, #4]
 8013f52:	891b      	ldrh	r3, [r3, #8]
 8013f54:	429a      	cmp	r2, r3
 8013f56:	d10d      	bne.n	8013f74 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	681b      	ldr	r3, [r3, #0]
 8013f5c:	2b00      	cmp	r3, #0
 8013f5e:	d009      	beq.n	8013f74 <pbuf_copy+0x174>
 8013f60:	4b09      	ldr	r3, [pc, #36]	; (8013f88 <pbuf_copy+0x188>)
 8013f62:	f240 32ef 	movw	r2, #1007	; 0x3ef
 8013f66:	490e      	ldr	r1, [pc, #56]	; (8013fa0 <pbuf_copy+0x1a0>)
 8013f68:	4809      	ldr	r0, [pc, #36]	; (8013f90 <pbuf_copy+0x190>)
 8013f6a:	f009 f86b 	bl	801d044 <iprintf>
 8013f6e:	f06f 0305 	mvn.w	r3, #5
 8013f72:	e004      	b.n	8013f7e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8013f74:	683b      	ldr	r3, [r7, #0]
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	f47f af61 	bne.w	8013e3e <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8013f7c:	2300      	movs	r3, #0
}
 8013f7e:	4618      	mov	r0, r3
 8013f80:	3718      	adds	r7, #24
 8013f82:	46bd      	mov	sp, r7
 8013f84:	bd80      	pop	{r7, pc}
 8013f86:	bf00      	nop
 8013f88:	0801e890 	.word	0x0801e890
 8013f8c:	0801eb38 	.word	0x0801eb38
 8013f90:	0801e8f0 	.word	0x0801e8f0
 8013f94:	0801eb68 	.word	0x0801eb68
 8013f98:	0801eb80 	.word	0x0801eb80
 8013f9c:	0801eb9c 	.word	0x0801eb9c
 8013fa0:	0801ebac 	.word	0x0801ebac

08013fa4 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8013fa4:	b580      	push	{r7, lr}
 8013fa6:	b088      	sub	sp, #32
 8013fa8:	af00      	add	r7, sp, #0
 8013faa:	60f8      	str	r0, [r7, #12]
 8013fac:	60b9      	str	r1, [r7, #8]
 8013fae:	4611      	mov	r1, r2
 8013fb0:	461a      	mov	r2, r3
 8013fb2:	460b      	mov	r3, r1
 8013fb4:	80fb      	strh	r3, [r7, #6]
 8013fb6:	4613      	mov	r3, r2
 8013fb8:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8013fba:	2300      	movs	r3, #0
 8013fbc:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8013fbe:	2300      	movs	r3, #0
 8013fc0:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8013fc2:	68fb      	ldr	r3, [r7, #12]
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	d108      	bne.n	8013fda <pbuf_copy_partial+0x36>
 8013fc8:	4b2b      	ldr	r3, [pc, #172]	; (8014078 <pbuf_copy_partial+0xd4>)
 8013fca:	f240 420a 	movw	r2, #1034	; 0x40a
 8013fce:	492b      	ldr	r1, [pc, #172]	; (801407c <pbuf_copy_partial+0xd8>)
 8013fd0:	482b      	ldr	r0, [pc, #172]	; (8014080 <pbuf_copy_partial+0xdc>)
 8013fd2:	f009 f837 	bl	801d044 <iprintf>
 8013fd6:	2300      	movs	r3, #0
 8013fd8:	e04a      	b.n	8014070 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8013fda:	68bb      	ldr	r3, [r7, #8]
 8013fdc:	2b00      	cmp	r3, #0
 8013fde:	d108      	bne.n	8013ff2 <pbuf_copy_partial+0x4e>
 8013fe0:	4b25      	ldr	r3, [pc, #148]	; (8014078 <pbuf_copy_partial+0xd4>)
 8013fe2:	f240 420b 	movw	r2, #1035	; 0x40b
 8013fe6:	4927      	ldr	r1, [pc, #156]	; (8014084 <pbuf_copy_partial+0xe0>)
 8013fe8:	4825      	ldr	r0, [pc, #148]	; (8014080 <pbuf_copy_partial+0xdc>)
 8013fea:	f009 f82b 	bl	801d044 <iprintf>
 8013fee:	2300      	movs	r3, #0
 8013ff0:	e03e      	b.n	8014070 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8013ff2:	68fb      	ldr	r3, [r7, #12]
 8013ff4:	61fb      	str	r3, [r7, #28]
 8013ff6:	e034      	b.n	8014062 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8013ff8:	88bb      	ldrh	r3, [r7, #4]
 8013ffa:	2b00      	cmp	r3, #0
 8013ffc:	d00a      	beq.n	8014014 <pbuf_copy_partial+0x70>
 8013ffe:	69fb      	ldr	r3, [r7, #28]
 8014000:	895b      	ldrh	r3, [r3, #10]
 8014002:	88ba      	ldrh	r2, [r7, #4]
 8014004:	429a      	cmp	r2, r3
 8014006:	d305      	bcc.n	8014014 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8014008:	69fb      	ldr	r3, [r7, #28]
 801400a:	895b      	ldrh	r3, [r3, #10]
 801400c:	88ba      	ldrh	r2, [r7, #4]
 801400e:	1ad3      	subs	r3, r2, r3
 8014010:	80bb      	strh	r3, [r7, #4]
 8014012:	e023      	b.n	801405c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8014014:	69fb      	ldr	r3, [r7, #28]
 8014016:	895a      	ldrh	r2, [r3, #10]
 8014018:	88bb      	ldrh	r3, [r7, #4]
 801401a:	1ad3      	subs	r3, r2, r3
 801401c:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 801401e:	8b3a      	ldrh	r2, [r7, #24]
 8014020:	88fb      	ldrh	r3, [r7, #6]
 8014022:	429a      	cmp	r2, r3
 8014024:	d901      	bls.n	801402a <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8014026:	88fb      	ldrh	r3, [r7, #6]
 8014028:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 801402a:	8b7b      	ldrh	r3, [r7, #26]
 801402c:	68ba      	ldr	r2, [r7, #8]
 801402e:	18d0      	adds	r0, r2, r3
 8014030:	69fb      	ldr	r3, [r7, #28]
 8014032:	685a      	ldr	r2, [r3, #4]
 8014034:	88bb      	ldrh	r3, [r7, #4]
 8014036:	4413      	add	r3, r2
 8014038:	8b3a      	ldrh	r2, [r7, #24]
 801403a:	4619      	mov	r1, r3
 801403c:	f008 ffef 	bl	801d01e <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8014040:	8afa      	ldrh	r2, [r7, #22]
 8014042:	8b3b      	ldrh	r3, [r7, #24]
 8014044:	4413      	add	r3, r2
 8014046:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8014048:	8b7a      	ldrh	r2, [r7, #26]
 801404a:	8b3b      	ldrh	r3, [r7, #24]
 801404c:	4413      	add	r3, r2
 801404e:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8014050:	88fa      	ldrh	r2, [r7, #6]
 8014052:	8b3b      	ldrh	r3, [r7, #24]
 8014054:	1ad3      	subs	r3, r2, r3
 8014056:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8014058:	2300      	movs	r3, #0
 801405a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801405c:	69fb      	ldr	r3, [r7, #28]
 801405e:	681b      	ldr	r3, [r3, #0]
 8014060:	61fb      	str	r3, [r7, #28]
 8014062:	88fb      	ldrh	r3, [r7, #6]
 8014064:	2b00      	cmp	r3, #0
 8014066:	d002      	beq.n	801406e <pbuf_copy_partial+0xca>
 8014068:	69fb      	ldr	r3, [r7, #28]
 801406a:	2b00      	cmp	r3, #0
 801406c:	d1c4      	bne.n	8013ff8 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801406e:	8afb      	ldrh	r3, [r7, #22]
}
 8014070:	4618      	mov	r0, r3
 8014072:	3720      	adds	r7, #32
 8014074:	46bd      	mov	sp, r7
 8014076:	bd80      	pop	{r7, pc}
 8014078:	0801e890 	.word	0x0801e890
 801407c:	0801ebd8 	.word	0x0801ebd8
 8014080:	0801e8f0 	.word	0x0801e8f0
 8014084:	0801ebf8 	.word	0x0801ebf8

08014088 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8014088:	b580      	push	{r7, lr}
 801408a:	b084      	sub	sp, #16
 801408c:	af00      	add	r7, sp, #0
 801408e:	4603      	mov	r3, r0
 8014090:	603a      	str	r2, [r7, #0]
 8014092:	71fb      	strb	r3, [r7, #7]
 8014094:	460b      	mov	r3, r1
 8014096:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8014098:	683b      	ldr	r3, [r7, #0]
 801409a:	8919      	ldrh	r1, [r3, #8]
 801409c:	88ba      	ldrh	r2, [r7, #4]
 801409e:	79fb      	ldrb	r3, [r7, #7]
 80140a0:	4618      	mov	r0, r3
 80140a2:	f7ff fa99 	bl	80135d8 <pbuf_alloc>
 80140a6:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 80140a8:	68fb      	ldr	r3, [r7, #12]
 80140aa:	2b00      	cmp	r3, #0
 80140ac:	d101      	bne.n	80140b2 <pbuf_clone+0x2a>
    return NULL;
 80140ae:	2300      	movs	r3, #0
 80140b0:	e011      	b.n	80140d6 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 80140b2:	6839      	ldr	r1, [r7, #0]
 80140b4:	68f8      	ldr	r0, [r7, #12]
 80140b6:	f7ff fea3 	bl	8013e00 <pbuf_copy>
 80140ba:	4603      	mov	r3, r0
 80140bc:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 80140be:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80140c2:	2b00      	cmp	r3, #0
 80140c4:	d006      	beq.n	80140d4 <pbuf_clone+0x4c>
 80140c6:	4b06      	ldr	r3, [pc, #24]	; (80140e0 <pbuf_clone+0x58>)
 80140c8:	f240 5224 	movw	r2, #1316	; 0x524
 80140cc:	4905      	ldr	r1, [pc, #20]	; (80140e4 <pbuf_clone+0x5c>)
 80140ce:	4806      	ldr	r0, [pc, #24]	; (80140e8 <pbuf_clone+0x60>)
 80140d0:	f008 ffb8 	bl	801d044 <iprintf>
  return q;
 80140d4:	68fb      	ldr	r3, [r7, #12]
}
 80140d6:	4618      	mov	r0, r3
 80140d8:	3710      	adds	r7, #16
 80140da:	46bd      	mov	sp, r7
 80140dc:	bd80      	pop	{r7, pc}
 80140de:	bf00      	nop
 80140e0:	0801e890 	.word	0x0801e890
 80140e4:	0801ed04 	.word	0x0801ed04
 80140e8:	0801e8f0 	.word	0x0801e8f0

080140ec <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 80140ec:	b580      	push	{r7, lr}
 80140ee:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80140f0:	f008 ffc0 	bl	801d074 <rand>
 80140f4:	4603      	mov	r3, r0
 80140f6:	b29b      	uxth	r3, r3
 80140f8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80140fc:	b29b      	uxth	r3, r3
 80140fe:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8014102:	b29a      	uxth	r2, r3
 8014104:	4b01      	ldr	r3, [pc, #4]	; (801410c <tcp_init+0x20>)
 8014106:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8014108:	bf00      	nop
 801410a:	bd80      	pop	{r7, pc}
 801410c:	20000050 	.word	0x20000050

08014110 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 8014110:	b580      	push	{r7, lr}
 8014112:	b082      	sub	sp, #8
 8014114:	af00      	add	r7, sp, #0
 8014116:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	7d1b      	ldrb	r3, [r3, #20]
 801411c:	2b01      	cmp	r3, #1
 801411e:	d105      	bne.n	801412c <tcp_free+0x1c>
 8014120:	4b06      	ldr	r3, [pc, #24]	; (801413c <tcp_free+0x2c>)
 8014122:	22d4      	movs	r2, #212	; 0xd4
 8014124:	4906      	ldr	r1, [pc, #24]	; (8014140 <tcp_free+0x30>)
 8014126:	4807      	ldr	r0, [pc, #28]	; (8014144 <tcp_free+0x34>)
 8014128:	f008 ff8c 	bl	801d044 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 801412c:	6879      	ldr	r1, [r7, #4]
 801412e:	2001      	movs	r0, #1
 8014130:	f7fe fe92 	bl	8012e58 <memp_free>
}
 8014134:	bf00      	nop
 8014136:	3708      	adds	r7, #8
 8014138:	46bd      	mov	sp, r7
 801413a:	bd80      	pop	{r7, pc}
 801413c:	0801ed90 	.word	0x0801ed90
 8014140:	0801edc0 	.word	0x0801edc0
 8014144:	0801edd4 	.word	0x0801edd4

08014148 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8014148:	b580      	push	{r7, lr}
 801414a:	b082      	sub	sp, #8
 801414c:	af00      	add	r7, sp, #0
 801414e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8014150:	687b      	ldr	r3, [r7, #4]
 8014152:	7d1b      	ldrb	r3, [r3, #20]
 8014154:	2b01      	cmp	r3, #1
 8014156:	d105      	bne.n	8014164 <tcp_free_listen+0x1c>
 8014158:	4b06      	ldr	r3, [pc, #24]	; (8014174 <tcp_free_listen+0x2c>)
 801415a:	22df      	movs	r2, #223	; 0xdf
 801415c:	4906      	ldr	r1, [pc, #24]	; (8014178 <tcp_free_listen+0x30>)
 801415e:	4807      	ldr	r0, [pc, #28]	; (801417c <tcp_free_listen+0x34>)
 8014160:	f008 ff70 	bl	801d044 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8014164:	6879      	ldr	r1, [r7, #4]
 8014166:	2002      	movs	r0, #2
 8014168:	f7fe fe76 	bl	8012e58 <memp_free>
}
 801416c:	bf00      	nop
 801416e:	3708      	adds	r7, #8
 8014170:	46bd      	mov	sp, r7
 8014172:	bd80      	pop	{r7, pc}
 8014174:	0801ed90 	.word	0x0801ed90
 8014178:	0801edfc 	.word	0x0801edfc
 801417c:	0801edd4 	.word	0x0801edd4

08014180 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8014180:	b580      	push	{r7, lr}
 8014182:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8014184:	f001 f852 	bl	801522c <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8014188:	4b07      	ldr	r3, [pc, #28]	; (80141a8 <tcp_tmr+0x28>)
 801418a:	781b      	ldrb	r3, [r3, #0]
 801418c:	3301      	adds	r3, #1
 801418e:	b2da      	uxtb	r2, r3
 8014190:	4b05      	ldr	r3, [pc, #20]	; (80141a8 <tcp_tmr+0x28>)
 8014192:	701a      	strb	r2, [r3, #0]
 8014194:	4b04      	ldr	r3, [pc, #16]	; (80141a8 <tcp_tmr+0x28>)
 8014196:	781b      	ldrb	r3, [r3, #0]
 8014198:	f003 0301 	and.w	r3, r3, #1
 801419c:	2b00      	cmp	r3, #0
 801419e:	d001      	beq.n	80141a4 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 80141a0:	f000 fd06 	bl	8014bb0 <tcp_slowtmr>
  }
}
 80141a4:	bf00      	nop
 80141a6:	bd80      	pop	{r7, pc}
 80141a8:	20004521 	.word	0x20004521

080141ac <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 80141ac:	b580      	push	{r7, lr}
 80141ae:	b084      	sub	sp, #16
 80141b0:	af00      	add	r7, sp, #0
 80141b2:	6078      	str	r0, [r7, #4]
 80141b4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 80141b6:	683b      	ldr	r3, [r7, #0]
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d105      	bne.n	80141c8 <tcp_remove_listener+0x1c>
 80141bc:	4b0d      	ldr	r3, [pc, #52]	; (80141f4 <tcp_remove_listener+0x48>)
 80141be:	22ff      	movs	r2, #255	; 0xff
 80141c0:	490d      	ldr	r1, [pc, #52]	; (80141f8 <tcp_remove_listener+0x4c>)
 80141c2:	480e      	ldr	r0, [pc, #56]	; (80141fc <tcp_remove_listener+0x50>)
 80141c4:	f008 ff3e 	bl	801d044 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	60fb      	str	r3, [r7, #12]
 80141cc:	e00a      	b.n	80141e4 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 80141ce:	68fb      	ldr	r3, [r7, #12]
 80141d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80141d2:	683a      	ldr	r2, [r7, #0]
 80141d4:	429a      	cmp	r2, r3
 80141d6:	d102      	bne.n	80141de <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 80141d8:	68fb      	ldr	r3, [r7, #12]
 80141da:	2200      	movs	r2, #0
 80141dc:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80141de:	68fb      	ldr	r3, [r7, #12]
 80141e0:	68db      	ldr	r3, [r3, #12]
 80141e2:	60fb      	str	r3, [r7, #12]
 80141e4:	68fb      	ldr	r3, [r7, #12]
 80141e6:	2b00      	cmp	r3, #0
 80141e8:	d1f1      	bne.n	80141ce <tcp_remove_listener+0x22>
    }
  }
}
 80141ea:	bf00      	nop
 80141ec:	3710      	adds	r7, #16
 80141ee:	46bd      	mov	sp, r7
 80141f0:	bd80      	pop	{r7, pc}
 80141f2:	bf00      	nop
 80141f4:	0801ed90 	.word	0x0801ed90
 80141f8:	0801ee18 	.word	0x0801ee18
 80141fc:	0801edd4 	.word	0x0801edd4

08014200 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 8014200:	b580      	push	{r7, lr}
 8014202:	b084      	sub	sp, #16
 8014204:	af00      	add	r7, sp, #0
 8014206:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	2b00      	cmp	r3, #0
 801420c:	d106      	bne.n	801421c <tcp_listen_closed+0x1c>
 801420e:	4b14      	ldr	r3, [pc, #80]	; (8014260 <tcp_listen_closed+0x60>)
 8014210:	f240 1211 	movw	r2, #273	; 0x111
 8014214:	4913      	ldr	r1, [pc, #76]	; (8014264 <tcp_listen_closed+0x64>)
 8014216:	4814      	ldr	r0, [pc, #80]	; (8014268 <tcp_listen_closed+0x68>)
 8014218:	f008 ff14 	bl	801d044 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	7d1b      	ldrb	r3, [r3, #20]
 8014220:	2b01      	cmp	r3, #1
 8014222:	d006      	beq.n	8014232 <tcp_listen_closed+0x32>
 8014224:	4b0e      	ldr	r3, [pc, #56]	; (8014260 <tcp_listen_closed+0x60>)
 8014226:	f44f 7289 	mov.w	r2, #274	; 0x112
 801422a:	4910      	ldr	r1, [pc, #64]	; (801426c <tcp_listen_closed+0x6c>)
 801422c:	480e      	ldr	r0, [pc, #56]	; (8014268 <tcp_listen_closed+0x68>)
 801422e:	f008 ff09 	bl	801d044 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8014232:	2301      	movs	r3, #1
 8014234:	60fb      	str	r3, [r7, #12]
 8014236:	e00b      	b.n	8014250 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8014238:	4a0d      	ldr	r2, [pc, #52]	; (8014270 <tcp_listen_closed+0x70>)
 801423a:	68fb      	ldr	r3, [r7, #12]
 801423c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014240:	681b      	ldr	r3, [r3, #0]
 8014242:	6879      	ldr	r1, [r7, #4]
 8014244:	4618      	mov	r0, r3
 8014246:	f7ff ffb1 	bl	80141ac <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801424a:	68fb      	ldr	r3, [r7, #12]
 801424c:	3301      	adds	r3, #1
 801424e:	60fb      	str	r3, [r7, #12]
 8014250:	68fb      	ldr	r3, [r7, #12]
 8014252:	2b03      	cmp	r3, #3
 8014254:	d9f0      	bls.n	8014238 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8014256:	bf00      	nop
 8014258:	3710      	adds	r7, #16
 801425a:	46bd      	mov	sp, r7
 801425c:	bd80      	pop	{r7, pc}
 801425e:	bf00      	nop
 8014260:	0801ed90 	.word	0x0801ed90
 8014264:	0801ee40 	.word	0x0801ee40
 8014268:	0801edd4 	.word	0x0801edd4
 801426c:	0801ee4c 	.word	0x0801ee4c
 8014270:	080318e4 	.word	0x080318e4

08014274 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8014274:	b5b0      	push	{r4, r5, r7, lr}
 8014276:	b088      	sub	sp, #32
 8014278:	af04      	add	r7, sp, #16
 801427a:	6078      	str	r0, [r7, #4]
 801427c:	460b      	mov	r3, r1
 801427e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8014280:	687b      	ldr	r3, [r7, #4]
 8014282:	2b00      	cmp	r3, #0
 8014284:	d106      	bne.n	8014294 <tcp_close_shutdown+0x20>
 8014286:	4b61      	ldr	r3, [pc, #388]	; (801440c <tcp_close_shutdown+0x198>)
 8014288:	f44f 72af 	mov.w	r2, #350	; 0x15e
 801428c:	4960      	ldr	r1, [pc, #384]	; (8014410 <tcp_close_shutdown+0x19c>)
 801428e:	4861      	ldr	r0, [pc, #388]	; (8014414 <tcp_close_shutdown+0x1a0>)
 8014290:	f008 fed8 	bl	801d044 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8014294:	78fb      	ldrb	r3, [r7, #3]
 8014296:	2b00      	cmp	r3, #0
 8014298:	d066      	beq.n	8014368 <tcp_close_shutdown+0xf4>
 801429a:	687b      	ldr	r3, [r7, #4]
 801429c:	7d1b      	ldrb	r3, [r3, #20]
 801429e:	2b04      	cmp	r3, #4
 80142a0:	d003      	beq.n	80142aa <tcp_close_shutdown+0x36>
 80142a2:	687b      	ldr	r3, [r7, #4]
 80142a4:	7d1b      	ldrb	r3, [r3, #20]
 80142a6:	2b07      	cmp	r3, #7
 80142a8:	d15e      	bne.n	8014368 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80142aa:	687b      	ldr	r3, [r7, #4]
 80142ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80142ae:	2b00      	cmp	r3, #0
 80142b0:	d104      	bne.n	80142bc <tcp_close_shutdown+0x48>
 80142b2:	687b      	ldr	r3, [r7, #4]
 80142b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80142b6:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80142ba:	d055      	beq.n	8014368 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	8b5b      	ldrh	r3, [r3, #26]
 80142c0:	f003 0310 	and.w	r3, r3, #16
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	d106      	bne.n	80142d6 <tcp_close_shutdown+0x62>
 80142c8:	4b50      	ldr	r3, [pc, #320]	; (801440c <tcp_close_shutdown+0x198>)
 80142ca:	f44f 72b2 	mov.w	r2, #356	; 0x164
 80142ce:	4952      	ldr	r1, [pc, #328]	; (8014418 <tcp_close_shutdown+0x1a4>)
 80142d0:	4850      	ldr	r0, [pc, #320]	; (8014414 <tcp_close_shutdown+0x1a0>)
 80142d2:	f008 feb7 	bl	801d044 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80142da:	687b      	ldr	r3, [r7, #4]
 80142dc:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80142de:	687d      	ldr	r5, [r7, #4]
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	3304      	adds	r3, #4
 80142e4:	687a      	ldr	r2, [r7, #4]
 80142e6:	8ad2      	ldrh	r2, [r2, #22]
 80142e8:	6879      	ldr	r1, [r7, #4]
 80142ea:	8b09      	ldrh	r1, [r1, #24]
 80142ec:	9102      	str	r1, [sp, #8]
 80142ee:	9201      	str	r2, [sp, #4]
 80142f0:	9300      	str	r3, [sp, #0]
 80142f2:	462b      	mov	r3, r5
 80142f4:	4622      	mov	r2, r4
 80142f6:	4601      	mov	r1, r0
 80142f8:	6878      	ldr	r0, [r7, #4]
 80142fa:	f005 fd99 	bl	8019e30 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80142fe:	6878      	ldr	r0, [r7, #4]
 8014300:	f001 fb68 	bl	80159d4 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8014304:	4b45      	ldr	r3, [pc, #276]	; (801441c <tcp_close_shutdown+0x1a8>)
 8014306:	681b      	ldr	r3, [r3, #0]
 8014308:	687a      	ldr	r2, [r7, #4]
 801430a:	429a      	cmp	r2, r3
 801430c:	d105      	bne.n	801431a <tcp_close_shutdown+0xa6>
 801430e:	4b43      	ldr	r3, [pc, #268]	; (801441c <tcp_close_shutdown+0x1a8>)
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	68db      	ldr	r3, [r3, #12]
 8014314:	4a41      	ldr	r2, [pc, #260]	; (801441c <tcp_close_shutdown+0x1a8>)
 8014316:	6013      	str	r3, [r2, #0]
 8014318:	e013      	b.n	8014342 <tcp_close_shutdown+0xce>
 801431a:	4b40      	ldr	r3, [pc, #256]	; (801441c <tcp_close_shutdown+0x1a8>)
 801431c:	681b      	ldr	r3, [r3, #0]
 801431e:	60fb      	str	r3, [r7, #12]
 8014320:	e00c      	b.n	801433c <tcp_close_shutdown+0xc8>
 8014322:	68fb      	ldr	r3, [r7, #12]
 8014324:	68db      	ldr	r3, [r3, #12]
 8014326:	687a      	ldr	r2, [r7, #4]
 8014328:	429a      	cmp	r2, r3
 801432a:	d104      	bne.n	8014336 <tcp_close_shutdown+0xc2>
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	68da      	ldr	r2, [r3, #12]
 8014330:	68fb      	ldr	r3, [r7, #12]
 8014332:	60da      	str	r2, [r3, #12]
 8014334:	e005      	b.n	8014342 <tcp_close_shutdown+0xce>
 8014336:	68fb      	ldr	r3, [r7, #12]
 8014338:	68db      	ldr	r3, [r3, #12]
 801433a:	60fb      	str	r3, [r7, #12]
 801433c:	68fb      	ldr	r3, [r7, #12]
 801433e:	2b00      	cmp	r3, #0
 8014340:	d1ef      	bne.n	8014322 <tcp_close_shutdown+0xae>
 8014342:	687b      	ldr	r3, [r7, #4]
 8014344:	2200      	movs	r2, #0
 8014346:	60da      	str	r2, [r3, #12]
 8014348:	4b35      	ldr	r3, [pc, #212]	; (8014420 <tcp_close_shutdown+0x1ac>)
 801434a:	2201      	movs	r2, #1
 801434c:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 801434e:	4b35      	ldr	r3, [pc, #212]	; (8014424 <tcp_close_shutdown+0x1b0>)
 8014350:	681b      	ldr	r3, [r3, #0]
 8014352:	687a      	ldr	r2, [r7, #4]
 8014354:	429a      	cmp	r2, r3
 8014356:	d102      	bne.n	801435e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8014358:	f003 fffa 	bl	8018350 <tcp_trigger_input_pcb_close>
 801435c:	e002      	b.n	8014364 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 801435e:	6878      	ldr	r0, [r7, #4]
 8014360:	f7ff fed6 	bl	8014110 <tcp_free>
      }
      return ERR_OK;
 8014364:	2300      	movs	r3, #0
 8014366:	e04d      	b.n	8014404 <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8014368:	687b      	ldr	r3, [r7, #4]
 801436a:	7d1b      	ldrb	r3, [r3, #20]
 801436c:	2b01      	cmp	r3, #1
 801436e:	d02d      	beq.n	80143cc <tcp_close_shutdown+0x158>
 8014370:	2b02      	cmp	r3, #2
 8014372:	d036      	beq.n	80143e2 <tcp_close_shutdown+0x16e>
 8014374:	2b00      	cmp	r3, #0
 8014376:	d13f      	bne.n	80143f8 <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8014378:	687b      	ldr	r3, [r7, #4]
 801437a:	8adb      	ldrh	r3, [r3, #22]
 801437c:	2b00      	cmp	r3, #0
 801437e:	d021      	beq.n	80143c4 <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8014380:	4b29      	ldr	r3, [pc, #164]	; (8014428 <tcp_close_shutdown+0x1b4>)
 8014382:	681b      	ldr	r3, [r3, #0]
 8014384:	687a      	ldr	r2, [r7, #4]
 8014386:	429a      	cmp	r2, r3
 8014388:	d105      	bne.n	8014396 <tcp_close_shutdown+0x122>
 801438a:	4b27      	ldr	r3, [pc, #156]	; (8014428 <tcp_close_shutdown+0x1b4>)
 801438c:	681b      	ldr	r3, [r3, #0]
 801438e:	68db      	ldr	r3, [r3, #12]
 8014390:	4a25      	ldr	r2, [pc, #148]	; (8014428 <tcp_close_shutdown+0x1b4>)
 8014392:	6013      	str	r3, [r2, #0]
 8014394:	e013      	b.n	80143be <tcp_close_shutdown+0x14a>
 8014396:	4b24      	ldr	r3, [pc, #144]	; (8014428 <tcp_close_shutdown+0x1b4>)
 8014398:	681b      	ldr	r3, [r3, #0]
 801439a:	60bb      	str	r3, [r7, #8]
 801439c:	e00c      	b.n	80143b8 <tcp_close_shutdown+0x144>
 801439e:	68bb      	ldr	r3, [r7, #8]
 80143a0:	68db      	ldr	r3, [r3, #12]
 80143a2:	687a      	ldr	r2, [r7, #4]
 80143a4:	429a      	cmp	r2, r3
 80143a6:	d104      	bne.n	80143b2 <tcp_close_shutdown+0x13e>
 80143a8:	687b      	ldr	r3, [r7, #4]
 80143aa:	68da      	ldr	r2, [r3, #12]
 80143ac:	68bb      	ldr	r3, [r7, #8]
 80143ae:	60da      	str	r2, [r3, #12]
 80143b0:	e005      	b.n	80143be <tcp_close_shutdown+0x14a>
 80143b2:	68bb      	ldr	r3, [r7, #8]
 80143b4:	68db      	ldr	r3, [r3, #12]
 80143b6:	60bb      	str	r3, [r7, #8]
 80143b8:	68bb      	ldr	r3, [r7, #8]
 80143ba:	2b00      	cmp	r3, #0
 80143bc:	d1ef      	bne.n	801439e <tcp_close_shutdown+0x12a>
 80143be:	687b      	ldr	r3, [r7, #4]
 80143c0:	2200      	movs	r2, #0
 80143c2:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80143c4:	6878      	ldr	r0, [r7, #4]
 80143c6:	f7ff fea3 	bl	8014110 <tcp_free>
      break;
 80143ca:	e01a      	b.n	8014402 <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 80143cc:	6878      	ldr	r0, [r7, #4]
 80143ce:	f7ff ff17 	bl	8014200 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80143d2:	6879      	ldr	r1, [r7, #4]
 80143d4:	4815      	ldr	r0, [pc, #84]	; (801442c <tcp_close_shutdown+0x1b8>)
 80143d6:	f001 fb4d 	bl	8015a74 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 80143da:	6878      	ldr	r0, [r7, #4]
 80143dc:	f7ff feb4 	bl	8014148 <tcp_free_listen>
      break;
 80143e0:	e00f      	b.n	8014402 <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80143e2:	6879      	ldr	r1, [r7, #4]
 80143e4:	480d      	ldr	r0, [pc, #52]	; (801441c <tcp_close_shutdown+0x1a8>)
 80143e6:	f001 fb45 	bl	8015a74 <tcp_pcb_remove>
 80143ea:	4b0d      	ldr	r3, [pc, #52]	; (8014420 <tcp_close_shutdown+0x1ac>)
 80143ec:	2201      	movs	r2, #1
 80143ee:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80143f0:	6878      	ldr	r0, [r7, #4]
 80143f2:	f7ff fe8d 	bl	8014110 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80143f6:	e004      	b.n	8014402 <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 80143f8:	6878      	ldr	r0, [r7, #4]
 80143fa:	f000 f819 	bl	8014430 <tcp_close_shutdown_fin>
 80143fe:	4603      	mov	r3, r0
 8014400:	e000      	b.n	8014404 <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 8014402:	2300      	movs	r3, #0
}
 8014404:	4618      	mov	r0, r3
 8014406:	3710      	adds	r7, #16
 8014408:	46bd      	mov	sp, r7
 801440a:	bdb0      	pop	{r4, r5, r7, pc}
 801440c:	0801ed90 	.word	0x0801ed90
 8014410:	0801ee64 	.word	0x0801ee64
 8014414:	0801edd4 	.word	0x0801edd4
 8014418:	0801ee84 	.word	0x0801ee84
 801441c:	2000b3bc 	.word	0x2000b3bc
 8014420:	2000b3b8 	.word	0x2000b3b8
 8014424:	2000b3d0 	.word	0x2000b3d0
 8014428:	2000b3c8 	.word	0x2000b3c8
 801442c:	2000b3c4 	.word	0x2000b3c4

08014430 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8014430:	b580      	push	{r7, lr}
 8014432:	b084      	sub	sp, #16
 8014434:	af00      	add	r7, sp, #0
 8014436:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8014438:	687b      	ldr	r3, [r7, #4]
 801443a:	2b00      	cmp	r3, #0
 801443c:	d106      	bne.n	801444c <tcp_close_shutdown_fin+0x1c>
 801443e:	4b2c      	ldr	r3, [pc, #176]	; (80144f0 <tcp_close_shutdown_fin+0xc0>)
 8014440:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 8014444:	492b      	ldr	r1, [pc, #172]	; (80144f4 <tcp_close_shutdown_fin+0xc4>)
 8014446:	482c      	ldr	r0, [pc, #176]	; (80144f8 <tcp_close_shutdown_fin+0xc8>)
 8014448:	f008 fdfc 	bl	801d044 <iprintf>

  switch (pcb->state) {
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	7d1b      	ldrb	r3, [r3, #20]
 8014450:	2b04      	cmp	r3, #4
 8014452:	d010      	beq.n	8014476 <tcp_close_shutdown_fin+0x46>
 8014454:	2b07      	cmp	r3, #7
 8014456:	d01b      	beq.n	8014490 <tcp_close_shutdown_fin+0x60>
 8014458:	2b03      	cmp	r3, #3
 801445a:	d126      	bne.n	80144aa <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801445c:	6878      	ldr	r0, [r7, #4]
 801445e:	f004 fde3 	bl	8019028 <tcp_send_fin>
 8014462:	4603      	mov	r3, r0
 8014464:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8014466:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801446a:	2b00      	cmp	r3, #0
 801446c:	d11f      	bne.n	80144ae <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 801446e:	687b      	ldr	r3, [r7, #4]
 8014470:	2205      	movs	r2, #5
 8014472:	751a      	strb	r2, [r3, #20]
      }
      break;
 8014474:	e01b      	b.n	80144ae <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8014476:	6878      	ldr	r0, [r7, #4]
 8014478:	f004 fdd6 	bl	8019028 <tcp_send_fin>
 801447c:	4603      	mov	r3, r0
 801447e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8014480:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014484:	2b00      	cmp	r3, #0
 8014486:	d114      	bne.n	80144b2 <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8014488:	687b      	ldr	r3, [r7, #4]
 801448a:	2205      	movs	r2, #5
 801448c:	751a      	strb	r2, [r3, #20]
      }
      break;
 801448e:	e010      	b.n	80144b2 <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8014490:	6878      	ldr	r0, [r7, #4]
 8014492:	f004 fdc9 	bl	8019028 <tcp_send_fin>
 8014496:	4603      	mov	r3, r0
 8014498:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801449a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801449e:	2b00      	cmp	r3, #0
 80144a0:	d109      	bne.n	80144b6 <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 80144a2:	687b      	ldr	r3, [r7, #4]
 80144a4:	2209      	movs	r2, #9
 80144a6:	751a      	strb	r2, [r3, #20]
      }
      break;
 80144a8:	e005      	b.n	80144b6 <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80144aa:	2300      	movs	r3, #0
 80144ac:	e01c      	b.n	80144e8 <tcp_close_shutdown_fin+0xb8>
      break;
 80144ae:	bf00      	nop
 80144b0:	e002      	b.n	80144b8 <tcp_close_shutdown_fin+0x88>
      break;
 80144b2:	bf00      	nop
 80144b4:	e000      	b.n	80144b8 <tcp_close_shutdown_fin+0x88>
      break;
 80144b6:	bf00      	nop
  }

  if (err == ERR_OK) {
 80144b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80144bc:	2b00      	cmp	r3, #0
 80144be:	d103      	bne.n	80144c8 <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80144c0:	6878      	ldr	r0, [r7, #4]
 80144c2:	f004 feef 	bl	80192a4 <tcp_output>
 80144c6:	e00d      	b.n	80144e4 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 80144c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80144cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80144d0:	d108      	bne.n	80144e4 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80144d2:	687b      	ldr	r3, [r7, #4]
 80144d4:	8b5b      	ldrh	r3, [r3, #26]
 80144d6:	f043 0308 	orr.w	r3, r3, #8
 80144da:	b29a      	uxth	r2, r3
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80144e0:	2300      	movs	r3, #0
 80144e2:	e001      	b.n	80144e8 <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 80144e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80144e8:	4618      	mov	r0, r3
 80144ea:	3710      	adds	r7, #16
 80144ec:	46bd      	mov	sp, r7
 80144ee:	bd80      	pop	{r7, pc}
 80144f0:	0801ed90 	.word	0x0801ed90
 80144f4:	0801ee40 	.word	0x0801ee40
 80144f8:	0801edd4 	.word	0x0801edd4

080144fc <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80144fc:	b580      	push	{r7, lr}
 80144fe:	b082      	sub	sp, #8
 8014500:	af00      	add	r7, sp, #0
 8014502:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8014504:	687b      	ldr	r3, [r7, #4]
 8014506:	2b00      	cmp	r3, #0
 8014508:	d109      	bne.n	801451e <tcp_close+0x22>
 801450a:	4b0f      	ldr	r3, [pc, #60]	; (8014548 <tcp_close+0x4c>)
 801450c:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8014510:	490e      	ldr	r1, [pc, #56]	; (801454c <tcp_close+0x50>)
 8014512:	480f      	ldr	r0, [pc, #60]	; (8014550 <tcp_close+0x54>)
 8014514:	f008 fd96 	bl	801d044 <iprintf>
 8014518:	f06f 030f 	mvn.w	r3, #15
 801451c:	e00f      	b.n	801453e <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	7d1b      	ldrb	r3, [r3, #20]
 8014522:	2b01      	cmp	r3, #1
 8014524:	d006      	beq.n	8014534 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	8b5b      	ldrh	r3, [r3, #26]
 801452a:	f043 0310 	orr.w	r3, r3, #16
 801452e:	b29a      	uxth	r2, r3
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8014534:	2101      	movs	r1, #1
 8014536:	6878      	ldr	r0, [r7, #4]
 8014538:	f7ff fe9c 	bl	8014274 <tcp_close_shutdown>
 801453c:	4603      	mov	r3, r0
}
 801453e:	4618      	mov	r0, r3
 8014540:	3708      	adds	r7, #8
 8014542:	46bd      	mov	sp, r7
 8014544:	bd80      	pop	{r7, pc}
 8014546:	bf00      	nop
 8014548:	0801ed90 	.word	0x0801ed90
 801454c:	0801eea0 	.word	0x0801eea0
 8014550:	0801edd4 	.word	0x0801edd4

08014554 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8014554:	b580      	push	{r7, lr}
 8014556:	b08e      	sub	sp, #56	; 0x38
 8014558:	af04      	add	r7, sp, #16
 801455a:	6078      	str	r0, [r7, #4]
 801455c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801455e:	687b      	ldr	r3, [r7, #4]
 8014560:	2b00      	cmp	r3, #0
 8014562:	d107      	bne.n	8014574 <tcp_abandon+0x20>
 8014564:	4b52      	ldr	r3, [pc, #328]	; (80146b0 <tcp_abandon+0x15c>)
 8014566:	f240 223d 	movw	r2, #573	; 0x23d
 801456a:	4952      	ldr	r1, [pc, #328]	; (80146b4 <tcp_abandon+0x160>)
 801456c:	4852      	ldr	r0, [pc, #328]	; (80146b8 <tcp_abandon+0x164>)
 801456e:	f008 fd69 	bl	801d044 <iprintf>
 8014572:	e099      	b.n	80146a8 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8014574:	687b      	ldr	r3, [r7, #4]
 8014576:	7d1b      	ldrb	r3, [r3, #20]
 8014578:	2b01      	cmp	r3, #1
 801457a:	d106      	bne.n	801458a <tcp_abandon+0x36>
 801457c:	4b4c      	ldr	r3, [pc, #304]	; (80146b0 <tcp_abandon+0x15c>)
 801457e:	f240 2241 	movw	r2, #577	; 0x241
 8014582:	494e      	ldr	r1, [pc, #312]	; (80146bc <tcp_abandon+0x168>)
 8014584:	484c      	ldr	r0, [pc, #304]	; (80146b8 <tcp_abandon+0x164>)
 8014586:	f008 fd5d 	bl	801d044 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 801458a:	687b      	ldr	r3, [r7, #4]
 801458c:	7d1b      	ldrb	r3, [r3, #20]
 801458e:	2b0a      	cmp	r3, #10
 8014590:	d107      	bne.n	80145a2 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8014592:	6879      	ldr	r1, [r7, #4]
 8014594:	484a      	ldr	r0, [pc, #296]	; (80146c0 <tcp_abandon+0x16c>)
 8014596:	f001 fa6d 	bl	8015a74 <tcp_pcb_remove>
    tcp_free(pcb);
 801459a:	6878      	ldr	r0, [r7, #4]
 801459c:	f7ff fdb8 	bl	8014110 <tcp_free>
 80145a0:	e082      	b.n	80146a8 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 80145a2:	2300      	movs	r3, #0
 80145a4:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 80145a6:	2300      	movs	r3, #0
 80145a8:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 80145aa:	687b      	ldr	r3, [r7, #4]
 80145ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80145ae:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 80145b0:	687b      	ldr	r3, [r7, #4]
 80145b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80145b4:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 80145b6:	687b      	ldr	r3, [r7, #4]
 80145b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80145bc:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 80145be:	687b      	ldr	r3, [r7, #4]
 80145c0:	691b      	ldr	r3, [r3, #16]
 80145c2:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	7d1b      	ldrb	r3, [r3, #20]
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d126      	bne.n	801461a <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	8adb      	ldrh	r3, [r3, #22]
 80145d0:	2b00      	cmp	r3, #0
 80145d2:	d02e      	beq.n	8014632 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80145d4:	4b3b      	ldr	r3, [pc, #236]	; (80146c4 <tcp_abandon+0x170>)
 80145d6:	681b      	ldr	r3, [r3, #0]
 80145d8:	687a      	ldr	r2, [r7, #4]
 80145da:	429a      	cmp	r2, r3
 80145dc:	d105      	bne.n	80145ea <tcp_abandon+0x96>
 80145de:	4b39      	ldr	r3, [pc, #228]	; (80146c4 <tcp_abandon+0x170>)
 80145e0:	681b      	ldr	r3, [r3, #0]
 80145e2:	68db      	ldr	r3, [r3, #12]
 80145e4:	4a37      	ldr	r2, [pc, #220]	; (80146c4 <tcp_abandon+0x170>)
 80145e6:	6013      	str	r3, [r2, #0]
 80145e8:	e013      	b.n	8014612 <tcp_abandon+0xbe>
 80145ea:	4b36      	ldr	r3, [pc, #216]	; (80146c4 <tcp_abandon+0x170>)
 80145ec:	681b      	ldr	r3, [r3, #0]
 80145ee:	61fb      	str	r3, [r7, #28]
 80145f0:	e00c      	b.n	801460c <tcp_abandon+0xb8>
 80145f2:	69fb      	ldr	r3, [r7, #28]
 80145f4:	68db      	ldr	r3, [r3, #12]
 80145f6:	687a      	ldr	r2, [r7, #4]
 80145f8:	429a      	cmp	r2, r3
 80145fa:	d104      	bne.n	8014606 <tcp_abandon+0xb2>
 80145fc:	687b      	ldr	r3, [r7, #4]
 80145fe:	68da      	ldr	r2, [r3, #12]
 8014600:	69fb      	ldr	r3, [r7, #28]
 8014602:	60da      	str	r2, [r3, #12]
 8014604:	e005      	b.n	8014612 <tcp_abandon+0xbe>
 8014606:	69fb      	ldr	r3, [r7, #28]
 8014608:	68db      	ldr	r3, [r3, #12]
 801460a:	61fb      	str	r3, [r7, #28]
 801460c:	69fb      	ldr	r3, [r7, #28]
 801460e:	2b00      	cmp	r3, #0
 8014610:	d1ef      	bne.n	80145f2 <tcp_abandon+0x9e>
 8014612:	687b      	ldr	r3, [r7, #4]
 8014614:	2200      	movs	r2, #0
 8014616:	60da      	str	r2, [r3, #12]
 8014618:	e00b      	b.n	8014632 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 801461a:	683b      	ldr	r3, [r7, #0]
 801461c:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 801461e:	687b      	ldr	r3, [r7, #4]
 8014620:	8adb      	ldrh	r3, [r3, #22]
 8014622:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8014624:	6879      	ldr	r1, [r7, #4]
 8014626:	4828      	ldr	r0, [pc, #160]	; (80146c8 <tcp_abandon+0x174>)
 8014628:	f001 fa24 	bl	8015a74 <tcp_pcb_remove>
 801462c:	4b27      	ldr	r3, [pc, #156]	; (80146cc <tcp_abandon+0x178>)
 801462e:	2201      	movs	r2, #1
 8014630:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 8014632:	687b      	ldr	r3, [r7, #4]
 8014634:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014636:	2b00      	cmp	r3, #0
 8014638:	d004      	beq.n	8014644 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 801463a:	687b      	ldr	r3, [r7, #4]
 801463c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801463e:	4618      	mov	r0, r3
 8014640:	f000 fed4 	bl	80153ec <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014648:	2b00      	cmp	r3, #0
 801464a:	d004      	beq.n	8014656 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 801464c:	687b      	ldr	r3, [r7, #4]
 801464e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014650:	4618      	mov	r0, r3
 8014652:	f000 fecb 	bl	80153ec <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801465a:	2b00      	cmp	r3, #0
 801465c:	d004      	beq.n	8014668 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014662:	4618      	mov	r0, r3
 8014664:	f000 fec2 	bl	80153ec <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8014668:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801466a:	2b00      	cmp	r3, #0
 801466c:	d00e      	beq.n	801468c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801466e:	6879      	ldr	r1, [r7, #4]
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	3304      	adds	r3, #4
 8014674:	687a      	ldr	r2, [r7, #4]
 8014676:	8b12      	ldrh	r2, [r2, #24]
 8014678:	9202      	str	r2, [sp, #8]
 801467a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801467c:	9201      	str	r2, [sp, #4]
 801467e:	9300      	str	r3, [sp, #0]
 8014680:	460b      	mov	r3, r1
 8014682:	697a      	ldr	r2, [r7, #20]
 8014684:	69b9      	ldr	r1, [r7, #24]
 8014686:	6878      	ldr	r0, [r7, #4]
 8014688:	f005 fbd2 	bl	8019e30 <tcp_rst>
    }
    last_state = pcb->state;
 801468c:	687b      	ldr	r3, [r7, #4]
 801468e:	7d1b      	ldrb	r3, [r3, #20]
 8014690:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8014692:	6878      	ldr	r0, [r7, #4]
 8014694:	f7ff fd3c 	bl	8014110 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8014698:	693b      	ldr	r3, [r7, #16]
 801469a:	2b00      	cmp	r3, #0
 801469c:	d004      	beq.n	80146a8 <tcp_abandon+0x154>
 801469e:	693b      	ldr	r3, [r7, #16]
 80146a0:	f06f 010c 	mvn.w	r1, #12
 80146a4:	68f8      	ldr	r0, [r7, #12]
 80146a6:	4798      	blx	r3
  }
}
 80146a8:	3728      	adds	r7, #40	; 0x28
 80146aa:	46bd      	mov	sp, r7
 80146ac:	bd80      	pop	{r7, pc}
 80146ae:	bf00      	nop
 80146b0:	0801ed90 	.word	0x0801ed90
 80146b4:	0801eed4 	.word	0x0801eed4
 80146b8:	0801edd4 	.word	0x0801edd4
 80146bc:	0801eef0 	.word	0x0801eef0
 80146c0:	2000b3cc 	.word	0x2000b3cc
 80146c4:	2000b3c8 	.word	0x2000b3c8
 80146c8:	2000b3bc 	.word	0x2000b3bc
 80146cc:	2000b3b8 	.word	0x2000b3b8

080146d0 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80146d0:	b580      	push	{r7, lr}
 80146d2:	b082      	sub	sp, #8
 80146d4:	af00      	add	r7, sp, #0
 80146d6:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80146d8:	2101      	movs	r1, #1
 80146da:	6878      	ldr	r0, [r7, #4]
 80146dc:	f7ff ff3a 	bl	8014554 <tcp_abandon>
}
 80146e0:	bf00      	nop
 80146e2:	3708      	adds	r7, #8
 80146e4:	46bd      	mov	sp, r7
 80146e6:	bd80      	pop	{r7, pc}

080146e8 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 80146e8:	b580      	push	{r7, lr}
 80146ea:	b088      	sub	sp, #32
 80146ec:	af00      	add	r7, sp, #0
 80146ee:	60f8      	str	r0, [r7, #12]
 80146f0:	60b9      	str	r1, [r7, #8]
 80146f2:	4613      	mov	r3, r2
 80146f4:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 80146f6:	2304      	movs	r3, #4
 80146f8:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80146fa:	68bb      	ldr	r3, [r7, #8]
 80146fc:	2b00      	cmp	r3, #0
 80146fe:	d101      	bne.n	8014704 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 8014700:	4b3e      	ldr	r3, [pc, #248]	; (80147fc <tcp_bind+0x114>)
 8014702:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 8014704:	68fb      	ldr	r3, [r7, #12]
 8014706:	2b00      	cmp	r3, #0
 8014708:	d109      	bne.n	801471e <tcp_bind+0x36>
 801470a:	4b3d      	ldr	r3, [pc, #244]	; (8014800 <tcp_bind+0x118>)
 801470c:	f240 22a9 	movw	r2, #681	; 0x2a9
 8014710:	493c      	ldr	r1, [pc, #240]	; (8014804 <tcp_bind+0x11c>)
 8014712:	483d      	ldr	r0, [pc, #244]	; (8014808 <tcp_bind+0x120>)
 8014714:	f008 fc96 	bl	801d044 <iprintf>
 8014718:	f06f 030f 	mvn.w	r3, #15
 801471c:	e06a      	b.n	80147f4 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 801471e:	68fb      	ldr	r3, [r7, #12]
 8014720:	7d1b      	ldrb	r3, [r3, #20]
 8014722:	2b00      	cmp	r3, #0
 8014724:	d009      	beq.n	801473a <tcp_bind+0x52>
 8014726:	4b36      	ldr	r3, [pc, #216]	; (8014800 <tcp_bind+0x118>)
 8014728:	f240 22ab 	movw	r2, #683	; 0x2ab
 801472c:	4937      	ldr	r1, [pc, #220]	; (801480c <tcp_bind+0x124>)
 801472e:	4836      	ldr	r0, [pc, #216]	; (8014808 <tcp_bind+0x120>)
 8014730:	f008 fc88 	bl	801d044 <iprintf>
 8014734:	f06f 0305 	mvn.w	r3, #5
 8014738:	e05c      	b.n	80147f4 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 801473a:	88fb      	ldrh	r3, [r7, #6]
 801473c:	2b00      	cmp	r3, #0
 801473e:	d109      	bne.n	8014754 <tcp_bind+0x6c>
    port = tcp_new_port();
 8014740:	f000 f9f0 	bl	8014b24 <tcp_new_port>
 8014744:	4603      	mov	r3, r0
 8014746:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 8014748:	88fb      	ldrh	r3, [r7, #6]
 801474a:	2b00      	cmp	r3, #0
 801474c:	d135      	bne.n	80147ba <tcp_bind+0xd2>
      return ERR_BUF;
 801474e:	f06f 0301 	mvn.w	r3, #1
 8014752:	e04f      	b.n	80147f4 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8014754:	2300      	movs	r3, #0
 8014756:	61fb      	str	r3, [r7, #28]
 8014758:	e02b      	b.n	80147b2 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801475a:	4a2d      	ldr	r2, [pc, #180]	; (8014810 <tcp_bind+0x128>)
 801475c:	69fb      	ldr	r3, [r7, #28]
 801475e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014762:	681b      	ldr	r3, [r3, #0]
 8014764:	61bb      	str	r3, [r7, #24]
 8014766:	e01e      	b.n	80147a6 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8014768:	69bb      	ldr	r3, [r7, #24]
 801476a:	8adb      	ldrh	r3, [r3, #22]
 801476c:	88fa      	ldrh	r2, [r7, #6]
 801476e:	429a      	cmp	r2, r3
 8014770:	d116      	bne.n	80147a0 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 8014772:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8014774:	2b00      	cmp	r3, #0
 8014776:	d010      	beq.n	801479a <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8014778:	69bb      	ldr	r3, [r7, #24]
 801477a:	681b      	ldr	r3, [r3, #0]
 801477c:	2b00      	cmp	r3, #0
 801477e:	d00c      	beq.n	801479a <tcp_bind+0xb2>
 8014780:	68bb      	ldr	r3, [r7, #8]
 8014782:	2b00      	cmp	r3, #0
 8014784:	d009      	beq.n	801479a <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8014786:	68bb      	ldr	r3, [r7, #8]
 8014788:	681b      	ldr	r3, [r3, #0]
 801478a:	2b00      	cmp	r3, #0
 801478c:	d005      	beq.n	801479a <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 801478e:	69bb      	ldr	r3, [r7, #24]
 8014790:	681a      	ldr	r2, [r3, #0]
 8014792:	68bb      	ldr	r3, [r7, #8]
 8014794:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8014796:	429a      	cmp	r2, r3
 8014798:	d102      	bne.n	80147a0 <tcp_bind+0xb8>
              return ERR_USE;
 801479a:	f06f 0307 	mvn.w	r3, #7
 801479e:	e029      	b.n	80147f4 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 80147a0:	69bb      	ldr	r3, [r7, #24]
 80147a2:	68db      	ldr	r3, [r3, #12]
 80147a4:	61bb      	str	r3, [r7, #24]
 80147a6:	69bb      	ldr	r3, [r7, #24]
 80147a8:	2b00      	cmp	r3, #0
 80147aa:	d1dd      	bne.n	8014768 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 80147ac:	69fb      	ldr	r3, [r7, #28]
 80147ae:	3301      	adds	r3, #1
 80147b0:	61fb      	str	r3, [r7, #28]
 80147b2:	69fa      	ldr	r2, [r7, #28]
 80147b4:	697b      	ldr	r3, [r7, #20]
 80147b6:	429a      	cmp	r2, r3
 80147b8:	dbcf      	blt.n	801475a <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 80147ba:	68bb      	ldr	r3, [r7, #8]
 80147bc:	2b00      	cmp	r3, #0
 80147be:	d00c      	beq.n	80147da <tcp_bind+0xf2>
 80147c0:	68bb      	ldr	r3, [r7, #8]
 80147c2:	681b      	ldr	r3, [r3, #0]
 80147c4:	2b00      	cmp	r3, #0
 80147c6:	d008      	beq.n	80147da <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 80147c8:	68bb      	ldr	r3, [r7, #8]
 80147ca:	2b00      	cmp	r3, #0
 80147cc:	d002      	beq.n	80147d4 <tcp_bind+0xec>
 80147ce:	68bb      	ldr	r3, [r7, #8]
 80147d0:	681b      	ldr	r3, [r3, #0]
 80147d2:	e000      	b.n	80147d6 <tcp_bind+0xee>
 80147d4:	2300      	movs	r3, #0
 80147d6:	68fa      	ldr	r2, [r7, #12]
 80147d8:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 80147da:	68fb      	ldr	r3, [r7, #12]
 80147dc:	88fa      	ldrh	r2, [r7, #6]
 80147de:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 80147e0:	4b0c      	ldr	r3, [pc, #48]	; (8014814 <tcp_bind+0x12c>)
 80147e2:	681a      	ldr	r2, [r3, #0]
 80147e4:	68fb      	ldr	r3, [r7, #12]
 80147e6:	60da      	str	r2, [r3, #12]
 80147e8:	4a0a      	ldr	r2, [pc, #40]	; (8014814 <tcp_bind+0x12c>)
 80147ea:	68fb      	ldr	r3, [r7, #12]
 80147ec:	6013      	str	r3, [r2, #0]
 80147ee:	f005 fce1 	bl	801a1b4 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 80147f2:	2300      	movs	r3, #0
}
 80147f4:	4618      	mov	r0, r3
 80147f6:	3720      	adds	r7, #32
 80147f8:	46bd      	mov	sp, r7
 80147fa:	bd80      	pop	{r7, pc}
 80147fc:	0803190c 	.word	0x0803190c
 8014800:	0801ed90 	.word	0x0801ed90
 8014804:	0801ef24 	.word	0x0801ef24
 8014808:	0801edd4 	.word	0x0801edd4
 801480c:	0801ef3c 	.word	0x0801ef3c
 8014810:	080318e4 	.word	0x080318e4
 8014814:	2000b3c8 	.word	0x2000b3c8

08014818 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 8014818:	b580      	push	{r7, lr}
 801481a:	b084      	sub	sp, #16
 801481c:	af00      	add	r7, sp, #0
 801481e:	60f8      	str	r0, [r7, #12]
 8014820:	60b9      	str	r1, [r7, #8]
 8014822:	4613      	mov	r3, r2
 8014824:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 8014826:	68bb      	ldr	r3, [r7, #8]
 8014828:	2b00      	cmp	r3, #0
 801482a:	d106      	bne.n	801483a <tcp_accept_null+0x22>
 801482c:	4b07      	ldr	r3, [pc, #28]	; (801484c <tcp_accept_null+0x34>)
 801482e:	f240 320f 	movw	r2, #783	; 0x30f
 8014832:	4907      	ldr	r1, [pc, #28]	; (8014850 <tcp_accept_null+0x38>)
 8014834:	4807      	ldr	r0, [pc, #28]	; (8014854 <tcp_accept_null+0x3c>)
 8014836:	f008 fc05 	bl	801d044 <iprintf>

  tcp_abort(pcb);
 801483a:	68b8      	ldr	r0, [r7, #8]
 801483c:	f7ff ff48 	bl	80146d0 <tcp_abort>

  return ERR_ABRT;
 8014840:	f06f 030c 	mvn.w	r3, #12
}
 8014844:	4618      	mov	r0, r3
 8014846:	3710      	adds	r7, #16
 8014848:	46bd      	mov	sp, r7
 801484a:	bd80      	pop	{r7, pc}
 801484c:	0801ed90 	.word	0x0801ed90
 8014850:	0801ef64 	.word	0x0801ef64
 8014854:	0801edd4 	.word	0x0801edd4

08014858 <tcp_listen_with_backlog>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog(tpcb, backlog);
 */
struct tcp_pcb *
tcp_listen_with_backlog(struct tcp_pcb *pcb, u8_t backlog)
{
 8014858:	b580      	push	{r7, lr}
 801485a:	b082      	sub	sp, #8
 801485c:	af00      	add	r7, sp, #0
 801485e:	6078      	str	r0, [r7, #4]
 8014860:	460b      	mov	r3, r1
 8014862:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 8014864:	78fb      	ldrb	r3, [r7, #3]
 8014866:	2200      	movs	r2, #0
 8014868:	4619      	mov	r1, r3
 801486a:	6878      	ldr	r0, [r7, #4]
 801486c:	f000 f806 	bl	801487c <tcp_listen_with_backlog_and_err>
 8014870:	4603      	mov	r3, r0
}
 8014872:	4618      	mov	r0, r3
 8014874:	3708      	adds	r7, #8
 8014876:	46bd      	mov	sp, r7
 8014878:	bd80      	pop	{r7, pc}
	...

0801487c <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 801487c:	b580      	push	{r7, lr}
 801487e:	b088      	sub	sp, #32
 8014880:	af00      	add	r7, sp, #0
 8014882:	60f8      	str	r0, [r7, #12]
 8014884:	460b      	mov	r3, r1
 8014886:	607a      	str	r2, [r7, #4]
 8014888:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 801488a:	2300      	movs	r3, #0
 801488c:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 801488e:	68fb      	ldr	r3, [r7, #12]
 8014890:	2b00      	cmp	r3, #0
 8014892:	d109      	bne.n	80148a8 <tcp_listen_with_backlog_and_err+0x2c>
 8014894:	4b47      	ldr	r3, [pc, #284]	; (80149b4 <tcp_listen_with_backlog_and_err+0x138>)
 8014896:	f240 3259 	movw	r2, #857	; 0x359
 801489a:	4947      	ldr	r1, [pc, #284]	; (80149b8 <tcp_listen_with_backlog_and_err+0x13c>)
 801489c:	4847      	ldr	r0, [pc, #284]	; (80149bc <tcp_listen_with_backlog_and_err+0x140>)
 801489e:	f008 fbd1 	bl	801d044 <iprintf>
 80148a2:	23f0      	movs	r3, #240	; 0xf0
 80148a4:	76fb      	strb	r3, [r7, #27]
 80148a6:	e079      	b.n	801499c <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 80148a8:	68fb      	ldr	r3, [r7, #12]
 80148aa:	7d1b      	ldrb	r3, [r3, #20]
 80148ac:	2b00      	cmp	r3, #0
 80148ae:	d009      	beq.n	80148c4 <tcp_listen_with_backlog_and_err+0x48>
 80148b0:	4b40      	ldr	r3, [pc, #256]	; (80149b4 <tcp_listen_with_backlog_and_err+0x138>)
 80148b2:	f240 325a 	movw	r2, #858	; 0x35a
 80148b6:	4942      	ldr	r1, [pc, #264]	; (80149c0 <tcp_listen_with_backlog_and_err+0x144>)
 80148b8:	4840      	ldr	r0, [pc, #256]	; (80149bc <tcp_listen_with_backlog_and_err+0x140>)
 80148ba:	f008 fbc3 	bl	801d044 <iprintf>
 80148be:	23f1      	movs	r3, #241	; 0xf1
 80148c0:	76fb      	strb	r3, [r7, #27]
 80148c2:	e06b      	b.n	801499c <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 80148c4:	68fb      	ldr	r3, [r7, #12]
 80148c6:	7d1b      	ldrb	r3, [r3, #20]
 80148c8:	2b01      	cmp	r3, #1
 80148ca:	d104      	bne.n	80148d6 <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 80148cc:	68fb      	ldr	r3, [r7, #12]
 80148ce:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 80148d0:	23f7      	movs	r3, #247	; 0xf7
 80148d2:	76fb      	strb	r3, [r7, #27]
    goto done;
 80148d4:	e062      	b.n	801499c <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 80148d6:	2002      	movs	r0, #2
 80148d8:	f7fe fa6c 	bl	8012db4 <memp_malloc>
 80148dc:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 80148de:	69fb      	ldr	r3, [r7, #28]
 80148e0:	2b00      	cmp	r3, #0
 80148e2:	d102      	bne.n	80148ea <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 80148e4:	23ff      	movs	r3, #255	; 0xff
 80148e6:	76fb      	strb	r3, [r7, #27]
    goto done;
 80148e8:	e058      	b.n	801499c <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 80148ea:	68fb      	ldr	r3, [r7, #12]
 80148ec:	691a      	ldr	r2, [r3, #16]
 80148ee:	69fb      	ldr	r3, [r7, #28]
 80148f0:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 80148f2:	68fb      	ldr	r3, [r7, #12]
 80148f4:	8ada      	ldrh	r2, [r3, #22]
 80148f6:	69fb      	ldr	r3, [r7, #28]
 80148f8:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 80148fa:	69fb      	ldr	r3, [r7, #28]
 80148fc:	2201      	movs	r2, #1
 80148fe:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 8014900:	68fb      	ldr	r3, [r7, #12]
 8014902:	7d5a      	ldrb	r2, [r3, #21]
 8014904:	69fb      	ldr	r3, [r7, #28]
 8014906:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 8014908:	68fb      	ldr	r3, [r7, #12]
 801490a:	7a5a      	ldrb	r2, [r3, #9]
 801490c:	69fb      	ldr	r3, [r7, #28]
 801490e:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 8014910:	69fb      	ldr	r3, [r7, #28]
 8014912:	2200      	movs	r2, #0
 8014914:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 8014916:	68fb      	ldr	r3, [r7, #12]
 8014918:	7ada      	ldrb	r2, [r3, #11]
 801491a:	69fb      	ldr	r3, [r7, #28]
 801491c:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 801491e:	68fb      	ldr	r3, [r7, #12]
 8014920:	7a9a      	ldrb	r2, [r3, #10]
 8014922:	69fb      	ldr	r3, [r7, #28]
 8014924:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 8014926:	68fb      	ldr	r3, [r7, #12]
 8014928:	681a      	ldr	r2, [r3, #0]
 801492a:	69fb      	ldr	r3, [r7, #28]
 801492c:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 801492e:	68fb      	ldr	r3, [r7, #12]
 8014930:	8adb      	ldrh	r3, [r3, #22]
 8014932:	2b00      	cmp	r3, #0
 8014934:	d021      	beq.n	801497a <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 8014936:	4b23      	ldr	r3, [pc, #140]	; (80149c4 <tcp_listen_with_backlog_and_err+0x148>)
 8014938:	681b      	ldr	r3, [r3, #0]
 801493a:	68fa      	ldr	r2, [r7, #12]
 801493c:	429a      	cmp	r2, r3
 801493e:	d105      	bne.n	801494c <tcp_listen_with_backlog_and_err+0xd0>
 8014940:	4b20      	ldr	r3, [pc, #128]	; (80149c4 <tcp_listen_with_backlog_and_err+0x148>)
 8014942:	681b      	ldr	r3, [r3, #0]
 8014944:	68db      	ldr	r3, [r3, #12]
 8014946:	4a1f      	ldr	r2, [pc, #124]	; (80149c4 <tcp_listen_with_backlog_and_err+0x148>)
 8014948:	6013      	str	r3, [r2, #0]
 801494a:	e013      	b.n	8014974 <tcp_listen_with_backlog_and_err+0xf8>
 801494c:	4b1d      	ldr	r3, [pc, #116]	; (80149c4 <tcp_listen_with_backlog_and_err+0x148>)
 801494e:	681b      	ldr	r3, [r3, #0]
 8014950:	617b      	str	r3, [r7, #20]
 8014952:	e00c      	b.n	801496e <tcp_listen_with_backlog_and_err+0xf2>
 8014954:	697b      	ldr	r3, [r7, #20]
 8014956:	68db      	ldr	r3, [r3, #12]
 8014958:	68fa      	ldr	r2, [r7, #12]
 801495a:	429a      	cmp	r2, r3
 801495c:	d104      	bne.n	8014968 <tcp_listen_with_backlog_and_err+0xec>
 801495e:	68fb      	ldr	r3, [r7, #12]
 8014960:	68da      	ldr	r2, [r3, #12]
 8014962:	697b      	ldr	r3, [r7, #20]
 8014964:	60da      	str	r2, [r3, #12]
 8014966:	e005      	b.n	8014974 <tcp_listen_with_backlog_and_err+0xf8>
 8014968:	697b      	ldr	r3, [r7, #20]
 801496a:	68db      	ldr	r3, [r3, #12]
 801496c:	617b      	str	r3, [r7, #20]
 801496e:	697b      	ldr	r3, [r7, #20]
 8014970:	2b00      	cmp	r3, #0
 8014972:	d1ef      	bne.n	8014954 <tcp_listen_with_backlog_and_err+0xd8>
 8014974:	68fb      	ldr	r3, [r7, #12]
 8014976:	2200      	movs	r2, #0
 8014978:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 801497a:	68f8      	ldr	r0, [r7, #12]
 801497c:	f7ff fbc8 	bl	8014110 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 8014980:	69fb      	ldr	r3, [r7, #28]
 8014982:	4a11      	ldr	r2, [pc, #68]	; (80149c8 <tcp_listen_with_backlog_and_err+0x14c>)
 8014984:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8014986:	4b11      	ldr	r3, [pc, #68]	; (80149cc <tcp_listen_with_backlog_and_err+0x150>)
 8014988:	681a      	ldr	r2, [r3, #0]
 801498a:	69fb      	ldr	r3, [r7, #28]
 801498c:	60da      	str	r2, [r3, #12]
 801498e:	4a0f      	ldr	r2, [pc, #60]	; (80149cc <tcp_listen_with_backlog_and_err+0x150>)
 8014990:	69fb      	ldr	r3, [r7, #28]
 8014992:	6013      	str	r3, [r2, #0]
 8014994:	f005 fc0e 	bl	801a1b4 <tcp_timer_needed>
  res = ERR_OK;
 8014998:	2300      	movs	r3, #0
 801499a:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 801499c:	687b      	ldr	r3, [r7, #4]
 801499e:	2b00      	cmp	r3, #0
 80149a0:	d002      	beq.n	80149a8 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 80149a2:	687b      	ldr	r3, [r7, #4]
 80149a4:	7efa      	ldrb	r2, [r7, #27]
 80149a6:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 80149a8:	69fb      	ldr	r3, [r7, #28]
}
 80149aa:	4618      	mov	r0, r3
 80149ac:	3720      	adds	r7, #32
 80149ae:	46bd      	mov	sp, r7
 80149b0:	bd80      	pop	{r7, pc}
 80149b2:	bf00      	nop
 80149b4:	0801ed90 	.word	0x0801ed90
 80149b8:	0801ef84 	.word	0x0801ef84
 80149bc:	0801edd4 	.word	0x0801edd4
 80149c0:	0801efb4 	.word	0x0801efb4
 80149c4:	2000b3c8 	.word	0x2000b3c8
 80149c8:	08014819 	.word	0x08014819
 80149cc:	2000b3c4 	.word	0x2000b3c4

080149d0 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80149d0:	b580      	push	{r7, lr}
 80149d2:	b084      	sub	sp, #16
 80149d4:	af00      	add	r7, sp, #0
 80149d6:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80149d8:	687b      	ldr	r3, [r7, #4]
 80149da:	2b00      	cmp	r3, #0
 80149dc:	d106      	bne.n	80149ec <tcp_update_rcv_ann_wnd+0x1c>
 80149de:	4b25      	ldr	r3, [pc, #148]	; (8014a74 <tcp_update_rcv_ann_wnd+0xa4>)
 80149e0:	f240 32a6 	movw	r2, #934	; 0x3a6
 80149e4:	4924      	ldr	r1, [pc, #144]	; (8014a78 <tcp_update_rcv_ann_wnd+0xa8>)
 80149e6:	4825      	ldr	r0, [pc, #148]	; (8014a7c <tcp_update_rcv_ann_wnd+0xac>)
 80149e8:	f008 fb2c 	bl	801d044 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 80149ec:	687b      	ldr	r3, [r7, #4]
 80149ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80149f0:	687a      	ldr	r2, [r7, #4]
 80149f2:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80149f4:	4413      	add	r3, r2
 80149f6:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80149fc:	687a      	ldr	r2, [r7, #4]
 80149fe:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8014a00:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8014a04:	bf28      	it	cs
 8014a06:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8014a0a:	b292      	uxth	r2, r2
 8014a0c:	4413      	add	r3, r2
 8014a0e:	68fa      	ldr	r2, [r7, #12]
 8014a10:	1ad3      	subs	r3, r2, r3
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	db08      	blt.n	8014a28 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014a1a:	687b      	ldr	r3, [r7, #4]
 8014a1c:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8014a1e:	687b      	ldr	r3, [r7, #4]
 8014a20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014a22:	68fa      	ldr	r2, [r7, #12]
 8014a24:	1ad3      	subs	r3, r2, r3
 8014a26:	e020      	b.n	8014a6a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8014a2c:	687b      	ldr	r3, [r7, #4]
 8014a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014a30:	1ad3      	subs	r3, r2, r3
 8014a32:	2b00      	cmp	r3, #0
 8014a34:	dd03      	ble.n	8014a3e <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8014a36:	687b      	ldr	r3, [r7, #4]
 8014a38:	2200      	movs	r2, #0
 8014a3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8014a3c:	e014      	b.n	8014a68 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8014a3e:	687b      	ldr	r3, [r7, #4]
 8014a40:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8014a42:	687b      	ldr	r3, [r7, #4]
 8014a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014a46:	1ad3      	subs	r3, r2, r3
 8014a48:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8014a4a:	68bb      	ldr	r3, [r7, #8]
 8014a4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014a50:	d306      	bcc.n	8014a60 <tcp_update_rcv_ann_wnd+0x90>
 8014a52:	4b08      	ldr	r3, [pc, #32]	; (8014a74 <tcp_update_rcv_ann_wnd+0xa4>)
 8014a54:	f240 32b6 	movw	r2, #950	; 0x3b6
 8014a58:	4909      	ldr	r1, [pc, #36]	; (8014a80 <tcp_update_rcv_ann_wnd+0xb0>)
 8014a5a:	4808      	ldr	r0, [pc, #32]	; (8014a7c <tcp_update_rcv_ann_wnd+0xac>)
 8014a5c:	f008 faf2 	bl	801d044 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8014a60:	68bb      	ldr	r3, [r7, #8]
 8014a62:	b29a      	uxth	r2, r3
 8014a64:	687b      	ldr	r3, [r7, #4]
 8014a66:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8014a68:	2300      	movs	r3, #0
  }
}
 8014a6a:	4618      	mov	r0, r3
 8014a6c:	3710      	adds	r7, #16
 8014a6e:	46bd      	mov	sp, r7
 8014a70:	bd80      	pop	{r7, pc}
 8014a72:	bf00      	nop
 8014a74:	0801ed90 	.word	0x0801ed90
 8014a78:	0801efec 	.word	0x0801efec
 8014a7c:	0801edd4 	.word	0x0801edd4
 8014a80:	0801f010 	.word	0x0801f010

08014a84 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8014a84:	b580      	push	{r7, lr}
 8014a86:	b084      	sub	sp, #16
 8014a88:	af00      	add	r7, sp, #0
 8014a8a:	6078      	str	r0, [r7, #4]
 8014a8c:	460b      	mov	r3, r1
 8014a8e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	2b00      	cmp	r3, #0
 8014a94:	d107      	bne.n	8014aa6 <tcp_recved+0x22>
 8014a96:	4b1f      	ldr	r3, [pc, #124]	; (8014b14 <tcp_recved+0x90>)
 8014a98:	f240 32cf 	movw	r2, #975	; 0x3cf
 8014a9c:	491e      	ldr	r1, [pc, #120]	; (8014b18 <tcp_recved+0x94>)
 8014a9e:	481f      	ldr	r0, [pc, #124]	; (8014b1c <tcp_recved+0x98>)
 8014aa0:	f008 fad0 	bl	801d044 <iprintf>
 8014aa4:	e032      	b.n	8014b0c <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	7d1b      	ldrb	r3, [r3, #20]
 8014aaa:	2b01      	cmp	r3, #1
 8014aac:	d106      	bne.n	8014abc <tcp_recved+0x38>
 8014aae:	4b19      	ldr	r3, [pc, #100]	; (8014b14 <tcp_recved+0x90>)
 8014ab0:	f240 32d3 	movw	r2, #979	; 0x3d3
 8014ab4:	491a      	ldr	r1, [pc, #104]	; (8014b20 <tcp_recved+0x9c>)
 8014ab6:	4819      	ldr	r0, [pc, #100]	; (8014b1c <tcp_recved+0x98>)
 8014ab8:	f008 fac4 	bl	801d044 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8014abc:	687b      	ldr	r3, [r7, #4]
 8014abe:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8014ac0:	887b      	ldrh	r3, [r7, #2]
 8014ac2:	4413      	add	r3, r2
 8014ac4:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8014ac6:	89fb      	ldrh	r3, [r7, #14]
 8014ac8:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8014acc:	d804      	bhi.n	8014ad8 <tcp_recved+0x54>
 8014ace:	687b      	ldr	r3, [r7, #4]
 8014ad0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8014ad2:	89fa      	ldrh	r2, [r7, #14]
 8014ad4:	429a      	cmp	r2, r3
 8014ad6:	d204      	bcs.n	8014ae2 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8014ade:	851a      	strh	r2, [r3, #40]	; 0x28
 8014ae0:	e002      	b.n	8014ae8 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8014ae2:	687b      	ldr	r3, [r7, #4]
 8014ae4:	89fa      	ldrh	r2, [r7, #14]
 8014ae6:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8014ae8:	6878      	ldr	r0, [r7, #4]
 8014aea:	f7ff ff71 	bl	80149d0 <tcp_update_rcv_ann_wnd>
 8014aee:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8014af0:	68bb      	ldr	r3, [r7, #8]
 8014af2:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8014af6:	d309      	bcc.n	8014b0c <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8014af8:	687b      	ldr	r3, [r7, #4]
 8014afa:	8b5b      	ldrh	r3, [r3, #26]
 8014afc:	f043 0302 	orr.w	r3, r3, #2
 8014b00:	b29a      	uxth	r2, r3
 8014b02:	687b      	ldr	r3, [r7, #4]
 8014b04:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8014b06:	6878      	ldr	r0, [r7, #4]
 8014b08:	f004 fbcc 	bl	80192a4 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8014b0c:	3710      	adds	r7, #16
 8014b0e:	46bd      	mov	sp, r7
 8014b10:	bd80      	pop	{r7, pc}
 8014b12:	bf00      	nop
 8014b14:	0801ed90 	.word	0x0801ed90
 8014b18:	0801f02c 	.word	0x0801f02c
 8014b1c:	0801edd4 	.word	0x0801edd4
 8014b20:	0801f044 	.word	0x0801f044

08014b24 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8014b24:	b480      	push	{r7}
 8014b26:	b083      	sub	sp, #12
 8014b28:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8014b2a:	2300      	movs	r3, #0
 8014b2c:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8014b2e:	4b1e      	ldr	r3, [pc, #120]	; (8014ba8 <tcp_new_port+0x84>)
 8014b30:	881b      	ldrh	r3, [r3, #0]
 8014b32:	3301      	adds	r3, #1
 8014b34:	b29a      	uxth	r2, r3
 8014b36:	4b1c      	ldr	r3, [pc, #112]	; (8014ba8 <tcp_new_port+0x84>)
 8014b38:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8014b3a:	4b1b      	ldr	r3, [pc, #108]	; (8014ba8 <tcp_new_port+0x84>)
 8014b3c:	881b      	ldrh	r3, [r3, #0]
 8014b3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8014b42:	4293      	cmp	r3, r2
 8014b44:	d103      	bne.n	8014b4e <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8014b46:	4b18      	ldr	r3, [pc, #96]	; (8014ba8 <tcp_new_port+0x84>)
 8014b48:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8014b4c:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8014b4e:	2300      	movs	r3, #0
 8014b50:	71fb      	strb	r3, [r7, #7]
 8014b52:	e01e      	b.n	8014b92 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8014b54:	79fb      	ldrb	r3, [r7, #7]
 8014b56:	4a15      	ldr	r2, [pc, #84]	; (8014bac <tcp_new_port+0x88>)
 8014b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014b5c:	681b      	ldr	r3, [r3, #0]
 8014b5e:	603b      	str	r3, [r7, #0]
 8014b60:	e011      	b.n	8014b86 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8014b62:	683b      	ldr	r3, [r7, #0]
 8014b64:	8ada      	ldrh	r2, [r3, #22]
 8014b66:	4b10      	ldr	r3, [pc, #64]	; (8014ba8 <tcp_new_port+0x84>)
 8014b68:	881b      	ldrh	r3, [r3, #0]
 8014b6a:	429a      	cmp	r2, r3
 8014b6c:	d108      	bne.n	8014b80 <tcp_new_port+0x5c>
        n++;
 8014b6e:	88bb      	ldrh	r3, [r7, #4]
 8014b70:	3301      	adds	r3, #1
 8014b72:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8014b74:	88bb      	ldrh	r3, [r7, #4]
 8014b76:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8014b7a:	d3d8      	bcc.n	8014b2e <tcp_new_port+0xa>
          return 0;
 8014b7c:	2300      	movs	r3, #0
 8014b7e:	e00d      	b.n	8014b9c <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8014b80:	683b      	ldr	r3, [r7, #0]
 8014b82:	68db      	ldr	r3, [r3, #12]
 8014b84:	603b      	str	r3, [r7, #0]
 8014b86:	683b      	ldr	r3, [r7, #0]
 8014b88:	2b00      	cmp	r3, #0
 8014b8a:	d1ea      	bne.n	8014b62 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8014b8c:	79fb      	ldrb	r3, [r7, #7]
 8014b8e:	3301      	adds	r3, #1
 8014b90:	71fb      	strb	r3, [r7, #7]
 8014b92:	79fb      	ldrb	r3, [r7, #7]
 8014b94:	2b03      	cmp	r3, #3
 8014b96:	d9dd      	bls.n	8014b54 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8014b98:	4b03      	ldr	r3, [pc, #12]	; (8014ba8 <tcp_new_port+0x84>)
 8014b9a:	881b      	ldrh	r3, [r3, #0]
}
 8014b9c:	4618      	mov	r0, r3
 8014b9e:	370c      	adds	r7, #12
 8014ba0:	46bd      	mov	sp, r7
 8014ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ba6:	4770      	bx	lr
 8014ba8:	20000050 	.word	0x20000050
 8014bac:	080318e4 	.word	0x080318e4

08014bb0 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8014bb0:	b5b0      	push	{r4, r5, r7, lr}
 8014bb2:	b090      	sub	sp, #64	; 0x40
 8014bb4:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8014bb6:	2300      	movs	r3, #0
 8014bb8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8014bbc:	4b94      	ldr	r3, [pc, #592]	; (8014e10 <tcp_slowtmr+0x260>)
 8014bbe:	681b      	ldr	r3, [r3, #0]
 8014bc0:	3301      	adds	r3, #1
 8014bc2:	4a93      	ldr	r2, [pc, #588]	; (8014e10 <tcp_slowtmr+0x260>)
 8014bc4:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8014bc6:	4b93      	ldr	r3, [pc, #588]	; (8014e14 <tcp_slowtmr+0x264>)
 8014bc8:	781b      	ldrb	r3, [r3, #0]
 8014bca:	3301      	adds	r3, #1
 8014bcc:	b2da      	uxtb	r2, r3
 8014bce:	4b91      	ldr	r3, [pc, #580]	; (8014e14 <tcp_slowtmr+0x264>)
 8014bd0:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8014bd2:	2300      	movs	r3, #0
 8014bd4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8014bd6:	4b90      	ldr	r3, [pc, #576]	; (8014e18 <tcp_slowtmr+0x268>)
 8014bd8:	681b      	ldr	r3, [r3, #0]
 8014bda:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8014bdc:	e29d      	b.n	801511a <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8014bde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014be0:	7d1b      	ldrb	r3, [r3, #20]
 8014be2:	2b00      	cmp	r3, #0
 8014be4:	d106      	bne.n	8014bf4 <tcp_slowtmr+0x44>
 8014be6:	4b8d      	ldr	r3, [pc, #564]	; (8014e1c <tcp_slowtmr+0x26c>)
 8014be8:	f240 42be 	movw	r2, #1214	; 0x4be
 8014bec:	498c      	ldr	r1, [pc, #560]	; (8014e20 <tcp_slowtmr+0x270>)
 8014bee:	488d      	ldr	r0, [pc, #564]	; (8014e24 <tcp_slowtmr+0x274>)
 8014bf0:	f008 fa28 	bl	801d044 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8014bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014bf6:	7d1b      	ldrb	r3, [r3, #20]
 8014bf8:	2b01      	cmp	r3, #1
 8014bfa:	d106      	bne.n	8014c0a <tcp_slowtmr+0x5a>
 8014bfc:	4b87      	ldr	r3, [pc, #540]	; (8014e1c <tcp_slowtmr+0x26c>)
 8014bfe:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8014c02:	4989      	ldr	r1, [pc, #548]	; (8014e28 <tcp_slowtmr+0x278>)
 8014c04:	4887      	ldr	r0, [pc, #540]	; (8014e24 <tcp_slowtmr+0x274>)
 8014c06:	f008 fa1d 	bl	801d044 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8014c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c0c:	7d1b      	ldrb	r3, [r3, #20]
 8014c0e:	2b0a      	cmp	r3, #10
 8014c10:	d106      	bne.n	8014c20 <tcp_slowtmr+0x70>
 8014c12:	4b82      	ldr	r3, [pc, #520]	; (8014e1c <tcp_slowtmr+0x26c>)
 8014c14:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8014c18:	4984      	ldr	r1, [pc, #528]	; (8014e2c <tcp_slowtmr+0x27c>)
 8014c1a:	4882      	ldr	r0, [pc, #520]	; (8014e24 <tcp_slowtmr+0x274>)
 8014c1c:	f008 fa12 	bl	801d044 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8014c20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c22:	7f9a      	ldrb	r2, [r3, #30]
 8014c24:	4b7b      	ldr	r3, [pc, #492]	; (8014e14 <tcp_slowtmr+0x264>)
 8014c26:	781b      	ldrb	r3, [r3, #0]
 8014c28:	429a      	cmp	r2, r3
 8014c2a:	d105      	bne.n	8014c38 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8014c2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c2e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8014c30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c32:	68db      	ldr	r3, [r3, #12]
 8014c34:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8014c36:	e270      	b.n	801511a <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 8014c38:	4b76      	ldr	r3, [pc, #472]	; (8014e14 <tcp_slowtmr+0x264>)
 8014c3a:	781a      	ldrb	r2, [r3, #0]
 8014c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c3e:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8014c40:	2300      	movs	r3, #0
 8014c42:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8014c46:	2300      	movs	r3, #0
 8014c48:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8014c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c4e:	7d1b      	ldrb	r3, [r3, #20]
 8014c50:	2b02      	cmp	r3, #2
 8014c52:	d10a      	bne.n	8014c6a <tcp_slowtmr+0xba>
 8014c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8014c5a:	2b05      	cmp	r3, #5
 8014c5c:	d905      	bls.n	8014c6a <tcp_slowtmr+0xba>
      ++pcb_remove;
 8014c5e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014c62:	3301      	adds	r3, #1
 8014c64:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014c68:	e11e      	b.n	8014ea8 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8014c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c6c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8014c70:	2b0b      	cmp	r3, #11
 8014c72:	d905      	bls.n	8014c80 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8014c74:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014c78:	3301      	adds	r3, #1
 8014c7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014c7e:	e113      	b.n	8014ea8 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8014c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c82:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8014c86:	2b00      	cmp	r3, #0
 8014c88:	d075      	beq.n	8014d76 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8014c8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014c8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014c8e:	2b00      	cmp	r3, #0
 8014c90:	d006      	beq.n	8014ca0 <tcp_slowtmr+0xf0>
 8014c92:	4b62      	ldr	r3, [pc, #392]	; (8014e1c <tcp_slowtmr+0x26c>)
 8014c94:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8014c98:	4965      	ldr	r1, [pc, #404]	; (8014e30 <tcp_slowtmr+0x280>)
 8014c9a:	4862      	ldr	r0, [pc, #392]	; (8014e24 <tcp_slowtmr+0x274>)
 8014c9c:	f008 f9d2 	bl	801d044 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8014ca0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ca2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014ca4:	2b00      	cmp	r3, #0
 8014ca6:	d106      	bne.n	8014cb6 <tcp_slowtmr+0x106>
 8014ca8:	4b5c      	ldr	r3, [pc, #368]	; (8014e1c <tcp_slowtmr+0x26c>)
 8014caa:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8014cae:	4961      	ldr	r1, [pc, #388]	; (8014e34 <tcp_slowtmr+0x284>)
 8014cb0:	485c      	ldr	r0, [pc, #368]	; (8014e24 <tcp_slowtmr+0x274>)
 8014cb2:	f008 f9c7 	bl	801d044 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8014cb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014cb8:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8014cbc:	2b0b      	cmp	r3, #11
 8014cbe:	d905      	bls.n	8014ccc <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8014cc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014cc4:	3301      	adds	r3, #1
 8014cc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014cca:	e0ed      	b.n	8014ea8 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8014ccc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014cce:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8014cd2:	3b01      	subs	r3, #1
 8014cd4:	4a58      	ldr	r2, [pc, #352]	; (8014e38 <tcp_slowtmr+0x288>)
 8014cd6:	5cd3      	ldrb	r3, [r2, r3]
 8014cd8:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8014cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014cdc:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8014ce0:	7c7a      	ldrb	r2, [r7, #17]
 8014ce2:	429a      	cmp	r2, r3
 8014ce4:	d907      	bls.n	8014cf6 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8014ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ce8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8014cec:	3301      	adds	r3, #1
 8014cee:	b2da      	uxtb	r2, r3
 8014cf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014cf2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8014cf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014cf8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8014cfc:	7c7a      	ldrb	r2, [r7, #17]
 8014cfe:	429a      	cmp	r2, r3
 8014d00:	f200 80d2 	bhi.w	8014ea8 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8014d04:	2301      	movs	r3, #1
 8014d06:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8014d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d0a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014d0e:	2b00      	cmp	r3, #0
 8014d10:	d108      	bne.n	8014d24 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8014d12:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014d14:	f005 f980 	bl	801a018 <tcp_zero_window_probe>
 8014d18:	4603      	mov	r3, r0
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	d014      	beq.n	8014d48 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8014d1e:	2300      	movs	r3, #0
 8014d20:	623b      	str	r3, [r7, #32]
 8014d22:	e011      	b.n	8014d48 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8014d24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d26:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8014d2a:	4619      	mov	r1, r3
 8014d2c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014d2e:	f004 f833 	bl	8018d98 <tcp_split_unsent_seg>
 8014d32:	4603      	mov	r3, r0
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d107      	bne.n	8014d48 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8014d38:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014d3a:	f004 fab3 	bl	80192a4 <tcp_output>
 8014d3e:	4603      	mov	r3, r0
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	d101      	bne.n	8014d48 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8014d44:	2300      	movs	r3, #0
 8014d46:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8014d48:	6a3b      	ldr	r3, [r7, #32]
 8014d4a:	2b00      	cmp	r3, #0
 8014d4c:	f000 80ac 	beq.w	8014ea8 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8014d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d52:	2200      	movs	r2, #0
 8014d54:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8014d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d5a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8014d5e:	2b06      	cmp	r3, #6
 8014d60:	f200 80a2 	bhi.w	8014ea8 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8014d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d66:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8014d6a:	3301      	adds	r3, #1
 8014d6c:	b2da      	uxtb	r2, r3
 8014d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d70:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8014d74:	e098      	b.n	8014ea8 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8014d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d78:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8014d7c:	2b00      	cmp	r3, #0
 8014d7e:	db0f      	blt.n	8014da0 <tcp_slowtmr+0x1f0>
 8014d80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d82:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8014d86:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8014d8a:	4293      	cmp	r3, r2
 8014d8c:	d008      	beq.n	8014da0 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8014d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d90:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8014d94:	b29b      	uxth	r3, r3
 8014d96:	3301      	adds	r3, #1
 8014d98:	b29b      	uxth	r3, r3
 8014d9a:	b21a      	sxth	r2, r3
 8014d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014d9e:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8014da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014da2:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8014da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014da8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8014dac:	429a      	cmp	r2, r3
 8014dae:	db7b      	blt.n	8014ea8 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8014db0:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014db2:	f004 fd6f 	bl	8019894 <tcp_rexmit_rto_prepare>
 8014db6:	4603      	mov	r3, r0
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	d007      	beq.n	8014dcc <tcp_slowtmr+0x21c>
 8014dbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8014dc0:	2b00      	cmp	r3, #0
 8014dc2:	d171      	bne.n	8014ea8 <tcp_slowtmr+0x2f8>
 8014dc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014dc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014dc8:	2b00      	cmp	r3, #0
 8014dca:	d06d      	beq.n	8014ea8 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8014dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014dce:	7d1b      	ldrb	r3, [r3, #20]
 8014dd0:	2b02      	cmp	r3, #2
 8014dd2:	d03a      	beq.n	8014e4a <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8014dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014dd6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8014dda:	2b0c      	cmp	r3, #12
 8014ddc:	bf28      	it	cs
 8014dde:	230c      	movcs	r3, #12
 8014de0:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8014de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014de4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8014de8:	10db      	asrs	r3, r3, #3
 8014dea:	b21b      	sxth	r3, r3
 8014dec:	461a      	mov	r2, r3
 8014dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014df0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8014df4:	4413      	add	r3, r2
 8014df6:	7efa      	ldrb	r2, [r7, #27]
 8014df8:	4910      	ldr	r1, [pc, #64]	; (8014e3c <tcp_slowtmr+0x28c>)
 8014dfa:	5c8a      	ldrb	r2, [r1, r2]
 8014dfc:	4093      	lsls	r3, r2
 8014dfe:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8014e00:	697b      	ldr	r3, [r7, #20]
 8014e02:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8014e06:	4293      	cmp	r3, r2
 8014e08:	dc1a      	bgt.n	8014e40 <tcp_slowtmr+0x290>
 8014e0a:	697b      	ldr	r3, [r7, #20]
 8014e0c:	b21a      	sxth	r2, r3
 8014e0e:	e019      	b.n	8014e44 <tcp_slowtmr+0x294>
 8014e10:	2000b3c0 	.word	0x2000b3c0
 8014e14:	20004522 	.word	0x20004522
 8014e18:	2000b3bc 	.word	0x2000b3bc
 8014e1c:	0801ed90 	.word	0x0801ed90
 8014e20:	0801f0d4 	.word	0x0801f0d4
 8014e24:	0801edd4 	.word	0x0801edd4
 8014e28:	0801f100 	.word	0x0801f100
 8014e2c:	0801f12c 	.word	0x0801f12c
 8014e30:	0801f15c 	.word	0x0801f15c
 8014e34:	0801f190 	.word	0x0801f190
 8014e38:	080318dc 	.word	0x080318dc
 8014e3c:	080318cc 	.word	0x080318cc
 8014e40:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8014e44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e46:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8014e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e4c:	2200      	movs	r2, #0
 8014e4e:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8014e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e52:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8014e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e58:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8014e5c:	4293      	cmp	r3, r2
 8014e5e:	bf28      	it	cs
 8014e60:	4613      	movcs	r3, r2
 8014e62:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8014e64:	8a7b      	ldrh	r3, [r7, #18]
 8014e66:	085b      	lsrs	r3, r3, #1
 8014e68:	b29a      	uxth	r2, r3
 8014e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e6c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8014e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e72:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8014e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e78:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014e7a:	005b      	lsls	r3, r3, #1
 8014e7c:	b29b      	uxth	r3, r3
 8014e7e:	429a      	cmp	r2, r3
 8014e80:	d206      	bcs.n	8014e90 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8014e82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e84:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8014e86:	005b      	lsls	r3, r3, #1
 8014e88:	b29a      	uxth	r2, r3
 8014e8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e8c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8014e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e92:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8014e94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e96:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8014e9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014e9c:	2200      	movs	r2, #0
 8014e9e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8014ea2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014ea4:	f004 fd66 	bl	8019974 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8014ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014eaa:	7d1b      	ldrb	r3, [r3, #20]
 8014eac:	2b06      	cmp	r3, #6
 8014eae:	d111      	bne.n	8014ed4 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8014eb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014eb2:	8b5b      	ldrh	r3, [r3, #26]
 8014eb4:	f003 0310 	and.w	r3, r3, #16
 8014eb8:	2b00      	cmp	r3, #0
 8014eba:	d00b      	beq.n	8014ed4 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014ebc:	4b9c      	ldr	r3, [pc, #624]	; (8015130 <tcp_slowtmr+0x580>)
 8014ebe:	681a      	ldr	r2, [r3, #0]
 8014ec0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ec2:	6a1b      	ldr	r3, [r3, #32]
 8014ec4:	1ad3      	subs	r3, r2, r3
 8014ec6:	2b28      	cmp	r3, #40	; 0x28
 8014ec8:	d904      	bls.n	8014ed4 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8014eca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014ece:	3301      	adds	r3, #1
 8014ed0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014ed4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ed6:	7a5b      	ldrb	r3, [r3, #9]
 8014ed8:	f003 0308 	and.w	r3, r3, #8
 8014edc:	2b00      	cmp	r3, #0
 8014ede:	d04a      	beq.n	8014f76 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 8014ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ee2:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8014ee4:	2b04      	cmp	r3, #4
 8014ee6:	d003      	beq.n	8014ef0 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8014ee8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014eea:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8014eec:	2b07      	cmp	r3, #7
 8014eee:	d142      	bne.n	8014f76 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014ef0:	4b8f      	ldr	r3, [pc, #572]	; (8015130 <tcp_slowtmr+0x580>)
 8014ef2:	681a      	ldr	r2, [r3, #0]
 8014ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014ef6:	6a1b      	ldr	r3, [r3, #32]
 8014ef8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8014efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014efc:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8014f00:	4b8c      	ldr	r3, [pc, #560]	; (8015134 <tcp_slowtmr+0x584>)
 8014f02:	440b      	add	r3, r1
 8014f04:	498c      	ldr	r1, [pc, #560]	; (8015138 <tcp_slowtmr+0x588>)
 8014f06:	fba1 1303 	umull	r1, r3, r1, r3
 8014f0a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014f0c:	429a      	cmp	r2, r3
 8014f0e:	d90a      	bls.n	8014f26 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8014f10:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014f14:	3301      	adds	r3, #1
 8014f16:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8014f1a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014f1e:	3301      	adds	r3, #1
 8014f20:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8014f24:	e027      	b.n	8014f76 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014f26:	4b82      	ldr	r3, [pc, #520]	; (8015130 <tcp_slowtmr+0x580>)
 8014f28:	681a      	ldr	r2, [r3, #0]
 8014f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014f2c:	6a1b      	ldr	r3, [r3, #32]
 8014f2e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8014f30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014f32:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8014f36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014f38:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8014f3c:	4618      	mov	r0, r3
 8014f3e:	4b7f      	ldr	r3, [pc, #508]	; (801513c <tcp_slowtmr+0x58c>)
 8014f40:	fb03 f300 	mul.w	r3, r3, r0
 8014f44:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8014f46:	497c      	ldr	r1, [pc, #496]	; (8015138 <tcp_slowtmr+0x588>)
 8014f48:	fba1 1303 	umull	r1, r3, r1, r3
 8014f4c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014f4e:	429a      	cmp	r2, r3
 8014f50:	d911      	bls.n	8014f76 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 8014f52:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014f54:	f005 f820 	bl	8019f98 <tcp_keepalive>
 8014f58:	4603      	mov	r3, r0
 8014f5a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 8014f5e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	d107      	bne.n	8014f76 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 8014f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014f68:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8014f6c:	3301      	adds	r3, #1
 8014f6e:	b2da      	uxtb	r2, r3
 8014f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014f72:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8014f76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014f78:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d011      	beq.n	8014fa2 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8014f7e:	4b6c      	ldr	r3, [pc, #432]	; (8015130 <tcp_slowtmr+0x580>)
 8014f80:	681a      	ldr	r2, [r3, #0]
 8014f82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014f84:	6a1b      	ldr	r3, [r3, #32]
 8014f86:	1ad2      	subs	r2, r2, r3
 8014f88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014f8a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8014f8e:	4619      	mov	r1, r3
 8014f90:	460b      	mov	r3, r1
 8014f92:	005b      	lsls	r3, r3, #1
 8014f94:	440b      	add	r3, r1
 8014f96:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8014f98:	429a      	cmp	r2, r3
 8014f9a:	d302      	bcc.n	8014fa2 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 8014f9c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014f9e:	f000 fecd 	bl	8015d3c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8014fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014fa4:	7d1b      	ldrb	r3, [r3, #20]
 8014fa6:	2b03      	cmp	r3, #3
 8014fa8:	d10b      	bne.n	8014fc2 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8014faa:	4b61      	ldr	r3, [pc, #388]	; (8015130 <tcp_slowtmr+0x580>)
 8014fac:	681a      	ldr	r2, [r3, #0]
 8014fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014fb0:	6a1b      	ldr	r3, [r3, #32]
 8014fb2:	1ad3      	subs	r3, r2, r3
 8014fb4:	2b28      	cmp	r3, #40	; 0x28
 8014fb6:	d904      	bls.n	8014fc2 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8014fb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014fbc:	3301      	adds	r3, #1
 8014fbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8014fc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014fc4:	7d1b      	ldrb	r3, [r3, #20]
 8014fc6:	2b09      	cmp	r3, #9
 8014fc8:	d10b      	bne.n	8014fe2 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8014fca:	4b59      	ldr	r3, [pc, #356]	; (8015130 <tcp_slowtmr+0x580>)
 8014fcc:	681a      	ldr	r2, [r3, #0]
 8014fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014fd0:	6a1b      	ldr	r3, [r3, #32]
 8014fd2:	1ad3      	subs	r3, r2, r3
 8014fd4:	2bf0      	cmp	r3, #240	; 0xf0
 8014fd6:	d904      	bls.n	8014fe2 <tcp_slowtmr+0x432>
        ++pcb_remove;
 8014fd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014fdc:	3301      	adds	r3, #1
 8014fde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8014fe2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014fe6:	2b00      	cmp	r3, #0
 8014fe8:	d060      	beq.n	80150ac <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 8014fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8014fec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8014ff0:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 8014ff2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8014ff4:	f000 fcee 	bl	80159d4 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 8014ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014ffa:	2b00      	cmp	r3, #0
 8014ffc:	d010      	beq.n	8015020 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8014ffe:	4b50      	ldr	r3, [pc, #320]	; (8015140 <tcp_slowtmr+0x590>)
 8015000:	681b      	ldr	r3, [r3, #0]
 8015002:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015004:	429a      	cmp	r2, r3
 8015006:	d106      	bne.n	8015016 <tcp_slowtmr+0x466>
 8015008:	4b4e      	ldr	r3, [pc, #312]	; (8015144 <tcp_slowtmr+0x594>)
 801500a:	f240 526d 	movw	r2, #1389	; 0x56d
 801500e:	494e      	ldr	r1, [pc, #312]	; (8015148 <tcp_slowtmr+0x598>)
 8015010:	484e      	ldr	r0, [pc, #312]	; (801514c <tcp_slowtmr+0x59c>)
 8015012:	f008 f817 	bl	801d044 <iprintf>
        prev->next = pcb->next;
 8015016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015018:	68da      	ldr	r2, [r3, #12]
 801501a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801501c:	60da      	str	r2, [r3, #12]
 801501e:	e00f      	b.n	8015040 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8015020:	4b47      	ldr	r3, [pc, #284]	; (8015140 <tcp_slowtmr+0x590>)
 8015022:	681b      	ldr	r3, [r3, #0]
 8015024:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015026:	429a      	cmp	r2, r3
 8015028:	d006      	beq.n	8015038 <tcp_slowtmr+0x488>
 801502a:	4b46      	ldr	r3, [pc, #280]	; (8015144 <tcp_slowtmr+0x594>)
 801502c:	f240 5271 	movw	r2, #1393	; 0x571
 8015030:	4947      	ldr	r1, [pc, #284]	; (8015150 <tcp_slowtmr+0x5a0>)
 8015032:	4846      	ldr	r0, [pc, #280]	; (801514c <tcp_slowtmr+0x59c>)
 8015034:	f008 f806 	bl	801d044 <iprintf>
        tcp_active_pcbs = pcb->next;
 8015038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801503a:	68db      	ldr	r3, [r3, #12]
 801503c:	4a40      	ldr	r2, [pc, #256]	; (8015140 <tcp_slowtmr+0x590>)
 801503e:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 8015040:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8015044:	2b00      	cmp	r3, #0
 8015046:	d013      	beq.n	8015070 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8015048:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801504a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 801504c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801504e:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8015050:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8015052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015054:	3304      	adds	r3, #4
 8015056:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015058:	8ad2      	ldrh	r2, [r2, #22]
 801505a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801505c:	8b09      	ldrh	r1, [r1, #24]
 801505e:	9102      	str	r1, [sp, #8]
 8015060:	9201      	str	r2, [sp, #4]
 8015062:	9300      	str	r3, [sp, #0]
 8015064:	462b      	mov	r3, r5
 8015066:	4622      	mov	r2, r4
 8015068:	4601      	mov	r1, r0
 801506a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801506c:	f004 fee0 	bl	8019e30 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8015070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015072:	691b      	ldr	r3, [r3, #16]
 8015074:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8015076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015078:	7d1b      	ldrb	r3, [r3, #20]
 801507a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801507c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801507e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8015080:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015082:	68db      	ldr	r3, [r3, #12]
 8015084:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8015086:	6838      	ldr	r0, [r7, #0]
 8015088:	f7ff f842 	bl	8014110 <tcp_free>

      tcp_active_pcbs_changed = 0;
 801508c:	4b31      	ldr	r3, [pc, #196]	; (8015154 <tcp_slowtmr+0x5a4>)
 801508e:	2200      	movs	r2, #0
 8015090:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8015092:	68fb      	ldr	r3, [r7, #12]
 8015094:	2b00      	cmp	r3, #0
 8015096:	d004      	beq.n	80150a2 <tcp_slowtmr+0x4f2>
 8015098:	68fb      	ldr	r3, [r7, #12]
 801509a:	f06f 010c 	mvn.w	r1, #12
 801509e:	68b8      	ldr	r0, [r7, #8]
 80150a0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 80150a2:	4b2c      	ldr	r3, [pc, #176]	; (8015154 <tcp_slowtmr+0x5a4>)
 80150a4:	781b      	ldrb	r3, [r3, #0]
 80150a6:	2b00      	cmp	r3, #0
 80150a8:	d037      	beq.n	801511a <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 80150aa:	e592      	b.n	8014bd2 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 80150ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80150ae:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80150b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80150b2:	68db      	ldr	r3, [r3, #12]
 80150b4:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 80150b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150b8:	7f1b      	ldrb	r3, [r3, #28]
 80150ba:	3301      	adds	r3, #1
 80150bc:	b2da      	uxtb	r2, r3
 80150be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150c0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 80150c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150c4:	7f1a      	ldrb	r2, [r3, #28]
 80150c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150c8:	7f5b      	ldrb	r3, [r3, #29]
 80150ca:	429a      	cmp	r2, r3
 80150cc:	d325      	bcc.n	801511a <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 80150ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150d0:	2200      	movs	r2, #0
 80150d2:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 80150d4:	4b1f      	ldr	r3, [pc, #124]	; (8015154 <tcp_slowtmr+0x5a4>)
 80150d6:	2200      	movs	r2, #0
 80150d8:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 80150da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80150e0:	2b00      	cmp	r3, #0
 80150e2:	d00b      	beq.n	80150fc <tcp_slowtmr+0x54c>
 80150e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80150e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80150ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80150ec:	6912      	ldr	r2, [r2, #16]
 80150ee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80150f0:	4610      	mov	r0, r2
 80150f2:	4798      	blx	r3
 80150f4:	4603      	mov	r3, r0
 80150f6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80150fa:	e002      	b.n	8015102 <tcp_slowtmr+0x552>
 80150fc:	2300      	movs	r3, #0
 80150fe:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 8015102:	4b14      	ldr	r3, [pc, #80]	; (8015154 <tcp_slowtmr+0x5a4>)
 8015104:	781b      	ldrb	r3, [r3, #0]
 8015106:	2b00      	cmp	r3, #0
 8015108:	d000      	beq.n	801510c <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 801510a:	e562      	b.n	8014bd2 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 801510c:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8015110:	2b00      	cmp	r3, #0
 8015112:	d102      	bne.n	801511a <tcp_slowtmr+0x56a>
          tcp_output(prev);
 8015114:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8015116:	f004 f8c5 	bl	80192a4 <tcp_output>
  while (pcb != NULL) {
 801511a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801511c:	2b00      	cmp	r3, #0
 801511e:	f47f ad5e 	bne.w	8014bde <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8015122:	2300      	movs	r3, #0
 8015124:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 8015126:	4b0c      	ldr	r3, [pc, #48]	; (8015158 <tcp_slowtmr+0x5a8>)
 8015128:	681b      	ldr	r3, [r3, #0]
 801512a:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 801512c:	e069      	b.n	8015202 <tcp_slowtmr+0x652>
 801512e:	bf00      	nop
 8015130:	2000b3c0 	.word	0x2000b3c0
 8015134:	000a4cb8 	.word	0x000a4cb8
 8015138:	10624dd3 	.word	0x10624dd3
 801513c:	000124f8 	.word	0x000124f8
 8015140:	2000b3bc 	.word	0x2000b3bc
 8015144:	0801ed90 	.word	0x0801ed90
 8015148:	0801f1c8 	.word	0x0801f1c8
 801514c:	0801edd4 	.word	0x0801edd4
 8015150:	0801f1f4 	.word	0x0801f1f4
 8015154:	2000b3b8 	.word	0x2000b3b8
 8015158:	2000b3cc 	.word	0x2000b3cc
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801515c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801515e:	7d1b      	ldrb	r3, [r3, #20]
 8015160:	2b0a      	cmp	r3, #10
 8015162:	d006      	beq.n	8015172 <tcp_slowtmr+0x5c2>
 8015164:	4b2a      	ldr	r3, [pc, #168]	; (8015210 <tcp_slowtmr+0x660>)
 8015166:	f240 52a1 	movw	r2, #1441	; 0x5a1
 801516a:	492a      	ldr	r1, [pc, #168]	; (8015214 <tcp_slowtmr+0x664>)
 801516c:	482a      	ldr	r0, [pc, #168]	; (8015218 <tcp_slowtmr+0x668>)
 801516e:	f007 ff69 	bl	801d044 <iprintf>
    pcb_remove = 0;
 8015172:	2300      	movs	r3, #0
 8015174:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8015178:	4b28      	ldr	r3, [pc, #160]	; (801521c <tcp_slowtmr+0x66c>)
 801517a:	681a      	ldr	r2, [r3, #0]
 801517c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801517e:	6a1b      	ldr	r3, [r3, #32]
 8015180:	1ad3      	subs	r3, r2, r3
 8015182:	2bf0      	cmp	r3, #240	; 0xf0
 8015184:	d904      	bls.n	8015190 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8015186:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801518a:	3301      	adds	r3, #1
 801518c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8015190:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015194:	2b00      	cmp	r3, #0
 8015196:	d02f      	beq.n	80151f8 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8015198:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801519a:	f000 fc1b 	bl	80159d4 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801519e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151a0:	2b00      	cmp	r3, #0
 80151a2:	d010      	beq.n	80151c6 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 80151a4:	4b1e      	ldr	r3, [pc, #120]	; (8015220 <tcp_slowtmr+0x670>)
 80151a6:	681b      	ldr	r3, [r3, #0]
 80151a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80151aa:	429a      	cmp	r2, r3
 80151ac:	d106      	bne.n	80151bc <tcp_slowtmr+0x60c>
 80151ae:	4b18      	ldr	r3, [pc, #96]	; (8015210 <tcp_slowtmr+0x660>)
 80151b0:	f240 52af 	movw	r2, #1455	; 0x5af
 80151b4:	491b      	ldr	r1, [pc, #108]	; (8015224 <tcp_slowtmr+0x674>)
 80151b6:	4818      	ldr	r0, [pc, #96]	; (8015218 <tcp_slowtmr+0x668>)
 80151b8:	f007 ff44 	bl	801d044 <iprintf>
        prev->next = pcb->next;
 80151bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151be:	68da      	ldr	r2, [r3, #12]
 80151c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80151c2:	60da      	str	r2, [r3, #12]
 80151c4:	e00f      	b.n	80151e6 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 80151c6:	4b16      	ldr	r3, [pc, #88]	; (8015220 <tcp_slowtmr+0x670>)
 80151c8:	681b      	ldr	r3, [r3, #0]
 80151ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80151cc:	429a      	cmp	r2, r3
 80151ce:	d006      	beq.n	80151de <tcp_slowtmr+0x62e>
 80151d0:	4b0f      	ldr	r3, [pc, #60]	; (8015210 <tcp_slowtmr+0x660>)
 80151d2:	f240 52b3 	movw	r2, #1459	; 0x5b3
 80151d6:	4914      	ldr	r1, [pc, #80]	; (8015228 <tcp_slowtmr+0x678>)
 80151d8:	480f      	ldr	r0, [pc, #60]	; (8015218 <tcp_slowtmr+0x668>)
 80151da:	f007 ff33 	bl	801d044 <iprintf>
        tcp_tw_pcbs = pcb->next;
 80151de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151e0:	68db      	ldr	r3, [r3, #12]
 80151e2:	4a0f      	ldr	r2, [pc, #60]	; (8015220 <tcp_slowtmr+0x670>)
 80151e4:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 80151e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151e8:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 80151ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151ec:	68db      	ldr	r3, [r3, #12]
 80151ee:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80151f0:	69f8      	ldr	r0, [r7, #28]
 80151f2:	f7fe ff8d 	bl	8014110 <tcp_free>
 80151f6:	e004      	b.n	8015202 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 80151f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151fa:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80151fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80151fe:	68db      	ldr	r3, [r3, #12]
 8015200:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 8015202:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015204:	2b00      	cmp	r3, #0
 8015206:	d1a9      	bne.n	801515c <tcp_slowtmr+0x5ac>
    }
  }
}
 8015208:	bf00      	nop
 801520a:	3730      	adds	r7, #48	; 0x30
 801520c:	46bd      	mov	sp, r7
 801520e:	bdb0      	pop	{r4, r5, r7, pc}
 8015210:	0801ed90 	.word	0x0801ed90
 8015214:	0801f220 	.word	0x0801f220
 8015218:	0801edd4 	.word	0x0801edd4
 801521c:	2000b3c0 	.word	0x2000b3c0
 8015220:	2000b3cc 	.word	0x2000b3cc
 8015224:	0801f250 	.word	0x0801f250
 8015228:	0801f278 	.word	0x0801f278

0801522c <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 801522c:	b580      	push	{r7, lr}
 801522e:	b082      	sub	sp, #8
 8015230:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8015232:	4b2d      	ldr	r3, [pc, #180]	; (80152e8 <tcp_fasttmr+0xbc>)
 8015234:	781b      	ldrb	r3, [r3, #0]
 8015236:	3301      	adds	r3, #1
 8015238:	b2da      	uxtb	r2, r3
 801523a:	4b2b      	ldr	r3, [pc, #172]	; (80152e8 <tcp_fasttmr+0xbc>)
 801523c:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 801523e:	4b2b      	ldr	r3, [pc, #172]	; (80152ec <tcp_fasttmr+0xc0>)
 8015240:	681b      	ldr	r3, [r3, #0]
 8015242:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8015244:	e048      	b.n	80152d8 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8015246:	687b      	ldr	r3, [r7, #4]
 8015248:	7f9a      	ldrb	r2, [r3, #30]
 801524a:	4b27      	ldr	r3, [pc, #156]	; (80152e8 <tcp_fasttmr+0xbc>)
 801524c:	781b      	ldrb	r3, [r3, #0]
 801524e:	429a      	cmp	r2, r3
 8015250:	d03f      	beq.n	80152d2 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8015252:	4b25      	ldr	r3, [pc, #148]	; (80152e8 <tcp_fasttmr+0xbc>)
 8015254:	781a      	ldrb	r2, [r3, #0]
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801525a:	687b      	ldr	r3, [r7, #4]
 801525c:	8b5b      	ldrh	r3, [r3, #26]
 801525e:	f003 0301 	and.w	r3, r3, #1
 8015262:	2b00      	cmp	r3, #0
 8015264:	d010      	beq.n	8015288 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8015266:	687b      	ldr	r3, [r7, #4]
 8015268:	8b5b      	ldrh	r3, [r3, #26]
 801526a:	f043 0302 	orr.w	r3, r3, #2
 801526e:	b29a      	uxth	r2, r3
 8015270:	687b      	ldr	r3, [r7, #4]
 8015272:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8015274:	6878      	ldr	r0, [r7, #4]
 8015276:	f004 f815 	bl	80192a4 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801527a:	687b      	ldr	r3, [r7, #4]
 801527c:	8b5b      	ldrh	r3, [r3, #26]
 801527e:	f023 0303 	bic.w	r3, r3, #3
 8015282:	b29a      	uxth	r2, r3
 8015284:	687b      	ldr	r3, [r7, #4]
 8015286:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8015288:	687b      	ldr	r3, [r7, #4]
 801528a:	8b5b      	ldrh	r3, [r3, #26]
 801528c:	f003 0308 	and.w	r3, r3, #8
 8015290:	2b00      	cmp	r3, #0
 8015292:	d009      	beq.n	80152a8 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8015294:	687b      	ldr	r3, [r7, #4]
 8015296:	8b5b      	ldrh	r3, [r3, #26]
 8015298:	f023 0308 	bic.w	r3, r3, #8
 801529c:	b29a      	uxth	r2, r3
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 80152a2:	6878      	ldr	r0, [r7, #4]
 80152a4:	f7ff f8c4 	bl	8014430 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	68db      	ldr	r3, [r3, #12]
 80152ac:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 80152ae:	687b      	ldr	r3, [r7, #4]
 80152b0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80152b2:	2b00      	cmp	r3, #0
 80152b4:	d00a      	beq.n	80152cc <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 80152b6:	4b0e      	ldr	r3, [pc, #56]	; (80152f0 <tcp_fasttmr+0xc4>)
 80152b8:	2200      	movs	r2, #0
 80152ba:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 80152bc:	6878      	ldr	r0, [r7, #4]
 80152be:	f000 f819 	bl	80152f4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 80152c2:	4b0b      	ldr	r3, [pc, #44]	; (80152f0 <tcp_fasttmr+0xc4>)
 80152c4:	781b      	ldrb	r3, [r3, #0]
 80152c6:	2b00      	cmp	r3, #0
 80152c8:	d000      	beq.n	80152cc <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 80152ca:	e7b8      	b.n	801523e <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 80152cc:	683b      	ldr	r3, [r7, #0]
 80152ce:	607b      	str	r3, [r7, #4]
 80152d0:	e002      	b.n	80152d8 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 80152d2:	687b      	ldr	r3, [r7, #4]
 80152d4:	68db      	ldr	r3, [r3, #12]
 80152d6:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80152d8:	687b      	ldr	r3, [r7, #4]
 80152da:	2b00      	cmp	r3, #0
 80152dc:	d1b3      	bne.n	8015246 <tcp_fasttmr+0x1a>
    }
  }
}
 80152de:	bf00      	nop
 80152e0:	3708      	adds	r7, #8
 80152e2:	46bd      	mov	sp, r7
 80152e4:	bd80      	pop	{r7, pc}
 80152e6:	bf00      	nop
 80152e8:	20004522 	.word	0x20004522
 80152ec:	2000b3bc 	.word	0x2000b3bc
 80152f0:	2000b3b8 	.word	0x2000b3b8

080152f4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80152f4:	b590      	push	{r4, r7, lr}
 80152f6:	b085      	sub	sp, #20
 80152f8:	af00      	add	r7, sp, #0
 80152fa:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80152fc:	687b      	ldr	r3, [r7, #4]
 80152fe:	2b00      	cmp	r3, #0
 8015300:	d109      	bne.n	8015316 <tcp_process_refused_data+0x22>
 8015302:	4b37      	ldr	r3, [pc, #220]	; (80153e0 <tcp_process_refused_data+0xec>)
 8015304:	f240 6209 	movw	r2, #1545	; 0x609
 8015308:	4936      	ldr	r1, [pc, #216]	; (80153e4 <tcp_process_refused_data+0xf0>)
 801530a:	4837      	ldr	r0, [pc, #220]	; (80153e8 <tcp_process_refused_data+0xf4>)
 801530c:	f007 fe9a 	bl	801d044 <iprintf>
 8015310:	f06f 030f 	mvn.w	r3, #15
 8015314:	e060      	b.n	80153d8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8015316:	687b      	ldr	r3, [r7, #4]
 8015318:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801531a:	7b5b      	ldrb	r3, [r3, #13]
 801531c:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 801531e:	687b      	ldr	r3, [r7, #4]
 8015320:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015322:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8015324:	687b      	ldr	r3, [r7, #4]
 8015326:	2200      	movs	r2, #0
 8015328:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 801532a:	687b      	ldr	r3, [r7, #4]
 801532c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8015330:	2b00      	cmp	r3, #0
 8015332:	d00b      	beq.n	801534c <tcp_process_refused_data+0x58>
 8015334:	687b      	ldr	r3, [r7, #4]
 8015336:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801533a:	687b      	ldr	r3, [r7, #4]
 801533c:	6918      	ldr	r0, [r3, #16]
 801533e:	2300      	movs	r3, #0
 8015340:	68ba      	ldr	r2, [r7, #8]
 8015342:	6879      	ldr	r1, [r7, #4]
 8015344:	47a0      	blx	r4
 8015346:	4603      	mov	r3, r0
 8015348:	73fb      	strb	r3, [r7, #15]
 801534a:	e007      	b.n	801535c <tcp_process_refused_data+0x68>
 801534c:	2300      	movs	r3, #0
 801534e:	68ba      	ldr	r2, [r7, #8]
 8015350:	6879      	ldr	r1, [r7, #4]
 8015352:	2000      	movs	r0, #0
 8015354:	f000 f8c0 	bl	80154d8 <tcp_recv_null>
 8015358:	4603      	mov	r3, r0
 801535a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801535c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015360:	2b00      	cmp	r3, #0
 8015362:	d12a      	bne.n	80153ba <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8015364:	7bbb      	ldrb	r3, [r7, #14]
 8015366:	f003 0320 	and.w	r3, r3, #32
 801536a:	2b00      	cmp	r3, #0
 801536c:	d033      	beq.n	80153d6 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801536e:	687b      	ldr	r3, [r7, #4]
 8015370:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015372:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8015376:	d005      	beq.n	8015384 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8015378:	687b      	ldr	r3, [r7, #4]
 801537a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801537c:	3301      	adds	r3, #1
 801537e:	b29a      	uxth	r2, r3
 8015380:	687b      	ldr	r3, [r7, #4]
 8015382:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801538a:	2b00      	cmp	r3, #0
 801538c:	d00b      	beq.n	80153a6 <tcp_process_refused_data+0xb2>
 801538e:	687b      	ldr	r3, [r7, #4]
 8015390:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	6918      	ldr	r0, [r3, #16]
 8015398:	2300      	movs	r3, #0
 801539a:	2200      	movs	r2, #0
 801539c:	6879      	ldr	r1, [r7, #4]
 801539e:	47a0      	blx	r4
 80153a0:	4603      	mov	r3, r0
 80153a2:	73fb      	strb	r3, [r7, #15]
 80153a4:	e001      	b.n	80153aa <tcp_process_refused_data+0xb6>
 80153a6:	2300      	movs	r3, #0
 80153a8:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 80153aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80153ae:	f113 0f0d 	cmn.w	r3, #13
 80153b2:	d110      	bne.n	80153d6 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 80153b4:	f06f 030c 	mvn.w	r3, #12
 80153b8:	e00e      	b.n	80153d8 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 80153ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80153be:	f113 0f0d 	cmn.w	r3, #13
 80153c2:	d102      	bne.n	80153ca <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 80153c4:	f06f 030c 	mvn.w	r3, #12
 80153c8:	e006      	b.n	80153d8 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 80153ca:	687b      	ldr	r3, [r7, #4]
 80153cc:	68ba      	ldr	r2, [r7, #8]
 80153ce:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 80153d0:	f06f 0304 	mvn.w	r3, #4
 80153d4:	e000      	b.n	80153d8 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 80153d6:	2300      	movs	r3, #0
}
 80153d8:	4618      	mov	r0, r3
 80153da:	3714      	adds	r7, #20
 80153dc:	46bd      	mov	sp, r7
 80153de:	bd90      	pop	{r4, r7, pc}
 80153e0:	0801ed90 	.word	0x0801ed90
 80153e4:	0801f2a0 	.word	0x0801f2a0
 80153e8:	0801edd4 	.word	0x0801edd4

080153ec <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 80153ec:	b580      	push	{r7, lr}
 80153ee:	b084      	sub	sp, #16
 80153f0:	af00      	add	r7, sp, #0
 80153f2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80153f4:	e007      	b.n	8015406 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80153f6:	687b      	ldr	r3, [r7, #4]
 80153f8:	681b      	ldr	r3, [r3, #0]
 80153fa:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80153fc:	6878      	ldr	r0, [r7, #4]
 80153fe:	f000 f809 	bl	8015414 <tcp_seg_free>
    seg = next;
 8015402:	68fb      	ldr	r3, [r7, #12]
 8015404:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	2b00      	cmp	r3, #0
 801540a:	d1f4      	bne.n	80153f6 <tcp_segs_free+0xa>
  }
}
 801540c:	bf00      	nop
 801540e:	3710      	adds	r7, #16
 8015410:	46bd      	mov	sp, r7
 8015412:	bd80      	pop	{r7, pc}

08015414 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 8015414:	b580      	push	{r7, lr}
 8015416:	b082      	sub	sp, #8
 8015418:	af00      	add	r7, sp, #0
 801541a:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 801541c:	687b      	ldr	r3, [r7, #4]
 801541e:	2b00      	cmp	r3, #0
 8015420:	d00c      	beq.n	801543c <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	685b      	ldr	r3, [r3, #4]
 8015426:	2b00      	cmp	r3, #0
 8015428:	d004      	beq.n	8015434 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	685b      	ldr	r3, [r3, #4]
 801542e:	4618      	mov	r0, r3
 8015430:	f7fe fbb2 	bl	8013b98 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 8015434:	6879      	ldr	r1, [r7, #4]
 8015436:	2003      	movs	r0, #3
 8015438:	f7fd fd0e 	bl	8012e58 <memp_free>
  }
}
 801543c:	bf00      	nop
 801543e:	3708      	adds	r7, #8
 8015440:	46bd      	mov	sp, r7
 8015442:	bd80      	pop	{r7, pc}

08015444 <tcp_setprio>:
 * @param pcb the tcp_pcb to manipulate
 * @param prio new priority
 */
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
 8015444:	b580      	push	{r7, lr}
 8015446:	b082      	sub	sp, #8
 8015448:	af00      	add	r7, sp, #0
 801544a:	6078      	str	r0, [r7, #4]
 801544c:	460b      	mov	r3, r1
 801544e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 8015450:	687b      	ldr	r3, [r7, #4]
 8015452:	2b00      	cmp	r3, #0
 8015454:	d107      	bne.n	8015466 <tcp_setprio+0x22>
 8015456:	4b07      	ldr	r3, [pc, #28]	; (8015474 <tcp_setprio+0x30>)
 8015458:	f44f 62ce 	mov.w	r2, #1648	; 0x670
 801545c:	4906      	ldr	r1, [pc, #24]	; (8015478 <tcp_setprio+0x34>)
 801545e:	4807      	ldr	r0, [pc, #28]	; (801547c <tcp_setprio+0x38>)
 8015460:	f007 fdf0 	bl	801d044 <iprintf>
 8015464:	e002      	b.n	801546c <tcp_setprio+0x28>

  pcb->prio = prio;
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	78fa      	ldrb	r2, [r7, #3]
 801546a:	755a      	strb	r2, [r3, #21]
}
 801546c:	3708      	adds	r7, #8
 801546e:	46bd      	mov	sp, r7
 8015470:	bd80      	pop	{r7, pc}
 8015472:	bf00      	nop
 8015474:	0801ed90 	.word	0x0801ed90
 8015478:	0801f2c8 	.word	0x0801f2c8
 801547c:	0801edd4 	.word	0x0801edd4

08015480 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8015480:	b580      	push	{r7, lr}
 8015482:	b084      	sub	sp, #16
 8015484:	af00      	add	r7, sp, #0
 8015486:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8015488:	687b      	ldr	r3, [r7, #4]
 801548a:	2b00      	cmp	r3, #0
 801548c:	d106      	bne.n	801549c <tcp_seg_copy+0x1c>
 801548e:	4b0f      	ldr	r3, [pc, #60]	; (80154cc <tcp_seg_copy+0x4c>)
 8015490:	f240 6282 	movw	r2, #1666	; 0x682
 8015494:	490e      	ldr	r1, [pc, #56]	; (80154d0 <tcp_seg_copy+0x50>)
 8015496:	480f      	ldr	r0, [pc, #60]	; (80154d4 <tcp_seg_copy+0x54>)
 8015498:	f007 fdd4 	bl	801d044 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 801549c:	2003      	movs	r0, #3
 801549e:	f7fd fc89 	bl	8012db4 <memp_malloc>
 80154a2:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 80154a4:	68fb      	ldr	r3, [r7, #12]
 80154a6:	2b00      	cmp	r3, #0
 80154a8:	d101      	bne.n	80154ae <tcp_seg_copy+0x2e>
    return NULL;
 80154aa:	2300      	movs	r3, #0
 80154ac:	e00a      	b.n	80154c4 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 80154ae:	2210      	movs	r2, #16
 80154b0:	6879      	ldr	r1, [r7, #4]
 80154b2:	68f8      	ldr	r0, [r7, #12]
 80154b4:	f007 fdb3 	bl	801d01e <memcpy>
  pbuf_ref(cseg->p);
 80154b8:	68fb      	ldr	r3, [r7, #12]
 80154ba:	685b      	ldr	r3, [r3, #4]
 80154bc:	4618      	mov	r0, r3
 80154be:	f7fe fc11 	bl	8013ce4 <pbuf_ref>
  return cseg;
 80154c2:	68fb      	ldr	r3, [r7, #12]
}
 80154c4:	4618      	mov	r0, r3
 80154c6:	3710      	adds	r7, #16
 80154c8:	46bd      	mov	sp, r7
 80154ca:	bd80      	pop	{r7, pc}
 80154cc:	0801ed90 	.word	0x0801ed90
 80154d0:	0801f2e4 	.word	0x0801f2e4
 80154d4:	0801edd4 	.word	0x0801edd4

080154d8 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 80154d8:	b580      	push	{r7, lr}
 80154da:	b084      	sub	sp, #16
 80154dc:	af00      	add	r7, sp, #0
 80154de:	60f8      	str	r0, [r7, #12]
 80154e0:	60b9      	str	r1, [r7, #8]
 80154e2:	607a      	str	r2, [r7, #4]
 80154e4:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 80154e6:	68bb      	ldr	r3, [r7, #8]
 80154e8:	2b00      	cmp	r3, #0
 80154ea:	d109      	bne.n	8015500 <tcp_recv_null+0x28>
 80154ec:	4b12      	ldr	r3, [pc, #72]	; (8015538 <tcp_recv_null+0x60>)
 80154ee:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80154f2:	4912      	ldr	r1, [pc, #72]	; (801553c <tcp_recv_null+0x64>)
 80154f4:	4812      	ldr	r0, [pc, #72]	; (8015540 <tcp_recv_null+0x68>)
 80154f6:	f007 fda5 	bl	801d044 <iprintf>
 80154fa:	f06f 030f 	mvn.w	r3, #15
 80154fe:	e016      	b.n	801552e <tcp_recv_null+0x56>

  if (p != NULL) {
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	2b00      	cmp	r3, #0
 8015504:	d009      	beq.n	801551a <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 8015506:	687b      	ldr	r3, [r7, #4]
 8015508:	891b      	ldrh	r3, [r3, #8]
 801550a:	4619      	mov	r1, r3
 801550c:	68b8      	ldr	r0, [r7, #8]
 801550e:	f7ff fab9 	bl	8014a84 <tcp_recved>
    pbuf_free(p);
 8015512:	6878      	ldr	r0, [r7, #4]
 8015514:	f7fe fb40 	bl	8013b98 <pbuf_free>
 8015518:	e008      	b.n	801552c <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 801551a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801551e:	2b00      	cmp	r3, #0
 8015520:	d104      	bne.n	801552c <tcp_recv_null+0x54>
    return tcp_close(pcb);
 8015522:	68b8      	ldr	r0, [r7, #8]
 8015524:	f7fe ffea 	bl	80144fc <tcp_close>
 8015528:	4603      	mov	r3, r0
 801552a:	e000      	b.n	801552e <tcp_recv_null+0x56>
  }
  return ERR_OK;
 801552c:	2300      	movs	r3, #0
}
 801552e:	4618      	mov	r0, r3
 8015530:	3710      	adds	r7, #16
 8015532:	46bd      	mov	sp, r7
 8015534:	bd80      	pop	{r7, pc}
 8015536:	bf00      	nop
 8015538:	0801ed90 	.word	0x0801ed90
 801553c:	0801f300 	.word	0x0801f300
 8015540:	0801edd4 	.word	0x0801edd4

08015544 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 8015544:	b580      	push	{r7, lr}
 8015546:	b086      	sub	sp, #24
 8015548:	af00      	add	r7, sp, #0
 801554a:	4603      	mov	r3, r0
 801554c:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 801554e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015552:	2b00      	cmp	r3, #0
 8015554:	db01      	blt.n	801555a <tcp_kill_prio+0x16>
 8015556:	79fb      	ldrb	r3, [r7, #7]
 8015558:	e000      	b.n	801555c <tcp_kill_prio+0x18>
 801555a:	237f      	movs	r3, #127	; 0x7f
 801555c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 801555e:	7afb      	ldrb	r3, [r7, #11]
 8015560:	2b00      	cmp	r3, #0
 8015562:	d034      	beq.n	80155ce <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8015564:	7afb      	ldrb	r3, [r7, #11]
 8015566:	3b01      	subs	r3, #1
 8015568:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 801556a:	2300      	movs	r3, #0
 801556c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801556e:	2300      	movs	r3, #0
 8015570:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015572:	4b19      	ldr	r3, [pc, #100]	; (80155d8 <tcp_kill_prio+0x94>)
 8015574:	681b      	ldr	r3, [r3, #0]
 8015576:	617b      	str	r3, [r7, #20]
 8015578:	e01f      	b.n	80155ba <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 801557a:	697b      	ldr	r3, [r7, #20]
 801557c:	7d5b      	ldrb	r3, [r3, #21]
 801557e:	7afa      	ldrb	r2, [r7, #11]
 8015580:	429a      	cmp	r2, r3
 8015582:	d80c      	bhi.n	801559e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8015584:	697b      	ldr	r3, [r7, #20]
 8015586:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8015588:	7afa      	ldrb	r2, [r7, #11]
 801558a:	429a      	cmp	r2, r3
 801558c:	d112      	bne.n	80155b4 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801558e:	4b13      	ldr	r3, [pc, #76]	; (80155dc <tcp_kill_prio+0x98>)
 8015590:	681a      	ldr	r2, [r3, #0]
 8015592:	697b      	ldr	r3, [r7, #20]
 8015594:	6a1b      	ldr	r3, [r3, #32]
 8015596:	1ad3      	subs	r3, r2, r3
 8015598:	68fa      	ldr	r2, [r7, #12]
 801559a:	429a      	cmp	r2, r3
 801559c:	d80a      	bhi.n	80155b4 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 801559e:	4b0f      	ldr	r3, [pc, #60]	; (80155dc <tcp_kill_prio+0x98>)
 80155a0:	681a      	ldr	r2, [r3, #0]
 80155a2:	697b      	ldr	r3, [r7, #20]
 80155a4:	6a1b      	ldr	r3, [r3, #32]
 80155a6:	1ad3      	subs	r3, r2, r3
 80155a8:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 80155aa:	697b      	ldr	r3, [r7, #20]
 80155ac:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 80155ae:	697b      	ldr	r3, [r7, #20]
 80155b0:	7d5b      	ldrb	r3, [r3, #21]
 80155b2:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80155b4:	697b      	ldr	r3, [r7, #20]
 80155b6:	68db      	ldr	r3, [r3, #12]
 80155b8:	617b      	str	r3, [r7, #20]
 80155ba:	697b      	ldr	r3, [r7, #20]
 80155bc:	2b00      	cmp	r3, #0
 80155be:	d1dc      	bne.n	801557a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 80155c0:	693b      	ldr	r3, [r7, #16]
 80155c2:	2b00      	cmp	r3, #0
 80155c4:	d004      	beq.n	80155d0 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80155c6:	6938      	ldr	r0, [r7, #16]
 80155c8:	f7ff f882 	bl	80146d0 <tcp_abort>
 80155cc:	e000      	b.n	80155d0 <tcp_kill_prio+0x8c>
    return;
 80155ce:	bf00      	nop
  }
}
 80155d0:	3718      	adds	r7, #24
 80155d2:	46bd      	mov	sp, r7
 80155d4:	bd80      	pop	{r7, pc}
 80155d6:	bf00      	nop
 80155d8:	2000b3bc 	.word	0x2000b3bc
 80155dc:	2000b3c0 	.word	0x2000b3c0

080155e0 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 80155e0:	b580      	push	{r7, lr}
 80155e2:	b086      	sub	sp, #24
 80155e4:	af00      	add	r7, sp, #0
 80155e6:	4603      	mov	r3, r0
 80155e8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 80155ea:	79fb      	ldrb	r3, [r7, #7]
 80155ec:	2b08      	cmp	r3, #8
 80155ee:	d009      	beq.n	8015604 <tcp_kill_state+0x24>
 80155f0:	79fb      	ldrb	r3, [r7, #7]
 80155f2:	2b09      	cmp	r3, #9
 80155f4:	d006      	beq.n	8015604 <tcp_kill_state+0x24>
 80155f6:	4b1a      	ldr	r3, [pc, #104]	; (8015660 <tcp_kill_state+0x80>)
 80155f8:	f240 62dd 	movw	r2, #1757	; 0x6dd
 80155fc:	4919      	ldr	r1, [pc, #100]	; (8015664 <tcp_kill_state+0x84>)
 80155fe:	481a      	ldr	r0, [pc, #104]	; (8015668 <tcp_kill_state+0x88>)
 8015600:	f007 fd20 	bl	801d044 <iprintf>

  inactivity = 0;
 8015604:	2300      	movs	r3, #0
 8015606:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8015608:	2300      	movs	r3, #0
 801560a:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801560c:	4b17      	ldr	r3, [pc, #92]	; (801566c <tcp_kill_state+0x8c>)
 801560e:	681b      	ldr	r3, [r3, #0]
 8015610:	617b      	str	r3, [r7, #20]
 8015612:	e017      	b.n	8015644 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 8015614:	697b      	ldr	r3, [r7, #20]
 8015616:	7d1b      	ldrb	r3, [r3, #20]
 8015618:	79fa      	ldrb	r2, [r7, #7]
 801561a:	429a      	cmp	r2, r3
 801561c:	d10f      	bne.n	801563e <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801561e:	4b14      	ldr	r3, [pc, #80]	; (8015670 <tcp_kill_state+0x90>)
 8015620:	681a      	ldr	r2, [r3, #0]
 8015622:	697b      	ldr	r3, [r7, #20]
 8015624:	6a1b      	ldr	r3, [r3, #32]
 8015626:	1ad3      	subs	r3, r2, r3
 8015628:	68fa      	ldr	r2, [r7, #12]
 801562a:	429a      	cmp	r2, r3
 801562c:	d807      	bhi.n	801563e <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 801562e:	4b10      	ldr	r3, [pc, #64]	; (8015670 <tcp_kill_state+0x90>)
 8015630:	681a      	ldr	r2, [r3, #0]
 8015632:	697b      	ldr	r3, [r7, #20]
 8015634:	6a1b      	ldr	r3, [r3, #32]
 8015636:	1ad3      	subs	r3, r2, r3
 8015638:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 801563a:	697b      	ldr	r3, [r7, #20]
 801563c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801563e:	697b      	ldr	r3, [r7, #20]
 8015640:	68db      	ldr	r3, [r3, #12]
 8015642:	617b      	str	r3, [r7, #20]
 8015644:	697b      	ldr	r3, [r7, #20]
 8015646:	2b00      	cmp	r3, #0
 8015648:	d1e4      	bne.n	8015614 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 801564a:	693b      	ldr	r3, [r7, #16]
 801564c:	2b00      	cmp	r3, #0
 801564e:	d003      	beq.n	8015658 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8015650:	2100      	movs	r1, #0
 8015652:	6938      	ldr	r0, [r7, #16]
 8015654:	f7fe ff7e 	bl	8014554 <tcp_abandon>
  }
}
 8015658:	bf00      	nop
 801565a:	3718      	adds	r7, #24
 801565c:	46bd      	mov	sp, r7
 801565e:	bd80      	pop	{r7, pc}
 8015660:	0801ed90 	.word	0x0801ed90
 8015664:	0801f31c 	.word	0x0801f31c
 8015668:	0801edd4 	.word	0x0801edd4
 801566c:	2000b3bc 	.word	0x2000b3bc
 8015670:	2000b3c0 	.word	0x2000b3c0

08015674 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8015674:	b580      	push	{r7, lr}
 8015676:	b084      	sub	sp, #16
 8015678:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801567a:	2300      	movs	r3, #0
 801567c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801567e:	2300      	movs	r3, #0
 8015680:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8015682:	4b12      	ldr	r3, [pc, #72]	; (80156cc <tcp_kill_timewait+0x58>)
 8015684:	681b      	ldr	r3, [r3, #0]
 8015686:	60fb      	str	r3, [r7, #12]
 8015688:	e012      	b.n	80156b0 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801568a:	4b11      	ldr	r3, [pc, #68]	; (80156d0 <tcp_kill_timewait+0x5c>)
 801568c:	681a      	ldr	r2, [r3, #0]
 801568e:	68fb      	ldr	r3, [r7, #12]
 8015690:	6a1b      	ldr	r3, [r3, #32]
 8015692:	1ad3      	subs	r3, r2, r3
 8015694:	687a      	ldr	r2, [r7, #4]
 8015696:	429a      	cmp	r2, r3
 8015698:	d807      	bhi.n	80156aa <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801569a:	4b0d      	ldr	r3, [pc, #52]	; (80156d0 <tcp_kill_timewait+0x5c>)
 801569c:	681a      	ldr	r2, [r3, #0]
 801569e:	68fb      	ldr	r3, [r7, #12]
 80156a0:	6a1b      	ldr	r3, [r3, #32]
 80156a2:	1ad3      	subs	r3, r2, r3
 80156a4:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 80156a6:	68fb      	ldr	r3, [r7, #12]
 80156a8:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80156aa:	68fb      	ldr	r3, [r7, #12]
 80156ac:	68db      	ldr	r3, [r3, #12]
 80156ae:	60fb      	str	r3, [r7, #12]
 80156b0:	68fb      	ldr	r3, [r7, #12]
 80156b2:	2b00      	cmp	r3, #0
 80156b4:	d1e9      	bne.n	801568a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 80156b6:	68bb      	ldr	r3, [r7, #8]
 80156b8:	2b00      	cmp	r3, #0
 80156ba:	d002      	beq.n	80156c2 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 80156bc:	68b8      	ldr	r0, [r7, #8]
 80156be:	f7ff f807 	bl	80146d0 <tcp_abort>
  }
}
 80156c2:	bf00      	nop
 80156c4:	3710      	adds	r7, #16
 80156c6:	46bd      	mov	sp, r7
 80156c8:	bd80      	pop	{r7, pc}
 80156ca:	bf00      	nop
 80156cc:	2000b3cc 	.word	0x2000b3cc
 80156d0:	2000b3c0 	.word	0x2000b3c0

080156d4 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 80156d4:	b580      	push	{r7, lr}
 80156d6:	b082      	sub	sp, #8
 80156d8:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 80156da:	4b10      	ldr	r3, [pc, #64]	; (801571c <tcp_handle_closepend+0x48>)
 80156dc:	681b      	ldr	r3, [r3, #0]
 80156de:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80156e0:	e014      	b.n	801570c <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 80156e2:	687b      	ldr	r3, [r7, #4]
 80156e4:	68db      	ldr	r3, [r3, #12]
 80156e6:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 80156e8:	687b      	ldr	r3, [r7, #4]
 80156ea:	8b5b      	ldrh	r3, [r3, #26]
 80156ec:	f003 0308 	and.w	r3, r3, #8
 80156f0:	2b00      	cmp	r3, #0
 80156f2:	d009      	beq.n	8015708 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	8b5b      	ldrh	r3, [r3, #26]
 80156f8:	f023 0308 	bic.w	r3, r3, #8
 80156fc:	b29a      	uxth	r2, r3
 80156fe:	687b      	ldr	r3, [r7, #4]
 8015700:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 8015702:	6878      	ldr	r0, [r7, #4]
 8015704:	f7fe fe94 	bl	8014430 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8015708:	683b      	ldr	r3, [r7, #0]
 801570a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	2b00      	cmp	r3, #0
 8015710:	d1e7      	bne.n	80156e2 <tcp_handle_closepend+0xe>
  }
}
 8015712:	bf00      	nop
 8015714:	3708      	adds	r7, #8
 8015716:	46bd      	mov	sp, r7
 8015718:	bd80      	pop	{r7, pc}
 801571a:	bf00      	nop
 801571c:	2000b3bc 	.word	0x2000b3bc

08015720 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8015720:	b580      	push	{r7, lr}
 8015722:	b084      	sub	sp, #16
 8015724:	af00      	add	r7, sp, #0
 8015726:	4603      	mov	r3, r0
 8015728:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801572a:	2001      	movs	r0, #1
 801572c:	f7fd fb42 	bl	8012db4 <memp_malloc>
 8015730:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 8015732:	68fb      	ldr	r3, [r7, #12]
 8015734:	2b00      	cmp	r3, #0
 8015736:	d126      	bne.n	8015786 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 8015738:	f7ff ffcc 	bl	80156d4 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 801573c:	f7ff ff9a 	bl	8015674 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015740:	2001      	movs	r0, #1
 8015742:	f7fd fb37 	bl	8012db4 <memp_malloc>
 8015746:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 8015748:	68fb      	ldr	r3, [r7, #12]
 801574a:	2b00      	cmp	r3, #0
 801574c:	d11b      	bne.n	8015786 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 801574e:	2009      	movs	r0, #9
 8015750:	f7ff ff46 	bl	80155e0 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015754:	2001      	movs	r0, #1
 8015756:	f7fd fb2d 	bl	8012db4 <memp_malloc>
 801575a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 801575c:	68fb      	ldr	r3, [r7, #12]
 801575e:	2b00      	cmp	r3, #0
 8015760:	d111      	bne.n	8015786 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8015762:	2008      	movs	r0, #8
 8015764:	f7ff ff3c 	bl	80155e0 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8015768:	2001      	movs	r0, #1
 801576a:	f7fd fb23 	bl	8012db4 <memp_malloc>
 801576e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8015770:	68fb      	ldr	r3, [r7, #12]
 8015772:	2b00      	cmp	r3, #0
 8015774:	d107      	bne.n	8015786 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8015776:	79fb      	ldrb	r3, [r7, #7]
 8015778:	4618      	mov	r0, r3
 801577a:	f7ff fee3 	bl	8015544 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801577e:	2001      	movs	r0, #1
 8015780:	f7fd fb18 	bl	8012db4 <memp_malloc>
 8015784:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8015786:	68fb      	ldr	r3, [r7, #12]
 8015788:	2b00      	cmp	r3, #0
 801578a:	d03f      	beq.n	801580c <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801578c:	229c      	movs	r2, #156	; 0x9c
 801578e:	2100      	movs	r1, #0
 8015790:	68f8      	ldr	r0, [r7, #12]
 8015792:	f007 fc4f 	bl	801d034 <memset>
    pcb->prio = prio;
 8015796:	68fb      	ldr	r3, [r7, #12]
 8015798:	79fa      	ldrb	r2, [r7, #7]
 801579a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 801579c:	68fb      	ldr	r3, [r7, #12]
 801579e:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80157a2:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 80157a6:	68fb      	ldr	r3, [r7, #12]
 80157a8:	f44f 6206 	mov.w	r2, #2144	; 0x860
 80157ac:	855a      	strh	r2, [r3, #42]	; 0x2a
 80157ae:	68fb      	ldr	r3, [r7, #12]
 80157b0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 80157b2:	68fb      	ldr	r3, [r7, #12]
 80157b4:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 80157b6:	68fb      	ldr	r3, [r7, #12]
 80157b8:	22ff      	movs	r2, #255	; 0xff
 80157ba:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 80157bc:	68fb      	ldr	r3, [r7, #12]
 80157be:	f44f 7206 	mov.w	r2, #536	; 0x218
 80157c2:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 80157c4:	68fb      	ldr	r3, [r7, #12]
 80157c6:	2206      	movs	r2, #6
 80157c8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 80157cc:	68fb      	ldr	r3, [r7, #12]
 80157ce:	2206      	movs	r2, #6
 80157d0:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 80157d2:	68fb      	ldr	r3, [r7, #12]
 80157d4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80157d8:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 80157da:	68fb      	ldr	r3, [r7, #12]
 80157dc:	2201      	movs	r2, #1
 80157de:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 80157e2:	4b0d      	ldr	r3, [pc, #52]	; (8015818 <tcp_alloc+0xf8>)
 80157e4:	681a      	ldr	r2, [r3, #0]
 80157e6:	68fb      	ldr	r3, [r7, #12]
 80157e8:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 80157ea:	4b0c      	ldr	r3, [pc, #48]	; (801581c <tcp_alloc+0xfc>)
 80157ec:	781a      	ldrb	r2, [r3, #0]
 80157ee:	68fb      	ldr	r3, [r7, #12]
 80157f0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80157f2:	68fb      	ldr	r3, [r7, #12]
 80157f4:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80157f8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80157fc:	68fb      	ldr	r3, [r7, #12]
 80157fe:	4a08      	ldr	r2, [pc, #32]	; (8015820 <tcp_alloc+0x100>)
 8015800:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 8015804:	68fb      	ldr	r3, [r7, #12]
 8015806:	4a07      	ldr	r2, [pc, #28]	; (8015824 <tcp_alloc+0x104>)
 8015808:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 801580c:	68fb      	ldr	r3, [r7, #12]
}
 801580e:	4618      	mov	r0, r3
 8015810:	3710      	adds	r7, #16
 8015812:	46bd      	mov	sp, r7
 8015814:	bd80      	pop	{r7, pc}
 8015816:	bf00      	nop
 8015818:	2000b3c0 	.word	0x2000b3c0
 801581c:	20004522 	.word	0x20004522
 8015820:	080154d9 	.word	0x080154d9
 8015824:	006ddd00 	.word	0x006ddd00

08015828 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 8015828:	b580      	push	{r7, lr}
 801582a:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 801582c:	2040      	movs	r0, #64	; 0x40
 801582e:	f7ff ff77 	bl	8015720 <tcp_alloc>
 8015832:	4603      	mov	r3, r0
}
 8015834:	4618      	mov	r0, r3
 8015836:	bd80      	pop	{r7, pc}

08015838 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 8015838:	b580      	push	{r7, lr}
 801583a:	b084      	sub	sp, #16
 801583c:	af00      	add	r7, sp, #0
 801583e:	4603      	mov	r3, r0
 8015840:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 8015842:	2040      	movs	r0, #64	; 0x40
 8015844:	f7ff ff6c 	bl	8015720 <tcp_alloc>
 8015848:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 801584a:	68fb      	ldr	r3, [r7, #12]
}
 801584c:	4618      	mov	r0, r3
 801584e:	3710      	adds	r7, #16
 8015850:	46bd      	mov	sp, r7
 8015852:	bd80      	pop	{r7, pc}

08015854 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8015854:	b480      	push	{r7}
 8015856:	b083      	sub	sp, #12
 8015858:	af00      	add	r7, sp, #0
 801585a:	6078      	str	r0, [r7, #4]
 801585c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 801585e:	687b      	ldr	r3, [r7, #4]
 8015860:	2b00      	cmp	r3, #0
 8015862:	d002      	beq.n	801586a <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8015864:	687b      	ldr	r3, [r7, #4]
 8015866:	683a      	ldr	r2, [r7, #0]
 8015868:	611a      	str	r2, [r3, #16]
  }
}
 801586a:	bf00      	nop
 801586c:	370c      	adds	r7, #12
 801586e:	46bd      	mov	sp, r7
 8015870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015874:	4770      	bx	lr
	...

08015878 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8015878:	b580      	push	{r7, lr}
 801587a:	b082      	sub	sp, #8
 801587c:	af00      	add	r7, sp, #0
 801587e:	6078      	str	r0, [r7, #4]
 8015880:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8015882:	687b      	ldr	r3, [r7, #4]
 8015884:	2b00      	cmp	r3, #0
 8015886:	d00e      	beq.n	80158a6 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8015888:	687b      	ldr	r3, [r7, #4]
 801588a:	7d1b      	ldrb	r3, [r3, #20]
 801588c:	2b01      	cmp	r3, #1
 801588e:	d106      	bne.n	801589e <tcp_recv+0x26>
 8015890:	4b07      	ldr	r3, [pc, #28]	; (80158b0 <tcp_recv+0x38>)
 8015892:	f240 72df 	movw	r2, #2015	; 0x7df
 8015896:	4907      	ldr	r1, [pc, #28]	; (80158b4 <tcp_recv+0x3c>)
 8015898:	4807      	ldr	r0, [pc, #28]	; (80158b8 <tcp_recv+0x40>)
 801589a:	f007 fbd3 	bl	801d044 <iprintf>
    pcb->recv = recv;
 801589e:	687b      	ldr	r3, [r7, #4]
 80158a0:	683a      	ldr	r2, [r7, #0]
 80158a2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 80158a6:	bf00      	nop
 80158a8:	3708      	adds	r7, #8
 80158aa:	46bd      	mov	sp, r7
 80158ac:	bd80      	pop	{r7, pc}
 80158ae:	bf00      	nop
 80158b0:	0801ed90 	.word	0x0801ed90
 80158b4:	0801f32c 	.word	0x0801f32c
 80158b8:	0801edd4 	.word	0x0801edd4

080158bc <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 80158bc:	b580      	push	{r7, lr}
 80158be:	b082      	sub	sp, #8
 80158c0:	af00      	add	r7, sp, #0
 80158c2:	6078      	str	r0, [r7, #4]
 80158c4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80158c6:	687b      	ldr	r3, [r7, #4]
 80158c8:	2b00      	cmp	r3, #0
 80158ca:	d00e      	beq.n	80158ea <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	7d1b      	ldrb	r3, [r3, #20]
 80158d0:	2b01      	cmp	r3, #1
 80158d2:	d106      	bne.n	80158e2 <tcp_sent+0x26>
 80158d4:	4b07      	ldr	r3, [pc, #28]	; (80158f4 <tcp_sent+0x38>)
 80158d6:	f240 72f3 	movw	r2, #2035	; 0x7f3
 80158da:	4907      	ldr	r1, [pc, #28]	; (80158f8 <tcp_sent+0x3c>)
 80158dc:	4807      	ldr	r0, [pc, #28]	; (80158fc <tcp_sent+0x40>)
 80158de:	f007 fbb1 	bl	801d044 <iprintf>
    pcb->sent = sent;
 80158e2:	687b      	ldr	r3, [r7, #4]
 80158e4:	683a      	ldr	r2, [r7, #0]
 80158e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 80158ea:	bf00      	nop
 80158ec:	3708      	adds	r7, #8
 80158ee:	46bd      	mov	sp, r7
 80158f0:	bd80      	pop	{r7, pc}
 80158f2:	bf00      	nop
 80158f4:	0801ed90 	.word	0x0801ed90
 80158f8:	0801f354 	.word	0x0801f354
 80158fc:	0801edd4 	.word	0x0801edd4

08015900 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 8015900:	b580      	push	{r7, lr}
 8015902:	b082      	sub	sp, #8
 8015904:	af00      	add	r7, sp, #0
 8015906:	6078      	str	r0, [r7, #4]
 8015908:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 801590a:	687b      	ldr	r3, [r7, #4]
 801590c:	2b00      	cmp	r3, #0
 801590e:	d00e      	beq.n	801592e <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 8015910:	687b      	ldr	r3, [r7, #4]
 8015912:	7d1b      	ldrb	r3, [r3, #20]
 8015914:	2b01      	cmp	r3, #1
 8015916:	d106      	bne.n	8015926 <tcp_err+0x26>
 8015918:	4b07      	ldr	r3, [pc, #28]	; (8015938 <tcp_err+0x38>)
 801591a:	f640 020d 	movw	r2, #2061	; 0x80d
 801591e:	4907      	ldr	r1, [pc, #28]	; (801593c <tcp_err+0x3c>)
 8015920:	4807      	ldr	r0, [pc, #28]	; (8015940 <tcp_err+0x40>)
 8015922:	f007 fb8f 	bl	801d044 <iprintf>
    pcb->errf = err;
 8015926:	687b      	ldr	r3, [r7, #4]
 8015928:	683a      	ldr	r2, [r7, #0]
 801592a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 801592e:	bf00      	nop
 8015930:	3708      	adds	r7, #8
 8015932:	46bd      	mov	sp, r7
 8015934:	bd80      	pop	{r7, pc}
 8015936:	bf00      	nop
 8015938:	0801ed90 	.word	0x0801ed90
 801593c:	0801f37c 	.word	0x0801f37c
 8015940:	0801edd4 	.word	0x0801edd4

08015944 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 8015944:	b480      	push	{r7}
 8015946:	b085      	sub	sp, #20
 8015948:	af00      	add	r7, sp, #0
 801594a:	6078      	str	r0, [r7, #4]
 801594c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 801594e:	687b      	ldr	r3, [r7, #4]
 8015950:	2b00      	cmp	r3, #0
 8015952:	d008      	beq.n	8015966 <tcp_accept+0x22>
 8015954:	687b      	ldr	r3, [r7, #4]
 8015956:	7d1b      	ldrb	r3, [r3, #20]
 8015958:	2b01      	cmp	r3, #1
 801595a:	d104      	bne.n	8015966 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 801595c:	687b      	ldr	r3, [r7, #4]
 801595e:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8015960:	68fb      	ldr	r3, [r7, #12]
 8015962:	683a      	ldr	r2, [r7, #0]
 8015964:	619a      	str	r2, [r3, #24]
  }
}
 8015966:	bf00      	nop
 8015968:	3714      	adds	r7, #20
 801596a:	46bd      	mov	sp, r7
 801596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015970:	4770      	bx	lr
	...

08015974 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8015974:	b580      	push	{r7, lr}
 8015976:	b084      	sub	sp, #16
 8015978:	af00      	add	r7, sp, #0
 801597a:	60f8      	str	r0, [r7, #12]
 801597c:	60b9      	str	r1, [r7, #8]
 801597e:	4613      	mov	r3, r2
 8015980:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8015982:	68fb      	ldr	r3, [r7, #12]
 8015984:	2b00      	cmp	r3, #0
 8015986:	d107      	bne.n	8015998 <tcp_poll+0x24>
 8015988:	4b0e      	ldr	r3, [pc, #56]	; (80159c4 <tcp_poll+0x50>)
 801598a:	f640 023d 	movw	r2, #2109	; 0x83d
 801598e:	490e      	ldr	r1, [pc, #56]	; (80159c8 <tcp_poll+0x54>)
 8015990:	480e      	ldr	r0, [pc, #56]	; (80159cc <tcp_poll+0x58>)
 8015992:	f007 fb57 	bl	801d044 <iprintf>
 8015996:	e011      	b.n	80159bc <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8015998:	68fb      	ldr	r3, [r7, #12]
 801599a:	7d1b      	ldrb	r3, [r3, #20]
 801599c:	2b01      	cmp	r3, #1
 801599e:	d106      	bne.n	80159ae <tcp_poll+0x3a>
 80159a0:	4b08      	ldr	r3, [pc, #32]	; (80159c4 <tcp_poll+0x50>)
 80159a2:	f640 023e 	movw	r2, #2110	; 0x83e
 80159a6:	490a      	ldr	r1, [pc, #40]	; (80159d0 <tcp_poll+0x5c>)
 80159a8:	4808      	ldr	r0, [pc, #32]	; (80159cc <tcp_poll+0x58>)
 80159aa:	f007 fb4b 	bl	801d044 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 80159ae:	68fb      	ldr	r3, [r7, #12]
 80159b0:	68ba      	ldr	r2, [r7, #8]
 80159b2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 80159b6:	68fb      	ldr	r3, [r7, #12]
 80159b8:	79fa      	ldrb	r2, [r7, #7]
 80159ba:	775a      	strb	r2, [r3, #29]
}
 80159bc:	3710      	adds	r7, #16
 80159be:	46bd      	mov	sp, r7
 80159c0:	bd80      	pop	{r7, pc}
 80159c2:	bf00      	nop
 80159c4:	0801ed90 	.word	0x0801ed90
 80159c8:	0801f3a4 	.word	0x0801f3a4
 80159cc:	0801edd4 	.word	0x0801edd4
 80159d0:	0801f3bc 	.word	0x0801f3bc

080159d4 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 80159d4:	b580      	push	{r7, lr}
 80159d6:	b082      	sub	sp, #8
 80159d8:	af00      	add	r7, sp, #0
 80159da:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 80159dc:	687b      	ldr	r3, [r7, #4]
 80159de:	2b00      	cmp	r3, #0
 80159e0:	d107      	bne.n	80159f2 <tcp_pcb_purge+0x1e>
 80159e2:	4b21      	ldr	r3, [pc, #132]	; (8015a68 <tcp_pcb_purge+0x94>)
 80159e4:	f640 0251 	movw	r2, #2129	; 0x851
 80159e8:	4920      	ldr	r1, [pc, #128]	; (8015a6c <tcp_pcb_purge+0x98>)
 80159ea:	4821      	ldr	r0, [pc, #132]	; (8015a70 <tcp_pcb_purge+0x9c>)
 80159ec:	f007 fb2a 	bl	801d044 <iprintf>
 80159f0:	e037      	b.n	8015a62 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 80159f2:	687b      	ldr	r3, [r7, #4]
 80159f4:	7d1b      	ldrb	r3, [r3, #20]
 80159f6:	2b00      	cmp	r3, #0
 80159f8:	d033      	beq.n	8015a62 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80159fa:	687b      	ldr	r3, [r7, #4]
 80159fc:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80159fe:	2b0a      	cmp	r3, #10
 8015a00:	d02f      	beq.n	8015a62 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8015a02:	687b      	ldr	r3, [r7, #4]
 8015a04:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8015a06:	2b01      	cmp	r3, #1
 8015a08:	d02b      	beq.n	8015a62 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8015a0a:	687b      	ldr	r3, [r7, #4]
 8015a0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015a0e:	2b00      	cmp	r3, #0
 8015a10:	d007      	beq.n	8015a22 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8015a12:	687b      	ldr	r3, [r7, #4]
 8015a14:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8015a16:	4618      	mov	r0, r3
 8015a18:	f7fe f8be 	bl	8013b98 <pbuf_free>
      pcb->refused_data = NULL;
 8015a1c:	687b      	ldr	r3, [r7, #4]
 8015a1e:	2200      	movs	r2, #0
 8015a20:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8015a22:	687b      	ldr	r3, [r7, #4]
 8015a24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	d002      	beq.n	8015a30 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8015a2a:	6878      	ldr	r0, [r7, #4]
 8015a2c:	f000 f986 	bl	8015d3c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015a36:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8015a38:	687b      	ldr	r3, [r7, #4]
 8015a3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015a3c:	4618      	mov	r0, r3
 8015a3e:	f7ff fcd5 	bl	80153ec <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8015a42:	687b      	ldr	r3, [r7, #4]
 8015a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015a46:	4618      	mov	r0, r3
 8015a48:	f7ff fcd0 	bl	80153ec <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8015a4c:	687b      	ldr	r3, [r7, #4]
 8015a4e:	2200      	movs	r2, #0
 8015a50:	66da      	str	r2, [r3, #108]	; 0x6c
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8015a56:	687b      	ldr	r3, [r7, #4]
 8015a58:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	2200      	movs	r2, #0
 8015a5e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8015a62:	3708      	adds	r7, #8
 8015a64:	46bd      	mov	sp, r7
 8015a66:	bd80      	pop	{r7, pc}
 8015a68:	0801ed90 	.word	0x0801ed90
 8015a6c:	0801f3dc 	.word	0x0801f3dc
 8015a70:	0801edd4 	.word	0x0801edd4

08015a74 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8015a74:	b580      	push	{r7, lr}
 8015a76:	b084      	sub	sp, #16
 8015a78:	af00      	add	r7, sp, #0
 8015a7a:	6078      	str	r0, [r7, #4]
 8015a7c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8015a7e:	683b      	ldr	r3, [r7, #0]
 8015a80:	2b00      	cmp	r3, #0
 8015a82:	d106      	bne.n	8015a92 <tcp_pcb_remove+0x1e>
 8015a84:	4b3e      	ldr	r3, [pc, #248]	; (8015b80 <tcp_pcb_remove+0x10c>)
 8015a86:	f640 0283 	movw	r2, #2179	; 0x883
 8015a8a:	493e      	ldr	r1, [pc, #248]	; (8015b84 <tcp_pcb_remove+0x110>)
 8015a8c:	483e      	ldr	r0, [pc, #248]	; (8015b88 <tcp_pcb_remove+0x114>)
 8015a8e:	f007 fad9 	bl	801d044 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8015a92:	687b      	ldr	r3, [r7, #4]
 8015a94:	2b00      	cmp	r3, #0
 8015a96:	d106      	bne.n	8015aa6 <tcp_pcb_remove+0x32>
 8015a98:	4b39      	ldr	r3, [pc, #228]	; (8015b80 <tcp_pcb_remove+0x10c>)
 8015a9a:	f640 0284 	movw	r2, #2180	; 0x884
 8015a9e:	493b      	ldr	r1, [pc, #236]	; (8015b8c <tcp_pcb_remove+0x118>)
 8015aa0:	4839      	ldr	r0, [pc, #228]	; (8015b88 <tcp_pcb_remove+0x114>)
 8015aa2:	f007 facf 	bl	801d044 <iprintf>

  TCP_RMV(pcblist, pcb);
 8015aa6:	687b      	ldr	r3, [r7, #4]
 8015aa8:	681b      	ldr	r3, [r3, #0]
 8015aaa:	683a      	ldr	r2, [r7, #0]
 8015aac:	429a      	cmp	r2, r3
 8015aae:	d105      	bne.n	8015abc <tcp_pcb_remove+0x48>
 8015ab0:	687b      	ldr	r3, [r7, #4]
 8015ab2:	681b      	ldr	r3, [r3, #0]
 8015ab4:	68da      	ldr	r2, [r3, #12]
 8015ab6:	687b      	ldr	r3, [r7, #4]
 8015ab8:	601a      	str	r2, [r3, #0]
 8015aba:	e013      	b.n	8015ae4 <tcp_pcb_remove+0x70>
 8015abc:	687b      	ldr	r3, [r7, #4]
 8015abe:	681b      	ldr	r3, [r3, #0]
 8015ac0:	60fb      	str	r3, [r7, #12]
 8015ac2:	e00c      	b.n	8015ade <tcp_pcb_remove+0x6a>
 8015ac4:	68fb      	ldr	r3, [r7, #12]
 8015ac6:	68db      	ldr	r3, [r3, #12]
 8015ac8:	683a      	ldr	r2, [r7, #0]
 8015aca:	429a      	cmp	r2, r3
 8015acc:	d104      	bne.n	8015ad8 <tcp_pcb_remove+0x64>
 8015ace:	683b      	ldr	r3, [r7, #0]
 8015ad0:	68da      	ldr	r2, [r3, #12]
 8015ad2:	68fb      	ldr	r3, [r7, #12]
 8015ad4:	60da      	str	r2, [r3, #12]
 8015ad6:	e005      	b.n	8015ae4 <tcp_pcb_remove+0x70>
 8015ad8:	68fb      	ldr	r3, [r7, #12]
 8015ada:	68db      	ldr	r3, [r3, #12]
 8015adc:	60fb      	str	r3, [r7, #12]
 8015ade:	68fb      	ldr	r3, [r7, #12]
 8015ae0:	2b00      	cmp	r3, #0
 8015ae2:	d1ef      	bne.n	8015ac4 <tcp_pcb_remove+0x50>
 8015ae4:	683b      	ldr	r3, [r7, #0]
 8015ae6:	2200      	movs	r2, #0
 8015ae8:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8015aea:	6838      	ldr	r0, [r7, #0]
 8015aec:	f7ff ff72 	bl	80159d4 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8015af0:	683b      	ldr	r3, [r7, #0]
 8015af2:	7d1b      	ldrb	r3, [r3, #20]
 8015af4:	2b0a      	cmp	r3, #10
 8015af6:	d013      	beq.n	8015b20 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8015af8:	683b      	ldr	r3, [r7, #0]
 8015afa:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8015afc:	2b01      	cmp	r3, #1
 8015afe:	d00f      	beq.n	8015b20 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8015b00:	683b      	ldr	r3, [r7, #0]
 8015b02:	8b5b      	ldrh	r3, [r3, #26]
 8015b04:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8015b08:	2b00      	cmp	r3, #0
 8015b0a:	d009      	beq.n	8015b20 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8015b0c:	683b      	ldr	r3, [r7, #0]
 8015b0e:	8b5b      	ldrh	r3, [r3, #26]
 8015b10:	f043 0302 	orr.w	r3, r3, #2
 8015b14:	b29a      	uxth	r2, r3
 8015b16:	683b      	ldr	r3, [r7, #0]
 8015b18:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015b1a:	6838      	ldr	r0, [r7, #0]
 8015b1c:	f003 fbc2 	bl	80192a4 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8015b20:	683b      	ldr	r3, [r7, #0]
 8015b22:	7d1b      	ldrb	r3, [r3, #20]
 8015b24:	2b01      	cmp	r3, #1
 8015b26:	d020      	beq.n	8015b6a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8015b28:	683b      	ldr	r3, [r7, #0]
 8015b2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015b2c:	2b00      	cmp	r3, #0
 8015b2e:	d006      	beq.n	8015b3e <tcp_pcb_remove+0xca>
 8015b30:	4b13      	ldr	r3, [pc, #76]	; (8015b80 <tcp_pcb_remove+0x10c>)
 8015b32:	f640 0293 	movw	r2, #2195	; 0x893
 8015b36:	4916      	ldr	r1, [pc, #88]	; (8015b90 <tcp_pcb_remove+0x11c>)
 8015b38:	4813      	ldr	r0, [pc, #76]	; (8015b88 <tcp_pcb_remove+0x114>)
 8015b3a:	f007 fa83 	bl	801d044 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8015b3e:	683b      	ldr	r3, [r7, #0]
 8015b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015b42:	2b00      	cmp	r3, #0
 8015b44:	d006      	beq.n	8015b54 <tcp_pcb_remove+0xe0>
 8015b46:	4b0e      	ldr	r3, [pc, #56]	; (8015b80 <tcp_pcb_remove+0x10c>)
 8015b48:	f640 0294 	movw	r2, #2196	; 0x894
 8015b4c:	4911      	ldr	r1, [pc, #68]	; (8015b94 <tcp_pcb_remove+0x120>)
 8015b4e:	480e      	ldr	r0, [pc, #56]	; (8015b88 <tcp_pcb_remove+0x114>)
 8015b50:	f007 fa78 	bl	801d044 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8015b54:	683b      	ldr	r3, [r7, #0]
 8015b56:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015b58:	2b00      	cmp	r3, #0
 8015b5a:	d006      	beq.n	8015b6a <tcp_pcb_remove+0xf6>
 8015b5c:	4b08      	ldr	r3, [pc, #32]	; (8015b80 <tcp_pcb_remove+0x10c>)
 8015b5e:	f640 0296 	movw	r2, #2198	; 0x896
 8015b62:	490d      	ldr	r1, [pc, #52]	; (8015b98 <tcp_pcb_remove+0x124>)
 8015b64:	4808      	ldr	r0, [pc, #32]	; (8015b88 <tcp_pcb_remove+0x114>)
 8015b66:	f007 fa6d 	bl	801d044 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8015b6a:	683b      	ldr	r3, [r7, #0]
 8015b6c:	2200      	movs	r2, #0
 8015b6e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8015b70:	683b      	ldr	r3, [r7, #0]
 8015b72:	2200      	movs	r2, #0
 8015b74:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8015b76:	bf00      	nop
 8015b78:	3710      	adds	r7, #16
 8015b7a:	46bd      	mov	sp, r7
 8015b7c:	bd80      	pop	{r7, pc}
 8015b7e:	bf00      	nop
 8015b80:	0801ed90 	.word	0x0801ed90
 8015b84:	0801f3f8 	.word	0x0801f3f8
 8015b88:	0801edd4 	.word	0x0801edd4
 8015b8c:	0801f414 	.word	0x0801f414
 8015b90:	0801f434 	.word	0x0801f434
 8015b94:	0801f44c 	.word	0x0801f44c
 8015b98:	0801f468 	.word	0x0801f468

08015b9c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8015b9c:	b580      	push	{r7, lr}
 8015b9e:	b082      	sub	sp, #8
 8015ba0:	af00      	add	r7, sp, #0
 8015ba2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8015ba4:	687b      	ldr	r3, [r7, #4]
 8015ba6:	2b00      	cmp	r3, #0
 8015ba8:	d106      	bne.n	8015bb8 <tcp_next_iss+0x1c>
 8015baa:	4b0a      	ldr	r3, [pc, #40]	; (8015bd4 <tcp_next_iss+0x38>)
 8015bac:	f640 02af 	movw	r2, #2223	; 0x8af
 8015bb0:	4909      	ldr	r1, [pc, #36]	; (8015bd8 <tcp_next_iss+0x3c>)
 8015bb2:	480a      	ldr	r0, [pc, #40]	; (8015bdc <tcp_next_iss+0x40>)
 8015bb4:	f007 fa46 	bl	801d044 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8015bb8:	4b09      	ldr	r3, [pc, #36]	; (8015be0 <tcp_next_iss+0x44>)
 8015bba:	681a      	ldr	r2, [r3, #0]
 8015bbc:	4b09      	ldr	r3, [pc, #36]	; (8015be4 <tcp_next_iss+0x48>)
 8015bbe:	681b      	ldr	r3, [r3, #0]
 8015bc0:	4413      	add	r3, r2
 8015bc2:	4a07      	ldr	r2, [pc, #28]	; (8015be0 <tcp_next_iss+0x44>)
 8015bc4:	6013      	str	r3, [r2, #0]
  return iss;
 8015bc6:	4b06      	ldr	r3, [pc, #24]	; (8015be0 <tcp_next_iss+0x44>)
 8015bc8:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8015bca:	4618      	mov	r0, r3
 8015bcc:	3708      	adds	r7, #8
 8015bce:	46bd      	mov	sp, r7
 8015bd0:	bd80      	pop	{r7, pc}
 8015bd2:	bf00      	nop
 8015bd4:	0801ed90 	.word	0x0801ed90
 8015bd8:	0801f480 	.word	0x0801f480
 8015bdc:	0801edd4 	.word	0x0801edd4
 8015be0:	20000054 	.word	0x20000054
 8015be4:	2000b3c0 	.word	0x2000b3c0

08015be8 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8015be8:	b580      	push	{r7, lr}
 8015bea:	b086      	sub	sp, #24
 8015bec:	af00      	add	r7, sp, #0
 8015bee:	4603      	mov	r3, r0
 8015bf0:	60b9      	str	r1, [r7, #8]
 8015bf2:	607a      	str	r2, [r7, #4]
 8015bf4:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8015bf6:	687b      	ldr	r3, [r7, #4]
 8015bf8:	2b00      	cmp	r3, #0
 8015bfa:	d106      	bne.n	8015c0a <tcp_eff_send_mss_netif+0x22>
 8015bfc:	4b14      	ldr	r3, [pc, #80]	; (8015c50 <tcp_eff_send_mss_netif+0x68>)
 8015bfe:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8015c02:	4914      	ldr	r1, [pc, #80]	; (8015c54 <tcp_eff_send_mss_netif+0x6c>)
 8015c04:	4814      	ldr	r0, [pc, #80]	; (8015c58 <tcp_eff_send_mss_netif+0x70>)
 8015c06:	f007 fa1d 	bl	801d044 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8015c0a:	68bb      	ldr	r3, [r7, #8]
 8015c0c:	2b00      	cmp	r3, #0
 8015c0e:	d101      	bne.n	8015c14 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8015c10:	89fb      	ldrh	r3, [r7, #14]
 8015c12:	e019      	b.n	8015c48 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8015c14:	68bb      	ldr	r3, [r7, #8]
 8015c16:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8015c18:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8015c1a:	8afb      	ldrh	r3, [r7, #22]
 8015c1c:	2b00      	cmp	r3, #0
 8015c1e:	d012      	beq.n	8015c46 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8015c20:	2328      	movs	r3, #40	; 0x28
 8015c22:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8015c24:	8afa      	ldrh	r2, [r7, #22]
 8015c26:	8abb      	ldrh	r3, [r7, #20]
 8015c28:	429a      	cmp	r2, r3
 8015c2a:	d904      	bls.n	8015c36 <tcp_eff_send_mss_netif+0x4e>
 8015c2c:	8afa      	ldrh	r2, [r7, #22]
 8015c2e:	8abb      	ldrh	r3, [r7, #20]
 8015c30:	1ad3      	subs	r3, r2, r3
 8015c32:	b29b      	uxth	r3, r3
 8015c34:	e000      	b.n	8015c38 <tcp_eff_send_mss_netif+0x50>
 8015c36:	2300      	movs	r3, #0
 8015c38:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8015c3a:	8a7a      	ldrh	r2, [r7, #18]
 8015c3c:	89fb      	ldrh	r3, [r7, #14]
 8015c3e:	4293      	cmp	r3, r2
 8015c40:	bf28      	it	cs
 8015c42:	4613      	movcs	r3, r2
 8015c44:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8015c46:	89fb      	ldrh	r3, [r7, #14]
}
 8015c48:	4618      	mov	r0, r3
 8015c4a:	3718      	adds	r7, #24
 8015c4c:	46bd      	mov	sp, r7
 8015c4e:	bd80      	pop	{r7, pc}
 8015c50:	0801ed90 	.word	0x0801ed90
 8015c54:	0801f49c 	.word	0x0801f49c
 8015c58:	0801edd4 	.word	0x0801edd4

08015c5c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8015c5c:	b580      	push	{r7, lr}
 8015c5e:	b084      	sub	sp, #16
 8015c60:	af00      	add	r7, sp, #0
 8015c62:	6078      	str	r0, [r7, #4]
 8015c64:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8015c66:	683b      	ldr	r3, [r7, #0]
 8015c68:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8015c6a:	687b      	ldr	r3, [r7, #4]
 8015c6c:	2b00      	cmp	r3, #0
 8015c6e:	d119      	bne.n	8015ca4 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8015c70:	4b10      	ldr	r3, [pc, #64]	; (8015cb4 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8015c72:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8015c76:	4910      	ldr	r1, [pc, #64]	; (8015cb8 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8015c78:	4810      	ldr	r0, [pc, #64]	; (8015cbc <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8015c7a:	f007 f9e3 	bl	801d044 <iprintf>

  while (pcb != NULL) {
 8015c7e:	e011      	b.n	8015ca4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8015c80:	68fb      	ldr	r3, [r7, #12]
 8015c82:	681a      	ldr	r2, [r3, #0]
 8015c84:	687b      	ldr	r3, [r7, #4]
 8015c86:	681b      	ldr	r3, [r3, #0]
 8015c88:	429a      	cmp	r2, r3
 8015c8a:	d108      	bne.n	8015c9e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8015c8c:	68fb      	ldr	r3, [r7, #12]
 8015c8e:	68db      	ldr	r3, [r3, #12]
 8015c90:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8015c92:	68f8      	ldr	r0, [r7, #12]
 8015c94:	f7fe fd1c 	bl	80146d0 <tcp_abort>
      pcb = next;
 8015c98:	68bb      	ldr	r3, [r7, #8]
 8015c9a:	60fb      	str	r3, [r7, #12]
 8015c9c:	e002      	b.n	8015ca4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8015c9e:	68fb      	ldr	r3, [r7, #12]
 8015ca0:	68db      	ldr	r3, [r3, #12]
 8015ca2:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8015ca4:	68fb      	ldr	r3, [r7, #12]
 8015ca6:	2b00      	cmp	r3, #0
 8015ca8:	d1ea      	bne.n	8015c80 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8015caa:	bf00      	nop
 8015cac:	3710      	adds	r7, #16
 8015cae:	46bd      	mov	sp, r7
 8015cb0:	bd80      	pop	{r7, pc}
 8015cb2:	bf00      	nop
 8015cb4:	0801ed90 	.word	0x0801ed90
 8015cb8:	0801f4c4 	.word	0x0801f4c4
 8015cbc:	0801edd4 	.word	0x0801edd4

08015cc0 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8015cc0:	b580      	push	{r7, lr}
 8015cc2:	b084      	sub	sp, #16
 8015cc4:	af00      	add	r7, sp, #0
 8015cc6:	6078      	str	r0, [r7, #4]
 8015cc8:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	2b00      	cmp	r3, #0
 8015cce:	d02a      	beq.n	8015d26 <tcp_netif_ip_addr_changed+0x66>
 8015cd0:	687b      	ldr	r3, [r7, #4]
 8015cd2:	681b      	ldr	r3, [r3, #0]
 8015cd4:	2b00      	cmp	r3, #0
 8015cd6:	d026      	beq.n	8015d26 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8015cd8:	4b15      	ldr	r3, [pc, #84]	; (8015d30 <tcp_netif_ip_addr_changed+0x70>)
 8015cda:	681b      	ldr	r3, [r3, #0]
 8015cdc:	4619      	mov	r1, r3
 8015cde:	6878      	ldr	r0, [r7, #4]
 8015ce0:	f7ff ffbc 	bl	8015c5c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8015ce4:	4b13      	ldr	r3, [pc, #76]	; (8015d34 <tcp_netif_ip_addr_changed+0x74>)
 8015ce6:	681b      	ldr	r3, [r3, #0]
 8015ce8:	4619      	mov	r1, r3
 8015cea:	6878      	ldr	r0, [r7, #4]
 8015cec:	f7ff ffb6 	bl	8015c5c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8015cf0:	683b      	ldr	r3, [r7, #0]
 8015cf2:	2b00      	cmp	r3, #0
 8015cf4:	d017      	beq.n	8015d26 <tcp_netif_ip_addr_changed+0x66>
 8015cf6:	683b      	ldr	r3, [r7, #0]
 8015cf8:	681b      	ldr	r3, [r3, #0]
 8015cfa:	2b00      	cmp	r3, #0
 8015cfc:	d013      	beq.n	8015d26 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015cfe:	4b0e      	ldr	r3, [pc, #56]	; (8015d38 <tcp_netif_ip_addr_changed+0x78>)
 8015d00:	681b      	ldr	r3, [r3, #0]
 8015d02:	60fb      	str	r3, [r7, #12]
 8015d04:	e00c      	b.n	8015d20 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8015d06:	68fb      	ldr	r3, [r7, #12]
 8015d08:	681a      	ldr	r2, [r3, #0]
 8015d0a:	687b      	ldr	r3, [r7, #4]
 8015d0c:	681b      	ldr	r3, [r3, #0]
 8015d0e:	429a      	cmp	r2, r3
 8015d10:	d103      	bne.n	8015d1a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8015d12:	683b      	ldr	r3, [r7, #0]
 8015d14:	681a      	ldr	r2, [r3, #0]
 8015d16:	68fb      	ldr	r3, [r7, #12]
 8015d18:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8015d1a:	68fb      	ldr	r3, [r7, #12]
 8015d1c:	68db      	ldr	r3, [r3, #12]
 8015d1e:	60fb      	str	r3, [r7, #12]
 8015d20:	68fb      	ldr	r3, [r7, #12]
 8015d22:	2b00      	cmp	r3, #0
 8015d24:	d1ef      	bne.n	8015d06 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8015d26:	bf00      	nop
 8015d28:	3710      	adds	r7, #16
 8015d2a:	46bd      	mov	sp, r7
 8015d2c:	bd80      	pop	{r7, pc}
 8015d2e:	bf00      	nop
 8015d30:	2000b3bc 	.word	0x2000b3bc
 8015d34:	2000b3c8 	.word	0x2000b3c8
 8015d38:	2000b3c4 	.word	0x2000b3c4

08015d3c <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8015d3c:	b580      	push	{r7, lr}
 8015d3e:	b082      	sub	sp, #8
 8015d40:	af00      	add	r7, sp, #0
 8015d42:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8015d44:	687b      	ldr	r3, [r7, #4]
 8015d46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015d48:	2b00      	cmp	r3, #0
 8015d4a:	d007      	beq.n	8015d5c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8015d4c:	687b      	ldr	r3, [r7, #4]
 8015d4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015d50:	4618      	mov	r0, r3
 8015d52:	f7ff fb4b 	bl	80153ec <tcp_segs_free>
    pcb->ooseq = NULL;
 8015d56:	687b      	ldr	r3, [r7, #4]
 8015d58:	2200      	movs	r2, #0
 8015d5a:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8015d5c:	bf00      	nop
 8015d5e:	3708      	adds	r7, #8
 8015d60:	46bd      	mov	sp, r7
 8015d62:	bd80      	pop	{r7, pc}

08015d64 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8015d64:	b590      	push	{r4, r7, lr}
 8015d66:	b08d      	sub	sp, #52	; 0x34
 8015d68:	af04      	add	r7, sp, #16
 8015d6a:	6078      	str	r0, [r7, #4]
 8015d6c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8015d6e:	687b      	ldr	r3, [r7, #4]
 8015d70:	2b00      	cmp	r3, #0
 8015d72:	d105      	bne.n	8015d80 <tcp_input+0x1c>
 8015d74:	4b9b      	ldr	r3, [pc, #620]	; (8015fe4 <tcp_input+0x280>)
 8015d76:	2283      	movs	r2, #131	; 0x83
 8015d78:	499b      	ldr	r1, [pc, #620]	; (8015fe8 <tcp_input+0x284>)
 8015d7a:	489c      	ldr	r0, [pc, #624]	; (8015fec <tcp_input+0x288>)
 8015d7c:	f007 f962 	bl	801d044 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8015d80:	687b      	ldr	r3, [r7, #4]
 8015d82:	685b      	ldr	r3, [r3, #4]
 8015d84:	4a9a      	ldr	r2, [pc, #616]	; (8015ff0 <tcp_input+0x28c>)
 8015d86:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8015d88:	687b      	ldr	r3, [r7, #4]
 8015d8a:	895b      	ldrh	r3, [r3, #10]
 8015d8c:	2b13      	cmp	r3, #19
 8015d8e:	f240 83c4 	bls.w	801651a <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8015d92:	4b98      	ldr	r3, [pc, #608]	; (8015ff4 <tcp_input+0x290>)
 8015d94:	695a      	ldr	r2, [r3, #20]
 8015d96:	4b97      	ldr	r3, [pc, #604]	; (8015ff4 <tcp_input+0x290>)
 8015d98:	681b      	ldr	r3, [r3, #0]
 8015d9a:	4619      	mov	r1, r3
 8015d9c:	4610      	mov	r0, r2
 8015d9e:	f006 f8a9 	bl	801bef4 <ip4_addr_isbroadcast_u32>
 8015da2:	4603      	mov	r3, r0
 8015da4:	2b00      	cmp	r3, #0
 8015da6:	f040 83ba 	bne.w	801651e <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8015daa:	4b92      	ldr	r3, [pc, #584]	; (8015ff4 <tcp_input+0x290>)
 8015dac:	695b      	ldr	r3, [r3, #20]
 8015dae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8015db2:	2be0      	cmp	r3, #224	; 0xe0
 8015db4:	f000 83b3 	beq.w	801651e <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8015db8:	4b8d      	ldr	r3, [pc, #564]	; (8015ff0 <tcp_input+0x28c>)
 8015dba:	681b      	ldr	r3, [r3, #0]
 8015dbc:	899b      	ldrh	r3, [r3, #12]
 8015dbe:	b29b      	uxth	r3, r3
 8015dc0:	4618      	mov	r0, r3
 8015dc2:	f7fc fb0b 	bl	80123dc <lwip_htons>
 8015dc6:	4603      	mov	r3, r0
 8015dc8:	0b1b      	lsrs	r3, r3, #12
 8015dca:	b29b      	uxth	r3, r3
 8015dcc:	b2db      	uxtb	r3, r3
 8015dce:	009b      	lsls	r3, r3, #2
 8015dd0:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8015dd2:	7cbb      	ldrb	r3, [r7, #18]
 8015dd4:	2b13      	cmp	r3, #19
 8015dd6:	f240 83a2 	bls.w	801651e <tcp_input+0x7ba>
 8015dda:	7cbb      	ldrb	r3, [r7, #18]
 8015ddc:	b29a      	uxth	r2, r3
 8015dde:	687b      	ldr	r3, [r7, #4]
 8015de0:	891b      	ldrh	r3, [r3, #8]
 8015de2:	429a      	cmp	r2, r3
 8015de4:	f200 839b 	bhi.w	801651e <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8015de8:	7cbb      	ldrb	r3, [r7, #18]
 8015dea:	b29b      	uxth	r3, r3
 8015dec:	3b14      	subs	r3, #20
 8015dee:	b29a      	uxth	r2, r3
 8015df0:	4b81      	ldr	r3, [pc, #516]	; (8015ff8 <tcp_input+0x294>)
 8015df2:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8015df4:	4b81      	ldr	r3, [pc, #516]	; (8015ffc <tcp_input+0x298>)
 8015df6:	2200      	movs	r2, #0
 8015df8:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8015dfa:	687b      	ldr	r3, [r7, #4]
 8015dfc:	895a      	ldrh	r2, [r3, #10]
 8015dfe:	7cbb      	ldrb	r3, [r7, #18]
 8015e00:	b29b      	uxth	r3, r3
 8015e02:	429a      	cmp	r2, r3
 8015e04:	d309      	bcc.n	8015e1a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8015e06:	4b7c      	ldr	r3, [pc, #496]	; (8015ff8 <tcp_input+0x294>)
 8015e08:	881a      	ldrh	r2, [r3, #0]
 8015e0a:	4b7d      	ldr	r3, [pc, #500]	; (8016000 <tcp_input+0x29c>)
 8015e0c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8015e0e:	7cbb      	ldrb	r3, [r7, #18]
 8015e10:	4619      	mov	r1, r3
 8015e12:	6878      	ldr	r0, [r7, #4]
 8015e14:	f7fd fe3a 	bl	8013a8c <pbuf_remove_header>
 8015e18:	e04e      	b.n	8015eb8 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8015e1a:	687b      	ldr	r3, [r7, #4]
 8015e1c:	681b      	ldr	r3, [r3, #0]
 8015e1e:	2b00      	cmp	r3, #0
 8015e20:	d105      	bne.n	8015e2e <tcp_input+0xca>
 8015e22:	4b70      	ldr	r3, [pc, #448]	; (8015fe4 <tcp_input+0x280>)
 8015e24:	22c2      	movs	r2, #194	; 0xc2
 8015e26:	4977      	ldr	r1, [pc, #476]	; (8016004 <tcp_input+0x2a0>)
 8015e28:	4870      	ldr	r0, [pc, #448]	; (8015fec <tcp_input+0x288>)
 8015e2a:	f007 f90b 	bl	801d044 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8015e2e:	2114      	movs	r1, #20
 8015e30:	6878      	ldr	r0, [r7, #4]
 8015e32:	f7fd fe2b 	bl	8013a8c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	895a      	ldrh	r2, [r3, #10]
 8015e3a:	4b71      	ldr	r3, [pc, #452]	; (8016000 <tcp_input+0x29c>)
 8015e3c:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8015e3e:	4b6e      	ldr	r3, [pc, #440]	; (8015ff8 <tcp_input+0x294>)
 8015e40:	881a      	ldrh	r2, [r3, #0]
 8015e42:	4b6f      	ldr	r3, [pc, #444]	; (8016000 <tcp_input+0x29c>)
 8015e44:	881b      	ldrh	r3, [r3, #0]
 8015e46:	1ad3      	subs	r3, r2, r3
 8015e48:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8015e4a:	4b6d      	ldr	r3, [pc, #436]	; (8016000 <tcp_input+0x29c>)
 8015e4c:	881b      	ldrh	r3, [r3, #0]
 8015e4e:	4619      	mov	r1, r3
 8015e50:	6878      	ldr	r0, [r7, #4]
 8015e52:	f7fd fe1b 	bl	8013a8c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8015e56:	687b      	ldr	r3, [r7, #4]
 8015e58:	681b      	ldr	r3, [r3, #0]
 8015e5a:	895b      	ldrh	r3, [r3, #10]
 8015e5c:	8a3a      	ldrh	r2, [r7, #16]
 8015e5e:	429a      	cmp	r2, r3
 8015e60:	f200 835f 	bhi.w	8016522 <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8015e64:	687b      	ldr	r3, [r7, #4]
 8015e66:	681b      	ldr	r3, [r3, #0]
 8015e68:	685b      	ldr	r3, [r3, #4]
 8015e6a:	4a64      	ldr	r2, [pc, #400]	; (8015ffc <tcp_input+0x298>)
 8015e6c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8015e6e:	687b      	ldr	r3, [r7, #4]
 8015e70:	681b      	ldr	r3, [r3, #0]
 8015e72:	8a3a      	ldrh	r2, [r7, #16]
 8015e74:	4611      	mov	r1, r2
 8015e76:	4618      	mov	r0, r3
 8015e78:	f7fd fe08 	bl	8013a8c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	891a      	ldrh	r2, [r3, #8]
 8015e80:	8a3b      	ldrh	r3, [r7, #16]
 8015e82:	1ad3      	subs	r3, r2, r3
 8015e84:	b29a      	uxth	r2, r3
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	895b      	ldrh	r3, [r3, #10]
 8015e8e:	2b00      	cmp	r3, #0
 8015e90:	d005      	beq.n	8015e9e <tcp_input+0x13a>
 8015e92:	4b54      	ldr	r3, [pc, #336]	; (8015fe4 <tcp_input+0x280>)
 8015e94:	22df      	movs	r2, #223	; 0xdf
 8015e96:	495c      	ldr	r1, [pc, #368]	; (8016008 <tcp_input+0x2a4>)
 8015e98:	4854      	ldr	r0, [pc, #336]	; (8015fec <tcp_input+0x288>)
 8015e9a:	f007 f8d3 	bl	801d044 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8015e9e:	687b      	ldr	r3, [r7, #4]
 8015ea0:	891a      	ldrh	r2, [r3, #8]
 8015ea2:	687b      	ldr	r3, [r7, #4]
 8015ea4:	681b      	ldr	r3, [r3, #0]
 8015ea6:	891b      	ldrh	r3, [r3, #8]
 8015ea8:	429a      	cmp	r2, r3
 8015eaa:	d005      	beq.n	8015eb8 <tcp_input+0x154>
 8015eac:	4b4d      	ldr	r3, [pc, #308]	; (8015fe4 <tcp_input+0x280>)
 8015eae:	22e0      	movs	r2, #224	; 0xe0
 8015eb0:	4956      	ldr	r1, [pc, #344]	; (801600c <tcp_input+0x2a8>)
 8015eb2:	484e      	ldr	r0, [pc, #312]	; (8015fec <tcp_input+0x288>)
 8015eb4:	f007 f8c6 	bl	801d044 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8015eb8:	4b4d      	ldr	r3, [pc, #308]	; (8015ff0 <tcp_input+0x28c>)
 8015eba:	681b      	ldr	r3, [r3, #0]
 8015ebc:	881b      	ldrh	r3, [r3, #0]
 8015ebe:	b29a      	uxth	r2, r3
 8015ec0:	4b4b      	ldr	r3, [pc, #300]	; (8015ff0 <tcp_input+0x28c>)
 8015ec2:	681c      	ldr	r4, [r3, #0]
 8015ec4:	4610      	mov	r0, r2
 8015ec6:	f7fc fa89 	bl	80123dc <lwip_htons>
 8015eca:	4603      	mov	r3, r0
 8015ecc:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8015ece:	4b48      	ldr	r3, [pc, #288]	; (8015ff0 <tcp_input+0x28c>)
 8015ed0:	681b      	ldr	r3, [r3, #0]
 8015ed2:	885b      	ldrh	r3, [r3, #2]
 8015ed4:	b29a      	uxth	r2, r3
 8015ed6:	4b46      	ldr	r3, [pc, #280]	; (8015ff0 <tcp_input+0x28c>)
 8015ed8:	681c      	ldr	r4, [r3, #0]
 8015eda:	4610      	mov	r0, r2
 8015edc:	f7fc fa7e 	bl	80123dc <lwip_htons>
 8015ee0:	4603      	mov	r3, r0
 8015ee2:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8015ee4:	4b42      	ldr	r3, [pc, #264]	; (8015ff0 <tcp_input+0x28c>)
 8015ee6:	681b      	ldr	r3, [r3, #0]
 8015ee8:	685a      	ldr	r2, [r3, #4]
 8015eea:	4b41      	ldr	r3, [pc, #260]	; (8015ff0 <tcp_input+0x28c>)
 8015eec:	681c      	ldr	r4, [r3, #0]
 8015eee:	4610      	mov	r0, r2
 8015ef0:	f7fc fa89 	bl	8012406 <lwip_htonl>
 8015ef4:	4603      	mov	r3, r0
 8015ef6:	6063      	str	r3, [r4, #4]
 8015ef8:	6863      	ldr	r3, [r4, #4]
 8015efa:	4a45      	ldr	r2, [pc, #276]	; (8016010 <tcp_input+0x2ac>)
 8015efc:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8015efe:	4b3c      	ldr	r3, [pc, #240]	; (8015ff0 <tcp_input+0x28c>)
 8015f00:	681b      	ldr	r3, [r3, #0]
 8015f02:	689a      	ldr	r2, [r3, #8]
 8015f04:	4b3a      	ldr	r3, [pc, #232]	; (8015ff0 <tcp_input+0x28c>)
 8015f06:	681c      	ldr	r4, [r3, #0]
 8015f08:	4610      	mov	r0, r2
 8015f0a:	f7fc fa7c 	bl	8012406 <lwip_htonl>
 8015f0e:	4603      	mov	r3, r0
 8015f10:	60a3      	str	r3, [r4, #8]
 8015f12:	68a3      	ldr	r3, [r4, #8]
 8015f14:	4a3f      	ldr	r2, [pc, #252]	; (8016014 <tcp_input+0x2b0>)
 8015f16:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8015f18:	4b35      	ldr	r3, [pc, #212]	; (8015ff0 <tcp_input+0x28c>)
 8015f1a:	681b      	ldr	r3, [r3, #0]
 8015f1c:	89db      	ldrh	r3, [r3, #14]
 8015f1e:	b29a      	uxth	r2, r3
 8015f20:	4b33      	ldr	r3, [pc, #204]	; (8015ff0 <tcp_input+0x28c>)
 8015f22:	681c      	ldr	r4, [r3, #0]
 8015f24:	4610      	mov	r0, r2
 8015f26:	f7fc fa59 	bl	80123dc <lwip_htons>
 8015f2a:	4603      	mov	r3, r0
 8015f2c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8015f2e:	4b30      	ldr	r3, [pc, #192]	; (8015ff0 <tcp_input+0x28c>)
 8015f30:	681b      	ldr	r3, [r3, #0]
 8015f32:	899b      	ldrh	r3, [r3, #12]
 8015f34:	b29b      	uxth	r3, r3
 8015f36:	4618      	mov	r0, r3
 8015f38:	f7fc fa50 	bl	80123dc <lwip_htons>
 8015f3c:	4603      	mov	r3, r0
 8015f3e:	b2db      	uxtb	r3, r3
 8015f40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8015f44:	b2da      	uxtb	r2, r3
 8015f46:	4b34      	ldr	r3, [pc, #208]	; (8016018 <tcp_input+0x2b4>)
 8015f48:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8015f4a:	687b      	ldr	r3, [r7, #4]
 8015f4c:	891a      	ldrh	r2, [r3, #8]
 8015f4e:	4b33      	ldr	r3, [pc, #204]	; (801601c <tcp_input+0x2b8>)
 8015f50:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8015f52:	4b31      	ldr	r3, [pc, #196]	; (8016018 <tcp_input+0x2b4>)
 8015f54:	781b      	ldrb	r3, [r3, #0]
 8015f56:	f003 0303 	and.w	r3, r3, #3
 8015f5a:	2b00      	cmp	r3, #0
 8015f5c:	d00c      	beq.n	8015f78 <tcp_input+0x214>
    tcplen++;
 8015f5e:	4b2f      	ldr	r3, [pc, #188]	; (801601c <tcp_input+0x2b8>)
 8015f60:	881b      	ldrh	r3, [r3, #0]
 8015f62:	3301      	adds	r3, #1
 8015f64:	b29a      	uxth	r2, r3
 8015f66:	4b2d      	ldr	r3, [pc, #180]	; (801601c <tcp_input+0x2b8>)
 8015f68:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8015f6a:	687b      	ldr	r3, [r7, #4]
 8015f6c:	891a      	ldrh	r2, [r3, #8]
 8015f6e:	4b2b      	ldr	r3, [pc, #172]	; (801601c <tcp_input+0x2b8>)
 8015f70:	881b      	ldrh	r3, [r3, #0]
 8015f72:	429a      	cmp	r2, r3
 8015f74:	f200 82d7 	bhi.w	8016526 <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8015f78:	2300      	movs	r3, #0
 8015f7a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8015f7c:	4b28      	ldr	r3, [pc, #160]	; (8016020 <tcp_input+0x2bc>)
 8015f7e:	681b      	ldr	r3, [r3, #0]
 8015f80:	61fb      	str	r3, [r7, #28]
 8015f82:	e09d      	b.n	80160c0 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8015f84:	69fb      	ldr	r3, [r7, #28]
 8015f86:	7d1b      	ldrb	r3, [r3, #20]
 8015f88:	2b00      	cmp	r3, #0
 8015f8a:	d105      	bne.n	8015f98 <tcp_input+0x234>
 8015f8c:	4b15      	ldr	r3, [pc, #84]	; (8015fe4 <tcp_input+0x280>)
 8015f8e:	22fb      	movs	r2, #251	; 0xfb
 8015f90:	4924      	ldr	r1, [pc, #144]	; (8016024 <tcp_input+0x2c0>)
 8015f92:	4816      	ldr	r0, [pc, #88]	; (8015fec <tcp_input+0x288>)
 8015f94:	f007 f856 	bl	801d044 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8015f98:	69fb      	ldr	r3, [r7, #28]
 8015f9a:	7d1b      	ldrb	r3, [r3, #20]
 8015f9c:	2b0a      	cmp	r3, #10
 8015f9e:	d105      	bne.n	8015fac <tcp_input+0x248>
 8015fa0:	4b10      	ldr	r3, [pc, #64]	; (8015fe4 <tcp_input+0x280>)
 8015fa2:	22fc      	movs	r2, #252	; 0xfc
 8015fa4:	4920      	ldr	r1, [pc, #128]	; (8016028 <tcp_input+0x2c4>)
 8015fa6:	4811      	ldr	r0, [pc, #68]	; (8015fec <tcp_input+0x288>)
 8015fa8:	f007 f84c 	bl	801d044 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8015fac:	69fb      	ldr	r3, [r7, #28]
 8015fae:	7d1b      	ldrb	r3, [r3, #20]
 8015fb0:	2b01      	cmp	r3, #1
 8015fb2:	d105      	bne.n	8015fc0 <tcp_input+0x25c>
 8015fb4:	4b0b      	ldr	r3, [pc, #44]	; (8015fe4 <tcp_input+0x280>)
 8015fb6:	22fd      	movs	r2, #253	; 0xfd
 8015fb8:	491c      	ldr	r1, [pc, #112]	; (801602c <tcp_input+0x2c8>)
 8015fba:	480c      	ldr	r0, [pc, #48]	; (8015fec <tcp_input+0x288>)
 8015fbc:	f007 f842 	bl	801d044 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015fc0:	69fb      	ldr	r3, [r7, #28]
 8015fc2:	7a1b      	ldrb	r3, [r3, #8]
 8015fc4:	2b00      	cmp	r3, #0
 8015fc6:	d033      	beq.n	8016030 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8015fc8:	69fb      	ldr	r3, [r7, #28]
 8015fca:	7a1a      	ldrb	r2, [r3, #8]
 8015fcc:	4b09      	ldr	r3, [pc, #36]	; (8015ff4 <tcp_input+0x290>)
 8015fce:	685b      	ldr	r3, [r3, #4]
 8015fd0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015fd4:	3301      	adds	r3, #1
 8015fd6:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8015fd8:	429a      	cmp	r2, r3
 8015fda:	d029      	beq.n	8016030 <tcp_input+0x2cc>
      prev = pcb;
 8015fdc:	69fb      	ldr	r3, [r7, #28]
 8015fde:	61bb      	str	r3, [r7, #24]
      continue;
 8015fe0:	e06b      	b.n	80160ba <tcp_input+0x356>
 8015fe2:	bf00      	nop
 8015fe4:	0801f4f8 	.word	0x0801f4f8
 8015fe8:	0801f52c 	.word	0x0801f52c
 8015fec:	0801f544 	.word	0x0801f544
 8015ff0:	20004534 	.word	0x20004534
 8015ff4:	20007ca8 	.word	0x20007ca8
 8015ff8:	20004538 	.word	0x20004538
 8015ffc:	2000453c 	.word	0x2000453c
 8016000:	2000453a 	.word	0x2000453a
 8016004:	0801f56c 	.word	0x0801f56c
 8016008:	0801f57c 	.word	0x0801f57c
 801600c:	0801f588 	.word	0x0801f588
 8016010:	20004544 	.word	0x20004544
 8016014:	20004548 	.word	0x20004548
 8016018:	20004550 	.word	0x20004550
 801601c:	2000454e 	.word	0x2000454e
 8016020:	2000b3bc 	.word	0x2000b3bc
 8016024:	0801f5a8 	.word	0x0801f5a8
 8016028:	0801f5d0 	.word	0x0801f5d0
 801602c:	0801f5fc 	.word	0x0801f5fc
    }

    if (pcb->remote_port == tcphdr->src &&
 8016030:	69fb      	ldr	r3, [r7, #28]
 8016032:	8b1a      	ldrh	r2, [r3, #24]
 8016034:	4b94      	ldr	r3, [pc, #592]	; (8016288 <tcp_input+0x524>)
 8016036:	681b      	ldr	r3, [r3, #0]
 8016038:	881b      	ldrh	r3, [r3, #0]
 801603a:	b29b      	uxth	r3, r3
 801603c:	429a      	cmp	r2, r3
 801603e:	d13a      	bne.n	80160b6 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8016040:	69fb      	ldr	r3, [r7, #28]
 8016042:	8ada      	ldrh	r2, [r3, #22]
 8016044:	4b90      	ldr	r3, [pc, #576]	; (8016288 <tcp_input+0x524>)
 8016046:	681b      	ldr	r3, [r3, #0]
 8016048:	885b      	ldrh	r3, [r3, #2]
 801604a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 801604c:	429a      	cmp	r2, r3
 801604e:	d132      	bne.n	80160b6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016050:	69fb      	ldr	r3, [r7, #28]
 8016052:	685a      	ldr	r2, [r3, #4]
 8016054:	4b8d      	ldr	r3, [pc, #564]	; (801628c <tcp_input+0x528>)
 8016056:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8016058:	429a      	cmp	r2, r3
 801605a:	d12c      	bne.n	80160b6 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801605c:	69fb      	ldr	r3, [r7, #28]
 801605e:	681a      	ldr	r2, [r3, #0]
 8016060:	4b8a      	ldr	r3, [pc, #552]	; (801628c <tcp_input+0x528>)
 8016062:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016064:	429a      	cmp	r2, r3
 8016066:	d126      	bne.n	80160b6 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8016068:	69fb      	ldr	r3, [r7, #28]
 801606a:	68db      	ldr	r3, [r3, #12]
 801606c:	69fa      	ldr	r2, [r7, #28]
 801606e:	429a      	cmp	r2, r3
 8016070:	d106      	bne.n	8016080 <tcp_input+0x31c>
 8016072:	4b87      	ldr	r3, [pc, #540]	; (8016290 <tcp_input+0x52c>)
 8016074:	f240 120d 	movw	r2, #269	; 0x10d
 8016078:	4986      	ldr	r1, [pc, #536]	; (8016294 <tcp_input+0x530>)
 801607a:	4887      	ldr	r0, [pc, #540]	; (8016298 <tcp_input+0x534>)
 801607c:	f006 ffe2 	bl	801d044 <iprintf>
      if (prev != NULL) {
 8016080:	69bb      	ldr	r3, [r7, #24]
 8016082:	2b00      	cmp	r3, #0
 8016084:	d00a      	beq.n	801609c <tcp_input+0x338>
        prev->next = pcb->next;
 8016086:	69fb      	ldr	r3, [r7, #28]
 8016088:	68da      	ldr	r2, [r3, #12]
 801608a:	69bb      	ldr	r3, [r7, #24]
 801608c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801608e:	4b83      	ldr	r3, [pc, #524]	; (801629c <tcp_input+0x538>)
 8016090:	681a      	ldr	r2, [r3, #0]
 8016092:	69fb      	ldr	r3, [r7, #28]
 8016094:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8016096:	4a81      	ldr	r2, [pc, #516]	; (801629c <tcp_input+0x538>)
 8016098:	69fb      	ldr	r3, [r7, #28]
 801609a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801609c:	69fb      	ldr	r3, [r7, #28]
 801609e:	68db      	ldr	r3, [r3, #12]
 80160a0:	69fa      	ldr	r2, [r7, #28]
 80160a2:	429a      	cmp	r2, r3
 80160a4:	d111      	bne.n	80160ca <tcp_input+0x366>
 80160a6:	4b7a      	ldr	r3, [pc, #488]	; (8016290 <tcp_input+0x52c>)
 80160a8:	f240 1215 	movw	r2, #277	; 0x115
 80160ac:	497c      	ldr	r1, [pc, #496]	; (80162a0 <tcp_input+0x53c>)
 80160ae:	487a      	ldr	r0, [pc, #488]	; (8016298 <tcp_input+0x534>)
 80160b0:	f006 ffc8 	bl	801d044 <iprintf>
      break;
 80160b4:	e009      	b.n	80160ca <tcp_input+0x366>
    }
    prev = pcb;
 80160b6:	69fb      	ldr	r3, [r7, #28]
 80160b8:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80160ba:	69fb      	ldr	r3, [r7, #28]
 80160bc:	68db      	ldr	r3, [r3, #12]
 80160be:	61fb      	str	r3, [r7, #28]
 80160c0:	69fb      	ldr	r3, [r7, #28]
 80160c2:	2b00      	cmp	r3, #0
 80160c4:	f47f af5e 	bne.w	8015f84 <tcp_input+0x220>
 80160c8:	e000      	b.n	80160cc <tcp_input+0x368>
      break;
 80160ca:	bf00      	nop
  }

  if (pcb == NULL) {
 80160cc:	69fb      	ldr	r3, [r7, #28]
 80160ce:	2b00      	cmp	r3, #0
 80160d0:	f040 8095 	bne.w	80161fe <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80160d4:	4b73      	ldr	r3, [pc, #460]	; (80162a4 <tcp_input+0x540>)
 80160d6:	681b      	ldr	r3, [r3, #0]
 80160d8:	61fb      	str	r3, [r7, #28]
 80160da:	e03f      	b.n	801615c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 80160dc:	69fb      	ldr	r3, [r7, #28]
 80160de:	7d1b      	ldrb	r3, [r3, #20]
 80160e0:	2b0a      	cmp	r3, #10
 80160e2:	d006      	beq.n	80160f2 <tcp_input+0x38e>
 80160e4:	4b6a      	ldr	r3, [pc, #424]	; (8016290 <tcp_input+0x52c>)
 80160e6:	f240 121f 	movw	r2, #287	; 0x11f
 80160ea:	496f      	ldr	r1, [pc, #444]	; (80162a8 <tcp_input+0x544>)
 80160ec:	486a      	ldr	r0, [pc, #424]	; (8016298 <tcp_input+0x534>)
 80160ee:	f006 ffa9 	bl	801d044 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80160f2:	69fb      	ldr	r3, [r7, #28]
 80160f4:	7a1b      	ldrb	r3, [r3, #8]
 80160f6:	2b00      	cmp	r3, #0
 80160f8:	d009      	beq.n	801610e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80160fa:	69fb      	ldr	r3, [r7, #28]
 80160fc:	7a1a      	ldrb	r2, [r3, #8]
 80160fe:	4b63      	ldr	r3, [pc, #396]	; (801628c <tcp_input+0x528>)
 8016100:	685b      	ldr	r3, [r3, #4]
 8016102:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016106:	3301      	adds	r3, #1
 8016108:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801610a:	429a      	cmp	r2, r3
 801610c:	d122      	bne.n	8016154 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 801610e:	69fb      	ldr	r3, [r7, #28]
 8016110:	8b1a      	ldrh	r2, [r3, #24]
 8016112:	4b5d      	ldr	r3, [pc, #372]	; (8016288 <tcp_input+0x524>)
 8016114:	681b      	ldr	r3, [r3, #0]
 8016116:	881b      	ldrh	r3, [r3, #0]
 8016118:	b29b      	uxth	r3, r3
 801611a:	429a      	cmp	r2, r3
 801611c:	d11b      	bne.n	8016156 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 801611e:	69fb      	ldr	r3, [r7, #28]
 8016120:	8ada      	ldrh	r2, [r3, #22]
 8016122:	4b59      	ldr	r3, [pc, #356]	; (8016288 <tcp_input+0x524>)
 8016124:	681b      	ldr	r3, [r3, #0]
 8016126:	885b      	ldrh	r3, [r3, #2]
 8016128:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 801612a:	429a      	cmp	r2, r3
 801612c:	d113      	bne.n	8016156 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 801612e:	69fb      	ldr	r3, [r7, #28]
 8016130:	685a      	ldr	r2, [r3, #4]
 8016132:	4b56      	ldr	r3, [pc, #344]	; (801628c <tcp_input+0x528>)
 8016134:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8016136:	429a      	cmp	r2, r3
 8016138:	d10d      	bne.n	8016156 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801613a:	69fb      	ldr	r3, [r7, #28]
 801613c:	681a      	ldr	r2, [r3, #0]
 801613e:	4b53      	ldr	r3, [pc, #332]	; (801628c <tcp_input+0x528>)
 8016140:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8016142:	429a      	cmp	r2, r3
 8016144:	d107      	bne.n	8016156 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8016146:	69f8      	ldr	r0, [r7, #28]
 8016148:	f000 fb52 	bl	80167f0 <tcp_timewait_input>
        }
        pbuf_free(p);
 801614c:	6878      	ldr	r0, [r7, #4]
 801614e:	f7fd fd23 	bl	8013b98 <pbuf_free>
        return;
 8016152:	e1ee      	b.n	8016532 <tcp_input+0x7ce>
        continue;
 8016154:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016156:	69fb      	ldr	r3, [r7, #28]
 8016158:	68db      	ldr	r3, [r3, #12]
 801615a:	61fb      	str	r3, [r7, #28]
 801615c:	69fb      	ldr	r3, [r7, #28]
 801615e:	2b00      	cmp	r3, #0
 8016160:	d1bc      	bne.n	80160dc <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8016162:	2300      	movs	r3, #0
 8016164:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016166:	4b51      	ldr	r3, [pc, #324]	; (80162ac <tcp_input+0x548>)
 8016168:	681b      	ldr	r3, [r3, #0]
 801616a:	617b      	str	r3, [r7, #20]
 801616c:	e02a      	b.n	80161c4 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801616e:	697b      	ldr	r3, [r7, #20]
 8016170:	7a1b      	ldrb	r3, [r3, #8]
 8016172:	2b00      	cmp	r3, #0
 8016174:	d00c      	beq.n	8016190 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8016176:	697b      	ldr	r3, [r7, #20]
 8016178:	7a1a      	ldrb	r2, [r3, #8]
 801617a:	4b44      	ldr	r3, [pc, #272]	; (801628c <tcp_input+0x528>)
 801617c:	685b      	ldr	r3, [r3, #4]
 801617e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8016182:	3301      	adds	r3, #1
 8016184:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8016186:	429a      	cmp	r2, r3
 8016188:	d002      	beq.n	8016190 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 801618a:	697b      	ldr	r3, [r7, #20]
 801618c:	61bb      	str	r3, [r7, #24]
        continue;
 801618e:	e016      	b.n	80161be <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8016190:	697b      	ldr	r3, [r7, #20]
 8016192:	8ada      	ldrh	r2, [r3, #22]
 8016194:	4b3c      	ldr	r3, [pc, #240]	; (8016288 <tcp_input+0x524>)
 8016196:	681b      	ldr	r3, [r3, #0]
 8016198:	885b      	ldrh	r3, [r3, #2]
 801619a:	b29b      	uxth	r3, r3
 801619c:	429a      	cmp	r2, r3
 801619e:	d10c      	bne.n	80161ba <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 80161a0:	697b      	ldr	r3, [r7, #20]
 80161a2:	681a      	ldr	r2, [r3, #0]
 80161a4:	4b39      	ldr	r3, [pc, #228]	; (801628c <tcp_input+0x528>)
 80161a6:	695b      	ldr	r3, [r3, #20]
 80161a8:	429a      	cmp	r2, r3
 80161aa:	d00f      	beq.n	80161cc <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 80161ac:	697b      	ldr	r3, [r7, #20]
 80161ae:	2b00      	cmp	r3, #0
 80161b0:	d00d      	beq.n	80161ce <tcp_input+0x46a>
 80161b2:	697b      	ldr	r3, [r7, #20]
 80161b4:	681b      	ldr	r3, [r3, #0]
 80161b6:	2b00      	cmp	r3, #0
 80161b8:	d009      	beq.n	80161ce <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 80161ba:	697b      	ldr	r3, [r7, #20]
 80161bc:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80161be:	697b      	ldr	r3, [r7, #20]
 80161c0:	68db      	ldr	r3, [r3, #12]
 80161c2:	617b      	str	r3, [r7, #20]
 80161c4:	697b      	ldr	r3, [r7, #20]
 80161c6:	2b00      	cmp	r3, #0
 80161c8:	d1d1      	bne.n	801616e <tcp_input+0x40a>
 80161ca:	e000      	b.n	80161ce <tcp_input+0x46a>
            break;
 80161cc:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 80161ce:	697b      	ldr	r3, [r7, #20]
 80161d0:	2b00      	cmp	r3, #0
 80161d2:	d014      	beq.n	80161fe <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 80161d4:	69bb      	ldr	r3, [r7, #24]
 80161d6:	2b00      	cmp	r3, #0
 80161d8:	d00a      	beq.n	80161f0 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 80161da:	697b      	ldr	r3, [r7, #20]
 80161dc:	68da      	ldr	r2, [r3, #12]
 80161de:	69bb      	ldr	r3, [r7, #24]
 80161e0:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 80161e2:	4b32      	ldr	r3, [pc, #200]	; (80162ac <tcp_input+0x548>)
 80161e4:	681a      	ldr	r2, [r3, #0]
 80161e6:	697b      	ldr	r3, [r7, #20]
 80161e8:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 80161ea:	4a30      	ldr	r2, [pc, #192]	; (80162ac <tcp_input+0x548>)
 80161ec:	697b      	ldr	r3, [r7, #20]
 80161ee:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 80161f0:	6978      	ldr	r0, [r7, #20]
 80161f2:	f000 f9ff 	bl	80165f4 <tcp_listen_input>
      }
      pbuf_free(p);
 80161f6:	6878      	ldr	r0, [r7, #4]
 80161f8:	f7fd fcce 	bl	8013b98 <pbuf_free>
      return;
 80161fc:	e199      	b.n	8016532 <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80161fe:	69fb      	ldr	r3, [r7, #28]
 8016200:	2b00      	cmp	r3, #0
 8016202:	f000 8160 	beq.w	80164c6 <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8016206:	4b2a      	ldr	r3, [pc, #168]	; (80162b0 <tcp_input+0x54c>)
 8016208:	2200      	movs	r2, #0
 801620a:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 801620c:	687b      	ldr	r3, [r7, #4]
 801620e:	891a      	ldrh	r2, [r3, #8]
 8016210:	4b27      	ldr	r3, [pc, #156]	; (80162b0 <tcp_input+0x54c>)
 8016212:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8016214:	4a26      	ldr	r2, [pc, #152]	; (80162b0 <tcp_input+0x54c>)
 8016216:	687b      	ldr	r3, [r7, #4]
 8016218:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 801621a:	4b1b      	ldr	r3, [pc, #108]	; (8016288 <tcp_input+0x524>)
 801621c:	681b      	ldr	r3, [r3, #0]
 801621e:	4a24      	ldr	r2, [pc, #144]	; (80162b0 <tcp_input+0x54c>)
 8016220:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8016222:	4b24      	ldr	r3, [pc, #144]	; (80162b4 <tcp_input+0x550>)
 8016224:	2200      	movs	r2, #0
 8016226:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8016228:	4b23      	ldr	r3, [pc, #140]	; (80162b8 <tcp_input+0x554>)
 801622a:	2200      	movs	r2, #0
 801622c:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 801622e:	4b23      	ldr	r3, [pc, #140]	; (80162bc <tcp_input+0x558>)
 8016230:	2200      	movs	r2, #0
 8016232:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8016234:	4b22      	ldr	r3, [pc, #136]	; (80162c0 <tcp_input+0x55c>)
 8016236:	781b      	ldrb	r3, [r3, #0]
 8016238:	f003 0308 	and.w	r3, r3, #8
 801623c:	2b00      	cmp	r3, #0
 801623e:	d006      	beq.n	801624e <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 8016240:	687b      	ldr	r3, [r7, #4]
 8016242:	7b5b      	ldrb	r3, [r3, #13]
 8016244:	f043 0301 	orr.w	r3, r3, #1
 8016248:	b2da      	uxtb	r2, r3
 801624a:	687b      	ldr	r3, [r7, #4]
 801624c:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 801624e:	69fb      	ldr	r3, [r7, #28]
 8016250:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016252:	2b00      	cmp	r3, #0
 8016254:	d038      	beq.n	80162c8 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8016256:	69f8      	ldr	r0, [r7, #28]
 8016258:	f7ff f84c 	bl	80152f4 <tcp_process_refused_data>
 801625c:	4603      	mov	r3, r0
 801625e:	f113 0f0d 	cmn.w	r3, #13
 8016262:	d007      	beq.n	8016274 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8016264:	69fb      	ldr	r3, [r7, #28]
 8016266:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8016268:	2b00      	cmp	r3, #0
 801626a:	d02d      	beq.n	80162c8 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801626c:	4b15      	ldr	r3, [pc, #84]	; (80162c4 <tcp_input+0x560>)
 801626e:	881b      	ldrh	r3, [r3, #0]
 8016270:	2b00      	cmp	r3, #0
 8016272:	d029      	beq.n	80162c8 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8016274:	69fb      	ldr	r3, [r7, #28]
 8016276:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8016278:	2b00      	cmp	r3, #0
 801627a:	f040 8104 	bne.w	8016486 <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 801627e:	69f8      	ldr	r0, [r7, #28]
 8016280:	f003 fe28 	bl	8019ed4 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8016284:	e0ff      	b.n	8016486 <tcp_input+0x722>
 8016286:	bf00      	nop
 8016288:	20004534 	.word	0x20004534
 801628c:	20007ca8 	.word	0x20007ca8
 8016290:	0801f4f8 	.word	0x0801f4f8
 8016294:	0801f624 	.word	0x0801f624
 8016298:	0801f544 	.word	0x0801f544
 801629c:	2000b3bc 	.word	0x2000b3bc
 80162a0:	0801f650 	.word	0x0801f650
 80162a4:	2000b3cc 	.word	0x2000b3cc
 80162a8:	0801f67c 	.word	0x0801f67c
 80162ac:	2000b3c4 	.word	0x2000b3c4
 80162b0:	20004524 	.word	0x20004524
 80162b4:	20004554 	.word	0x20004554
 80162b8:	20004551 	.word	0x20004551
 80162bc:	2000454c 	.word	0x2000454c
 80162c0:	20004550 	.word	0x20004550
 80162c4:	2000454e 	.word	0x2000454e
      }
    }
    tcp_input_pcb = pcb;
 80162c8:	4a9b      	ldr	r2, [pc, #620]	; (8016538 <tcp_input+0x7d4>)
 80162ca:	69fb      	ldr	r3, [r7, #28]
 80162cc:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 80162ce:	69f8      	ldr	r0, [r7, #28]
 80162d0:	f000 fb0a 	bl	80168e8 <tcp_process>
 80162d4:	4603      	mov	r3, r0
 80162d6:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 80162d8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80162dc:	f113 0f0d 	cmn.w	r3, #13
 80162e0:	f000 80d3 	beq.w	801648a <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 80162e4:	4b95      	ldr	r3, [pc, #596]	; (801653c <tcp_input+0x7d8>)
 80162e6:	781b      	ldrb	r3, [r3, #0]
 80162e8:	f003 0308 	and.w	r3, r3, #8
 80162ec:	2b00      	cmp	r3, #0
 80162ee:	d015      	beq.n	801631c <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80162f0:	69fb      	ldr	r3, [r7, #28]
 80162f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	d008      	beq.n	801630c <tcp_input+0x5a8>
 80162fa:	69fb      	ldr	r3, [r7, #28]
 80162fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016300:	69fa      	ldr	r2, [r7, #28]
 8016302:	6912      	ldr	r2, [r2, #16]
 8016304:	f06f 010d 	mvn.w	r1, #13
 8016308:	4610      	mov	r0, r2
 801630a:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 801630c:	69f9      	ldr	r1, [r7, #28]
 801630e:	488c      	ldr	r0, [pc, #560]	; (8016540 <tcp_input+0x7dc>)
 8016310:	f7ff fbb0 	bl	8015a74 <tcp_pcb_remove>
        tcp_free(pcb);
 8016314:	69f8      	ldr	r0, [r7, #28]
 8016316:	f7fd fefb 	bl	8014110 <tcp_free>
 801631a:	e0c1      	b.n	80164a0 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 801631c:	2300      	movs	r3, #0
 801631e:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8016320:	4b88      	ldr	r3, [pc, #544]	; (8016544 <tcp_input+0x7e0>)
 8016322:	881b      	ldrh	r3, [r3, #0]
 8016324:	2b00      	cmp	r3, #0
 8016326:	d01d      	beq.n	8016364 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8016328:	4b86      	ldr	r3, [pc, #536]	; (8016544 <tcp_input+0x7e0>)
 801632a:	881b      	ldrh	r3, [r3, #0]
 801632c:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 801632e:	69fb      	ldr	r3, [r7, #28]
 8016330:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8016334:	2b00      	cmp	r3, #0
 8016336:	d00a      	beq.n	801634e <tcp_input+0x5ea>
 8016338:	69fb      	ldr	r3, [r7, #28]
 801633a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801633e:	69fa      	ldr	r2, [r7, #28]
 8016340:	6910      	ldr	r0, [r2, #16]
 8016342:	89fa      	ldrh	r2, [r7, #14]
 8016344:	69f9      	ldr	r1, [r7, #28]
 8016346:	4798      	blx	r3
 8016348:	4603      	mov	r3, r0
 801634a:	74fb      	strb	r3, [r7, #19]
 801634c:	e001      	b.n	8016352 <tcp_input+0x5ee>
 801634e:	2300      	movs	r3, #0
 8016350:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016352:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016356:	f113 0f0d 	cmn.w	r3, #13
 801635a:	f000 8098 	beq.w	801648e <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 801635e:	4b79      	ldr	r3, [pc, #484]	; (8016544 <tcp_input+0x7e0>)
 8016360:	2200      	movs	r2, #0
 8016362:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8016364:	69f8      	ldr	r0, [r7, #28]
 8016366:	f000 f905 	bl	8016574 <tcp_input_delayed_close>
 801636a:	4603      	mov	r3, r0
 801636c:	2b00      	cmp	r3, #0
 801636e:	f040 8090 	bne.w	8016492 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8016372:	4b75      	ldr	r3, [pc, #468]	; (8016548 <tcp_input+0x7e4>)
 8016374:	681b      	ldr	r3, [r3, #0]
 8016376:	2b00      	cmp	r3, #0
 8016378:	d041      	beq.n	80163fe <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801637a:	69fb      	ldr	r3, [r7, #28]
 801637c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801637e:	2b00      	cmp	r3, #0
 8016380:	d006      	beq.n	8016390 <tcp_input+0x62c>
 8016382:	4b72      	ldr	r3, [pc, #456]	; (801654c <tcp_input+0x7e8>)
 8016384:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8016388:	4971      	ldr	r1, [pc, #452]	; (8016550 <tcp_input+0x7ec>)
 801638a:	4872      	ldr	r0, [pc, #456]	; (8016554 <tcp_input+0x7f0>)
 801638c:	f006 fe5a 	bl	801d044 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8016390:	69fb      	ldr	r3, [r7, #28]
 8016392:	8b5b      	ldrh	r3, [r3, #26]
 8016394:	f003 0310 	and.w	r3, r3, #16
 8016398:	2b00      	cmp	r3, #0
 801639a:	d008      	beq.n	80163ae <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 801639c:	4b6a      	ldr	r3, [pc, #424]	; (8016548 <tcp_input+0x7e4>)
 801639e:	681b      	ldr	r3, [r3, #0]
 80163a0:	4618      	mov	r0, r3
 80163a2:	f7fd fbf9 	bl	8013b98 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 80163a6:	69f8      	ldr	r0, [r7, #28]
 80163a8:	f7fe f992 	bl	80146d0 <tcp_abort>
            goto aborted;
 80163ac:	e078      	b.n	80164a0 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 80163ae:	69fb      	ldr	r3, [r7, #28]
 80163b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80163b4:	2b00      	cmp	r3, #0
 80163b6:	d00c      	beq.n	80163d2 <tcp_input+0x66e>
 80163b8:	69fb      	ldr	r3, [r7, #28]
 80163ba:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80163be:	69fb      	ldr	r3, [r7, #28]
 80163c0:	6918      	ldr	r0, [r3, #16]
 80163c2:	4b61      	ldr	r3, [pc, #388]	; (8016548 <tcp_input+0x7e4>)
 80163c4:	681a      	ldr	r2, [r3, #0]
 80163c6:	2300      	movs	r3, #0
 80163c8:	69f9      	ldr	r1, [r7, #28]
 80163ca:	47a0      	blx	r4
 80163cc:	4603      	mov	r3, r0
 80163ce:	74fb      	strb	r3, [r7, #19]
 80163d0:	e008      	b.n	80163e4 <tcp_input+0x680>
 80163d2:	4b5d      	ldr	r3, [pc, #372]	; (8016548 <tcp_input+0x7e4>)
 80163d4:	681a      	ldr	r2, [r3, #0]
 80163d6:	2300      	movs	r3, #0
 80163d8:	69f9      	ldr	r1, [r7, #28]
 80163da:	2000      	movs	r0, #0
 80163dc:	f7ff f87c 	bl	80154d8 <tcp_recv_null>
 80163e0:	4603      	mov	r3, r0
 80163e2:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 80163e4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80163e8:	f113 0f0d 	cmn.w	r3, #13
 80163ec:	d053      	beq.n	8016496 <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 80163ee:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80163f2:	2b00      	cmp	r3, #0
 80163f4:	d003      	beq.n	80163fe <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80163f6:	4b54      	ldr	r3, [pc, #336]	; (8016548 <tcp_input+0x7e4>)
 80163f8:	681a      	ldr	r2, [r3, #0]
 80163fa:	69fb      	ldr	r3, [r7, #28]
 80163fc:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80163fe:	4b4f      	ldr	r3, [pc, #316]	; (801653c <tcp_input+0x7d8>)
 8016400:	781b      	ldrb	r3, [r3, #0]
 8016402:	f003 0320 	and.w	r3, r3, #32
 8016406:	2b00      	cmp	r3, #0
 8016408:	d030      	beq.n	801646c <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 801640a:	69fb      	ldr	r3, [r7, #28]
 801640c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801640e:	2b00      	cmp	r3, #0
 8016410:	d009      	beq.n	8016426 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8016412:	69fb      	ldr	r3, [r7, #28]
 8016414:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016416:	7b5a      	ldrb	r2, [r3, #13]
 8016418:	69fb      	ldr	r3, [r7, #28]
 801641a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801641c:	f042 0220 	orr.w	r2, r2, #32
 8016420:	b2d2      	uxtb	r2, r2
 8016422:	735a      	strb	r2, [r3, #13]
 8016424:	e022      	b.n	801646c <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8016426:	69fb      	ldr	r3, [r7, #28]
 8016428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801642a:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801642e:	d005      	beq.n	801643c <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 8016430:	69fb      	ldr	r3, [r7, #28]
 8016432:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016434:	3301      	adds	r3, #1
 8016436:	b29a      	uxth	r2, r3
 8016438:	69fb      	ldr	r3, [r7, #28]
 801643a:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 801643c:	69fb      	ldr	r3, [r7, #28]
 801643e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8016442:	2b00      	cmp	r3, #0
 8016444:	d00b      	beq.n	801645e <tcp_input+0x6fa>
 8016446:	69fb      	ldr	r3, [r7, #28]
 8016448:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801644c:	69fb      	ldr	r3, [r7, #28]
 801644e:	6918      	ldr	r0, [r3, #16]
 8016450:	2300      	movs	r3, #0
 8016452:	2200      	movs	r2, #0
 8016454:	69f9      	ldr	r1, [r7, #28]
 8016456:	47a0      	blx	r4
 8016458:	4603      	mov	r3, r0
 801645a:	74fb      	strb	r3, [r7, #19]
 801645c:	e001      	b.n	8016462 <tcp_input+0x6fe>
 801645e:	2300      	movs	r3, #0
 8016460:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8016462:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016466:	f113 0f0d 	cmn.w	r3, #13
 801646a:	d016      	beq.n	801649a <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 801646c:	4b32      	ldr	r3, [pc, #200]	; (8016538 <tcp_input+0x7d4>)
 801646e:	2200      	movs	r2, #0
 8016470:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8016472:	69f8      	ldr	r0, [r7, #28]
 8016474:	f000 f87e 	bl	8016574 <tcp_input_delayed_close>
 8016478:	4603      	mov	r3, r0
 801647a:	2b00      	cmp	r3, #0
 801647c:	d10f      	bne.n	801649e <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801647e:	69f8      	ldr	r0, [r7, #28]
 8016480:	f002 ff10 	bl	80192a4 <tcp_output>
 8016484:	e00c      	b.n	80164a0 <tcp_input+0x73c>
        goto aborted;
 8016486:	bf00      	nop
 8016488:	e00a      	b.n	80164a0 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801648a:	bf00      	nop
 801648c:	e008      	b.n	80164a0 <tcp_input+0x73c>
              goto aborted;
 801648e:	bf00      	nop
 8016490:	e006      	b.n	80164a0 <tcp_input+0x73c>
          goto aborted;
 8016492:	bf00      	nop
 8016494:	e004      	b.n	80164a0 <tcp_input+0x73c>
            goto aborted;
 8016496:	bf00      	nop
 8016498:	e002      	b.n	80164a0 <tcp_input+0x73c>
              goto aborted;
 801649a:	bf00      	nop
 801649c:	e000      	b.n	80164a0 <tcp_input+0x73c>
          goto aborted;
 801649e:	bf00      	nop
    tcp_input_pcb = NULL;
 80164a0:	4b25      	ldr	r3, [pc, #148]	; (8016538 <tcp_input+0x7d4>)
 80164a2:	2200      	movs	r2, #0
 80164a4:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 80164a6:	4b28      	ldr	r3, [pc, #160]	; (8016548 <tcp_input+0x7e4>)
 80164a8:	2200      	movs	r2, #0
 80164aa:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 80164ac:	4b2a      	ldr	r3, [pc, #168]	; (8016558 <tcp_input+0x7f4>)
 80164ae:	685b      	ldr	r3, [r3, #4]
 80164b0:	2b00      	cmp	r3, #0
 80164b2:	d03d      	beq.n	8016530 <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 80164b4:	4b28      	ldr	r3, [pc, #160]	; (8016558 <tcp_input+0x7f4>)
 80164b6:	685b      	ldr	r3, [r3, #4]
 80164b8:	4618      	mov	r0, r3
 80164ba:	f7fd fb6d 	bl	8013b98 <pbuf_free>
      inseg.p = NULL;
 80164be:	4b26      	ldr	r3, [pc, #152]	; (8016558 <tcp_input+0x7f4>)
 80164c0:	2200      	movs	r2, #0
 80164c2:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 80164c4:	e034      	b.n	8016530 <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 80164c6:	4b25      	ldr	r3, [pc, #148]	; (801655c <tcp_input+0x7f8>)
 80164c8:	681b      	ldr	r3, [r3, #0]
 80164ca:	899b      	ldrh	r3, [r3, #12]
 80164cc:	b29b      	uxth	r3, r3
 80164ce:	4618      	mov	r0, r3
 80164d0:	f7fb ff84 	bl	80123dc <lwip_htons>
 80164d4:	4603      	mov	r3, r0
 80164d6:	b2db      	uxtb	r3, r3
 80164d8:	f003 0304 	and.w	r3, r3, #4
 80164dc:	2b00      	cmp	r3, #0
 80164de:	d118      	bne.n	8016512 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80164e0:	4b1f      	ldr	r3, [pc, #124]	; (8016560 <tcp_input+0x7fc>)
 80164e2:	6819      	ldr	r1, [r3, #0]
 80164e4:	4b1f      	ldr	r3, [pc, #124]	; (8016564 <tcp_input+0x800>)
 80164e6:	881b      	ldrh	r3, [r3, #0]
 80164e8:	461a      	mov	r2, r3
 80164ea:	4b1f      	ldr	r3, [pc, #124]	; (8016568 <tcp_input+0x804>)
 80164ec:	681b      	ldr	r3, [r3, #0]
 80164ee:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80164f0:	4b1a      	ldr	r3, [pc, #104]	; (801655c <tcp_input+0x7f8>)
 80164f2:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80164f4:	885b      	ldrh	r3, [r3, #2]
 80164f6:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80164f8:	4a18      	ldr	r2, [pc, #96]	; (801655c <tcp_input+0x7f8>)
 80164fa:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80164fc:	8812      	ldrh	r2, [r2, #0]
 80164fe:	b292      	uxth	r2, r2
 8016500:	9202      	str	r2, [sp, #8]
 8016502:	9301      	str	r3, [sp, #4]
 8016504:	4b19      	ldr	r3, [pc, #100]	; (801656c <tcp_input+0x808>)
 8016506:	9300      	str	r3, [sp, #0]
 8016508:	4b19      	ldr	r3, [pc, #100]	; (8016570 <tcp_input+0x80c>)
 801650a:	4602      	mov	r2, r0
 801650c:	2000      	movs	r0, #0
 801650e:	f003 fc8f 	bl	8019e30 <tcp_rst>
    pbuf_free(p);
 8016512:	6878      	ldr	r0, [r7, #4]
 8016514:	f7fd fb40 	bl	8013b98 <pbuf_free>
  return;
 8016518:	e00a      	b.n	8016530 <tcp_input+0x7cc>
    goto dropped;
 801651a:	bf00      	nop
 801651c:	e004      	b.n	8016528 <tcp_input+0x7c4>
dropped:
 801651e:	bf00      	nop
 8016520:	e002      	b.n	8016528 <tcp_input+0x7c4>
      goto dropped;
 8016522:	bf00      	nop
 8016524:	e000      	b.n	8016528 <tcp_input+0x7c4>
      goto dropped;
 8016526:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8016528:	6878      	ldr	r0, [r7, #4]
 801652a:	f7fd fb35 	bl	8013b98 <pbuf_free>
 801652e:	e000      	b.n	8016532 <tcp_input+0x7ce>
  return;
 8016530:	bf00      	nop
}
 8016532:	3724      	adds	r7, #36	; 0x24
 8016534:	46bd      	mov	sp, r7
 8016536:	bd90      	pop	{r4, r7, pc}
 8016538:	2000b3d0 	.word	0x2000b3d0
 801653c:	20004551 	.word	0x20004551
 8016540:	2000b3bc 	.word	0x2000b3bc
 8016544:	2000454c 	.word	0x2000454c
 8016548:	20004554 	.word	0x20004554
 801654c:	0801f4f8 	.word	0x0801f4f8
 8016550:	0801f6ac 	.word	0x0801f6ac
 8016554:	0801f544 	.word	0x0801f544
 8016558:	20004524 	.word	0x20004524
 801655c:	20004534 	.word	0x20004534
 8016560:	20004548 	.word	0x20004548
 8016564:	2000454e 	.word	0x2000454e
 8016568:	20004544 	.word	0x20004544
 801656c:	20007cb8 	.word	0x20007cb8
 8016570:	20007cbc 	.word	0x20007cbc

08016574 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8016574:	b580      	push	{r7, lr}
 8016576:	b082      	sub	sp, #8
 8016578:	af00      	add	r7, sp, #0
 801657a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801657c:	687b      	ldr	r3, [r7, #4]
 801657e:	2b00      	cmp	r3, #0
 8016580:	d106      	bne.n	8016590 <tcp_input_delayed_close+0x1c>
 8016582:	4b17      	ldr	r3, [pc, #92]	; (80165e0 <tcp_input_delayed_close+0x6c>)
 8016584:	f240 225a 	movw	r2, #602	; 0x25a
 8016588:	4916      	ldr	r1, [pc, #88]	; (80165e4 <tcp_input_delayed_close+0x70>)
 801658a:	4817      	ldr	r0, [pc, #92]	; (80165e8 <tcp_input_delayed_close+0x74>)
 801658c:	f006 fd5a 	bl	801d044 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8016590:	4b16      	ldr	r3, [pc, #88]	; (80165ec <tcp_input_delayed_close+0x78>)
 8016592:	781b      	ldrb	r3, [r3, #0]
 8016594:	f003 0310 	and.w	r3, r3, #16
 8016598:	2b00      	cmp	r3, #0
 801659a:	d01c      	beq.n	80165d6 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 801659c:	687b      	ldr	r3, [r7, #4]
 801659e:	8b5b      	ldrh	r3, [r3, #26]
 80165a0:	f003 0310 	and.w	r3, r3, #16
 80165a4:	2b00      	cmp	r3, #0
 80165a6:	d10d      	bne.n	80165c4 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 80165a8:	687b      	ldr	r3, [r7, #4]
 80165aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80165ae:	2b00      	cmp	r3, #0
 80165b0:	d008      	beq.n	80165c4 <tcp_input_delayed_close+0x50>
 80165b2:	687b      	ldr	r3, [r7, #4]
 80165b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80165b8:	687a      	ldr	r2, [r7, #4]
 80165ba:	6912      	ldr	r2, [r2, #16]
 80165bc:	f06f 010e 	mvn.w	r1, #14
 80165c0:	4610      	mov	r0, r2
 80165c2:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80165c4:	6879      	ldr	r1, [r7, #4]
 80165c6:	480a      	ldr	r0, [pc, #40]	; (80165f0 <tcp_input_delayed_close+0x7c>)
 80165c8:	f7ff fa54 	bl	8015a74 <tcp_pcb_remove>
    tcp_free(pcb);
 80165cc:	6878      	ldr	r0, [r7, #4]
 80165ce:	f7fd fd9f 	bl	8014110 <tcp_free>
    return 1;
 80165d2:	2301      	movs	r3, #1
 80165d4:	e000      	b.n	80165d8 <tcp_input_delayed_close+0x64>
  }
  return 0;
 80165d6:	2300      	movs	r3, #0
}
 80165d8:	4618      	mov	r0, r3
 80165da:	3708      	adds	r7, #8
 80165dc:	46bd      	mov	sp, r7
 80165de:	bd80      	pop	{r7, pc}
 80165e0:	0801f4f8 	.word	0x0801f4f8
 80165e4:	0801f6c8 	.word	0x0801f6c8
 80165e8:	0801f544 	.word	0x0801f544
 80165ec:	20004551 	.word	0x20004551
 80165f0:	2000b3bc 	.word	0x2000b3bc

080165f4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80165f4:	b590      	push	{r4, r7, lr}
 80165f6:	b08b      	sub	sp, #44	; 0x2c
 80165f8:	af04      	add	r7, sp, #16
 80165fa:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80165fc:	4b6f      	ldr	r3, [pc, #444]	; (80167bc <tcp_listen_input+0x1c8>)
 80165fe:	781b      	ldrb	r3, [r3, #0]
 8016600:	f003 0304 	and.w	r3, r3, #4
 8016604:	2b00      	cmp	r3, #0
 8016606:	f040 80d3 	bne.w	80167b0 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 801660a:	687b      	ldr	r3, [r7, #4]
 801660c:	2b00      	cmp	r3, #0
 801660e:	d106      	bne.n	801661e <tcp_listen_input+0x2a>
 8016610:	4b6b      	ldr	r3, [pc, #428]	; (80167c0 <tcp_listen_input+0x1cc>)
 8016612:	f240 2281 	movw	r2, #641	; 0x281
 8016616:	496b      	ldr	r1, [pc, #428]	; (80167c4 <tcp_listen_input+0x1d0>)
 8016618:	486b      	ldr	r0, [pc, #428]	; (80167c8 <tcp_listen_input+0x1d4>)
 801661a:	f006 fd13 	bl	801d044 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 801661e:	4b67      	ldr	r3, [pc, #412]	; (80167bc <tcp_listen_input+0x1c8>)
 8016620:	781b      	ldrb	r3, [r3, #0]
 8016622:	f003 0310 	and.w	r3, r3, #16
 8016626:	2b00      	cmp	r3, #0
 8016628:	d019      	beq.n	801665e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801662a:	4b68      	ldr	r3, [pc, #416]	; (80167cc <tcp_listen_input+0x1d8>)
 801662c:	6819      	ldr	r1, [r3, #0]
 801662e:	4b68      	ldr	r3, [pc, #416]	; (80167d0 <tcp_listen_input+0x1dc>)
 8016630:	881b      	ldrh	r3, [r3, #0]
 8016632:	461a      	mov	r2, r3
 8016634:	4b67      	ldr	r3, [pc, #412]	; (80167d4 <tcp_listen_input+0x1e0>)
 8016636:	681b      	ldr	r3, [r3, #0]
 8016638:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801663a:	4b67      	ldr	r3, [pc, #412]	; (80167d8 <tcp_listen_input+0x1e4>)
 801663c:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801663e:	885b      	ldrh	r3, [r3, #2]
 8016640:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016642:	4a65      	ldr	r2, [pc, #404]	; (80167d8 <tcp_listen_input+0x1e4>)
 8016644:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016646:	8812      	ldrh	r2, [r2, #0]
 8016648:	b292      	uxth	r2, r2
 801664a:	9202      	str	r2, [sp, #8]
 801664c:	9301      	str	r3, [sp, #4]
 801664e:	4b63      	ldr	r3, [pc, #396]	; (80167dc <tcp_listen_input+0x1e8>)
 8016650:	9300      	str	r3, [sp, #0]
 8016652:	4b63      	ldr	r3, [pc, #396]	; (80167e0 <tcp_listen_input+0x1ec>)
 8016654:	4602      	mov	r2, r0
 8016656:	6878      	ldr	r0, [r7, #4]
 8016658:	f003 fbea 	bl	8019e30 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 801665c:	e0aa      	b.n	80167b4 <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 801665e:	4b57      	ldr	r3, [pc, #348]	; (80167bc <tcp_listen_input+0x1c8>)
 8016660:	781b      	ldrb	r3, [r3, #0]
 8016662:	f003 0302 	and.w	r3, r3, #2
 8016666:	2b00      	cmp	r3, #0
 8016668:	f000 80a4 	beq.w	80167b4 <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 801666c:	687b      	ldr	r3, [r7, #4]
 801666e:	7d5b      	ldrb	r3, [r3, #21]
 8016670:	4618      	mov	r0, r3
 8016672:	f7ff f855 	bl	8015720 <tcp_alloc>
 8016676:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8016678:	697b      	ldr	r3, [r7, #20]
 801667a:	2b00      	cmp	r3, #0
 801667c:	d111      	bne.n	80166a2 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801667e:	687b      	ldr	r3, [r7, #4]
 8016680:	699b      	ldr	r3, [r3, #24]
 8016682:	2b00      	cmp	r3, #0
 8016684:	d00a      	beq.n	801669c <tcp_listen_input+0xa8>
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	699b      	ldr	r3, [r3, #24]
 801668a:	687a      	ldr	r2, [r7, #4]
 801668c:	6910      	ldr	r0, [r2, #16]
 801668e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016692:	2100      	movs	r1, #0
 8016694:	4798      	blx	r3
 8016696:	4603      	mov	r3, r0
 8016698:	73bb      	strb	r3, [r7, #14]
      return;
 801669a:	e08c      	b.n	80167b6 <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801669c:	23f0      	movs	r3, #240	; 0xf0
 801669e:	73bb      	strb	r3, [r7, #14]
      return;
 80166a0:	e089      	b.n	80167b6 <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 80166a2:	4b50      	ldr	r3, [pc, #320]	; (80167e4 <tcp_listen_input+0x1f0>)
 80166a4:	695a      	ldr	r2, [r3, #20]
 80166a6:	697b      	ldr	r3, [r7, #20]
 80166a8:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 80166aa:	4b4e      	ldr	r3, [pc, #312]	; (80167e4 <tcp_listen_input+0x1f0>)
 80166ac:	691a      	ldr	r2, [r3, #16]
 80166ae:	697b      	ldr	r3, [r7, #20]
 80166b0:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 80166b2:	687b      	ldr	r3, [r7, #4]
 80166b4:	8ada      	ldrh	r2, [r3, #22]
 80166b6:	697b      	ldr	r3, [r7, #20]
 80166b8:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 80166ba:	4b47      	ldr	r3, [pc, #284]	; (80167d8 <tcp_listen_input+0x1e4>)
 80166bc:	681b      	ldr	r3, [r3, #0]
 80166be:	881b      	ldrh	r3, [r3, #0]
 80166c0:	b29a      	uxth	r2, r3
 80166c2:	697b      	ldr	r3, [r7, #20]
 80166c4:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 80166c6:	697b      	ldr	r3, [r7, #20]
 80166c8:	2203      	movs	r2, #3
 80166ca:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 80166cc:	4b41      	ldr	r3, [pc, #260]	; (80167d4 <tcp_listen_input+0x1e0>)
 80166ce:	681b      	ldr	r3, [r3, #0]
 80166d0:	1c5a      	adds	r2, r3, #1
 80166d2:	697b      	ldr	r3, [r7, #20]
 80166d4:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 80166d6:	697b      	ldr	r3, [r7, #20]
 80166d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80166da:	697b      	ldr	r3, [r7, #20]
 80166dc:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 80166de:	6978      	ldr	r0, [r7, #20]
 80166e0:	f7ff fa5c 	bl	8015b9c <tcp_next_iss>
 80166e4:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 80166e6:	697b      	ldr	r3, [r7, #20]
 80166e8:	693a      	ldr	r2, [r7, #16]
 80166ea:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 80166ec:	697b      	ldr	r3, [r7, #20]
 80166ee:	693a      	ldr	r2, [r7, #16]
 80166f0:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 80166f2:	697b      	ldr	r3, [r7, #20]
 80166f4:	693a      	ldr	r2, [r7, #16]
 80166f6:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 80166f8:	697b      	ldr	r3, [r7, #20]
 80166fa:	693a      	ldr	r2, [r7, #16]
 80166fc:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80166fe:	4b35      	ldr	r3, [pc, #212]	; (80167d4 <tcp_listen_input+0x1e0>)
 8016700:	681b      	ldr	r3, [r3, #0]
 8016702:	1e5a      	subs	r2, r3, #1
 8016704:	697b      	ldr	r3, [r7, #20]
 8016706:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 8016708:	687b      	ldr	r3, [r7, #4]
 801670a:	691a      	ldr	r2, [r3, #16]
 801670c:	697b      	ldr	r3, [r7, #20]
 801670e:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 8016710:	697b      	ldr	r3, [r7, #20]
 8016712:	687a      	ldr	r2, [r7, #4]
 8016714:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 8016716:	687b      	ldr	r3, [r7, #4]
 8016718:	7a5b      	ldrb	r3, [r3, #9]
 801671a:	f003 030c 	and.w	r3, r3, #12
 801671e:	b2da      	uxtb	r2, r3
 8016720:	697b      	ldr	r3, [r7, #20]
 8016722:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 8016724:	687b      	ldr	r3, [r7, #4]
 8016726:	7a1a      	ldrb	r2, [r3, #8]
 8016728:	697b      	ldr	r3, [r7, #20]
 801672a:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 801672c:	4b2e      	ldr	r3, [pc, #184]	; (80167e8 <tcp_listen_input+0x1f4>)
 801672e:	681a      	ldr	r2, [r3, #0]
 8016730:	697b      	ldr	r3, [r7, #20]
 8016732:	60da      	str	r2, [r3, #12]
 8016734:	4a2c      	ldr	r2, [pc, #176]	; (80167e8 <tcp_listen_input+0x1f4>)
 8016736:	697b      	ldr	r3, [r7, #20]
 8016738:	6013      	str	r3, [r2, #0]
 801673a:	f003 fd3b 	bl	801a1b4 <tcp_timer_needed>
 801673e:	4b2b      	ldr	r3, [pc, #172]	; (80167ec <tcp_listen_input+0x1f8>)
 8016740:	2201      	movs	r2, #1
 8016742:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8016744:	6978      	ldr	r0, [r7, #20]
 8016746:	f001 fd8f 	bl	8018268 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801674a:	4b23      	ldr	r3, [pc, #140]	; (80167d8 <tcp_listen_input+0x1e4>)
 801674c:	681b      	ldr	r3, [r3, #0]
 801674e:	89db      	ldrh	r3, [r3, #14]
 8016750:	b29a      	uxth	r2, r3
 8016752:	697b      	ldr	r3, [r7, #20]
 8016754:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8016758:	697b      	ldr	r3, [r7, #20]
 801675a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801675e:	697b      	ldr	r3, [r7, #20]
 8016760:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8016764:	697b      	ldr	r3, [r7, #20]
 8016766:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8016768:	697b      	ldr	r3, [r7, #20]
 801676a:	3304      	adds	r3, #4
 801676c:	4618      	mov	r0, r3
 801676e:	f005 f92d 	bl	801b9cc <ip4_route>
 8016772:	4601      	mov	r1, r0
 8016774:	697b      	ldr	r3, [r7, #20]
 8016776:	3304      	adds	r3, #4
 8016778:	461a      	mov	r2, r3
 801677a:	4620      	mov	r0, r4
 801677c:	f7ff fa34 	bl	8015be8 <tcp_eff_send_mss_netif>
 8016780:	4603      	mov	r3, r0
 8016782:	461a      	mov	r2, r3
 8016784:	697b      	ldr	r3, [r7, #20]
 8016786:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8016788:	2112      	movs	r1, #18
 801678a:	6978      	ldr	r0, [r7, #20]
 801678c:	f002 fc9c 	bl	80190c8 <tcp_enqueue_flags>
 8016790:	4603      	mov	r3, r0
 8016792:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8016794:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016798:	2b00      	cmp	r3, #0
 801679a:	d004      	beq.n	80167a6 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 801679c:	2100      	movs	r1, #0
 801679e:	6978      	ldr	r0, [r7, #20]
 80167a0:	f7fd fed8 	bl	8014554 <tcp_abandon>
      return;
 80167a4:	e007      	b.n	80167b6 <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 80167a6:	6978      	ldr	r0, [r7, #20]
 80167a8:	f002 fd7c 	bl	80192a4 <tcp_output>
  return;
 80167ac:	bf00      	nop
 80167ae:	e001      	b.n	80167b4 <tcp_listen_input+0x1c0>
    return;
 80167b0:	bf00      	nop
 80167b2:	e000      	b.n	80167b6 <tcp_listen_input+0x1c2>
  return;
 80167b4:	bf00      	nop
}
 80167b6:	371c      	adds	r7, #28
 80167b8:	46bd      	mov	sp, r7
 80167ba:	bd90      	pop	{r4, r7, pc}
 80167bc:	20004550 	.word	0x20004550
 80167c0:	0801f4f8 	.word	0x0801f4f8
 80167c4:	0801f6f0 	.word	0x0801f6f0
 80167c8:	0801f544 	.word	0x0801f544
 80167cc:	20004548 	.word	0x20004548
 80167d0:	2000454e 	.word	0x2000454e
 80167d4:	20004544 	.word	0x20004544
 80167d8:	20004534 	.word	0x20004534
 80167dc:	20007cb8 	.word	0x20007cb8
 80167e0:	20007cbc 	.word	0x20007cbc
 80167e4:	20007ca8 	.word	0x20007ca8
 80167e8:	2000b3bc 	.word	0x2000b3bc
 80167ec:	2000b3b8 	.word	0x2000b3b8

080167f0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80167f0:	b580      	push	{r7, lr}
 80167f2:	b086      	sub	sp, #24
 80167f4:	af04      	add	r7, sp, #16
 80167f6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 80167f8:	4b30      	ldr	r3, [pc, #192]	; (80168bc <tcp_timewait_input+0xcc>)
 80167fa:	781b      	ldrb	r3, [r3, #0]
 80167fc:	f003 0304 	and.w	r3, r3, #4
 8016800:	2b00      	cmp	r3, #0
 8016802:	d154      	bne.n	80168ae <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 8016804:	687b      	ldr	r3, [r7, #4]
 8016806:	2b00      	cmp	r3, #0
 8016808:	d106      	bne.n	8016818 <tcp_timewait_input+0x28>
 801680a:	4b2d      	ldr	r3, [pc, #180]	; (80168c0 <tcp_timewait_input+0xd0>)
 801680c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8016810:	492c      	ldr	r1, [pc, #176]	; (80168c4 <tcp_timewait_input+0xd4>)
 8016812:	482d      	ldr	r0, [pc, #180]	; (80168c8 <tcp_timewait_input+0xd8>)
 8016814:	f006 fc16 	bl	801d044 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 8016818:	4b28      	ldr	r3, [pc, #160]	; (80168bc <tcp_timewait_input+0xcc>)
 801681a:	781b      	ldrb	r3, [r3, #0]
 801681c:	f003 0302 	and.w	r3, r3, #2
 8016820:	2b00      	cmp	r3, #0
 8016822:	d02a      	beq.n	801687a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 8016824:	4b29      	ldr	r3, [pc, #164]	; (80168cc <tcp_timewait_input+0xdc>)
 8016826:	681a      	ldr	r2, [r3, #0]
 8016828:	687b      	ldr	r3, [r7, #4]
 801682a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801682c:	1ad3      	subs	r3, r2, r3
 801682e:	2b00      	cmp	r3, #0
 8016830:	db2d      	blt.n	801688e <tcp_timewait_input+0x9e>
 8016832:	4b26      	ldr	r3, [pc, #152]	; (80168cc <tcp_timewait_input+0xdc>)
 8016834:	681a      	ldr	r2, [r3, #0]
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801683a:	6879      	ldr	r1, [r7, #4]
 801683c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801683e:	440b      	add	r3, r1
 8016840:	1ad3      	subs	r3, r2, r3
 8016842:	2b00      	cmp	r3, #0
 8016844:	dc23      	bgt.n	801688e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016846:	4b22      	ldr	r3, [pc, #136]	; (80168d0 <tcp_timewait_input+0xe0>)
 8016848:	6819      	ldr	r1, [r3, #0]
 801684a:	4b22      	ldr	r3, [pc, #136]	; (80168d4 <tcp_timewait_input+0xe4>)
 801684c:	881b      	ldrh	r3, [r3, #0]
 801684e:	461a      	mov	r2, r3
 8016850:	4b1e      	ldr	r3, [pc, #120]	; (80168cc <tcp_timewait_input+0xdc>)
 8016852:	681b      	ldr	r3, [r3, #0]
 8016854:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016856:	4b20      	ldr	r3, [pc, #128]	; (80168d8 <tcp_timewait_input+0xe8>)
 8016858:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801685a:	885b      	ldrh	r3, [r3, #2]
 801685c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801685e:	4a1e      	ldr	r2, [pc, #120]	; (80168d8 <tcp_timewait_input+0xe8>)
 8016860:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016862:	8812      	ldrh	r2, [r2, #0]
 8016864:	b292      	uxth	r2, r2
 8016866:	9202      	str	r2, [sp, #8]
 8016868:	9301      	str	r3, [sp, #4]
 801686a:	4b1c      	ldr	r3, [pc, #112]	; (80168dc <tcp_timewait_input+0xec>)
 801686c:	9300      	str	r3, [sp, #0]
 801686e:	4b1c      	ldr	r3, [pc, #112]	; (80168e0 <tcp_timewait_input+0xf0>)
 8016870:	4602      	mov	r2, r0
 8016872:	6878      	ldr	r0, [r7, #4]
 8016874:	f003 fadc 	bl	8019e30 <tcp_rst>
      return;
 8016878:	e01c      	b.n	80168b4 <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 801687a:	4b10      	ldr	r3, [pc, #64]	; (80168bc <tcp_timewait_input+0xcc>)
 801687c:	781b      	ldrb	r3, [r3, #0]
 801687e:	f003 0301 	and.w	r3, r3, #1
 8016882:	2b00      	cmp	r3, #0
 8016884:	d003      	beq.n	801688e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8016886:	4b17      	ldr	r3, [pc, #92]	; (80168e4 <tcp_timewait_input+0xf4>)
 8016888:	681a      	ldr	r2, [r3, #0]
 801688a:	687b      	ldr	r3, [r7, #4]
 801688c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801688e:	4b11      	ldr	r3, [pc, #68]	; (80168d4 <tcp_timewait_input+0xe4>)
 8016890:	881b      	ldrh	r3, [r3, #0]
 8016892:	2b00      	cmp	r3, #0
 8016894:	d00d      	beq.n	80168b2 <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8016896:	687b      	ldr	r3, [r7, #4]
 8016898:	8b5b      	ldrh	r3, [r3, #26]
 801689a:	f043 0302 	orr.w	r3, r3, #2
 801689e:	b29a      	uxth	r2, r3
 80168a0:	687b      	ldr	r3, [r7, #4]
 80168a2:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80168a4:	6878      	ldr	r0, [r7, #4]
 80168a6:	f002 fcfd 	bl	80192a4 <tcp_output>
  }
  return;
 80168aa:	bf00      	nop
 80168ac:	e001      	b.n	80168b2 <tcp_timewait_input+0xc2>
    return;
 80168ae:	bf00      	nop
 80168b0:	e000      	b.n	80168b4 <tcp_timewait_input+0xc4>
  return;
 80168b2:	bf00      	nop
}
 80168b4:	3708      	adds	r7, #8
 80168b6:	46bd      	mov	sp, r7
 80168b8:	bd80      	pop	{r7, pc}
 80168ba:	bf00      	nop
 80168bc:	20004550 	.word	0x20004550
 80168c0:	0801f4f8 	.word	0x0801f4f8
 80168c4:	0801f710 	.word	0x0801f710
 80168c8:	0801f544 	.word	0x0801f544
 80168cc:	20004544 	.word	0x20004544
 80168d0:	20004548 	.word	0x20004548
 80168d4:	2000454e 	.word	0x2000454e
 80168d8:	20004534 	.word	0x20004534
 80168dc:	20007cb8 	.word	0x20007cb8
 80168e0:	20007cbc 	.word	0x20007cbc
 80168e4:	2000b3c0 	.word	0x2000b3c0

080168e8 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 80168e8:	b590      	push	{r4, r7, lr}
 80168ea:	b08d      	sub	sp, #52	; 0x34
 80168ec:	af04      	add	r7, sp, #16
 80168ee:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80168f0:	2300      	movs	r3, #0
 80168f2:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80168f4:	2300      	movs	r3, #0
 80168f6:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80168f8:	687b      	ldr	r3, [r7, #4]
 80168fa:	2b00      	cmp	r3, #0
 80168fc:	d106      	bne.n	801690c <tcp_process+0x24>
 80168fe:	4ba5      	ldr	r3, [pc, #660]	; (8016b94 <tcp_process+0x2ac>)
 8016900:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8016904:	49a4      	ldr	r1, [pc, #656]	; (8016b98 <tcp_process+0x2b0>)
 8016906:	48a5      	ldr	r0, [pc, #660]	; (8016b9c <tcp_process+0x2b4>)
 8016908:	f006 fb9c 	bl	801d044 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 801690c:	4ba4      	ldr	r3, [pc, #656]	; (8016ba0 <tcp_process+0x2b8>)
 801690e:	781b      	ldrb	r3, [r3, #0]
 8016910:	f003 0304 	and.w	r3, r3, #4
 8016914:	2b00      	cmp	r3, #0
 8016916:	d04e      	beq.n	80169b6 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 8016918:	687b      	ldr	r3, [r7, #4]
 801691a:	7d1b      	ldrb	r3, [r3, #20]
 801691c:	2b02      	cmp	r3, #2
 801691e:	d108      	bne.n	8016932 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 8016920:	687b      	ldr	r3, [r7, #4]
 8016922:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016924:	4b9f      	ldr	r3, [pc, #636]	; (8016ba4 <tcp_process+0x2bc>)
 8016926:	681b      	ldr	r3, [r3, #0]
 8016928:	429a      	cmp	r2, r3
 801692a:	d123      	bne.n	8016974 <tcp_process+0x8c>
        acceptable = 1;
 801692c:	2301      	movs	r3, #1
 801692e:	76fb      	strb	r3, [r7, #27]
 8016930:	e020      	b.n	8016974 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 8016932:	687b      	ldr	r3, [r7, #4]
 8016934:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016936:	4b9c      	ldr	r3, [pc, #624]	; (8016ba8 <tcp_process+0x2c0>)
 8016938:	681b      	ldr	r3, [r3, #0]
 801693a:	429a      	cmp	r2, r3
 801693c:	d102      	bne.n	8016944 <tcp_process+0x5c>
        acceptable = 1;
 801693e:	2301      	movs	r3, #1
 8016940:	76fb      	strb	r3, [r7, #27]
 8016942:	e017      	b.n	8016974 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8016944:	4b98      	ldr	r3, [pc, #608]	; (8016ba8 <tcp_process+0x2c0>)
 8016946:	681a      	ldr	r2, [r3, #0]
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801694c:	1ad3      	subs	r3, r2, r3
 801694e:	2b00      	cmp	r3, #0
 8016950:	db10      	blt.n	8016974 <tcp_process+0x8c>
 8016952:	4b95      	ldr	r3, [pc, #596]	; (8016ba8 <tcp_process+0x2c0>)
 8016954:	681a      	ldr	r2, [r3, #0]
 8016956:	687b      	ldr	r3, [r7, #4]
 8016958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801695a:	6879      	ldr	r1, [r7, #4]
 801695c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 801695e:	440b      	add	r3, r1
 8016960:	1ad3      	subs	r3, r2, r3
 8016962:	2b00      	cmp	r3, #0
 8016964:	dc06      	bgt.n	8016974 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8016966:	687b      	ldr	r3, [r7, #4]
 8016968:	8b5b      	ldrh	r3, [r3, #26]
 801696a:	f043 0302 	orr.w	r3, r3, #2
 801696e:	b29a      	uxth	r2, r3
 8016970:	687b      	ldr	r3, [r7, #4]
 8016972:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8016974:	7efb      	ldrb	r3, [r7, #27]
 8016976:	2b00      	cmp	r3, #0
 8016978:	d01b      	beq.n	80169b2 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801697a:	687b      	ldr	r3, [r7, #4]
 801697c:	7d1b      	ldrb	r3, [r3, #20]
 801697e:	2b00      	cmp	r3, #0
 8016980:	d106      	bne.n	8016990 <tcp_process+0xa8>
 8016982:	4b84      	ldr	r3, [pc, #528]	; (8016b94 <tcp_process+0x2ac>)
 8016984:	f44f 724e 	mov.w	r2, #824	; 0x338
 8016988:	4988      	ldr	r1, [pc, #544]	; (8016bac <tcp_process+0x2c4>)
 801698a:	4884      	ldr	r0, [pc, #528]	; (8016b9c <tcp_process+0x2b4>)
 801698c:	f006 fb5a 	bl	801d044 <iprintf>
      recv_flags |= TF_RESET;
 8016990:	4b87      	ldr	r3, [pc, #540]	; (8016bb0 <tcp_process+0x2c8>)
 8016992:	781b      	ldrb	r3, [r3, #0]
 8016994:	f043 0308 	orr.w	r3, r3, #8
 8016998:	b2da      	uxtb	r2, r3
 801699a:	4b85      	ldr	r3, [pc, #532]	; (8016bb0 <tcp_process+0x2c8>)
 801699c:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801699e:	687b      	ldr	r3, [r7, #4]
 80169a0:	8b5b      	ldrh	r3, [r3, #26]
 80169a2:	f023 0301 	bic.w	r3, r3, #1
 80169a6:	b29a      	uxth	r2, r3
 80169a8:	687b      	ldr	r3, [r7, #4]
 80169aa:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 80169ac:	f06f 030d 	mvn.w	r3, #13
 80169b0:	e37a      	b.n	80170a8 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 80169b2:	2300      	movs	r3, #0
 80169b4:	e378      	b.n	80170a8 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 80169b6:	4b7a      	ldr	r3, [pc, #488]	; (8016ba0 <tcp_process+0x2b8>)
 80169b8:	781b      	ldrb	r3, [r3, #0]
 80169ba:	f003 0302 	and.w	r3, r3, #2
 80169be:	2b00      	cmp	r3, #0
 80169c0:	d010      	beq.n	80169e4 <tcp_process+0xfc>
 80169c2:	687b      	ldr	r3, [r7, #4]
 80169c4:	7d1b      	ldrb	r3, [r3, #20]
 80169c6:	2b02      	cmp	r3, #2
 80169c8:	d00c      	beq.n	80169e4 <tcp_process+0xfc>
 80169ca:	687b      	ldr	r3, [r7, #4]
 80169cc:	7d1b      	ldrb	r3, [r3, #20]
 80169ce:	2b03      	cmp	r3, #3
 80169d0:	d008      	beq.n	80169e4 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 80169d2:	687b      	ldr	r3, [r7, #4]
 80169d4:	8b5b      	ldrh	r3, [r3, #26]
 80169d6:	f043 0302 	orr.w	r3, r3, #2
 80169da:	b29a      	uxth	r2, r3
 80169dc:	687b      	ldr	r3, [r7, #4]
 80169de:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80169e0:	2300      	movs	r3, #0
 80169e2:	e361      	b.n	80170a8 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80169e4:	687b      	ldr	r3, [r7, #4]
 80169e6:	8b5b      	ldrh	r3, [r3, #26]
 80169e8:	f003 0310 	and.w	r3, r3, #16
 80169ec:	2b00      	cmp	r3, #0
 80169ee:	d103      	bne.n	80169f8 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80169f0:	4b70      	ldr	r3, [pc, #448]	; (8016bb4 <tcp_process+0x2cc>)
 80169f2:	681a      	ldr	r2, [r3, #0]
 80169f4:	687b      	ldr	r3, [r7, #4]
 80169f6:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80169f8:	687b      	ldr	r3, [r7, #4]
 80169fa:	2200      	movs	r2, #0
 80169fc:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8016a00:	687b      	ldr	r3, [r7, #4]
 8016a02:	2200      	movs	r2, #0
 8016a04:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8016a08:	6878      	ldr	r0, [r7, #4]
 8016a0a:	f001 fc2d 	bl	8018268 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8016a0e:	687b      	ldr	r3, [r7, #4]
 8016a10:	7d1b      	ldrb	r3, [r3, #20]
 8016a12:	3b02      	subs	r3, #2
 8016a14:	2b07      	cmp	r3, #7
 8016a16:	f200 8337 	bhi.w	8017088 <tcp_process+0x7a0>
 8016a1a:	a201      	add	r2, pc, #4	; (adr r2, 8016a20 <tcp_process+0x138>)
 8016a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016a20:	08016a41 	.word	0x08016a41
 8016a24:	08016c71 	.word	0x08016c71
 8016a28:	08016de9 	.word	0x08016de9
 8016a2c:	08016e13 	.word	0x08016e13
 8016a30:	08016f37 	.word	0x08016f37
 8016a34:	08016de9 	.word	0x08016de9
 8016a38:	08016fc3 	.word	0x08016fc3
 8016a3c:	08017053 	.word	0x08017053
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8016a40:	4b57      	ldr	r3, [pc, #348]	; (8016ba0 <tcp_process+0x2b8>)
 8016a42:	781b      	ldrb	r3, [r3, #0]
 8016a44:	f003 0310 	and.w	r3, r3, #16
 8016a48:	2b00      	cmp	r3, #0
 8016a4a:	f000 80e4 	beq.w	8016c16 <tcp_process+0x32e>
 8016a4e:	4b54      	ldr	r3, [pc, #336]	; (8016ba0 <tcp_process+0x2b8>)
 8016a50:	781b      	ldrb	r3, [r3, #0]
 8016a52:	f003 0302 	and.w	r3, r3, #2
 8016a56:	2b00      	cmp	r3, #0
 8016a58:	f000 80dd 	beq.w	8016c16 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8016a5c:	687b      	ldr	r3, [r7, #4]
 8016a5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016a60:	1c5a      	adds	r2, r3, #1
 8016a62:	4b50      	ldr	r3, [pc, #320]	; (8016ba4 <tcp_process+0x2bc>)
 8016a64:	681b      	ldr	r3, [r3, #0]
 8016a66:	429a      	cmp	r2, r3
 8016a68:	f040 80d5 	bne.w	8016c16 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8016a6c:	4b4e      	ldr	r3, [pc, #312]	; (8016ba8 <tcp_process+0x2c0>)
 8016a6e:	681b      	ldr	r3, [r3, #0]
 8016a70:	1c5a      	adds	r2, r3, #1
 8016a72:	687b      	ldr	r3, [r7, #4]
 8016a74:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8016a76:	687b      	ldr	r3, [r7, #4]
 8016a78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8016a7a:	687b      	ldr	r3, [r7, #4]
 8016a7c:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8016a7e:	4b49      	ldr	r3, [pc, #292]	; (8016ba4 <tcp_process+0x2bc>)
 8016a80:	681a      	ldr	r2, [r3, #0]
 8016a82:	687b      	ldr	r3, [r7, #4]
 8016a84:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8016a86:	4b4c      	ldr	r3, [pc, #304]	; (8016bb8 <tcp_process+0x2d0>)
 8016a88:	681b      	ldr	r3, [r3, #0]
 8016a8a:	89db      	ldrh	r3, [r3, #14]
 8016a8c:	b29a      	uxth	r2, r3
 8016a8e:	687b      	ldr	r3, [r7, #4]
 8016a90:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8016a94:	687b      	ldr	r3, [r7, #4]
 8016a96:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8016a9a:	687b      	ldr	r3, [r7, #4]
 8016a9c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8016aa0:	4b41      	ldr	r3, [pc, #260]	; (8016ba8 <tcp_process+0x2c0>)
 8016aa2:	681b      	ldr	r3, [r3, #0]
 8016aa4:	1e5a      	subs	r2, r3, #1
 8016aa6:	687b      	ldr	r3, [r7, #4]
 8016aa8:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8016aaa:	687b      	ldr	r3, [r7, #4]
 8016aac:	2204      	movs	r2, #4
 8016aae:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8016ab0:	687b      	ldr	r3, [r7, #4]
 8016ab2:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8016ab4:	687b      	ldr	r3, [r7, #4]
 8016ab6:	3304      	adds	r3, #4
 8016ab8:	4618      	mov	r0, r3
 8016aba:	f004 ff87 	bl	801b9cc <ip4_route>
 8016abe:	4601      	mov	r1, r0
 8016ac0:	687b      	ldr	r3, [r7, #4]
 8016ac2:	3304      	adds	r3, #4
 8016ac4:	461a      	mov	r2, r3
 8016ac6:	4620      	mov	r0, r4
 8016ac8:	f7ff f88e 	bl	8015be8 <tcp_eff_send_mss_netif>
 8016acc:	4603      	mov	r3, r0
 8016ace:	461a      	mov	r2, r3
 8016ad0:	687b      	ldr	r3, [r7, #4]
 8016ad2:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8016ad4:	687b      	ldr	r3, [r7, #4]
 8016ad6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016ad8:	009a      	lsls	r2, r3, #2
 8016ada:	687b      	ldr	r3, [r7, #4]
 8016adc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016ade:	005b      	lsls	r3, r3, #1
 8016ae0:	f241 111c 	movw	r1, #4380	; 0x111c
 8016ae4:	428b      	cmp	r3, r1
 8016ae6:	bf38      	it	cc
 8016ae8:	460b      	movcc	r3, r1
 8016aea:	429a      	cmp	r2, r3
 8016aec:	d204      	bcs.n	8016af8 <tcp_process+0x210>
 8016aee:	687b      	ldr	r3, [r7, #4]
 8016af0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016af2:	009b      	lsls	r3, r3, #2
 8016af4:	b29b      	uxth	r3, r3
 8016af6:	e00d      	b.n	8016b14 <tcp_process+0x22c>
 8016af8:	687b      	ldr	r3, [r7, #4]
 8016afa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016afc:	005b      	lsls	r3, r3, #1
 8016afe:	f241 121c 	movw	r2, #4380	; 0x111c
 8016b02:	4293      	cmp	r3, r2
 8016b04:	d904      	bls.n	8016b10 <tcp_process+0x228>
 8016b06:	687b      	ldr	r3, [r7, #4]
 8016b08:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016b0a:	005b      	lsls	r3, r3, #1
 8016b0c:	b29b      	uxth	r3, r3
 8016b0e:	e001      	b.n	8016b14 <tcp_process+0x22c>
 8016b10:	f241 131c 	movw	r3, #4380	; 0x111c
 8016b14:	687a      	ldr	r2, [r7, #4]
 8016b16:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8016b1a:	687b      	ldr	r3, [r7, #4]
 8016b1c:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016b20:	2b00      	cmp	r3, #0
 8016b22:	d106      	bne.n	8016b32 <tcp_process+0x24a>
 8016b24:	4b1b      	ldr	r3, [pc, #108]	; (8016b94 <tcp_process+0x2ac>)
 8016b26:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8016b2a:	4924      	ldr	r1, [pc, #144]	; (8016bbc <tcp_process+0x2d4>)
 8016b2c:	481b      	ldr	r0, [pc, #108]	; (8016b9c <tcp_process+0x2b4>)
 8016b2e:	f006 fa89 	bl	801d044 <iprintf>
        --pcb->snd_queuelen;
 8016b32:	687b      	ldr	r3, [r7, #4]
 8016b34:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8016b38:	3b01      	subs	r3, #1
 8016b3a:	b29a      	uxth	r2, r3
 8016b3c:	687b      	ldr	r3, [r7, #4]
 8016b3e:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8016b42:	687b      	ldr	r3, [r7, #4]
 8016b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016b46:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8016b48:	69fb      	ldr	r3, [r7, #28]
 8016b4a:	2b00      	cmp	r3, #0
 8016b4c:	d111      	bne.n	8016b72 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8016b4e:	687b      	ldr	r3, [r7, #4]
 8016b50:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016b52:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8016b54:	69fb      	ldr	r3, [r7, #28]
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	d106      	bne.n	8016b68 <tcp_process+0x280>
 8016b5a:	4b0e      	ldr	r3, [pc, #56]	; (8016b94 <tcp_process+0x2ac>)
 8016b5c:	f44f 725d 	mov.w	r2, #884	; 0x374
 8016b60:	4917      	ldr	r1, [pc, #92]	; (8016bc0 <tcp_process+0x2d8>)
 8016b62:	480e      	ldr	r0, [pc, #56]	; (8016b9c <tcp_process+0x2b4>)
 8016b64:	f006 fa6e 	bl	801d044 <iprintf>
          pcb->unsent = rseg->next;
 8016b68:	69fb      	ldr	r3, [r7, #28]
 8016b6a:	681a      	ldr	r2, [r3, #0]
 8016b6c:	687b      	ldr	r3, [r7, #4]
 8016b6e:	66da      	str	r2, [r3, #108]	; 0x6c
 8016b70:	e003      	b.n	8016b7a <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 8016b72:	69fb      	ldr	r3, [r7, #28]
 8016b74:	681a      	ldr	r2, [r3, #0]
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8016b7a:	69f8      	ldr	r0, [r7, #28]
 8016b7c:	f7fe fc4a 	bl	8015414 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8016b80:	687b      	ldr	r3, [r7, #4]
 8016b82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016b84:	2b00      	cmp	r3, #0
 8016b86:	d11d      	bne.n	8016bc4 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8016b88:	687b      	ldr	r3, [r7, #4]
 8016b8a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016b8e:	861a      	strh	r2, [r3, #48]	; 0x30
 8016b90:	e01f      	b.n	8016bd2 <tcp_process+0x2ea>
 8016b92:	bf00      	nop
 8016b94:	0801f4f8 	.word	0x0801f4f8
 8016b98:	0801f730 	.word	0x0801f730
 8016b9c:	0801f544 	.word	0x0801f544
 8016ba0:	20004550 	.word	0x20004550
 8016ba4:	20004548 	.word	0x20004548
 8016ba8:	20004544 	.word	0x20004544
 8016bac:	0801f74c 	.word	0x0801f74c
 8016bb0:	20004551 	.word	0x20004551
 8016bb4:	2000b3c0 	.word	0x2000b3c0
 8016bb8:	20004534 	.word	0x20004534
 8016bbc:	0801f76c 	.word	0x0801f76c
 8016bc0:	0801f784 	.word	0x0801f784
        } else {
          pcb->rtime = 0;
 8016bc4:	687b      	ldr	r3, [r7, #4]
 8016bc6:	2200      	movs	r2, #0
 8016bc8:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8016bca:	687b      	ldr	r3, [r7, #4]
 8016bcc:	2200      	movs	r2, #0
 8016bce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8016bd2:	687b      	ldr	r3, [r7, #4]
 8016bd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8016bd8:	2b00      	cmp	r3, #0
 8016bda:	d00a      	beq.n	8016bf2 <tcp_process+0x30a>
 8016bdc:	687b      	ldr	r3, [r7, #4]
 8016bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8016be2:	687a      	ldr	r2, [r7, #4]
 8016be4:	6910      	ldr	r0, [r2, #16]
 8016be6:	2200      	movs	r2, #0
 8016be8:	6879      	ldr	r1, [r7, #4]
 8016bea:	4798      	blx	r3
 8016bec:	4603      	mov	r3, r0
 8016bee:	76bb      	strb	r3, [r7, #26]
 8016bf0:	e001      	b.n	8016bf6 <tcp_process+0x30e>
 8016bf2:	2300      	movs	r3, #0
 8016bf4:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8016bf6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016bfa:	f113 0f0d 	cmn.w	r3, #13
 8016bfe:	d102      	bne.n	8016c06 <tcp_process+0x31e>
          return ERR_ABRT;
 8016c00:	f06f 030c 	mvn.w	r3, #12
 8016c04:	e250      	b.n	80170a8 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8016c06:	687b      	ldr	r3, [r7, #4]
 8016c08:	8b5b      	ldrh	r3, [r3, #26]
 8016c0a:	f043 0302 	orr.w	r3, r3, #2
 8016c0e:	b29a      	uxth	r2, r3
 8016c10:	687b      	ldr	r3, [r7, #4]
 8016c12:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8016c14:	e23a      	b.n	801708c <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8016c16:	4b9d      	ldr	r3, [pc, #628]	; (8016e8c <tcp_process+0x5a4>)
 8016c18:	781b      	ldrb	r3, [r3, #0]
 8016c1a:	f003 0310 	and.w	r3, r3, #16
 8016c1e:	2b00      	cmp	r3, #0
 8016c20:	f000 8234 	beq.w	801708c <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c24:	4b9a      	ldr	r3, [pc, #616]	; (8016e90 <tcp_process+0x5a8>)
 8016c26:	6819      	ldr	r1, [r3, #0]
 8016c28:	4b9a      	ldr	r3, [pc, #616]	; (8016e94 <tcp_process+0x5ac>)
 8016c2a:	881b      	ldrh	r3, [r3, #0]
 8016c2c:	461a      	mov	r2, r3
 8016c2e:	4b9a      	ldr	r3, [pc, #616]	; (8016e98 <tcp_process+0x5b0>)
 8016c30:	681b      	ldr	r3, [r3, #0]
 8016c32:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016c34:	4b99      	ldr	r3, [pc, #612]	; (8016e9c <tcp_process+0x5b4>)
 8016c36:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c38:	885b      	ldrh	r3, [r3, #2]
 8016c3a:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016c3c:	4a97      	ldr	r2, [pc, #604]	; (8016e9c <tcp_process+0x5b4>)
 8016c3e:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016c40:	8812      	ldrh	r2, [r2, #0]
 8016c42:	b292      	uxth	r2, r2
 8016c44:	9202      	str	r2, [sp, #8]
 8016c46:	9301      	str	r3, [sp, #4]
 8016c48:	4b95      	ldr	r3, [pc, #596]	; (8016ea0 <tcp_process+0x5b8>)
 8016c4a:	9300      	str	r3, [sp, #0]
 8016c4c:	4b95      	ldr	r3, [pc, #596]	; (8016ea4 <tcp_process+0x5bc>)
 8016c4e:	4602      	mov	r2, r0
 8016c50:	6878      	ldr	r0, [r7, #4]
 8016c52:	f003 f8ed 	bl	8019e30 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8016c56:	687b      	ldr	r3, [r7, #4]
 8016c58:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8016c5c:	2b05      	cmp	r3, #5
 8016c5e:	f200 8215 	bhi.w	801708c <tcp_process+0x7a4>
          pcb->rtime = 0;
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	2200      	movs	r2, #0
 8016c66:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8016c68:	6878      	ldr	r0, [r7, #4]
 8016c6a:	f002 feab 	bl	80199c4 <tcp_rexmit_rto>
      break;
 8016c6e:	e20d      	b.n	801708c <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8016c70:	4b86      	ldr	r3, [pc, #536]	; (8016e8c <tcp_process+0x5a4>)
 8016c72:	781b      	ldrb	r3, [r3, #0]
 8016c74:	f003 0310 	and.w	r3, r3, #16
 8016c78:	2b00      	cmp	r3, #0
 8016c7a:	f000 80a1 	beq.w	8016dc0 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8016c7e:	4b84      	ldr	r3, [pc, #528]	; (8016e90 <tcp_process+0x5a8>)
 8016c80:	681a      	ldr	r2, [r3, #0]
 8016c82:	687b      	ldr	r3, [r7, #4]
 8016c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8016c86:	1ad3      	subs	r3, r2, r3
 8016c88:	3b01      	subs	r3, #1
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	db7e      	blt.n	8016d8c <tcp_process+0x4a4>
 8016c8e:	4b80      	ldr	r3, [pc, #512]	; (8016e90 <tcp_process+0x5a8>)
 8016c90:	681a      	ldr	r2, [r3, #0]
 8016c92:	687b      	ldr	r3, [r7, #4]
 8016c94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8016c96:	1ad3      	subs	r3, r2, r3
 8016c98:	2b00      	cmp	r3, #0
 8016c9a:	dc77      	bgt.n	8016d8c <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8016c9c:	687b      	ldr	r3, [r7, #4]
 8016c9e:	2204      	movs	r2, #4
 8016ca0:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8016ca2:	687b      	ldr	r3, [r7, #4]
 8016ca4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016ca6:	2b00      	cmp	r3, #0
 8016ca8:	d102      	bne.n	8016cb0 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8016caa:	23fa      	movs	r3, #250	; 0xfa
 8016cac:	76bb      	strb	r3, [r7, #26]
 8016cae:	e01d      	b.n	8016cec <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016cb4:	699b      	ldr	r3, [r3, #24]
 8016cb6:	2b00      	cmp	r3, #0
 8016cb8:	d106      	bne.n	8016cc8 <tcp_process+0x3e0>
 8016cba:	4b7b      	ldr	r3, [pc, #492]	; (8016ea8 <tcp_process+0x5c0>)
 8016cbc:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8016cc0:	497a      	ldr	r1, [pc, #488]	; (8016eac <tcp_process+0x5c4>)
 8016cc2:	487b      	ldr	r0, [pc, #492]	; (8016eb0 <tcp_process+0x5c8>)
 8016cc4:	f006 f9be 	bl	801d044 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8016cc8:	687b      	ldr	r3, [r7, #4]
 8016cca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016ccc:	699b      	ldr	r3, [r3, #24]
 8016cce:	2b00      	cmp	r3, #0
 8016cd0:	d00a      	beq.n	8016ce8 <tcp_process+0x400>
 8016cd2:	687b      	ldr	r3, [r7, #4]
 8016cd4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8016cd6:	699b      	ldr	r3, [r3, #24]
 8016cd8:	687a      	ldr	r2, [r7, #4]
 8016cda:	6910      	ldr	r0, [r2, #16]
 8016cdc:	2200      	movs	r2, #0
 8016cde:	6879      	ldr	r1, [r7, #4]
 8016ce0:	4798      	blx	r3
 8016ce2:	4603      	mov	r3, r0
 8016ce4:	76bb      	strb	r3, [r7, #26]
 8016ce6:	e001      	b.n	8016cec <tcp_process+0x404>
 8016ce8:	23f0      	movs	r3, #240	; 0xf0
 8016cea:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8016cec:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016cf0:	2b00      	cmp	r3, #0
 8016cf2:	d00a      	beq.n	8016d0a <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8016cf4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8016cf8:	f113 0f0d 	cmn.w	r3, #13
 8016cfc:	d002      	beq.n	8016d04 <tcp_process+0x41c>
              tcp_abort(pcb);
 8016cfe:	6878      	ldr	r0, [r7, #4]
 8016d00:	f7fd fce6 	bl	80146d0 <tcp_abort>
            }
            return ERR_ABRT;
 8016d04:	f06f 030c 	mvn.w	r3, #12
 8016d08:	e1ce      	b.n	80170a8 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8016d0a:	6878      	ldr	r0, [r7, #4]
 8016d0c:	f000 fae0 	bl	80172d0 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8016d10:	4b68      	ldr	r3, [pc, #416]	; (8016eb4 <tcp_process+0x5cc>)
 8016d12:	881b      	ldrh	r3, [r3, #0]
 8016d14:	2b00      	cmp	r3, #0
 8016d16:	d005      	beq.n	8016d24 <tcp_process+0x43c>
            recv_acked--;
 8016d18:	4b66      	ldr	r3, [pc, #408]	; (8016eb4 <tcp_process+0x5cc>)
 8016d1a:	881b      	ldrh	r3, [r3, #0]
 8016d1c:	3b01      	subs	r3, #1
 8016d1e:	b29a      	uxth	r2, r3
 8016d20:	4b64      	ldr	r3, [pc, #400]	; (8016eb4 <tcp_process+0x5cc>)
 8016d22:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8016d24:	687b      	ldr	r3, [r7, #4]
 8016d26:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016d28:	009a      	lsls	r2, r3, #2
 8016d2a:	687b      	ldr	r3, [r7, #4]
 8016d2c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016d2e:	005b      	lsls	r3, r3, #1
 8016d30:	f241 111c 	movw	r1, #4380	; 0x111c
 8016d34:	428b      	cmp	r3, r1
 8016d36:	bf38      	it	cc
 8016d38:	460b      	movcc	r3, r1
 8016d3a:	429a      	cmp	r2, r3
 8016d3c:	d204      	bcs.n	8016d48 <tcp_process+0x460>
 8016d3e:	687b      	ldr	r3, [r7, #4]
 8016d40:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016d42:	009b      	lsls	r3, r3, #2
 8016d44:	b29b      	uxth	r3, r3
 8016d46:	e00d      	b.n	8016d64 <tcp_process+0x47c>
 8016d48:	687b      	ldr	r3, [r7, #4]
 8016d4a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016d4c:	005b      	lsls	r3, r3, #1
 8016d4e:	f241 121c 	movw	r2, #4380	; 0x111c
 8016d52:	4293      	cmp	r3, r2
 8016d54:	d904      	bls.n	8016d60 <tcp_process+0x478>
 8016d56:	687b      	ldr	r3, [r7, #4]
 8016d58:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8016d5a:	005b      	lsls	r3, r3, #1
 8016d5c:	b29b      	uxth	r3, r3
 8016d5e:	e001      	b.n	8016d64 <tcp_process+0x47c>
 8016d60:	f241 131c 	movw	r3, #4380	; 0x111c
 8016d64:	687a      	ldr	r2, [r7, #4]
 8016d66:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8016d6a:	4b53      	ldr	r3, [pc, #332]	; (8016eb8 <tcp_process+0x5d0>)
 8016d6c:	781b      	ldrb	r3, [r3, #0]
 8016d6e:	f003 0320 	and.w	r3, r3, #32
 8016d72:	2b00      	cmp	r3, #0
 8016d74:	d037      	beq.n	8016de6 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8016d76:	687b      	ldr	r3, [r7, #4]
 8016d78:	8b5b      	ldrh	r3, [r3, #26]
 8016d7a:	f043 0302 	orr.w	r3, r3, #2
 8016d7e:	b29a      	uxth	r2, r3
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8016d84:	687b      	ldr	r3, [r7, #4]
 8016d86:	2207      	movs	r2, #7
 8016d88:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8016d8a:	e02c      	b.n	8016de6 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016d8c:	4b40      	ldr	r3, [pc, #256]	; (8016e90 <tcp_process+0x5a8>)
 8016d8e:	6819      	ldr	r1, [r3, #0]
 8016d90:	4b40      	ldr	r3, [pc, #256]	; (8016e94 <tcp_process+0x5ac>)
 8016d92:	881b      	ldrh	r3, [r3, #0]
 8016d94:	461a      	mov	r2, r3
 8016d96:	4b40      	ldr	r3, [pc, #256]	; (8016e98 <tcp_process+0x5b0>)
 8016d98:	681b      	ldr	r3, [r3, #0]
 8016d9a:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016d9c:	4b3f      	ldr	r3, [pc, #252]	; (8016e9c <tcp_process+0x5b4>)
 8016d9e:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016da0:	885b      	ldrh	r3, [r3, #2]
 8016da2:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8016da4:	4a3d      	ldr	r2, [pc, #244]	; (8016e9c <tcp_process+0x5b4>)
 8016da6:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8016da8:	8812      	ldrh	r2, [r2, #0]
 8016daa:	b292      	uxth	r2, r2
 8016dac:	9202      	str	r2, [sp, #8]
 8016dae:	9301      	str	r3, [sp, #4]
 8016db0:	4b3b      	ldr	r3, [pc, #236]	; (8016ea0 <tcp_process+0x5b8>)
 8016db2:	9300      	str	r3, [sp, #0]
 8016db4:	4b3b      	ldr	r3, [pc, #236]	; (8016ea4 <tcp_process+0x5bc>)
 8016db6:	4602      	mov	r2, r0
 8016db8:	6878      	ldr	r0, [r7, #4]
 8016dba:	f003 f839 	bl	8019e30 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8016dbe:	e167      	b.n	8017090 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8016dc0:	4b32      	ldr	r3, [pc, #200]	; (8016e8c <tcp_process+0x5a4>)
 8016dc2:	781b      	ldrb	r3, [r3, #0]
 8016dc4:	f003 0302 	and.w	r3, r3, #2
 8016dc8:	2b00      	cmp	r3, #0
 8016dca:	f000 8161 	beq.w	8017090 <tcp_process+0x7a8>
 8016dce:	687b      	ldr	r3, [r7, #4]
 8016dd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016dd2:	1e5a      	subs	r2, r3, #1
 8016dd4:	4b30      	ldr	r3, [pc, #192]	; (8016e98 <tcp_process+0x5b0>)
 8016dd6:	681b      	ldr	r3, [r3, #0]
 8016dd8:	429a      	cmp	r2, r3
 8016dda:	f040 8159 	bne.w	8017090 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8016dde:	6878      	ldr	r0, [r7, #4]
 8016de0:	f002 fe12 	bl	8019a08 <tcp_rexmit>
      break;
 8016de4:	e154      	b.n	8017090 <tcp_process+0x7a8>
 8016de6:	e153      	b.n	8017090 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8016de8:	6878      	ldr	r0, [r7, #4]
 8016dea:	f000 fa71 	bl	80172d0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8016dee:	4b32      	ldr	r3, [pc, #200]	; (8016eb8 <tcp_process+0x5d0>)
 8016df0:	781b      	ldrb	r3, [r3, #0]
 8016df2:	f003 0320 	and.w	r3, r3, #32
 8016df6:	2b00      	cmp	r3, #0
 8016df8:	f000 814c 	beq.w	8017094 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	8b5b      	ldrh	r3, [r3, #26]
 8016e00:	f043 0302 	orr.w	r3, r3, #2
 8016e04:	b29a      	uxth	r2, r3
 8016e06:	687b      	ldr	r3, [r7, #4]
 8016e08:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8016e0a:	687b      	ldr	r3, [r7, #4]
 8016e0c:	2207      	movs	r2, #7
 8016e0e:	751a      	strb	r2, [r3, #20]
      }
      break;
 8016e10:	e140      	b.n	8017094 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8016e12:	6878      	ldr	r0, [r7, #4]
 8016e14:	f000 fa5c 	bl	80172d0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8016e18:	4b27      	ldr	r3, [pc, #156]	; (8016eb8 <tcp_process+0x5d0>)
 8016e1a:	781b      	ldrb	r3, [r3, #0]
 8016e1c:	f003 0320 	and.w	r3, r3, #32
 8016e20:	2b00      	cmp	r3, #0
 8016e22:	d071      	beq.n	8016f08 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016e24:	4b19      	ldr	r3, [pc, #100]	; (8016e8c <tcp_process+0x5a4>)
 8016e26:	781b      	ldrb	r3, [r3, #0]
 8016e28:	f003 0310 	and.w	r3, r3, #16
 8016e2c:	2b00      	cmp	r3, #0
 8016e2e:	d060      	beq.n	8016ef2 <tcp_process+0x60a>
 8016e30:	687b      	ldr	r3, [r7, #4]
 8016e32:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016e34:	4b16      	ldr	r3, [pc, #88]	; (8016e90 <tcp_process+0x5a8>)
 8016e36:	681b      	ldr	r3, [r3, #0]
 8016e38:	429a      	cmp	r2, r3
 8016e3a:	d15a      	bne.n	8016ef2 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8016e3c:	687b      	ldr	r3, [r7, #4]
 8016e3e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016e40:	2b00      	cmp	r3, #0
 8016e42:	d156      	bne.n	8016ef2 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	8b5b      	ldrh	r3, [r3, #26]
 8016e48:	f043 0302 	orr.w	r3, r3, #2
 8016e4c:	b29a      	uxth	r2, r3
 8016e4e:	687b      	ldr	r3, [r7, #4]
 8016e50:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8016e52:	6878      	ldr	r0, [r7, #4]
 8016e54:	f7fe fdbe 	bl	80159d4 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8016e58:	4b18      	ldr	r3, [pc, #96]	; (8016ebc <tcp_process+0x5d4>)
 8016e5a:	681b      	ldr	r3, [r3, #0]
 8016e5c:	687a      	ldr	r2, [r7, #4]
 8016e5e:	429a      	cmp	r2, r3
 8016e60:	d105      	bne.n	8016e6e <tcp_process+0x586>
 8016e62:	4b16      	ldr	r3, [pc, #88]	; (8016ebc <tcp_process+0x5d4>)
 8016e64:	681b      	ldr	r3, [r3, #0]
 8016e66:	68db      	ldr	r3, [r3, #12]
 8016e68:	4a14      	ldr	r2, [pc, #80]	; (8016ebc <tcp_process+0x5d4>)
 8016e6a:	6013      	str	r3, [r2, #0]
 8016e6c:	e02e      	b.n	8016ecc <tcp_process+0x5e4>
 8016e6e:	4b13      	ldr	r3, [pc, #76]	; (8016ebc <tcp_process+0x5d4>)
 8016e70:	681b      	ldr	r3, [r3, #0]
 8016e72:	617b      	str	r3, [r7, #20]
 8016e74:	e027      	b.n	8016ec6 <tcp_process+0x5de>
 8016e76:	697b      	ldr	r3, [r7, #20]
 8016e78:	68db      	ldr	r3, [r3, #12]
 8016e7a:	687a      	ldr	r2, [r7, #4]
 8016e7c:	429a      	cmp	r2, r3
 8016e7e:	d11f      	bne.n	8016ec0 <tcp_process+0x5d8>
 8016e80:	687b      	ldr	r3, [r7, #4]
 8016e82:	68da      	ldr	r2, [r3, #12]
 8016e84:	697b      	ldr	r3, [r7, #20]
 8016e86:	60da      	str	r2, [r3, #12]
 8016e88:	e020      	b.n	8016ecc <tcp_process+0x5e4>
 8016e8a:	bf00      	nop
 8016e8c:	20004550 	.word	0x20004550
 8016e90:	20004548 	.word	0x20004548
 8016e94:	2000454e 	.word	0x2000454e
 8016e98:	20004544 	.word	0x20004544
 8016e9c:	20004534 	.word	0x20004534
 8016ea0:	20007cb8 	.word	0x20007cb8
 8016ea4:	20007cbc 	.word	0x20007cbc
 8016ea8:	0801f4f8 	.word	0x0801f4f8
 8016eac:	0801f798 	.word	0x0801f798
 8016eb0:	0801f544 	.word	0x0801f544
 8016eb4:	2000454c 	.word	0x2000454c
 8016eb8:	20004551 	.word	0x20004551
 8016ebc:	2000b3bc 	.word	0x2000b3bc
 8016ec0:	697b      	ldr	r3, [r7, #20]
 8016ec2:	68db      	ldr	r3, [r3, #12]
 8016ec4:	617b      	str	r3, [r7, #20]
 8016ec6:	697b      	ldr	r3, [r7, #20]
 8016ec8:	2b00      	cmp	r3, #0
 8016eca:	d1d4      	bne.n	8016e76 <tcp_process+0x58e>
 8016ecc:	687b      	ldr	r3, [r7, #4]
 8016ece:	2200      	movs	r2, #0
 8016ed0:	60da      	str	r2, [r3, #12]
 8016ed2:	4b77      	ldr	r3, [pc, #476]	; (80170b0 <tcp_process+0x7c8>)
 8016ed4:	2201      	movs	r2, #1
 8016ed6:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8016ed8:	687b      	ldr	r3, [r7, #4]
 8016eda:	220a      	movs	r2, #10
 8016edc:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8016ede:	4b75      	ldr	r3, [pc, #468]	; (80170b4 <tcp_process+0x7cc>)
 8016ee0:	681a      	ldr	r2, [r3, #0]
 8016ee2:	687b      	ldr	r3, [r7, #4]
 8016ee4:	60da      	str	r2, [r3, #12]
 8016ee6:	4a73      	ldr	r2, [pc, #460]	; (80170b4 <tcp_process+0x7cc>)
 8016ee8:	687b      	ldr	r3, [r7, #4]
 8016eea:	6013      	str	r3, [r2, #0]
 8016eec:	f003 f962 	bl	801a1b4 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8016ef0:	e0d2      	b.n	8017098 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8016ef2:	687b      	ldr	r3, [r7, #4]
 8016ef4:	8b5b      	ldrh	r3, [r3, #26]
 8016ef6:	f043 0302 	orr.w	r3, r3, #2
 8016efa:	b29a      	uxth	r2, r3
 8016efc:	687b      	ldr	r3, [r7, #4]
 8016efe:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8016f00:	687b      	ldr	r3, [r7, #4]
 8016f02:	2208      	movs	r2, #8
 8016f04:	751a      	strb	r2, [r3, #20]
      break;
 8016f06:	e0c7      	b.n	8017098 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016f08:	4b6b      	ldr	r3, [pc, #428]	; (80170b8 <tcp_process+0x7d0>)
 8016f0a:	781b      	ldrb	r3, [r3, #0]
 8016f0c:	f003 0310 	and.w	r3, r3, #16
 8016f10:	2b00      	cmp	r3, #0
 8016f12:	f000 80c1 	beq.w	8017098 <tcp_process+0x7b0>
 8016f16:	687b      	ldr	r3, [r7, #4]
 8016f18:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016f1a:	4b68      	ldr	r3, [pc, #416]	; (80170bc <tcp_process+0x7d4>)
 8016f1c:	681b      	ldr	r3, [r3, #0]
 8016f1e:	429a      	cmp	r2, r3
 8016f20:	f040 80ba 	bne.w	8017098 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8016f24:	687b      	ldr	r3, [r7, #4]
 8016f26:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8016f28:	2b00      	cmp	r3, #0
 8016f2a:	f040 80b5 	bne.w	8017098 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8016f2e:	687b      	ldr	r3, [r7, #4]
 8016f30:	2206      	movs	r2, #6
 8016f32:	751a      	strb	r2, [r3, #20]
      break;
 8016f34:	e0b0      	b.n	8017098 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8016f36:	6878      	ldr	r0, [r7, #4]
 8016f38:	f000 f9ca 	bl	80172d0 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8016f3c:	4b60      	ldr	r3, [pc, #384]	; (80170c0 <tcp_process+0x7d8>)
 8016f3e:	781b      	ldrb	r3, [r3, #0]
 8016f40:	f003 0320 	and.w	r3, r3, #32
 8016f44:	2b00      	cmp	r3, #0
 8016f46:	f000 80a9 	beq.w	801709c <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8016f4a:	687b      	ldr	r3, [r7, #4]
 8016f4c:	8b5b      	ldrh	r3, [r3, #26]
 8016f4e:	f043 0302 	orr.w	r3, r3, #2
 8016f52:	b29a      	uxth	r2, r3
 8016f54:	687b      	ldr	r3, [r7, #4]
 8016f56:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8016f58:	6878      	ldr	r0, [r7, #4]
 8016f5a:	f7fe fd3b 	bl	80159d4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016f5e:	4b59      	ldr	r3, [pc, #356]	; (80170c4 <tcp_process+0x7dc>)
 8016f60:	681b      	ldr	r3, [r3, #0]
 8016f62:	687a      	ldr	r2, [r7, #4]
 8016f64:	429a      	cmp	r2, r3
 8016f66:	d105      	bne.n	8016f74 <tcp_process+0x68c>
 8016f68:	4b56      	ldr	r3, [pc, #344]	; (80170c4 <tcp_process+0x7dc>)
 8016f6a:	681b      	ldr	r3, [r3, #0]
 8016f6c:	68db      	ldr	r3, [r3, #12]
 8016f6e:	4a55      	ldr	r2, [pc, #340]	; (80170c4 <tcp_process+0x7dc>)
 8016f70:	6013      	str	r3, [r2, #0]
 8016f72:	e013      	b.n	8016f9c <tcp_process+0x6b4>
 8016f74:	4b53      	ldr	r3, [pc, #332]	; (80170c4 <tcp_process+0x7dc>)
 8016f76:	681b      	ldr	r3, [r3, #0]
 8016f78:	613b      	str	r3, [r7, #16]
 8016f7a:	e00c      	b.n	8016f96 <tcp_process+0x6ae>
 8016f7c:	693b      	ldr	r3, [r7, #16]
 8016f7e:	68db      	ldr	r3, [r3, #12]
 8016f80:	687a      	ldr	r2, [r7, #4]
 8016f82:	429a      	cmp	r2, r3
 8016f84:	d104      	bne.n	8016f90 <tcp_process+0x6a8>
 8016f86:	687b      	ldr	r3, [r7, #4]
 8016f88:	68da      	ldr	r2, [r3, #12]
 8016f8a:	693b      	ldr	r3, [r7, #16]
 8016f8c:	60da      	str	r2, [r3, #12]
 8016f8e:	e005      	b.n	8016f9c <tcp_process+0x6b4>
 8016f90:	693b      	ldr	r3, [r7, #16]
 8016f92:	68db      	ldr	r3, [r3, #12]
 8016f94:	613b      	str	r3, [r7, #16]
 8016f96:	693b      	ldr	r3, [r7, #16]
 8016f98:	2b00      	cmp	r3, #0
 8016f9a:	d1ef      	bne.n	8016f7c <tcp_process+0x694>
 8016f9c:	687b      	ldr	r3, [r7, #4]
 8016f9e:	2200      	movs	r2, #0
 8016fa0:	60da      	str	r2, [r3, #12]
 8016fa2:	4b43      	ldr	r3, [pc, #268]	; (80170b0 <tcp_process+0x7c8>)
 8016fa4:	2201      	movs	r2, #1
 8016fa6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8016fa8:	687b      	ldr	r3, [r7, #4]
 8016faa:	220a      	movs	r2, #10
 8016fac:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8016fae:	4b41      	ldr	r3, [pc, #260]	; (80170b4 <tcp_process+0x7cc>)
 8016fb0:	681a      	ldr	r2, [r3, #0]
 8016fb2:	687b      	ldr	r3, [r7, #4]
 8016fb4:	60da      	str	r2, [r3, #12]
 8016fb6:	4a3f      	ldr	r2, [pc, #252]	; (80170b4 <tcp_process+0x7cc>)
 8016fb8:	687b      	ldr	r3, [r7, #4]
 8016fba:	6013      	str	r3, [r2, #0]
 8016fbc:	f003 f8fa 	bl	801a1b4 <tcp_timer_needed>
      }
      break;
 8016fc0:	e06c      	b.n	801709c <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8016fc2:	6878      	ldr	r0, [r7, #4]
 8016fc4:	f000 f984 	bl	80172d0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8016fc8:	4b3b      	ldr	r3, [pc, #236]	; (80170b8 <tcp_process+0x7d0>)
 8016fca:	781b      	ldrb	r3, [r3, #0]
 8016fcc:	f003 0310 	and.w	r3, r3, #16
 8016fd0:	2b00      	cmp	r3, #0
 8016fd2:	d065      	beq.n	80170a0 <tcp_process+0x7b8>
 8016fd4:	687b      	ldr	r3, [r7, #4]
 8016fd6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8016fd8:	4b38      	ldr	r3, [pc, #224]	; (80170bc <tcp_process+0x7d4>)
 8016fda:	681b      	ldr	r3, [r3, #0]
 8016fdc:	429a      	cmp	r2, r3
 8016fde:	d15f      	bne.n	80170a0 <tcp_process+0x7b8>
 8016fe0:	687b      	ldr	r3, [r7, #4]
 8016fe2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016fe4:	2b00      	cmp	r3, #0
 8016fe6:	d15b      	bne.n	80170a0 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8016fe8:	6878      	ldr	r0, [r7, #4]
 8016fea:	f7fe fcf3 	bl	80159d4 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8016fee:	4b35      	ldr	r3, [pc, #212]	; (80170c4 <tcp_process+0x7dc>)
 8016ff0:	681b      	ldr	r3, [r3, #0]
 8016ff2:	687a      	ldr	r2, [r7, #4]
 8016ff4:	429a      	cmp	r2, r3
 8016ff6:	d105      	bne.n	8017004 <tcp_process+0x71c>
 8016ff8:	4b32      	ldr	r3, [pc, #200]	; (80170c4 <tcp_process+0x7dc>)
 8016ffa:	681b      	ldr	r3, [r3, #0]
 8016ffc:	68db      	ldr	r3, [r3, #12]
 8016ffe:	4a31      	ldr	r2, [pc, #196]	; (80170c4 <tcp_process+0x7dc>)
 8017000:	6013      	str	r3, [r2, #0]
 8017002:	e013      	b.n	801702c <tcp_process+0x744>
 8017004:	4b2f      	ldr	r3, [pc, #188]	; (80170c4 <tcp_process+0x7dc>)
 8017006:	681b      	ldr	r3, [r3, #0]
 8017008:	60fb      	str	r3, [r7, #12]
 801700a:	e00c      	b.n	8017026 <tcp_process+0x73e>
 801700c:	68fb      	ldr	r3, [r7, #12]
 801700e:	68db      	ldr	r3, [r3, #12]
 8017010:	687a      	ldr	r2, [r7, #4]
 8017012:	429a      	cmp	r2, r3
 8017014:	d104      	bne.n	8017020 <tcp_process+0x738>
 8017016:	687b      	ldr	r3, [r7, #4]
 8017018:	68da      	ldr	r2, [r3, #12]
 801701a:	68fb      	ldr	r3, [r7, #12]
 801701c:	60da      	str	r2, [r3, #12]
 801701e:	e005      	b.n	801702c <tcp_process+0x744>
 8017020:	68fb      	ldr	r3, [r7, #12]
 8017022:	68db      	ldr	r3, [r3, #12]
 8017024:	60fb      	str	r3, [r7, #12]
 8017026:	68fb      	ldr	r3, [r7, #12]
 8017028:	2b00      	cmp	r3, #0
 801702a:	d1ef      	bne.n	801700c <tcp_process+0x724>
 801702c:	687b      	ldr	r3, [r7, #4]
 801702e:	2200      	movs	r2, #0
 8017030:	60da      	str	r2, [r3, #12]
 8017032:	4b1f      	ldr	r3, [pc, #124]	; (80170b0 <tcp_process+0x7c8>)
 8017034:	2201      	movs	r2, #1
 8017036:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8017038:	687b      	ldr	r3, [r7, #4]
 801703a:	220a      	movs	r2, #10
 801703c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801703e:	4b1d      	ldr	r3, [pc, #116]	; (80170b4 <tcp_process+0x7cc>)
 8017040:	681a      	ldr	r2, [r3, #0]
 8017042:	687b      	ldr	r3, [r7, #4]
 8017044:	60da      	str	r2, [r3, #12]
 8017046:	4a1b      	ldr	r2, [pc, #108]	; (80170b4 <tcp_process+0x7cc>)
 8017048:	687b      	ldr	r3, [r7, #4]
 801704a:	6013      	str	r3, [r2, #0]
 801704c:	f003 f8b2 	bl	801a1b4 <tcp_timer_needed>
      }
      break;
 8017050:	e026      	b.n	80170a0 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8017052:	6878      	ldr	r0, [r7, #4]
 8017054:	f000 f93c 	bl	80172d0 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8017058:	4b17      	ldr	r3, [pc, #92]	; (80170b8 <tcp_process+0x7d0>)
 801705a:	781b      	ldrb	r3, [r3, #0]
 801705c:	f003 0310 	and.w	r3, r3, #16
 8017060:	2b00      	cmp	r3, #0
 8017062:	d01f      	beq.n	80170a4 <tcp_process+0x7bc>
 8017064:	687b      	ldr	r3, [r7, #4]
 8017066:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017068:	4b14      	ldr	r3, [pc, #80]	; (80170bc <tcp_process+0x7d4>)
 801706a:	681b      	ldr	r3, [r3, #0]
 801706c:	429a      	cmp	r2, r3
 801706e:	d119      	bne.n	80170a4 <tcp_process+0x7bc>
 8017070:	687b      	ldr	r3, [r7, #4]
 8017072:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017074:	2b00      	cmp	r3, #0
 8017076:	d115      	bne.n	80170a4 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8017078:	4b11      	ldr	r3, [pc, #68]	; (80170c0 <tcp_process+0x7d8>)
 801707a:	781b      	ldrb	r3, [r3, #0]
 801707c:	f043 0310 	orr.w	r3, r3, #16
 8017080:	b2da      	uxtb	r2, r3
 8017082:	4b0f      	ldr	r3, [pc, #60]	; (80170c0 <tcp_process+0x7d8>)
 8017084:	701a      	strb	r2, [r3, #0]
      }
      break;
 8017086:	e00d      	b.n	80170a4 <tcp_process+0x7bc>
    default:
      break;
 8017088:	bf00      	nop
 801708a:	e00c      	b.n	80170a6 <tcp_process+0x7be>
      break;
 801708c:	bf00      	nop
 801708e:	e00a      	b.n	80170a6 <tcp_process+0x7be>
      break;
 8017090:	bf00      	nop
 8017092:	e008      	b.n	80170a6 <tcp_process+0x7be>
      break;
 8017094:	bf00      	nop
 8017096:	e006      	b.n	80170a6 <tcp_process+0x7be>
      break;
 8017098:	bf00      	nop
 801709a:	e004      	b.n	80170a6 <tcp_process+0x7be>
      break;
 801709c:	bf00      	nop
 801709e:	e002      	b.n	80170a6 <tcp_process+0x7be>
      break;
 80170a0:	bf00      	nop
 80170a2:	e000      	b.n	80170a6 <tcp_process+0x7be>
      break;
 80170a4:	bf00      	nop
  }
  return ERR_OK;
 80170a6:	2300      	movs	r3, #0
}
 80170a8:	4618      	mov	r0, r3
 80170aa:	3724      	adds	r7, #36	; 0x24
 80170ac:	46bd      	mov	sp, r7
 80170ae:	bd90      	pop	{r4, r7, pc}
 80170b0:	2000b3b8 	.word	0x2000b3b8
 80170b4:	2000b3cc 	.word	0x2000b3cc
 80170b8:	20004550 	.word	0x20004550
 80170bc:	20004548 	.word	0x20004548
 80170c0:	20004551 	.word	0x20004551
 80170c4:	2000b3bc 	.word	0x2000b3bc

080170c8 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 80170c8:	b590      	push	{r4, r7, lr}
 80170ca:	b085      	sub	sp, #20
 80170cc:	af00      	add	r7, sp, #0
 80170ce:	6078      	str	r0, [r7, #4]
 80170d0:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 80170d2:	687b      	ldr	r3, [r7, #4]
 80170d4:	2b00      	cmp	r3, #0
 80170d6:	d106      	bne.n	80170e6 <tcp_oos_insert_segment+0x1e>
 80170d8:	4b3b      	ldr	r3, [pc, #236]	; (80171c8 <tcp_oos_insert_segment+0x100>)
 80170da:	f240 421f 	movw	r2, #1055	; 0x41f
 80170de:	493b      	ldr	r1, [pc, #236]	; (80171cc <tcp_oos_insert_segment+0x104>)
 80170e0:	483b      	ldr	r0, [pc, #236]	; (80171d0 <tcp_oos_insert_segment+0x108>)
 80170e2:	f005 ffaf 	bl	801d044 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 80170e6:	687b      	ldr	r3, [r7, #4]
 80170e8:	68db      	ldr	r3, [r3, #12]
 80170ea:	899b      	ldrh	r3, [r3, #12]
 80170ec:	b29b      	uxth	r3, r3
 80170ee:	4618      	mov	r0, r3
 80170f0:	f7fb f974 	bl	80123dc <lwip_htons>
 80170f4:	4603      	mov	r3, r0
 80170f6:	b2db      	uxtb	r3, r3
 80170f8:	f003 0301 	and.w	r3, r3, #1
 80170fc:	2b00      	cmp	r3, #0
 80170fe:	d028      	beq.n	8017152 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8017100:	6838      	ldr	r0, [r7, #0]
 8017102:	f7fe f973 	bl	80153ec <tcp_segs_free>
    next = NULL;
 8017106:	2300      	movs	r3, #0
 8017108:	603b      	str	r3, [r7, #0]
 801710a:	e056      	b.n	80171ba <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801710c:	683b      	ldr	r3, [r7, #0]
 801710e:	68db      	ldr	r3, [r3, #12]
 8017110:	899b      	ldrh	r3, [r3, #12]
 8017112:	b29b      	uxth	r3, r3
 8017114:	4618      	mov	r0, r3
 8017116:	f7fb f961 	bl	80123dc <lwip_htons>
 801711a:	4603      	mov	r3, r0
 801711c:	b2db      	uxtb	r3, r3
 801711e:	f003 0301 	and.w	r3, r3, #1
 8017122:	2b00      	cmp	r3, #0
 8017124:	d00d      	beq.n	8017142 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8017126:	687b      	ldr	r3, [r7, #4]
 8017128:	68db      	ldr	r3, [r3, #12]
 801712a:	899b      	ldrh	r3, [r3, #12]
 801712c:	b29c      	uxth	r4, r3
 801712e:	2001      	movs	r0, #1
 8017130:	f7fb f954 	bl	80123dc <lwip_htons>
 8017134:	4603      	mov	r3, r0
 8017136:	461a      	mov	r2, r3
 8017138:	687b      	ldr	r3, [r7, #4]
 801713a:	68db      	ldr	r3, [r3, #12]
 801713c:	4322      	orrs	r2, r4
 801713e:	b292      	uxth	r2, r2
 8017140:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8017142:	683b      	ldr	r3, [r7, #0]
 8017144:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8017146:	683b      	ldr	r3, [r7, #0]
 8017148:	681b      	ldr	r3, [r3, #0]
 801714a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 801714c:	68f8      	ldr	r0, [r7, #12]
 801714e:	f7fe f961 	bl	8015414 <tcp_seg_free>
    while (next &&
 8017152:	683b      	ldr	r3, [r7, #0]
 8017154:	2b00      	cmp	r3, #0
 8017156:	d00e      	beq.n	8017176 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8017158:	687b      	ldr	r3, [r7, #4]
 801715a:	891b      	ldrh	r3, [r3, #8]
 801715c:	461a      	mov	r2, r3
 801715e:	4b1d      	ldr	r3, [pc, #116]	; (80171d4 <tcp_oos_insert_segment+0x10c>)
 8017160:	681b      	ldr	r3, [r3, #0]
 8017162:	441a      	add	r2, r3
 8017164:	683b      	ldr	r3, [r7, #0]
 8017166:	68db      	ldr	r3, [r3, #12]
 8017168:	685b      	ldr	r3, [r3, #4]
 801716a:	6839      	ldr	r1, [r7, #0]
 801716c:	8909      	ldrh	r1, [r1, #8]
 801716e:	440b      	add	r3, r1
 8017170:	1ad3      	subs	r3, r2, r3
    while (next &&
 8017172:	2b00      	cmp	r3, #0
 8017174:	daca      	bge.n	801710c <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8017176:	683b      	ldr	r3, [r7, #0]
 8017178:	2b00      	cmp	r3, #0
 801717a:	d01e      	beq.n	80171ba <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801717c:	687b      	ldr	r3, [r7, #4]
 801717e:	891b      	ldrh	r3, [r3, #8]
 8017180:	461a      	mov	r2, r3
 8017182:	4b14      	ldr	r3, [pc, #80]	; (80171d4 <tcp_oos_insert_segment+0x10c>)
 8017184:	681b      	ldr	r3, [r3, #0]
 8017186:	441a      	add	r2, r3
 8017188:	683b      	ldr	r3, [r7, #0]
 801718a:	68db      	ldr	r3, [r3, #12]
 801718c:	685b      	ldr	r3, [r3, #4]
 801718e:	1ad3      	subs	r3, r2, r3
    if (next &&
 8017190:	2b00      	cmp	r3, #0
 8017192:	dd12      	ble.n	80171ba <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8017194:	683b      	ldr	r3, [r7, #0]
 8017196:	68db      	ldr	r3, [r3, #12]
 8017198:	685b      	ldr	r3, [r3, #4]
 801719a:	b29a      	uxth	r2, r3
 801719c:	4b0d      	ldr	r3, [pc, #52]	; (80171d4 <tcp_oos_insert_segment+0x10c>)
 801719e:	681b      	ldr	r3, [r3, #0]
 80171a0:	b29b      	uxth	r3, r3
 80171a2:	1ad3      	subs	r3, r2, r3
 80171a4:	b29a      	uxth	r2, r3
 80171a6:	687b      	ldr	r3, [r7, #4]
 80171a8:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 80171aa:	687b      	ldr	r3, [r7, #4]
 80171ac:	685a      	ldr	r2, [r3, #4]
 80171ae:	687b      	ldr	r3, [r7, #4]
 80171b0:	891b      	ldrh	r3, [r3, #8]
 80171b2:	4619      	mov	r1, r3
 80171b4:	4610      	mov	r0, r2
 80171b6:	f7fc fb69 	bl	801388c <pbuf_realloc>
    }
  }
  cseg->next = next;
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	683a      	ldr	r2, [r7, #0]
 80171be:	601a      	str	r2, [r3, #0]
}
 80171c0:	bf00      	nop
 80171c2:	3714      	adds	r7, #20
 80171c4:	46bd      	mov	sp, r7
 80171c6:	bd90      	pop	{r4, r7, pc}
 80171c8:	0801f4f8 	.word	0x0801f4f8
 80171cc:	0801f7b8 	.word	0x0801f7b8
 80171d0:	0801f544 	.word	0x0801f544
 80171d4:	20004544 	.word	0x20004544

080171d8 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 80171d8:	b5b0      	push	{r4, r5, r7, lr}
 80171da:	b086      	sub	sp, #24
 80171dc:	af00      	add	r7, sp, #0
 80171de:	60f8      	str	r0, [r7, #12]
 80171e0:	60b9      	str	r1, [r7, #8]
 80171e2:	607a      	str	r2, [r7, #4]
 80171e4:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 80171e6:	e03e      	b.n	8017266 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 80171e8:	68bb      	ldr	r3, [r7, #8]
 80171ea:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 80171ec:	68bb      	ldr	r3, [r7, #8]
 80171ee:	681b      	ldr	r3, [r3, #0]
 80171f0:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80171f2:	697b      	ldr	r3, [r7, #20]
 80171f4:	685b      	ldr	r3, [r3, #4]
 80171f6:	4618      	mov	r0, r3
 80171f8:	f7fc fd5c 	bl	8013cb4 <pbuf_clen>
 80171fc:	4603      	mov	r3, r0
 80171fe:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8017200:	68fb      	ldr	r3, [r7, #12]
 8017202:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017206:	8a7a      	ldrh	r2, [r7, #18]
 8017208:	429a      	cmp	r2, r3
 801720a:	d906      	bls.n	801721a <tcp_free_acked_segments+0x42>
 801720c:	4b2a      	ldr	r3, [pc, #168]	; (80172b8 <tcp_free_acked_segments+0xe0>)
 801720e:	f240 4257 	movw	r2, #1111	; 0x457
 8017212:	492a      	ldr	r1, [pc, #168]	; (80172bc <tcp_free_acked_segments+0xe4>)
 8017214:	482a      	ldr	r0, [pc, #168]	; (80172c0 <tcp_free_acked_segments+0xe8>)
 8017216:	f005 ff15 	bl	801d044 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 801721a:	68fb      	ldr	r3, [r7, #12]
 801721c:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 8017220:	8a7b      	ldrh	r3, [r7, #18]
 8017222:	1ad3      	subs	r3, r2, r3
 8017224:	b29a      	uxth	r2, r3
 8017226:	68fb      	ldr	r3, [r7, #12]
 8017228:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 801722c:	697b      	ldr	r3, [r7, #20]
 801722e:	891a      	ldrh	r2, [r3, #8]
 8017230:	4b24      	ldr	r3, [pc, #144]	; (80172c4 <tcp_free_acked_segments+0xec>)
 8017232:	881b      	ldrh	r3, [r3, #0]
 8017234:	4413      	add	r3, r2
 8017236:	b29a      	uxth	r2, r3
 8017238:	4b22      	ldr	r3, [pc, #136]	; (80172c4 <tcp_free_acked_segments+0xec>)
 801723a:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 801723c:	6978      	ldr	r0, [r7, #20]
 801723e:	f7fe f8e9 	bl	8015414 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8017242:	68fb      	ldr	r3, [r7, #12]
 8017244:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017248:	2b00      	cmp	r3, #0
 801724a:	d00c      	beq.n	8017266 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 801724c:	68bb      	ldr	r3, [r7, #8]
 801724e:	2b00      	cmp	r3, #0
 8017250:	d109      	bne.n	8017266 <tcp_free_acked_segments+0x8e>
 8017252:	683b      	ldr	r3, [r7, #0]
 8017254:	2b00      	cmp	r3, #0
 8017256:	d106      	bne.n	8017266 <tcp_free_acked_segments+0x8e>
 8017258:	4b17      	ldr	r3, [pc, #92]	; (80172b8 <tcp_free_acked_segments+0xe0>)
 801725a:	f240 4262 	movw	r2, #1122	; 0x462
 801725e:	491a      	ldr	r1, [pc, #104]	; (80172c8 <tcp_free_acked_segments+0xf0>)
 8017260:	4817      	ldr	r0, [pc, #92]	; (80172c0 <tcp_free_acked_segments+0xe8>)
 8017262:	f005 feef 	bl	801d044 <iprintf>
  while (seg_list != NULL &&
 8017266:	68bb      	ldr	r3, [r7, #8]
 8017268:	2b00      	cmp	r3, #0
 801726a:	d020      	beq.n	80172ae <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801726c:	68bb      	ldr	r3, [r7, #8]
 801726e:	68db      	ldr	r3, [r3, #12]
 8017270:	685b      	ldr	r3, [r3, #4]
 8017272:	4618      	mov	r0, r3
 8017274:	f7fb f8c7 	bl	8012406 <lwip_htonl>
 8017278:	4604      	mov	r4, r0
 801727a:	68bb      	ldr	r3, [r7, #8]
 801727c:	891b      	ldrh	r3, [r3, #8]
 801727e:	461d      	mov	r5, r3
 8017280:	68bb      	ldr	r3, [r7, #8]
 8017282:	68db      	ldr	r3, [r3, #12]
 8017284:	899b      	ldrh	r3, [r3, #12]
 8017286:	b29b      	uxth	r3, r3
 8017288:	4618      	mov	r0, r3
 801728a:	f7fb f8a7 	bl	80123dc <lwip_htons>
 801728e:	4603      	mov	r3, r0
 8017290:	b2db      	uxtb	r3, r3
 8017292:	f003 0303 	and.w	r3, r3, #3
 8017296:	2b00      	cmp	r3, #0
 8017298:	d001      	beq.n	801729e <tcp_free_acked_segments+0xc6>
 801729a:	2301      	movs	r3, #1
 801729c:	e000      	b.n	80172a0 <tcp_free_acked_segments+0xc8>
 801729e:	2300      	movs	r3, #0
 80172a0:	442b      	add	r3, r5
 80172a2:	18e2      	adds	r2, r4, r3
 80172a4:	4b09      	ldr	r3, [pc, #36]	; (80172cc <tcp_free_acked_segments+0xf4>)
 80172a6:	681b      	ldr	r3, [r3, #0]
 80172a8:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 80172aa:	2b00      	cmp	r3, #0
 80172ac:	dd9c      	ble.n	80171e8 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 80172ae:	68bb      	ldr	r3, [r7, #8]
}
 80172b0:	4618      	mov	r0, r3
 80172b2:	3718      	adds	r7, #24
 80172b4:	46bd      	mov	sp, r7
 80172b6:	bdb0      	pop	{r4, r5, r7, pc}
 80172b8:	0801f4f8 	.word	0x0801f4f8
 80172bc:	0801f7e0 	.word	0x0801f7e0
 80172c0:	0801f544 	.word	0x0801f544
 80172c4:	2000454c 	.word	0x2000454c
 80172c8:	0801f808 	.word	0x0801f808
 80172cc:	20004548 	.word	0x20004548

080172d0 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 80172d0:	b5b0      	push	{r4, r5, r7, lr}
 80172d2:	b094      	sub	sp, #80	; 0x50
 80172d4:	af00      	add	r7, sp, #0
 80172d6:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 80172d8:	2300      	movs	r3, #0
 80172da:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	2b00      	cmp	r3, #0
 80172e0:	d106      	bne.n	80172f0 <tcp_receive+0x20>
 80172e2:	4ba6      	ldr	r3, [pc, #664]	; (801757c <tcp_receive+0x2ac>)
 80172e4:	f240 427b 	movw	r2, #1147	; 0x47b
 80172e8:	49a5      	ldr	r1, [pc, #660]	; (8017580 <tcp_receive+0x2b0>)
 80172ea:	48a6      	ldr	r0, [pc, #664]	; (8017584 <tcp_receive+0x2b4>)
 80172ec:	f005 feaa 	bl	801d044 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80172f0:	687b      	ldr	r3, [r7, #4]
 80172f2:	7d1b      	ldrb	r3, [r3, #20]
 80172f4:	2b03      	cmp	r3, #3
 80172f6:	d806      	bhi.n	8017306 <tcp_receive+0x36>
 80172f8:	4ba0      	ldr	r3, [pc, #640]	; (801757c <tcp_receive+0x2ac>)
 80172fa:	f240 427c 	movw	r2, #1148	; 0x47c
 80172fe:	49a2      	ldr	r1, [pc, #648]	; (8017588 <tcp_receive+0x2b8>)
 8017300:	48a0      	ldr	r0, [pc, #640]	; (8017584 <tcp_receive+0x2b4>)
 8017302:	f005 fe9f 	bl	801d044 <iprintf>

  if (flags & TCP_ACK) {
 8017306:	4ba1      	ldr	r3, [pc, #644]	; (801758c <tcp_receive+0x2bc>)
 8017308:	781b      	ldrb	r3, [r3, #0]
 801730a:	f003 0310 	and.w	r3, r3, #16
 801730e:	2b00      	cmp	r3, #0
 8017310:	f000 8263 	beq.w	80177da <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8017314:	687b      	ldr	r3, [r7, #4]
 8017316:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801731a:	461a      	mov	r2, r3
 801731c:	687b      	ldr	r3, [r7, #4]
 801731e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8017320:	4413      	add	r3, r2
 8017322:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8017324:	687b      	ldr	r3, [r7, #4]
 8017326:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8017328:	4b99      	ldr	r3, [pc, #612]	; (8017590 <tcp_receive+0x2c0>)
 801732a:	681b      	ldr	r3, [r3, #0]
 801732c:	1ad3      	subs	r3, r2, r3
 801732e:	2b00      	cmp	r3, #0
 8017330:	db1b      	blt.n	801736a <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017332:	687b      	ldr	r3, [r7, #4]
 8017334:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8017336:	4b96      	ldr	r3, [pc, #600]	; (8017590 <tcp_receive+0x2c0>)
 8017338:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 801733a:	429a      	cmp	r2, r3
 801733c:	d106      	bne.n	801734c <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 801733e:	687b      	ldr	r3, [r7, #4]
 8017340:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8017342:	4b94      	ldr	r3, [pc, #592]	; (8017594 <tcp_receive+0x2c4>)
 8017344:	681b      	ldr	r3, [r3, #0]
 8017346:	1ad3      	subs	r3, r2, r3
 8017348:	2b00      	cmp	r3, #0
 801734a:	db0e      	blt.n	801736a <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 801734c:	687b      	ldr	r3, [r7, #4]
 801734e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8017350:	4b90      	ldr	r3, [pc, #576]	; (8017594 <tcp_receive+0x2c4>)
 8017352:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8017354:	429a      	cmp	r2, r3
 8017356:	d125      	bne.n	80173a4 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8017358:	4b8f      	ldr	r3, [pc, #572]	; (8017598 <tcp_receive+0x2c8>)
 801735a:	681b      	ldr	r3, [r3, #0]
 801735c:	89db      	ldrh	r3, [r3, #14]
 801735e:	b29a      	uxth	r2, r3
 8017360:	687b      	ldr	r3, [r7, #4]
 8017362:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017366:	429a      	cmp	r2, r3
 8017368:	d91c      	bls.n	80173a4 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801736a:	4b8b      	ldr	r3, [pc, #556]	; (8017598 <tcp_receive+0x2c8>)
 801736c:	681b      	ldr	r3, [r3, #0]
 801736e:	89db      	ldrh	r3, [r3, #14]
 8017370:	b29a      	uxth	r2, r3
 8017372:	687b      	ldr	r3, [r7, #4]
 8017374:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8017378:	687b      	ldr	r3, [r7, #4]
 801737a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 801737e:	687b      	ldr	r3, [r7, #4]
 8017380:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8017384:	429a      	cmp	r2, r3
 8017386:	d205      	bcs.n	8017394 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8017388:	687b      	ldr	r3, [r7, #4]
 801738a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801738e:	687b      	ldr	r3, [r7, #4]
 8017390:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8017394:	4b7e      	ldr	r3, [pc, #504]	; (8017590 <tcp_receive+0x2c0>)
 8017396:	681a      	ldr	r2, [r3, #0]
 8017398:	687b      	ldr	r3, [r7, #4]
 801739a:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 801739c:	4b7d      	ldr	r3, [pc, #500]	; (8017594 <tcp_receive+0x2c4>)
 801739e:	681a      	ldr	r2, [r3, #0]
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 80173a4:	4b7b      	ldr	r3, [pc, #492]	; (8017594 <tcp_receive+0x2c4>)
 80173a6:	681a      	ldr	r2, [r3, #0]
 80173a8:	687b      	ldr	r3, [r7, #4]
 80173aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80173ac:	1ad3      	subs	r3, r2, r3
 80173ae:	2b00      	cmp	r3, #0
 80173b0:	dc58      	bgt.n	8017464 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 80173b2:	4b7a      	ldr	r3, [pc, #488]	; (801759c <tcp_receive+0x2cc>)
 80173b4:	881b      	ldrh	r3, [r3, #0]
 80173b6:	2b00      	cmp	r3, #0
 80173b8:	d14b      	bne.n	8017452 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 80173ba:	687b      	ldr	r3, [r7, #4]
 80173bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80173be:	687a      	ldr	r2, [r7, #4]
 80173c0:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 80173c4:	4413      	add	r3, r2
 80173c6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80173c8:	429a      	cmp	r2, r3
 80173ca:	d142      	bne.n	8017452 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 80173cc:	687b      	ldr	r3, [r7, #4]
 80173ce:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80173d2:	2b00      	cmp	r3, #0
 80173d4:	db3d      	blt.n	8017452 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 80173d6:	687b      	ldr	r3, [r7, #4]
 80173d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80173da:	4b6e      	ldr	r3, [pc, #440]	; (8017594 <tcp_receive+0x2c4>)
 80173dc:	681b      	ldr	r3, [r3, #0]
 80173de:	429a      	cmp	r2, r3
 80173e0:	d137      	bne.n	8017452 <tcp_receive+0x182>
              found_dupack = 1;
 80173e2:	2301      	movs	r3, #1
 80173e4:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 80173e6:	687b      	ldr	r3, [r7, #4]
 80173e8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80173ec:	2bff      	cmp	r3, #255	; 0xff
 80173ee:	d007      	beq.n	8017400 <tcp_receive+0x130>
                ++pcb->dupacks;
 80173f0:	687b      	ldr	r3, [r7, #4]
 80173f2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80173f6:	3301      	adds	r3, #1
 80173f8:	b2da      	uxtb	r2, r3
 80173fa:	687b      	ldr	r3, [r7, #4]
 80173fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 8017400:	687b      	ldr	r3, [r7, #4]
 8017402:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8017406:	2b03      	cmp	r3, #3
 8017408:	d91b      	bls.n	8017442 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 801740a:	687b      	ldr	r3, [r7, #4]
 801740c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017410:	687b      	ldr	r3, [r7, #4]
 8017412:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017414:	4413      	add	r3, r2
 8017416:	b29a      	uxth	r2, r3
 8017418:	687b      	ldr	r3, [r7, #4]
 801741a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801741e:	429a      	cmp	r2, r3
 8017420:	d30a      	bcc.n	8017438 <tcp_receive+0x168>
 8017422:	687b      	ldr	r3, [r7, #4]
 8017424:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017428:	687b      	ldr	r3, [r7, #4]
 801742a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801742c:	4413      	add	r3, r2
 801742e:	b29a      	uxth	r2, r3
 8017430:	687b      	ldr	r3, [r7, #4]
 8017432:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8017436:	e004      	b.n	8017442 <tcp_receive+0x172>
 8017438:	687b      	ldr	r3, [r7, #4]
 801743a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801743e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 8017442:	687b      	ldr	r3, [r7, #4]
 8017444:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8017448:	2b02      	cmp	r3, #2
 801744a:	d902      	bls.n	8017452 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 801744c:	6878      	ldr	r0, [r7, #4]
 801744e:	f002 fb47 	bl	8019ae0 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8017452:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8017454:	2b00      	cmp	r3, #0
 8017456:	f040 8160 	bne.w	801771a <tcp_receive+0x44a>
        pcb->dupacks = 0;
 801745a:	687b      	ldr	r3, [r7, #4]
 801745c:	2200      	movs	r2, #0
 801745e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8017462:	e15a      	b.n	801771a <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017464:	4b4b      	ldr	r3, [pc, #300]	; (8017594 <tcp_receive+0x2c4>)
 8017466:	681a      	ldr	r2, [r3, #0]
 8017468:	687b      	ldr	r3, [r7, #4]
 801746a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801746c:	1ad3      	subs	r3, r2, r3
 801746e:	3b01      	subs	r3, #1
 8017470:	2b00      	cmp	r3, #0
 8017472:	f2c0 814d 	blt.w	8017710 <tcp_receive+0x440>
 8017476:	4b47      	ldr	r3, [pc, #284]	; (8017594 <tcp_receive+0x2c4>)
 8017478:	681a      	ldr	r2, [r3, #0]
 801747a:	687b      	ldr	r3, [r7, #4]
 801747c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801747e:	1ad3      	subs	r3, r2, r3
 8017480:	2b00      	cmp	r3, #0
 8017482:	f300 8145 	bgt.w	8017710 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8017486:	687b      	ldr	r3, [r7, #4]
 8017488:	8b5b      	ldrh	r3, [r3, #26]
 801748a:	f003 0304 	and.w	r3, r3, #4
 801748e:	2b00      	cmp	r3, #0
 8017490:	d010      	beq.n	80174b4 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8017492:	687b      	ldr	r3, [r7, #4]
 8017494:	8b5b      	ldrh	r3, [r3, #26]
 8017496:	f023 0304 	bic.w	r3, r3, #4
 801749a:	b29a      	uxth	r2, r3
 801749c:	687b      	ldr	r3, [r7, #4]
 801749e:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 80174a0:	687b      	ldr	r3, [r7, #4]
 80174a2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 80174a6:	687b      	ldr	r3, [r7, #4]
 80174a8:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	2200      	movs	r2, #0
 80174b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 80174b4:	687b      	ldr	r3, [r7, #4]
 80174b6:	2200      	movs	r2, #0
 80174b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80174bc:	687b      	ldr	r3, [r7, #4]
 80174be:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80174c2:	10db      	asrs	r3, r3, #3
 80174c4:	b21b      	sxth	r3, r3
 80174c6:	b29a      	uxth	r2, r3
 80174c8:	687b      	ldr	r3, [r7, #4]
 80174ca:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80174ce:	b29b      	uxth	r3, r3
 80174d0:	4413      	add	r3, r2
 80174d2:	b29b      	uxth	r3, r3
 80174d4:	b21a      	sxth	r2, r3
 80174d6:	687b      	ldr	r3, [r7, #4]
 80174d8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 80174dc:	4b2d      	ldr	r3, [pc, #180]	; (8017594 <tcp_receive+0x2c4>)
 80174de:	681b      	ldr	r3, [r3, #0]
 80174e0:	b29a      	uxth	r2, r3
 80174e2:	687b      	ldr	r3, [r7, #4]
 80174e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80174e6:	b29b      	uxth	r3, r3
 80174e8:	1ad3      	subs	r3, r2, r3
 80174ea:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 80174ec:	687b      	ldr	r3, [r7, #4]
 80174ee:	2200      	movs	r2, #0
 80174f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 80174f4:	4b27      	ldr	r3, [pc, #156]	; (8017594 <tcp_receive+0x2c4>)
 80174f6:	681a      	ldr	r2, [r3, #0]
 80174f8:	687b      	ldr	r3, [r7, #4]
 80174fa:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80174fc:	687b      	ldr	r3, [r7, #4]
 80174fe:	7d1b      	ldrb	r3, [r3, #20]
 8017500:	2b03      	cmp	r3, #3
 8017502:	f240 8096 	bls.w	8017632 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 8017506:	687b      	ldr	r3, [r7, #4]
 8017508:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801750c:	687b      	ldr	r3, [r7, #4]
 801750e:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8017512:	429a      	cmp	r2, r3
 8017514:	d244      	bcs.n	80175a0 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8017516:	687b      	ldr	r3, [r7, #4]
 8017518:	8b5b      	ldrh	r3, [r3, #26]
 801751a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801751e:	2b00      	cmp	r3, #0
 8017520:	d001      	beq.n	8017526 <tcp_receive+0x256>
 8017522:	2301      	movs	r3, #1
 8017524:	e000      	b.n	8017528 <tcp_receive+0x258>
 8017526:	2302      	movs	r3, #2
 8017528:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801752c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8017530:	b29a      	uxth	r2, r3
 8017532:	687b      	ldr	r3, [r7, #4]
 8017534:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017536:	fb12 f303 	smulbb	r3, r2, r3
 801753a:	b29b      	uxth	r3, r3
 801753c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801753e:	4293      	cmp	r3, r2
 8017540:	bf28      	it	cs
 8017542:	4613      	movcs	r3, r2
 8017544:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 8017546:	687b      	ldr	r3, [r7, #4]
 8017548:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801754c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801754e:	4413      	add	r3, r2
 8017550:	b29a      	uxth	r2, r3
 8017552:	687b      	ldr	r3, [r7, #4]
 8017554:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8017558:	429a      	cmp	r2, r3
 801755a:	d309      	bcc.n	8017570 <tcp_receive+0x2a0>
 801755c:	687b      	ldr	r3, [r7, #4]
 801755e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017562:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8017564:	4413      	add	r3, r2
 8017566:	b29a      	uxth	r2, r3
 8017568:	687b      	ldr	r3, [r7, #4]
 801756a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801756e:	e060      	b.n	8017632 <tcp_receive+0x362>
 8017570:	687b      	ldr	r3, [r7, #4]
 8017572:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017576:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801757a:	e05a      	b.n	8017632 <tcp_receive+0x362>
 801757c:	0801f4f8 	.word	0x0801f4f8
 8017580:	0801f828 	.word	0x0801f828
 8017584:	0801f544 	.word	0x0801f544
 8017588:	0801f844 	.word	0x0801f844
 801758c:	20004550 	.word	0x20004550
 8017590:	20004544 	.word	0x20004544
 8017594:	20004548 	.word	0x20004548
 8017598:	20004534 	.word	0x20004534
 801759c:	2000454e 	.word	0x2000454e
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 80175a0:	687b      	ldr	r3, [r7, #4]
 80175a2:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80175a6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80175a8:	4413      	add	r3, r2
 80175aa:	b29a      	uxth	r2, r3
 80175ac:	687b      	ldr	r3, [r7, #4]
 80175ae:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 80175b2:	429a      	cmp	r2, r3
 80175b4:	d309      	bcc.n	80175ca <tcp_receive+0x2fa>
 80175b6:	687b      	ldr	r3, [r7, #4]
 80175b8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80175bc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80175be:	4413      	add	r3, r2
 80175c0:	b29a      	uxth	r2, r3
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 80175c8:	e004      	b.n	80175d4 <tcp_receive+0x304>
 80175ca:	687b      	ldr	r3, [r7, #4]
 80175cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80175d0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 80175d4:	687b      	ldr	r3, [r7, #4]
 80175d6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80175da:	687b      	ldr	r3, [r7, #4]
 80175dc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80175e0:	429a      	cmp	r2, r3
 80175e2:	d326      	bcc.n	8017632 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 80175e4:	687b      	ldr	r3, [r7, #4]
 80175e6:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 80175ea:	687b      	ldr	r3, [r7, #4]
 80175ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80175f0:	1ad3      	subs	r3, r2, r3
 80175f2:	b29a      	uxth	r2, r3
 80175f4:	687b      	ldr	r3, [r7, #4]
 80175f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80175fa:	687b      	ldr	r3, [r7, #4]
 80175fc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017604:	4413      	add	r3, r2
 8017606:	b29a      	uxth	r2, r3
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801760e:	429a      	cmp	r2, r3
 8017610:	d30a      	bcc.n	8017628 <tcp_receive+0x358>
 8017612:	687b      	ldr	r3, [r7, #4]
 8017614:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8017618:	687b      	ldr	r3, [r7, #4]
 801761a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801761c:	4413      	add	r3, r2
 801761e:	b29a      	uxth	r2, r3
 8017620:	687b      	ldr	r3, [r7, #4]
 8017622:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 8017626:	e004      	b.n	8017632 <tcp_receive+0x362>
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801762e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 8017632:	687b      	ldr	r3, [r7, #4]
 8017634:	6f19      	ldr	r1, [r3, #112]	; 0x70
 8017636:	687b      	ldr	r3, [r7, #4]
 8017638:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801763a:	4a98      	ldr	r2, [pc, #608]	; (801789c <tcp_receive+0x5cc>)
 801763c:	6878      	ldr	r0, [r7, #4]
 801763e:	f7ff fdcb 	bl	80171d8 <tcp_free_acked_segments>
 8017642:	4602      	mov	r2, r0
 8017644:	687b      	ldr	r3, [r7, #4]
 8017646:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 8017648:	687b      	ldr	r3, [r7, #4]
 801764a:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 801764c:	687b      	ldr	r3, [r7, #4]
 801764e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017650:	4a93      	ldr	r2, [pc, #588]	; (80178a0 <tcp_receive+0x5d0>)
 8017652:	6878      	ldr	r0, [r7, #4]
 8017654:	f7ff fdc0 	bl	80171d8 <tcp_free_acked_segments>
 8017658:	4602      	mov	r2, r0
 801765a:	687b      	ldr	r3, [r7, #4]
 801765c:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801765e:	687b      	ldr	r3, [r7, #4]
 8017660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017662:	2b00      	cmp	r3, #0
 8017664:	d104      	bne.n	8017670 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8017666:	687b      	ldr	r3, [r7, #4]
 8017668:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801766c:	861a      	strh	r2, [r3, #48]	; 0x30
 801766e:	e002      	b.n	8017676 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8017670:	687b      	ldr	r3, [r7, #4]
 8017672:	2200      	movs	r2, #0
 8017674:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8017676:	687b      	ldr	r3, [r7, #4]
 8017678:	2200      	movs	r2, #0
 801767a:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017680:	2b00      	cmp	r3, #0
 8017682:	d103      	bne.n	801768c <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8017684:	687b      	ldr	r3, [r7, #4]
 8017686:	2200      	movs	r2, #0
 8017688:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801768c:	687b      	ldr	r3, [r7, #4]
 801768e:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8017692:	4b84      	ldr	r3, [pc, #528]	; (80178a4 <tcp_receive+0x5d4>)
 8017694:	881b      	ldrh	r3, [r3, #0]
 8017696:	4413      	add	r3, r2
 8017698:	b29a      	uxth	r2, r3
 801769a:	687b      	ldr	r3, [r7, #4]
 801769c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 80176a0:	687b      	ldr	r3, [r7, #4]
 80176a2:	8b5b      	ldrh	r3, [r3, #26]
 80176a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80176a8:	2b00      	cmp	r3, #0
 80176aa:	d035      	beq.n	8017718 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 80176ac:	687b      	ldr	r3, [r7, #4]
 80176ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80176b0:	2b00      	cmp	r3, #0
 80176b2:	d118      	bne.n	80176e6 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 80176b4:	687b      	ldr	r3, [r7, #4]
 80176b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80176b8:	2b00      	cmp	r3, #0
 80176ba:	d00c      	beq.n	80176d6 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 80176bc:	687b      	ldr	r3, [r7, #4]
 80176be:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80176c0:	687b      	ldr	r3, [r7, #4]
 80176c2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80176c4:	68db      	ldr	r3, [r3, #12]
 80176c6:	685b      	ldr	r3, [r3, #4]
 80176c8:	4618      	mov	r0, r3
 80176ca:	f7fa fe9c 	bl	8012406 <lwip_htonl>
 80176ce:	4603      	mov	r3, r0
 80176d0:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 80176d2:	2b00      	cmp	r3, #0
 80176d4:	dc20      	bgt.n	8017718 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 80176d6:	687b      	ldr	r3, [r7, #4]
 80176d8:	8b5b      	ldrh	r3, [r3, #26]
 80176da:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80176de:	b29a      	uxth	r2, r3
 80176e0:	687b      	ldr	r3, [r7, #4]
 80176e2:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80176e4:	e018      	b.n	8017718 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 80176e6:	687b      	ldr	r3, [r7, #4]
 80176e8:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 80176ea:	687b      	ldr	r3, [r7, #4]
 80176ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80176ee:	68db      	ldr	r3, [r3, #12]
 80176f0:	685b      	ldr	r3, [r3, #4]
 80176f2:	4618      	mov	r0, r3
 80176f4:	f7fa fe87 	bl	8012406 <lwip_htonl>
 80176f8:	4603      	mov	r3, r0
 80176fa:	1ae3      	subs	r3, r4, r3
 80176fc:	2b00      	cmp	r3, #0
 80176fe:	dc0b      	bgt.n	8017718 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 8017700:	687b      	ldr	r3, [r7, #4]
 8017702:	8b5b      	ldrh	r3, [r3, #26]
 8017704:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8017708:	b29a      	uxth	r2, r3
 801770a:	687b      	ldr	r3, [r7, #4]
 801770c:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801770e:	e003      	b.n	8017718 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8017710:	6878      	ldr	r0, [r7, #4]
 8017712:	f002 fbdf 	bl	8019ed4 <tcp_send_empty_ack>
 8017716:	e000      	b.n	801771a <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017718:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801771a:	687b      	ldr	r3, [r7, #4]
 801771c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801771e:	2b00      	cmp	r3, #0
 8017720:	d05b      	beq.n	80177da <tcp_receive+0x50a>
 8017722:	687b      	ldr	r3, [r7, #4]
 8017724:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8017726:	4b60      	ldr	r3, [pc, #384]	; (80178a8 <tcp_receive+0x5d8>)
 8017728:	681b      	ldr	r3, [r3, #0]
 801772a:	1ad3      	subs	r3, r2, r3
 801772c:	2b00      	cmp	r3, #0
 801772e:	da54      	bge.n	80177da <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 8017730:	4b5e      	ldr	r3, [pc, #376]	; (80178ac <tcp_receive+0x5dc>)
 8017732:	681b      	ldr	r3, [r3, #0]
 8017734:	b29a      	uxth	r2, r3
 8017736:	687b      	ldr	r3, [r7, #4]
 8017738:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801773a:	b29b      	uxth	r3, r3
 801773c:	1ad3      	subs	r3, r2, r3
 801773e:	b29b      	uxth	r3, r3
 8017740:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 8017744:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8017748:	687b      	ldr	r3, [r7, #4]
 801774a:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801774e:	10db      	asrs	r3, r3, #3
 8017750:	b21b      	sxth	r3, r3
 8017752:	b29b      	uxth	r3, r3
 8017754:	1ad3      	subs	r3, r2, r3
 8017756:	b29b      	uxth	r3, r3
 8017758:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801775c:	687b      	ldr	r3, [r7, #4]
 801775e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8017762:	b29a      	uxth	r2, r3
 8017764:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8017768:	4413      	add	r3, r2
 801776a:	b29b      	uxth	r3, r3
 801776c:	b21a      	sxth	r2, r3
 801776e:	687b      	ldr	r3, [r7, #4]
 8017770:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8017772:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8017776:	2b00      	cmp	r3, #0
 8017778:	da05      	bge.n	8017786 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 801777a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801777e:	425b      	negs	r3, r3
 8017780:	b29b      	uxth	r3, r3
 8017782:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8017786:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801778a:	687b      	ldr	r3, [r7, #4]
 801778c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8017790:	109b      	asrs	r3, r3, #2
 8017792:	b21b      	sxth	r3, r3
 8017794:	b29b      	uxth	r3, r3
 8017796:	1ad3      	subs	r3, r2, r3
 8017798:	b29b      	uxth	r3, r3
 801779a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 801779e:	687b      	ldr	r3, [r7, #4]
 80177a0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80177a4:	b29a      	uxth	r2, r3
 80177a6:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80177aa:	4413      	add	r3, r2
 80177ac:	b29b      	uxth	r3, r3
 80177ae:	b21a      	sxth	r2, r3
 80177b0:	687b      	ldr	r3, [r7, #4]
 80177b2:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80177ba:	10db      	asrs	r3, r3, #3
 80177bc:	b21b      	sxth	r3, r3
 80177be:	b29a      	uxth	r2, r3
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 80177c6:	b29b      	uxth	r3, r3
 80177c8:	4413      	add	r3, r2
 80177ca:	b29b      	uxth	r3, r3
 80177cc:	b21a      	sxth	r2, r3
 80177ce:	687b      	ldr	r3, [r7, #4]
 80177d0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 80177d4:	687b      	ldr	r3, [r7, #4]
 80177d6:	2200      	movs	r2, #0
 80177d8:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 80177da:	4b35      	ldr	r3, [pc, #212]	; (80178b0 <tcp_receive+0x5e0>)
 80177dc:	881b      	ldrh	r3, [r3, #0]
 80177de:	2b00      	cmp	r3, #0
 80177e0:	f000 84e1 	beq.w	80181a6 <tcp_receive+0xed6>
 80177e4:	687b      	ldr	r3, [r7, #4]
 80177e6:	7d1b      	ldrb	r3, [r3, #20]
 80177e8:	2b06      	cmp	r3, #6
 80177ea:	f200 84dc 	bhi.w	80181a6 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80177ee:	687b      	ldr	r3, [r7, #4]
 80177f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80177f2:	4b30      	ldr	r3, [pc, #192]	; (80178b4 <tcp_receive+0x5e4>)
 80177f4:	681b      	ldr	r3, [r3, #0]
 80177f6:	1ad3      	subs	r3, r2, r3
 80177f8:	3b01      	subs	r3, #1
 80177fa:	2b00      	cmp	r3, #0
 80177fc:	f2c0 808e 	blt.w	801791c <tcp_receive+0x64c>
 8017800:	687b      	ldr	r3, [r7, #4]
 8017802:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017804:	4b2a      	ldr	r3, [pc, #168]	; (80178b0 <tcp_receive+0x5e0>)
 8017806:	881b      	ldrh	r3, [r3, #0]
 8017808:	4619      	mov	r1, r3
 801780a:	4b2a      	ldr	r3, [pc, #168]	; (80178b4 <tcp_receive+0x5e4>)
 801780c:	681b      	ldr	r3, [r3, #0]
 801780e:	440b      	add	r3, r1
 8017810:	1ad3      	subs	r3, r2, r3
 8017812:	3301      	adds	r3, #1
 8017814:	2b00      	cmp	r3, #0
 8017816:	f300 8081 	bgt.w	801791c <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801781a:	4b27      	ldr	r3, [pc, #156]	; (80178b8 <tcp_receive+0x5e8>)
 801781c:	685b      	ldr	r3, [r3, #4]
 801781e:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8017820:	687b      	ldr	r3, [r7, #4]
 8017822:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017824:	4b23      	ldr	r3, [pc, #140]	; (80178b4 <tcp_receive+0x5e4>)
 8017826:	681b      	ldr	r3, [r3, #0]
 8017828:	1ad3      	subs	r3, r2, r3
 801782a:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801782c:	4b22      	ldr	r3, [pc, #136]	; (80178b8 <tcp_receive+0x5e8>)
 801782e:	685b      	ldr	r3, [r3, #4]
 8017830:	2b00      	cmp	r3, #0
 8017832:	d106      	bne.n	8017842 <tcp_receive+0x572>
 8017834:	4b21      	ldr	r3, [pc, #132]	; (80178bc <tcp_receive+0x5ec>)
 8017836:	f240 5294 	movw	r2, #1428	; 0x594
 801783a:	4921      	ldr	r1, [pc, #132]	; (80178c0 <tcp_receive+0x5f0>)
 801783c:	4821      	ldr	r0, [pc, #132]	; (80178c4 <tcp_receive+0x5f4>)
 801783e:	f005 fc01 	bl	801d044 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 8017842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017844:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8017848:	4293      	cmp	r3, r2
 801784a:	d906      	bls.n	801785a <tcp_receive+0x58a>
 801784c:	4b1b      	ldr	r3, [pc, #108]	; (80178bc <tcp_receive+0x5ec>)
 801784e:	f240 5295 	movw	r2, #1429	; 0x595
 8017852:	491d      	ldr	r1, [pc, #116]	; (80178c8 <tcp_receive+0x5f8>)
 8017854:	481b      	ldr	r0, [pc, #108]	; (80178c4 <tcp_receive+0x5f4>)
 8017856:	f005 fbf5 	bl	801d044 <iprintf>
      off = (u16_t)off32;
 801785a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801785c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8017860:	4b15      	ldr	r3, [pc, #84]	; (80178b8 <tcp_receive+0x5e8>)
 8017862:	685b      	ldr	r3, [r3, #4]
 8017864:	891b      	ldrh	r3, [r3, #8]
 8017866:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801786a:	429a      	cmp	r2, r3
 801786c:	d906      	bls.n	801787c <tcp_receive+0x5ac>
 801786e:	4b13      	ldr	r3, [pc, #76]	; (80178bc <tcp_receive+0x5ec>)
 8017870:	f240 5297 	movw	r2, #1431	; 0x597
 8017874:	4915      	ldr	r1, [pc, #84]	; (80178cc <tcp_receive+0x5fc>)
 8017876:	4813      	ldr	r0, [pc, #76]	; (80178c4 <tcp_receive+0x5f4>)
 8017878:	f005 fbe4 	bl	801d044 <iprintf>
      inseg.len -= off;
 801787c:	4b0e      	ldr	r3, [pc, #56]	; (80178b8 <tcp_receive+0x5e8>)
 801787e:	891a      	ldrh	r2, [r3, #8]
 8017880:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017884:	1ad3      	subs	r3, r2, r3
 8017886:	b29a      	uxth	r2, r3
 8017888:	4b0b      	ldr	r3, [pc, #44]	; (80178b8 <tcp_receive+0x5e8>)
 801788a:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801788c:	4b0a      	ldr	r3, [pc, #40]	; (80178b8 <tcp_receive+0x5e8>)
 801788e:	685b      	ldr	r3, [r3, #4]
 8017890:	891a      	ldrh	r2, [r3, #8]
 8017892:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017896:	1ad3      	subs	r3, r2, r3
 8017898:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 801789a:	e029      	b.n	80178f0 <tcp_receive+0x620>
 801789c:	0801f860 	.word	0x0801f860
 80178a0:	0801f868 	.word	0x0801f868
 80178a4:	2000454c 	.word	0x2000454c
 80178a8:	20004548 	.word	0x20004548
 80178ac:	2000b3c0 	.word	0x2000b3c0
 80178b0:	2000454e 	.word	0x2000454e
 80178b4:	20004544 	.word	0x20004544
 80178b8:	20004524 	.word	0x20004524
 80178bc:	0801f4f8 	.word	0x0801f4f8
 80178c0:	0801f870 	.word	0x0801f870
 80178c4:	0801f544 	.word	0x0801f544
 80178c8:	0801f880 	.word	0x0801f880
 80178cc:	0801f890 	.word	0x0801f890
        off -= p->len;
 80178d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80178d2:	895b      	ldrh	r3, [r3, #10]
 80178d4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80178d8:	1ad3      	subs	r3, r2, r3
 80178da:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 80178de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80178e0:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80178e2:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 80178e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80178e6:	2200      	movs	r2, #0
 80178e8:	815a      	strh	r2, [r3, #10]
        p = p->next;
 80178ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80178ec:	681b      	ldr	r3, [r3, #0]
 80178ee:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 80178f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80178f2:	895b      	ldrh	r3, [r3, #10]
 80178f4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80178f8:	429a      	cmp	r2, r3
 80178fa:	d8e9      	bhi.n	80178d0 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80178fc:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8017900:	4619      	mov	r1, r3
 8017902:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8017904:	f7fc f8c2 	bl	8013a8c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8017908:	687b      	ldr	r3, [r7, #4]
 801790a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801790c:	4a91      	ldr	r2, [pc, #580]	; (8017b54 <tcp_receive+0x884>)
 801790e:	6013      	str	r3, [r2, #0]
 8017910:	4b91      	ldr	r3, [pc, #580]	; (8017b58 <tcp_receive+0x888>)
 8017912:	68db      	ldr	r3, [r3, #12]
 8017914:	4a8f      	ldr	r2, [pc, #572]	; (8017b54 <tcp_receive+0x884>)
 8017916:	6812      	ldr	r2, [r2, #0]
 8017918:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801791a:	e00d      	b.n	8017938 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801791c:	4b8d      	ldr	r3, [pc, #564]	; (8017b54 <tcp_receive+0x884>)
 801791e:	681a      	ldr	r2, [r3, #0]
 8017920:	687b      	ldr	r3, [r7, #4]
 8017922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017924:	1ad3      	subs	r3, r2, r3
 8017926:	2b00      	cmp	r3, #0
 8017928:	da06      	bge.n	8017938 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801792a:	687b      	ldr	r3, [r7, #4]
 801792c:	8b5b      	ldrh	r3, [r3, #26]
 801792e:	f043 0302 	orr.w	r3, r3, #2
 8017932:	b29a      	uxth	r2, r3
 8017934:	687b      	ldr	r3, [r7, #4]
 8017936:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8017938:	4b86      	ldr	r3, [pc, #536]	; (8017b54 <tcp_receive+0x884>)
 801793a:	681a      	ldr	r2, [r3, #0]
 801793c:	687b      	ldr	r3, [r7, #4]
 801793e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017940:	1ad3      	subs	r3, r2, r3
 8017942:	2b00      	cmp	r3, #0
 8017944:	f2c0 842a 	blt.w	801819c <tcp_receive+0xecc>
 8017948:	4b82      	ldr	r3, [pc, #520]	; (8017b54 <tcp_receive+0x884>)
 801794a:	681a      	ldr	r2, [r3, #0]
 801794c:	687b      	ldr	r3, [r7, #4]
 801794e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017950:	6879      	ldr	r1, [r7, #4]
 8017952:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017954:	440b      	add	r3, r1
 8017956:	1ad3      	subs	r3, r2, r3
 8017958:	3301      	adds	r3, #1
 801795a:	2b00      	cmp	r3, #0
 801795c:	f300 841e 	bgt.w	801819c <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8017960:	687b      	ldr	r3, [r7, #4]
 8017962:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017964:	4b7b      	ldr	r3, [pc, #492]	; (8017b54 <tcp_receive+0x884>)
 8017966:	681b      	ldr	r3, [r3, #0]
 8017968:	429a      	cmp	r2, r3
 801796a:	f040 829a 	bne.w	8017ea2 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801796e:	4b7a      	ldr	r3, [pc, #488]	; (8017b58 <tcp_receive+0x888>)
 8017970:	891c      	ldrh	r4, [r3, #8]
 8017972:	4b79      	ldr	r3, [pc, #484]	; (8017b58 <tcp_receive+0x888>)
 8017974:	68db      	ldr	r3, [r3, #12]
 8017976:	899b      	ldrh	r3, [r3, #12]
 8017978:	b29b      	uxth	r3, r3
 801797a:	4618      	mov	r0, r3
 801797c:	f7fa fd2e 	bl	80123dc <lwip_htons>
 8017980:	4603      	mov	r3, r0
 8017982:	b2db      	uxtb	r3, r3
 8017984:	f003 0303 	and.w	r3, r3, #3
 8017988:	2b00      	cmp	r3, #0
 801798a:	d001      	beq.n	8017990 <tcp_receive+0x6c0>
 801798c:	2301      	movs	r3, #1
 801798e:	e000      	b.n	8017992 <tcp_receive+0x6c2>
 8017990:	2300      	movs	r3, #0
 8017992:	4423      	add	r3, r4
 8017994:	b29a      	uxth	r2, r3
 8017996:	4b71      	ldr	r3, [pc, #452]	; (8017b5c <tcp_receive+0x88c>)
 8017998:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801799a:	687b      	ldr	r3, [r7, #4]
 801799c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 801799e:	4b6f      	ldr	r3, [pc, #444]	; (8017b5c <tcp_receive+0x88c>)
 80179a0:	881b      	ldrh	r3, [r3, #0]
 80179a2:	429a      	cmp	r2, r3
 80179a4:	d275      	bcs.n	8017a92 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 80179a6:	4b6c      	ldr	r3, [pc, #432]	; (8017b58 <tcp_receive+0x888>)
 80179a8:	68db      	ldr	r3, [r3, #12]
 80179aa:	899b      	ldrh	r3, [r3, #12]
 80179ac:	b29b      	uxth	r3, r3
 80179ae:	4618      	mov	r0, r3
 80179b0:	f7fa fd14 	bl	80123dc <lwip_htons>
 80179b4:	4603      	mov	r3, r0
 80179b6:	b2db      	uxtb	r3, r3
 80179b8:	f003 0301 	and.w	r3, r3, #1
 80179bc:	2b00      	cmp	r3, #0
 80179be:	d01f      	beq.n	8017a00 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 80179c0:	4b65      	ldr	r3, [pc, #404]	; (8017b58 <tcp_receive+0x888>)
 80179c2:	68db      	ldr	r3, [r3, #12]
 80179c4:	899b      	ldrh	r3, [r3, #12]
 80179c6:	b29b      	uxth	r3, r3
 80179c8:	b21b      	sxth	r3, r3
 80179ca:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80179ce:	b21c      	sxth	r4, r3
 80179d0:	4b61      	ldr	r3, [pc, #388]	; (8017b58 <tcp_receive+0x888>)
 80179d2:	68db      	ldr	r3, [r3, #12]
 80179d4:	899b      	ldrh	r3, [r3, #12]
 80179d6:	b29b      	uxth	r3, r3
 80179d8:	4618      	mov	r0, r3
 80179da:	f7fa fcff 	bl	80123dc <lwip_htons>
 80179de:	4603      	mov	r3, r0
 80179e0:	b2db      	uxtb	r3, r3
 80179e2:	b29b      	uxth	r3, r3
 80179e4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80179e8:	b29b      	uxth	r3, r3
 80179ea:	4618      	mov	r0, r3
 80179ec:	f7fa fcf6 	bl	80123dc <lwip_htons>
 80179f0:	4603      	mov	r3, r0
 80179f2:	b21b      	sxth	r3, r3
 80179f4:	4323      	orrs	r3, r4
 80179f6:	b21a      	sxth	r2, r3
 80179f8:	4b57      	ldr	r3, [pc, #348]	; (8017b58 <tcp_receive+0x888>)
 80179fa:	68db      	ldr	r3, [r3, #12]
 80179fc:	b292      	uxth	r2, r2
 80179fe:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8017a00:	687b      	ldr	r3, [r7, #4]
 8017a02:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017a04:	4b54      	ldr	r3, [pc, #336]	; (8017b58 <tcp_receive+0x888>)
 8017a06:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8017a08:	4b53      	ldr	r3, [pc, #332]	; (8017b58 <tcp_receive+0x888>)
 8017a0a:	68db      	ldr	r3, [r3, #12]
 8017a0c:	899b      	ldrh	r3, [r3, #12]
 8017a0e:	b29b      	uxth	r3, r3
 8017a10:	4618      	mov	r0, r3
 8017a12:	f7fa fce3 	bl	80123dc <lwip_htons>
 8017a16:	4603      	mov	r3, r0
 8017a18:	b2db      	uxtb	r3, r3
 8017a1a:	f003 0302 	and.w	r3, r3, #2
 8017a1e:	2b00      	cmp	r3, #0
 8017a20:	d005      	beq.n	8017a2e <tcp_receive+0x75e>
            inseg.len -= 1;
 8017a22:	4b4d      	ldr	r3, [pc, #308]	; (8017b58 <tcp_receive+0x888>)
 8017a24:	891b      	ldrh	r3, [r3, #8]
 8017a26:	3b01      	subs	r3, #1
 8017a28:	b29a      	uxth	r2, r3
 8017a2a:	4b4b      	ldr	r3, [pc, #300]	; (8017b58 <tcp_receive+0x888>)
 8017a2c:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8017a2e:	4b4a      	ldr	r3, [pc, #296]	; (8017b58 <tcp_receive+0x888>)
 8017a30:	685a      	ldr	r2, [r3, #4]
 8017a32:	4b49      	ldr	r3, [pc, #292]	; (8017b58 <tcp_receive+0x888>)
 8017a34:	891b      	ldrh	r3, [r3, #8]
 8017a36:	4619      	mov	r1, r3
 8017a38:	4610      	mov	r0, r2
 8017a3a:	f7fb ff27 	bl	801388c <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8017a3e:	4b46      	ldr	r3, [pc, #280]	; (8017b58 <tcp_receive+0x888>)
 8017a40:	891c      	ldrh	r4, [r3, #8]
 8017a42:	4b45      	ldr	r3, [pc, #276]	; (8017b58 <tcp_receive+0x888>)
 8017a44:	68db      	ldr	r3, [r3, #12]
 8017a46:	899b      	ldrh	r3, [r3, #12]
 8017a48:	b29b      	uxth	r3, r3
 8017a4a:	4618      	mov	r0, r3
 8017a4c:	f7fa fcc6 	bl	80123dc <lwip_htons>
 8017a50:	4603      	mov	r3, r0
 8017a52:	b2db      	uxtb	r3, r3
 8017a54:	f003 0303 	and.w	r3, r3, #3
 8017a58:	2b00      	cmp	r3, #0
 8017a5a:	d001      	beq.n	8017a60 <tcp_receive+0x790>
 8017a5c:	2301      	movs	r3, #1
 8017a5e:	e000      	b.n	8017a62 <tcp_receive+0x792>
 8017a60:	2300      	movs	r3, #0
 8017a62:	4423      	add	r3, r4
 8017a64:	b29a      	uxth	r2, r3
 8017a66:	4b3d      	ldr	r3, [pc, #244]	; (8017b5c <tcp_receive+0x88c>)
 8017a68:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8017a6a:	4b3c      	ldr	r3, [pc, #240]	; (8017b5c <tcp_receive+0x88c>)
 8017a6c:	881b      	ldrh	r3, [r3, #0]
 8017a6e:	461a      	mov	r2, r3
 8017a70:	4b38      	ldr	r3, [pc, #224]	; (8017b54 <tcp_receive+0x884>)
 8017a72:	681b      	ldr	r3, [r3, #0]
 8017a74:	441a      	add	r2, r3
 8017a76:	687b      	ldr	r3, [r7, #4]
 8017a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017a7a:	6879      	ldr	r1, [r7, #4]
 8017a7c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017a7e:	440b      	add	r3, r1
 8017a80:	429a      	cmp	r2, r3
 8017a82:	d006      	beq.n	8017a92 <tcp_receive+0x7c2>
 8017a84:	4b36      	ldr	r3, [pc, #216]	; (8017b60 <tcp_receive+0x890>)
 8017a86:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8017a8a:	4936      	ldr	r1, [pc, #216]	; (8017b64 <tcp_receive+0x894>)
 8017a8c:	4836      	ldr	r0, [pc, #216]	; (8017b68 <tcp_receive+0x898>)
 8017a8e:	f005 fad9 	bl	801d044 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8017a92:	687b      	ldr	r3, [r7, #4]
 8017a94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017a96:	2b00      	cmp	r3, #0
 8017a98:	f000 80e7 	beq.w	8017c6a <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017a9c:	4b2e      	ldr	r3, [pc, #184]	; (8017b58 <tcp_receive+0x888>)
 8017a9e:	68db      	ldr	r3, [r3, #12]
 8017aa0:	899b      	ldrh	r3, [r3, #12]
 8017aa2:	b29b      	uxth	r3, r3
 8017aa4:	4618      	mov	r0, r3
 8017aa6:	f7fa fc99 	bl	80123dc <lwip_htons>
 8017aaa:	4603      	mov	r3, r0
 8017aac:	b2db      	uxtb	r3, r3
 8017aae:	f003 0301 	and.w	r3, r3, #1
 8017ab2:	2b00      	cmp	r3, #0
 8017ab4:	d010      	beq.n	8017ad8 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8017ab6:	e00a      	b.n	8017ace <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8017ab8:	687b      	ldr	r3, [r7, #4]
 8017aba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017abc:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8017abe:	687b      	ldr	r3, [r7, #4]
 8017ac0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017ac2:	681a      	ldr	r2, [r3, #0]
 8017ac4:	687b      	ldr	r3, [r7, #4]
 8017ac6:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8017ac8:	68f8      	ldr	r0, [r7, #12]
 8017aca:	f7fd fca3 	bl	8015414 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8017ace:	687b      	ldr	r3, [r7, #4]
 8017ad0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017ad2:	2b00      	cmp	r3, #0
 8017ad4:	d1f0      	bne.n	8017ab8 <tcp_receive+0x7e8>
 8017ad6:	e0c8      	b.n	8017c6a <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8017ad8:	687b      	ldr	r3, [r7, #4]
 8017ada:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017adc:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8017ade:	e052      	b.n	8017b86 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8017ae0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017ae2:	68db      	ldr	r3, [r3, #12]
 8017ae4:	899b      	ldrh	r3, [r3, #12]
 8017ae6:	b29b      	uxth	r3, r3
 8017ae8:	4618      	mov	r0, r3
 8017aea:	f7fa fc77 	bl	80123dc <lwip_htons>
 8017aee:	4603      	mov	r3, r0
 8017af0:	b2db      	uxtb	r3, r3
 8017af2:	f003 0301 	and.w	r3, r3, #1
 8017af6:	2b00      	cmp	r3, #0
 8017af8:	d03d      	beq.n	8017b76 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8017afa:	4b17      	ldr	r3, [pc, #92]	; (8017b58 <tcp_receive+0x888>)
 8017afc:	68db      	ldr	r3, [r3, #12]
 8017afe:	899b      	ldrh	r3, [r3, #12]
 8017b00:	b29b      	uxth	r3, r3
 8017b02:	4618      	mov	r0, r3
 8017b04:	f7fa fc6a 	bl	80123dc <lwip_htons>
 8017b08:	4603      	mov	r3, r0
 8017b0a:	b2db      	uxtb	r3, r3
 8017b0c:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8017b10:	2b00      	cmp	r3, #0
 8017b12:	d130      	bne.n	8017b76 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8017b14:	4b10      	ldr	r3, [pc, #64]	; (8017b58 <tcp_receive+0x888>)
 8017b16:	68db      	ldr	r3, [r3, #12]
 8017b18:	899b      	ldrh	r3, [r3, #12]
 8017b1a:	b29c      	uxth	r4, r3
 8017b1c:	2001      	movs	r0, #1
 8017b1e:	f7fa fc5d 	bl	80123dc <lwip_htons>
 8017b22:	4603      	mov	r3, r0
 8017b24:	461a      	mov	r2, r3
 8017b26:	4b0c      	ldr	r3, [pc, #48]	; (8017b58 <tcp_receive+0x888>)
 8017b28:	68db      	ldr	r3, [r3, #12]
 8017b2a:	4322      	orrs	r2, r4
 8017b2c:	b292      	uxth	r2, r2
 8017b2e:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8017b30:	4b09      	ldr	r3, [pc, #36]	; (8017b58 <tcp_receive+0x888>)
 8017b32:	891c      	ldrh	r4, [r3, #8]
 8017b34:	4b08      	ldr	r3, [pc, #32]	; (8017b58 <tcp_receive+0x888>)
 8017b36:	68db      	ldr	r3, [r3, #12]
 8017b38:	899b      	ldrh	r3, [r3, #12]
 8017b3a:	b29b      	uxth	r3, r3
 8017b3c:	4618      	mov	r0, r3
 8017b3e:	f7fa fc4d 	bl	80123dc <lwip_htons>
 8017b42:	4603      	mov	r3, r0
 8017b44:	b2db      	uxtb	r3, r3
 8017b46:	f003 0303 	and.w	r3, r3, #3
 8017b4a:	2b00      	cmp	r3, #0
 8017b4c:	d00e      	beq.n	8017b6c <tcp_receive+0x89c>
 8017b4e:	2301      	movs	r3, #1
 8017b50:	e00d      	b.n	8017b6e <tcp_receive+0x89e>
 8017b52:	bf00      	nop
 8017b54:	20004544 	.word	0x20004544
 8017b58:	20004524 	.word	0x20004524
 8017b5c:	2000454e 	.word	0x2000454e
 8017b60:	0801f4f8 	.word	0x0801f4f8
 8017b64:	0801f8a0 	.word	0x0801f8a0
 8017b68:	0801f544 	.word	0x0801f544
 8017b6c:	2300      	movs	r3, #0
 8017b6e:	4423      	add	r3, r4
 8017b70:	b29a      	uxth	r2, r3
 8017b72:	4b98      	ldr	r3, [pc, #608]	; (8017dd4 <tcp_receive+0xb04>)
 8017b74:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8017b76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017b78:	613b      	str	r3, [r7, #16]
              next = next->next;
 8017b7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017b7c:	681b      	ldr	r3, [r3, #0]
 8017b7e:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8017b80:	6938      	ldr	r0, [r7, #16]
 8017b82:	f7fd fc47 	bl	8015414 <tcp_seg_free>
            while (next &&
 8017b86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017b88:	2b00      	cmp	r3, #0
 8017b8a:	d00e      	beq.n	8017baa <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8017b8c:	4b91      	ldr	r3, [pc, #580]	; (8017dd4 <tcp_receive+0xb04>)
 8017b8e:	881b      	ldrh	r3, [r3, #0]
 8017b90:	461a      	mov	r2, r3
 8017b92:	4b91      	ldr	r3, [pc, #580]	; (8017dd8 <tcp_receive+0xb08>)
 8017b94:	681b      	ldr	r3, [r3, #0]
 8017b96:	441a      	add	r2, r3
 8017b98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017b9a:	68db      	ldr	r3, [r3, #12]
 8017b9c:	685b      	ldr	r3, [r3, #4]
 8017b9e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8017ba0:	8909      	ldrh	r1, [r1, #8]
 8017ba2:	440b      	add	r3, r1
 8017ba4:	1ad3      	subs	r3, r2, r3
            while (next &&
 8017ba6:	2b00      	cmp	r3, #0
 8017ba8:	da9a      	bge.n	8017ae0 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8017baa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017bac:	2b00      	cmp	r3, #0
 8017bae:	d059      	beq.n	8017c64 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8017bb0:	4b88      	ldr	r3, [pc, #544]	; (8017dd4 <tcp_receive+0xb04>)
 8017bb2:	881b      	ldrh	r3, [r3, #0]
 8017bb4:	461a      	mov	r2, r3
 8017bb6:	4b88      	ldr	r3, [pc, #544]	; (8017dd8 <tcp_receive+0xb08>)
 8017bb8:	681b      	ldr	r3, [r3, #0]
 8017bba:	441a      	add	r2, r3
 8017bbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017bbe:	68db      	ldr	r3, [r3, #12]
 8017bc0:	685b      	ldr	r3, [r3, #4]
 8017bc2:	1ad3      	subs	r3, r2, r3
            if (next &&
 8017bc4:	2b00      	cmp	r3, #0
 8017bc6:	dd4d      	ble.n	8017c64 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8017bc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017bca:	68db      	ldr	r3, [r3, #12]
 8017bcc:	685b      	ldr	r3, [r3, #4]
 8017bce:	b29a      	uxth	r2, r3
 8017bd0:	4b81      	ldr	r3, [pc, #516]	; (8017dd8 <tcp_receive+0xb08>)
 8017bd2:	681b      	ldr	r3, [r3, #0]
 8017bd4:	b29b      	uxth	r3, r3
 8017bd6:	1ad3      	subs	r3, r2, r3
 8017bd8:	b29a      	uxth	r2, r3
 8017bda:	4b80      	ldr	r3, [pc, #512]	; (8017ddc <tcp_receive+0xb0c>)
 8017bdc:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8017bde:	4b7f      	ldr	r3, [pc, #508]	; (8017ddc <tcp_receive+0xb0c>)
 8017be0:	68db      	ldr	r3, [r3, #12]
 8017be2:	899b      	ldrh	r3, [r3, #12]
 8017be4:	b29b      	uxth	r3, r3
 8017be6:	4618      	mov	r0, r3
 8017be8:	f7fa fbf8 	bl	80123dc <lwip_htons>
 8017bec:	4603      	mov	r3, r0
 8017bee:	b2db      	uxtb	r3, r3
 8017bf0:	f003 0302 	and.w	r3, r3, #2
 8017bf4:	2b00      	cmp	r3, #0
 8017bf6:	d005      	beq.n	8017c04 <tcp_receive+0x934>
                inseg.len -= 1;
 8017bf8:	4b78      	ldr	r3, [pc, #480]	; (8017ddc <tcp_receive+0xb0c>)
 8017bfa:	891b      	ldrh	r3, [r3, #8]
 8017bfc:	3b01      	subs	r3, #1
 8017bfe:	b29a      	uxth	r2, r3
 8017c00:	4b76      	ldr	r3, [pc, #472]	; (8017ddc <tcp_receive+0xb0c>)
 8017c02:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8017c04:	4b75      	ldr	r3, [pc, #468]	; (8017ddc <tcp_receive+0xb0c>)
 8017c06:	685a      	ldr	r2, [r3, #4]
 8017c08:	4b74      	ldr	r3, [pc, #464]	; (8017ddc <tcp_receive+0xb0c>)
 8017c0a:	891b      	ldrh	r3, [r3, #8]
 8017c0c:	4619      	mov	r1, r3
 8017c0e:	4610      	mov	r0, r2
 8017c10:	f7fb fe3c 	bl	801388c <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8017c14:	4b71      	ldr	r3, [pc, #452]	; (8017ddc <tcp_receive+0xb0c>)
 8017c16:	891c      	ldrh	r4, [r3, #8]
 8017c18:	4b70      	ldr	r3, [pc, #448]	; (8017ddc <tcp_receive+0xb0c>)
 8017c1a:	68db      	ldr	r3, [r3, #12]
 8017c1c:	899b      	ldrh	r3, [r3, #12]
 8017c1e:	b29b      	uxth	r3, r3
 8017c20:	4618      	mov	r0, r3
 8017c22:	f7fa fbdb 	bl	80123dc <lwip_htons>
 8017c26:	4603      	mov	r3, r0
 8017c28:	b2db      	uxtb	r3, r3
 8017c2a:	f003 0303 	and.w	r3, r3, #3
 8017c2e:	2b00      	cmp	r3, #0
 8017c30:	d001      	beq.n	8017c36 <tcp_receive+0x966>
 8017c32:	2301      	movs	r3, #1
 8017c34:	e000      	b.n	8017c38 <tcp_receive+0x968>
 8017c36:	2300      	movs	r3, #0
 8017c38:	4423      	add	r3, r4
 8017c3a:	b29a      	uxth	r2, r3
 8017c3c:	4b65      	ldr	r3, [pc, #404]	; (8017dd4 <tcp_receive+0xb04>)
 8017c3e:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8017c40:	4b64      	ldr	r3, [pc, #400]	; (8017dd4 <tcp_receive+0xb04>)
 8017c42:	881b      	ldrh	r3, [r3, #0]
 8017c44:	461a      	mov	r2, r3
 8017c46:	4b64      	ldr	r3, [pc, #400]	; (8017dd8 <tcp_receive+0xb08>)
 8017c48:	681b      	ldr	r3, [r3, #0]
 8017c4a:	441a      	add	r2, r3
 8017c4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8017c4e:	68db      	ldr	r3, [r3, #12]
 8017c50:	685b      	ldr	r3, [r3, #4]
 8017c52:	429a      	cmp	r2, r3
 8017c54:	d006      	beq.n	8017c64 <tcp_receive+0x994>
 8017c56:	4b62      	ldr	r3, [pc, #392]	; (8017de0 <tcp_receive+0xb10>)
 8017c58:	f240 52fd 	movw	r2, #1533	; 0x5fd
 8017c5c:	4961      	ldr	r1, [pc, #388]	; (8017de4 <tcp_receive+0xb14>)
 8017c5e:	4862      	ldr	r0, [pc, #392]	; (8017de8 <tcp_receive+0xb18>)
 8017c60:	f005 f9f0 	bl	801d044 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8017c64:	687b      	ldr	r3, [r7, #4]
 8017c66:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8017c68:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8017c6a:	4b5a      	ldr	r3, [pc, #360]	; (8017dd4 <tcp_receive+0xb04>)
 8017c6c:	881b      	ldrh	r3, [r3, #0]
 8017c6e:	461a      	mov	r2, r3
 8017c70:	4b59      	ldr	r3, [pc, #356]	; (8017dd8 <tcp_receive+0xb08>)
 8017c72:	681b      	ldr	r3, [r3, #0]
 8017c74:	441a      	add	r2, r3
 8017c76:	687b      	ldr	r3, [r7, #4]
 8017c78:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8017c7a:	687b      	ldr	r3, [r7, #4]
 8017c7c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017c7e:	4b55      	ldr	r3, [pc, #340]	; (8017dd4 <tcp_receive+0xb04>)
 8017c80:	881b      	ldrh	r3, [r3, #0]
 8017c82:	429a      	cmp	r2, r3
 8017c84:	d206      	bcs.n	8017c94 <tcp_receive+0x9c4>
 8017c86:	4b56      	ldr	r3, [pc, #344]	; (8017de0 <tcp_receive+0xb10>)
 8017c88:	f240 6207 	movw	r2, #1543	; 0x607
 8017c8c:	4957      	ldr	r1, [pc, #348]	; (8017dec <tcp_receive+0xb1c>)
 8017c8e:	4856      	ldr	r0, [pc, #344]	; (8017de8 <tcp_receive+0xb18>)
 8017c90:	f005 f9d8 	bl	801d044 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8017c94:	687b      	ldr	r3, [r7, #4]
 8017c96:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017c98:	4b4e      	ldr	r3, [pc, #312]	; (8017dd4 <tcp_receive+0xb04>)
 8017c9a:	881b      	ldrh	r3, [r3, #0]
 8017c9c:	1ad3      	subs	r3, r2, r3
 8017c9e:	b29a      	uxth	r2, r3
 8017ca0:	687b      	ldr	r3, [r7, #4]
 8017ca2:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8017ca4:	6878      	ldr	r0, [r7, #4]
 8017ca6:	f7fc fe93 	bl	80149d0 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8017caa:	4b4c      	ldr	r3, [pc, #304]	; (8017ddc <tcp_receive+0xb0c>)
 8017cac:	685b      	ldr	r3, [r3, #4]
 8017cae:	891b      	ldrh	r3, [r3, #8]
 8017cb0:	2b00      	cmp	r3, #0
 8017cb2:	d006      	beq.n	8017cc2 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8017cb4:	4b49      	ldr	r3, [pc, #292]	; (8017ddc <tcp_receive+0xb0c>)
 8017cb6:	685b      	ldr	r3, [r3, #4]
 8017cb8:	4a4d      	ldr	r2, [pc, #308]	; (8017df0 <tcp_receive+0xb20>)
 8017cba:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8017cbc:	4b47      	ldr	r3, [pc, #284]	; (8017ddc <tcp_receive+0xb0c>)
 8017cbe:	2200      	movs	r2, #0
 8017cc0:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8017cc2:	4b46      	ldr	r3, [pc, #280]	; (8017ddc <tcp_receive+0xb0c>)
 8017cc4:	68db      	ldr	r3, [r3, #12]
 8017cc6:	899b      	ldrh	r3, [r3, #12]
 8017cc8:	b29b      	uxth	r3, r3
 8017cca:	4618      	mov	r0, r3
 8017ccc:	f7fa fb86 	bl	80123dc <lwip_htons>
 8017cd0:	4603      	mov	r3, r0
 8017cd2:	b2db      	uxtb	r3, r3
 8017cd4:	f003 0301 	and.w	r3, r3, #1
 8017cd8:	2b00      	cmp	r3, #0
 8017cda:	f000 80b8 	beq.w	8017e4e <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8017cde:	4b45      	ldr	r3, [pc, #276]	; (8017df4 <tcp_receive+0xb24>)
 8017ce0:	781b      	ldrb	r3, [r3, #0]
 8017ce2:	f043 0320 	orr.w	r3, r3, #32
 8017ce6:	b2da      	uxtb	r2, r3
 8017ce8:	4b42      	ldr	r3, [pc, #264]	; (8017df4 <tcp_receive+0xb24>)
 8017cea:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8017cec:	e0af      	b.n	8017e4e <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8017cee:	687b      	ldr	r3, [r7, #4]
 8017cf0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017cf2:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8017cf4:	687b      	ldr	r3, [r7, #4]
 8017cf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017cf8:	68db      	ldr	r3, [r3, #12]
 8017cfa:	685b      	ldr	r3, [r3, #4]
 8017cfc:	4a36      	ldr	r2, [pc, #216]	; (8017dd8 <tcp_receive+0xb08>)
 8017cfe:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8017d00:	68bb      	ldr	r3, [r7, #8]
 8017d02:	891b      	ldrh	r3, [r3, #8]
 8017d04:	461c      	mov	r4, r3
 8017d06:	68bb      	ldr	r3, [r7, #8]
 8017d08:	68db      	ldr	r3, [r3, #12]
 8017d0a:	899b      	ldrh	r3, [r3, #12]
 8017d0c:	b29b      	uxth	r3, r3
 8017d0e:	4618      	mov	r0, r3
 8017d10:	f7fa fb64 	bl	80123dc <lwip_htons>
 8017d14:	4603      	mov	r3, r0
 8017d16:	b2db      	uxtb	r3, r3
 8017d18:	f003 0303 	and.w	r3, r3, #3
 8017d1c:	2b00      	cmp	r3, #0
 8017d1e:	d001      	beq.n	8017d24 <tcp_receive+0xa54>
 8017d20:	2301      	movs	r3, #1
 8017d22:	e000      	b.n	8017d26 <tcp_receive+0xa56>
 8017d24:	2300      	movs	r3, #0
 8017d26:	191a      	adds	r2, r3, r4
 8017d28:	687b      	ldr	r3, [r7, #4]
 8017d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017d2c:	441a      	add	r2, r3
 8017d2e:	687b      	ldr	r3, [r7, #4]
 8017d30:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8017d32:	687b      	ldr	r3, [r7, #4]
 8017d34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8017d36:	461c      	mov	r4, r3
 8017d38:	68bb      	ldr	r3, [r7, #8]
 8017d3a:	891b      	ldrh	r3, [r3, #8]
 8017d3c:	461d      	mov	r5, r3
 8017d3e:	68bb      	ldr	r3, [r7, #8]
 8017d40:	68db      	ldr	r3, [r3, #12]
 8017d42:	899b      	ldrh	r3, [r3, #12]
 8017d44:	b29b      	uxth	r3, r3
 8017d46:	4618      	mov	r0, r3
 8017d48:	f7fa fb48 	bl	80123dc <lwip_htons>
 8017d4c:	4603      	mov	r3, r0
 8017d4e:	b2db      	uxtb	r3, r3
 8017d50:	f003 0303 	and.w	r3, r3, #3
 8017d54:	2b00      	cmp	r3, #0
 8017d56:	d001      	beq.n	8017d5c <tcp_receive+0xa8c>
 8017d58:	2301      	movs	r3, #1
 8017d5a:	e000      	b.n	8017d5e <tcp_receive+0xa8e>
 8017d5c:	2300      	movs	r3, #0
 8017d5e:	442b      	add	r3, r5
 8017d60:	429c      	cmp	r4, r3
 8017d62:	d206      	bcs.n	8017d72 <tcp_receive+0xaa2>
 8017d64:	4b1e      	ldr	r3, [pc, #120]	; (8017de0 <tcp_receive+0xb10>)
 8017d66:	f240 622c 	movw	r2, #1580	; 0x62c
 8017d6a:	4923      	ldr	r1, [pc, #140]	; (8017df8 <tcp_receive+0xb28>)
 8017d6c:	481e      	ldr	r0, [pc, #120]	; (8017de8 <tcp_receive+0xb18>)
 8017d6e:	f005 f969 	bl	801d044 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8017d72:	68bb      	ldr	r3, [r7, #8]
 8017d74:	891b      	ldrh	r3, [r3, #8]
 8017d76:	461c      	mov	r4, r3
 8017d78:	68bb      	ldr	r3, [r7, #8]
 8017d7a:	68db      	ldr	r3, [r3, #12]
 8017d7c:	899b      	ldrh	r3, [r3, #12]
 8017d7e:	b29b      	uxth	r3, r3
 8017d80:	4618      	mov	r0, r3
 8017d82:	f7fa fb2b 	bl	80123dc <lwip_htons>
 8017d86:	4603      	mov	r3, r0
 8017d88:	b2db      	uxtb	r3, r3
 8017d8a:	f003 0303 	and.w	r3, r3, #3
 8017d8e:	2b00      	cmp	r3, #0
 8017d90:	d001      	beq.n	8017d96 <tcp_receive+0xac6>
 8017d92:	2301      	movs	r3, #1
 8017d94:	e000      	b.n	8017d98 <tcp_receive+0xac8>
 8017d96:	2300      	movs	r3, #0
 8017d98:	1919      	adds	r1, r3, r4
 8017d9a:	687b      	ldr	r3, [r7, #4]
 8017d9c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8017d9e:	b28b      	uxth	r3, r1
 8017da0:	1ad3      	subs	r3, r2, r3
 8017da2:	b29a      	uxth	r2, r3
 8017da4:	687b      	ldr	r3, [r7, #4]
 8017da6:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8017da8:	6878      	ldr	r0, [r7, #4]
 8017daa:	f7fc fe11 	bl	80149d0 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8017dae:	68bb      	ldr	r3, [r7, #8]
 8017db0:	685b      	ldr	r3, [r3, #4]
 8017db2:	891b      	ldrh	r3, [r3, #8]
 8017db4:	2b00      	cmp	r3, #0
 8017db6:	d028      	beq.n	8017e0a <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8017db8:	4b0d      	ldr	r3, [pc, #52]	; (8017df0 <tcp_receive+0xb20>)
 8017dba:	681b      	ldr	r3, [r3, #0]
 8017dbc:	2b00      	cmp	r3, #0
 8017dbe:	d01d      	beq.n	8017dfc <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8017dc0:	4b0b      	ldr	r3, [pc, #44]	; (8017df0 <tcp_receive+0xb20>)
 8017dc2:	681a      	ldr	r2, [r3, #0]
 8017dc4:	68bb      	ldr	r3, [r7, #8]
 8017dc6:	685b      	ldr	r3, [r3, #4]
 8017dc8:	4619      	mov	r1, r3
 8017dca:	4610      	mov	r0, r2
 8017dcc:	f7fb ffb2 	bl	8013d34 <pbuf_cat>
 8017dd0:	e018      	b.n	8017e04 <tcp_receive+0xb34>
 8017dd2:	bf00      	nop
 8017dd4:	2000454e 	.word	0x2000454e
 8017dd8:	20004544 	.word	0x20004544
 8017ddc:	20004524 	.word	0x20004524
 8017de0:	0801f4f8 	.word	0x0801f4f8
 8017de4:	0801f8d8 	.word	0x0801f8d8
 8017de8:	0801f544 	.word	0x0801f544
 8017dec:	0801f914 	.word	0x0801f914
 8017df0:	20004554 	.word	0x20004554
 8017df4:	20004551 	.word	0x20004551
 8017df8:	0801f934 	.word	0x0801f934
            } else {
              recv_data = cseg->p;
 8017dfc:	68bb      	ldr	r3, [r7, #8]
 8017dfe:	685b      	ldr	r3, [r3, #4]
 8017e00:	4a70      	ldr	r2, [pc, #448]	; (8017fc4 <tcp_receive+0xcf4>)
 8017e02:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8017e04:	68bb      	ldr	r3, [r7, #8]
 8017e06:	2200      	movs	r2, #0
 8017e08:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8017e0a:	68bb      	ldr	r3, [r7, #8]
 8017e0c:	68db      	ldr	r3, [r3, #12]
 8017e0e:	899b      	ldrh	r3, [r3, #12]
 8017e10:	b29b      	uxth	r3, r3
 8017e12:	4618      	mov	r0, r3
 8017e14:	f7fa fae2 	bl	80123dc <lwip_htons>
 8017e18:	4603      	mov	r3, r0
 8017e1a:	b2db      	uxtb	r3, r3
 8017e1c:	f003 0301 	and.w	r3, r3, #1
 8017e20:	2b00      	cmp	r3, #0
 8017e22:	d00d      	beq.n	8017e40 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8017e24:	4b68      	ldr	r3, [pc, #416]	; (8017fc8 <tcp_receive+0xcf8>)
 8017e26:	781b      	ldrb	r3, [r3, #0]
 8017e28:	f043 0320 	orr.w	r3, r3, #32
 8017e2c:	b2da      	uxtb	r2, r3
 8017e2e:	4b66      	ldr	r3, [pc, #408]	; (8017fc8 <tcp_receive+0xcf8>)
 8017e30:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8017e32:	687b      	ldr	r3, [r7, #4]
 8017e34:	7d1b      	ldrb	r3, [r3, #20]
 8017e36:	2b04      	cmp	r3, #4
 8017e38:	d102      	bne.n	8017e40 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8017e3a:	687b      	ldr	r3, [r7, #4]
 8017e3c:	2207      	movs	r2, #7
 8017e3e:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8017e40:	68bb      	ldr	r3, [r7, #8]
 8017e42:	681a      	ldr	r2, [r3, #0]
 8017e44:	687b      	ldr	r3, [r7, #4]
 8017e46:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8017e48:	68b8      	ldr	r0, [r7, #8]
 8017e4a:	f7fd fae3 	bl	8015414 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8017e4e:	687b      	ldr	r3, [r7, #4]
 8017e50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017e52:	2b00      	cmp	r3, #0
 8017e54:	d008      	beq.n	8017e68 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8017e56:	687b      	ldr	r3, [r7, #4]
 8017e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017e5a:	68db      	ldr	r3, [r3, #12]
 8017e5c:	685a      	ldr	r2, [r3, #4]
 8017e5e:	687b      	ldr	r3, [r7, #4]
 8017e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8017e62:	429a      	cmp	r2, r3
 8017e64:	f43f af43 	beq.w	8017cee <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8017e68:	687b      	ldr	r3, [r7, #4]
 8017e6a:	8b5b      	ldrh	r3, [r3, #26]
 8017e6c:	f003 0301 	and.w	r3, r3, #1
 8017e70:	2b00      	cmp	r3, #0
 8017e72:	d00e      	beq.n	8017e92 <tcp_receive+0xbc2>
 8017e74:	687b      	ldr	r3, [r7, #4]
 8017e76:	8b5b      	ldrh	r3, [r3, #26]
 8017e78:	f023 0301 	bic.w	r3, r3, #1
 8017e7c:	b29a      	uxth	r2, r3
 8017e7e:	687b      	ldr	r3, [r7, #4]
 8017e80:	835a      	strh	r2, [r3, #26]
 8017e82:	687b      	ldr	r3, [r7, #4]
 8017e84:	8b5b      	ldrh	r3, [r3, #26]
 8017e86:	f043 0302 	orr.w	r3, r3, #2
 8017e8a:	b29a      	uxth	r2, r3
 8017e8c:	687b      	ldr	r3, [r7, #4]
 8017e8e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017e90:	e188      	b.n	80181a4 <tcp_receive+0xed4>
        tcp_ack(pcb);
 8017e92:	687b      	ldr	r3, [r7, #4]
 8017e94:	8b5b      	ldrh	r3, [r3, #26]
 8017e96:	f043 0301 	orr.w	r3, r3, #1
 8017e9a:	b29a      	uxth	r2, r3
 8017e9c:	687b      	ldr	r3, [r7, #4]
 8017e9e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8017ea0:	e180      	b.n	80181a4 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8017ea2:	687b      	ldr	r3, [r7, #4]
 8017ea4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017ea6:	2b00      	cmp	r3, #0
 8017ea8:	d106      	bne.n	8017eb8 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8017eaa:	4848      	ldr	r0, [pc, #288]	; (8017fcc <tcp_receive+0xcfc>)
 8017eac:	f7fd fae8 	bl	8015480 <tcp_seg_copy>
 8017eb0:	4602      	mov	r2, r0
 8017eb2:	687b      	ldr	r3, [r7, #4]
 8017eb4:	675a      	str	r2, [r3, #116]	; 0x74
 8017eb6:	e16d      	b.n	8018194 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8017eb8:	2300      	movs	r3, #0
 8017eba:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8017ebc:	687b      	ldr	r3, [r7, #4]
 8017ebe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8017ec0:	63bb      	str	r3, [r7, #56]	; 0x38
 8017ec2:	e157      	b.n	8018174 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8017ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ec6:	68db      	ldr	r3, [r3, #12]
 8017ec8:	685a      	ldr	r2, [r3, #4]
 8017eca:	4b41      	ldr	r3, [pc, #260]	; (8017fd0 <tcp_receive+0xd00>)
 8017ecc:	681b      	ldr	r3, [r3, #0]
 8017ece:	429a      	cmp	r2, r3
 8017ed0:	d11d      	bne.n	8017f0e <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8017ed2:	4b3e      	ldr	r3, [pc, #248]	; (8017fcc <tcp_receive+0xcfc>)
 8017ed4:	891a      	ldrh	r2, [r3, #8]
 8017ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ed8:	891b      	ldrh	r3, [r3, #8]
 8017eda:	429a      	cmp	r2, r3
 8017edc:	f240 814f 	bls.w	801817e <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017ee0:	483a      	ldr	r0, [pc, #232]	; (8017fcc <tcp_receive+0xcfc>)
 8017ee2:	f7fd facd 	bl	8015480 <tcp_seg_copy>
 8017ee6:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8017ee8:	697b      	ldr	r3, [r7, #20]
 8017eea:	2b00      	cmp	r3, #0
 8017eec:	f000 8149 	beq.w	8018182 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8017ef0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017ef2:	2b00      	cmp	r3, #0
 8017ef4:	d003      	beq.n	8017efe <tcp_receive+0xc2e>
                    prev->next = cseg;
 8017ef6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017ef8:	697a      	ldr	r2, [r7, #20]
 8017efa:	601a      	str	r2, [r3, #0]
 8017efc:	e002      	b.n	8017f04 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8017efe:	687b      	ldr	r3, [r7, #4]
 8017f00:	697a      	ldr	r2, [r7, #20]
 8017f02:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8017f04:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8017f06:	6978      	ldr	r0, [r7, #20]
 8017f08:	f7ff f8de 	bl	80170c8 <tcp_oos_insert_segment>
                }
                break;
 8017f0c:	e139      	b.n	8018182 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8017f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017f10:	2b00      	cmp	r3, #0
 8017f12:	d117      	bne.n	8017f44 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8017f14:	4b2e      	ldr	r3, [pc, #184]	; (8017fd0 <tcp_receive+0xd00>)
 8017f16:	681a      	ldr	r2, [r3, #0]
 8017f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017f1a:	68db      	ldr	r3, [r3, #12]
 8017f1c:	685b      	ldr	r3, [r3, #4]
 8017f1e:	1ad3      	subs	r3, r2, r3
 8017f20:	2b00      	cmp	r3, #0
 8017f22:	da57      	bge.n	8017fd4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017f24:	4829      	ldr	r0, [pc, #164]	; (8017fcc <tcp_receive+0xcfc>)
 8017f26:	f7fd faab 	bl	8015480 <tcp_seg_copy>
 8017f2a:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8017f2c:	69bb      	ldr	r3, [r7, #24]
 8017f2e:	2b00      	cmp	r3, #0
 8017f30:	f000 8129 	beq.w	8018186 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8017f34:	687b      	ldr	r3, [r7, #4]
 8017f36:	69ba      	ldr	r2, [r7, #24]
 8017f38:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8017f3a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8017f3c:	69b8      	ldr	r0, [r7, #24]
 8017f3e:	f7ff f8c3 	bl	80170c8 <tcp_oos_insert_segment>
                  }
                  break;
 8017f42:	e120      	b.n	8018186 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8017f44:	4b22      	ldr	r3, [pc, #136]	; (8017fd0 <tcp_receive+0xd00>)
 8017f46:	681a      	ldr	r2, [r3, #0]
 8017f48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017f4a:	68db      	ldr	r3, [r3, #12]
 8017f4c:	685b      	ldr	r3, [r3, #4]
 8017f4e:	1ad3      	subs	r3, r2, r3
 8017f50:	3b01      	subs	r3, #1
 8017f52:	2b00      	cmp	r3, #0
 8017f54:	db3e      	blt.n	8017fd4 <tcp_receive+0xd04>
 8017f56:	4b1e      	ldr	r3, [pc, #120]	; (8017fd0 <tcp_receive+0xd00>)
 8017f58:	681a      	ldr	r2, [r3, #0]
 8017f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017f5c:	68db      	ldr	r3, [r3, #12]
 8017f5e:	685b      	ldr	r3, [r3, #4]
 8017f60:	1ad3      	subs	r3, r2, r3
 8017f62:	3301      	adds	r3, #1
 8017f64:	2b00      	cmp	r3, #0
 8017f66:	dc35      	bgt.n	8017fd4 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8017f68:	4818      	ldr	r0, [pc, #96]	; (8017fcc <tcp_receive+0xcfc>)
 8017f6a:	f7fd fa89 	bl	8015480 <tcp_seg_copy>
 8017f6e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8017f70:	69fb      	ldr	r3, [r7, #28]
 8017f72:	2b00      	cmp	r3, #0
 8017f74:	f000 8109 	beq.w	801818a <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8017f78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017f7a:	68db      	ldr	r3, [r3, #12]
 8017f7c:	685b      	ldr	r3, [r3, #4]
 8017f7e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017f80:	8912      	ldrh	r2, [r2, #8]
 8017f82:	441a      	add	r2, r3
 8017f84:	4b12      	ldr	r3, [pc, #72]	; (8017fd0 <tcp_receive+0xd00>)
 8017f86:	681b      	ldr	r3, [r3, #0]
 8017f88:	1ad3      	subs	r3, r2, r3
 8017f8a:	2b00      	cmp	r3, #0
 8017f8c:	dd12      	ble.n	8017fb4 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8017f8e:	4b10      	ldr	r3, [pc, #64]	; (8017fd0 <tcp_receive+0xd00>)
 8017f90:	681b      	ldr	r3, [r3, #0]
 8017f92:	b29a      	uxth	r2, r3
 8017f94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017f96:	68db      	ldr	r3, [r3, #12]
 8017f98:	685b      	ldr	r3, [r3, #4]
 8017f9a:	b29b      	uxth	r3, r3
 8017f9c:	1ad3      	subs	r3, r2, r3
 8017f9e:	b29a      	uxth	r2, r3
 8017fa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017fa2:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8017fa4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017fa6:	685a      	ldr	r2, [r3, #4]
 8017fa8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017faa:	891b      	ldrh	r3, [r3, #8]
 8017fac:	4619      	mov	r1, r3
 8017fae:	4610      	mov	r0, r2
 8017fb0:	f7fb fc6c 	bl	801388c <pbuf_realloc>
                    }
                    prev->next = cseg;
 8017fb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017fb6:	69fa      	ldr	r2, [r7, #28]
 8017fb8:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 8017fba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8017fbc:	69f8      	ldr	r0, [r7, #28]
 8017fbe:	f7ff f883 	bl	80170c8 <tcp_oos_insert_segment>
                  }
                  break;
 8017fc2:	e0e2      	b.n	801818a <tcp_receive+0xeba>
 8017fc4:	20004554 	.word	0x20004554
 8017fc8:	20004551 	.word	0x20004551
 8017fcc:	20004524 	.word	0x20004524
 8017fd0:	20004544 	.word	0x20004544
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8017fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017fd6:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8017fd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017fda:	681b      	ldr	r3, [r3, #0]
 8017fdc:	2b00      	cmp	r3, #0
 8017fde:	f040 80c6 	bne.w	801816e <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8017fe2:	4b80      	ldr	r3, [pc, #512]	; (80181e4 <tcp_receive+0xf14>)
 8017fe4:	681a      	ldr	r2, [r3, #0]
 8017fe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017fe8:	68db      	ldr	r3, [r3, #12]
 8017fea:	685b      	ldr	r3, [r3, #4]
 8017fec:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8017fee:	2b00      	cmp	r3, #0
 8017ff0:	f340 80bd 	ble.w	801816e <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8017ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017ff6:	68db      	ldr	r3, [r3, #12]
 8017ff8:	899b      	ldrh	r3, [r3, #12]
 8017ffa:	b29b      	uxth	r3, r3
 8017ffc:	4618      	mov	r0, r3
 8017ffe:	f7fa f9ed 	bl	80123dc <lwip_htons>
 8018002:	4603      	mov	r3, r0
 8018004:	b2db      	uxtb	r3, r3
 8018006:	f003 0301 	and.w	r3, r3, #1
 801800a:	2b00      	cmp	r3, #0
 801800c:	f040 80bf 	bne.w	801818e <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8018010:	4875      	ldr	r0, [pc, #468]	; (80181e8 <tcp_receive+0xf18>)
 8018012:	f7fd fa35 	bl	8015480 <tcp_seg_copy>
 8018016:	4602      	mov	r2, r0
 8018018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801801a:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 801801c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801801e:	681b      	ldr	r3, [r3, #0]
 8018020:	2b00      	cmp	r3, #0
 8018022:	f000 80b6 	beq.w	8018192 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 8018026:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018028:	68db      	ldr	r3, [r3, #12]
 801802a:	685b      	ldr	r3, [r3, #4]
 801802c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801802e:	8912      	ldrh	r2, [r2, #8]
 8018030:	441a      	add	r2, r3
 8018032:	4b6c      	ldr	r3, [pc, #432]	; (80181e4 <tcp_receive+0xf14>)
 8018034:	681b      	ldr	r3, [r3, #0]
 8018036:	1ad3      	subs	r3, r2, r3
 8018038:	2b00      	cmp	r3, #0
 801803a:	dd12      	ble.n	8018062 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801803c:	4b69      	ldr	r3, [pc, #420]	; (80181e4 <tcp_receive+0xf14>)
 801803e:	681b      	ldr	r3, [r3, #0]
 8018040:	b29a      	uxth	r2, r3
 8018042:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018044:	68db      	ldr	r3, [r3, #12]
 8018046:	685b      	ldr	r3, [r3, #4]
 8018048:	b29b      	uxth	r3, r3
 801804a:	1ad3      	subs	r3, r2, r3
 801804c:	b29a      	uxth	r2, r3
 801804e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018050:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8018052:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018054:	685a      	ldr	r2, [r3, #4]
 8018056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018058:	891b      	ldrh	r3, [r3, #8]
 801805a:	4619      	mov	r1, r3
 801805c:	4610      	mov	r0, r2
 801805e:	f7fb fc15 	bl	801388c <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8018062:	4b62      	ldr	r3, [pc, #392]	; (80181ec <tcp_receive+0xf1c>)
 8018064:	881b      	ldrh	r3, [r3, #0]
 8018066:	461a      	mov	r2, r3
 8018068:	4b5e      	ldr	r3, [pc, #376]	; (80181e4 <tcp_receive+0xf14>)
 801806a:	681b      	ldr	r3, [r3, #0]
 801806c:	441a      	add	r2, r3
 801806e:	687b      	ldr	r3, [r7, #4]
 8018070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018072:	6879      	ldr	r1, [r7, #4]
 8018074:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018076:	440b      	add	r3, r1
 8018078:	1ad3      	subs	r3, r2, r3
 801807a:	2b00      	cmp	r3, #0
 801807c:	f340 8089 	ble.w	8018192 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8018080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018082:	681b      	ldr	r3, [r3, #0]
 8018084:	68db      	ldr	r3, [r3, #12]
 8018086:	899b      	ldrh	r3, [r3, #12]
 8018088:	b29b      	uxth	r3, r3
 801808a:	4618      	mov	r0, r3
 801808c:	f7fa f9a6 	bl	80123dc <lwip_htons>
 8018090:	4603      	mov	r3, r0
 8018092:	b2db      	uxtb	r3, r3
 8018094:	f003 0301 	and.w	r3, r3, #1
 8018098:	2b00      	cmp	r3, #0
 801809a:	d022      	beq.n	80180e2 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801809c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801809e:	681b      	ldr	r3, [r3, #0]
 80180a0:	68db      	ldr	r3, [r3, #12]
 80180a2:	899b      	ldrh	r3, [r3, #12]
 80180a4:	b29b      	uxth	r3, r3
 80180a6:	b21b      	sxth	r3, r3
 80180a8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80180ac:	b21c      	sxth	r4, r3
 80180ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80180b0:	681b      	ldr	r3, [r3, #0]
 80180b2:	68db      	ldr	r3, [r3, #12]
 80180b4:	899b      	ldrh	r3, [r3, #12]
 80180b6:	b29b      	uxth	r3, r3
 80180b8:	4618      	mov	r0, r3
 80180ba:	f7fa f98f 	bl	80123dc <lwip_htons>
 80180be:	4603      	mov	r3, r0
 80180c0:	b2db      	uxtb	r3, r3
 80180c2:	b29b      	uxth	r3, r3
 80180c4:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80180c8:	b29b      	uxth	r3, r3
 80180ca:	4618      	mov	r0, r3
 80180cc:	f7fa f986 	bl	80123dc <lwip_htons>
 80180d0:	4603      	mov	r3, r0
 80180d2:	b21b      	sxth	r3, r3
 80180d4:	4323      	orrs	r3, r4
 80180d6:	b21a      	sxth	r2, r3
 80180d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80180da:	681b      	ldr	r3, [r3, #0]
 80180dc:	68db      	ldr	r3, [r3, #12]
 80180de:	b292      	uxth	r2, r2
 80180e0:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 80180e2:	687b      	ldr	r3, [r7, #4]
 80180e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80180e6:	b29a      	uxth	r2, r3
 80180e8:	687b      	ldr	r3, [r7, #4]
 80180ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80180ec:	4413      	add	r3, r2
 80180ee:	b299      	uxth	r1, r3
 80180f0:	4b3c      	ldr	r3, [pc, #240]	; (80181e4 <tcp_receive+0xf14>)
 80180f2:	681b      	ldr	r3, [r3, #0]
 80180f4:	b29a      	uxth	r2, r3
 80180f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80180f8:	681b      	ldr	r3, [r3, #0]
 80180fa:	1a8a      	subs	r2, r1, r2
 80180fc:	b292      	uxth	r2, r2
 80180fe:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8018100:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018102:	681b      	ldr	r3, [r3, #0]
 8018104:	685a      	ldr	r2, [r3, #4]
 8018106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018108:	681b      	ldr	r3, [r3, #0]
 801810a:	891b      	ldrh	r3, [r3, #8]
 801810c:	4619      	mov	r1, r3
 801810e:	4610      	mov	r0, r2
 8018110:	f7fb fbbc 	bl	801388c <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8018114:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018116:	681b      	ldr	r3, [r3, #0]
 8018118:	891c      	ldrh	r4, [r3, #8]
 801811a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801811c:	681b      	ldr	r3, [r3, #0]
 801811e:	68db      	ldr	r3, [r3, #12]
 8018120:	899b      	ldrh	r3, [r3, #12]
 8018122:	b29b      	uxth	r3, r3
 8018124:	4618      	mov	r0, r3
 8018126:	f7fa f959 	bl	80123dc <lwip_htons>
 801812a:	4603      	mov	r3, r0
 801812c:	b2db      	uxtb	r3, r3
 801812e:	f003 0303 	and.w	r3, r3, #3
 8018132:	2b00      	cmp	r3, #0
 8018134:	d001      	beq.n	801813a <tcp_receive+0xe6a>
 8018136:	2301      	movs	r3, #1
 8018138:	e000      	b.n	801813c <tcp_receive+0xe6c>
 801813a:	2300      	movs	r3, #0
 801813c:	4423      	add	r3, r4
 801813e:	b29a      	uxth	r2, r3
 8018140:	4b2a      	ldr	r3, [pc, #168]	; (80181ec <tcp_receive+0xf1c>)
 8018142:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018144:	4b29      	ldr	r3, [pc, #164]	; (80181ec <tcp_receive+0xf1c>)
 8018146:	881b      	ldrh	r3, [r3, #0]
 8018148:	461a      	mov	r2, r3
 801814a:	4b26      	ldr	r3, [pc, #152]	; (80181e4 <tcp_receive+0xf14>)
 801814c:	681b      	ldr	r3, [r3, #0]
 801814e:	441a      	add	r2, r3
 8018150:	687b      	ldr	r3, [r7, #4]
 8018152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018154:	6879      	ldr	r1, [r7, #4]
 8018156:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018158:	440b      	add	r3, r1
 801815a:	429a      	cmp	r2, r3
 801815c:	d019      	beq.n	8018192 <tcp_receive+0xec2>
 801815e:	4b24      	ldr	r3, [pc, #144]	; (80181f0 <tcp_receive+0xf20>)
 8018160:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8018164:	4923      	ldr	r1, [pc, #140]	; (80181f4 <tcp_receive+0xf24>)
 8018166:	4824      	ldr	r0, [pc, #144]	; (80181f8 <tcp_receive+0xf28>)
 8018168:	f004 ff6c 	bl	801d044 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801816c:	e011      	b.n	8018192 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801816e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018170:	681b      	ldr	r3, [r3, #0]
 8018172:	63bb      	str	r3, [r7, #56]	; 0x38
 8018174:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018176:	2b00      	cmp	r3, #0
 8018178:	f47f aea4 	bne.w	8017ec4 <tcp_receive+0xbf4>
 801817c:	e00a      	b.n	8018194 <tcp_receive+0xec4>
                break;
 801817e:	bf00      	nop
 8018180:	e008      	b.n	8018194 <tcp_receive+0xec4>
                break;
 8018182:	bf00      	nop
 8018184:	e006      	b.n	8018194 <tcp_receive+0xec4>
                  break;
 8018186:	bf00      	nop
 8018188:	e004      	b.n	8018194 <tcp_receive+0xec4>
                  break;
 801818a:	bf00      	nop
 801818c:	e002      	b.n	8018194 <tcp_receive+0xec4>
                  break;
 801818e:	bf00      	nop
 8018190:	e000      	b.n	8018194 <tcp_receive+0xec4>
                break;
 8018192:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8018194:	6878      	ldr	r0, [r7, #4]
 8018196:	f001 fe9d 	bl	8019ed4 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801819a:	e003      	b.n	80181a4 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801819c:	6878      	ldr	r0, [r7, #4]
 801819e:	f001 fe99 	bl	8019ed4 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80181a2:	e01a      	b.n	80181da <tcp_receive+0xf0a>
 80181a4:	e019      	b.n	80181da <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80181a6:	4b0f      	ldr	r3, [pc, #60]	; (80181e4 <tcp_receive+0xf14>)
 80181a8:	681a      	ldr	r2, [r3, #0]
 80181aa:	687b      	ldr	r3, [r7, #4]
 80181ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80181ae:	1ad3      	subs	r3, r2, r3
 80181b0:	2b00      	cmp	r3, #0
 80181b2:	db0a      	blt.n	80181ca <tcp_receive+0xefa>
 80181b4:	4b0b      	ldr	r3, [pc, #44]	; (80181e4 <tcp_receive+0xf14>)
 80181b6:	681a      	ldr	r2, [r3, #0]
 80181b8:	687b      	ldr	r3, [r7, #4]
 80181ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80181bc:	6879      	ldr	r1, [r7, #4]
 80181be:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80181c0:	440b      	add	r3, r1
 80181c2:	1ad3      	subs	r3, r2, r3
 80181c4:	3301      	adds	r3, #1
 80181c6:	2b00      	cmp	r3, #0
 80181c8:	dd07      	ble.n	80181da <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 80181ca:	687b      	ldr	r3, [r7, #4]
 80181cc:	8b5b      	ldrh	r3, [r3, #26]
 80181ce:	f043 0302 	orr.w	r3, r3, #2
 80181d2:	b29a      	uxth	r2, r3
 80181d4:	687b      	ldr	r3, [r7, #4]
 80181d6:	835a      	strh	r2, [r3, #26]
    }
  }
}
 80181d8:	e7ff      	b.n	80181da <tcp_receive+0xf0a>
 80181da:	bf00      	nop
 80181dc:	3750      	adds	r7, #80	; 0x50
 80181de:	46bd      	mov	sp, r7
 80181e0:	bdb0      	pop	{r4, r5, r7, pc}
 80181e2:	bf00      	nop
 80181e4:	20004544 	.word	0x20004544
 80181e8:	20004524 	.word	0x20004524
 80181ec:	2000454e 	.word	0x2000454e
 80181f0:	0801f4f8 	.word	0x0801f4f8
 80181f4:	0801f8a0 	.word	0x0801f8a0
 80181f8:	0801f544 	.word	0x0801f544

080181fc <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80181fc:	b480      	push	{r7}
 80181fe:	b083      	sub	sp, #12
 8018200:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8018202:	4b15      	ldr	r3, [pc, #84]	; (8018258 <tcp_get_next_optbyte+0x5c>)
 8018204:	881b      	ldrh	r3, [r3, #0]
 8018206:	1c5a      	adds	r2, r3, #1
 8018208:	b291      	uxth	r1, r2
 801820a:	4a13      	ldr	r2, [pc, #76]	; (8018258 <tcp_get_next_optbyte+0x5c>)
 801820c:	8011      	strh	r1, [r2, #0]
 801820e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8018210:	4b12      	ldr	r3, [pc, #72]	; (801825c <tcp_get_next_optbyte+0x60>)
 8018212:	681b      	ldr	r3, [r3, #0]
 8018214:	2b00      	cmp	r3, #0
 8018216:	d004      	beq.n	8018222 <tcp_get_next_optbyte+0x26>
 8018218:	4b11      	ldr	r3, [pc, #68]	; (8018260 <tcp_get_next_optbyte+0x64>)
 801821a:	881b      	ldrh	r3, [r3, #0]
 801821c:	88fa      	ldrh	r2, [r7, #6]
 801821e:	429a      	cmp	r2, r3
 8018220:	d208      	bcs.n	8018234 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8018222:	4b10      	ldr	r3, [pc, #64]	; (8018264 <tcp_get_next_optbyte+0x68>)
 8018224:	681b      	ldr	r3, [r3, #0]
 8018226:	3314      	adds	r3, #20
 8018228:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801822a:	88fb      	ldrh	r3, [r7, #6]
 801822c:	683a      	ldr	r2, [r7, #0]
 801822e:	4413      	add	r3, r2
 8018230:	781b      	ldrb	r3, [r3, #0]
 8018232:	e00b      	b.n	801824c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8018234:	88fb      	ldrh	r3, [r7, #6]
 8018236:	b2da      	uxtb	r2, r3
 8018238:	4b09      	ldr	r3, [pc, #36]	; (8018260 <tcp_get_next_optbyte+0x64>)
 801823a:	881b      	ldrh	r3, [r3, #0]
 801823c:	b2db      	uxtb	r3, r3
 801823e:	1ad3      	subs	r3, r2, r3
 8018240:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8018242:	4b06      	ldr	r3, [pc, #24]	; (801825c <tcp_get_next_optbyte+0x60>)
 8018244:	681a      	ldr	r2, [r3, #0]
 8018246:	797b      	ldrb	r3, [r7, #5]
 8018248:	4413      	add	r3, r2
 801824a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801824c:	4618      	mov	r0, r3
 801824e:	370c      	adds	r7, #12
 8018250:	46bd      	mov	sp, r7
 8018252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018256:	4770      	bx	lr
 8018258:	20004540 	.word	0x20004540
 801825c:	2000453c 	.word	0x2000453c
 8018260:	2000453a 	.word	0x2000453a
 8018264:	20004534 	.word	0x20004534

08018268 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8018268:	b580      	push	{r7, lr}
 801826a:	b084      	sub	sp, #16
 801826c:	af00      	add	r7, sp, #0
 801826e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8018270:	687b      	ldr	r3, [r7, #4]
 8018272:	2b00      	cmp	r3, #0
 8018274:	d106      	bne.n	8018284 <tcp_parseopt+0x1c>
 8018276:	4b31      	ldr	r3, [pc, #196]	; (801833c <tcp_parseopt+0xd4>)
 8018278:	f240 727d 	movw	r2, #1917	; 0x77d
 801827c:	4930      	ldr	r1, [pc, #192]	; (8018340 <tcp_parseopt+0xd8>)
 801827e:	4831      	ldr	r0, [pc, #196]	; (8018344 <tcp_parseopt+0xdc>)
 8018280:	f004 fee0 	bl	801d044 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8018284:	4b30      	ldr	r3, [pc, #192]	; (8018348 <tcp_parseopt+0xe0>)
 8018286:	881b      	ldrh	r3, [r3, #0]
 8018288:	2b00      	cmp	r3, #0
 801828a:	d053      	beq.n	8018334 <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801828c:	4b2f      	ldr	r3, [pc, #188]	; (801834c <tcp_parseopt+0xe4>)
 801828e:	2200      	movs	r2, #0
 8018290:	801a      	strh	r2, [r3, #0]
 8018292:	e043      	b.n	801831c <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 8018294:	f7ff ffb2 	bl	80181fc <tcp_get_next_optbyte>
 8018298:	4603      	mov	r3, r0
 801829a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801829c:	7bfb      	ldrb	r3, [r7, #15]
 801829e:	2b01      	cmp	r3, #1
 80182a0:	d03c      	beq.n	801831c <tcp_parseopt+0xb4>
 80182a2:	2b02      	cmp	r3, #2
 80182a4:	d002      	beq.n	80182ac <tcp_parseopt+0x44>
 80182a6:	2b00      	cmp	r3, #0
 80182a8:	d03f      	beq.n	801832a <tcp_parseopt+0xc2>
 80182aa:	e026      	b.n	80182fa <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 80182ac:	f7ff ffa6 	bl	80181fc <tcp_get_next_optbyte>
 80182b0:	4603      	mov	r3, r0
 80182b2:	2b04      	cmp	r3, #4
 80182b4:	d13b      	bne.n	801832e <tcp_parseopt+0xc6>
 80182b6:	4b25      	ldr	r3, [pc, #148]	; (801834c <tcp_parseopt+0xe4>)
 80182b8:	881b      	ldrh	r3, [r3, #0]
 80182ba:	3302      	adds	r3, #2
 80182bc:	4a22      	ldr	r2, [pc, #136]	; (8018348 <tcp_parseopt+0xe0>)
 80182be:	8812      	ldrh	r2, [r2, #0]
 80182c0:	4293      	cmp	r3, r2
 80182c2:	dc34      	bgt.n	801832e <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 80182c4:	f7ff ff9a 	bl	80181fc <tcp_get_next_optbyte>
 80182c8:	4603      	mov	r3, r0
 80182ca:	b29b      	uxth	r3, r3
 80182cc:	021b      	lsls	r3, r3, #8
 80182ce:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 80182d0:	f7ff ff94 	bl	80181fc <tcp_get_next_optbyte>
 80182d4:	4603      	mov	r3, r0
 80182d6:	b29a      	uxth	r2, r3
 80182d8:	89bb      	ldrh	r3, [r7, #12]
 80182da:	4313      	orrs	r3, r2
 80182dc:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 80182de:	89bb      	ldrh	r3, [r7, #12]
 80182e0:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 80182e4:	d804      	bhi.n	80182f0 <tcp_parseopt+0x88>
 80182e6:	89bb      	ldrh	r3, [r7, #12]
 80182e8:	2b00      	cmp	r3, #0
 80182ea:	d001      	beq.n	80182f0 <tcp_parseopt+0x88>
 80182ec:	89ba      	ldrh	r2, [r7, #12]
 80182ee:	e001      	b.n	80182f4 <tcp_parseopt+0x8c>
 80182f0:	f44f 7206 	mov.w	r2, #536	; 0x218
 80182f4:	687b      	ldr	r3, [r7, #4]
 80182f6:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 80182f8:	e010      	b.n	801831c <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80182fa:	f7ff ff7f 	bl	80181fc <tcp_get_next_optbyte>
 80182fe:	4603      	mov	r3, r0
 8018300:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8018302:	7afb      	ldrb	r3, [r7, #11]
 8018304:	2b01      	cmp	r3, #1
 8018306:	d914      	bls.n	8018332 <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8018308:	7afb      	ldrb	r3, [r7, #11]
 801830a:	b29a      	uxth	r2, r3
 801830c:	4b0f      	ldr	r3, [pc, #60]	; (801834c <tcp_parseopt+0xe4>)
 801830e:	881b      	ldrh	r3, [r3, #0]
 8018310:	4413      	add	r3, r2
 8018312:	b29b      	uxth	r3, r3
 8018314:	3b02      	subs	r3, #2
 8018316:	b29a      	uxth	r2, r3
 8018318:	4b0c      	ldr	r3, [pc, #48]	; (801834c <tcp_parseopt+0xe4>)
 801831a:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801831c:	4b0b      	ldr	r3, [pc, #44]	; (801834c <tcp_parseopt+0xe4>)
 801831e:	881a      	ldrh	r2, [r3, #0]
 8018320:	4b09      	ldr	r3, [pc, #36]	; (8018348 <tcp_parseopt+0xe0>)
 8018322:	881b      	ldrh	r3, [r3, #0]
 8018324:	429a      	cmp	r2, r3
 8018326:	d3b5      	bcc.n	8018294 <tcp_parseopt+0x2c>
 8018328:	e004      	b.n	8018334 <tcp_parseopt+0xcc>
          return;
 801832a:	bf00      	nop
 801832c:	e002      	b.n	8018334 <tcp_parseopt+0xcc>
            return;
 801832e:	bf00      	nop
 8018330:	e000      	b.n	8018334 <tcp_parseopt+0xcc>
            return;
 8018332:	bf00      	nop
      }
    }
  }
}
 8018334:	3710      	adds	r7, #16
 8018336:	46bd      	mov	sp, r7
 8018338:	bd80      	pop	{r7, pc}
 801833a:	bf00      	nop
 801833c:	0801f4f8 	.word	0x0801f4f8
 8018340:	0801f95c 	.word	0x0801f95c
 8018344:	0801f544 	.word	0x0801f544
 8018348:	20004538 	.word	0x20004538
 801834c:	20004540 	.word	0x20004540

08018350 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8018350:	b480      	push	{r7}
 8018352:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8018354:	4b05      	ldr	r3, [pc, #20]	; (801836c <tcp_trigger_input_pcb_close+0x1c>)
 8018356:	781b      	ldrb	r3, [r3, #0]
 8018358:	f043 0310 	orr.w	r3, r3, #16
 801835c:	b2da      	uxtb	r2, r3
 801835e:	4b03      	ldr	r3, [pc, #12]	; (801836c <tcp_trigger_input_pcb_close+0x1c>)
 8018360:	701a      	strb	r2, [r3, #0]
}
 8018362:	bf00      	nop
 8018364:	46bd      	mov	sp, r7
 8018366:	f85d 7b04 	ldr.w	r7, [sp], #4
 801836a:	4770      	bx	lr
 801836c:	20004551 	.word	0x20004551

08018370 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8018370:	b580      	push	{r7, lr}
 8018372:	b084      	sub	sp, #16
 8018374:	af00      	add	r7, sp, #0
 8018376:	60f8      	str	r0, [r7, #12]
 8018378:	60b9      	str	r1, [r7, #8]
 801837a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801837c:	68fb      	ldr	r3, [r7, #12]
 801837e:	2b00      	cmp	r3, #0
 8018380:	d00a      	beq.n	8018398 <tcp_route+0x28>
 8018382:	68fb      	ldr	r3, [r7, #12]
 8018384:	7a1b      	ldrb	r3, [r3, #8]
 8018386:	2b00      	cmp	r3, #0
 8018388:	d006      	beq.n	8018398 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801838a:	68fb      	ldr	r3, [r7, #12]
 801838c:	7a1b      	ldrb	r3, [r3, #8]
 801838e:	4618      	mov	r0, r3
 8018390:	f7fb f878 	bl	8013484 <netif_get_by_index>
 8018394:	4603      	mov	r3, r0
 8018396:	e003      	b.n	80183a0 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8018398:	6878      	ldr	r0, [r7, #4]
 801839a:	f003 fb17 	bl	801b9cc <ip4_route>
 801839e:	4603      	mov	r3, r0
  }
}
 80183a0:	4618      	mov	r0, r3
 80183a2:	3710      	adds	r7, #16
 80183a4:	46bd      	mov	sp, r7
 80183a6:	bd80      	pop	{r7, pc}

080183a8 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80183a8:	b590      	push	{r4, r7, lr}
 80183aa:	b087      	sub	sp, #28
 80183ac:	af00      	add	r7, sp, #0
 80183ae:	60f8      	str	r0, [r7, #12]
 80183b0:	60b9      	str	r1, [r7, #8]
 80183b2:	603b      	str	r3, [r7, #0]
 80183b4:	4613      	mov	r3, r2
 80183b6:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 80183b8:	68fb      	ldr	r3, [r7, #12]
 80183ba:	2b00      	cmp	r3, #0
 80183bc:	d105      	bne.n	80183ca <tcp_create_segment+0x22>
 80183be:	4b44      	ldr	r3, [pc, #272]	; (80184d0 <tcp_create_segment+0x128>)
 80183c0:	22a3      	movs	r2, #163	; 0xa3
 80183c2:	4944      	ldr	r1, [pc, #272]	; (80184d4 <tcp_create_segment+0x12c>)
 80183c4:	4844      	ldr	r0, [pc, #272]	; (80184d8 <tcp_create_segment+0x130>)
 80183c6:	f004 fe3d 	bl	801d044 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 80183ca:	68bb      	ldr	r3, [r7, #8]
 80183cc:	2b00      	cmp	r3, #0
 80183ce:	d105      	bne.n	80183dc <tcp_create_segment+0x34>
 80183d0:	4b3f      	ldr	r3, [pc, #252]	; (80184d0 <tcp_create_segment+0x128>)
 80183d2:	22a4      	movs	r2, #164	; 0xa4
 80183d4:	4941      	ldr	r1, [pc, #260]	; (80184dc <tcp_create_segment+0x134>)
 80183d6:	4840      	ldr	r0, [pc, #256]	; (80184d8 <tcp_create_segment+0x130>)
 80183d8:	f004 fe34 	bl	801d044 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80183dc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80183e0:	009b      	lsls	r3, r3, #2
 80183e2:	b2db      	uxtb	r3, r3
 80183e4:	f003 0304 	and.w	r3, r3, #4
 80183e8:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 80183ea:	2003      	movs	r0, #3
 80183ec:	f7fa fce2 	bl	8012db4 <memp_malloc>
 80183f0:	6138      	str	r0, [r7, #16]
 80183f2:	693b      	ldr	r3, [r7, #16]
 80183f4:	2b00      	cmp	r3, #0
 80183f6:	d104      	bne.n	8018402 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80183f8:	68b8      	ldr	r0, [r7, #8]
 80183fa:	f7fb fbcd 	bl	8013b98 <pbuf_free>
    return NULL;
 80183fe:	2300      	movs	r3, #0
 8018400:	e061      	b.n	80184c6 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 8018402:	693b      	ldr	r3, [r7, #16]
 8018404:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8018408:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801840a:	693b      	ldr	r3, [r7, #16]
 801840c:	2200      	movs	r2, #0
 801840e:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8018410:	693b      	ldr	r3, [r7, #16]
 8018412:	68ba      	ldr	r2, [r7, #8]
 8018414:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8018416:	68bb      	ldr	r3, [r7, #8]
 8018418:	891a      	ldrh	r2, [r3, #8]
 801841a:	7dfb      	ldrb	r3, [r7, #23]
 801841c:	b29b      	uxth	r3, r3
 801841e:	429a      	cmp	r2, r3
 8018420:	d205      	bcs.n	801842e <tcp_create_segment+0x86>
 8018422:	4b2b      	ldr	r3, [pc, #172]	; (80184d0 <tcp_create_segment+0x128>)
 8018424:	22b0      	movs	r2, #176	; 0xb0
 8018426:	492e      	ldr	r1, [pc, #184]	; (80184e0 <tcp_create_segment+0x138>)
 8018428:	482b      	ldr	r0, [pc, #172]	; (80184d8 <tcp_create_segment+0x130>)
 801842a:	f004 fe0b 	bl	801d044 <iprintf>
  seg->len = p->tot_len - optlen;
 801842e:	68bb      	ldr	r3, [r7, #8]
 8018430:	891a      	ldrh	r2, [r3, #8]
 8018432:	7dfb      	ldrb	r3, [r7, #23]
 8018434:	b29b      	uxth	r3, r3
 8018436:	1ad3      	subs	r3, r2, r3
 8018438:	b29a      	uxth	r2, r3
 801843a:	693b      	ldr	r3, [r7, #16]
 801843c:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801843e:	2114      	movs	r1, #20
 8018440:	68b8      	ldr	r0, [r7, #8]
 8018442:	f7fb fb13 	bl	8013a6c <pbuf_add_header>
 8018446:	4603      	mov	r3, r0
 8018448:	2b00      	cmp	r3, #0
 801844a:	d004      	beq.n	8018456 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801844c:	6938      	ldr	r0, [r7, #16]
 801844e:	f7fc ffe1 	bl	8015414 <tcp_seg_free>
    return NULL;
 8018452:	2300      	movs	r3, #0
 8018454:	e037      	b.n	80184c6 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8018456:	693b      	ldr	r3, [r7, #16]
 8018458:	685b      	ldr	r3, [r3, #4]
 801845a:	685a      	ldr	r2, [r3, #4]
 801845c:	693b      	ldr	r3, [r7, #16]
 801845e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8018460:	68fb      	ldr	r3, [r7, #12]
 8018462:	8ada      	ldrh	r2, [r3, #22]
 8018464:	693b      	ldr	r3, [r7, #16]
 8018466:	68dc      	ldr	r4, [r3, #12]
 8018468:	4610      	mov	r0, r2
 801846a:	f7f9 ffb7 	bl	80123dc <lwip_htons>
 801846e:	4603      	mov	r3, r0
 8018470:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8018472:	68fb      	ldr	r3, [r7, #12]
 8018474:	8b1a      	ldrh	r2, [r3, #24]
 8018476:	693b      	ldr	r3, [r7, #16]
 8018478:	68dc      	ldr	r4, [r3, #12]
 801847a:	4610      	mov	r0, r2
 801847c:	f7f9 ffae 	bl	80123dc <lwip_htons>
 8018480:	4603      	mov	r3, r0
 8018482:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8018484:	693b      	ldr	r3, [r7, #16]
 8018486:	68dc      	ldr	r4, [r3, #12]
 8018488:	6838      	ldr	r0, [r7, #0]
 801848a:	f7f9 ffbc 	bl	8012406 <lwip_htonl>
 801848e:	4603      	mov	r3, r0
 8018490:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8018492:	7dfb      	ldrb	r3, [r7, #23]
 8018494:	089b      	lsrs	r3, r3, #2
 8018496:	b2db      	uxtb	r3, r3
 8018498:	b29b      	uxth	r3, r3
 801849a:	3305      	adds	r3, #5
 801849c:	b29b      	uxth	r3, r3
 801849e:	031b      	lsls	r3, r3, #12
 80184a0:	b29a      	uxth	r2, r3
 80184a2:	79fb      	ldrb	r3, [r7, #7]
 80184a4:	b29b      	uxth	r3, r3
 80184a6:	4313      	orrs	r3, r2
 80184a8:	b29a      	uxth	r2, r3
 80184aa:	693b      	ldr	r3, [r7, #16]
 80184ac:	68dc      	ldr	r4, [r3, #12]
 80184ae:	4610      	mov	r0, r2
 80184b0:	f7f9 ff94 	bl	80123dc <lwip_htons>
 80184b4:	4603      	mov	r3, r0
 80184b6:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 80184b8:	693b      	ldr	r3, [r7, #16]
 80184ba:	68db      	ldr	r3, [r3, #12]
 80184bc:	2200      	movs	r2, #0
 80184be:	749a      	strb	r2, [r3, #18]
 80184c0:	2200      	movs	r2, #0
 80184c2:	74da      	strb	r2, [r3, #19]
  return seg;
 80184c4:	693b      	ldr	r3, [r7, #16]
}
 80184c6:	4618      	mov	r0, r3
 80184c8:	371c      	adds	r7, #28
 80184ca:	46bd      	mov	sp, r7
 80184cc:	bd90      	pop	{r4, r7, pc}
 80184ce:	bf00      	nop
 80184d0:	0801f978 	.word	0x0801f978
 80184d4:	0801f9ac 	.word	0x0801f9ac
 80184d8:	0801f9cc 	.word	0x0801f9cc
 80184dc:	0801f9f4 	.word	0x0801f9f4
 80184e0:	0801fa18 	.word	0x0801fa18

080184e4 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 80184e4:	b580      	push	{r7, lr}
 80184e6:	b086      	sub	sp, #24
 80184e8:	af00      	add	r7, sp, #0
 80184ea:	607b      	str	r3, [r7, #4]
 80184ec:	4603      	mov	r3, r0
 80184ee:	73fb      	strb	r3, [r7, #15]
 80184f0:	460b      	mov	r3, r1
 80184f2:	81bb      	strh	r3, [r7, #12]
 80184f4:	4613      	mov	r3, r2
 80184f6:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 80184f8:	89bb      	ldrh	r3, [r7, #12]
 80184fa:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 80184fc:	687b      	ldr	r3, [r7, #4]
 80184fe:	2b00      	cmp	r3, #0
 8018500:	d105      	bne.n	801850e <tcp_pbuf_prealloc+0x2a>
 8018502:	4b30      	ldr	r3, [pc, #192]	; (80185c4 <tcp_pbuf_prealloc+0xe0>)
 8018504:	22e8      	movs	r2, #232	; 0xe8
 8018506:	4930      	ldr	r1, [pc, #192]	; (80185c8 <tcp_pbuf_prealloc+0xe4>)
 8018508:	4830      	ldr	r0, [pc, #192]	; (80185cc <tcp_pbuf_prealloc+0xe8>)
 801850a:	f004 fd9b 	bl	801d044 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 801850e:	6a3b      	ldr	r3, [r7, #32]
 8018510:	2b00      	cmp	r3, #0
 8018512:	d105      	bne.n	8018520 <tcp_pbuf_prealloc+0x3c>
 8018514:	4b2b      	ldr	r3, [pc, #172]	; (80185c4 <tcp_pbuf_prealloc+0xe0>)
 8018516:	22e9      	movs	r2, #233	; 0xe9
 8018518:	492d      	ldr	r1, [pc, #180]	; (80185d0 <tcp_pbuf_prealloc+0xec>)
 801851a:	482c      	ldr	r0, [pc, #176]	; (80185cc <tcp_pbuf_prealloc+0xe8>)
 801851c:	f004 fd92 	bl	801d044 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 8018520:	89ba      	ldrh	r2, [r7, #12]
 8018522:	897b      	ldrh	r3, [r7, #10]
 8018524:	429a      	cmp	r2, r3
 8018526:	d221      	bcs.n	801856c <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 8018528:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801852c:	f003 0302 	and.w	r3, r3, #2
 8018530:	2b00      	cmp	r3, #0
 8018532:	d111      	bne.n	8018558 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 8018534:	6a3b      	ldr	r3, [r7, #32]
 8018536:	8b5b      	ldrh	r3, [r3, #26]
 8018538:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 801853c:	2b00      	cmp	r3, #0
 801853e:	d115      	bne.n	801856c <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 8018540:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8018544:	2b00      	cmp	r3, #0
 8018546:	d007      	beq.n	8018558 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 8018548:	6a3b      	ldr	r3, [r7, #32]
 801854a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 801854c:	2b00      	cmp	r3, #0
 801854e:	d103      	bne.n	8018558 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8018550:	6a3b      	ldr	r3, [r7, #32]
 8018552:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8018554:	2b00      	cmp	r3, #0
 8018556:	d009      	beq.n	801856c <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8018558:	89bb      	ldrh	r3, [r7, #12]
 801855a:	f203 231b 	addw	r3, r3, #539	; 0x21b
 801855e:	f023 0203 	bic.w	r2, r3, #3
 8018562:	897b      	ldrh	r3, [r7, #10]
 8018564:	4293      	cmp	r3, r2
 8018566:	bf28      	it	cs
 8018568:	4613      	movcs	r3, r2
 801856a:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801856c:	8af9      	ldrh	r1, [r7, #22]
 801856e:	7bfb      	ldrb	r3, [r7, #15]
 8018570:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018574:	4618      	mov	r0, r3
 8018576:	f7fb f82f 	bl	80135d8 <pbuf_alloc>
 801857a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801857c:	693b      	ldr	r3, [r7, #16]
 801857e:	2b00      	cmp	r3, #0
 8018580:	d101      	bne.n	8018586 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8018582:	2300      	movs	r3, #0
 8018584:	e019      	b.n	80185ba <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8018586:	693b      	ldr	r3, [r7, #16]
 8018588:	681b      	ldr	r3, [r3, #0]
 801858a:	2b00      	cmp	r3, #0
 801858c:	d006      	beq.n	801859c <tcp_pbuf_prealloc+0xb8>
 801858e:	4b0d      	ldr	r3, [pc, #52]	; (80185c4 <tcp_pbuf_prealloc+0xe0>)
 8018590:	f240 120b 	movw	r2, #267	; 0x10b
 8018594:	490f      	ldr	r1, [pc, #60]	; (80185d4 <tcp_pbuf_prealloc+0xf0>)
 8018596:	480d      	ldr	r0, [pc, #52]	; (80185cc <tcp_pbuf_prealloc+0xe8>)
 8018598:	f004 fd54 	bl	801d044 <iprintf>
  *oversize = p->len - length;
 801859c:	693b      	ldr	r3, [r7, #16]
 801859e:	895a      	ldrh	r2, [r3, #10]
 80185a0:	89bb      	ldrh	r3, [r7, #12]
 80185a2:	1ad3      	subs	r3, r2, r3
 80185a4:	b29a      	uxth	r2, r3
 80185a6:	687b      	ldr	r3, [r7, #4]
 80185a8:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 80185aa:	693b      	ldr	r3, [r7, #16]
 80185ac:	89ba      	ldrh	r2, [r7, #12]
 80185ae:	811a      	strh	r2, [r3, #8]
 80185b0:	693b      	ldr	r3, [r7, #16]
 80185b2:	891a      	ldrh	r2, [r3, #8]
 80185b4:	693b      	ldr	r3, [r7, #16]
 80185b6:	815a      	strh	r2, [r3, #10]
  return p;
 80185b8:	693b      	ldr	r3, [r7, #16]
}
 80185ba:	4618      	mov	r0, r3
 80185bc:	3718      	adds	r7, #24
 80185be:	46bd      	mov	sp, r7
 80185c0:	bd80      	pop	{r7, pc}
 80185c2:	bf00      	nop
 80185c4:	0801f978 	.word	0x0801f978
 80185c8:	0801fa30 	.word	0x0801fa30
 80185cc:	0801f9cc 	.word	0x0801f9cc
 80185d0:	0801fa54 	.word	0x0801fa54
 80185d4:	0801fa74 	.word	0x0801fa74

080185d8 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 80185d8:	b580      	push	{r7, lr}
 80185da:	b082      	sub	sp, #8
 80185dc:	af00      	add	r7, sp, #0
 80185de:	6078      	str	r0, [r7, #4]
 80185e0:	460b      	mov	r3, r1
 80185e2:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 80185e4:	687b      	ldr	r3, [r7, #4]
 80185e6:	2b00      	cmp	r3, #0
 80185e8:	d106      	bne.n	80185f8 <tcp_write_checks+0x20>
 80185ea:	4b33      	ldr	r3, [pc, #204]	; (80186b8 <tcp_write_checks+0xe0>)
 80185ec:	f240 1233 	movw	r2, #307	; 0x133
 80185f0:	4932      	ldr	r1, [pc, #200]	; (80186bc <tcp_write_checks+0xe4>)
 80185f2:	4833      	ldr	r0, [pc, #204]	; (80186c0 <tcp_write_checks+0xe8>)
 80185f4:	f004 fd26 	bl	801d044 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 80185f8:	687b      	ldr	r3, [r7, #4]
 80185fa:	7d1b      	ldrb	r3, [r3, #20]
 80185fc:	2b04      	cmp	r3, #4
 80185fe:	d00e      	beq.n	801861e <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 8018600:	687b      	ldr	r3, [r7, #4]
 8018602:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 8018604:	2b07      	cmp	r3, #7
 8018606:	d00a      	beq.n	801861e <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 8018608:	687b      	ldr	r3, [r7, #4]
 801860a:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 801860c:	2b02      	cmp	r3, #2
 801860e:	d006      	beq.n	801861e <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 8018610:	687b      	ldr	r3, [r7, #4]
 8018612:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 8018614:	2b03      	cmp	r3, #3
 8018616:	d002      	beq.n	801861e <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 8018618:	f06f 030a 	mvn.w	r3, #10
 801861c:	e048      	b.n	80186b0 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 801861e:	887b      	ldrh	r3, [r7, #2]
 8018620:	2b00      	cmp	r3, #0
 8018622:	d101      	bne.n	8018628 <tcp_write_checks+0x50>
    return ERR_OK;
 8018624:	2300      	movs	r3, #0
 8018626:	e043      	b.n	80186b0 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 8018628:	687b      	ldr	r3, [r7, #4]
 801862a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801862e:	887a      	ldrh	r2, [r7, #2]
 8018630:	429a      	cmp	r2, r3
 8018632:	d909      	bls.n	8018648 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018634:	687b      	ldr	r3, [r7, #4]
 8018636:	8b5b      	ldrh	r3, [r3, #26]
 8018638:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801863c:	b29a      	uxth	r2, r3
 801863e:	687b      	ldr	r3, [r7, #4]
 8018640:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8018642:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018646:	e033      	b.n	80186b0 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 8018648:	687b      	ldr	r3, [r7, #4]
 801864a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801864e:	2b08      	cmp	r3, #8
 8018650:	d909      	bls.n	8018666 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018652:	687b      	ldr	r3, [r7, #4]
 8018654:	8b5b      	ldrh	r3, [r3, #26]
 8018656:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801865a:	b29a      	uxth	r2, r3
 801865c:	687b      	ldr	r3, [r7, #4]
 801865e:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8018660:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018664:	e024      	b.n	80186b0 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8018666:	687b      	ldr	r3, [r7, #4]
 8018668:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801866c:	2b00      	cmp	r3, #0
 801866e:	d00f      	beq.n	8018690 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8018670:	687b      	ldr	r3, [r7, #4]
 8018672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018674:	2b00      	cmp	r3, #0
 8018676:	d11a      	bne.n	80186ae <tcp_write_checks+0xd6>
 8018678:	687b      	ldr	r3, [r7, #4]
 801867a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801867c:	2b00      	cmp	r3, #0
 801867e:	d116      	bne.n	80186ae <tcp_write_checks+0xd6>
 8018680:	4b0d      	ldr	r3, [pc, #52]	; (80186b8 <tcp_write_checks+0xe0>)
 8018682:	f44f 72ab 	mov.w	r2, #342	; 0x156
 8018686:	490f      	ldr	r1, [pc, #60]	; (80186c4 <tcp_write_checks+0xec>)
 8018688:	480d      	ldr	r0, [pc, #52]	; (80186c0 <tcp_write_checks+0xe8>)
 801868a:	f004 fcdb 	bl	801d044 <iprintf>
 801868e:	e00e      	b.n	80186ae <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8018690:	687b      	ldr	r3, [r7, #4]
 8018692:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018694:	2b00      	cmp	r3, #0
 8018696:	d103      	bne.n	80186a0 <tcp_write_checks+0xc8>
 8018698:	687b      	ldr	r3, [r7, #4]
 801869a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801869c:	2b00      	cmp	r3, #0
 801869e:	d006      	beq.n	80186ae <tcp_write_checks+0xd6>
 80186a0:	4b05      	ldr	r3, [pc, #20]	; (80186b8 <tcp_write_checks+0xe0>)
 80186a2:	f240 1259 	movw	r2, #345	; 0x159
 80186a6:	4908      	ldr	r1, [pc, #32]	; (80186c8 <tcp_write_checks+0xf0>)
 80186a8:	4805      	ldr	r0, [pc, #20]	; (80186c0 <tcp_write_checks+0xe8>)
 80186aa:	f004 fccb 	bl	801d044 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 80186ae:	2300      	movs	r3, #0
}
 80186b0:	4618      	mov	r0, r3
 80186b2:	3708      	adds	r7, #8
 80186b4:	46bd      	mov	sp, r7
 80186b6:	bd80      	pop	{r7, pc}
 80186b8:	0801f978 	.word	0x0801f978
 80186bc:	0801fa88 	.word	0x0801fa88
 80186c0:	0801f9cc 	.word	0x0801f9cc
 80186c4:	0801faa8 	.word	0x0801faa8
 80186c8:	0801fae4 	.word	0x0801fae4

080186cc <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 80186cc:	b590      	push	{r4, r7, lr}
 80186ce:	b09b      	sub	sp, #108	; 0x6c
 80186d0:	af04      	add	r7, sp, #16
 80186d2:	60f8      	str	r0, [r7, #12]
 80186d4:	60b9      	str	r1, [r7, #8]
 80186d6:	4611      	mov	r1, r2
 80186d8:	461a      	mov	r2, r3
 80186da:	460b      	mov	r3, r1
 80186dc:	80fb      	strh	r3, [r7, #6]
 80186de:	4613      	mov	r3, r2
 80186e0:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 80186e2:	2300      	movs	r3, #0
 80186e4:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 80186e6:	2300      	movs	r3, #0
 80186e8:	653b      	str	r3, [r7, #80]	; 0x50
 80186ea:	2300      	movs	r3, #0
 80186ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80186ee:	2300      	movs	r3, #0
 80186f0:	64bb      	str	r3, [r7, #72]	; 0x48
 80186f2:	2300      	movs	r3, #0
 80186f4:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 80186f6:	2300      	movs	r3, #0
 80186f8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 80186fc:	2300      	movs	r3, #0
 80186fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 8018702:	2300      	movs	r3, #0
 8018704:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 8018706:	2300      	movs	r3, #0
 8018708:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 801870a:	2300      	movs	r3, #0
 801870c:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 801870e:	68fb      	ldr	r3, [r7, #12]
 8018710:	2b00      	cmp	r3, #0
 8018712:	d109      	bne.n	8018728 <tcp_write+0x5c>
 8018714:	4ba5      	ldr	r3, [pc, #660]	; (80189ac <tcp_write+0x2e0>)
 8018716:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 801871a:	49a5      	ldr	r1, [pc, #660]	; (80189b0 <tcp_write+0x2e4>)
 801871c:	48a5      	ldr	r0, [pc, #660]	; (80189b4 <tcp_write+0x2e8>)
 801871e:	f004 fc91 	bl	801d044 <iprintf>
 8018722:	f06f 030f 	mvn.w	r3, #15
 8018726:	e32c      	b.n	8018d82 <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 8018728:	68fb      	ldr	r3, [r7, #12]
 801872a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 801872e:	085b      	lsrs	r3, r3, #1
 8018730:	b29a      	uxth	r2, r3
 8018732:	68fb      	ldr	r3, [r7, #12]
 8018734:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018736:	4293      	cmp	r3, r2
 8018738:	bf28      	it	cs
 801873a:	4613      	movcs	r3, r2
 801873c:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 801873e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8018740:	2b00      	cmp	r3, #0
 8018742:	d102      	bne.n	801874a <tcp_write+0x7e>
 8018744:	68fb      	ldr	r3, [r7, #12]
 8018746:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018748:	e000      	b.n	801874c <tcp_write+0x80>
 801874a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801874c:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 801874e:	68bb      	ldr	r3, [r7, #8]
 8018750:	2b00      	cmp	r3, #0
 8018752:	d109      	bne.n	8018768 <tcp_write+0x9c>
 8018754:	4b95      	ldr	r3, [pc, #596]	; (80189ac <tcp_write+0x2e0>)
 8018756:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 801875a:	4997      	ldr	r1, [pc, #604]	; (80189b8 <tcp_write+0x2ec>)
 801875c:	4895      	ldr	r0, [pc, #596]	; (80189b4 <tcp_write+0x2e8>)
 801875e:	f004 fc71 	bl	801d044 <iprintf>
 8018762:	f06f 030f 	mvn.w	r3, #15
 8018766:	e30c      	b.n	8018d82 <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8018768:	88fb      	ldrh	r3, [r7, #6]
 801876a:	4619      	mov	r1, r3
 801876c:	68f8      	ldr	r0, [r7, #12]
 801876e:	f7ff ff33 	bl	80185d8 <tcp_write_checks>
 8018772:	4603      	mov	r3, r0
 8018774:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8018778:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801877c:	2b00      	cmp	r3, #0
 801877e:	d002      	beq.n	8018786 <tcp_write+0xba>
    return err;
 8018780:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8018784:	e2fd      	b.n	8018d82 <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 8018786:	68fb      	ldr	r3, [r7, #12]
 8018788:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801878c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8018790:	2300      	movs	r3, #0
 8018792:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8018796:	68fb      	ldr	r3, [r7, #12]
 8018798:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801879a:	2b00      	cmp	r3, #0
 801879c:	f000 80f7 	beq.w	801898e <tcp_write+0x2c2>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80187a0:	68fb      	ldr	r3, [r7, #12]
 80187a2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80187a4:	653b      	str	r3, [r7, #80]	; 0x50
 80187a6:	e002      	b.n	80187ae <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 80187a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80187aa:	681b      	ldr	r3, [r3, #0]
 80187ac:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 80187ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80187b0:	681b      	ldr	r3, [r3, #0]
 80187b2:	2b00      	cmp	r3, #0
 80187b4:	d1f8      	bne.n	80187a8 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 80187b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80187b8:	7a9b      	ldrb	r3, [r3, #10]
 80187ba:	009b      	lsls	r3, r3, #2
 80187bc:	b29b      	uxth	r3, r3
 80187be:	f003 0304 	and.w	r3, r3, #4
 80187c2:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 80187c4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80187c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80187c8:	891b      	ldrh	r3, [r3, #8]
 80187ca:	4619      	mov	r1, r3
 80187cc:	8c3b      	ldrh	r3, [r7, #32]
 80187ce:	440b      	add	r3, r1
 80187d0:	429a      	cmp	r2, r3
 80187d2:	da06      	bge.n	80187e2 <tcp_write+0x116>
 80187d4:	4b75      	ldr	r3, [pc, #468]	; (80189ac <tcp_write+0x2e0>)
 80187d6:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 80187da:	4978      	ldr	r1, [pc, #480]	; (80189bc <tcp_write+0x2f0>)
 80187dc:	4875      	ldr	r0, [pc, #468]	; (80189b4 <tcp_write+0x2e8>)
 80187de:	f004 fc31 	bl	801d044 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 80187e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80187e4:	891a      	ldrh	r2, [r3, #8]
 80187e6:	8c3b      	ldrh	r3, [r7, #32]
 80187e8:	4413      	add	r3, r2
 80187ea:	b29b      	uxth	r3, r3
 80187ec:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80187ee:	1ad3      	subs	r3, r2, r3
 80187f0:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 80187f2:	68fb      	ldr	r3, [r7, #12]
 80187f4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80187f8:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 80187fa:	8a7b      	ldrh	r3, [r7, #18]
 80187fc:	2b00      	cmp	r3, #0
 80187fe:	d027      	beq.n	8018850 <tcp_write+0x184>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 8018800:	8a7b      	ldrh	r3, [r7, #18]
 8018802:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8018804:	429a      	cmp	r2, r3
 8018806:	d206      	bcs.n	8018816 <tcp_write+0x14a>
 8018808:	4b68      	ldr	r3, [pc, #416]	; (80189ac <tcp_write+0x2e0>)
 801880a:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 801880e:	496c      	ldr	r1, [pc, #432]	; (80189c0 <tcp_write+0x2f4>)
 8018810:	4868      	ldr	r0, [pc, #416]	; (80189b4 <tcp_write+0x2e8>)
 8018812:	f004 fc17 	bl	801d044 <iprintf>
      seg = last_unsent;
 8018816:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018818:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 801881a:	8a7b      	ldrh	r3, [r7, #18]
 801881c:	88fa      	ldrh	r2, [r7, #6]
 801881e:	429a      	cmp	r2, r3
 8018820:	d901      	bls.n	8018826 <tcp_write+0x15a>
 8018822:	8a7b      	ldrh	r3, [r7, #18]
 8018824:	e000      	b.n	8018828 <tcp_write+0x15c>
 8018826:	88fb      	ldrh	r3, [r7, #6]
 8018828:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801882a:	4293      	cmp	r3, r2
 801882c:	bfa8      	it	ge
 801882e:	4613      	movge	r3, r2
 8018830:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 8018832:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018836:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018838:	4413      	add	r3, r2
 801883a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 801883e:	8a7a      	ldrh	r2, [r7, #18]
 8018840:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018842:	1ad3      	subs	r3, r2, r3
 8018844:	b29b      	uxth	r3, r3
 8018846:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 8018848:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801884a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801884c:	1ad3      	subs	r3, r2, r3
 801884e:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8018850:	8a7b      	ldrh	r3, [r7, #18]
 8018852:	2b00      	cmp	r3, #0
 8018854:	d00b      	beq.n	801886e <tcp_write+0x1a2>
 8018856:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801885a:	88fb      	ldrh	r3, [r7, #6]
 801885c:	429a      	cmp	r2, r3
 801885e:	d006      	beq.n	801886e <tcp_write+0x1a2>
 8018860:	4b52      	ldr	r3, [pc, #328]	; (80189ac <tcp_write+0x2e0>)
 8018862:	f44f 7200 	mov.w	r2, #512	; 0x200
 8018866:	4957      	ldr	r1, [pc, #348]	; (80189c4 <tcp_write+0x2f8>)
 8018868:	4852      	ldr	r0, [pc, #328]	; (80189b4 <tcp_write+0x2e8>)
 801886a:	f004 fbeb 	bl	801d044 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801886e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018872:	88fb      	ldrh	r3, [r7, #6]
 8018874:	429a      	cmp	r2, r3
 8018876:	f080 8168 	bcs.w	8018b4a <tcp_write+0x47e>
 801887a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801887c:	2b00      	cmp	r3, #0
 801887e:	f000 8164 	beq.w	8018b4a <tcp_write+0x47e>
 8018882:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018884:	891b      	ldrh	r3, [r3, #8]
 8018886:	2b00      	cmp	r3, #0
 8018888:	f000 815f 	beq.w	8018b4a <tcp_write+0x47e>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801888c:	88fa      	ldrh	r2, [r7, #6]
 801888e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018892:	1ad2      	subs	r2, r2, r3
 8018894:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8018896:	4293      	cmp	r3, r2
 8018898:	bfa8      	it	ge
 801889a:	4613      	movge	r3, r2
 801889c:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 801889e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80188a0:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 80188a2:	797b      	ldrb	r3, [r7, #5]
 80188a4:	f003 0301 	and.w	r3, r3, #1
 80188a8:	2b00      	cmp	r3, #0
 80188aa:	d027      	beq.n	80188fc <tcp_write+0x230>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 80188ac:	f107 0012 	add.w	r0, r7, #18
 80188b0:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80188b2:	8bf9      	ldrh	r1, [r7, #30]
 80188b4:	2301      	movs	r3, #1
 80188b6:	9302      	str	r3, [sp, #8]
 80188b8:	797b      	ldrb	r3, [r7, #5]
 80188ba:	9301      	str	r3, [sp, #4]
 80188bc:	68fb      	ldr	r3, [r7, #12]
 80188be:	9300      	str	r3, [sp, #0]
 80188c0:	4603      	mov	r3, r0
 80188c2:	2000      	movs	r0, #0
 80188c4:	f7ff fe0e 	bl	80184e4 <tcp_pbuf_prealloc>
 80188c8:	6578      	str	r0, [r7, #84]	; 0x54
 80188ca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80188cc:	2b00      	cmp	r3, #0
 80188ce:	f000 8226 	beq.w	8018d1e <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 80188d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80188d4:	6858      	ldr	r0, [r3, #4]
 80188d6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80188da:	68ba      	ldr	r2, [r7, #8]
 80188dc:	4413      	add	r3, r2
 80188de:	8bfa      	ldrh	r2, [r7, #30]
 80188e0:	4619      	mov	r1, r3
 80188e2:	f004 fb9c 	bl	801d01e <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 80188e6:	6d78      	ldr	r0, [r7, #84]	; 0x54
 80188e8:	f7fb f9e4 	bl	8013cb4 <pbuf_clen>
 80188ec:	4603      	mov	r3, r0
 80188ee:	461a      	mov	r2, r3
 80188f0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80188f4:	4413      	add	r3, r2
 80188f6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80188fa:	e041      	b.n	8018980 <tcp_write+0x2b4>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 80188fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80188fe:	685b      	ldr	r3, [r3, #4]
 8018900:	637b      	str	r3, [r7, #52]	; 0x34
 8018902:	e002      	b.n	801890a <tcp_write+0x23e>
 8018904:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018906:	681b      	ldr	r3, [r3, #0]
 8018908:	637b      	str	r3, [r7, #52]	; 0x34
 801890a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801890c:	681b      	ldr	r3, [r3, #0]
 801890e:	2b00      	cmp	r3, #0
 8018910:	d1f8      	bne.n	8018904 <tcp_write+0x238>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8018912:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018914:	7b1b      	ldrb	r3, [r3, #12]
 8018916:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 801891a:	2b00      	cmp	r3, #0
 801891c:	d115      	bne.n	801894a <tcp_write+0x27e>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 801891e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018920:	685b      	ldr	r3, [r3, #4]
 8018922:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8018924:	8952      	ldrh	r2, [r2, #10]
 8018926:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 8018928:	68ba      	ldr	r2, [r7, #8]
 801892a:	429a      	cmp	r2, r3
 801892c:	d10d      	bne.n	801894a <tcp_write+0x27e>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 801892e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018932:	2b00      	cmp	r3, #0
 8018934:	d006      	beq.n	8018944 <tcp_write+0x278>
 8018936:	4b1d      	ldr	r3, [pc, #116]	; (80189ac <tcp_write+0x2e0>)
 8018938:	f240 2231 	movw	r2, #561	; 0x231
 801893c:	4922      	ldr	r1, [pc, #136]	; (80189c8 <tcp_write+0x2fc>)
 801893e:	481d      	ldr	r0, [pc, #116]	; (80189b4 <tcp_write+0x2e8>)
 8018940:	f004 fb80 	bl	801d044 <iprintf>
          extendlen = seglen;
 8018944:	8bfb      	ldrh	r3, [r7, #30]
 8018946:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8018948:	e01a      	b.n	8018980 <tcp_write+0x2b4>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 801894a:	8bfb      	ldrh	r3, [r7, #30]
 801894c:	2201      	movs	r2, #1
 801894e:	4619      	mov	r1, r3
 8018950:	2000      	movs	r0, #0
 8018952:	f7fa fe41 	bl	80135d8 <pbuf_alloc>
 8018956:	6578      	str	r0, [r7, #84]	; 0x54
 8018958:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801895a:	2b00      	cmp	r3, #0
 801895c:	f000 81e1 	beq.w	8018d22 <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8018960:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018964:	68ba      	ldr	r2, [r7, #8]
 8018966:	441a      	add	r2, r3
 8018968:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801896a:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 801896c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 801896e:	f7fb f9a1 	bl	8013cb4 <pbuf_clen>
 8018972:	4603      	mov	r3, r0
 8018974:	461a      	mov	r2, r3
 8018976:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801897a:	4413      	add	r3, r2
 801897c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8018980:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018984:	8bfb      	ldrh	r3, [r7, #30]
 8018986:	4413      	add	r3, r2
 8018988:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 801898c:	e0dd      	b.n	8018b4a <tcp_write+0x47e>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 801898e:	68fb      	ldr	r3, [r7, #12]
 8018990:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8018994:	2b00      	cmp	r3, #0
 8018996:	f000 80d8 	beq.w	8018b4a <tcp_write+0x47e>
 801899a:	4b04      	ldr	r3, [pc, #16]	; (80189ac <tcp_write+0x2e0>)
 801899c:	f240 224b 	movw	r2, #587	; 0x24b
 80189a0:	490a      	ldr	r1, [pc, #40]	; (80189cc <tcp_write+0x300>)
 80189a2:	4804      	ldr	r0, [pc, #16]	; (80189b4 <tcp_write+0x2e8>)
 80189a4:	f004 fb4e 	bl	801d044 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 80189a8:	e0cf      	b.n	8018b4a <tcp_write+0x47e>
 80189aa:	bf00      	nop
 80189ac:	0801f978 	.word	0x0801f978
 80189b0:	0801fb18 	.word	0x0801fb18
 80189b4:	0801f9cc 	.word	0x0801f9cc
 80189b8:	0801fb30 	.word	0x0801fb30
 80189bc:	0801fb64 	.word	0x0801fb64
 80189c0:	0801fb7c 	.word	0x0801fb7c
 80189c4:	0801fb9c 	.word	0x0801fb9c
 80189c8:	0801fbbc 	.word	0x0801fbbc
 80189cc:	0801fbe8 	.word	0x0801fbe8
    struct pbuf *p;
    u16_t left = len - pos;
 80189d0:	88fa      	ldrh	r2, [r7, #6]
 80189d2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80189d6:	1ad3      	subs	r3, r2, r3
 80189d8:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 80189da:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80189de:	b29b      	uxth	r3, r3
 80189e0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80189e2:	1ad3      	subs	r3, r2, r3
 80189e4:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 80189e6:	8b7a      	ldrh	r2, [r7, #26]
 80189e8:	8bbb      	ldrh	r3, [r7, #28]
 80189ea:	4293      	cmp	r3, r2
 80189ec:	bf28      	it	cs
 80189ee:	4613      	movcs	r3, r2
 80189f0:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 80189f2:	797b      	ldrb	r3, [r7, #5]
 80189f4:	f003 0301 	and.w	r3, r3, #1
 80189f8:	2b00      	cmp	r3, #0
 80189fa:	d036      	beq.n	8018a6a <tcp_write+0x39e>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 80189fc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8018a00:	b29a      	uxth	r2, r3
 8018a02:	8b3b      	ldrh	r3, [r7, #24]
 8018a04:	4413      	add	r3, r2
 8018a06:	b299      	uxth	r1, r3
 8018a08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018a0a:	2b00      	cmp	r3, #0
 8018a0c:	bf0c      	ite	eq
 8018a0e:	2301      	moveq	r3, #1
 8018a10:	2300      	movne	r3, #0
 8018a12:	b2db      	uxtb	r3, r3
 8018a14:	f107 0012 	add.w	r0, r7, #18
 8018a18:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8018a1a:	9302      	str	r3, [sp, #8]
 8018a1c:	797b      	ldrb	r3, [r7, #5]
 8018a1e:	9301      	str	r3, [sp, #4]
 8018a20:	68fb      	ldr	r3, [r7, #12]
 8018a22:	9300      	str	r3, [sp, #0]
 8018a24:	4603      	mov	r3, r0
 8018a26:	2036      	movs	r0, #54	; 0x36
 8018a28:	f7ff fd5c 	bl	80184e4 <tcp_pbuf_prealloc>
 8018a2c:	6338      	str	r0, [r7, #48]	; 0x30
 8018a2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a30:	2b00      	cmp	r3, #0
 8018a32:	f000 8178 	beq.w	8018d26 <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8018a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a38:	895b      	ldrh	r3, [r3, #10]
 8018a3a:	8b3a      	ldrh	r2, [r7, #24]
 8018a3c:	429a      	cmp	r2, r3
 8018a3e:	d906      	bls.n	8018a4e <tcp_write+0x382>
 8018a40:	4b8c      	ldr	r3, [pc, #560]	; (8018c74 <tcp_write+0x5a8>)
 8018a42:	f240 2267 	movw	r2, #615	; 0x267
 8018a46:	498c      	ldr	r1, [pc, #560]	; (8018c78 <tcp_write+0x5ac>)
 8018a48:	488c      	ldr	r0, [pc, #560]	; (8018c7c <tcp_write+0x5b0>)
 8018a4a:	f004 fafb 	bl	801d044 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8018a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018a50:	685a      	ldr	r2, [r3, #4]
 8018a52:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8018a56:	18d0      	adds	r0, r2, r3
 8018a58:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018a5c:	68ba      	ldr	r2, [r7, #8]
 8018a5e:	4413      	add	r3, r2
 8018a60:	8b3a      	ldrh	r2, [r7, #24]
 8018a62:	4619      	mov	r1, r3
 8018a64:	f004 fadb 	bl	801d01e <memcpy>
 8018a68:	e02f      	b.n	8018aca <tcp_write+0x3fe>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8018a6a:	8a7b      	ldrh	r3, [r7, #18]
 8018a6c:	2b00      	cmp	r3, #0
 8018a6e:	d006      	beq.n	8018a7e <tcp_write+0x3b2>
 8018a70:	4b80      	ldr	r3, [pc, #512]	; (8018c74 <tcp_write+0x5a8>)
 8018a72:	f240 2271 	movw	r2, #625	; 0x271
 8018a76:	4982      	ldr	r1, [pc, #520]	; (8018c80 <tcp_write+0x5b4>)
 8018a78:	4880      	ldr	r0, [pc, #512]	; (8018c7c <tcp_write+0x5b0>)
 8018a7a:	f004 fae3 	bl	801d044 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8018a7e:	8b3b      	ldrh	r3, [r7, #24]
 8018a80:	2201      	movs	r2, #1
 8018a82:	4619      	mov	r1, r3
 8018a84:	2036      	movs	r0, #54	; 0x36
 8018a86:	f7fa fda7 	bl	80135d8 <pbuf_alloc>
 8018a8a:	6178      	str	r0, [r7, #20]
 8018a8c:	697b      	ldr	r3, [r7, #20]
 8018a8e:	2b00      	cmp	r3, #0
 8018a90:	f000 814b 	beq.w	8018d2a <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8018a94:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018a98:	68ba      	ldr	r2, [r7, #8]
 8018a9a:	441a      	add	r2, r3
 8018a9c:	697b      	ldr	r3, [r7, #20]
 8018a9e:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8018aa0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8018aa4:	b29b      	uxth	r3, r3
 8018aa6:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018aaa:	4619      	mov	r1, r3
 8018aac:	2036      	movs	r0, #54	; 0x36
 8018aae:	f7fa fd93 	bl	80135d8 <pbuf_alloc>
 8018ab2:	6338      	str	r0, [r7, #48]	; 0x30
 8018ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8018ab6:	2b00      	cmp	r3, #0
 8018ab8:	d103      	bne.n	8018ac2 <tcp_write+0x3f6>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8018aba:	6978      	ldr	r0, [r7, #20]
 8018abc:	f7fb f86c 	bl	8013b98 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8018ac0:	e136      	b.n	8018d30 <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8018ac2:	6979      	ldr	r1, [r7, #20]
 8018ac4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018ac6:	f7fb f935 	bl	8013d34 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8018aca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018acc:	f7fb f8f2 	bl	8013cb4 <pbuf_clen>
 8018ad0:	4603      	mov	r3, r0
 8018ad2:	461a      	mov	r2, r3
 8018ad4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8018ad8:	4413      	add	r3, r2
 8018ada:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8018ade:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8018ae2:	2b09      	cmp	r3, #9
 8018ae4:	d903      	bls.n	8018aee <tcp_write+0x422>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8018ae6:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8018ae8:	f7fb f856 	bl	8013b98 <pbuf_free>
      goto memerr;
 8018aec:	e120      	b.n	8018d30 <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8018aee:	68fb      	ldr	r3, [r7, #12]
 8018af0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8018af2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018af6:	441a      	add	r2, r3
 8018af8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8018afc:	9300      	str	r3, [sp, #0]
 8018afe:	4613      	mov	r3, r2
 8018b00:	2200      	movs	r2, #0
 8018b02:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8018b04:	68f8      	ldr	r0, [r7, #12]
 8018b06:	f7ff fc4f 	bl	80183a8 <tcp_create_segment>
 8018b0a:	64f8      	str	r0, [r7, #76]	; 0x4c
 8018b0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018b0e:	2b00      	cmp	r3, #0
 8018b10:	f000 810d 	beq.w	8018d2e <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8018b14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018b16:	2b00      	cmp	r3, #0
 8018b18:	d102      	bne.n	8018b20 <tcp_write+0x454>
      queue = seg;
 8018b1a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018b1c:	647b      	str	r3, [r7, #68]	; 0x44
 8018b1e:	e00c      	b.n	8018b3a <tcp_write+0x46e>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8018b20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8018b22:	2b00      	cmp	r3, #0
 8018b24:	d106      	bne.n	8018b34 <tcp_write+0x468>
 8018b26:	4b53      	ldr	r3, [pc, #332]	; (8018c74 <tcp_write+0x5a8>)
 8018b28:	f240 22ab 	movw	r2, #683	; 0x2ab
 8018b2c:	4955      	ldr	r1, [pc, #340]	; (8018c84 <tcp_write+0x5b8>)
 8018b2e:	4853      	ldr	r0, [pc, #332]	; (8018c7c <tcp_write+0x5b0>)
 8018b30:	f004 fa88 	bl	801d044 <iprintf>
      prev_seg->next = seg;
 8018b34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8018b36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8018b38:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8018b3a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018b3c:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8018b3e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018b42:	8b3b      	ldrh	r3, [r7, #24]
 8018b44:	4413      	add	r3, r2
 8018b46:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 8018b4a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018b4e:	88fb      	ldrh	r3, [r7, #6]
 8018b50:	429a      	cmp	r2, r3
 8018b52:	f4ff af3d 	bcc.w	80189d0 <tcp_write+0x304>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8018b56:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018b58:	2b00      	cmp	r3, #0
 8018b5a:	d02c      	beq.n	8018bb6 <tcp_write+0x4ea>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8018b5c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018b5e:	685b      	ldr	r3, [r3, #4]
 8018b60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018b62:	e01e      	b.n	8018ba2 <tcp_write+0x4d6>
      p->tot_len += oversize_used;
 8018b64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b66:	891a      	ldrh	r2, [r3, #8]
 8018b68:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018b6a:	4413      	add	r3, r2
 8018b6c:	b29a      	uxth	r2, r3
 8018b6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b70:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8018b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b74:	681b      	ldr	r3, [r3, #0]
 8018b76:	2b00      	cmp	r3, #0
 8018b78:	d110      	bne.n	8018b9c <tcp_write+0x4d0>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8018b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b7c:	685b      	ldr	r3, [r3, #4]
 8018b7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018b80:	8952      	ldrh	r2, [r2, #10]
 8018b82:	4413      	add	r3, r2
 8018b84:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8018b86:	68b9      	ldr	r1, [r7, #8]
 8018b88:	4618      	mov	r0, r3
 8018b8a:	f004 fa48 	bl	801d01e <memcpy>
        p->len += oversize_used;
 8018b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b90:	895a      	ldrh	r2, [r3, #10]
 8018b92:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018b94:	4413      	add	r3, r2
 8018b96:	b29a      	uxth	r2, r3
 8018b98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b9a:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8018b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018b9e:	681b      	ldr	r3, [r3, #0]
 8018ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8018ba2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018ba4:	2b00      	cmp	r3, #0
 8018ba6:	d1dd      	bne.n	8018b64 <tcp_write+0x498>
      }
    }
    last_unsent->len += oversize_used;
 8018ba8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018baa:	891a      	ldrh	r2, [r3, #8]
 8018bac:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8018bae:	4413      	add	r3, r2
 8018bb0:	b29a      	uxth	r2, r3
 8018bb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018bb4:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8018bb6:	8a7a      	ldrh	r2, [r7, #18]
 8018bb8:	68fb      	ldr	r3, [r7, #12]
 8018bba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8018bbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8018bc0:	2b00      	cmp	r3, #0
 8018bc2:	d018      	beq.n	8018bf6 <tcp_write+0x52a>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8018bc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018bc6:	2b00      	cmp	r3, #0
 8018bc8:	d106      	bne.n	8018bd8 <tcp_write+0x50c>
 8018bca:	4b2a      	ldr	r3, [pc, #168]	; (8018c74 <tcp_write+0x5a8>)
 8018bcc:	f240 22e1 	movw	r2, #737	; 0x2e1
 8018bd0:	492d      	ldr	r1, [pc, #180]	; (8018c88 <tcp_write+0x5bc>)
 8018bd2:	482a      	ldr	r0, [pc, #168]	; (8018c7c <tcp_write+0x5b0>)
 8018bd4:	f004 fa36 	bl	801d044 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8018bd8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018bda:	685b      	ldr	r3, [r3, #4]
 8018bdc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8018bde:	4618      	mov	r0, r3
 8018be0:	f7fb f8a8 	bl	8013d34 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8018be4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018be6:	891a      	ldrh	r2, [r3, #8]
 8018be8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8018bea:	891b      	ldrh	r3, [r3, #8]
 8018bec:	4413      	add	r3, r2
 8018bee:	b29a      	uxth	r2, r3
 8018bf0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018bf2:	811a      	strh	r2, [r3, #8]
 8018bf4:	e037      	b.n	8018c66 <tcp_write+0x59a>
  } else if (extendlen > 0) {
 8018bf6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018bf8:	2b00      	cmp	r3, #0
 8018bfa:	d034      	beq.n	8018c66 <tcp_write+0x59a>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8018bfc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018bfe:	2b00      	cmp	r3, #0
 8018c00:	d003      	beq.n	8018c0a <tcp_write+0x53e>
 8018c02:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018c04:	685b      	ldr	r3, [r3, #4]
 8018c06:	2b00      	cmp	r3, #0
 8018c08:	d106      	bne.n	8018c18 <tcp_write+0x54c>
 8018c0a:	4b1a      	ldr	r3, [pc, #104]	; (8018c74 <tcp_write+0x5a8>)
 8018c0c:	f240 22e7 	movw	r2, #743	; 0x2e7
 8018c10:	491e      	ldr	r1, [pc, #120]	; (8018c8c <tcp_write+0x5c0>)
 8018c12:	481a      	ldr	r0, [pc, #104]	; (8018c7c <tcp_write+0x5b0>)
 8018c14:	f004 fa16 	bl	801d044 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8018c18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018c1a:	685b      	ldr	r3, [r3, #4]
 8018c1c:	62bb      	str	r3, [r7, #40]	; 0x28
 8018c1e:	e009      	b.n	8018c34 <tcp_write+0x568>
      p->tot_len += extendlen;
 8018c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c22:	891a      	ldrh	r2, [r3, #8]
 8018c24:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018c26:	4413      	add	r3, r2
 8018c28:	b29a      	uxth	r2, r3
 8018c2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c2c:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8018c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c30:	681b      	ldr	r3, [r3, #0]
 8018c32:	62bb      	str	r3, [r7, #40]	; 0x28
 8018c34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c36:	681b      	ldr	r3, [r3, #0]
 8018c38:	2b00      	cmp	r3, #0
 8018c3a:	d1f1      	bne.n	8018c20 <tcp_write+0x554>
    }
    p->tot_len += extendlen;
 8018c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c3e:	891a      	ldrh	r2, [r3, #8]
 8018c40:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018c42:	4413      	add	r3, r2
 8018c44:	b29a      	uxth	r2, r3
 8018c46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c48:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8018c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c4c:	895a      	ldrh	r2, [r3, #10]
 8018c4e:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018c50:	4413      	add	r3, r2
 8018c52:	b29a      	uxth	r2, r3
 8018c54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018c56:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8018c58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018c5a:	891a      	ldrh	r2, [r3, #8]
 8018c5c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8018c5e:	4413      	add	r3, r2
 8018c60:	b29a      	uxth	r2, r3
 8018c62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018c64:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8018c66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018c68:	2b00      	cmp	r3, #0
 8018c6a:	d111      	bne.n	8018c90 <tcp_write+0x5c4>
    pcb->unsent = queue;
 8018c6c:	68fb      	ldr	r3, [r7, #12]
 8018c6e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8018c70:	66da      	str	r2, [r3, #108]	; 0x6c
 8018c72:	e010      	b.n	8018c96 <tcp_write+0x5ca>
 8018c74:	0801f978 	.word	0x0801f978
 8018c78:	0801fc18 	.word	0x0801fc18
 8018c7c:	0801f9cc 	.word	0x0801f9cc
 8018c80:	0801fc58 	.word	0x0801fc58
 8018c84:	0801fc68 	.word	0x0801fc68
 8018c88:	0801fc7c 	.word	0x0801fc7c
 8018c8c:	0801fcb4 	.word	0x0801fcb4
  } else {
    last_unsent->next = queue;
 8018c90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8018c92:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8018c94:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8018c96:	68fb      	ldr	r3, [r7, #12]
 8018c98:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8018c9a:	88fb      	ldrh	r3, [r7, #6]
 8018c9c:	441a      	add	r2, r3
 8018c9e:	68fb      	ldr	r3, [r7, #12]
 8018ca0:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 8018ca2:	68fb      	ldr	r3, [r7, #12]
 8018ca4:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8018ca8:	88fb      	ldrh	r3, [r7, #6]
 8018caa:	1ad3      	subs	r3, r2, r3
 8018cac:	b29a      	uxth	r2, r3
 8018cae:	68fb      	ldr	r3, [r7, #12]
 8018cb0:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8018cb4:	68fb      	ldr	r3, [r7, #12]
 8018cb6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8018cba:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8018cbe:	68fb      	ldr	r3, [r7, #12]
 8018cc0:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018cc4:	2b00      	cmp	r3, #0
 8018cc6:	d00e      	beq.n	8018ce6 <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 8018cc8:	68fb      	ldr	r3, [r7, #12]
 8018cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018ccc:	2b00      	cmp	r3, #0
 8018cce:	d10a      	bne.n	8018ce6 <tcp_write+0x61a>
 8018cd0:	68fb      	ldr	r3, [r7, #12]
 8018cd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018cd4:	2b00      	cmp	r3, #0
 8018cd6:	d106      	bne.n	8018ce6 <tcp_write+0x61a>
 8018cd8:	4b2c      	ldr	r3, [pc, #176]	; (8018d8c <tcp_write+0x6c0>)
 8018cda:	f240 3213 	movw	r2, #787	; 0x313
 8018cde:	492c      	ldr	r1, [pc, #176]	; (8018d90 <tcp_write+0x6c4>)
 8018ce0:	482c      	ldr	r0, [pc, #176]	; (8018d94 <tcp_write+0x6c8>)
 8018ce2:	f004 f9af 	bl	801d044 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8018ce6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018ce8:	2b00      	cmp	r3, #0
 8018cea:	d016      	beq.n	8018d1a <tcp_write+0x64e>
 8018cec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018cee:	68db      	ldr	r3, [r3, #12]
 8018cf0:	2b00      	cmp	r3, #0
 8018cf2:	d012      	beq.n	8018d1a <tcp_write+0x64e>
 8018cf4:	797b      	ldrb	r3, [r7, #5]
 8018cf6:	f003 0302 	and.w	r3, r3, #2
 8018cfa:	2b00      	cmp	r3, #0
 8018cfc:	d10d      	bne.n	8018d1a <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8018cfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018d00:	68db      	ldr	r3, [r3, #12]
 8018d02:	899b      	ldrh	r3, [r3, #12]
 8018d04:	b29c      	uxth	r4, r3
 8018d06:	2008      	movs	r0, #8
 8018d08:	f7f9 fb68 	bl	80123dc <lwip_htons>
 8018d0c:	4603      	mov	r3, r0
 8018d0e:	461a      	mov	r2, r3
 8018d10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8018d12:	68db      	ldr	r3, [r3, #12]
 8018d14:	4322      	orrs	r2, r4
 8018d16:	b292      	uxth	r2, r2
 8018d18:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8018d1a:	2300      	movs	r3, #0
 8018d1c:	e031      	b.n	8018d82 <tcp_write+0x6b6>
          goto memerr;
 8018d1e:	bf00      	nop
 8018d20:	e006      	b.n	8018d30 <tcp_write+0x664>
            goto memerr;
 8018d22:	bf00      	nop
 8018d24:	e004      	b.n	8018d30 <tcp_write+0x664>
        goto memerr;
 8018d26:	bf00      	nop
 8018d28:	e002      	b.n	8018d30 <tcp_write+0x664>
        goto memerr;
 8018d2a:	bf00      	nop
 8018d2c:	e000      	b.n	8018d30 <tcp_write+0x664>
      goto memerr;
 8018d2e:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8018d30:	68fb      	ldr	r3, [r7, #12]
 8018d32:	8b5b      	ldrh	r3, [r3, #26]
 8018d34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8018d38:	b29a      	uxth	r2, r3
 8018d3a:	68fb      	ldr	r3, [r7, #12]
 8018d3c:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8018d3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8018d40:	2b00      	cmp	r3, #0
 8018d42:	d002      	beq.n	8018d4a <tcp_write+0x67e>
    pbuf_free(concat_p);
 8018d44:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8018d46:	f7fa ff27 	bl	8013b98 <pbuf_free>
  }
  if (queue != NULL) {
 8018d4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018d4c:	2b00      	cmp	r3, #0
 8018d4e:	d002      	beq.n	8018d56 <tcp_write+0x68a>
    tcp_segs_free(queue);
 8018d50:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8018d52:	f7fc fb4b 	bl	80153ec <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8018d56:	68fb      	ldr	r3, [r7, #12]
 8018d58:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018d5c:	2b00      	cmp	r3, #0
 8018d5e:	d00e      	beq.n	8018d7e <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8018d60:	68fb      	ldr	r3, [r7, #12]
 8018d62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018d64:	2b00      	cmp	r3, #0
 8018d66:	d10a      	bne.n	8018d7e <tcp_write+0x6b2>
 8018d68:	68fb      	ldr	r3, [r7, #12]
 8018d6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018d6c:	2b00      	cmp	r3, #0
 8018d6e:	d106      	bne.n	8018d7e <tcp_write+0x6b2>
 8018d70:	4b06      	ldr	r3, [pc, #24]	; (8018d8c <tcp_write+0x6c0>)
 8018d72:	f44f 724a 	mov.w	r2, #808	; 0x328
 8018d76:	4906      	ldr	r1, [pc, #24]	; (8018d90 <tcp_write+0x6c4>)
 8018d78:	4806      	ldr	r0, [pc, #24]	; (8018d94 <tcp_write+0x6c8>)
 8018d7a:	f004 f963 	bl	801d044 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8018d7e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8018d82:	4618      	mov	r0, r3
 8018d84:	375c      	adds	r7, #92	; 0x5c
 8018d86:	46bd      	mov	sp, r7
 8018d88:	bd90      	pop	{r4, r7, pc}
 8018d8a:	bf00      	nop
 8018d8c:	0801f978 	.word	0x0801f978
 8018d90:	0801fcec 	.word	0x0801fcec
 8018d94:	0801f9cc 	.word	0x0801f9cc

08018d98 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8018d98:	b590      	push	{r4, r7, lr}
 8018d9a:	b08b      	sub	sp, #44	; 0x2c
 8018d9c:	af02      	add	r7, sp, #8
 8018d9e:	6078      	str	r0, [r7, #4]
 8018da0:	460b      	mov	r3, r1
 8018da2:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8018da4:	2300      	movs	r3, #0
 8018da6:	61fb      	str	r3, [r7, #28]
 8018da8:	2300      	movs	r3, #0
 8018daa:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8018dac:	2300      	movs	r3, #0
 8018dae:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8018db0:	687b      	ldr	r3, [r7, #4]
 8018db2:	2b00      	cmp	r3, #0
 8018db4:	d106      	bne.n	8018dc4 <tcp_split_unsent_seg+0x2c>
 8018db6:	4b95      	ldr	r3, [pc, #596]	; (801900c <tcp_split_unsent_seg+0x274>)
 8018db8:	f240 324b 	movw	r2, #843	; 0x34b
 8018dbc:	4994      	ldr	r1, [pc, #592]	; (8019010 <tcp_split_unsent_seg+0x278>)
 8018dbe:	4895      	ldr	r0, [pc, #596]	; (8019014 <tcp_split_unsent_seg+0x27c>)
 8018dc0:	f004 f940 	bl	801d044 <iprintf>

  useg = pcb->unsent;
 8018dc4:	687b      	ldr	r3, [r7, #4]
 8018dc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018dc8:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8018dca:	697b      	ldr	r3, [r7, #20]
 8018dcc:	2b00      	cmp	r3, #0
 8018dce:	d102      	bne.n	8018dd6 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8018dd0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8018dd4:	e116      	b.n	8019004 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8018dd6:	887b      	ldrh	r3, [r7, #2]
 8018dd8:	2b00      	cmp	r3, #0
 8018dda:	d109      	bne.n	8018df0 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8018ddc:	4b8b      	ldr	r3, [pc, #556]	; (801900c <tcp_split_unsent_seg+0x274>)
 8018dde:	f240 3253 	movw	r2, #851	; 0x353
 8018de2:	498d      	ldr	r1, [pc, #564]	; (8019018 <tcp_split_unsent_seg+0x280>)
 8018de4:	488b      	ldr	r0, [pc, #556]	; (8019014 <tcp_split_unsent_seg+0x27c>)
 8018de6:	f004 f92d 	bl	801d044 <iprintf>
    return ERR_VAL;
 8018dea:	f06f 0305 	mvn.w	r3, #5
 8018dee:	e109      	b.n	8019004 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8018df0:	697b      	ldr	r3, [r7, #20]
 8018df2:	891b      	ldrh	r3, [r3, #8]
 8018df4:	887a      	ldrh	r2, [r7, #2]
 8018df6:	429a      	cmp	r2, r3
 8018df8:	d301      	bcc.n	8018dfe <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8018dfa:	2300      	movs	r3, #0
 8018dfc:	e102      	b.n	8019004 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8018dfe:	687b      	ldr	r3, [r7, #4]
 8018e00:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8018e02:	887a      	ldrh	r2, [r7, #2]
 8018e04:	429a      	cmp	r2, r3
 8018e06:	d906      	bls.n	8018e16 <tcp_split_unsent_seg+0x7e>
 8018e08:	4b80      	ldr	r3, [pc, #512]	; (801900c <tcp_split_unsent_seg+0x274>)
 8018e0a:	f240 325b 	movw	r2, #859	; 0x35b
 8018e0e:	4983      	ldr	r1, [pc, #524]	; (801901c <tcp_split_unsent_seg+0x284>)
 8018e10:	4880      	ldr	r0, [pc, #512]	; (8019014 <tcp_split_unsent_seg+0x27c>)
 8018e12:	f004 f917 	bl	801d044 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8018e16:	697b      	ldr	r3, [r7, #20]
 8018e18:	891b      	ldrh	r3, [r3, #8]
 8018e1a:	2b00      	cmp	r3, #0
 8018e1c:	d106      	bne.n	8018e2c <tcp_split_unsent_seg+0x94>
 8018e1e:	4b7b      	ldr	r3, [pc, #492]	; (801900c <tcp_split_unsent_seg+0x274>)
 8018e20:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8018e24:	497e      	ldr	r1, [pc, #504]	; (8019020 <tcp_split_unsent_seg+0x288>)
 8018e26:	487b      	ldr	r0, [pc, #492]	; (8019014 <tcp_split_unsent_seg+0x27c>)
 8018e28:	f004 f90c 	bl	801d044 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8018e2c:	697b      	ldr	r3, [r7, #20]
 8018e2e:	7a9b      	ldrb	r3, [r3, #10]
 8018e30:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8018e32:	7bfb      	ldrb	r3, [r7, #15]
 8018e34:	009b      	lsls	r3, r3, #2
 8018e36:	b2db      	uxtb	r3, r3
 8018e38:	f003 0304 	and.w	r3, r3, #4
 8018e3c:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8018e3e:	697b      	ldr	r3, [r7, #20]
 8018e40:	891a      	ldrh	r2, [r3, #8]
 8018e42:	887b      	ldrh	r3, [r7, #2]
 8018e44:	1ad3      	subs	r3, r2, r3
 8018e46:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8018e48:	7bbb      	ldrb	r3, [r7, #14]
 8018e4a:	b29a      	uxth	r2, r3
 8018e4c:	89bb      	ldrh	r3, [r7, #12]
 8018e4e:	4413      	add	r3, r2
 8018e50:	b29b      	uxth	r3, r3
 8018e52:	f44f 7220 	mov.w	r2, #640	; 0x280
 8018e56:	4619      	mov	r1, r3
 8018e58:	2036      	movs	r0, #54	; 0x36
 8018e5a:	f7fa fbbd 	bl	80135d8 <pbuf_alloc>
 8018e5e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8018e60:	693b      	ldr	r3, [r7, #16]
 8018e62:	2b00      	cmp	r3, #0
 8018e64:	f000 80b7 	beq.w	8018fd6 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8018e68:	697b      	ldr	r3, [r7, #20]
 8018e6a:	685b      	ldr	r3, [r3, #4]
 8018e6c:	891a      	ldrh	r2, [r3, #8]
 8018e6e:	697b      	ldr	r3, [r7, #20]
 8018e70:	891b      	ldrh	r3, [r3, #8]
 8018e72:	1ad3      	subs	r3, r2, r3
 8018e74:	b29a      	uxth	r2, r3
 8018e76:	887b      	ldrh	r3, [r7, #2]
 8018e78:	4413      	add	r3, r2
 8018e7a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8018e7c:	697b      	ldr	r3, [r7, #20]
 8018e7e:	6858      	ldr	r0, [r3, #4]
 8018e80:	693b      	ldr	r3, [r7, #16]
 8018e82:	685a      	ldr	r2, [r3, #4]
 8018e84:	7bbb      	ldrb	r3, [r7, #14]
 8018e86:	18d1      	adds	r1, r2, r3
 8018e88:	897b      	ldrh	r3, [r7, #10]
 8018e8a:	89ba      	ldrh	r2, [r7, #12]
 8018e8c:	f7fb f88a 	bl	8013fa4 <pbuf_copy_partial>
 8018e90:	4603      	mov	r3, r0
 8018e92:	461a      	mov	r2, r3
 8018e94:	89bb      	ldrh	r3, [r7, #12]
 8018e96:	4293      	cmp	r3, r2
 8018e98:	f040 809f 	bne.w	8018fda <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8018e9c:	697b      	ldr	r3, [r7, #20]
 8018e9e:	68db      	ldr	r3, [r3, #12]
 8018ea0:	899b      	ldrh	r3, [r3, #12]
 8018ea2:	b29b      	uxth	r3, r3
 8018ea4:	4618      	mov	r0, r3
 8018ea6:	f7f9 fa99 	bl	80123dc <lwip_htons>
 8018eaa:	4603      	mov	r3, r0
 8018eac:	b2db      	uxtb	r3, r3
 8018eae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8018eb2:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8018eb4:	2300      	movs	r3, #0
 8018eb6:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8018eb8:	7efb      	ldrb	r3, [r7, #27]
 8018eba:	f003 0308 	and.w	r3, r3, #8
 8018ebe:	2b00      	cmp	r3, #0
 8018ec0:	d007      	beq.n	8018ed2 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8018ec2:	7efb      	ldrb	r3, [r7, #27]
 8018ec4:	f023 0308 	bic.w	r3, r3, #8
 8018ec8:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8018eca:	7ebb      	ldrb	r3, [r7, #26]
 8018ecc:	f043 0308 	orr.w	r3, r3, #8
 8018ed0:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8018ed2:	7efb      	ldrb	r3, [r7, #27]
 8018ed4:	f003 0301 	and.w	r3, r3, #1
 8018ed8:	2b00      	cmp	r3, #0
 8018eda:	d007      	beq.n	8018eec <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8018edc:	7efb      	ldrb	r3, [r7, #27]
 8018ede:	f023 0301 	bic.w	r3, r3, #1
 8018ee2:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8018ee4:	7ebb      	ldrb	r3, [r7, #26]
 8018ee6:	f043 0301 	orr.w	r3, r3, #1
 8018eea:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8018eec:	697b      	ldr	r3, [r7, #20]
 8018eee:	68db      	ldr	r3, [r3, #12]
 8018ef0:	685b      	ldr	r3, [r3, #4]
 8018ef2:	4618      	mov	r0, r3
 8018ef4:	f7f9 fa87 	bl	8012406 <lwip_htonl>
 8018ef8:	4602      	mov	r2, r0
 8018efa:	887b      	ldrh	r3, [r7, #2]
 8018efc:	18d1      	adds	r1, r2, r3
 8018efe:	7eba      	ldrb	r2, [r7, #26]
 8018f00:	7bfb      	ldrb	r3, [r7, #15]
 8018f02:	9300      	str	r3, [sp, #0]
 8018f04:	460b      	mov	r3, r1
 8018f06:	6939      	ldr	r1, [r7, #16]
 8018f08:	6878      	ldr	r0, [r7, #4]
 8018f0a:	f7ff fa4d 	bl	80183a8 <tcp_create_segment>
 8018f0e:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8018f10:	69fb      	ldr	r3, [r7, #28]
 8018f12:	2b00      	cmp	r3, #0
 8018f14:	d063      	beq.n	8018fde <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8018f16:	697b      	ldr	r3, [r7, #20]
 8018f18:	685b      	ldr	r3, [r3, #4]
 8018f1a:	4618      	mov	r0, r3
 8018f1c:	f7fa feca 	bl	8013cb4 <pbuf_clen>
 8018f20:	4603      	mov	r3, r0
 8018f22:	461a      	mov	r2, r3
 8018f24:	687b      	ldr	r3, [r7, #4]
 8018f26:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018f2a:	1a9b      	subs	r3, r3, r2
 8018f2c:	b29a      	uxth	r2, r3
 8018f2e:	687b      	ldr	r3, [r7, #4]
 8018f30:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8018f34:	697b      	ldr	r3, [r7, #20]
 8018f36:	6858      	ldr	r0, [r3, #4]
 8018f38:	697b      	ldr	r3, [r7, #20]
 8018f3a:	685b      	ldr	r3, [r3, #4]
 8018f3c:	891a      	ldrh	r2, [r3, #8]
 8018f3e:	89bb      	ldrh	r3, [r7, #12]
 8018f40:	1ad3      	subs	r3, r2, r3
 8018f42:	b29b      	uxth	r3, r3
 8018f44:	4619      	mov	r1, r3
 8018f46:	f7fa fca1 	bl	801388c <pbuf_realloc>
  useg->len -= remainder;
 8018f4a:	697b      	ldr	r3, [r7, #20]
 8018f4c:	891a      	ldrh	r2, [r3, #8]
 8018f4e:	89bb      	ldrh	r3, [r7, #12]
 8018f50:	1ad3      	subs	r3, r2, r3
 8018f52:	b29a      	uxth	r2, r3
 8018f54:	697b      	ldr	r3, [r7, #20]
 8018f56:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8018f58:	697b      	ldr	r3, [r7, #20]
 8018f5a:	68db      	ldr	r3, [r3, #12]
 8018f5c:	899b      	ldrh	r3, [r3, #12]
 8018f5e:	b29c      	uxth	r4, r3
 8018f60:	7efb      	ldrb	r3, [r7, #27]
 8018f62:	b29b      	uxth	r3, r3
 8018f64:	4618      	mov	r0, r3
 8018f66:	f7f9 fa39 	bl	80123dc <lwip_htons>
 8018f6a:	4603      	mov	r3, r0
 8018f6c:	461a      	mov	r2, r3
 8018f6e:	697b      	ldr	r3, [r7, #20]
 8018f70:	68db      	ldr	r3, [r3, #12]
 8018f72:	4322      	orrs	r2, r4
 8018f74:	b292      	uxth	r2, r2
 8018f76:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8018f78:	697b      	ldr	r3, [r7, #20]
 8018f7a:	685b      	ldr	r3, [r3, #4]
 8018f7c:	4618      	mov	r0, r3
 8018f7e:	f7fa fe99 	bl	8013cb4 <pbuf_clen>
 8018f82:	4603      	mov	r3, r0
 8018f84:	461a      	mov	r2, r3
 8018f86:	687b      	ldr	r3, [r7, #4]
 8018f88:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018f8c:	4413      	add	r3, r2
 8018f8e:	b29a      	uxth	r2, r3
 8018f90:	687b      	ldr	r3, [r7, #4]
 8018f92:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8018f96:	69fb      	ldr	r3, [r7, #28]
 8018f98:	685b      	ldr	r3, [r3, #4]
 8018f9a:	4618      	mov	r0, r3
 8018f9c:	f7fa fe8a 	bl	8013cb4 <pbuf_clen>
 8018fa0:	4603      	mov	r3, r0
 8018fa2:	461a      	mov	r2, r3
 8018fa4:	687b      	ldr	r3, [r7, #4]
 8018fa6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8018faa:	4413      	add	r3, r2
 8018fac:	b29a      	uxth	r2, r3
 8018fae:	687b      	ldr	r3, [r7, #4]
 8018fb0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8018fb4:	697b      	ldr	r3, [r7, #20]
 8018fb6:	681a      	ldr	r2, [r3, #0]
 8018fb8:	69fb      	ldr	r3, [r7, #28]
 8018fba:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8018fbc:	697b      	ldr	r3, [r7, #20]
 8018fbe:	69fa      	ldr	r2, [r7, #28]
 8018fc0:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8018fc2:	69fb      	ldr	r3, [r7, #28]
 8018fc4:	681b      	ldr	r3, [r3, #0]
 8018fc6:	2b00      	cmp	r3, #0
 8018fc8:	d103      	bne.n	8018fd2 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8018fca:	687b      	ldr	r3, [r7, #4]
 8018fcc:	2200      	movs	r2, #0
 8018fce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8018fd2:	2300      	movs	r3, #0
 8018fd4:	e016      	b.n	8019004 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8018fd6:	bf00      	nop
 8018fd8:	e002      	b.n	8018fe0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018fda:	bf00      	nop
 8018fdc:	e000      	b.n	8018fe0 <tcp_split_unsent_seg+0x248>
    goto memerr;
 8018fde:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8018fe0:	69fb      	ldr	r3, [r7, #28]
 8018fe2:	2b00      	cmp	r3, #0
 8018fe4:	d006      	beq.n	8018ff4 <tcp_split_unsent_seg+0x25c>
 8018fe6:	4b09      	ldr	r3, [pc, #36]	; (801900c <tcp_split_unsent_seg+0x274>)
 8018fe8:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8018fec:	490d      	ldr	r1, [pc, #52]	; (8019024 <tcp_split_unsent_seg+0x28c>)
 8018fee:	4809      	ldr	r0, [pc, #36]	; (8019014 <tcp_split_unsent_seg+0x27c>)
 8018ff0:	f004 f828 	bl	801d044 <iprintf>
  if (p != NULL) {
 8018ff4:	693b      	ldr	r3, [r7, #16]
 8018ff6:	2b00      	cmp	r3, #0
 8018ff8:	d002      	beq.n	8019000 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8018ffa:	6938      	ldr	r0, [r7, #16]
 8018ffc:	f7fa fdcc 	bl	8013b98 <pbuf_free>
  }

  return ERR_MEM;
 8019000:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8019004:	4618      	mov	r0, r3
 8019006:	3724      	adds	r7, #36	; 0x24
 8019008:	46bd      	mov	sp, r7
 801900a:	bd90      	pop	{r4, r7, pc}
 801900c:	0801f978 	.word	0x0801f978
 8019010:	0801fd0c 	.word	0x0801fd0c
 8019014:	0801f9cc 	.word	0x0801f9cc
 8019018:	0801fd30 	.word	0x0801fd30
 801901c:	0801fd54 	.word	0x0801fd54
 8019020:	0801fd64 	.word	0x0801fd64
 8019024:	0801fd74 	.word	0x0801fd74

08019028 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8019028:	b590      	push	{r4, r7, lr}
 801902a:	b085      	sub	sp, #20
 801902c:	af00      	add	r7, sp, #0
 801902e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8019030:	687b      	ldr	r3, [r7, #4]
 8019032:	2b00      	cmp	r3, #0
 8019034:	d106      	bne.n	8019044 <tcp_send_fin+0x1c>
 8019036:	4b21      	ldr	r3, [pc, #132]	; (80190bc <tcp_send_fin+0x94>)
 8019038:	f240 32eb 	movw	r2, #1003	; 0x3eb
 801903c:	4920      	ldr	r1, [pc, #128]	; (80190c0 <tcp_send_fin+0x98>)
 801903e:	4821      	ldr	r0, [pc, #132]	; (80190c4 <tcp_send_fin+0x9c>)
 8019040:	f004 f800 	bl	801d044 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8019044:	687b      	ldr	r3, [r7, #4]
 8019046:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019048:	2b00      	cmp	r3, #0
 801904a:	d02e      	beq.n	80190aa <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801904c:	687b      	ldr	r3, [r7, #4]
 801904e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019050:	60fb      	str	r3, [r7, #12]
 8019052:	e002      	b.n	801905a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8019054:	68fb      	ldr	r3, [r7, #12]
 8019056:	681b      	ldr	r3, [r3, #0]
 8019058:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801905a:	68fb      	ldr	r3, [r7, #12]
 801905c:	681b      	ldr	r3, [r3, #0]
 801905e:	2b00      	cmp	r3, #0
 8019060:	d1f8      	bne.n	8019054 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8019062:	68fb      	ldr	r3, [r7, #12]
 8019064:	68db      	ldr	r3, [r3, #12]
 8019066:	899b      	ldrh	r3, [r3, #12]
 8019068:	b29b      	uxth	r3, r3
 801906a:	4618      	mov	r0, r3
 801906c:	f7f9 f9b6 	bl	80123dc <lwip_htons>
 8019070:	4603      	mov	r3, r0
 8019072:	b2db      	uxtb	r3, r3
 8019074:	f003 0307 	and.w	r3, r3, #7
 8019078:	2b00      	cmp	r3, #0
 801907a:	d116      	bne.n	80190aa <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801907c:	68fb      	ldr	r3, [r7, #12]
 801907e:	68db      	ldr	r3, [r3, #12]
 8019080:	899b      	ldrh	r3, [r3, #12]
 8019082:	b29c      	uxth	r4, r3
 8019084:	2001      	movs	r0, #1
 8019086:	f7f9 f9a9 	bl	80123dc <lwip_htons>
 801908a:	4603      	mov	r3, r0
 801908c:	461a      	mov	r2, r3
 801908e:	68fb      	ldr	r3, [r7, #12]
 8019090:	68db      	ldr	r3, [r3, #12]
 8019092:	4322      	orrs	r2, r4
 8019094:	b292      	uxth	r2, r2
 8019096:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8019098:	687b      	ldr	r3, [r7, #4]
 801909a:	8b5b      	ldrh	r3, [r3, #26]
 801909c:	f043 0320 	orr.w	r3, r3, #32
 80190a0:	b29a      	uxth	r2, r3
 80190a2:	687b      	ldr	r3, [r7, #4]
 80190a4:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 80190a6:	2300      	movs	r3, #0
 80190a8:	e004      	b.n	80190b4 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 80190aa:	2101      	movs	r1, #1
 80190ac:	6878      	ldr	r0, [r7, #4]
 80190ae:	f000 f80b 	bl	80190c8 <tcp_enqueue_flags>
 80190b2:	4603      	mov	r3, r0
}
 80190b4:	4618      	mov	r0, r3
 80190b6:	3714      	adds	r7, #20
 80190b8:	46bd      	mov	sp, r7
 80190ba:	bd90      	pop	{r4, r7, pc}
 80190bc:	0801f978 	.word	0x0801f978
 80190c0:	0801fd80 	.word	0x0801fd80
 80190c4:	0801f9cc 	.word	0x0801f9cc

080190c8 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 80190c8:	b580      	push	{r7, lr}
 80190ca:	b08a      	sub	sp, #40	; 0x28
 80190cc:	af02      	add	r7, sp, #8
 80190ce:	6078      	str	r0, [r7, #4]
 80190d0:	460b      	mov	r3, r1
 80190d2:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 80190d4:	2300      	movs	r3, #0
 80190d6:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 80190d8:	2300      	movs	r3, #0
 80190da:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 80190dc:	78fb      	ldrb	r3, [r7, #3]
 80190de:	f003 0303 	and.w	r3, r3, #3
 80190e2:	2b00      	cmp	r3, #0
 80190e4:	d106      	bne.n	80190f4 <tcp_enqueue_flags+0x2c>
 80190e6:	4b67      	ldr	r3, [pc, #412]	; (8019284 <tcp_enqueue_flags+0x1bc>)
 80190e8:	f240 4212 	movw	r2, #1042	; 0x412
 80190ec:	4966      	ldr	r1, [pc, #408]	; (8019288 <tcp_enqueue_flags+0x1c0>)
 80190ee:	4867      	ldr	r0, [pc, #412]	; (801928c <tcp_enqueue_flags+0x1c4>)
 80190f0:	f003 ffa8 	bl	801d044 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80190f4:	687b      	ldr	r3, [r7, #4]
 80190f6:	2b00      	cmp	r3, #0
 80190f8:	d106      	bne.n	8019108 <tcp_enqueue_flags+0x40>
 80190fa:	4b62      	ldr	r3, [pc, #392]	; (8019284 <tcp_enqueue_flags+0x1bc>)
 80190fc:	f240 4213 	movw	r2, #1043	; 0x413
 8019100:	4963      	ldr	r1, [pc, #396]	; (8019290 <tcp_enqueue_flags+0x1c8>)
 8019102:	4862      	ldr	r0, [pc, #392]	; (801928c <tcp_enqueue_flags+0x1c4>)
 8019104:	f003 ff9e 	bl	801d044 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8019108:	78fb      	ldrb	r3, [r7, #3]
 801910a:	f003 0302 	and.w	r3, r3, #2
 801910e:	2b00      	cmp	r3, #0
 8019110:	d001      	beq.n	8019116 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8019112:	2301      	movs	r3, #1
 8019114:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019116:	7ffb      	ldrb	r3, [r7, #31]
 8019118:	009b      	lsls	r3, r3, #2
 801911a:	b2db      	uxtb	r3, r3
 801911c:	f003 0304 	and.w	r3, r3, #4
 8019120:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8019122:	7dfb      	ldrb	r3, [r7, #23]
 8019124:	b29b      	uxth	r3, r3
 8019126:	f44f 7220 	mov.w	r2, #640	; 0x280
 801912a:	4619      	mov	r1, r3
 801912c:	2036      	movs	r0, #54	; 0x36
 801912e:	f7fa fa53 	bl	80135d8 <pbuf_alloc>
 8019132:	6138      	str	r0, [r7, #16]
 8019134:	693b      	ldr	r3, [r7, #16]
 8019136:	2b00      	cmp	r3, #0
 8019138:	d109      	bne.n	801914e <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801913a:	687b      	ldr	r3, [r7, #4]
 801913c:	8b5b      	ldrh	r3, [r3, #26]
 801913e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019142:	b29a      	uxth	r2, r3
 8019144:	687b      	ldr	r3, [r7, #4]
 8019146:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8019148:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801914c:	e095      	b.n	801927a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801914e:	693b      	ldr	r3, [r7, #16]
 8019150:	895a      	ldrh	r2, [r3, #10]
 8019152:	7dfb      	ldrb	r3, [r7, #23]
 8019154:	b29b      	uxth	r3, r3
 8019156:	429a      	cmp	r2, r3
 8019158:	d206      	bcs.n	8019168 <tcp_enqueue_flags+0xa0>
 801915a:	4b4a      	ldr	r3, [pc, #296]	; (8019284 <tcp_enqueue_flags+0x1bc>)
 801915c:	f240 423a 	movw	r2, #1082	; 0x43a
 8019160:	494c      	ldr	r1, [pc, #304]	; (8019294 <tcp_enqueue_flags+0x1cc>)
 8019162:	484a      	ldr	r0, [pc, #296]	; (801928c <tcp_enqueue_flags+0x1c4>)
 8019164:	f003 ff6e 	bl	801d044 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8019168:	687b      	ldr	r3, [r7, #4]
 801916a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 801916c:	78fa      	ldrb	r2, [r7, #3]
 801916e:	7ffb      	ldrb	r3, [r7, #31]
 8019170:	9300      	str	r3, [sp, #0]
 8019172:	460b      	mov	r3, r1
 8019174:	6939      	ldr	r1, [r7, #16]
 8019176:	6878      	ldr	r0, [r7, #4]
 8019178:	f7ff f916 	bl	80183a8 <tcp_create_segment>
 801917c:	60f8      	str	r0, [r7, #12]
 801917e:	68fb      	ldr	r3, [r7, #12]
 8019180:	2b00      	cmp	r3, #0
 8019182:	d109      	bne.n	8019198 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019184:	687b      	ldr	r3, [r7, #4]
 8019186:	8b5b      	ldrh	r3, [r3, #26]
 8019188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801918c:	b29a      	uxth	r2, r3
 801918e:	687b      	ldr	r3, [r7, #4]
 8019190:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8019192:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019196:	e070      	b.n	801927a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8019198:	68fb      	ldr	r3, [r7, #12]
 801919a:	68db      	ldr	r3, [r3, #12]
 801919c:	f003 0303 	and.w	r3, r3, #3
 80191a0:	2b00      	cmp	r3, #0
 80191a2:	d006      	beq.n	80191b2 <tcp_enqueue_flags+0xea>
 80191a4:	4b37      	ldr	r3, [pc, #220]	; (8019284 <tcp_enqueue_flags+0x1bc>)
 80191a6:	f240 4242 	movw	r2, #1090	; 0x442
 80191aa:	493b      	ldr	r1, [pc, #236]	; (8019298 <tcp_enqueue_flags+0x1d0>)
 80191ac:	4837      	ldr	r0, [pc, #220]	; (801928c <tcp_enqueue_flags+0x1c4>)
 80191ae:	f003 ff49 	bl	801d044 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 80191b2:	68fb      	ldr	r3, [r7, #12]
 80191b4:	891b      	ldrh	r3, [r3, #8]
 80191b6:	2b00      	cmp	r3, #0
 80191b8:	d006      	beq.n	80191c8 <tcp_enqueue_flags+0x100>
 80191ba:	4b32      	ldr	r3, [pc, #200]	; (8019284 <tcp_enqueue_flags+0x1bc>)
 80191bc:	f240 4243 	movw	r2, #1091	; 0x443
 80191c0:	4936      	ldr	r1, [pc, #216]	; (801929c <tcp_enqueue_flags+0x1d4>)
 80191c2:	4832      	ldr	r0, [pc, #200]	; (801928c <tcp_enqueue_flags+0x1c4>)
 80191c4:	f003 ff3e 	bl	801d044 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 80191c8:	687b      	ldr	r3, [r7, #4]
 80191ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80191cc:	2b00      	cmp	r3, #0
 80191ce:	d103      	bne.n	80191d8 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 80191d0:	687b      	ldr	r3, [r7, #4]
 80191d2:	68fa      	ldr	r2, [r7, #12]
 80191d4:	66da      	str	r2, [r3, #108]	; 0x6c
 80191d6:	e00d      	b.n	80191f4 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 80191d8:	687b      	ldr	r3, [r7, #4]
 80191da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80191dc:	61bb      	str	r3, [r7, #24]
 80191de:	e002      	b.n	80191e6 <tcp_enqueue_flags+0x11e>
 80191e0:	69bb      	ldr	r3, [r7, #24]
 80191e2:	681b      	ldr	r3, [r3, #0]
 80191e4:	61bb      	str	r3, [r7, #24]
 80191e6:	69bb      	ldr	r3, [r7, #24]
 80191e8:	681b      	ldr	r3, [r3, #0]
 80191ea:	2b00      	cmp	r3, #0
 80191ec:	d1f8      	bne.n	80191e0 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80191ee:	69bb      	ldr	r3, [r7, #24]
 80191f0:	68fa      	ldr	r2, [r7, #12]
 80191f2:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80191f4:	687b      	ldr	r3, [r7, #4]
 80191f6:	2200      	movs	r2, #0
 80191f8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80191fc:	78fb      	ldrb	r3, [r7, #3]
 80191fe:	f003 0302 	and.w	r3, r3, #2
 8019202:	2b00      	cmp	r3, #0
 8019204:	d104      	bne.n	8019210 <tcp_enqueue_flags+0x148>
 8019206:	78fb      	ldrb	r3, [r7, #3]
 8019208:	f003 0301 	and.w	r3, r3, #1
 801920c:	2b00      	cmp	r3, #0
 801920e:	d004      	beq.n	801921a <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8019210:	687b      	ldr	r3, [r7, #4]
 8019212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8019214:	1c5a      	adds	r2, r3, #1
 8019216:	687b      	ldr	r3, [r7, #4]
 8019218:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801921a:	78fb      	ldrb	r3, [r7, #3]
 801921c:	f003 0301 	and.w	r3, r3, #1
 8019220:	2b00      	cmp	r3, #0
 8019222:	d006      	beq.n	8019232 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8019224:	687b      	ldr	r3, [r7, #4]
 8019226:	8b5b      	ldrh	r3, [r3, #26]
 8019228:	f043 0320 	orr.w	r3, r3, #32
 801922c:	b29a      	uxth	r2, r3
 801922e:	687b      	ldr	r3, [r7, #4]
 8019230:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8019232:	68fb      	ldr	r3, [r7, #12]
 8019234:	685b      	ldr	r3, [r3, #4]
 8019236:	4618      	mov	r0, r3
 8019238:	f7fa fd3c 	bl	8013cb4 <pbuf_clen>
 801923c:	4603      	mov	r3, r0
 801923e:	461a      	mov	r2, r3
 8019240:	687b      	ldr	r3, [r7, #4]
 8019242:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8019246:	4413      	add	r3, r2
 8019248:	b29a      	uxth	r2, r3
 801924a:	687b      	ldr	r3, [r7, #4]
 801924c:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8019250:	687b      	ldr	r3, [r7, #4]
 8019252:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8019256:	2b00      	cmp	r3, #0
 8019258:	d00e      	beq.n	8019278 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801925a:	687b      	ldr	r3, [r7, #4]
 801925c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801925e:	2b00      	cmp	r3, #0
 8019260:	d10a      	bne.n	8019278 <tcp_enqueue_flags+0x1b0>
 8019262:	687b      	ldr	r3, [r7, #4]
 8019264:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019266:	2b00      	cmp	r3, #0
 8019268:	d106      	bne.n	8019278 <tcp_enqueue_flags+0x1b0>
 801926a:	4b06      	ldr	r3, [pc, #24]	; (8019284 <tcp_enqueue_flags+0x1bc>)
 801926c:	f240 4266 	movw	r2, #1126	; 0x466
 8019270:	490b      	ldr	r1, [pc, #44]	; (80192a0 <tcp_enqueue_flags+0x1d8>)
 8019272:	4806      	ldr	r0, [pc, #24]	; (801928c <tcp_enqueue_flags+0x1c4>)
 8019274:	f003 fee6 	bl	801d044 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8019278:	2300      	movs	r3, #0
}
 801927a:	4618      	mov	r0, r3
 801927c:	3720      	adds	r7, #32
 801927e:	46bd      	mov	sp, r7
 8019280:	bd80      	pop	{r7, pc}
 8019282:	bf00      	nop
 8019284:	0801f978 	.word	0x0801f978
 8019288:	0801fd9c 	.word	0x0801fd9c
 801928c:	0801f9cc 	.word	0x0801f9cc
 8019290:	0801fdf4 	.word	0x0801fdf4
 8019294:	0801fe14 	.word	0x0801fe14
 8019298:	0801fe50 	.word	0x0801fe50
 801929c:	0801fe68 	.word	0x0801fe68
 80192a0:	0801fe94 	.word	0x0801fe94

080192a4 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 80192a4:	b5b0      	push	{r4, r5, r7, lr}
 80192a6:	b08a      	sub	sp, #40	; 0x28
 80192a8:	af00      	add	r7, sp, #0
 80192aa:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 80192ac:	687b      	ldr	r3, [r7, #4]
 80192ae:	2b00      	cmp	r3, #0
 80192b0:	d106      	bne.n	80192c0 <tcp_output+0x1c>
 80192b2:	4ba0      	ldr	r3, [pc, #640]	; (8019534 <tcp_output+0x290>)
 80192b4:	f240 42e1 	movw	r2, #1249	; 0x4e1
 80192b8:	499f      	ldr	r1, [pc, #636]	; (8019538 <tcp_output+0x294>)
 80192ba:	48a0      	ldr	r0, [pc, #640]	; (801953c <tcp_output+0x298>)
 80192bc:	f003 fec2 	bl	801d044 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 80192c0:	687b      	ldr	r3, [r7, #4]
 80192c2:	7d1b      	ldrb	r3, [r3, #20]
 80192c4:	2b01      	cmp	r3, #1
 80192c6:	d106      	bne.n	80192d6 <tcp_output+0x32>
 80192c8:	4b9a      	ldr	r3, [pc, #616]	; (8019534 <tcp_output+0x290>)
 80192ca:	f240 42e4 	movw	r2, #1252	; 0x4e4
 80192ce:	499c      	ldr	r1, [pc, #624]	; (8019540 <tcp_output+0x29c>)
 80192d0:	489a      	ldr	r0, [pc, #616]	; (801953c <tcp_output+0x298>)
 80192d2:	f003 feb7 	bl	801d044 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 80192d6:	4b9b      	ldr	r3, [pc, #620]	; (8019544 <tcp_output+0x2a0>)
 80192d8:	681b      	ldr	r3, [r3, #0]
 80192da:	687a      	ldr	r2, [r7, #4]
 80192dc:	429a      	cmp	r2, r3
 80192de:	d101      	bne.n	80192e4 <tcp_output+0x40>
    return ERR_OK;
 80192e0:	2300      	movs	r3, #0
 80192e2:	e1d2      	b.n	801968a <tcp_output+0x3e6>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80192e4:	687b      	ldr	r3, [r7, #4]
 80192e6:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 80192ea:	687b      	ldr	r3, [r7, #4]
 80192ec:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80192f0:	429a      	cmp	r2, r3
 80192f2:	d203      	bcs.n	80192fc <tcp_output+0x58>
 80192f4:	687b      	ldr	r3, [r7, #4]
 80192f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80192fa:	e002      	b.n	8019302 <tcp_output+0x5e>
 80192fc:	687b      	ldr	r3, [r7, #4]
 80192fe:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8019302:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8019304:	687b      	ldr	r3, [r7, #4]
 8019306:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019308:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801930a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801930c:	2b00      	cmp	r3, #0
 801930e:	d10b      	bne.n	8019328 <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8019310:	687b      	ldr	r3, [r7, #4]
 8019312:	8b5b      	ldrh	r3, [r3, #26]
 8019314:	f003 0302 	and.w	r3, r3, #2
 8019318:	2b00      	cmp	r3, #0
 801931a:	f000 81a9 	beq.w	8019670 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 801931e:	6878      	ldr	r0, [r7, #4]
 8019320:	f000 fdd8 	bl	8019ed4 <tcp_send_empty_ack>
 8019324:	4603      	mov	r3, r0
 8019326:	e1b0      	b.n	801968a <tcp_output+0x3e6>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8019328:	6879      	ldr	r1, [r7, #4]
 801932a:	687b      	ldr	r3, [r7, #4]
 801932c:	3304      	adds	r3, #4
 801932e:	461a      	mov	r2, r3
 8019330:	6878      	ldr	r0, [r7, #4]
 8019332:	f7ff f81d 	bl	8018370 <tcp_route>
 8019336:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8019338:	697b      	ldr	r3, [r7, #20]
 801933a:	2b00      	cmp	r3, #0
 801933c:	d102      	bne.n	8019344 <tcp_output+0xa0>
    return ERR_RTE;
 801933e:	f06f 0303 	mvn.w	r3, #3
 8019342:	e1a2      	b.n	801968a <tcp_output+0x3e6>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8019344:	687b      	ldr	r3, [r7, #4]
 8019346:	2b00      	cmp	r3, #0
 8019348:	d003      	beq.n	8019352 <tcp_output+0xae>
 801934a:	687b      	ldr	r3, [r7, #4]
 801934c:	681b      	ldr	r3, [r3, #0]
 801934e:	2b00      	cmp	r3, #0
 8019350:	d111      	bne.n	8019376 <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8019352:	697b      	ldr	r3, [r7, #20]
 8019354:	2b00      	cmp	r3, #0
 8019356:	d002      	beq.n	801935e <tcp_output+0xba>
 8019358:	697b      	ldr	r3, [r7, #20]
 801935a:	3304      	adds	r3, #4
 801935c:	e000      	b.n	8019360 <tcp_output+0xbc>
 801935e:	2300      	movs	r3, #0
 8019360:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8019362:	693b      	ldr	r3, [r7, #16]
 8019364:	2b00      	cmp	r3, #0
 8019366:	d102      	bne.n	801936e <tcp_output+0xca>
      return ERR_RTE;
 8019368:	f06f 0303 	mvn.w	r3, #3
 801936c:	e18d      	b.n	801968a <tcp_output+0x3e6>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801936e:	693b      	ldr	r3, [r7, #16]
 8019370:	681a      	ldr	r2, [r3, #0]
 8019372:	687b      	ldr	r3, [r7, #4]
 8019374:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8019376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019378:	68db      	ldr	r3, [r3, #12]
 801937a:	685b      	ldr	r3, [r3, #4]
 801937c:	4618      	mov	r0, r3
 801937e:	f7f9 f842 	bl	8012406 <lwip_htonl>
 8019382:	4602      	mov	r2, r0
 8019384:	687b      	ldr	r3, [r7, #4]
 8019386:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8019388:	1ad3      	subs	r3, r2, r3
 801938a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801938c:	8912      	ldrh	r2, [r2, #8]
 801938e:	4413      	add	r3, r2
 8019390:	69ba      	ldr	r2, [r7, #24]
 8019392:	429a      	cmp	r2, r3
 8019394:	d227      	bcs.n	80193e6 <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8019396:	687b      	ldr	r3, [r7, #4]
 8019398:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801939c:	461a      	mov	r2, r3
 801939e:	69bb      	ldr	r3, [r7, #24]
 80193a0:	4293      	cmp	r3, r2
 80193a2:	d114      	bne.n	80193ce <tcp_output+0x12a>
 80193a4:	687b      	ldr	r3, [r7, #4]
 80193a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80193a8:	2b00      	cmp	r3, #0
 80193aa:	d110      	bne.n	80193ce <tcp_output+0x12a>
 80193ac:	687b      	ldr	r3, [r7, #4]
 80193ae:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 80193b2:	2b00      	cmp	r3, #0
 80193b4:	d10b      	bne.n	80193ce <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 80193b6:	687b      	ldr	r3, [r7, #4]
 80193b8:	2200      	movs	r2, #0
 80193ba:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 80193be:	687b      	ldr	r3, [r7, #4]
 80193c0:	2201      	movs	r2, #1
 80193c2:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 80193c6:	687b      	ldr	r3, [r7, #4]
 80193c8:	2200      	movs	r2, #0
 80193ca:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 80193ce:	687b      	ldr	r3, [r7, #4]
 80193d0:	8b5b      	ldrh	r3, [r3, #26]
 80193d2:	f003 0302 	and.w	r3, r3, #2
 80193d6:	2b00      	cmp	r3, #0
 80193d8:	f000 814c 	beq.w	8019674 <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 80193dc:	6878      	ldr	r0, [r7, #4]
 80193de:	f000 fd79 	bl	8019ed4 <tcp_send_empty_ack>
 80193e2:	4603      	mov	r3, r0
 80193e4:	e151      	b.n	801968a <tcp_output+0x3e6>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 80193e6:	687b      	ldr	r3, [r7, #4]
 80193e8:	2200      	movs	r2, #0
 80193ea:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80193ee:	687b      	ldr	r3, [r7, #4]
 80193f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80193f2:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80193f4:	6a3b      	ldr	r3, [r7, #32]
 80193f6:	2b00      	cmp	r3, #0
 80193f8:	f000 811b 	beq.w	8019632 <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 80193fc:	e002      	b.n	8019404 <tcp_output+0x160>
 80193fe:	6a3b      	ldr	r3, [r7, #32]
 8019400:	681b      	ldr	r3, [r3, #0]
 8019402:	623b      	str	r3, [r7, #32]
 8019404:	6a3b      	ldr	r3, [r7, #32]
 8019406:	681b      	ldr	r3, [r3, #0]
 8019408:	2b00      	cmp	r3, #0
 801940a:	d1f8      	bne.n	80193fe <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801940c:	e111      	b.n	8019632 <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801940e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019410:	68db      	ldr	r3, [r3, #12]
 8019412:	899b      	ldrh	r3, [r3, #12]
 8019414:	b29b      	uxth	r3, r3
 8019416:	4618      	mov	r0, r3
 8019418:	f7f8 ffe0 	bl	80123dc <lwip_htons>
 801941c:	4603      	mov	r3, r0
 801941e:	b2db      	uxtb	r3, r3
 8019420:	f003 0304 	and.w	r3, r3, #4
 8019424:	2b00      	cmp	r3, #0
 8019426:	d006      	beq.n	8019436 <tcp_output+0x192>
 8019428:	4b42      	ldr	r3, [pc, #264]	; (8019534 <tcp_output+0x290>)
 801942a:	f240 5237 	movw	r2, #1335	; 0x537
 801942e:	4946      	ldr	r1, [pc, #280]	; (8019548 <tcp_output+0x2a4>)
 8019430:	4842      	ldr	r0, [pc, #264]	; (801953c <tcp_output+0x298>)
 8019432:	f003 fe07 	bl	801d044 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019436:	687b      	ldr	r3, [r7, #4]
 8019438:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801943a:	2b00      	cmp	r3, #0
 801943c:	d01f      	beq.n	801947e <tcp_output+0x1da>
 801943e:	687b      	ldr	r3, [r7, #4]
 8019440:	8b5b      	ldrh	r3, [r3, #26]
 8019442:	f003 0344 	and.w	r3, r3, #68	; 0x44
 8019446:	2b00      	cmp	r3, #0
 8019448:	d119      	bne.n	801947e <tcp_output+0x1da>
 801944a:	687b      	ldr	r3, [r7, #4]
 801944c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801944e:	2b00      	cmp	r3, #0
 8019450:	d00b      	beq.n	801946a <tcp_output+0x1c6>
 8019452:	687b      	ldr	r3, [r7, #4]
 8019454:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019456:	681b      	ldr	r3, [r3, #0]
 8019458:	2b00      	cmp	r3, #0
 801945a:	d110      	bne.n	801947e <tcp_output+0x1da>
 801945c:	687b      	ldr	r3, [r7, #4]
 801945e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019460:	891a      	ldrh	r2, [r3, #8]
 8019462:	687b      	ldr	r3, [r7, #4]
 8019464:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019466:	429a      	cmp	r2, r3
 8019468:	d209      	bcs.n	801947e <tcp_output+0x1da>
 801946a:	687b      	ldr	r3, [r7, #4]
 801946c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8019470:	2b00      	cmp	r3, #0
 8019472:	d004      	beq.n	801947e <tcp_output+0x1da>
 8019474:	687b      	ldr	r3, [r7, #4]
 8019476:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801947a:	2b08      	cmp	r3, #8
 801947c:	d901      	bls.n	8019482 <tcp_output+0x1de>
 801947e:	2301      	movs	r3, #1
 8019480:	e000      	b.n	8019484 <tcp_output+0x1e0>
 8019482:	2300      	movs	r3, #0
 8019484:	2b00      	cmp	r3, #0
 8019486:	d106      	bne.n	8019496 <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 8019488:	687b      	ldr	r3, [r7, #4]
 801948a:	8b5b      	ldrh	r3, [r3, #26]
 801948c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8019490:	2b00      	cmp	r3, #0
 8019492:	f000 80e3 	beq.w	801965c <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8019496:	687b      	ldr	r3, [r7, #4]
 8019498:	7d1b      	ldrb	r3, [r3, #20]
 801949a:	2b02      	cmp	r3, #2
 801949c:	d00d      	beq.n	80194ba <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801949e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194a0:	68db      	ldr	r3, [r3, #12]
 80194a2:	899b      	ldrh	r3, [r3, #12]
 80194a4:	b29c      	uxth	r4, r3
 80194a6:	2010      	movs	r0, #16
 80194a8:	f7f8 ff98 	bl	80123dc <lwip_htons>
 80194ac:	4603      	mov	r3, r0
 80194ae:	461a      	mov	r2, r3
 80194b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194b2:	68db      	ldr	r3, [r3, #12]
 80194b4:	4322      	orrs	r2, r4
 80194b6:	b292      	uxth	r2, r2
 80194b8:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 80194ba:	697a      	ldr	r2, [r7, #20]
 80194bc:	6879      	ldr	r1, [r7, #4]
 80194be:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80194c0:	f000 f908 	bl	80196d4 <tcp_output_segment>
 80194c4:	4603      	mov	r3, r0
 80194c6:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 80194c8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80194cc:	2b00      	cmp	r3, #0
 80194ce:	d009      	beq.n	80194e4 <tcp_output+0x240>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80194d0:	687b      	ldr	r3, [r7, #4]
 80194d2:	8b5b      	ldrh	r3, [r3, #26]
 80194d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80194d8:	b29a      	uxth	r2, r3
 80194da:	687b      	ldr	r3, [r7, #4]
 80194dc:	835a      	strh	r2, [r3, #26]
      return err;
 80194de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80194e2:	e0d2      	b.n	801968a <tcp_output+0x3e6>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80194e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80194e6:	681a      	ldr	r2, [r3, #0]
 80194e8:	687b      	ldr	r3, [r7, #4]
 80194ea:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 80194ec:	687b      	ldr	r3, [r7, #4]
 80194ee:	7d1b      	ldrb	r3, [r3, #20]
 80194f0:	2b02      	cmp	r3, #2
 80194f2:	d006      	beq.n	8019502 <tcp_output+0x25e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80194f4:	687b      	ldr	r3, [r7, #4]
 80194f6:	8b5b      	ldrh	r3, [r3, #26]
 80194f8:	f023 0303 	bic.w	r3, r3, #3
 80194fc:	b29a      	uxth	r2, r3
 80194fe:	687b      	ldr	r3, [r7, #4]
 8019500:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 8019502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019504:	68db      	ldr	r3, [r3, #12]
 8019506:	685b      	ldr	r3, [r3, #4]
 8019508:	4618      	mov	r0, r3
 801950a:	f7f8 ff7c 	bl	8012406 <lwip_htonl>
 801950e:	4604      	mov	r4, r0
 8019510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019512:	891b      	ldrh	r3, [r3, #8]
 8019514:	461d      	mov	r5, r3
 8019516:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019518:	68db      	ldr	r3, [r3, #12]
 801951a:	899b      	ldrh	r3, [r3, #12]
 801951c:	b29b      	uxth	r3, r3
 801951e:	4618      	mov	r0, r3
 8019520:	f7f8 ff5c 	bl	80123dc <lwip_htons>
 8019524:	4603      	mov	r3, r0
 8019526:	b2db      	uxtb	r3, r3
 8019528:	f003 0303 	and.w	r3, r3, #3
 801952c:	2b00      	cmp	r3, #0
 801952e:	d00d      	beq.n	801954c <tcp_output+0x2a8>
 8019530:	2301      	movs	r3, #1
 8019532:	e00c      	b.n	801954e <tcp_output+0x2aa>
 8019534:	0801f978 	.word	0x0801f978
 8019538:	0801febc 	.word	0x0801febc
 801953c:	0801f9cc 	.word	0x0801f9cc
 8019540:	0801fed4 	.word	0x0801fed4
 8019544:	2000b3d0 	.word	0x2000b3d0
 8019548:	0801fefc 	.word	0x0801fefc
 801954c:	2300      	movs	r3, #0
 801954e:	442b      	add	r3, r5
 8019550:	4423      	add	r3, r4
 8019552:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8019554:	687b      	ldr	r3, [r7, #4]
 8019556:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8019558:	68bb      	ldr	r3, [r7, #8]
 801955a:	1ad3      	subs	r3, r2, r3
 801955c:	2b00      	cmp	r3, #0
 801955e:	da02      	bge.n	8019566 <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 8019560:	687b      	ldr	r3, [r7, #4]
 8019562:	68ba      	ldr	r2, [r7, #8]
 8019564:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 8019566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019568:	891b      	ldrh	r3, [r3, #8]
 801956a:	461c      	mov	r4, r3
 801956c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801956e:	68db      	ldr	r3, [r3, #12]
 8019570:	899b      	ldrh	r3, [r3, #12]
 8019572:	b29b      	uxth	r3, r3
 8019574:	4618      	mov	r0, r3
 8019576:	f7f8 ff31 	bl	80123dc <lwip_htons>
 801957a:	4603      	mov	r3, r0
 801957c:	b2db      	uxtb	r3, r3
 801957e:	f003 0303 	and.w	r3, r3, #3
 8019582:	2b00      	cmp	r3, #0
 8019584:	d001      	beq.n	801958a <tcp_output+0x2e6>
 8019586:	2301      	movs	r3, #1
 8019588:	e000      	b.n	801958c <tcp_output+0x2e8>
 801958a:	2300      	movs	r3, #0
 801958c:	4423      	add	r3, r4
 801958e:	2b00      	cmp	r3, #0
 8019590:	d049      	beq.n	8019626 <tcp_output+0x382>
      seg->next = NULL;
 8019592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019594:	2200      	movs	r2, #0
 8019596:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 8019598:	687b      	ldr	r3, [r7, #4]
 801959a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801959c:	2b00      	cmp	r3, #0
 801959e:	d105      	bne.n	80195ac <tcp_output+0x308>
        pcb->unacked = seg;
 80195a0:	687b      	ldr	r3, [r7, #4]
 80195a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80195a4:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 80195a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195a8:	623b      	str	r3, [r7, #32]
 80195aa:	e03f      	b.n	801962c <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 80195ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195ae:	68db      	ldr	r3, [r3, #12]
 80195b0:	685b      	ldr	r3, [r3, #4]
 80195b2:	4618      	mov	r0, r3
 80195b4:	f7f8 ff27 	bl	8012406 <lwip_htonl>
 80195b8:	4604      	mov	r4, r0
 80195ba:	6a3b      	ldr	r3, [r7, #32]
 80195bc:	68db      	ldr	r3, [r3, #12]
 80195be:	685b      	ldr	r3, [r3, #4]
 80195c0:	4618      	mov	r0, r3
 80195c2:	f7f8 ff20 	bl	8012406 <lwip_htonl>
 80195c6:	4603      	mov	r3, r0
 80195c8:	1ae3      	subs	r3, r4, r3
 80195ca:	2b00      	cmp	r3, #0
 80195cc:	da24      	bge.n	8019618 <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 80195ce:	687b      	ldr	r3, [r7, #4]
 80195d0:	3370      	adds	r3, #112	; 0x70
 80195d2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80195d4:	e002      	b.n	80195dc <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 80195d6:	69fb      	ldr	r3, [r7, #28]
 80195d8:	681b      	ldr	r3, [r3, #0]
 80195da:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 80195dc:	69fb      	ldr	r3, [r7, #28]
 80195de:	681b      	ldr	r3, [r3, #0]
 80195e0:	2b00      	cmp	r3, #0
 80195e2:	d011      	beq.n	8019608 <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80195e4:	69fb      	ldr	r3, [r7, #28]
 80195e6:	681b      	ldr	r3, [r3, #0]
 80195e8:	68db      	ldr	r3, [r3, #12]
 80195ea:	685b      	ldr	r3, [r3, #4]
 80195ec:	4618      	mov	r0, r3
 80195ee:	f7f8 ff0a 	bl	8012406 <lwip_htonl>
 80195f2:	4604      	mov	r4, r0
 80195f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80195f6:	68db      	ldr	r3, [r3, #12]
 80195f8:	685b      	ldr	r3, [r3, #4]
 80195fa:	4618      	mov	r0, r3
 80195fc:	f7f8 ff03 	bl	8012406 <lwip_htonl>
 8019600:	4603      	mov	r3, r0
 8019602:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8019604:	2b00      	cmp	r3, #0
 8019606:	dbe6      	blt.n	80195d6 <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 8019608:	69fb      	ldr	r3, [r7, #28]
 801960a:	681a      	ldr	r2, [r3, #0]
 801960c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801960e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 8019610:	69fb      	ldr	r3, [r7, #28]
 8019612:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019614:	601a      	str	r2, [r3, #0]
 8019616:	e009      	b.n	801962c <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 8019618:	6a3b      	ldr	r3, [r7, #32]
 801961a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801961c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801961e:	6a3b      	ldr	r3, [r7, #32]
 8019620:	681b      	ldr	r3, [r3, #0]
 8019622:	623b      	str	r3, [r7, #32]
 8019624:	e002      	b.n	801962c <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 8019626:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019628:	f7fb fef4 	bl	8015414 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801962c:	687b      	ldr	r3, [r7, #4]
 801962e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019630:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 8019632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019634:	2b00      	cmp	r3, #0
 8019636:	d012      	beq.n	801965e <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 8019638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801963a:	68db      	ldr	r3, [r3, #12]
 801963c:	685b      	ldr	r3, [r3, #4]
 801963e:	4618      	mov	r0, r3
 8019640:	f7f8 fee1 	bl	8012406 <lwip_htonl>
 8019644:	4602      	mov	r2, r0
 8019646:	687b      	ldr	r3, [r7, #4]
 8019648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801964a:	1ad3      	subs	r3, r2, r3
 801964c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801964e:	8912      	ldrh	r2, [r2, #8]
 8019650:	4413      	add	r3, r2
  while (seg != NULL &&
 8019652:	69ba      	ldr	r2, [r7, #24]
 8019654:	429a      	cmp	r2, r3
 8019656:	f4bf aeda 	bcs.w	801940e <tcp_output+0x16a>
 801965a:	e000      	b.n	801965e <tcp_output+0x3ba>
      break;
 801965c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801965e:	687b      	ldr	r3, [r7, #4]
 8019660:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019662:	2b00      	cmp	r3, #0
 8019664:	d108      	bne.n	8019678 <tcp_output+0x3d4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019666:	687b      	ldr	r3, [r7, #4]
 8019668:	2200      	movs	r2, #0
 801966a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801966e:	e004      	b.n	801967a <tcp_output+0x3d6>
    goto output_done;
 8019670:	bf00      	nop
 8019672:	e002      	b.n	801967a <tcp_output+0x3d6>
    goto output_done;
 8019674:	bf00      	nop
 8019676:	e000      	b.n	801967a <tcp_output+0x3d6>
  }
#endif /* TCP_OVERSIZE */

output_done:
 8019678:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801967a:	687b      	ldr	r3, [r7, #4]
 801967c:	8b5b      	ldrh	r3, [r3, #26]
 801967e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8019682:	b29a      	uxth	r2, r3
 8019684:	687b      	ldr	r3, [r7, #4]
 8019686:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 8019688:	2300      	movs	r3, #0
}
 801968a:	4618      	mov	r0, r3
 801968c:	3728      	adds	r7, #40	; 0x28
 801968e:	46bd      	mov	sp, r7
 8019690:	bdb0      	pop	{r4, r5, r7, pc}
 8019692:	bf00      	nop

08019694 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8019694:	b580      	push	{r7, lr}
 8019696:	b082      	sub	sp, #8
 8019698:	af00      	add	r7, sp, #0
 801969a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801969c:	687b      	ldr	r3, [r7, #4]
 801969e:	2b00      	cmp	r3, #0
 80196a0:	d106      	bne.n	80196b0 <tcp_output_segment_busy+0x1c>
 80196a2:	4b09      	ldr	r3, [pc, #36]	; (80196c8 <tcp_output_segment_busy+0x34>)
 80196a4:	f240 529a 	movw	r2, #1434	; 0x59a
 80196a8:	4908      	ldr	r1, [pc, #32]	; (80196cc <tcp_output_segment_busy+0x38>)
 80196aa:	4809      	ldr	r0, [pc, #36]	; (80196d0 <tcp_output_segment_busy+0x3c>)
 80196ac:	f003 fcca 	bl	801d044 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 80196b0:	687b      	ldr	r3, [r7, #4]
 80196b2:	685b      	ldr	r3, [r3, #4]
 80196b4:	7b9b      	ldrb	r3, [r3, #14]
 80196b6:	2b01      	cmp	r3, #1
 80196b8:	d001      	beq.n	80196be <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 80196ba:	2301      	movs	r3, #1
 80196bc:	e000      	b.n	80196c0 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 80196be:	2300      	movs	r3, #0
}
 80196c0:	4618      	mov	r0, r3
 80196c2:	3708      	adds	r7, #8
 80196c4:	46bd      	mov	sp, r7
 80196c6:	bd80      	pop	{r7, pc}
 80196c8:	0801f978 	.word	0x0801f978
 80196cc:	0801ff14 	.word	0x0801ff14
 80196d0:	0801f9cc 	.word	0x0801f9cc

080196d4 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 80196d4:	b5b0      	push	{r4, r5, r7, lr}
 80196d6:	b08c      	sub	sp, #48	; 0x30
 80196d8:	af04      	add	r7, sp, #16
 80196da:	60f8      	str	r0, [r7, #12]
 80196dc:	60b9      	str	r1, [r7, #8]
 80196de:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 80196e0:	68fb      	ldr	r3, [r7, #12]
 80196e2:	2b00      	cmp	r3, #0
 80196e4:	d106      	bne.n	80196f4 <tcp_output_segment+0x20>
 80196e6:	4b64      	ldr	r3, [pc, #400]	; (8019878 <tcp_output_segment+0x1a4>)
 80196e8:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 80196ec:	4963      	ldr	r1, [pc, #396]	; (801987c <tcp_output_segment+0x1a8>)
 80196ee:	4864      	ldr	r0, [pc, #400]	; (8019880 <tcp_output_segment+0x1ac>)
 80196f0:	f003 fca8 	bl	801d044 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80196f4:	68bb      	ldr	r3, [r7, #8]
 80196f6:	2b00      	cmp	r3, #0
 80196f8:	d106      	bne.n	8019708 <tcp_output_segment+0x34>
 80196fa:	4b5f      	ldr	r3, [pc, #380]	; (8019878 <tcp_output_segment+0x1a4>)
 80196fc:	f240 52b9 	movw	r2, #1465	; 0x5b9
 8019700:	4960      	ldr	r1, [pc, #384]	; (8019884 <tcp_output_segment+0x1b0>)
 8019702:	485f      	ldr	r0, [pc, #380]	; (8019880 <tcp_output_segment+0x1ac>)
 8019704:	f003 fc9e 	bl	801d044 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 8019708:	687b      	ldr	r3, [r7, #4]
 801970a:	2b00      	cmp	r3, #0
 801970c:	d106      	bne.n	801971c <tcp_output_segment+0x48>
 801970e:	4b5a      	ldr	r3, [pc, #360]	; (8019878 <tcp_output_segment+0x1a4>)
 8019710:	f240 52ba 	movw	r2, #1466	; 0x5ba
 8019714:	495c      	ldr	r1, [pc, #368]	; (8019888 <tcp_output_segment+0x1b4>)
 8019716:	485a      	ldr	r0, [pc, #360]	; (8019880 <tcp_output_segment+0x1ac>)
 8019718:	f003 fc94 	bl	801d044 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801971c:	68f8      	ldr	r0, [r7, #12]
 801971e:	f7ff ffb9 	bl	8019694 <tcp_output_segment_busy>
 8019722:	4603      	mov	r3, r0
 8019724:	2b00      	cmp	r3, #0
 8019726:	d001      	beq.n	801972c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 8019728:	2300      	movs	r3, #0
 801972a:	e0a0      	b.n	801986e <tcp_output_segment+0x19a>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801972c:	68bb      	ldr	r3, [r7, #8]
 801972e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8019730:	68fb      	ldr	r3, [r7, #12]
 8019732:	68dc      	ldr	r4, [r3, #12]
 8019734:	4610      	mov	r0, r2
 8019736:	f7f8 fe66 	bl	8012406 <lwip_htonl>
 801973a:	4603      	mov	r3, r0
 801973c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801973e:	68bb      	ldr	r3, [r7, #8]
 8019740:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8019742:	68fb      	ldr	r3, [r7, #12]
 8019744:	68dc      	ldr	r4, [r3, #12]
 8019746:	4610      	mov	r0, r2
 8019748:	f7f8 fe48 	bl	80123dc <lwip_htons>
 801974c:	4603      	mov	r3, r0
 801974e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8019750:	68bb      	ldr	r3, [r7, #8]
 8019752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019754:	68ba      	ldr	r2, [r7, #8]
 8019756:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8019758:	441a      	add	r2, r3
 801975a:	68bb      	ldr	r3, [r7, #8]
 801975c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801975e:	68fb      	ldr	r3, [r7, #12]
 8019760:	68db      	ldr	r3, [r3, #12]
 8019762:	3314      	adds	r3, #20
 8019764:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 8019766:	68fb      	ldr	r3, [r7, #12]
 8019768:	7a9b      	ldrb	r3, [r3, #10]
 801976a:	f003 0301 	and.w	r3, r3, #1
 801976e:	2b00      	cmp	r3, #0
 8019770:	d015      	beq.n	801979e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8019772:	68bb      	ldr	r3, [r7, #8]
 8019774:	3304      	adds	r3, #4
 8019776:	461a      	mov	r2, r3
 8019778:	6879      	ldr	r1, [r7, #4]
 801977a:	f44f 7006 	mov.w	r0, #536	; 0x218
 801977e:	f7fc fa33 	bl	8015be8 <tcp_eff_send_mss_netif>
 8019782:	4603      	mov	r3, r0
 8019784:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 8019786:	8b7b      	ldrh	r3, [r7, #26]
 8019788:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 801978c:	4618      	mov	r0, r3
 801978e:	f7f8 fe3a 	bl	8012406 <lwip_htonl>
 8019792:	4602      	mov	r2, r0
 8019794:	69fb      	ldr	r3, [r7, #28]
 8019796:	601a      	str	r2, [r3, #0]
    opts += 1;
 8019798:	69fb      	ldr	r3, [r7, #28]
 801979a:	3304      	adds	r3, #4
 801979c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801979e:	68bb      	ldr	r3, [r7, #8]
 80197a0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 80197a4:	2b00      	cmp	r3, #0
 80197a6:	da02      	bge.n	80197ae <tcp_output_segment+0xda>
    pcb->rtime = 0;
 80197a8:	68bb      	ldr	r3, [r7, #8]
 80197aa:	2200      	movs	r2, #0
 80197ac:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 80197ae:	68bb      	ldr	r3, [r7, #8]
 80197b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80197b2:	2b00      	cmp	r3, #0
 80197b4:	d10c      	bne.n	80197d0 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 80197b6:	4b35      	ldr	r3, [pc, #212]	; (801988c <tcp_output_segment+0x1b8>)
 80197b8:	681a      	ldr	r2, [r3, #0]
 80197ba:	68bb      	ldr	r3, [r7, #8]
 80197bc:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 80197be:	68fb      	ldr	r3, [r7, #12]
 80197c0:	68db      	ldr	r3, [r3, #12]
 80197c2:	685b      	ldr	r3, [r3, #4]
 80197c4:	4618      	mov	r0, r3
 80197c6:	f7f8 fe1e 	bl	8012406 <lwip_htonl>
 80197ca:	4602      	mov	r2, r0
 80197cc:	68bb      	ldr	r3, [r7, #8]
 80197ce:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 80197d0:	68fb      	ldr	r3, [r7, #12]
 80197d2:	68db      	ldr	r3, [r3, #12]
 80197d4:	461a      	mov	r2, r3
 80197d6:	68fb      	ldr	r3, [r7, #12]
 80197d8:	685b      	ldr	r3, [r3, #4]
 80197da:	685b      	ldr	r3, [r3, #4]
 80197dc:	1ad3      	subs	r3, r2, r3
 80197de:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 80197e0:	68fb      	ldr	r3, [r7, #12]
 80197e2:	685b      	ldr	r3, [r3, #4]
 80197e4:	8959      	ldrh	r1, [r3, #10]
 80197e6:	68fb      	ldr	r3, [r7, #12]
 80197e8:	685b      	ldr	r3, [r3, #4]
 80197ea:	8b3a      	ldrh	r2, [r7, #24]
 80197ec:	1a8a      	subs	r2, r1, r2
 80197ee:	b292      	uxth	r2, r2
 80197f0:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80197f2:	68fb      	ldr	r3, [r7, #12]
 80197f4:	685b      	ldr	r3, [r3, #4]
 80197f6:	8919      	ldrh	r1, [r3, #8]
 80197f8:	68fb      	ldr	r3, [r7, #12]
 80197fa:	685b      	ldr	r3, [r3, #4]
 80197fc:	8b3a      	ldrh	r2, [r7, #24]
 80197fe:	1a8a      	subs	r2, r1, r2
 8019800:	b292      	uxth	r2, r2
 8019802:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8019804:	68fb      	ldr	r3, [r7, #12]
 8019806:	685b      	ldr	r3, [r3, #4]
 8019808:	68fa      	ldr	r2, [r7, #12]
 801980a:	68d2      	ldr	r2, [r2, #12]
 801980c:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801980e:	68fb      	ldr	r3, [r7, #12]
 8019810:	68db      	ldr	r3, [r3, #12]
 8019812:	2200      	movs	r2, #0
 8019814:	741a      	strb	r2, [r3, #16]
 8019816:	2200      	movs	r2, #0
 8019818:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801981a:	68fb      	ldr	r3, [r7, #12]
 801981c:	68db      	ldr	r3, [r3, #12]
 801981e:	f103 0214 	add.w	r2, r3, #20
 8019822:	68fb      	ldr	r3, [r7, #12]
 8019824:	7a9b      	ldrb	r3, [r3, #10]
 8019826:	009b      	lsls	r3, r3, #2
 8019828:	f003 0304 	and.w	r3, r3, #4
 801982c:	4413      	add	r3, r2
 801982e:	69fa      	ldr	r2, [r7, #28]
 8019830:	429a      	cmp	r2, r3
 8019832:	d006      	beq.n	8019842 <tcp_output_segment+0x16e>
 8019834:	4b10      	ldr	r3, [pc, #64]	; (8019878 <tcp_output_segment+0x1a4>)
 8019836:	f240 621c 	movw	r2, #1564	; 0x61c
 801983a:	4915      	ldr	r1, [pc, #84]	; (8019890 <tcp_output_segment+0x1bc>)
 801983c:	4810      	ldr	r0, [pc, #64]	; (8019880 <tcp_output_segment+0x1ac>)
 801983e:	f003 fc01 	bl	801d044 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 8019842:	68fb      	ldr	r3, [r7, #12]
 8019844:	6858      	ldr	r0, [r3, #4]
 8019846:	68b9      	ldr	r1, [r7, #8]
 8019848:	68bb      	ldr	r3, [r7, #8]
 801984a:	1d1c      	adds	r4, r3, #4
 801984c:	68bb      	ldr	r3, [r7, #8]
 801984e:	7add      	ldrb	r5, [r3, #11]
 8019850:	68bb      	ldr	r3, [r7, #8]
 8019852:	7a9b      	ldrb	r3, [r3, #10]
 8019854:	687a      	ldr	r2, [r7, #4]
 8019856:	9202      	str	r2, [sp, #8]
 8019858:	2206      	movs	r2, #6
 801985a:	9201      	str	r2, [sp, #4]
 801985c:	9300      	str	r3, [sp, #0]
 801985e:	462b      	mov	r3, r5
 8019860:	4622      	mov	r2, r4
 8019862:	f002 fa6f 	bl	801bd44 <ip4_output_if>
 8019866:	4603      	mov	r3, r0
 8019868:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801986a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801986e:	4618      	mov	r0, r3
 8019870:	3720      	adds	r7, #32
 8019872:	46bd      	mov	sp, r7
 8019874:	bdb0      	pop	{r4, r5, r7, pc}
 8019876:	bf00      	nop
 8019878:	0801f978 	.word	0x0801f978
 801987c:	0801ff3c 	.word	0x0801ff3c
 8019880:	0801f9cc 	.word	0x0801f9cc
 8019884:	0801ff5c 	.word	0x0801ff5c
 8019888:	0801ff7c 	.word	0x0801ff7c
 801988c:	2000b3c0 	.word	0x2000b3c0
 8019890:	0801ffa0 	.word	0x0801ffa0

08019894 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8019894:	b5b0      	push	{r4, r5, r7, lr}
 8019896:	b084      	sub	sp, #16
 8019898:	af00      	add	r7, sp, #0
 801989a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801989c:	687b      	ldr	r3, [r7, #4]
 801989e:	2b00      	cmp	r3, #0
 80198a0:	d106      	bne.n	80198b0 <tcp_rexmit_rto_prepare+0x1c>
 80198a2:	4b31      	ldr	r3, [pc, #196]	; (8019968 <tcp_rexmit_rto_prepare+0xd4>)
 80198a4:	f240 6263 	movw	r2, #1635	; 0x663
 80198a8:	4930      	ldr	r1, [pc, #192]	; (801996c <tcp_rexmit_rto_prepare+0xd8>)
 80198aa:	4831      	ldr	r0, [pc, #196]	; (8019970 <tcp_rexmit_rto_prepare+0xdc>)
 80198ac:	f003 fbca 	bl	801d044 <iprintf>

  if (pcb->unacked == NULL) {
 80198b0:	687b      	ldr	r3, [r7, #4]
 80198b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80198b4:	2b00      	cmp	r3, #0
 80198b6:	d102      	bne.n	80198be <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 80198b8:	f06f 0305 	mvn.w	r3, #5
 80198bc:	e050      	b.n	8019960 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80198be:	687b      	ldr	r3, [r7, #4]
 80198c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80198c2:	60fb      	str	r3, [r7, #12]
 80198c4:	e00b      	b.n	80198de <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 80198c6:	68f8      	ldr	r0, [r7, #12]
 80198c8:	f7ff fee4 	bl	8019694 <tcp_output_segment_busy>
 80198cc:	4603      	mov	r3, r0
 80198ce:	2b00      	cmp	r3, #0
 80198d0:	d002      	beq.n	80198d8 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 80198d2:	f06f 0305 	mvn.w	r3, #5
 80198d6:	e043      	b.n	8019960 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 80198d8:	68fb      	ldr	r3, [r7, #12]
 80198da:	681b      	ldr	r3, [r3, #0]
 80198dc:	60fb      	str	r3, [r7, #12]
 80198de:	68fb      	ldr	r3, [r7, #12]
 80198e0:	681b      	ldr	r3, [r3, #0]
 80198e2:	2b00      	cmp	r3, #0
 80198e4:	d1ef      	bne.n	80198c6 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 80198e6:	68f8      	ldr	r0, [r7, #12]
 80198e8:	f7ff fed4 	bl	8019694 <tcp_output_segment_busy>
 80198ec:	4603      	mov	r3, r0
 80198ee:	2b00      	cmp	r3, #0
 80198f0:	d002      	beq.n	80198f8 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80198f2:	f06f 0305 	mvn.w	r3, #5
 80198f6:	e033      	b.n	8019960 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80198f8:	687b      	ldr	r3, [r7, #4]
 80198fa:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80198fc:	68fb      	ldr	r3, [r7, #12]
 80198fe:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8019900:	687b      	ldr	r3, [r7, #4]
 8019902:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8019904:	687b      	ldr	r3, [r7, #4]
 8019906:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 8019908:	687b      	ldr	r3, [r7, #4]
 801990a:	2200      	movs	r2, #0
 801990c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801990e:	687b      	ldr	r3, [r7, #4]
 8019910:	8b5b      	ldrh	r3, [r3, #26]
 8019912:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8019916:	b29a      	uxth	r2, r3
 8019918:	687b      	ldr	r3, [r7, #4]
 801991a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801991c:	68fb      	ldr	r3, [r7, #12]
 801991e:	68db      	ldr	r3, [r3, #12]
 8019920:	685b      	ldr	r3, [r3, #4]
 8019922:	4618      	mov	r0, r3
 8019924:	f7f8 fd6f 	bl	8012406 <lwip_htonl>
 8019928:	4604      	mov	r4, r0
 801992a:	68fb      	ldr	r3, [r7, #12]
 801992c:	891b      	ldrh	r3, [r3, #8]
 801992e:	461d      	mov	r5, r3
 8019930:	68fb      	ldr	r3, [r7, #12]
 8019932:	68db      	ldr	r3, [r3, #12]
 8019934:	899b      	ldrh	r3, [r3, #12]
 8019936:	b29b      	uxth	r3, r3
 8019938:	4618      	mov	r0, r3
 801993a:	f7f8 fd4f 	bl	80123dc <lwip_htons>
 801993e:	4603      	mov	r3, r0
 8019940:	b2db      	uxtb	r3, r3
 8019942:	f003 0303 	and.w	r3, r3, #3
 8019946:	2b00      	cmp	r3, #0
 8019948:	d001      	beq.n	801994e <tcp_rexmit_rto_prepare+0xba>
 801994a:	2301      	movs	r3, #1
 801994c:	e000      	b.n	8019950 <tcp_rexmit_rto_prepare+0xbc>
 801994e:	2300      	movs	r3, #0
 8019950:	442b      	add	r3, r5
 8019952:	18e2      	adds	r2, r4, r3
 8019954:	687b      	ldr	r3, [r7, #4]
 8019956:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8019958:	687b      	ldr	r3, [r7, #4]
 801995a:	2200      	movs	r2, #0
 801995c:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 801995e:	2300      	movs	r3, #0
}
 8019960:	4618      	mov	r0, r3
 8019962:	3710      	adds	r7, #16
 8019964:	46bd      	mov	sp, r7
 8019966:	bdb0      	pop	{r4, r5, r7, pc}
 8019968:	0801f978 	.word	0x0801f978
 801996c:	0801ffb4 	.word	0x0801ffb4
 8019970:	0801f9cc 	.word	0x0801f9cc

08019974 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8019974:	b580      	push	{r7, lr}
 8019976:	b082      	sub	sp, #8
 8019978:	af00      	add	r7, sp, #0
 801997a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801997c:	687b      	ldr	r3, [r7, #4]
 801997e:	2b00      	cmp	r3, #0
 8019980:	d106      	bne.n	8019990 <tcp_rexmit_rto_commit+0x1c>
 8019982:	4b0d      	ldr	r3, [pc, #52]	; (80199b8 <tcp_rexmit_rto_commit+0x44>)
 8019984:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 8019988:	490c      	ldr	r1, [pc, #48]	; (80199bc <tcp_rexmit_rto_commit+0x48>)
 801998a:	480d      	ldr	r0, [pc, #52]	; (80199c0 <tcp_rexmit_rto_commit+0x4c>)
 801998c:	f003 fb5a 	bl	801d044 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8019990:	687b      	ldr	r3, [r7, #4]
 8019992:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019996:	2bff      	cmp	r3, #255	; 0xff
 8019998:	d007      	beq.n	80199aa <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801999a:	687b      	ldr	r3, [r7, #4]
 801999c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80199a0:	3301      	adds	r3, #1
 80199a2:	b2da      	uxtb	r2, r3
 80199a4:	687b      	ldr	r3, [r7, #4]
 80199a6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 80199aa:	6878      	ldr	r0, [r7, #4]
 80199ac:	f7ff fc7a 	bl	80192a4 <tcp_output>
}
 80199b0:	bf00      	nop
 80199b2:	3708      	adds	r7, #8
 80199b4:	46bd      	mov	sp, r7
 80199b6:	bd80      	pop	{r7, pc}
 80199b8:	0801f978 	.word	0x0801f978
 80199bc:	0801ffd8 	.word	0x0801ffd8
 80199c0:	0801f9cc 	.word	0x0801f9cc

080199c4 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 80199c4:	b580      	push	{r7, lr}
 80199c6:	b082      	sub	sp, #8
 80199c8:	af00      	add	r7, sp, #0
 80199ca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 80199cc:	687b      	ldr	r3, [r7, #4]
 80199ce:	2b00      	cmp	r3, #0
 80199d0:	d106      	bne.n	80199e0 <tcp_rexmit_rto+0x1c>
 80199d2:	4b0a      	ldr	r3, [pc, #40]	; (80199fc <tcp_rexmit_rto+0x38>)
 80199d4:	f240 62ad 	movw	r2, #1709	; 0x6ad
 80199d8:	4909      	ldr	r1, [pc, #36]	; (8019a00 <tcp_rexmit_rto+0x3c>)
 80199da:	480a      	ldr	r0, [pc, #40]	; (8019a04 <tcp_rexmit_rto+0x40>)
 80199dc:	f003 fb32 	bl	801d044 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 80199e0:	6878      	ldr	r0, [r7, #4]
 80199e2:	f7ff ff57 	bl	8019894 <tcp_rexmit_rto_prepare>
 80199e6:	4603      	mov	r3, r0
 80199e8:	2b00      	cmp	r3, #0
 80199ea:	d102      	bne.n	80199f2 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 80199ec:	6878      	ldr	r0, [r7, #4]
 80199ee:	f7ff ffc1 	bl	8019974 <tcp_rexmit_rto_commit>
  }
}
 80199f2:	bf00      	nop
 80199f4:	3708      	adds	r7, #8
 80199f6:	46bd      	mov	sp, r7
 80199f8:	bd80      	pop	{r7, pc}
 80199fa:	bf00      	nop
 80199fc:	0801f978 	.word	0x0801f978
 8019a00:	0801fffc 	.word	0x0801fffc
 8019a04:	0801f9cc 	.word	0x0801f9cc

08019a08 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8019a08:	b590      	push	{r4, r7, lr}
 8019a0a:	b085      	sub	sp, #20
 8019a0c:	af00      	add	r7, sp, #0
 8019a0e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8019a10:	687b      	ldr	r3, [r7, #4]
 8019a12:	2b00      	cmp	r3, #0
 8019a14:	d106      	bne.n	8019a24 <tcp_rexmit+0x1c>
 8019a16:	4b2f      	ldr	r3, [pc, #188]	; (8019ad4 <tcp_rexmit+0xcc>)
 8019a18:	f240 62c1 	movw	r2, #1729	; 0x6c1
 8019a1c:	492e      	ldr	r1, [pc, #184]	; (8019ad8 <tcp_rexmit+0xd0>)
 8019a1e:	482f      	ldr	r0, [pc, #188]	; (8019adc <tcp_rexmit+0xd4>)
 8019a20:	f003 fb10 	bl	801d044 <iprintf>

  if (pcb->unacked == NULL) {
 8019a24:	687b      	ldr	r3, [r7, #4]
 8019a26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019a28:	2b00      	cmp	r3, #0
 8019a2a:	d102      	bne.n	8019a32 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8019a2c:	f06f 0305 	mvn.w	r3, #5
 8019a30:	e04c      	b.n	8019acc <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8019a32:	687b      	ldr	r3, [r7, #4]
 8019a34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019a36:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8019a38:	68b8      	ldr	r0, [r7, #8]
 8019a3a:	f7ff fe2b 	bl	8019694 <tcp_output_segment_busy>
 8019a3e:	4603      	mov	r3, r0
 8019a40:	2b00      	cmp	r3, #0
 8019a42:	d002      	beq.n	8019a4a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8019a44:	f06f 0305 	mvn.w	r3, #5
 8019a48:	e040      	b.n	8019acc <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8019a4a:	68bb      	ldr	r3, [r7, #8]
 8019a4c:	681a      	ldr	r2, [r3, #0]
 8019a4e:	687b      	ldr	r3, [r7, #4]
 8019a50:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 8019a52:	687b      	ldr	r3, [r7, #4]
 8019a54:	336c      	adds	r3, #108	; 0x6c
 8019a56:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8019a58:	e002      	b.n	8019a60 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8019a5a:	68fb      	ldr	r3, [r7, #12]
 8019a5c:	681b      	ldr	r3, [r3, #0]
 8019a5e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8019a60:	68fb      	ldr	r3, [r7, #12]
 8019a62:	681b      	ldr	r3, [r3, #0]
 8019a64:	2b00      	cmp	r3, #0
 8019a66:	d011      	beq.n	8019a8c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8019a68:	68fb      	ldr	r3, [r7, #12]
 8019a6a:	681b      	ldr	r3, [r3, #0]
 8019a6c:	68db      	ldr	r3, [r3, #12]
 8019a6e:	685b      	ldr	r3, [r3, #4]
 8019a70:	4618      	mov	r0, r3
 8019a72:	f7f8 fcc8 	bl	8012406 <lwip_htonl>
 8019a76:	4604      	mov	r4, r0
 8019a78:	68bb      	ldr	r3, [r7, #8]
 8019a7a:	68db      	ldr	r3, [r3, #12]
 8019a7c:	685b      	ldr	r3, [r3, #4]
 8019a7e:	4618      	mov	r0, r3
 8019a80:	f7f8 fcc1 	bl	8012406 <lwip_htonl>
 8019a84:	4603      	mov	r3, r0
 8019a86:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8019a88:	2b00      	cmp	r3, #0
 8019a8a:	dbe6      	blt.n	8019a5a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8019a8c:	68fb      	ldr	r3, [r7, #12]
 8019a8e:	681a      	ldr	r2, [r3, #0]
 8019a90:	68bb      	ldr	r3, [r7, #8]
 8019a92:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8019a94:	68fb      	ldr	r3, [r7, #12]
 8019a96:	68ba      	ldr	r2, [r7, #8]
 8019a98:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8019a9a:	68bb      	ldr	r3, [r7, #8]
 8019a9c:	681b      	ldr	r3, [r3, #0]
 8019a9e:	2b00      	cmp	r3, #0
 8019aa0:	d103      	bne.n	8019aaa <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8019aa2:	687b      	ldr	r3, [r7, #4]
 8019aa4:	2200      	movs	r2, #0
 8019aa6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8019aaa:	687b      	ldr	r3, [r7, #4]
 8019aac:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019ab0:	2bff      	cmp	r3, #255	; 0xff
 8019ab2:	d007      	beq.n	8019ac4 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8019ab4:	687b      	ldr	r3, [r7, #4]
 8019ab6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8019aba:	3301      	adds	r3, #1
 8019abc:	b2da      	uxtb	r2, r3
 8019abe:	687b      	ldr	r3, [r7, #4]
 8019ac0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8019ac4:	687b      	ldr	r3, [r7, #4]
 8019ac6:	2200      	movs	r2, #0
 8019ac8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8019aca:	2300      	movs	r3, #0
}
 8019acc:	4618      	mov	r0, r3
 8019ace:	3714      	adds	r7, #20
 8019ad0:	46bd      	mov	sp, r7
 8019ad2:	bd90      	pop	{r4, r7, pc}
 8019ad4:	0801f978 	.word	0x0801f978
 8019ad8:	08020018 	.word	0x08020018
 8019adc:	0801f9cc 	.word	0x0801f9cc

08019ae0 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8019ae0:	b580      	push	{r7, lr}
 8019ae2:	b082      	sub	sp, #8
 8019ae4:	af00      	add	r7, sp, #0
 8019ae6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8019ae8:	687b      	ldr	r3, [r7, #4]
 8019aea:	2b00      	cmp	r3, #0
 8019aec:	d106      	bne.n	8019afc <tcp_rexmit_fast+0x1c>
 8019aee:	4b2f      	ldr	r3, [pc, #188]	; (8019bac <tcp_rexmit_fast+0xcc>)
 8019af0:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8019af4:	492e      	ldr	r1, [pc, #184]	; (8019bb0 <tcp_rexmit_fast+0xd0>)
 8019af6:	482f      	ldr	r0, [pc, #188]	; (8019bb4 <tcp_rexmit_fast+0xd4>)
 8019af8:	f003 faa4 	bl	801d044 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8019afc:	687b      	ldr	r3, [r7, #4]
 8019afe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019b00:	2b00      	cmp	r3, #0
 8019b02:	d04f      	beq.n	8019ba4 <tcp_rexmit_fast+0xc4>
 8019b04:	687b      	ldr	r3, [r7, #4]
 8019b06:	8b5b      	ldrh	r3, [r3, #26]
 8019b08:	f003 0304 	and.w	r3, r3, #4
 8019b0c:	2b00      	cmp	r3, #0
 8019b0e:	d149      	bne.n	8019ba4 <tcp_rexmit_fast+0xc4>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8019b10:	6878      	ldr	r0, [r7, #4]
 8019b12:	f7ff ff79 	bl	8019a08 <tcp_rexmit>
 8019b16:	4603      	mov	r3, r0
 8019b18:	2b00      	cmp	r3, #0
 8019b1a:	d143      	bne.n	8019ba4 <tcp_rexmit_fast+0xc4>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8019b1c:	687b      	ldr	r3, [r7, #4]
 8019b1e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8019b22:	687b      	ldr	r3, [r7, #4]
 8019b24:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8019b28:	429a      	cmp	r2, r3
 8019b2a:	d208      	bcs.n	8019b3e <tcp_rexmit_fast+0x5e>
 8019b2c:	687b      	ldr	r3, [r7, #4]
 8019b2e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8019b32:	2b00      	cmp	r3, #0
 8019b34:	da00      	bge.n	8019b38 <tcp_rexmit_fast+0x58>
 8019b36:	3301      	adds	r3, #1
 8019b38:	105b      	asrs	r3, r3, #1
 8019b3a:	b29b      	uxth	r3, r3
 8019b3c:	e007      	b.n	8019b4e <tcp_rexmit_fast+0x6e>
 8019b3e:	687b      	ldr	r3, [r7, #4]
 8019b40:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8019b44:	2b00      	cmp	r3, #0
 8019b46:	da00      	bge.n	8019b4a <tcp_rexmit_fast+0x6a>
 8019b48:	3301      	adds	r3, #1
 8019b4a:	105b      	asrs	r3, r3, #1
 8019b4c:	b29b      	uxth	r3, r3
 8019b4e:	687a      	ldr	r2, [r7, #4]
 8019b50:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8019b54:	687b      	ldr	r3, [r7, #4]
 8019b56:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 8019b5a:	461a      	mov	r2, r3
 8019b5c:	687b      	ldr	r3, [r7, #4]
 8019b5e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019b60:	005b      	lsls	r3, r3, #1
 8019b62:	429a      	cmp	r2, r3
 8019b64:	d206      	bcs.n	8019b74 <tcp_rexmit_fast+0x94>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8019b66:	687b      	ldr	r3, [r7, #4]
 8019b68:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019b6a:	005b      	lsls	r3, r3, #1
 8019b6c:	b29a      	uxth	r2, r3
 8019b6e:	687b      	ldr	r3, [r7, #4]
 8019b70:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8019b74:	687b      	ldr	r3, [r7, #4]
 8019b76:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8019b7a:	687b      	ldr	r3, [r7, #4]
 8019b7c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019b7e:	4619      	mov	r1, r3
 8019b80:	0049      	lsls	r1, r1, #1
 8019b82:	440b      	add	r3, r1
 8019b84:	b29b      	uxth	r3, r3
 8019b86:	4413      	add	r3, r2
 8019b88:	b29a      	uxth	r2, r3
 8019b8a:	687b      	ldr	r3, [r7, #4]
 8019b8c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 8019b90:	687b      	ldr	r3, [r7, #4]
 8019b92:	8b5b      	ldrh	r3, [r3, #26]
 8019b94:	f043 0304 	orr.w	r3, r3, #4
 8019b98:	b29a      	uxth	r2, r3
 8019b9a:	687b      	ldr	r3, [r7, #4]
 8019b9c:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8019b9e:	687b      	ldr	r3, [r7, #4]
 8019ba0:	2200      	movs	r2, #0
 8019ba2:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 8019ba4:	bf00      	nop
 8019ba6:	3708      	adds	r7, #8
 8019ba8:	46bd      	mov	sp, r7
 8019baa:	bd80      	pop	{r7, pc}
 8019bac:	0801f978 	.word	0x0801f978
 8019bb0:	08020030 	.word	0x08020030
 8019bb4:	0801f9cc 	.word	0x0801f9cc

08019bb8 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8019bb8:	b580      	push	{r7, lr}
 8019bba:	b086      	sub	sp, #24
 8019bbc:	af00      	add	r7, sp, #0
 8019bbe:	60f8      	str	r0, [r7, #12]
 8019bc0:	607b      	str	r3, [r7, #4]
 8019bc2:	460b      	mov	r3, r1
 8019bc4:	817b      	strh	r3, [r7, #10]
 8019bc6:	4613      	mov	r3, r2
 8019bc8:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8019bca:	897a      	ldrh	r2, [r7, #10]
 8019bcc:	893b      	ldrh	r3, [r7, #8]
 8019bce:	4413      	add	r3, r2
 8019bd0:	b29b      	uxth	r3, r3
 8019bd2:	3314      	adds	r3, #20
 8019bd4:	b29b      	uxth	r3, r3
 8019bd6:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019bda:	4619      	mov	r1, r3
 8019bdc:	2022      	movs	r0, #34	; 0x22
 8019bde:	f7f9 fcfb 	bl	80135d8 <pbuf_alloc>
 8019be2:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8019be4:	697b      	ldr	r3, [r7, #20]
 8019be6:	2b00      	cmp	r3, #0
 8019be8:	d04e      	beq.n	8019c88 <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8019bea:	697b      	ldr	r3, [r7, #20]
 8019bec:	895b      	ldrh	r3, [r3, #10]
 8019bee:	461a      	mov	r2, r3
 8019bf0:	897b      	ldrh	r3, [r7, #10]
 8019bf2:	3314      	adds	r3, #20
 8019bf4:	429a      	cmp	r2, r3
 8019bf6:	da06      	bge.n	8019c06 <tcp_output_alloc_header_common+0x4e>
 8019bf8:	4b26      	ldr	r3, [pc, #152]	; (8019c94 <tcp_output_alloc_header_common+0xdc>)
 8019bfa:	f240 7224 	movw	r2, #1828	; 0x724
 8019bfe:	4926      	ldr	r1, [pc, #152]	; (8019c98 <tcp_output_alloc_header_common+0xe0>)
 8019c00:	4826      	ldr	r0, [pc, #152]	; (8019c9c <tcp_output_alloc_header_common+0xe4>)
 8019c02:	f003 fa1f 	bl	801d044 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8019c06:	697b      	ldr	r3, [r7, #20]
 8019c08:	685b      	ldr	r3, [r3, #4]
 8019c0a:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8019c0c:	8c3b      	ldrh	r3, [r7, #32]
 8019c0e:	4618      	mov	r0, r3
 8019c10:	f7f8 fbe4 	bl	80123dc <lwip_htons>
 8019c14:	4603      	mov	r3, r0
 8019c16:	461a      	mov	r2, r3
 8019c18:	693b      	ldr	r3, [r7, #16]
 8019c1a:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8019c1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8019c1e:	4618      	mov	r0, r3
 8019c20:	f7f8 fbdc 	bl	80123dc <lwip_htons>
 8019c24:	4603      	mov	r3, r0
 8019c26:	461a      	mov	r2, r3
 8019c28:	693b      	ldr	r3, [r7, #16]
 8019c2a:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8019c2c:	693b      	ldr	r3, [r7, #16]
 8019c2e:	687a      	ldr	r2, [r7, #4]
 8019c30:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8019c32:	68f8      	ldr	r0, [r7, #12]
 8019c34:	f7f8 fbe7 	bl	8012406 <lwip_htonl>
 8019c38:	4602      	mov	r2, r0
 8019c3a:	693b      	ldr	r3, [r7, #16]
 8019c3c:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8019c3e:	897b      	ldrh	r3, [r7, #10]
 8019c40:	089b      	lsrs	r3, r3, #2
 8019c42:	b29b      	uxth	r3, r3
 8019c44:	3305      	adds	r3, #5
 8019c46:	b29b      	uxth	r3, r3
 8019c48:	031b      	lsls	r3, r3, #12
 8019c4a:	b29a      	uxth	r2, r3
 8019c4c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8019c50:	b29b      	uxth	r3, r3
 8019c52:	4313      	orrs	r3, r2
 8019c54:	b29b      	uxth	r3, r3
 8019c56:	4618      	mov	r0, r3
 8019c58:	f7f8 fbc0 	bl	80123dc <lwip_htons>
 8019c5c:	4603      	mov	r3, r0
 8019c5e:	461a      	mov	r2, r3
 8019c60:	693b      	ldr	r3, [r7, #16]
 8019c62:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8019c64:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8019c66:	4618      	mov	r0, r3
 8019c68:	f7f8 fbb8 	bl	80123dc <lwip_htons>
 8019c6c:	4603      	mov	r3, r0
 8019c6e:	461a      	mov	r2, r3
 8019c70:	693b      	ldr	r3, [r7, #16]
 8019c72:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8019c74:	693b      	ldr	r3, [r7, #16]
 8019c76:	2200      	movs	r2, #0
 8019c78:	741a      	strb	r2, [r3, #16]
 8019c7a:	2200      	movs	r2, #0
 8019c7c:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8019c7e:	693b      	ldr	r3, [r7, #16]
 8019c80:	2200      	movs	r2, #0
 8019c82:	749a      	strb	r2, [r3, #18]
 8019c84:	2200      	movs	r2, #0
 8019c86:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8019c88:	697b      	ldr	r3, [r7, #20]
}
 8019c8a:	4618      	mov	r0, r3
 8019c8c:	3718      	adds	r7, #24
 8019c8e:	46bd      	mov	sp, r7
 8019c90:	bd80      	pop	{r7, pc}
 8019c92:	bf00      	nop
 8019c94:	0801f978 	.word	0x0801f978
 8019c98:	08020050 	.word	0x08020050
 8019c9c:	0801f9cc 	.word	0x0801f9cc

08019ca0 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8019ca0:	b5b0      	push	{r4, r5, r7, lr}
 8019ca2:	b08a      	sub	sp, #40	; 0x28
 8019ca4:	af04      	add	r7, sp, #16
 8019ca6:	60f8      	str	r0, [r7, #12]
 8019ca8:	607b      	str	r3, [r7, #4]
 8019caa:	460b      	mov	r3, r1
 8019cac:	817b      	strh	r3, [r7, #10]
 8019cae:	4613      	mov	r3, r2
 8019cb0:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8019cb2:	68fb      	ldr	r3, [r7, #12]
 8019cb4:	2b00      	cmp	r3, #0
 8019cb6:	d106      	bne.n	8019cc6 <tcp_output_alloc_header+0x26>
 8019cb8:	4b15      	ldr	r3, [pc, #84]	; (8019d10 <tcp_output_alloc_header+0x70>)
 8019cba:	f240 7242 	movw	r2, #1858	; 0x742
 8019cbe:	4915      	ldr	r1, [pc, #84]	; (8019d14 <tcp_output_alloc_header+0x74>)
 8019cc0:	4815      	ldr	r0, [pc, #84]	; (8019d18 <tcp_output_alloc_header+0x78>)
 8019cc2:	f003 f9bf 	bl	801d044 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8019cc6:	68fb      	ldr	r3, [r7, #12]
 8019cc8:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8019cca:	68fb      	ldr	r3, [r7, #12]
 8019ccc:	8adb      	ldrh	r3, [r3, #22]
 8019cce:	68fa      	ldr	r2, [r7, #12]
 8019cd0:	8b12      	ldrh	r2, [r2, #24]
 8019cd2:	68f9      	ldr	r1, [r7, #12]
 8019cd4:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 8019cd6:	893d      	ldrh	r5, [r7, #8]
 8019cd8:	897c      	ldrh	r4, [r7, #10]
 8019cda:	9103      	str	r1, [sp, #12]
 8019cdc:	2110      	movs	r1, #16
 8019cde:	9102      	str	r1, [sp, #8]
 8019ce0:	9201      	str	r2, [sp, #4]
 8019ce2:	9300      	str	r3, [sp, #0]
 8019ce4:	687b      	ldr	r3, [r7, #4]
 8019ce6:	462a      	mov	r2, r5
 8019ce8:	4621      	mov	r1, r4
 8019cea:	f7ff ff65 	bl	8019bb8 <tcp_output_alloc_header_common>
 8019cee:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8019cf0:	697b      	ldr	r3, [r7, #20]
 8019cf2:	2b00      	cmp	r3, #0
 8019cf4:	d006      	beq.n	8019d04 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8019cf6:	68fb      	ldr	r3, [r7, #12]
 8019cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019cfa:	68fa      	ldr	r2, [r7, #12]
 8019cfc:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 8019cfe:	441a      	add	r2, r3
 8019d00:	68fb      	ldr	r3, [r7, #12]
 8019d02:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 8019d04:	697b      	ldr	r3, [r7, #20]
}
 8019d06:	4618      	mov	r0, r3
 8019d08:	3718      	adds	r7, #24
 8019d0a:	46bd      	mov	sp, r7
 8019d0c:	bdb0      	pop	{r4, r5, r7, pc}
 8019d0e:	bf00      	nop
 8019d10:	0801f978 	.word	0x0801f978
 8019d14:	08020080 	.word	0x08020080
 8019d18:	0801f9cc 	.word	0x0801f9cc

08019d1c <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8019d1c:	b580      	push	{r7, lr}
 8019d1e:	b088      	sub	sp, #32
 8019d20:	af00      	add	r7, sp, #0
 8019d22:	60f8      	str	r0, [r7, #12]
 8019d24:	60b9      	str	r1, [r7, #8]
 8019d26:	4611      	mov	r1, r2
 8019d28:	461a      	mov	r2, r3
 8019d2a:	460b      	mov	r3, r1
 8019d2c:	71fb      	strb	r3, [r7, #7]
 8019d2e:	4613      	mov	r3, r2
 8019d30:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8019d32:	2300      	movs	r3, #0
 8019d34:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8019d36:	68bb      	ldr	r3, [r7, #8]
 8019d38:	2b00      	cmp	r3, #0
 8019d3a:	d106      	bne.n	8019d4a <tcp_output_fill_options+0x2e>
 8019d3c:	4b13      	ldr	r3, [pc, #76]	; (8019d8c <tcp_output_fill_options+0x70>)
 8019d3e:	f240 7256 	movw	r2, #1878	; 0x756
 8019d42:	4913      	ldr	r1, [pc, #76]	; (8019d90 <tcp_output_fill_options+0x74>)
 8019d44:	4813      	ldr	r0, [pc, #76]	; (8019d94 <tcp_output_fill_options+0x78>)
 8019d46:	f003 f97d 	bl	801d044 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8019d4a:	68bb      	ldr	r3, [r7, #8]
 8019d4c:	685b      	ldr	r3, [r3, #4]
 8019d4e:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8019d50:	69bb      	ldr	r3, [r7, #24]
 8019d52:	3314      	adds	r3, #20
 8019d54:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8019d56:	69bb      	ldr	r3, [r7, #24]
 8019d58:	f103 0214 	add.w	r2, r3, #20
 8019d5c:	8bfb      	ldrh	r3, [r7, #30]
 8019d5e:	009b      	lsls	r3, r3, #2
 8019d60:	4619      	mov	r1, r3
 8019d62:	79fb      	ldrb	r3, [r7, #7]
 8019d64:	009b      	lsls	r3, r3, #2
 8019d66:	f003 0304 	and.w	r3, r3, #4
 8019d6a:	440b      	add	r3, r1
 8019d6c:	4413      	add	r3, r2
 8019d6e:	697a      	ldr	r2, [r7, #20]
 8019d70:	429a      	cmp	r2, r3
 8019d72:	d006      	beq.n	8019d82 <tcp_output_fill_options+0x66>
 8019d74:	4b05      	ldr	r3, [pc, #20]	; (8019d8c <tcp_output_fill_options+0x70>)
 8019d76:	f240 7275 	movw	r2, #1909	; 0x775
 8019d7a:	4907      	ldr	r1, [pc, #28]	; (8019d98 <tcp_output_fill_options+0x7c>)
 8019d7c:	4805      	ldr	r0, [pc, #20]	; (8019d94 <tcp_output_fill_options+0x78>)
 8019d7e:	f003 f961 	bl	801d044 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8019d82:	bf00      	nop
 8019d84:	3720      	adds	r7, #32
 8019d86:	46bd      	mov	sp, r7
 8019d88:	bd80      	pop	{r7, pc}
 8019d8a:	bf00      	nop
 8019d8c:	0801f978 	.word	0x0801f978
 8019d90:	080200a8 	.word	0x080200a8
 8019d94:	0801f9cc 	.word	0x0801f9cc
 8019d98:	0801ffa0 	.word	0x0801ffa0

08019d9c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8019d9c:	b580      	push	{r7, lr}
 8019d9e:	b08a      	sub	sp, #40	; 0x28
 8019da0:	af04      	add	r7, sp, #16
 8019da2:	60f8      	str	r0, [r7, #12]
 8019da4:	60b9      	str	r1, [r7, #8]
 8019da6:	607a      	str	r2, [r7, #4]
 8019da8:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8019daa:	68bb      	ldr	r3, [r7, #8]
 8019dac:	2b00      	cmp	r3, #0
 8019dae:	d106      	bne.n	8019dbe <tcp_output_control_segment+0x22>
 8019db0:	4b1c      	ldr	r3, [pc, #112]	; (8019e24 <tcp_output_control_segment+0x88>)
 8019db2:	f240 7287 	movw	r2, #1927	; 0x787
 8019db6:	491c      	ldr	r1, [pc, #112]	; (8019e28 <tcp_output_control_segment+0x8c>)
 8019db8:	481c      	ldr	r0, [pc, #112]	; (8019e2c <tcp_output_control_segment+0x90>)
 8019dba:	f003 f943 	bl	801d044 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8019dbe:	683a      	ldr	r2, [r7, #0]
 8019dc0:	6879      	ldr	r1, [r7, #4]
 8019dc2:	68f8      	ldr	r0, [r7, #12]
 8019dc4:	f7fe fad4 	bl	8018370 <tcp_route>
 8019dc8:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8019dca:	693b      	ldr	r3, [r7, #16]
 8019dcc:	2b00      	cmp	r3, #0
 8019dce:	d102      	bne.n	8019dd6 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8019dd0:	23fc      	movs	r3, #252	; 0xfc
 8019dd2:	75fb      	strb	r3, [r7, #23]
 8019dd4:	e01c      	b.n	8019e10 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8019dd6:	68fb      	ldr	r3, [r7, #12]
 8019dd8:	2b00      	cmp	r3, #0
 8019dda:	d006      	beq.n	8019dea <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8019ddc:	68fb      	ldr	r3, [r7, #12]
 8019dde:	7adb      	ldrb	r3, [r3, #11]
 8019de0:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8019de2:	68fb      	ldr	r3, [r7, #12]
 8019de4:	7a9b      	ldrb	r3, [r3, #10]
 8019de6:	757b      	strb	r3, [r7, #21]
 8019de8:	e003      	b.n	8019df2 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8019dea:	23ff      	movs	r3, #255	; 0xff
 8019dec:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8019dee:	2300      	movs	r3, #0
 8019df0:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8019df2:	7dba      	ldrb	r2, [r7, #22]
 8019df4:	693b      	ldr	r3, [r7, #16]
 8019df6:	9302      	str	r3, [sp, #8]
 8019df8:	2306      	movs	r3, #6
 8019dfa:	9301      	str	r3, [sp, #4]
 8019dfc:	7d7b      	ldrb	r3, [r7, #21]
 8019dfe:	9300      	str	r3, [sp, #0]
 8019e00:	4613      	mov	r3, r2
 8019e02:	683a      	ldr	r2, [r7, #0]
 8019e04:	6879      	ldr	r1, [r7, #4]
 8019e06:	68b8      	ldr	r0, [r7, #8]
 8019e08:	f001 ff9c 	bl	801bd44 <ip4_output_if>
 8019e0c:	4603      	mov	r3, r0
 8019e0e:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8019e10:	68b8      	ldr	r0, [r7, #8]
 8019e12:	f7f9 fec1 	bl	8013b98 <pbuf_free>
  return err;
 8019e16:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8019e1a:	4618      	mov	r0, r3
 8019e1c:	3718      	adds	r7, #24
 8019e1e:	46bd      	mov	sp, r7
 8019e20:	bd80      	pop	{r7, pc}
 8019e22:	bf00      	nop
 8019e24:	0801f978 	.word	0x0801f978
 8019e28:	080200d0 	.word	0x080200d0
 8019e2c:	0801f9cc 	.word	0x0801f9cc

08019e30 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8019e30:	b590      	push	{r4, r7, lr}
 8019e32:	b08b      	sub	sp, #44	; 0x2c
 8019e34:	af04      	add	r7, sp, #16
 8019e36:	60f8      	str	r0, [r7, #12]
 8019e38:	60b9      	str	r1, [r7, #8]
 8019e3a:	607a      	str	r2, [r7, #4]
 8019e3c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8019e3e:	683b      	ldr	r3, [r7, #0]
 8019e40:	2b00      	cmp	r3, #0
 8019e42:	d106      	bne.n	8019e52 <tcp_rst+0x22>
 8019e44:	4b1f      	ldr	r3, [pc, #124]	; (8019ec4 <tcp_rst+0x94>)
 8019e46:	f240 72c4 	movw	r2, #1988	; 0x7c4
 8019e4a:	491f      	ldr	r1, [pc, #124]	; (8019ec8 <tcp_rst+0x98>)
 8019e4c:	481f      	ldr	r0, [pc, #124]	; (8019ecc <tcp_rst+0x9c>)
 8019e4e:	f003 f8f9 	bl	801d044 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8019e52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019e54:	2b00      	cmp	r3, #0
 8019e56:	d106      	bne.n	8019e66 <tcp_rst+0x36>
 8019e58:	4b1a      	ldr	r3, [pc, #104]	; (8019ec4 <tcp_rst+0x94>)
 8019e5a:	f240 72c5 	movw	r2, #1989	; 0x7c5
 8019e5e:	491c      	ldr	r1, [pc, #112]	; (8019ed0 <tcp_rst+0xa0>)
 8019e60:	481a      	ldr	r0, [pc, #104]	; (8019ecc <tcp_rst+0x9c>)
 8019e62:	f003 f8ef 	bl	801d044 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019e66:	2300      	movs	r3, #0
 8019e68:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8019e6a:	f246 0308 	movw	r3, #24584	; 0x6008
 8019e6e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8019e70:	7dfb      	ldrb	r3, [r7, #23]
 8019e72:	b29c      	uxth	r4, r3
 8019e74:	68b8      	ldr	r0, [r7, #8]
 8019e76:	f7f8 fac6 	bl	8012406 <lwip_htonl>
 8019e7a:	4602      	mov	r2, r0
 8019e7c:	8abb      	ldrh	r3, [r7, #20]
 8019e7e:	9303      	str	r3, [sp, #12]
 8019e80:	2314      	movs	r3, #20
 8019e82:	9302      	str	r3, [sp, #8]
 8019e84:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8019e86:	9301      	str	r3, [sp, #4]
 8019e88:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8019e8a:	9300      	str	r3, [sp, #0]
 8019e8c:	4613      	mov	r3, r2
 8019e8e:	2200      	movs	r2, #0
 8019e90:	4621      	mov	r1, r4
 8019e92:	6878      	ldr	r0, [r7, #4]
 8019e94:	f7ff fe90 	bl	8019bb8 <tcp_output_alloc_header_common>
 8019e98:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8019e9a:	693b      	ldr	r3, [r7, #16]
 8019e9c:	2b00      	cmp	r3, #0
 8019e9e:	d00c      	beq.n	8019eba <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019ea0:	7dfb      	ldrb	r3, [r7, #23]
 8019ea2:	2200      	movs	r2, #0
 8019ea4:	6939      	ldr	r1, [r7, #16]
 8019ea6:	68f8      	ldr	r0, [r7, #12]
 8019ea8:	f7ff ff38 	bl	8019d1c <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8019eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019eae:	683a      	ldr	r2, [r7, #0]
 8019eb0:	6939      	ldr	r1, [r7, #16]
 8019eb2:	68f8      	ldr	r0, [r7, #12]
 8019eb4:	f7ff ff72 	bl	8019d9c <tcp_output_control_segment>
 8019eb8:	e000      	b.n	8019ebc <tcp_rst+0x8c>
    return;
 8019eba:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8019ebc:	371c      	adds	r7, #28
 8019ebe:	46bd      	mov	sp, r7
 8019ec0:	bd90      	pop	{r4, r7, pc}
 8019ec2:	bf00      	nop
 8019ec4:	0801f978 	.word	0x0801f978
 8019ec8:	080200fc 	.word	0x080200fc
 8019ecc:	0801f9cc 	.word	0x0801f9cc
 8019ed0:	08020118 	.word	0x08020118

08019ed4 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8019ed4:	b590      	push	{r4, r7, lr}
 8019ed6:	b087      	sub	sp, #28
 8019ed8:	af00      	add	r7, sp, #0
 8019eda:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8019edc:	2300      	movs	r3, #0
 8019ede:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8019ee0:	2300      	movs	r3, #0
 8019ee2:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8019ee4:	687b      	ldr	r3, [r7, #4]
 8019ee6:	2b00      	cmp	r3, #0
 8019ee8:	d106      	bne.n	8019ef8 <tcp_send_empty_ack+0x24>
 8019eea:	4b28      	ldr	r3, [pc, #160]	; (8019f8c <tcp_send_empty_ack+0xb8>)
 8019eec:	f240 72ea 	movw	r2, #2026	; 0x7ea
 8019ef0:	4927      	ldr	r1, [pc, #156]	; (8019f90 <tcp_send_empty_ack+0xbc>)
 8019ef2:	4828      	ldr	r0, [pc, #160]	; (8019f94 <tcp_send_empty_ack+0xc0>)
 8019ef4:	f003 f8a6 	bl	801d044 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8019ef8:	7dfb      	ldrb	r3, [r7, #23]
 8019efa:	009b      	lsls	r3, r3, #2
 8019efc:	b2db      	uxtb	r3, r3
 8019efe:	f003 0304 	and.w	r3, r3, #4
 8019f02:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8019f04:	7d7b      	ldrb	r3, [r7, #21]
 8019f06:	b29c      	uxth	r4, r3
 8019f08:	687b      	ldr	r3, [r7, #4]
 8019f0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019f0c:	4618      	mov	r0, r3
 8019f0e:	f7f8 fa7a 	bl	8012406 <lwip_htonl>
 8019f12:	4603      	mov	r3, r0
 8019f14:	2200      	movs	r2, #0
 8019f16:	4621      	mov	r1, r4
 8019f18:	6878      	ldr	r0, [r7, #4]
 8019f1a:	f7ff fec1 	bl	8019ca0 <tcp_output_alloc_header>
 8019f1e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019f20:	693b      	ldr	r3, [r7, #16]
 8019f22:	2b00      	cmp	r3, #0
 8019f24:	d109      	bne.n	8019f3a <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019f26:	687b      	ldr	r3, [r7, #4]
 8019f28:	8b5b      	ldrh	r3, [r3, #26]
 8019f2a:	f043 0303 	orr.w	r3, r3, #3
 8019f2e:	b29a      	uxth	r2, r3
 8019f30:	687b      	ldr	r3, [r7, #4]
 8019f32:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8019f34:	f06f 0301 	mvn.w	r3, #1
 8019f38:	e023      	b.n	8019f82 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8019f3a:	7dbb      	ldrb	r3, [r7, #22]
 8019f3c:	7dfa      	ldrb	r2, [r7, #23]
 8019f3e:	6939      	ldr	r1, [r7, #16]
 8019f40:	6878      	ldr	r0, [r7, #4]
 8019f42:	f7ff feeb 	bl	8019d1c <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019f46:	687a      	ldr	r2, [r7, #4]
 8019f48:	687b      	ldr	r3, [r7, #4]
 8019f4a:	3304      	adds	r3, #4
 8019f4c:	6939      	ldr	r1, [r7, #16]
 8019f4e:	6878      	ldr	r0, [r7, #4]
 8019f50:	f7ff ff24 	bl	8019d9c <tcp_output_control_segment>
 8019f54:	4603      	mov	r3, r0
 8019f56:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8019f58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019f5c:	2b00      	cmp	r3, #0
 8019f5e:	d007      	beq.n	8019f70 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019f60:	687b      	ldr	r3, [r7, #4]
 8019f62:	8b5b      	ldrh	r3, [r3, #26]
 8019f64:	f043 0303 	orr.w	r3, r3, #3
 8019f68:	b29a      	uxth	r2, r3
 8019f6a:	687b      	ldr	r3, [r7, #4]
 8019f6c:	835a      	strh	r2, [r3, #26]
 8019f6e:	e006      	b.n	8019f7e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8019f70:	687b      	ldr	r3, [r7, #4]
 8019f72:	8b5b      	ldrh	r3, [r3, #26]
 8019f74:	f023 0303 	bic.w	r3, r3, #3
 8019f78:	b29a      	uxth	r2, r3
 8019f7a:	687b      	ldr	r3, [r7, #4]
 8019f7c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8019f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8019f82:	4618      	mov	r0, r3
 8019f84:	371c      	adds	r7, #28
 8019f86:	46bd      	mov	sp, r7
 8019f88:	bd90      	pop	{r4, r7, pc}
 8019f8a:	bf00      	nop
 8019f8c:	0801f978 	.word	0x0801f978
 8019f90:	08020134 	.word	0x08020134
 8019f94:	0801f9cc 	.word	0x0801f9cc

08019f98 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8019f98:	b590      	push	{r4, r7, lr}
 8019f9a:	b087      	sub	sp, #28
 8019f9c:	af00      	add	r7, sp, #0
 8019f9e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019fa0:	2300      	movs	r3, #0
 8019fa2:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8019fa4:	687b      	ldr	r3, [r7, #4]
 8019fa6:	2b00      	cmp	r3, #0
 8019fa8:	d106      	bne.n	8019fb8 <tcp_keepalive+0x20>
 8019faa:	4b18      	ldr	r3, [pc, #96]	; (801a00c <tcp_keepalive+0x74>)
 8019fac:	f640 0224 	movw	r2, #2084	; 0x824
 8019fb0:	4917      	ldr	r1, [pc, #92]	; (801a010 <tcp_keepalive+0x78>)
 8019fb2:	4818      	ldr	r0, [pc, #96]	; (801a014 <tcp_keepalive+0x7c>)
 8019fb4:	f003 f846 	bl	801d044 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8019fb8:	7dfb      	ldrb	r3, [r7, #23]
 8019fba:	b29c      	uxth	r4, r3
 8019fbc:	687b      	ldr	r3, [r7, #4]
 8019fbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8019fc0:	3b01      	subs	r3, #1
 8019fc2:	4618      	mov	r0, r3
 8019fc4:	f7f8 fa1f 	bl	8012406 <lwip_htonl>
 8019fc8:	4603      	mov	r3, r0
 8019fca:	2200      	movs	r2, #0
 8019fcc:	4621      	mov	r1, r4
 8019fce:	6878      	ldr	r0, [r7, #4]
 8019fd0:	f7ff fe66 	bl	8019ca0 <tcp_output_alloc_header>
 8019fd4:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019fd6:	693b      	ldr	r3, [r7, #16]
 8019fd8:	2b00      	cmp	r3, #0
 8019fda:	d102      	bne.n	8019fe2 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8019fdc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019fe0:	e010      	b.n	801a004 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8019fe2:	7dfb      	ldrb	r3, [r7, #23]
 8019fe4:	2200      	movs	r2, #0
 8019fe6:	6939      	ldr	r1, [r7, #16]
 8019fe8:	6878      	ldr	r0, [r7, #4]
 8019fea:	f7ff fe97 	bl	8019d1c <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8019fee:	687a      	ldr	r2, [r7, #4]
 8019ff0:	687b      	ldr	r3, [r7, #4]
 8019ff2:	3304      	adds	r3, #4
 8019ff4:	6939      	ldr	r1, [r7, #16]
 8019ff6:	6878      	ldr	r0, [r7, #4]
 8019ff8:	f7ff fed0 	bl	8019d9c <tcp_output_control_segment>
 8019ffc:	4603      	mov	r3, r0
 8019ffe:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801a000:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a004:	4618      	mov	r0, r3
 801a006:	371c      	adds	r7, #28
 801a008:	46bd      	mov	sp, r7
 801a00a:	bd90      	pop	{r4, r7, pc}
 801a00c:	0801f978 	.word	0x0801f978
 801a010:	08020154 	.word	0x08020154
 801a014:	0801f9cc 	.word	0x0801f9cc

0801a018 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801a018:	b590      	push	{r4, r7, lr}
 801a01a:	b08b      	sub	sp, #44	; 0x2c
 801a01c:	af00      	add	r7, sp, #0
 801a01e:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801a020:	2300      	movs	r3, #0
 801a022:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801a026:	687b      	ldr	r3, [r7, #4]
 801a028:	2b00      	cmp	r3, #0
 801a02a:	d106      	bne.n	801a03a <tcp_zero_window_probe+0x22>
 801a02c:	4b4c      	ldr	r3, [pc, #304]	; (801a160 <tcp_zero_window_probe+0x148>)
 801a02e:	f640 024f 	movw	r2, #2127	; 0x84f
 801a032:	494c      	ldr	r1, [pc, #304]	; (801a164 <tcp_zero_window_probe+0x14c>)
 801a034:	484c      	ldr	r0, [pc, #304]	; (801a168 <tcp_zero_window_probe+0x150>)
 801a036:	f003 f805 	bl	801d044 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801a03a:	687b      	ldr	r3, [r7, #4]
 801a03c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a03e:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801a040:	6a3b      	ldr	r3, [r7, #32]
 801a042:	2b00      	cmp	r3, #0
 801a044:	d101      	bne.n	801a04a <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801a046:	2300      	movs	r3, #0
 801a048:	e086      	b.n	801a158 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801a04a:	687b      	ldr	r3, [r7, #4]
 801a04c:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801a050:	2bff      	cmp	r3, #255	; 0xff
 801a052:	d007      	beq.n	801a064 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801a054:	687b      	ldr	r3, [r7, #4]
 801a056:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801a05a:	3301      	adds	r3, #1
 801a05c:	b2da      	uxtb	r2, r3
 801a05e:	687b      	ldr	r3, [r7, #4]
 801a060:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801a064:	6a3b      	ldr	r3, [r7, #32]
 801a066:	68db      	ldr	r3, [r3, #12]
 801a068:	899b      	ldrh	r3, [r3, #12]
 801a06a:	b29b      	uxth	r3, r3
 801a06c:	4618      	mov	r0, r3
 801a06e:	f7f8 f9b5 	bl	80123dc <lwip_htons>
 801a072:	4603      	mov	r3, r0
 801a074:	b2db      	uxtb	r3, r3
 801a076:	f003 0301 	and.w	r3, r3, #1
 801a07a:	2b00      	cmp	r3, #0
 801a07c:	d005      	beq.n	801a08a <tcp_zero_window_probe+0x72>
 801a07e:	6a3b      	ldr	r3, [r7, #32]
 801a080:	891b      	ldrh	r3, [r3, #8]
 801a082:	2b00      	cmp	r3, #0
 801a084:	d101      	bne.n	801a08a <tcp_zero_window_probe+0x72>
 801a086:	2301      	movs	r3, #1
 801a088:	e000      	b.n	801a08c <tcp_zero_window_probe+0x74>
 801a08a:	2300      	movs	r3, #0
 801a08c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801a08e:	7ffb      	ldrb	r3, [r7, #31]
 801a090:	2b00      	cmp	r3, #0
 801a092:	bf0c      	ite	eq
 801a094:	2301      	moveq	r3, #1
 801a096:	2300      	movne	r3, #0
 801a098:	b2db      	uxtb	r3, r3
 801a09a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801a09c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a0a0:	b299      	uxth	r1, r3
 801a0a2:	6a3b      	ldr	r3, [r7, #32]
 801a0a4:	68db      	ldr	r3, [r3, #12]
 801a0a6:	685b      	ldr	r3, [r3, #4]
 801a0a8:	8bba      	ldrh	r2, [r7, #28]
 801a0aa:	6878      	ldr	r0, [r7, #4]
 801a0ac:	f7ff fdf8 	bl	8019ca0 <tcp_output_alloc_header>
 801a0b0:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801a0b2:	69bb      	ldr	r3, [r7, #24]
 801a0b4:	2b00      	cmp	r3, #0
 801a0b6:	d102      	bne.n	801a0be <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801a0b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801a0bc:	e04c      	b.n	801a158 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801a0be:	69bb      	ldr	r3, [r7, #24]
 801a0c0:	685b      	ldr	r3, [r3, #4]
 801a0c2:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801a0c4:	7ffb      	ldrb	r3, [r7, #31]
 801a0c6:	2b00      	cmp	r3, #0
 801a0c8:	d011      	beq.n	801a0ee <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801a0ca:	697b      	ldr	r3, [r7, #20]
 801a0cc:	899b      	ldrh	r3, [r3, #12]
 801a0ce:	b29b      	uxth	r3, r3
 801a0d0:	b21b      	sxth	r3, r3
 801a0d2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801a0d6:	b21c      	sxth	r4, r3
 801a0d8:	2011      	movs	r0, #17
 801a0da:	f7f8 f97f 	bl	80123dc <lwip_htons>
 801a0de:	4603      	mov	r3, r0
 801a0e0:	b21b      	sxth	r3, r3
 801a0e2:	4323      	orrs	r3, r4
 801a0e4:	b21b      	sxth	r3, r3
 801a0e6:	b29a      	uxth	r2, r3
 801a0e8:	697b      	ldr	r3, [r7, #20]
 801a0ea:	819a      	strh	r2, [r3, #12]
 801a0ec:	e010      	b.n	801a110 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801a0ee:	69bb      	ldr	r3, [r7, #24]
 801a0f0:	685b      	ldr	r3, [r3, #4]
 801a0f2:	3314      	adds	r3, #20
 801a0f4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801a0f6:	6a3b      	ldr	r3, [r7, #32]
 801a0f8:	6858      	ldr	r0, [r3, #4]
 801a0fa:	6a3b      	ldr	r3, [r7, #32]
 801a0fc:	685b      	ldr	r3, [r3, #4]
 801a0fe:	891a      	ldrh	r2, [r3, #8]
 801a100:	6a3b      	ldr	r3, [r7, #32]
 801a102:	891b      	ldrh	r3, [r3, #8]
 801a104:	1ad3      	subs	r3, r2, r3
 801a106:	b29b      	uxth	r3, r3
 801a108:	2201      	movs	r2, #1
 801a10a:	6939      	ldr	r1, [r7, #16]
 801a10c:	f7f9 ff4a 	bl	8013fa4 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801a110:	6a3b      	ldr	r3, [r7, #32]
 801a112:	68db      	ldr	r3, [r3, #12]
 801a114:	685b      	ldr	r3, [r3, #4]
 801a116:	4618      	mov	r0, r3
 801a118:	f7f8 f975 	bl	8012406 <lwip_htonl>
 801a11c:	4603      	mov	r3, r0
 801a11e:	3301      	adds	r3, #1
 801a120:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801a122:	687b      	ldr	r3, [r7, #4]
 801a124:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801a126:	68fb      	ldr	r3, [r7, #12]
 801a128:	1ad3      	subs	r3, r2, r3
 801a12a:	2b00      	cmp	r3, #0
 801a12c:	da02      	bge.n	801a134 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801a12e:	687b      	ldr	r3, [r7, #4]
 801a130:	68fa      	ldr	r2, [r7, #12]
 801a132:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801a134:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a138:	2200      	movs	r2, #0
 801a13a:	69b9      	ldr	r1, [r7, #24]
 801a13c:	6878      	ldr	r0, [r7, #4]
 801a13e:	f7ff fded 	bl	8019d1c <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801a142:	687a      	ldr	r2, [r7, #4]
 801a144:	687b      	ldr	r3, [r7, #4]
 801a146:	3304      	adds	r3, #4
 801a148:	69b9      	ldr	r1, [r7, #24]
 801a14a:	6878      	ldr	r0, [r7, #4]
 801a14c:	f7ff fe26 	bl	8019d9c <tcp_output_control_segment>
 801a150:	4603      	mov	r3, r0
 801a152:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801a154:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801a158:	4618      	mov	r0, r3
 801a15a:	372c      	adds	r7, #44	; 0x2c
 801a15c:	46bd      	mov	sp, r7
 801a15e:	bd90      	pop	{r4, r7, pc}
 801a160:	0801f978 	.word	0x0801f978
 801a164:	08020170 	.word	0x08020170
 801a168:	0801f9cc 	.word	0x0801f9cc

0801a16c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801a16c:	b580      	push	{r7, lr}
 801a16e:	b082      	sub	sp, #8
 801a170:	af00      	add	r7, sp, #0
 801a172:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801a174:	f7fa f804 	bl	8014180 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801a178:	4b0a      	ldr	r3, [pc, #40]	; (801a1a4 <tcpip_tcp_timer+0x38>)
 801a17a:	681b      	ldr	r3, [r3, #0]
 801a17c:	2b00      	cmp	r3, #0
 801a17e:	d103      	bne.n	801a188 <tcpip_tcp_timer+0x1c>
 801a180:	4b09      	ldr	r3, [pc, #36]	; (801a1a8 <tcpip_tcp_timer+0x3c>)
 801a182:	681b      	ldr	r3, [r3, #0]
 801a184:	2b00      	cmp	r3, #0
 801a186:	d005      	beq.n	801a194 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a188:	2200      	movs	r2, #0
 801a18a:	4908      	ldr	r1, [pc, #32]	; (801a1ac <tcpip_tcp_timer+0x40>)
 801a18c:	20fa      	movs	r0, #250	; 0xfa
 801a18e:	f000 f8f1 	bl	801a374 <sys_timeout>
 801a192:	e002      	b.n	801a19a <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801a194:	4b06      	ldr	r3, [pc, #24]	; (801a1b0 <tcpip_tcp_timer+0x44>)
 801a196:	2200      	movs	r2, #0
 801a198:	601a      	str	r2, [r3, #0]
  }
}
 801a19a:	bf00      	nop
 801a19c:	3708      	adds	r7, #8
 801a19e:	46bd      	mov	sp, r7
 801a1a0:	bd80      	pop	{r7, pc}
 801a1a2:	bf00      	nop
 801a1a4:	2000b3bc 	.word	0x2000b3bc
 801a1a8:	2000b3cc 	.word	0x2000b3cc
 801a1ac:	0801a16d 	.word	0x0801a16d
 801a1b0:	20004560 	.word	0x20004560

0801a1b4 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801a1b4:	b580      	push	{r7, lr}
 801a1b6:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801a1b8:	4b0a      	ldr	r3, [pc, #40]	; (801a1e4 <tcp_timer_needed+0x30>)
 801a1ba:	681b      	ldr	r3, [r3, #0]
 801a1bc:	2b00      	cmp	r3, #0
 801a1be:	d10f      	bne.n	801a1e0 <tcp_timer_needed+0x2c>
 801a1c0:	4b09      	ldr	r3, [pc, #36]	; (801a1e8 <tcp_timer_needed+0x34>)
 801a1c2:	681b      	ldr	r3, [r3, #0]
 801a1c4:	2b00      	cmp	r3, #0
 801a1c6:	d103      	bne.n	801a1d0 <tcp_timer_needed+0x1c>
 801a1c8:	4b08      	ldr	r3, [pc, #32]	; (801a1ec <tcp_timer_needed+0x38>)
 801a1ca:	681b      	ldr	r3, [r3, #0]
 801a1cc:	2b00      	cmp	r3, #0
 801a1ce:	d007      	beq.n	801a1e0 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801a1d0:	4b04      	ldr	r3, [pc, #16]	; (801a1e4 <tcp_timer_needed+0x30>)
 801a1d2:	2201      	movs	r2, #1
 801a1d4:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801a1d6:	2200      	movs	r2, #0
 801a1d8:	4905      	ldr	r1, [pc, #20]	; (801a1f0 <tcp_timer_needed+0x3c>)
 801a1da:	20fa      	movs	r0, #250	; 0xfa
 801a1dc:	f000 f8ca 	bl	801a374 <sys_timeout>
  }
}
 801a1e0:	bf00      	nop
 801a1e2:	bd80      	pop	{r7, pc}
 801a1e4:	20004560 	.word	0x20004560
 801a1e8:	2000b3bc 	.word	0x2000b3bc
 801a1ec:	2000b3cc 	.word	0x2000b3cc
 801a1f0:	0801a16d 	.word	0x0801a16d

0801a1f4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801a1f4:	b580      	push	{r7, lr}
 801a1f6:	b086      	sub	sp, #24
 801a1f8:	af00      	add	r7, sp, #0
 801a1fa:	60f8      	str	r0, [r7, #12]
 801a1fc:	60b9      	str	r1, [r7, #8]
 801a1fe:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801a200:	200a      	movs	r0, #10
 801a202:	f7f8 fdd7 	bl	8012db4 <memp_malloc>
 801a206:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801a208:	693b      	ldr	r3, [r7, #16]
 801a20a:	2b00      	cmp	r3, #0
 801a20c:	d109      	bne.n	801a222 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801a20e:	693b      	ldr	r3, [r7, #16]
 801a210:	2b00      	cmp	r3, #0
 801a212:	d151      	bne.n	801a2b8 <sys_timeout_abs+0xc4>
 801a214:	4b2a      	ldr	r3, [pc, #168]	; (801a2c0 <sys_timeout_abs+0xcc>)
 801a216:	22be      	movs	r2, #190	; 0xbe
 801a218:	492a      	ldr	r1, [pc, #168]	; (801a2c4 <sys_timeout_abs+0xd0>)
 801a21a:	482b      	ldr	r0, [pc, #172]	; (801a2c8 <sys_timeout_abs+0xd4>)
 801a21c:	f002 ff12 	bl	801d044 <iprintf>
    return;
 801a220:	e04a      	b.n	801a2b8 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801a222:	693b      	ldr	r3, [r7, #16]
 801a224:	2200      	movs	r2, #0
 801a226:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801a228:	693b      	ldr	r3, [r7, #16]
 801a22a:	68ba      	ldr	r2, [r7, #8]
 801a22c:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801a22e:	693b      	ldr	r3, [r7, #16]
 801a230:	687a      	ldr	r2, [r7, #4]
 801a232:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801a234:	693b      	ldr	r3, [r7, #16]
 801a236:	68fa      	ldr	r2, [r7, #12]
 801a238:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801a23a:	4b24      	ldr	r3, [pc, #144]	; (801a2cc <sys_timeout_abs+0xd8>)
 801a23c:	681b      	ldr	r3, [r3, #0]
 801a23e:	2b00      	cmp	r3, #0
 801a240:	d103      	bne.n	801a24a <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801a242:	4a22      	ldr	r2, [pc, #136]	; (801a2cc <sys_timeout_abs+0xd8>)
 801a244:	693b      	ldr	r3, [r7, #16]
 801a246:	6013      	str	r3, [r2, #0]
    return;
 801a248:	e037      	b.n	801a2ba <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801a24a:	693b      	ldr	r3, [r7, #16]
 801a24c:	685a      	ldr	r2, [r3, #4]
 801a24e:	4b1f      	ldr	r3, [pc, #124]	; (801a2cc <sys_timeout_abs+0xd8>)
 801a250:	681b      	ldr	r3, [r3, #0]
 801a252:	685b      	ldr	r3, [r3, #4]
 801a254:	1ad3      	subs	r3, r2, r3
 801a256:	0fdb      	lsrs	r3, r3, #31
 801a258:	f003 0301 	and.w	r3, r3, #1
 801a25c:	b2db      	uxtb	r3, r3
 801a25e:	2b00      	cmp	r3, #0
 801a260:	d007      	beq.n	801a272 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801a262:	4b1a      	ldr	r3, [pc, #104]	; (801a2cc <sys_timeout_abs+0xd8>)
 801a264:	681a      	ldr	r2, [r3, #0]
 801a266:	693b      	ldr	r3, [r7, #16]
 801a268:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801a26a:	4a18      	ldr	r2, [pc, #96]	; (801a2cc <sys_timeout_abs+0xd8>)
 801a26c:	693b      	ldr	r3, [r7, #16]
 801a26e:	6013      	str	r3, [r2, #0]
 801a270:	e023      	b.n	801a2ba <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801a272:	4b16      	ldr	r3, [pc, #88]	; (801a2cc <sys_timeout_abs+0xd8>)
 801a274:	681b      	ldr	r3, [r3, #0]
 801a276:	617b      	str	r3, [r7, #20]
 801a278:	e01a      	b.n	801a2b0 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801a27a:	697b      	ldr	r3, [r7, #20]
 801a27c:	681b      	ldr	r3, [r3, #0]
 801a27e:	2b00      	cmp	r3, #0
 801a280:	d00b      	beq.n	801a29a <sys_timeout_abs+0xa6>
 801a282:	693b      	ldr	r3, [r7, #16]
 801a284:	685a      	ldr	r2, [r3, #4]
 801a286:	697b      	ldr	r3, [r7, #20]
 801a288:	681b      	ldr	r3, [r3, #0]
 801a28a:	685b      	ldr	r3, [r3, #4]
 801a28c:	1ad3      	subs	r3, r2, r3
 801a28e:	0fdb      	lsrs	r3, r3, #31
 801a290:	f003 0301 	and.w	r3, r3, #1
 801a294:	b2db      	uxtb	r3, r3
 801a296:	2b00      	cmp	r3, #0
 801a298:	d007      	beq.n	801a2aa <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801a29a:	697b      	ldr	r3, [r7, #20]
 801a29c:	681a      	ldr	r2, [r3, #0]
 801a29e:	693b      	ldr	r3, [r7, #16]
 801a2a0:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801a2a2:	697b      	ldr	r3, [r7, #20]
 801a2a4:	693a      	ldr	r2, [r7, #16]
 801a2a6:	601a      	str	r2, [r3, #0]
        break;
 801a2a8:	e007      	b.n	801a2ba <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801a2aa:	697b      	ldr	r3, [r7, #20]
 801a2ac:	681b      	ldr	r3, [r3, #0]
 801a2ae:	617b      	str	r3, [r7, #20]
 801a2b0:	697b      	ldr	r3, [r7, #20]
 801a2b2:	2b00      	cmp	r3, #0
 801a2b4:	d1e1      	bne.n	801a27a <sys_timeout_abs+0x86>
 801a2b6:	e000      	b.n	801a2ba <sys_timeout_abs+0xc6>
    return;
 801a2b8:	bf00      	nop
      }
    }
  }
}
 801a2ba:	3718      	adds	r7, #24
 801a2bc:	46bd      	mov	sp, r7
 801a2be:	bd80      	pop	{r7, pc}
 801a2c0:	08020194 	.word	0x08020194
 801a2c4:	080201c8 	.word	0x080201c8
 801a2c8:	08020208 	.word	0x08020208
 801a2cc:	20004558 	.word	0x20004558

0801a2d0 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801a2d0:	b580      	push	{r7, lr}
 801a2d2:	b086      	sub	sp, #24
 801a2d4:	af00      	add	r7, sp, #0
 801a2d6:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801a2d8:	687b      	ldr	r3, [r7, #4]
 801a2da:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801a2dc:	697b      	ldr	r3, [r7, #20]
 801a2de:	685b      	ldr	r3, [r3, #4]
 801a2e0:	4798      	blx	r3

  now = sys_now();
 801a2e2:	f7f4 f8d3 	bl	800e48c <sys_now>
 801a2e6:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801a2e8:	697b      	ldr	r3, [r7, #20]
 801a2ea:	681a      	ldr	r2, [r3, #0]
 801a2ec:	4b0f      	ldr	r3, [pc, #60]	; (801a32c <lwip_cyclic_timer+0x5c>)
 801a2ee:	681b      	ldr	r3, [r3, #0]
 801a2f0:	4413      	add	r3, r2
 801a2f2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801a2f4:	68fa      	ldr	r2, [r7, #12]
 801a2f6:	693b      	ldr	r3, [r7, #16]
 801a2f8:	1ad3      	subs	r3, r2, r3
 801a2fa:	0fdb      	lsrs	r3, r3, #31
 801a2fc:	f003 0301 	and.w	r3, r3, #1
 801a300:	b2db      	uxtb	r3, r3
 801a302:	2b00      	cmp	r3, #0
 801a304:	d009      	beq.n	801a31a <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801a306:	697b      	ldr	r3, [r7, #20]
 801a308:	681a      	ldr	r2, [r3, #0]
 801a30a:	693b      	ldr	r3, [r7, #16]
 801a30c:	4413      	add	r3, r2
 801a30e:	687a      	ldr	r2, [r7, #4]
 801a310:	4907      	ldr	r1, [pc, #28]	; (801a330 <lwip_cyclic_timer+0x60>)
 801a312:	4618      	mov	r0, r3
 801a314:	f7ff ff6e 	bl	801a1f4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801a318:	e004      	b.n	801a324 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801a31a:	687a      	ldr	r2, [r7, #4]
 801a31c:	4904      	ldr	r1, [pc, #16]	; (801a330 <lwip_cyclic_timer+0x60>)
 801a31e:	68f8      	ldr	r0, [r7, #12]
 801a320:	f7ff ff68 	bl	801a1f4 <sys_timeout_abs>
}
 801a324:	bf00      	nop
 801a326:	3718      	adds	r7, #24
 801a328:	46bd      	mov	sp, r7
 801a32a:	bd80      	pop	{r7, pc}
 801a32c:	2000455c 	.word	0x2000455c
 801a330:	0801a2d1 	.word	0x0801a2d1

0801a334 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801a334:	b580      	push	{r7, lr}
 801a336:	b082      	sub	sp, #8
 801a338:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a33a:	2301      	movs	r3, #1
 801a33c:	607b      	str	r3, [r7, #4]
 801a33e:	e00e      	b.n	801a35e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801a340:	4a0a      	ldr	r2, [pc, #40]	; (801a36c <sys_timeouts_init+0x38>)
 801a342:	687b      	ldr	r3, [r7, #4]
 801a344:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801a348:	687b      	ldr	r3, [r7, #4]
 801a34a:	00db      	lsls	r3, r3, #3
 801a34c:	4a07      	ldr	r2, [pc, #28]	; (801a36c <sys_timeouts_init+0x38>)
 801a34e:	4413      	add	r3, r2
 801a350:	461a      	mov	r2, r3
 801a352:	4907      	ldr	r1, [pc, #28]	; (801a370 <sys_timeouts_init+0x3c>)
 801a354:	f000 f80e 	bl	801a374 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801a358:	687b      	ldr	r3, [r7, #4]
 801a35a:	3301      	adds	r3, #1
 801a35c:	607b      	str	r3, [r7, #4]
 801a35e:	687b      	ldr	r3, [r7, #4]
 801a360:	2b02      	cmp	r3, #2
 801a362:	d9ed      	bls.n	801a340 <sys_timeouts_init+0xc>
  }
}
 801a364:	bf00      	nop
 801a366:	3708      	adds	r7, #8
 801a368:	46bd      	mov	sp, r7
 801a36a:	bd80      	pop	{r7, pc}
 801a36c:	080318f4 	.word	0x080318f4
 801a370:	0801a2d1 	.word	0x0801a2d1

0801a374 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801a374:	b580      	push	{r7, lr}
 801a376:	b086      	sub	sp, #24
 801a378:	af00      	add	r7, sp, #0
 801a37a:	60f8      	str	r0, [r7, #12]
 801a37c:	60b9      	str	r1, [r7, #8]
 801a37e:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801a380:	68fb      	ldr	r3, [r7, #12]
 801a382:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801a386:	d306      	bcc.n	801a396 <sys_timeout+0x22>
 801a388:	4b0a      	ldr	r3, [pc, #40]	; (801a3b4 <sys_timeout+0x40>)
 801a38a:	f240 1229 	movw	r2, #297	; 0x129
 801a38e:	490a      	ldr	r1, [pc, #40]	; (801a3b8 <sys_timeout+0x44>)
 801a390:	480a      	ldr	r0, [pc, #40]	; (801a3bc <sys_timeout+0x48>)
 801a392:	f002 fe57 	bl	801d044 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801a396:	f7f4 f879 	bl	800e48c <sys_now>
 801a39a:	4602      	mov	r2, r0
 801a39c:	68fb      	ldr	r3, [r7, #12]
 801a39e:	4413      	add	r3, r2
 801a3a0:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801a3a2:	687a      	ldr	r2, [r7, #4]
 801a3a4:	68b9      	ldr	r1, [r7, #8]
 801a3a6:	6978      	ldr	r0, [r7, #20]
 801a3a8:	f7ff ff24 	bl	801a1f4 <sys_timeout_abs>
#endif
}
 801a3ac:	bf00      	nop
 801a3ae:	3718      	adds	r7, #24
 801a3b0:	46bd      	mov	sp, r7
 801a3b2:	bd80      	pop	{r7, pc}
 801a3b4:	08020194 	.word	0x08020194
 801a3b8:	08020230 	.word	0x08020230
 801a3bc:	08020208 	.word	0x08020208

0801a3c0 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801a3c0:	b580      	push	{r7, lr}
 801a3c2:	b084      	sub	sp, #16
 801a3c4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801a3c6:	f7f4 f861 	bl	800e48c <sys_now>
 801a3ca:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801a3cc:	4b17      	ldr	r3, [pc, #92]	; (801a42c <sys_check_timeouts+0x6c>)
 801a3ce:	681b      	ldr	r3, [r3, #0]
 801a3d0:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801a3d2:	68bb      	ldr	r3, [r7, #8]
 801a3d4:	2b00      	cmp	r3, #0
 801a3d6:	d022      	beq.n	801a41e <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801a3d8:	68bb      	ldr	r3, [r7, #8]
 801a3da:	685b      	ldr	r3, [r3, #4]
 801a3dc:	68fa      	ldr	r2, [r7, #12]
 801a3de:	1ad3      	subs	r3, r2, r3
 801a3e0:	0fdb      	lsrs	r3, r3, #31
 801a3e2:	f003 0301 	and.w	r3, r3, #1
 801a3e6:	b2db      	uxtb	r3, r3
 801a3e8:	2b00      	cmp	r3, #0
 801a3ea:	d11a      	bne.n	801a422 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801a3ec:	68bb      	ldr	r3, [r7, #8]
 801a3ee:	681b      	ldr	r3, [r3, #0]
 801a3f0:	4a0e      	ldr	r2, [pc, #56]	; (801a42c <sys_check_timeouts+0x6c>)
 801a3f2:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801a3f4:	68bb      	ldr	r3, [r7, #8]
 801a3f6:	689b      	ldr	r3, [r3, #8]
 801a3f8:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801a3fa:	68bb      	ldr	r3, [r7, #8]
 801a3fc:	68db      	ldr	r3, [r3, #12]
 801a3fe:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801a400:	68bb      	ldr	r3, [r7, #8]
 801a402:	685b      	ldr	r3, [r3, #4]
 801a404:	4a0a      	ldr	r2, [pc, #40]	; (801a430 <sys_check_timeouts+0x70>)
 801a406:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801a408:	68b9      	ldr	r1, [r7, #8]
 801a40a:	200a      	movs	r0, #10
 801a40c:	f7f8 fd24 	bl	8012e58 <memp_free>
    if (handler != NULL) {
 801a410:	687b      	ldr	r3, [r7, #4]
 801a412:	2b00      	cmp	r3, #0
 801a414:	d0da      	beq.n	801a3cc <sys_check_timeouts+0xc>
      handler(arg);
 801a416:	687b      	ldr	r3, [r7, #4]
 801a418:	6838      	ldr	r0, [r7, #0]
 801a41a:	4798      	blx	r3
  do {
 801a41c:	e7d6      	b.n	801a3cc <sys_check_timeouts+0xc>
      return;
 801a41e:	bf00      	nop
 801a420:	e000      	b.n	801a424 <sys_check_timeouts+0x64>
      return;
 801a422:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801a424:	3710      	adds	r7, #16
 801a426:	46bd      	mov	sp, r7
 801a428:	bd80      	pop	{r7, pc}
 801a42a:	bf00      	nop
 801a42c:	20004558 	.word	0x20004558
 801a430:	2000455c 	.word	0x2000455c

0801a434 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801a434:	b580      	push	{r7, lr}
 801a436:	b082      	sub	sp, #8
 801a438:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801a43a:	4b16      	ldr	r3, [pc, #88]	; (801a494 <sys_timeouts_sleeptime+0x60>)
 801a43c:	681b      	ldr	r3, [r3, #0]
 801a43e:	2b00      	cmp	r3, #0
 801a440:	d102      	bne.n	801a448 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801a442:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801a446:	e020      	b.n	801a48a <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801a448:	f7f4 f820 	bl	800e48c <sys_now>
 801a44c:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801a44e:	4b11      	ldr	r3, [pc, #68]	; (801a494 <sys_timeouts_sleeptime+0x60>)
 801a450:	681b      	ldr	r3, [r3, #0]
 801a452:	685a      	ldr	r2, [r3, #4]
 801a454:	687b      	ldr	r3, [r7, #4]
 801a456:	1ad3      	subs	r3, r2, r3
 801a458:	0fdb      	lsrs	r3, r3, #31
 801a45a:	f003 0301 	and.w	r3, r3, #1
 801a45e:	b2db      	uxtb	r3, r3
 801a460:	2b00      	cmp	r3, #0
 801a462:	d001      	beq.n	801a468 <sys_timeouts_sleeptime+0x34>
    return 0;
 801a464:	2300      	movs	r3, #0
 801a466:	e010      	b.n	801a48a <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801a468:	4b0a      	ldr	r3, [pc, #40]	; (801a494 <sys_timeouts_sleeptime+0x60>)
 801a46a:	681b      	ldr	r3, [r3, #0]
 801a46c:	685a      	ldr	r2, [r3, #4]
 801a46e:	687b      	ldr	r3, [r7, #4]
 801a470:	1ad3      	subs	r3, r2, r3
 801a472:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801a474:	683b      	ldr	r3, [r7, #0]
 801a476:	2b00      	cmp	r3, #0
 801a478:	da06      	bge.n	801a488 <sys_timeouts_sleeptime+0x54>
 801a47a:	4b07      	ldr	r3, [pc, #28]	; (801a498 <sys_timeouts_sleeptime+0x64>)
 801a47c:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 801a480:	4906      	ldr	r1, [pc, #24]	; (801a49c <sys_timeouts_sleeptime+0x68>)
 801a482:	4807      	ldr	r0, [pc, #28]	; (801a4a0 <sys_timeouts_sleeptime+0x6c>)
 801a484:	f002 fdde 	bl	801d044 <iprintf>
    return ret;
 801a488:	683b      	ldr	r3, [r7, #0]
  }
}
 801a48a:	4618      	mov	r0, r3
 801a48c:	3708      	adds	r7, #8
 801a48e:	46bd      	mov	sp, r7
 801a490:	bd80      	pop	{r7, pc}
 801a492:	bf00      	nop
 801a494:	20004558 	.word	0x20004558
 801a498:	08020194 	.word	0x08020194
 801a49c:	08020268 	.word	0x08020268
 801a4a0:	08020208 	.word	0x08020208

0801a4a4 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801a4a4:	b580      	push	{r7, lr}
 801a4a6:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801a4a8:	f002 fde4 	bl	801d074 <rand>
 801a4ac:	4603      	mov	r3, r0
 801a4ae:	b29b      	uxth	r3, r3
 801a4b0:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801a4b4:	b29b      	uxth	r3, r3
 801a4b6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801a4ba:	b29a      	uxth	r2, r3
 801a4bc:	4b01      	ldr	r3, [pc, #4]	; (801a4c4 <udp_init+0x20>)
 801a4be:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801a4c0:	bf00      	nop
 801a4c2:	bd80      	pop	{r7, pc}
 801a4c4:	20000058 	.word	0x20000058

0801a4c8 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801a4c8:	b580      	push	{r7, lr}
 801a4ca:	b084      	sub	sp, #16
 801a4cc:	af00      	add	r7, sp, #0
 801a4ce:	60f8      	str	r0, [r7, #12]
 801a4d0:	60b9      	str	r1, [r7, #8]
 801a4d2:	4613      	mov	r3, r2
 801a4d4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801a4d6:	68fb      	ldr	r3, [r7, #12]
 801a4d8:	2b00      	cmp	r3, #0
 801a4da:	d105      	bne.n	801a4e8 <udp_input_local_match+0x20>
 801a4dc:	4b27      	ldr	r3, [pc, #156]	; (801a57c <udp_input_local_match+0xb4>)
 801a4de:	2287      	movs	r2, #135	; 0x87
 801a4e0:	4927      	ldr	r1, [pc, #156]	; (801a580 <udp_input_local_match+0xb8>)
 801a4e2:	4828      	ldr	r0, [pc, #160]	; (801a584 <udp_input_local_match+0xbc>)
 801a4e4:	f002 fdae 	bl	801d044 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801a4e8:	68bb      	ldr	r3, [r7, #8]
 801a4ea:	2b00      	cmp	r3, #0
 801a4ec:	d105      	bne.n	801a4fa <udp_input_local_match+0x32>
 801a4ee:	4b23      	ldr	r3, [pc, #140]	; (801a57c <udp_input_local_match+0xb4>)
 801a4f0:	2288      	movs	r2, #136	; 0x88
 801a4f2:	4925      	ldr	r1, [pc, #148]	; (801a588 <udp_input_local_match+0xc0>)
 801a4f4:	4823      	ldr	r0, [pc, #140]	; (801a584 <udp_input_local_match+0xbc>)
 801a4f6:	f002 fda5 	bl	801d044 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a4fa:	68fb      	ldr	r3, [r7, #12]
 801a4fc:	7a1b      	ldrb	r3, [r3, #8]
 801a4fe:	2b00      	cmp	r3, #0
 801a500:	d00b      	beq.n	801a51a <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801a502:	68fb      	ldr	r3, [r7, #12]
 801a504:	7a1a      	ldrb	r2, [r3, #8]
 801a506:	4b21      	ldr	r3, [pc, #132]	; (801a58c <udp_input_local_match+0xc4>)
 801a508:	685b      	ldr	r3, [r3, #4]
 801a50a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801a50e:	3301      	adds	r3, #1
 801a510:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801a512:	429a      	cmp	r2, r3
 801a514:	d001      	beq.n	801a51a <udp_input_local_match+0x52>
    return 0;
 801a516:	2300      	movs	r3, #0
 801a518:	e02b      	b.n	801a572 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801a51a:	79fb      	ldrb	r3, [r7, #7]
 801a51c:	2b00      	cmp	r3, #0
 801a51e:	d018      	beq.n	801a552 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a520:	68fb      	ldr	r3, [r7, #12]
 801a522:	2b00      	cmp	r3, #0
 801a524:	d013      	beq.n	801a54e <udp_input_local_match+0x86>
 801a526:	68fb      	ldr	r3, [r7, #12]
 801a528:	681b      	ldr	r3, [r3, #0]
 801a52a:	2b00      	cmp	r3, #0
 801a52c:	d00f      	beq.n	801a54e <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a52e:	4b17      	ldr	r3, [pc, #92]	; (801a58c <udp_input_local_match+0xc4>)
 801a530:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801a532:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801a536:	d00a      	beq.n	801a54e <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801a538:	68fb      	ldr	r3, [r7, #12]
 801a53a:	681a      	ldr	r2, [r3, #0]
 801a53c:	4b13      	ldr	r3, [pc, #76]	; (801a58c <udp_input_local_match+0xc4>)
 801a53e:	695b      	ldr	r3, [r3, #20]
 801a540:	405a      	eors	r2, r3
 801a542:	68bb      	ldr	r3, [r7, #8]
 801a544:	3308      	adds	r3, #8
 801a546:	681b      	ldr	r3, [r3, #0]
 801a548:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801a54a:	2b00      	cmp	r3, #0
 801a54c:	d110      	bne.n	801a570 <udp_input_local_match+0xa8>
          return 1;
 801a54e:	2301      	movs	r3, #1
 801a550:	e00f      	b.n	801a572 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801a552:	68fb      	ldr	r3, [r7, #12]
 801a554:	2b00      	cmp	r3, #0
 801a556:	d009      	beq.n	801a56c <udp_input_local_match+0xa4>
 801a558:	68fb      	ldr	r3, [r7, #12]
 801a55a:	681b      	ldr	r3, [r3, #0]
 801a55c:	2b00      	cmp	r3, #0
 801a55e:	d005      	beq.n	801a56c <udp_input_local_match+0xa4>
 801a560:	68fb      	ldr	r3, [r7, #12]
 801a562:	681a      	ldr	r2, [r3, #0]
 801a564:	4b09      	ldr	r3, [pc, #36]	; (801a58c <udp_input_local_match+0xc4>)
 801a566:	695b      	ldr	r3, [r3, #20]
 801a568:	429a      	cmp	r2, r3
 801a56a:	d101      	bne.n	801a570 <udp_input_local_match+0xa8>
        return 1;
 801a56c:	2301      	movs	r3, #1
 801a56e:	e000      	b.n	801a572 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801a570:	2300      	movs	r3, #0
}
 801a572:	4618      	mov	r0, r3
 801a574:	3710      	adds	r7, #16
 801a576:	46bd      	mov	sp, r7
 801a578:	bd80      	pop	{r7, pc}
 801a57a:	bf00      	nop
 801a57c:	0802027c 	.word	0x0802027c
 801a580:	080202ac 	.word	0x080202ac
 801a584:	080202d0 	.word	0x080202d0
 801a588:	080202f8 	.word	0x080202f8
 801a58c:	20007ca8 	.word	0x20007ca8

0801a590 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801a590:	b590      	push	{r4, r7, lr}
 801a592:	b08d      	sub	sp, #52	; 0x34
 801a594:	af02      	add	r7, sp, #8
 801a596:	6078      	str	r0, [r7, #4]
 801a598:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801a59a:	2300      	movs	r3, #0
 801a59c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801a59e:	687b      	ldr	r3, [r7, #4]
 801a5a0:	2b00      	cmp	r3, #0
 801a5a2:	d105      	bne.n	801a5b0 <udp_input+0x20>
 801a5a4:	4b7c      	ldr	r3, [pc, #496]	; (801a798 <udp_input+0x208>)
 801a5a6:	22cf      	movs	r2, #207	; 0xcf
 801a5a8:	497c      	ldr	r1, [pc, #496]	; (801a79c <udp_input+0x20c>)
 801a5aa:	487d      	ldr	r0, [pc, #500]	; (801a7a0 <udp_input+0x210>)
 801a5ac:	f002 fd4a 	bl	801d044 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801a5b0:	683b      	ldr	r3, [r7, #0]
 801a5b2:	2b00      	cmp	r3, #0
 801a5b4:	d105      	bne.n	801a5c2 <udp_input+0x32>
 801a5b6:	4b78      	ldr	r3, [pc, #480]	; (801a798 <udp_input+0x208>)
 801a5b8:	22d0      	movs	r2, #208	; 0xd0
 801a5ba:	497a      	ldr	r1, [pc, #488]	; (801a7a4 <udp_input+0x214>)
 801a5bc:	4878      	ldr	r0, [pc, #480]	; (801a7a0 <udp_input+0x210>)
 801a5be:	f002 fd41 	bl	801d044 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801a5c2:	687b      	ldr	r3, [r7, #4]
 801a5c4:	895b      	ldrh	r3, [r3, #10]
 801a5c6:	2b07      	cmp	r3, #7
 801a5c8:	d803      	bhi.n	801a5d2 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801a5ca:	6878      	ldr	r0, [r7, #4]
 801a5cc:	f7f9 fae4 	bl	8013b98 <pbuf_free>
    goto end;
 801a5d0:	e0de      	b.n	801a790 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801a5d2:	687b      	ldr	r3, [r7, #4]
 801a5d4:	685b      	ldr	r3, [r3, #4]
 801a5d6:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801a5d8:	4b73      	ldr	r3, [pc, #460]	; (801a7a8 <udp_input+0x218>)
 801a5da:	695a      	ldr	r2, [r3, #20]
 801a5dc:	4b72      	ldr	r3, [pc, #456]	; (801a7a8 <udp_input+0x218>)
 801a5de:	681b      	ldr	r3, [r3, #0]
 801a5e0:	4619      	mov	r1, r3
 801a5e2:	4610      	mov	r0, r2
 801a5e4:	f001 fc86 	bl	801bef4 <ip4_addr_isbroadcast_u32>
 801a5e8:	4603      	mov	r3, r0
 801a5ea:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801a5ec:	697b      	ldr	r3, [r7, #20]
 801a5ee:	881b      	ldrh	r3, [r3, #0]
 801a5f0:	b29b      	uxth	r3, r3
 801a5f2:	4618      	mov	r0, r3
 801a5f4:	f7f7 fef2 	bl	80123dc <lwip_htons>
 801a5f8:	4603      	mov	r3, r0
 801a5fa:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801a5fc:	697b      	ldr	r3, [r7, #20]
 801a5fe:	885b      	ldrh	r3, [r3, #2]
 801a600:	b29b      	uxth	r3, r3
 801a602:	4618      	mov	r0, r3
 801a604:	f7f7 feea 	bl	80123dc <lwip_htons>
 801a608:	4603      	mov	r3, r0
 801a60a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801a60c:	2300      	movs	r3, #0
 801a60e:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 801a610:	2300      	movs	r3, #0
 801a612:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801a614:	2300      	movs	r3, #0
 801a616:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a618:	4b64      	ldr	r3, [pc, #400]	; (801a7ac <udp_input+0x21c>)
 801a61a:	681b      	ldr	r3, [r3, #0]
 801a61c:	627b      	str	r3, [r7, #36]	; 0x24
 801a61e:	e054      	b.n	801a6ca <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801a620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a622:	8a5b      	ldrh	r3, [r3, #18]
 801a624:	89fa      	ldrh	r2, [r7, #14]
 801a626:	429a      	cmp	r2, r3
 801a628:	d14a      	bne.n	801a6c0 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801a62a:	7cfb      	ldrb	r3, [r7, #19]
 801a62c:	461a      	mov	r2, r3
 801a62e:	6839      	ldr	r1, [r7, #0]
 801a630:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a632:	f7ff ff49 	bl	801a4c8 <udp_input_local_match>
 801a636:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801a638:	2b00      	cmp	r3, #0
 801a63a:	d041      	beq.n	801a6c0 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801a63c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a63e:	7c1b      	ldrb	r3, [r3, #16]
 801a640:	f003 0304 	and.w	r3, r3, #4
 801a644:	2b00      	cmp	r3, #0
 801a646:	d11d      	bne.n	801a684 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801a648:	69fb      	ldr	r3, [r7, #28]
 801a64a:	2b00      	cmp	r3, #0
 801a64c:	d102      	bne.n	801a654 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801a64e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a650:	61fb      	str	r3, [r7, #28]
 801a652:	e017      	b.n	801a684 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801a654:	7cfb      	ldrb	r3, [r7, #19]
 801a656:	2b00      	cmp	r3, #0
 801a658:	d014      	beq.n	801a684 <udp_input+0xf4>
 801a65a:	4b53      	ldr	r3, [pc, #332]	; (801a7a8 <udp_input+0x218>)
 801a65c:	695b      	ldr	r3, [r3, #20]
 801a65e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801a662:	d10f      	bne.n	801a684 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801a664:	69fb      	ldr	r3, [r7, #28]
 801a666:	681a      	ldr	r2, [r3, #0]
 801a668:	683b      	ldr	r3, [r7, #0]
 801a66a:	3304      	adds	r3, #4
 801a66c:	681b      	ldr	r3, [r3, #0]
 801a66e:	429a      	cmp	r2, r3
 801a670:	d008      	beq.n	801a684 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801a672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a674:	681a      	ldr	r2, [r3, #0]
 801a676:	683b      	ldr	r3, [r7, #0]
 801a678:	3304      	adds	r3, #4
 801a67a:	681b      	ldr	r3, [r3, #0]
 801a67c:	429a      	cmp	r2, r3
 801a67e:	d101      	bne.n	801a684 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801a680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a682:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801a684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a686:	8a9b      	ldrh	r3, [r3, #20]
 801a688:	8a3a      	ldrh	r2, [r7, #16]
 801a68a:	429a      	cmp	r2, r3
 801a68c:	d118      	bne.n	801a6c0 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a68e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a690:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801a692:	2b00      	cmp	r3, #0
 801a694:	d005      	beq.n	801a6a2 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801a696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a698:	685a      	ldr	r2, [r3, #4]
 801a69a:	4b43      	ldr	r3, [pc, #268]	; (801a7a8 <udp_input+0x218>)
 801a69c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801a69e:	429a      	cmp	r2, r3
 801a6a0:	d10e      	bne.n	801a6c0 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801a6a2:	6a3b      	ldr	r3, [r7, #32]
 801a6a4:	2b00      	cmp	r3, #0
 801a6a6:	d014      	beq.n	801a6d2 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801a6a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a6aa:	68da      	ldr	r2, [r3, #12]
 801a6ac:	6a3b      	ldr	r3, [r7, #32]
 801a6ae:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801a6b0:	4b3e      	ldr	r3, [pc, #248]	; (801a7ac <udp_input+0x21c>)
 801a6b2:	681a      	ldr	r2, [r3, #0]
 801a6b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a6b6:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801a6b8:	4a3c      	ldr	r2, [pc, #240]	; (801a7ac <udp_input+0x21c>)
 801a6ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a6bc:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801a6be:	e008      	b.n	801a6d2 <udp_input+0x142>
      }
    }

    prev = pcb;
 801a6c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a6c2:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801a6c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a6c6:	68db      	ldr	r3, [r3, #12]
 801a6c8:	627b      	str	r3, [r7, #36]	; 0x24
 801a6ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a6cc:	2b00      	cmp	r3, #0
 801a6ce:	d1a7      	bne.n	801a620 <udp_input+0x90>
 801a6d0:	e000      	b.n	801a6d4 <udp_input+0x144>
        break;
 801a6d2:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801a6d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a6d6:	2b00      	cmp	r3, #0
 801a6d8:	d101      	bne.n	801a6de <udp_input+0x14e>
    pcb = uncon_pcb;
 801a6da:	69fb      	ldr	r3, [r7, #28]
 801a6dc:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801a6de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a6e0:	2b00      	cmp	r3, #0
 801a6e2:	d002      	beq.n	801a6ea <udp_input+0x15a>
    for_us = 1;
 801a6e4:	2301      	movs	r3, #1
 801a6e6:	76fb      	strb	r3, [r7, #27]
 801a6e8:	e00a      	b.n	801a700 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801a6ea:	683b      	ldr	r3, [r7, #0]
 801a6ec:	3304      	adds	r3, #4
 801a6ee:	681a      	ldr	r2, [r3, #0]
 801a6f0:	4b2d      	ldr	r3, [pc, #180]	; (801a7a8 <udp_input+0x218>)
 801a6f2:	695b      	ldr	r3, [r3, #20]
 801a6f4:	429a      	cmp	r2, r3
 801a6f6:	bf0c      	ite	eq
 801a6f8:	2301      	moveq	r3, #1
 801a6fa:	2300      	movne	r3, #0
 801a6fc:	b2db      	uxtb	r3, r3
 801a6fe:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801a700:	7efb      	ldrb	r3, [r7, #27]
 801a702:	2b00      	cmp	r3, #0
 801a704:	d041      	beq.n	801a78a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801a706:	2108      	movs	r1, #8
 801a708:	6878      	ldr	r0, [r7, #4]
 801a70a:	f7f9 f9bf 	bl	8013a8c <pbuf_remove_header>
 801a70e:	4603      	mov	r3, r0
 801a710:	2b00      	cmp	r3, #0
 801a712:	d00a      	beq.n	801a72a <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801a714:	4b20      	ldr	r3, [pc, #128]	; (801a798 <udp_input+0x208>)
 801a716:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801a71a:	4925      	ldr	r1, [pc, #148]	; (801a7b0 <udp_input+0x220>)
 801a71c:	4820      	ldr	r0, [pc, #128]	; (801a7a0 <udp_input+0x210>)
 801a71e:	f002 fc91 	bl	801d044 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801a722:	6878      	ldr	r0, [r7, #4]
 801a724:	f7f9 fa38 	bl	8013b98 <pbuf_free>
      goto end;
 801a728:	e032      	b.n	801a790 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801a72a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a72c:	2b00      	cmp	r3, #0
 801a72e:	d012      	beq.n	801a756 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801a730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a732:	699b      	ldr	r3, [r3, #24]
 801a734:	2b00      	cmp	r3, #0
 801a736:	d00a      	beq.n	801a74e <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801a738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a73a:	699c      	ldr	r4, [r3, #24]
 801a73c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a73e:	69d8      	ldr	r0, [r3, #28]
 801a740:	8a3b      	ldrh	r3, [r7, #16]
 801a742:	9300      	str	r3, [sp, #0]
 801a744:	4b1b      	ldr	r3, [pc, #108]	; (801a7b4 <udp_input+0x224>)
 801a746:	687a      	ldr	r2, [r7, #4]
 801a748:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801a74a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801a74c:	e021      	b.n	801a792 <udp_input+0x202>
        pbuf_free(p);
 801a74e:	6878      	ldr	r0, [r7, #4]
 801a750:	f7f9 fa22 	bl	8013b98 <pbuf_free>
        goto end;
 801a754:	e01c      	b.n	801a790 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801a756:	7cfb      	ldrb	r3, [r7, #19]
 801a758:	2b00      	cmp	r3, #0
 801a75a:	d112      	bne.n	801a782 <udp_input+0x1f2>
 801a75c:	4b12      	ldr	r3, [pc, #72]	; (801a7a8 <udp_input+0x218>)
 801a75e:	695b      	ldr	r3, [r3, #20]
 801a760:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801a764:	2be0      	cmp	r3, #224	; 0xe0
 801a766:	d00c      	beq.n	801a782 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801a768:	4b0f      	ldr	r3, [pc, #60]	; (801a7a8 <udp_input+0x218>)
 801a76a:	899b      	ldrh	r3, [r3, #12]
 801a76c:	3308      	adds	r3, #8
 801a76e:	b29b      	uxth	r3, r3
 801a770:	b21b      	sxth	r3, r3
 801a772:	4619      	mov	r1, r3
 801a774:	6878      	ldr	r0, [r7, #4]
 801a776:	f7f9 f9fc 	bl	8013b72 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801a77a:	2103      	movs	r1, #3
 801a77c:	6878      	ldr	r0, [r7, #4]
 801a77e:	f001 f89b 	bl	801b8b8 <icmp_dest_unreach>
      pbuf_free(p);
 801a782:	6878      	ldr	r0, [r7, #4]
 801a784:	f7f9 fa08 	bl	8013b98 <pbuf_free>
  return;
 801a788:	e003      	b.n	801a792 <udp_input+0x202>
    pbuf_free(p);
 801a78a:	6878      	ldr	r0, [r7, #4]
 801a78c:	f7f9 fa04 	bl	8013b98 <pbuf_free>
  return;
 801a790:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801a792:	372c      	adds	r7, #44	; 0x2c
 801a794:	46bd      	mov	sp, r7
 801a796:	bd90      	pop	{r4, r7, pc}
 801a798:	0802027c 	.word	0x0802027c
 801a79c:	08020320 	.word	0x08020320
 801a7a0:	080202d0 	.word	0x080202d0
 801a7a4:	08020338 	.word	0x08020338
 801a7a8:	20007ca8 	.word	0x20007ca8
 801a7ac:	2000b3d4 	.word	0x2000b3d4
 801a7b0:	08020354 	.word	0x08020354
 801a7b4:	20007cb8 	.word	0x20007cb8

0801a7b8 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801a7b8:	b480      	push	{r7}
 801a7ba:	b085      	sub	sp, #20
 801a7bc:	af00      	add	r7, sp, #0
 801a7be:	6078      	str	r0, [r7, #4]
 801a7c0:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801a7c2:	687b      	ldr	r3, [r7, #4]
 801a7c4:	2b00      	cmp	r3, #0
 801a7c6:	d01e      	beq.n	801a806 <udp_netif_ip_addr_changed+0x4e>
 801a7c8:	687b      	ldr	r3, [r7, #4]
 801a7ca:	681b      	ldr	r3, [r3, #0]
 801a7cc:	2b00      	cmp	r3, #0
 801a7ce:	d01a      	beq.n	801a806 <udp_netif_ip_addr_changed+0x4e>
 801a7d0:	683b      	ldr	r3, [r7, #0]
 801a7d2:	2b00      	cmp	r3, #0
 801a7d4:	d017      	beq.n	801a806 <udp_netif_ip_addr_changed+0x4e>
 801a7d6:	683b      	ldr	r3, [r7, #0]
 801a7d8:	681b      	ldr	r3, [r3, #0]
 801a7da:	2b00      	cmp	r3, #0
 801a7dc:	d013      	beq.n	801a806 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801a7de:	4b0d      	ldr	r3, [pc, #52]	; (801a814 <udp_netif_ip_addr_changed+0x5c>)
 801a7e0:	681b      	ldr	r3, [r3, #0]
 801a7e2:	60fb      	str	r3, [r7, #12]
 801a7e4:	e00c      	b.n	801a800 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801a7e6:	68fb      	ldr	r3, [r7, #12]
 801a7e8:	681a      	ldr	r2, [r3, #0]
 801a7ea:	687b      	ldr	r3, [r7, #4]
 801a7ec:	681b      	ldr	r3, [r3, #0]
 801a7ee:	429a      	cmp	r2, r3
 801a7f0:	d103      	bne.n	801a7fa <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801a7f2:	683b      	ldr	r3, [r7, #0]
 801a7f4:	681a      	ldr	r2, [r3, #0]
 801a7f6:	68fb      	ldr	r3, [r7, #12]
 801a7f8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801a7fa:	68fb      	ldr	r3, [r7, #12]
 801a7fc:	68db      	ldr	r3, [r3, #12]
 801a7fe:	60fb      	str	r3, [r7, #12]
 801a800:	68fb      	ldr	r3, [r7, #12]
 801a802:	2b00      	cmp	r3, #0
 801a804:	d1ef      	bne.n	801a7e6 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801a806:	bf00      	nop
 801a808:	3714      	adds	r7, #20
 801a80a:	46bd      	mov	sp, r7
 801a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a810:	4770      	bx	lr
 801a812:	bf00      	nop
 801a814:	2000b3d4 	.word	0x2000b3d4

0801a818 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801a818:	b580      	push	{r7, lr}
 801a81a:	b082      	sub	sp, #8
 801a81c:	af00      	add	r7, sp, #0
 801a81e:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801a820:	4915      	ldr	r1, [pc, #84]	; (801a878 <etharp_free_entry+0x60>)
 801a822:	687a      	ldr	r2, [r7, #4]
 801a824:	4613      	mov	r3, r2
 801a826:	005b      	lsls	r3, r3, #1
 801a828:	4413      	add	r3, r2
 801a82a:	00db      	lsls	r3, r3, #3
 801a82c:	440b      	add	r3, r1
 801a82e:	681b      	ldr	r3, [r3, #0]
 801a830:	2b00      	cmp	r3, #0
 801a832:	d013      	beq.n	801a85c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801a834:	4910      	ldr	r1, [pc, #64]	; (801a878 <etharp_free_entry+0x60>)
 801a836:	687a      	ldr	r2, [r7, #4]
 801a838:	4613      	mov	r3, r2
 801a83a:	005b      	lsls	r3, r3, #1
 801a83c:	4413      	add	r3, r2
 801a83e:	00db      	lsls	r3, r3, #3
 801a840:	440b      	add	r3, r1
 801a842:	681b      	ldr	r3, [r3, #0]
 801a844:	4618      	mov	r0, r3
 801a846:	f7f9 f9a7 	bl	8013b98 <pbuf_free>
    arp_table[i].q = NULL;
 801a84a:	490b      	ldr	r1, [pc, #44]	; (801a878 <etharp_free_entry+0x60>)
 801a84c:	687a      	ldr	r2, [r7, #4]
 801a84e:	4613      	mov	r3, r2
 801a850:	005b      	lsls	r3, r3, #1
 801a852:	4413      	add	r3, r2
 801a854:	00db      	lsls	r3, r3, #3
 801a856:	440b      	add	r3, r1
 801a858:	2200      	movs	r2, #0
 801a85a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801a85c:	4906      	ldr	r1, [pc, #24]	; (801a878 <etharp_free_entry+0x60>)
 801a85e:	687a      	ldr	r2, [r7, #4]
 801a860:	4613      	mov	r3, r2
 801a862:	005b      	lsls	r3, r3, #1
 801a864:	4413      	add	r3, r2
 801a866:	00db      	lsls	r3, r3, #3
 801a868:	440b      	add	r3, r1
 801a86a:	3314      	adds	r3, #20
 801a86c:	2200      	movs	r2, #0
 801a86e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801a870:	bf00      	nop
 801a872:	3708      	adds	r7, #8
 801a874:	46bd      	mov	sp, r7
 801a876:	bd80      	pop	{r7, pc}
 801a878:	20004564 	.word	0x20004564

0801a87c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801a87c:	b580      	push	{r7, lr}
 801a87e:	b082      	sub	sp, #8
 801a880:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a882:	2300      	movs	r3, #0
 801a884:	607b      	str	r3, [r7, #4]
 801a886:	e096      	b.n	801a9b6 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801a888:	494f      	ldr	r1, [pc, #316]	; (801a9c8 <etharp_tmr+0x14c>)
 801a88a:	687a      	ldr	r2, [r7, #4]
 801a88c:	4613      	mov	r3, r2
 801a88e:	005b      	lsls	r3, r3, #1
 801a890:	4413      	add	r3, r2
 801a892:	00db      	lsls	r3, r3, #3
 801a894:	440b      	add	r3, r1
 801a896:	3314      	adds	r3, #20
 801a898:	781b      	ldrb	r3, [r3, #0]
 801a89a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801a89c:	78fb      	ldrb	r3, [r7, #3]
 801a89e:	2b00      	cmp	r3, #0
 801a8a0:	f000 8086 	beq.w	801a9b0 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801a8a4:	4948      	ldr	r1, [pc, #288]	; (801a9c8 <etharp_tmr+0x14c>)
 801a8a6:	687a      	ldr	r2, [r7, #4]
 801a8a8:	4613      	mov	r3, r2
 801a8aa:	005b      	lsls	r3, r3, #1
 801a8ac:	4413      	add	r3, r2
 801a8ae:	00db      	lsls	r3, r3, #3
 801a8b0:	440b      	add	r3, r1
 801a8b2:	3312      	adds	r3, #18
 801a8b4:	881b      	ldrh	r3, [r3, #0]
 801a8b6:	3301      	adds	r3, #1
 801a8b8:	b298      	uxth	r0, r3
 801a8ba:	4943      	ldr	r1, [pc, #268]	; (801a9c8 <etharp_tmr+0x14c>)
 801a8bc:	687a      	ldr	r2, [r7, #4]
 801a8be:	4613      	mov	r3, r2
 801a8c0:	005b      	lsls	r3, r3, #1
 801a8c2:	4413      	add	r3, r2
 801a8c4:	00db      	lsls	r3, r3, #3
 801a8c6:	440b      	add	r3, r1
 801a8c8:	3312      	adds	r3, #18
 801a8ca:	4602      	mov	r2, r0
 801a8cc:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801a8ce:	493e      	ldr	r1, [pc, #248]	; (801a9c8 <etharp_tmr+0x14c>)
 801a8d0:	687a      	ldr	r2, [r7, #4]
 801a8d2:	4613      	mov	r3, r2
 801a8d4:	005b      	lsls	r3, r3, #1
 801a8d6:	4413      	add	r3, r2
 801a8d8:	00db      	lsls	r3, r3, #3
 801a8da:	440b      	add	r3, r1
 801a8dc:	3312      	adds	r3, #18
 801a8de:	881b      	ldrh	r3, [r3, #0]
 801a8e0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801a8e4:	d215      	bcs.n	801a912 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801a8e6:	4938      	ldr	r1, [pc, #224]	; (801a9c8 <etharp_tmr+0x14c>)
 801a8e8:	687a      	ldr	r2, [r7, #4]
 801a8ea:	4613      	mov	r3, r2
 801a8ec:	005b      	lsls	r3, r3, #1
 801a8ee:	4413      	add	r3, r2
 801a8f0:	00db      	lsls	r3, r3, #3
 801a8f2:	440b      	add	r3, r1
 801a8f4:	3314      	adds	r3, #20
 801a8f6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801a8f8:	2b01      	cmp	r3, #1
 801a8fa:	d10e      	bne.n	801a91a <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801a8fc:	4932      	ldr	r1, [pc, #200]	; (801a9c8 <etharp_tmr+0x14c>)
 801a8fe:	687a      	ldr	r2, [r7, #4]
 801a900:	4613      	mov	r3, r2
 801a902:	005b      	lsls	r3, r3, #1
 801a904:	4413      	add	r3, r2
 801a906:	00db      	lsls	r3, r3, #3
 801a908:	440b      	add	r3, r1
 801a90a:	3312      	adds	r3, #18
 801a90c:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801a90e:	2b04      	cmp	r3, #4
 801a910:	d903      	bls.n	801a91a <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801a912:	6878      	ldr	r0, [r7, #4]
 801a914:	f7ff ff80 	bl	801a818 <etharp_free_entry>
 801a918:	e04a      	b.n	801a9b0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801a91a:	492b      	ldr	r1, [pc, #172]	; (801a9c8 <etharp_tmr+0x14c>)
 801a91c:	687a      	ldr	r2, [r7, #4]
 801a91e:	4613      	mov	r3, r2
 801a920:	005b      	lsls	r3, r3, #1
 801a922:	4413      	add	r3, r2
 801a924:	00db      	lsls	r3, r3, #3
 801a926:	440b      	add	r3, r1
 801a928:	3314      	adds	r3, #20
 801a92a:	781b      	ldrb	r3, [r3, #0]
 801a92c:	2b03      	cmp	r3, #3
 801a92e:	d10a      	bne.n	801a946 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801a930:	4925      	ldr	r1, [pc, #148]	; (801a9c8 <etharp_tmr+0x14c>)
 801a932:	687a      	ldr	r2, [r7, #4]
 801a934:	4613      	mov	r3, r2
 801a936:	005b      	lsls	r3, r3, #1
 801a938:	4413      	add	r3, r2
 801a93a:	00db      	lsls	r3, r3, #3
 801a93c:	440b      	add	r3, r1
 801a93e:	3314      	adds	r3, #20
 801a940:	2204      	movs	r2, #4
 801a942:	701a      	strb	r2, [r3, #0]
 801a944:	e034      	b.n	801a9b0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801a946:	4920      	ldr	r1, [pc, #128]	; (801a9c8 <etharp_tmr+0x14c>)
 801a948:	687a      	ldr	r2, [r7, #4]
 801a94a:	4613      	mov	r3, r2
 801a94c:	005b      	lsls	r3, r3, #1
 801a94e:	4413      	add	r3, r2
 801a950:	00db      	lsls	r3, r3, #3
 801a952:	440b      	add	r3, r1
 801a954:	3314      	adds	r3, #20
 801a956:	781b      	ldrb	r3, [r3, #0]
 801a958:	2b04      	cmp	r3, #4
 801a95a:	d10a      	bne.n	801a972 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801a95c:	491a      	ldr	r1, [pc, #104]	; (801a9c8 <etharp_tmr+0x14c>)
 801a95e:	687a      	ldr	r2, [r7, #4]
 801a960:	4613      	mov	r3, r2
 801a962:	005b      	lsls	r3, r3, #1
 801a964:	4413      	add	r3, r2
 801a966:	00db      	lsls	r3, r3, #3
 801a968:	440b      	add	r3, r1
 801a96a:	3314      	adds	r3, #20
 801a96c:	2202      	movs	r2, #2
 801a96e:	701a      	strb	r2, [r3, #0]
 801a970:	e01e      	b.n	801a9b0 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801a972:	4915      	ldr	r1, [pc, #84]	; (801a9c8 <etharp_tmr+0x14c>)
 801a974:	687a      	ldr	r2, [r7, #4]
 801a976:	4613      	mov	r3, r2
 801a978:	005b      	lsls	r3, r3, #1
 801a97a:	4413      	add	r3, r2
 801a97c:	00db      	lsls	r3, r3, #3
 801a97e:	440b      	add	r3, r1
 801a980:	3314      	adds	r3, #20
 801a982:	781b      	ldrb	r3, [r3, #0]
 801a984:	2b01      	cmp	r3, #1
 801a986:	d113      	bne.n	801a9b0 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801a988:	490f      	ldr	r1, [pc, #60]	; (801a9c8 <etharp_tmr+0x14c>)
 801a98a:	687a      	ldr	r2, [r7, #4]
 801a98c:	4613      	mov	r3, r2
 801a98e:	005b      	lsls	r3, r3, #1
 801a990:	4413      	add	r3, r2
 801a992:	00db      	lsls	r3, r3, #3
 801a994:	440b      	add	r3, r1
 801a996:	3308      	adds	r3, #8
 801a998:	6818      	ldr	r0, [r3, #0]
 801a99a:	687a      	ldr	r2, [r7, #4]
 801a99c:	4613      	mov	r3, r2
 801a99e:	005b      	lsls	r3, r3, #1
 801a9a0:	4413      	add	r3, r2
 801a9a2:	00db      	lsls	r3, r3, #3
 801a9a4:	4a08      	ldr	r2, [pc, #32]	; (801a9c8 <etharp_tmr+0x14c>)
 801a9a6:	4413      	add	r3, r2
 801a9a8:	3304      	adds	r3, #4
 801a9aa:	4619      	mov	r1, r3
 801a9ac:	f000 fe6e 	bl	801b68c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a9b0:	687b      	ldr	r3, [r7, #4]
 801a9b2:	3301      	adds	r3, #1
 801a9b4:	607b      	str	r3, [r7, #4]
 801a9b6:	687b      	ldr	r3, [r7, #4]
 801a9b8:	2b09      	cmp	r3, #9
 801a9ba:	f77f af65 	ble.w	801a888 <etharp_tmr+0xc>
      }
    }
  }
}
 801a9be:	bf00      	nop
 801a9c0:	3708      	adds	r7, #8
 801a9c2:	46bd      	mov	sp, r7
 801a9c4:	bd80      	pop	{r7, pc}
 801a9c6:	bf00      	nop
 801a9c8:	20004564 	.word	0x20004564

0801a9cc <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801a9cc:	b580      	push	{r7, lr}
 801a9ce:	b08a      	sub	sp, #40	; 0x28
 801a9d0:	af00      	add	r7, sp, #0
 801a9d2:	60f8      	str	r0, [r7, #12]
 801a9d4:	460b      	mov	r3, r1
 801a9d6:	607a      	str	r2, [r7, #4]
 801a9d8:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801a9da:	230a      	movs	r3, #10
 801a9dc:	84fb      	strh	r3, [r7, #38]	; 0x26
 801a9de:	230a      	movs	r3, #10
 801a9e0:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801a9e2:	230a      	movs	r3, #10
 801a9e4:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801a9e6:	2300      	movs	r3, #0
 801a9e8:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801a9ea:	230a      	movs	r3, #10
 801a9ec:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801a9ee:	2300      	movs	r3, #0
 801a9f0:	83bb      	strh	r3, [r7, #28]
 801a9f2:	2300      	movs	r3, #0
 801a9f4:	837b      	strh	r3, [r7, #26]
 801a9f6:	2300      	movs	r3, #0
 801a9f8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801a9fa:	2300      	movs	r3, #0
 801a9fc:	843b      	strh	r3, [r7, #32]
 801a9fe:	e0ae      	b.n	801ab5e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801aa00:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aa04:	49a6      	ldr	r1, [pc, #664]	; (801aca0 <etharp_find_entry+0x2d4>)
 801aa06:	4613      	mov	r3, r2
 801aa08:	005b      	lsls	r3, r3, #1
 801aa0a:	4413      	add	r3, r2
 801aa0c:	00db      	lsls	r3, r3, #3
 801aa0e:	440b      	add	r3, r1
 801aa10:	3314      	adds	r3, #20
 801aa12:	781b      	ldrb	r3, [r3, #0]
 801aa14:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801aa16:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801aa1a:	2b0a      	cmp	r3, #10
 801aa1c:	d105      	bne.n	801aa2a <etharp_find_entry+0x5e>
 801aa1e:	7dfb      	ldrb	r3, [r7, #23]
 801aa20:	2b00      	cmp	r3, #0
 801aa22:	d102      	bne.n	801aa2a <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801aa24:	8c3b      	ldrh	r3, [r7, #32]
 801aa26:	847b      	strh	r3, [r7, #34]	; 0x22
 801aa28:	e095      	b.n	801ab56 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801aa2a:	7dfb      	ldrb	r3, [r7, #23]
 801aa2c:	2b00      	cmp	r3, #0
 801aa2e:	f000 8092 	beq.w	801ab56 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801aa32:	7dfb      	ldrb	r3, [r7, #23]
 801aa34:	2b01      	cmp	r3, #1
 801aa36:	d009      	beq.n	801aa4c <etharp_find_entry+0x80>
 801aa38:	7dfb      	ldrb	r3, [r7, #23]
 801aa3a:	2b01      	cmp	r3, #1
 801aa3c:	d806      	bhi.n	801aa4c <etharp_find_entry+0x80>
 801aa3e:	4b99      	ldr	r3, [pc, #612]	; (801aca4 <etharp_find_entry+0x2d8>)
 801aa40:	f44f 7292 	mov.w	r2, #292	; 0x124
 801aa44:	4998      	ldr	r1, [pc, #608]	; (801aca8 <etharp_find_entry+0x2dc>)
 801aa46:	4899      	ldr	r0, [pc, #612]	; (801acac <etharp_find_entry+0x2e0>)
 801aa48:	f002 fafc 	bl	801d044 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801aa4c:	68fb      	ldr	r3, [r7, #12]
 801aa4e:	2b00      	cmp	r3, #0
 801aa50:	d020      	beq.n	801aa94 <etharp_find_entry+0xc8>
 801aa52:	68fb      	ldr	r3, [r7, #12]
 801aa54:	6819      	ldr	r1, [r3, #0]
 801aa56:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aa5a:	4891      	ldr	r0, [pc, #580]	; (801aca0 <etharp_find_entry+0x2d4>)
 801aa5c:	4613      	mov	r3, r2
 801aa5e:	005b      	lsls	r3, r3, #1
 801aa60:	4413      	add	r3, r2
 801aa62:	00db      	lsls	r3, r3, #3
 801aa64:	4403      	add	r3, r0
 801aa66:	3304      	adds	r3, #4
 801aa68:	681b      	ldr	r3, [r3, #0]
 801aa6a:	4299      	cmp	r1, r3
 801aa6c:	d112      	bne.n	801aa94 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801aa6e:	687b      	ldr	r3, [r7, #4]
 801aa70:	2b00      	cmp	r3, #0
 801aa72:	d00c      	beq.n	801aa8e <etharp_find_entry+0xc2>
 801aa74:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aa78:	4989      	ldr	r1, [pc, #548]	; (801aca0 <etharp_find_entry+0x2d4>)
 801aa7a:	4613      	mov	r3, r2
 801aa7c:	005b      	lsls	r3, r3, #1
 801aa7e:	4413      	add	r3, r2
 801aa80:	00db      	lsls	r3, r3, #3
 801aa82:	440b      	add	r3, r1
 801aa84:	3308      	adds	r3, #8
 801aa86:	681b      	ldr	r3, [r3, #0]
 801aa88:	687a      	ldr	r2, [r7, #4]
 801aa8a:	429a      	cmp	r2, r3
 801aa8c:	d102      	bne.n	801aa94 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801aa8e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801aa92:	e100      	b.n	801ac96 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801aa94:	7dfb      	ldrb	r3, [r7, #23]
 801aa96:	2b01      	cmp	r3, #1
 801aa98:	d140      	bne.n	801ab1c <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801aa9a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aa9e:	4980      	ldr	r1, [pc, #512]	; (801aca0 <etharp_find_entry+0x2d4>)
 801aaa0:	4613      	mov	r3, r2
 801aaa2:	005b      	lsls	r3, r3, #1
 801aaa4:	4413      	add	r3, r2
 801aaa6:	00db      	lsls	r3, r3, #3
 801aaa8:	440b      	add	r3, r1
 801aaaa:	681b      	ldr	r3, [r3, #0]
 801aaac:	2b00      	cmp	r3, #0
 801aaae:	d01a      	beq.n	801aae6 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801aab0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aab4:	497a      	ldr	r1, [pc, #488]	; (801aca0 <etharp_find_entry+0x2d4>)
 801aab6:	4613      	mov	r3, r2
 801aab8:	005b      	lsls	r3, r3, #1
 801aaba:	4413      	add	r3, r2
 801aabc:	00db      	lsls	r3, r3, #3
 801aabe:	440b      	add	r3, r1
 801aac0:	3312      	adds	r3, #18
 801aac2:	881b      	ldrh	r3, [r3, #0]
 801aac4:	8bba      	ldrh	r2, [r7, #28]
 801aac6:	429a      	cmp	r2, r3
 801aac8:	d845      	bhi.n	801ab56 <etharp_find_entry+0x18a>
            old_queue = i;
 801aaca:	8c3b      	ldrh	r3, [r7, #32]
 801aacc:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801aace:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aad2:	4973      	ldr	r1, [pc, #460]	; (801aca0 <etharp_find_entry+0x2d4>)
 801aad4:	4613      	mov	r3, r2
 801aad6:	005b      	lsls	r3, r3, #1
 801aad8:	4413      	add	r3, r2
 801aada:	00db      	lsls	r3, r3, #3
 801aadc:	440b      	add	r3, r1
 801aade:	3312      	adds	r3, #18
 801aae0:	881b      	ldrh	r3, [r3, #0]
 801aae2:	83bb      	strh	r3, [r7, #28]
 801aae4:	e037      	b.n	801ab56 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801aae6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aaea:	496d      	ldr	r1, [pc, #436]	; (801aca0 <etharp_find_entry+0x2d4>)
 801aaec:	4613      	mov	r3, r2
 801aaee:	005b      	lsls	r3, r3, #1
 801aaf0:	4413      	add	r3, r2
 801aaf2:	00db      	lsls	r3, r3, #3
 801aaf4:	440b      	add	r3, r1
 801aaf6:	3312      	adds	r3, #18
 801aaf8:	881b      	ldrh	r3, [r3, #0]
 801aafa:	8b7a      	ldrh	r2, [r7, #26]
 801aafc:	429a      	cmp	r2, r3
 801aafe:	d82a      	bhi.n	801ab56 <etharp_find_entry+0x18a>
            old_pending = i;
 801ab00:	8c3b      	ldrh	r3, [r7, #32]
 801ab02:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 801ab04:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ab08:	4965      	ldr	r1, [pc, #404]	; (801aca0 <etharp_find_entry+0x2d4>)
 801ab0a:	4613      	mov	r3, r2
 801ab0c:	005b      	lsls	r3, r3, #1
 801ab0e:	4413      	add	r3, r2
 801ab10:	00db      	lsls	r3, r3, #3
 801ab12:	440b      	add	r3, r1
 801ab14:	3312      	adds	r3, #18
 801ab16:	881b      	ldrh	r3, [r3, #0]
 801ab18:	837b      	strh	r3, [r7, #26]
 801ab1a:	e01c      	b.n	801ab56 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801ab1c:	7dfb      	ldrb	r3, [r7, #23]
 801ab1e:	2b01      	cmp	r3, #1
 801ab20:	d919      	bls.n	801ab56 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801ab22:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ab26:	495e      	ldr	r1, [pc, #376]	; (801aca0 <etharp_find_entry+0x2d4>)
 801ab28:	4613      	mov	r3, r2
 801ab2a:	005b      	lsls	r3, r3, #1
 801ab2c:	4413      	add	r3, r2
 801ab2e:	00db      	lsls	r3, r3, #3
 801ab30:	440b      	add	r3, r1
 801ab32:	3312      	adds	r3, #18
 801ab34:	881b      	ldrh	r3, [r3, #0]
 801ab36:	8b3a      	ldrh	r2, [r7, #24]
 801ab38:	429a      	cmp	r2, r3
 801ab3a:	d80c      	bhi.n	801ab56 <etharp_find_entry+0x18a>
            old_stable = i;
 801ab3c:	8c3b      	ldrh	r3, [r7, #32]
 801ab3e:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801ab40:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ab44:	4956      	ldr	r1, [pc, #344]	; (801aca0 <etharp_find_entry+0x2d4>)
 801ab46:	4613      	mov	r3, r2
 801ab48:	005b      	lsls	r3, r3, #1
 801ab4a:	4413      	add	r3, r2
 801ab4c:	00db      	lsls	r3, r3, #3
 801ab4e:	440b      	add	r3, r1
 801ab50:	3312      	adds	r3, #18
 801ab52:	881b      	ldrh	r3, [r3, #0]
 801ab54:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ab56:	8c3b      	ldrh	r3, [r7, #32]
 801ab58:	3301      	adds	r3, #1
 801ab5a:	b29b      	uxth	r3, r3
 801ab5c:	843b      	strh	r3, [r7, #32]
 801ab5e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ab62:	2b09      	cmp	r3, #9
 801ab64:	f77f af4c 	ble.w	801aa00 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801ab68:	7afb      	ldrb	r3, [r7, #11]
 801ab6a:	f003 0302 	and.w	r3, r3, #2
 801ab6e:	2b00      	cmp	r3, #0
 801ab70:	d108      	bne.n	801ab84 <etharp_find_entry+0x1b8>
 801ab72:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801ab76:	2b0a      	cmp	r3, #10
 801ab78:	d107      	bne.n	801ab8a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801ab7a:	7afb      	ldrb	r3, [r7, #11]
 801ab7c:	f003 0301 	and.w	r3, r3, #1
 801ab80:	2b00      	cmp	r3, #0
 801ab82:	d102      	bne.n	801ab8a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801ab84:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801ab88:	e085      	b.n	801ac96 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801ab8a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801ab8e:	2b09      	cmp	r3, #9
 801ab90:	dc02      	bgt.n	801ab98 <etharp_find_entry+0x1cc>
    i = empty;
 801ab92:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801ab94:	843b      	strh	r3, [r7, #32]
 801ab96:	e039      	b.n	801ac0c <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801ab98:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801ab9c:	2b09      	cmp	r3, #9
 801ab9e:	dc14      	bgt.n	801abca <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801aba0:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801aba2:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801aba4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801aba8:	493d      	ldr	r1, [pc, #244]	; (801aca0 <etharp_find_entry+0x2d4>)
 801abaa:	4613      	mov	r3, r2
 801abac:	005b      	lsls	r3, r3, #1
 801abae:	4413      	add	r3, r2
 801abb0:	00db      	lsls	r3, r3, #3
 801abb2:	440b      	add	r3, r1
 801abb4:	681b      	ldr	r3, [r3, #0]
 801abb6:	2b00      	cmp	r3, #0
 801abb8:	d018      	beq.n	801abec <etharp_find_entry+0x220>
 801abba:	4b3a      	ldr	r3, [pc, #232]	; (801aca4 <etharp_find_entry+0x2d8>)
 801abbc:	f240 126d 	movw	r2, #365	; 0x16d
 801abc0:	493b      	ldr	r1, [pc, #236]	; (801acb0 <etharp_find_entry+0x2e4>)
 801abc2:	483a      	ldr	r0, [pc, #232]	; (801acac <etharp_find_entry+0x2e0>)
 801abc4:	f002 fa3e 	bl	801d044 <iprintf>
 801abc8:	e010      	b.n	801abec <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801abca:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801abce:	2b09      	cmp	r3, #9
 801abd0:	dc02      	bgt.n	801abd8 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801abd2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801abd4:	843b      	strh	r3, [r7, #32]
 801abd6:	e009      	b.n	801abec <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801abd8:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801abdc:	2b09      	cmp	r3, #9
 801abde:	dc02      	bgt.n	801abe6 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801abe0:	8bfb      	ldrh	r3, [r7, #30]
 801abe2:	843b      	strh	r3, [r7, #32]
 801abe4:	e002      	b.n	801abec <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801abe6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801abea:	e054      	b.n	801ac96 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801abec:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801abf0:	2b09      	cmp	r3, #9
 801abf2:	dd06      	ble.n	801ac02 <etharp_find_entry+0x236>
 801abf4:	4b2b      	ldr	r3, [pc, #172]	; (801aca4 <etharp_find_entry+0x2d8>)
 801abf6:	f240 127f 	movw	r2, #383	; 0x17f
 801abfa:	492e      	ldr	r1, [pc, #184]	; (801acb4 <etharp_find_entry+0x2e8>)
 801abfc:	482b      	ldr	r0, [pc, #172]	; (801acac <etharp_find_entry+0x2e0>)
 801abfe:	f002 fa21 	bl	801d044 <iprintf>
    etharp_free_entry(i);
 801ac02:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ac06:	4618      	mov	r0, r3
 801ac08:	f7ff fe06 	bl	801a818 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801ac0c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801ac10:	2b09      	cmp	r3, #9
 801ac12:	dd06      	ble.n	801ac22 <etharp_find_entry+0x256>
 801ac14:	4b23      	ldr	r3, [pc, #140]	; (801aca4 <etharp_find_entry+0x2d8>)
 801ac16:	f240 1283 	movw	r2, #387	; 0x183
 801ac1a:	4926      	ldr	r1, [pc, #152]	; (801acb4 <etharp_find_entry+0x2e8>)
 801ac1c:	4823      	ldr	r0, [pc, #140]	; (801acac <etharp_find_entry+0x2e0>)
 801ac1e:	f002 fa11 	bl	801d044 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801ac22:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ac26:	491e      	ldr	r1, [pc, #120]	; (801aca0 <etharp_find_entry+0x2d4>)
 801ac28:	4613      	mov	r3, r2
 801ac2a:	005b      	lsls	r3, r3, #1
 801ac2c:	4413      	add	r3, r2
 801ac2e:	00db      	lsls	r3, r3, #3
 801ac30:	440b      	add	r3, r1
 801ac32:	3314      	adds	r3, #20
 801ac34:	781b      	ldrb	r3, [r3, #0]
 801ac36:	2b00      	cmp	r3, #0
 801ac38:	d006      	beq.n	801ac48 <etharp_find_entry+0x27c>
 801ac3a:	4b1a      	ldr	r3, [pc, #104]	; (801aca4 <etharp_find_entry+0x2d8>)
 801ac3c:	f240 1285 	movw	r2, #389	; 0x185
 801ac40:	491d      	ldr	r1, [pc, #116]	; (801acb8 <etharp_find_entry+0x2ec>)
 801ac42:	481a      	ldr	r0, [pc, #104]	; (801acac <etharp_find_entry+0x2e0>)
 801ac44:	f002 f9fe 	bl	801d044 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801ac48:	68fb      	ldr	r3, [r7, #12]
 801ac4a:	2b00      	cmp	r3, #0
 801ac4c:	d00b      	beq.n	801ac66 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801ac4e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ac52:	68fb      	ldr	r3, [r7, #12]
 801ac54:	6819      	ldr	r1, [r3, #0]
 801ac56:	4812      	ldr	r0, [pc, #72]	; (801aca0 <etharp_find_entry+0x2d4>)
 801ac58:	4613      	mov	r3, r2
 801ac5a:	005b      	lsls	r3, r3, #1
 801ac5c:	4413      	add	r3, r2
 801ac5e:	00db      	lsls	r3, r3, #3
 801ac60:	4403      	add	r3, r0
 801ac62:	3304      	adds	r3, #4
 801ac64:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801ac66:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ac6a:	490d      	ldr	r1, [pc, #52]	; (801aca0 <etharp_find_entry+0x2d4>)
 801ac6c:	4613      	mov	r3, r2
 801ac6e:	005b      	lsls	r3, r3, #1
 801ac70:	4413      	add	r3, r2
 801ac72:	00db      	lsls	r3, r3, #3
 801ac74:	440b      	add	r3, r1
 801ac76:	3312      	adds	r3, #18
 801ac78:	2200      	movs	r2, #0
 801ac7a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801ac7c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801ac80:	4907      	ldr	r1, [pc, #28]	; (801aca0 <etharp_find_entry+0x2d4>)
 801ac82:	4613      	mov	r3, r2
 801ac84:	005b      	lsls	r3, r3, #1
 801ac86:	4413      	add	r3, r2
 801ac88:	00db      	lsls	r3, r3, #3
 801ac8a:	440b      	add	r3, r1
 801ac8c:	3308      	adds	r3, #8
 801ac8e:	687a      	ldr	r2, [r7, #4]
 801ac90:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801ac92:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801ac96:	4618      	mov	r0, r3
 801ac98:	3728      	adds	r7, #40	; 0x28
 801ac9a:	46bd      	mov	sp, r7
 801ac9c:	bd80      	pop	{r7, pc}
 801ac9e:	bf00      	nop
 801aca0:	20004564 	.word	0x20004564
 801aca4:	080205e0 	.word	0x080205e0
 801aca8:	08020618 	.word	0x08020618
 801acac:	08020658 	.word	0x08020658
 801acb0:	08020680 	.word	0x08020680
 801acb4:	08020698 	.word	0x08020698
 801acb8:	080206ac 	.word	0x080206ac

0801acbc <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801acbc:	b580      	push	{r7, lr}
 801acbe:	b088      	sub	sp, #32
 801acc0:	af02      	add	r7, sp, #8
 801acc2:	60f8      	str	r0, [r7, #12]
 801acc4:	60b9      	str	r1, [r7, #8]
 801acc6:	607a      	str	r2, [r7, #4]
 801acc8:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801acca:	68fb      	ldr	r3, [r7, #12]
 801accc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801acd0:	2b06      	cmp	r3, #6
 801acd2:	d006      	beq.n	801ace2 <etharp_update_arp_entry+0x26>
 801acd4:	4b48      	ldr	r3, [pc, #288]	; (801adf8 <etharp_update_arp_entry+0x13c>)
 801acd6:	f240 12a9 	movw	r2, #425	; 0x1a9
 801acda:	4948      	ldr	r1, [pc, #288]	; (801adfc <etharp_update_arp_entry+0x140>)
 801acdc:	4848      	ldr	r0, [pc, #288]	; (801ae00 <etharp_update_arp_entry+0x144>)
 801acde:	f002 f9b1 	bl	801d044 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801ace2:	68bb      	ldr	r3, [r7, #8]
 801ace4:	2b00      	cmp	r3, #0
 801ace6:	d012      	beq.n	801ad0e <etharp_update_arp_entry+0x52>
 801ace8:	68bb      	ldr	r3, [r7, #8]
 801acea:	681b      	ldr	r3, [r3, #0]
 801acec:	2b00      	cmp	r3, #0
 801acee:	d00e      	beq.n	801ad0e <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801acf0:	68bb      	ldr	r3, [r7, #8]
 801acf2:	681b      	ldr	r3, [r3, #0]
 801acf4:	68f9      	ldr	r1, [r7, #12]
 801acf6:	4618      	mov	r0, r3
 801acf8:	f001 f8fc 	bl	801bef4 <ip4_addr_isbroadcast_u32>
 801acfc:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801acfe:	2b00      	cmp	r3, #0
 801ad00:	d105      	bne.n	801ad0e <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801ad02:	68bb      	ldr	r3, [r7, #8]
 801ad04:	681b      	ldr	r3, [r3, #0]
 801ad06:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801ad0a:	2be0      	cmp	r3, #224	; 0xe0
 801ad0c:	d102      	bne.n	801ad14 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801ad0e:	f06f 030f 	mvn.w	r3, #15
 801ad12:	e06c      	b.n	801adee <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801ad14:	78fb      	ldrb	r3, [r7, #3]
 801ad16:	68fa      	ldr	r2, [r7, #12]
 801ad18:	4619      	mov	r1, r3
 801ad1a:	68b8      	ldr	r0, [r7, #8]
 801ad1c:	f7ff fe56 	bl	801a9cc <etharp_find_entry>
 801ad20:	4603      	mov	r3, r0
 801ad22:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801ad24:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801ad28:	2b00      	cmp	r3, #0
 801ad2a:	da02      	bge.n	801ad32 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801ad2c:	8afb      	ldrh	r3, [r7, #22]
 801ad2e:	b25b      	sxtb	r3, r3
 801ad30:	e05d      	b.n	801adee <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801ad32:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ad36:	4933      	ldr	r1, [pc, #204]	; (801ae04 <etharp_update_arp_entry+0x148>)
 801ad38:	4613      	mov	r3, r2
 801ad3a:	005b      	lsls	r3, r3, #1
 801ad3c:	4413      	add	r3, r2
 801ad3e:	00db      	lsls	r3, r3, #3
 801ad40:	440b      	add	r3, r1
 801ad42:	3314      	adds	r3, #20
 801ad44:	2202      	movs	r2, #2
 801ad46:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801ad48:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ad4c:	492d      	ldr	r1, [pc, #180]	; (801ae04 <etharp_update_arp_entry+0x148>)
 801ad4e:	4613      	mov	r3, r2
 801ad50:	005b      	lsls	r3, r3, #1
 801ad52:	4413      	add	r3, r2
 801ad54:	00db      	lsls	r3, r3, #3
 801ad56:	440b      	add	r3, r1
 801ad58:	3308      	adds	r3, #8
 801ad5a:	68fa      	ldr	r2, [r7, #12]
 801ad5c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801ad5e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ad62:	4613      	mov	r3, r2
 801ad64:	005b      	lsls	r3, r3, #1
 801ad66:	4413      	add	r3, r2
 801ad68:	00db      	lsls	r3, r3, #3
 801ad6a:	3308      	adds	r3, #8
 801ad6c:	4a25      	ldr	r2, [pc, #148]	; (801ae04 <etharp_update_arp_entry+0x148>)
 801ad6e:	4413      	add	r3, r2
 801ad70:	3304      	adds	r3, #4
 801ad72:	2206      	movs	r2, #6
 801ad74:	6879      	ldr	r1, [r7, #4]
 801ad76:	4618      	mov	r0, r3
 801ad78:	f002 f951 	bl	801d01e <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801ad7c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ad80:	4920      	ldr	r1, [pc, #128]	; (801ae04 <etharp_update_arp_entry+0x148>)
 801ad82:	4613      	mov	r3, r2
 801ad84:	005b      	lsls	r3, r3, #1
 801ad86:	4413      	add	r3, r2
 801ad88:	00db      	lsls	r3, r3, #3
 801ad8a:	440b      	add	r3, r1
 801ad8c:	3312      	adds	r3, #18
 801ad8e:	2200      	movs	r2, #0
 801ad90:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801ad92:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801ad96:	491b      	ldr	r1, [pc, #108]	; (801ae04 <etharp_update_arp_entry+0x148>)
 801ad98:	4613      	mov	r3, r2
 801ad9a:	005b      	lsls	r3, r3, #1
 801ad9c:	4413      	add	r3, r2
 801ad9e:	00db      	lsls	r3, r3, #3
 801ada0:	440b      	add	r3, r1
 801ada2:	681b      	ldr	r3, [r3, #0]
 801ada4:	2b00      	cmp	r3, #0
 801ada6:	d021      	beq.n	801adec <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801ada8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801adac:	4915      	ldr	r1, [pc, #84]	; (801ae04 <etharp_update_arp_entry+0x148>)
 801adae:	4613      	mov	r3, r2
 801adb0:	005b      	lsls	r3, r3, #1
 801adb2:	4413      	add	r3, r2
 801adb4:	00db      	lsls	r3, r3, #3
 801adb6:	440b      	add	r3, r1
 801adb8:	681b      	ldr	r3, [r3, #0]
 801adba:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801adbc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801adc0:	4910      	ldr	r1, [pc, #64]	; (801ae04 <etharp_update_arp_entry+0x148>)
 801adc2:	4613      	mov	r3, r2
 801adc4:	005b      	lsls	r3, r3, #1
 801adc6:	4413      	add	r3, r2
 801adc8:	00db      	lsls	r3, r3, #3
 801adca:	440b      	add	r3, r1
 801adcc:	2200      	movs	r2, #0
 801adce:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801add0:	68fb      	ldr	r3, [r7, #12]
 801add2:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801add6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801adda:	9300      	str	r3, [sp, #0]
 801addc:	687b      	ldr	r3, [r7, #4]
 801adde:	6939      	ldr	r1, [r7, #16]
 801ade0:	68f8      	ldr	r0, [r7, #12]
 801ade2:	f001 ff8b 	bl	801ccfc <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801ade6:	6938      	ldr	r0, [r7, #16]
 801ade8:	f7f8 fed6 	bl	8013b98 <pbuf_free>
  }
  return ERR_OK;
 801adec:	2300      	movs	r3, #0
}
 801adee:	4618      	mov	r0, r3
 801adf0:	3718      	adds	r7, #24
 801adf2:	46bd      	mov	sp, r7
 801adf4:	bd80      	pop	{r7, pc}
 801adf6:	bf00      	nop
 801adf8:	080205e0 	.word	0x080205e0
 801adfc:	080206d8 	.word	0x080206d8
 801ae00:	08020658 	.word	0x08020658
 801ae04:	20004564 	.word	0x20004564

0801ae08 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801ae08:	b580      	push	{r7, lr}
 801ae0a:	b084      	sub	sp, #16
 801ae0c:	af00      	add	r7, sp, #0
 801ae0e:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ae10:	2300      	movs	r3, #0
 801ae12:	60fb      	str	r3, [r7, #12]
 801ae14:	e01e      	b.n	801ae54 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801ae16:	4913      	ldr	r1, [pc, #76]	; (801ae64 <etharp_cleanup_netif+0x5c>)
 801ae18:	68fa      	ldr	r2, [r7, #12]
 801ae1a:	4613      	mov	r3, r2
 801ae1c:	005b      	lsls	r3, r3, #1
 801ae1e:	4413      	add	r3, r2
 801ae20:	00db      	lsls	r3, r3, #3
 801ae22:	440b      	add	r3, r1
 801ae24:	3314      	adds	r3, #20
 801ae26:	781b      	ldrb	r3, [r3, #0]
 801ae28:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801ae2a:	7afb      	ldrb	r3, [r7, #11]
 801ae2c:	2b00      	cmp	r3, #0
 801ae2e:	d00e      	beq.n	801ae4e <etharp_cleanup_netif+0x46>
 801ae30:	490c      	ldr	r1, [pc, #48]	; (801ae64 <etharp_cleanup_netif+0x5c>)
 801ae32:	68fa      	ldr	r2, [r7, #12]
 801ae34:	4613      	mov	r3, r2
 801ae36:	005b      	lsls	r3, r3, #1
 801ae38:	4413      	add	r3, r2
 801ae3a:	00db      	lsls	r3, r3, #3
 801ae3c:	440b      	add	r3, r1
 801ae3e:	3308      	adds	r3, #8
 801ae40:	681b      	ldr	r3, [r3, #0]
 801ae42:	687a      	ldr	r2, [r7, #4]
 801ae44:	429a      	cmp	r2, r3
 801ae46:	d102      	bne.n	801ae4e <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801ae48:	68f8      	ldr	r0, [r7, #12]
 801ae4a:	f7ff fce5 	bl	801a818 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ae4e:	68fb      	ldr	r3, [r7, #12]
 801ae50:	3301      	adds	r3, #1
 801ae52:	60fb      	str	r3, [r7, #12]
 801ae54:	68fb      	ldr	r3, [r7, #12]
 801ae56:	2b09      	cmp	r3, #9
 801ae58:	dddd      	ble.n	801ae16 <etharp_cleanup_netif+0xe>
    }
  }
}
 801ae5a:	bf00      	nop
 801ae5c:	3710      	adds	r7, #16
 801ae5e:	46bd      	mov	sp, r7
 801ae60:	bd80      	pop	{r7, pc}
 801ae62:	bf00      	nop
 801ae64:	20004564 	.word	0x20004564

0801ae68 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801ae68:	b5b0      	push	{r4, r5, r7, lr}
 801ae6a:	b08a      	sub	sp, #40	; 0x28
 801ae6c:	af04      	add	r7, sp, #16
 801ae6e:	6078      	str	r0, [r7, #4]
 801ae70:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801ae72:	683b      	ldr	r3, [r7, #0]
 801ae74:	2b00      	cmp	r3, #0
 801ae76:	d107      	bne.n	801ae88 <etharp_input+0x20>
 801ae78:	4b3d      	ldr	r3, [pc, #244]	; (801af70 <etharp_input+0x108>)
 801ae7a:	f240 228a 	movw	r2, #650	; 0x28a
 801ae7e:	493d      	ldr	r1, [pc, #244]	; (801af74 <etharp_input+0x10c>)
 801ae80:	483d      	ldr	r0, [pc, #244]	; (801af78 <etharp_input+0x110>)
 801ae82:	f002 f8df 	bl	801d044 <iprintf>
 801ae86:	e06f      	b.n	801af68 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801ae88:	687b      	ldr	r3, [r7, #4]
 801ae8a:	685b      	ldr	r3, [r3, #4]
 801ae8c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801ae8e:	693b      	ldr	r3, [r7, #16]
 801ae90:	881b      	ldrh	r3, [r3, #0]
 801ae92:	b29b      	uxth	r3, r3
 801ae94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801ae98:	d10c      	bne.n	801aeb4 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801ae9a:	693b      	ldr	r3, [r7, #16]
 801ae9c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801ae9e:	2b06      	cmp	r3, #6
 801aea0:	d108      	bne.n	801aeb4 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801aea2:	693b      	ldr	r3, [r7, #16]
 801aea4:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801aea6:	2b04      	cmp	r3, #4
 801aea8:	d104      	bne.n	801aeb4 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801aeaa:	693b      	ldr	r3, [r7, #16]
 801aeac:	885b      	ldrh	r3, [r3, #2]
 801aeae:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801aeb0:	2b08      	cmp	r3, #8
 801aeb2:	d003      	beq.n	801aebc <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801aeb4:	6878      	ldr	r0, [r7, #4]
 801aeb6:	f7f8 fe6f 	bl	8013b98 <pbuf_free>
    return;
 801aeba:	e055      	b.n	801af68 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801aebc:	693b      	ldr	r3, [r7, #16]
 801aebe:	330e      	adds	r3, #14
 801aec0:	681b      	ldr	r3, [r3, #0]
 801aec2:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801aec4:	693b      	ldr	r3, [r7, #16]
 801aec6:	3318      	adds	r3, #24
 801aec8:	681b      	ldr	r3, [r3, #0]
 801aeca:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801aecc:	683b      	ldr	r3, [r7, #0]
 801aece:	3304      	adds	r3, #4
 801aed0:	681b      	ldr	r3, [r3, #0]
 801aed2:	2b00      	cmp	r3, #0
 801aed4:	d102      	bne.n	801aedc <etharp_input+0x74>
    for_us = 0;
 801aed6:	2300      	movs	r3, #0
 801aed8:	75fb      	strb	r3, [r7, #23]
 801aeda:	e009      	b.n	801aef0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801aedc:	68ba      	ldr	r2, [r7, #8]
 801aede:	683b      	ldr	r3, [r7, #0]
 801aee0:	3304      	adds	r3, #4
 801aee2:	681b      	ldr	r3, [r3, #0]
 801aee4:	429a      	cmp	r2, r3
 801aee6:	bf0c      	ite	eq
 801aee8:	2301      	moveq	r3, #1
 801aeea:	2300      	movne	r3, #0
 801aeec:	b2db      	uxtb	r3, r3
 801aeee:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801aef0:	693b      	ldr	r3, [r7, #16]
 801aef2:	f103 0208 	add.w	r2, r3, #8
 801aef6:	7dfb      	ldrb	r3, [r7, #23]
 801aef8:	2b00      	cmp	r3, #0
 801aefa:	d001      	beq.n	801af00 <etharp_input+0x98>
 801aefc:	2301      	movs	r3, #1
 801aefe:	e000      	b.n	801af02 <etharp_input+0x9a>
 801af00:	2302      	movs	r3, #2
 801af02:	f107 010c 	add.w	r1, r7, #12
 801af06:	6838      	ldr	r0, [r7, #0]
 801af08:	f7ff fed8 	bl	801acbc <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801af0c:	693b      	ldr	r3, [r7, #16]
 801af0e:	88db      	ldrh	r3, [r3, #6]
 801af10:	b29b      	uxth	r3, r3
 801af12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801af16:	d003      	beq.n	801af20 <etharp_input+0xb8>
 801af18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801af1c:	d01e      	beq.n	801af5c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801af1e:	e020      	b.n	801af62 <etharp_input+0xfa>
      if (for_us) {
 801af20:	7dfb      	ldrb	r3, [r7, #23]
 801af22:	2b00      	cmp	r3, #0
 801af24:	d01c      	beq.n	801af60 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801af26:	683b      	ldr	r3, [r7, #0]
 801af28:	f103 0026 	add.w	r0, r3, #38	; 0x26
 801af2c:	693b      	ldr	r3, [r7, #16]
 801af2e:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801af32:	683b      	ldr	r3, [r7, #0]
 801af34:	f103 0526 	add.w	r5, r3, #38	; 0x26
 801af38:	683b      	ldr	r3, [r7, #0]
 801af3a:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801af3c:	693a      	ldr	r2, [r7, #16]
 801af3e:	3208      	adds	r2, #8
        etharp_raw(netif,
 801af40:	2102      	movs	r1, #2
 801af42:	9103      	str	r1, [sp, #12]
 801af44:	f107 010c 	add.w	r1, r7, #12
 801af48:	9102      	str	r1, [sp, #8]
 801af4a:	9201      	str	r2, [sp, #4]
 801af4c:	9300      	str	r3, [sp, #0]
 801af4e:	462b      	mov	r3, r5
 801af50:	4622      	mov	r2, r4
 801af52:	4601      	mov	r1, r0
 801af54:	6838      	ldr	r0, [r7, #0]
 801af56:	f000 faeb 	bl	801b530 <etharp_raw>
      break;
 801af5a:	e001      	b.n	801af60 <etharp_input+0xf8>
      break;
 801af5c:	bf00      	nop
 801af5e:	e000      	b.n	801af62 <etharp_input+0xfa>
      break;
 801af60:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801af62:	6878      	ldr	r0, [r7, #4]
 801af64:	f7f8 fe18 	bl	8013b98 <pbuf_free>
}
 801af68:	3718      	adds	r7, #24
 801af6a:	46bd      	mov	sp, r7
 801af6c:	bdb0      	pop	{r4, r5, r7, pc}
 801af6e:	bf00      	nop
 801af70:	080205e0 	.word	0x080205e0
 801af74:	08020730 	.word	0x08020730
 801af78:	08020658 	.word	0x08020658

0801af7c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801af7c:	b580      	push	{r7, lr}
 801af7e:	b086      	sub	sp, #24
 801af80:	af02      	add	r7, sp, #8
 801af82:	60f8      	str	r0, [r7, #12]
 801af84:	60b9      	str	r1, [r7, #8]
 801af86:	4613      	mov	r3, r2
 801af88:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801af8a:	79fa      	ldrb	r2, [r7, #7]
 801af8c:	4944      	ldr	r1, [pc, #272]	; (801b0a0 <etharp_output_to_arp_index+0x124>)
 801af8e:	4613      	mov	r3, r2
 801af90:	005b      	lsls	r3, r3, #1
 801af92:	4413      	add	r3, r2
 801af94:	00db      	lsls	r3, r3, #3
 801af96:	440b      	add	r3, r1
 801af98:	3314      	adds	r3, #20
 801af9a:	781b      	ldrb	r3, [r3, #0]
 801af9c:	2b01      	cmp	r3, #1
 801af9e:	d806      	bhi.n	801afae <etharp_output_to_arp_index+0x32>
 801afa0:	4b40      	ldr	r3, [pc, #256]	; (801b0a4 <etharp_output_to_arp_index+0x128>)
 801afa2:	f240 22ef 	movw	r2, #751	; 0x2ef
 801afa6:	4940      	ldr	r1, [pc, #256]	; (801b0a8 <etharp_output_to_arp_index+0x12c>)
 801afa8:	4840      	ldr	r0, [pc, #256]	; (801b0ac <etharp_output_to_arp_index+0x130>)
 801afaa:	f002 f84b 	bl	801d044 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801afae:	79fa      	ldrb	r2, [r7, #7]
 801afb0:	493b      	ldr	r1, [pc, #236]	; (801b0a0 <etharp_output_to_arp_index+0x124>)
 801afb2:	4613      	mov	r3, r2
 801afb4:	005b      	lsls	r3, r3, #1
 801afb6:	4413      	add	r3, r2
 801afb8:	00db      	lsls	r3, r3, #3
 801afba:	440b      	add	r3, r1
 801afbc:	3314      	adds	r3, #20
 801afbe:	781b      	ldrb	r3, [r3, #0]
 801afc0:	2b02      	cmp	r3, #2
 801afc2:	d153      	bne.n	801b06c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801afc4:	79fa      	ldrb	r2, [r7, #7]
 801afc6:	4936      	ldr	r1, [pc, #216]	; (801b0a0 <etharp_output_to_arp_index+0x124>)
 801afc8:	4613      	mov	r3, r2
 801afca:	005b      	lsls	r3, r3, #1
 801afcc:	4413      	add	r3, r2
 801afce:	00db      	lsls	r3, r3, #3
 801afd0:	440b      	add	r3, r1
 801afd2:	3312      	adds	r3, #18
 801afd4:	881b      	ldrh	r3, [r3, #0]
 801afd6:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801afda:	d919      	bls.n	801b010 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801afdc:	79fa      	ldrb	r2, [r7, #7]
 801afde:	4613      	mov	r3, r2
 801afe0:	005b      	lsls	r3, r3, #1
 801afe2:	4413      	add	r3, r2
 801afe4:	00db      	lsls	r3, r3, #3
 801afe6:	4a2e      	ldr	r2, [pc, #184]	; (801b0a0 <etharp_output_to_arp_index+0x124>)
 801afe8:	4413      	add	r3, r2
 801afea:	3304      	adds	r3, #4
 801afec:	4619      	mov	r1, r3
 801afee:	68f8      	ldr	r0, [r7, #12]
 801aff0:	f000 fb4c 	bl	801b68c <etharp_request>
 801aff4:	4603      	mov	r3, r0
 801aff6:	2b00      	cmp	r3, #0
 801aff8:	d138      	bne.n	801b06c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801affa:	79fa      	ldrb	r2, [r7, #7]
 801affc:	4928      	ldr	r1, [pc, #160]	; (801b0a0 <etharp_output_to_arp_index+0x124>)
 801affe:	4613      	mov	r3, r2
 801b000:	005b      	lsls	r3, r3, #1
 801b002:	4413      	add	r3, r2
 801b004:	00db      	lsls	r3, r3, #3
 801b006:	440b      	add	r3, r1
 801b008:	3314      	adds	r3, #20
 801b00a:	2203      	movs	r2, #3
 801b00c:	701a      	strb	r2, [r3, #0]
 801b00e:	e02d      	b.n	801b06c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801b010:	79fa      	ldrb	r2, [r7, #7]
 801b012:	4923      	ldr	r1, [pc, #140]	; (801b0a0 <etharp_output_to_arp_index+0x124>)
 801b014:	4613      	mov	r3, r2
 801b016:	005b      	lsls	r3, r3, #1
 801b018:	4413      	add	r3, r2
 801b01a:	00db      	lsls	r3, r3, #3
 801b01c:	440b      	add	r3, r1
 801b01e:	3312      	adds	r3, #18
 801b020:	881b      	ldrh	r3, [r3, #0]
 801b022:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801b026:	d321      	bcc.n	801b06c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801b028:	79fa      	ldrb	r2, [r7, #7]
 801b02a:	4613      	mov	r3, r2
 801b02c:	005b      	lsls	r3, r3, #1
 801b02e:	4413      	add	r3, r2
 801b030:	00db      	lsls	r3, r3, #3
 801b032:	4a1b      	ldr	r2, [pc, #108]	; (801b0a0 <etharp_output_to_arp_index+0x124>)
 801b034:	4413      	add	r3, r2
 801b036:	1d19      	adds	r1, r3, #4
 801b038:	79fa      	ldrb	r2, [r7, #7]
 801b03a:	4613      	mov	r3, r2
 801b03c:	005b      	lsls	r3, r3, #1
 801b03e:	4413      	add	r3, r2
 801b040:	00db      	lsls	r3, r3, #3
 801b042:	3308      	adds	r3, #8
 801b044:	4a16      	ldr	r2, [pc, #88]	; (801b0a0 <etharp_output_to_arp_index+0x124>)
 801b046:	4413      	add	r3, r2
 801b048:	3304      	adds	r3, #4
 801b04a:	461a      	mov	r2, r3
 801b04c:	68f8      	ldr	r0, [r7, #12]
 801b04e:	f000 fafb 	bl	801b648 <etharp_request_dst>
 801b052:	4603      	mov	r3, r0
 801b054:	2b00      	cmp	r3, #0
 801b056:	d109      	bne.n	801b06c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801b058:	79fa      	ldrb	r2, [r7, #7]
 801b05a:	4911      	ldr	r1, [pc, #68]	; (801b0a0 <etharp_output_to_arp_index+0x124>)
 801b05c:	4613      	mov	r3, r2
 801b05e:	005b      	lsls	r3, r3, #1
 801b060:	4413      	add	r3, r2
 801b062:	00db      	lsls	r3, r3, #3
 801b064:	440b      	add	r3, r1
 801b066:	3314      	adds	r3, #20
 801b068:	2203      	movs	r2, #3
 801b06a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801b06c:	68fb      	ldr	r3, [r7, #12]
 801b06e:	f103 0126 	add.w	r1, r3, #38	; 0x26
 801b072:	79fa      	ldrb	r2, [r7, #7]
 801b074:	4613      	mov	r3, r2
 801b076:	005b      	lsls	r3, r3, #1
 801b078:	4413      	add	r3, r2
 801b07a:	00db      	lsls	r3, r3, #3
 801b07c:	3308      	adds	r3, #8
 801b07e:	4a08      	ldr	r2, [pc, #32]	; (801b0a0 <etharp_output_to_arp_index+0x124>)
 801b080:	4413      	add	r3, r2
 801b082:	1d1a      	adds	r2, r3, #4
 801b084:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b088:	9300      	str	r3, [sp, #0]
 801b08a:	4613      	mov	r3, r2
 801b08c:	460a      	mov	r2, r1
 801b08e:	68b9      	ldr	r1, [r7, #8]
 801b090:	68f8      	ldr	r0, [r7, #12]
 801b092:	f001 fe33 	bl	801ccfc <ethernet_output>
 801b096:	4603      	mov	r3, r0
}
 801b098:	4618      	mov	r0, r3
 801b09a:	3710      	adds	r7, #16
 801b09c:	46bd      	mov	sp, r7
 801b09e:	bd80      	pop	{r7, pc}
 801b0a0:	20004564 	.word	0x20004564
 801b0a4:	080205e0 	.word	0x080205e0
 801b0a8:	08020750 	.word	0x08020750
 801b0ac:	08020658 	.word	0x08020658

0801b0b0 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801b0b0:	b580      	push	{r7, lr}
 801b0b2:	b08a      	sub	sp, #40	; 0x28
 801b0b4:	af02      	add	r7, sp, #8
 801b0b6:	60f8      	str	r0, [r7, #12]
 801b0b8:	60b9      	str	r1, [r7, #8]
 801b0ba:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801b0bc:	687b      	ldr	r3, [r7, #4]
 801b0be:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b0c0:	68fb      	ldr	r3, [r7, #12]
 801b0c2:	2b00      	cmp	r3, #0
 801b0c4:	d106      	bne.n	801b0d4 <etharp_output+0x24>
 801b0c6:	4b73      	ldr	r3, [pc, #460]	; (801b294 <etharp_output+0x1e4>)
 801b0c8:	f240 321e 	movw	r2, #798	; 0x31e
 801b0cc:	4972      	ldr	r1, [pc, #456]	; (801b298 <etharp_output+0x1e8>)
 801b0ce:	4873      	ldr	r0, [pc, #460]	; (801b29c <etharp_output+0x1ec>)
 801b0d0:	f001 ffb8 	bl	801d044 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801b0d4:	68bb      	ldr	r3, [r7, #8]
 801b0d6:	2b00      	cmp	r3, #0
 801b0d8:	d106      	bne.n	801b0e8 <etharp_output+0x38>
 801b0da:	4b6e      	ldr	r3, [pc, #440]	; (801b294 <etharp_output+0x1e4>)
 801b0dc:	f240 321f 	movw	r2, #799	; 0x31f
 801b0e0:	496f      	ldr	r1, [pc, #444]	; (801b2a0 <etharp_output+0x1f0>)
 801b0e2:	486e      	ldr	r0, [pc, #440]	; (801b29c <etharp_output+0x1ec>)
 801b0e4:	f001 ffae 	bl	801d044 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801b0e8:	687b      	ldr	r3, [r7, #4]
 801b0ea:	2b00      	cmp	r3, #0
 801b0ec:	d106      	bne.n	801b0fc <etharp_output+0x4c>
 801b0ee:	4b69      	ldr	r3, [pc, #420]	; (801b294 <etharp_output+0x1e4>)
 801b0f0:	f44f 7248 	mov.w	r2, #800	; 0x320
 801b0f4:	496b      	ldr	r1, [pc, #428]	; (801b2a4 <etharp_output+0x1f4>)
 801b0f6:	4869      	ldr	r0, [pc, #420]	; (801b29c <etharp_output+0x1ec>)
 801b0f8:	f001 ffa4 	bl	801d044 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801b0fc:	687b      	ldr	r3, [r7, #4]
 801b0fe:	681b      	ldr	r3, [r3, #0]
 801b100:	68f9      	ldr	r1, [r7, #12]
 801b102:	4618      	mov	r0, r3
 801b104:	f000 fef6 	bl	801bef4 <ip4_addr_isbroadcast_u32>
 801b108:	4603      	mov	r3, r0
 801b10a:	2b00      	cmp	r3, #0
 801b10c:	d002      	beq.n	801b114 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801b10e:	4b66      	ldr	r3, [pc, #408]	; (801b2a8 <etharp_output+0x1f8>)
 801b110:	61fb      	str	r3, [r7, #28]
 801b112:	e0af      	b.n	801b274 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801b114:	687b      	ldr	r3, [r7, #4]
 801b116:	681b      	ldr	r3, [r3, #0]
 801b118:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801b11c:	2be0      	cmp	r3, #224	; 0xe0
 801b11e:	d118      	bne.n	801b152 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801b120:	2301      	movs	r3, #1
 801b122:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801b124:	2300      	movs	r3, #0
 801b126:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801b128:	235e      	movs	r3, #94	; 0x5e
 801b12a:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801b12c:	687b      	ldr	r3, [r7, #4]
 801b12e:	3301      	adds	r3, #1
 801b130:	781b      	ldrb	r3, [r3, #0]
 801b132:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801b136:	b2db      	uxtb	r3, r3
 801b138:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801b13a:	687b      	ldr	r3, [r7, #4]
 801b13c:	3302      	adds	r3, #2
 801b13e:	781b      	ldrb	r3, [r3, #0]
 801b140:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801b142:	687b      	ldr	r3, [r7, #4]
 801b144:	3303      	adds	r3, #3
 801b146:	781b      	ldrb	r3, [r3, #0]
 801b148:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801b14a:	f107 0310 	add.w	r3, r7, #16
 801b14e:	61fb      	str	r3, [r7, #28]
 801b150:	e090      	b.n	801b274 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b152:	687b      	ldr	r3, [r7, #4]
 801b154:	681a      	ldr	r2, [r3, #0]
 801b156:	68fb      	ldr	r3, [r7, #12]
 801b158:	3304      	adds	r3, #4
 801b15a:	681b      	ldr	r3, [r3, #0]
 801b15c:	405a      	eors	r2, r3
 801b15e:	68fb      	ldr	r3, [r7, #12]
 801b160:	3308      	adds	r3, #8
 801b162:	681b      	ldr	r3, [r3, #0]
 801b164:	4013      	ands	r3, r2
 801b166:	2b00      	cmp	r3, #0
 801b168:	d012      	beq.n	801b190 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801b16a:	687b      	ldr	r3, [r7, #4]
 801b16c:	681b      	ldr	r3, [r3, #0]
 801b16e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801b170:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801b174:	4293      	cmp	r3, r2
 801b176:	d00b      	beq.n	801b190 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801b178:	68fb      	ldr	r3, [r7, #12]
 801b17a:	330c      	adds	r3, #12
 801b17c:	681b      	ldr	r3, [r3, #0]
 801b17e:	2b00      	cmp	r3, #0
 801b180:	d003      	beq.n	801b18a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801b182:	68fb      	ldr	r3, [r7, #12]
 801b184:	330c      	adds	r3, #12
 801b186:	61bb      	str	r3, [r7, #24]
 801b188:	e002      	b.n	801b190 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801b18a:	f06f 0303 	mvn.w	r3, #3
 801b18e:	e07d      	b.n	801b28c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b190:	4b46      	ldr	r3, [pc, #280]	; (801b2ac <etharp_output+0x1fc>)
 801b192:	781b      	ldrb	r3, [r3, #0]
 801b194:	4619      	mov	r1, r3
 801b196:	4a46      	ldr	r2, [pc, #280]	; (801b2b0 <etharp_output+0x200>)
 801b198:	460b      	mov	r3, r1
 801b19a:	005b      	lsls	r3, r3, #1
 801b19c:	440b      	add	r3, r1
 801b19e:	00db      	lsls	r3, r3, #3
 801b1a0:	4413      	add	r3, r2
 801b1a2:	3314      	adds	r3, #20
 801b1a4:	781b      	ldrb	r3, [r3, #0]
 801b1a6:	2b01      	cmp	r3, #1
 801b1a8:	d925      	bls.n	801b1f6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b1aa:	4b40      	ldr	r3, [pc, #256]	; (801b2ac <etharp_output+0x1fc>)
 801b1ac:	781b      	ldrb	r3, [r3, #0]
 801b1ae:	4619      	mov	r1, r3
 801b1b0:	4a3f      	ldr	r2, [pc, #252]	; (801b2b0 <etharp_output+0x200>)
 801b1b2:	460b      	mov	r3, r1
 801b1b4:	005b      	lsls	r3, r3, #1
 801b1b6:	440b      	add	r3, r1
 801b1b8:	00db      	lsls	r3, r3, #3
 801b1ba:	4413      	add	r3, r2
 801b1bc:	3308      	adds	r3, #8
 801b1be:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801b1c0:	68fa      	ldr	r2, [r7, #12]
 801b1c2:	429a      	cmp	r2, r3
 801b1c4:	d117      	bne.n	801b1f6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801b1c6:	69bb      	ldr	r3, [r7, #24]
 801b1c8:	681a      	ldr	r2, [r3, #0]
 801b1ca:	4b38      	ldr	r3, [pc, #224]	; (801b2ac <etharp_output+0x1fc>)
 801b1cc:	781b      	ldrb	r3, [r3, #0]
 801b1ce:	4618      	mov	r0, r3
 801b1d0:	4937      	ldr	r1, [pc, #220]	; (801b2b0 <etharp_output+0x200>)
 801b1d2:	4603      	mov	r3, r0
 801b1d4:	005b      	lsls	r3, r3, #1
 801b1d6:	4403      	add	r3, r0
 801b1d8:	00db      	lsls	r3, r3, #3
 801b1da:	440b      	add	r3, r1
 801b1dc:	3304      	adds	r3, #4
 801b1de:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801b1e0:	429a      	cmp	r2, r3
 801b1e2:	d108      	bne.n	801b1f6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801b1e4:	4b31      	ldr	r3, [pc, #196]	; (801b2ac <etharp_output+0x1fc>)
 801b1e6:	781b      	ldrb	r3, [r3, #0]
 801b1e8:	461a      	mov	r2, r3
 801b1ea:	68b9      	ldr	r1, [r7, #8]
 801b1ec:	68f8      	ldr	r0, [r7, #12]
 801b1ee:	f7ff fec5 	bl	801af7c <etharp_output_to_arp_index>
 801b1f2:	4603      	mov	r3, r0
 801b1f4:	e04a      	b.n	801b28c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b1f6:	2300      	movs	r3, #0
 801b1f8:	75fb      	strb	r3, [r7, #23]
 801b1fa:	e031      	b.n	801b260 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b1fc:	7dfa      	ldrb	r2, [r7, #23]
 801b1fe:	492c      	ldr	r1, [pc, #176]	; (801b2b0 <etharp_output+0x200>)
 801b200:	4613      	mov	r3, r2
 801b202:	005b      	lsls	r3, r3, #1
 801b204:	4413      	add	r3, r2
 801b206:	00db      	lsls	r3, r3, #3
 801b208:	440b      	add	r3, r1
 801b20a:	3314      	adds	r3, #20
 801b20c:	781b      	ldrb	r3, [r3, #0]
 801b20e:	2b01      	cmp	r3, #1
 801b210:	d923      	bls.n	801b25a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801b212:	7dfa      	ldrb	r2, [r7, #23]
 801b214:	4926      	ldr	r1, [pc, #152]	; (801b2b0 <etharp_output+0x200>)
 801b216:	4613      	mov	r3, r2
 801b218:	005b      	lsls	r3, r3, #1
 801b21a:	4413      	add	r3, r2
 801b21c:	00db      	lsls	r3, r3, #3
 801b21e:	440b      	add	r3, r1
 801b220:	3308      	adds	r3, #8
 801b222:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801b224:	68fa      	ldr	r2, [r7, #12]
 801b226:	429a      	cmp	r2, r3
 801b228:	d117      	bne.n	801b25a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801b22a:	69bb      	ldr	r3, [r7, #24]
 801b22c:	6819      	ldr	r1, [r3, #0]
 801b22e:	7dfa      	ldrb	r2, [r7, #23]
 801b230:	481f      	ldr	r0, [pc, #124]	; (801b2b0 <etharp_output+0x200>)
 801b232:	4613      	mov	r3, r2
 801b234:	005b      	lsls	r3, r3, #1
 801b236:	4413      	add	r3, r2
 801b238:	00db      	lsls	r3, r3, #3
 801b23a:	4403      	add	r3, r0
 801b23c:	3304      	adds	r3, #4
 801b23e:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801b240:	4299      	cmp	r1, r3
 801b242:	d10a      	bne.n	801b25a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801b244:	4a19      	ldr	r2, [pc, #100]	; (801b2ac <etharp_output+0x1fc>)
 801b246:	7dfb      	ldrb	r3, [r7, #23]
 801b248:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801b24a:	7dfb      	ldrb	r3, [r7, #23]
 801b24c:	461a      	mov	r2, r3
 801b24e:	68b9      	ldr	r1, [r7, #8]
 801b250:	68f8      	ldr	r0, [r7, #12]
 801b252:	f7ff fe93 	bl	801af7c <etharp_output_to_arp_index>
 801b256:	4603      	mov	r3, r0
 801b258:	e018      	b.n	801b28c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801b25a:	7dfb      	ldrb	r3, [r7, #23]
 801b25c:	3301      	adds	r3, #1
 801b25e:	75fb      	strb	r3, [r7, #23]
 801b260:	7dfb      	ldrb	r3, [r7, #23]
 801b262:	2b09      	cmp	r3, #9
 801b264:	d9ca      	bls.n	801b1fc <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801b266:	68ba      	ldr	r2, [r7, #8]
 801b268:	69b9      	ldr	r1, [r7, #24]
 801b26a:	68f8      	ldr	r0, [r7, #12]
 801b26c:	f000 f822 	bl	801b2b4 <etharp_query>
 801b270:	4603      	mov	r3, r0
 801b272:	e00b      	b.n	801b28c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801b274:	68fb      	ldr	r3, [r7, #12]
 801b276:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801b27a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b27e:	9300      	str	r3, [sp, #0]
 801b280:	69fb      	ldr	r3, [r7, #28]
 801b282:	68b9      	ldr	r1, [r7, #8]
 801b284:	68f8      	ldr	r0, [r7, #12]
 801b286:	f001 fd39 	bl	801ccfc <ethernet_output>
 801b28a:	4603      	mov	r3, r0
}
 801b28c:	4618      	mov	r0, r3
 801b28e:	3720      	adds	r7, #32
 801b290:	46bd      	mov	sp, r7
 801b292:	bd80      	pop	{r7, pc}
 801b294:	080205e0 	.word	0x080205e0
 801b298:	08020730 	.word	0x08020730
 801b29c:	08020658 	.word	0x08020658
 801b2a0:	08020780 	.word	0x08020780
 801b2a4:	08020720 	.word	0x08020720
 801b2a8:	08031910 	.word	0x08031910
 801b2ac:	20004654 	.word	0x20004654
 801b2b0:	20004564 	.word	0x20004564

0801b2b4 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801b2b4:	b580      	push	{r7, lr}
 801b2b6:	b08c      	sub	sp, #48	; 0x30
 801b2b8:	af02      	add	r7, sp, #8
 801b2ba:	60f8      	str	r0, [r7, #12]
 801b2bc:	60b9      	str	r1, [r7, #8]
 801b2be:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801b2c0:	68fb      	ldr	r3, [r7, #12]
 801b2c2:	3326      	adds	r3, #38	; 0x26
 801b2c4:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801b2c6:	23ff      	movs	r3, #255	; 0xff
 801b2c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801b2cc:	2300      	movs	r3, #0
 801b2ce:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b2d0:	68bb      	ldr	r3, [r7, #8]
 801b2d2:	681b      	ldr	r3, [r3, #0]
 801b2d4:	68f9      	ldr	r1, [r7, #12]
 801b2d6:	4618      	mov	r0, r3
 801b2d8:	f000 fe0c 	bl	801bef4 <ip4_addr_isbroadcast_u32>
 801b2dc:	4603      	mov	r3, r0
 801b2de:	2b00      	cmp	r3, #0
 801b2e0:	d10c      	bne.n	801b2fc <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b2e2:	68bb      	ldr	r3, [r7, #8]
 801b2e4:	681b      	ldr	r3, [r3, #0]
 801b2e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801b2ea:	2be0      	cmp	r3, #224	; 0xe0
 801b2ec:	d006      	beq.n	801b2fc <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801b2ee:	68bb      	ldr	r3, [r7, #8]
 801b2f0:	2b00      	cmp	r3, #0
 801b2f2:	d003      	beq.n	801b2fc <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801b2f4:	68bb      	ldr	r3, [r7, #8]
 801b2f6:	681b      	ldr	r3, [r3, #0]
 801b2f8:	2b00      	cmp	r3, #0
 801b2fa:	d102      	bne.n	801b302 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801b2fc:	f06f 030f 	mvn.w	r3, #15
 801b300:	e102      	b.n	801b508 <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801b302:	68fa      	ldr	r2, [r7, #12]
 801b304:	2101      	movs	r1, #1
 801b306:	68b8      	ldr	r0, [r7, #8]
 801b308:	f7ff fb60 	bl	801a9cc <etharp_find_entry>
 801b30c:	4603      	mov	r3, r0
 801b30e:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801b310:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801b314:	2b00      	cmp	r3, #0
 801b316:	da02      	bge.n	801b31e <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801b318:	8a7b      	ldrh	r3, [r7, #18]
 801b31a:	b25b      	sxtb	r3, r3
 801b31c:	e0f4      	b.n	801b508 <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801b31e:	8a7b      	ldrh	r3, [r7, #18]
 801b320:	2b7e      	cmp	r3, #126	; 0x7e
 801b322:	d906      	bls.n	801b332 <etharp_query+0x7e>
 801b324:	4b7a      	ldr	r3, [pc, #488]	; (801b510 <etharp_query+0x25c>)
 801b326:	f240 32c1 	movw	r2, #961	; 0x3c1
 801b32a:	497a      	ldr	r1, [pc, #488]	; (801b514 <etharp_query+0x260>)
 801b32c:	487a      	ldr	r0, [pc, #488]	; (801b518 <etharp_query+0x264>)
 801b32e:	f001 fe89 	bl	801d044 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801b332:	8a7b      	ldrh	r3, [r7, #18]
 801b334:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801b336:	7c7a      	ldrb	r2, [r7, #17]
 801b338:	4978      	ldr	r1, [pc, #480]	; (801b51c <etharp_query+0x268>)
 801b33a:	4613      	mov	r3, r2
 801b33c:	005b      	lsls	r3, r3, #1
 801b33e:	4413      	add	r3, r2
 801b340:	00db      	lsls	r3, r3, #3
 801b342:	440b      	add	r3, r1
 801b344:	3314      	adds	r3, #20
 801b346:	781b      	ldrb	r3, [r3, #0]
 801b348:	2b00      	cmp	r3, #0
 801b34a:	d115      	bne.n	801b378 <etharp_query+0xc4>
    is_new_entry = 1;
 801b34c:	2301      	movs	r3, #1
 801b34e:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801b350:	7c7a      	ldrb	r2, [r7, #17]
 801b352:	4972      	ldr	r1, [pc, #456]	; (801b51c <etharp_query+0x268>)
 801b354:	4613      	mov	r3, r2
 801b356:	005b      	lsls	r3, r3, #1
 801b358:	4413      	add	r3, r2
 801b35a:	00db      	lsls	r3, r3, #3
 801b35c:	440b      	add	r3, r1
 801b35e:	3314      	adds	r3, #20
 801b360:	2201      	movs	r2, #1
 801b362:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801b364:	7c7a      	ldrb	r2, [r7, #17]
 801b366:	496d      	ldr	r1, [pc, #436]	; (801b51c <etharp_query+0x268>)
 801b368:	4613      	mov	r3, r2
 801b36a:	005b      	lsls	r3, r3, #1
 801b36c:	4413      	add	r3, r2
 801b36e:	00db      	lsls	r3, r3, #3
 801b370:	440b      	add	r3, r1
 801b372:	3308      	adds	r3, #8
 801b374:	68fa      	ldr	r2, [r7, #12]
 801b376:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801b378:	7c7a      	ldrb	r2, [r7, #17]
 801b37a:	4968      	ldr	r1, [pc, #416]	; (801b51c <etharp_query+0x268>)
 801b37c:	4613      	mov	r3, r2
 801b37e:	005b      	lsls	r3, r3, #1
 801b380:	4413      	add	r3, r2
 801b382:	00db      	lsls	r3, r3, #3
 801b384:	440b      	add	r3, r1
 801b386:	3314      	adds	r3, #20
 801b388:	781b      	ldrb	r3, [r3, #0]
 801b38a:	2b01      	cmp	r3, #1
 801b38c:	d011      	beq.n	801b3b2 <etharp_query+0xfe>
 801b38e:	7c7a      	ldrb	r2, [r7, #17]
 801b390:	4962      	ldr	r1, [pc, #392]	; (801b51c <etharp_query+0x268>)
 801b392:	4613      	mov	r3, r2
 801b394:	005b      	lsls	r3, r3, #1
 801b396:	4413      	add	r3, r2
 801b398:	00db      	lsls	r3, r3, #3
 801b39a:	440b      	add	r3, r1
 801b39c:	3314      	adds	r3, #20
 801b39e:	781b      	ldrb	r3, [r3, #0]
 801b3a0:	2b01      	cmp	r3, #1
 801b3a2:	d806      	bhi.n	801b3b2 <etharp_query+0xfe>
 801b3a4:	4b5a      	ldr	r3, [pc, #360]	; (801b510 <etharp_query+0x25c>)
 801b3a6:	f240 32cf 	movw	r2, #975	; 0x3cf
 801b3aa:	495d      	ldr	r1, [pc, #372]	; (801b520 <etharp_query+0x26c>)
 801b3ac:	485a      	ldr	r0, [pc, #360]	; (801b518 <etharp_query+0x264>)
 801b3ae:	f001 fe49 	bl	801d044 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801b3b2:	6a3b      	ldr	r3, [r7, #32]
 801b3b4:	2b00      	cmp	r3, #0
 801b3b6:	d102      	bne.n	801b3be <etharp_query+0x10a>
 801b3b8:	687b      	ldr	r3, [r7, #4]
 801b3ba:	2b00      	cmp	r3, #0
 801b3bc:	d10c      	bne.n	801b3d8 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801b3be:	68b9      	ldr	r1, [r7, #8]
 801b3c0:	68f8      	ldr	r0, [r7, #12]
 801b3c2:	f000 f963 	bl	801b68c <etharp_request>
 801b3c6:	4603      	mov	r3, r0
 801b3c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801b3cc:	687b      	ldr	r3, [r7, #4]
 801b3ce:	2b00      	cmp	r3, #0
 801b3d0:	d102      	bne.n	801b3d8 <etharp_query+0x124>
      return result;
 801b3d2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801b3d6:	e097      	b.n	801b508 <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801b3d8:	687b      	ldr	r3, [r7, #4]
 801b3da:	2b00      	cmp	r3, #0
 801b3dc:	d106      	bne.n	801b3ec <etharp_query+0x138>
 801b3de:	4b4c      	ldr	r3, [pc, #304]	; (801b510 <etharp_query+0x25c>)
 801b3e0:	f240 32e1 	movw	r2, #993	; 0x3e1
 801b3e4:	494f      	ldr	r1, [pc, #316]	; (801b524 <etharp_query+0x270>)
 801b3e6:	484c      	ldr	r0, [pc, #304]	; (801b518 <etharp_query+0x264>)
 801b3e8:	f001 fe2c 	bl	801d044 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801b3ec:	7c7a      	ldrb	r2, [r7, #17]
 801b3ee:	494b      	ldr	r1, [pc, #300]	; (801b51c <etharp_query+0x268>)
 801b3f0:	4613      	mov	r3, r2
 801b3f2:	005b      	lsls	r3, r3, #1
 801b3f4:	4413      	add	r3, r2
 801b3f6:	00db      	lsls	r3, r3, #3
 801b3f8:	440b      	add	r3, r1
 801b3fa:	3314      	adds	r3, #20
 801b3fc:	781b      	ldrb	r3, [r3, #0]
 801b3fe:	2b01      	cmp	r3, #1
 801b400:	d918      	bls.n	801b434 <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801b402:	4a49      	ldr	r2, [pc, #292]	; (801b528 <etharp_query+0x274>)
 801b404:	7c7b      	ldrb	r3, [r7, #17]
 801b406:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801b408:	7c7a      	ldrb	r2, [r7, #17]
 801b40a:	4613      	mov	r3, r2
 801b40c:	005b      	lsls	r3, r3, #1
 801b40e:	4413      	add	r3, r2
 801b410:	00db      	lsls	r3, r3, #3
 801b412:	3308      	adds	r3, #8
 801b414:	4a41      	ldr	r2, [pc, #260]	; (801b51c <etharp_query+0x268>)
 801b416:	4413      	add	r3, r2
 801b418:	1d1a      	adds	r2, r3, #4
 801b41a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801b41e:	9300      	str	r3, [sp, #0]
 801b420:	4613      	mov	r3, r2
 801b422:	697a      	ldr	r2, [r7, #20]
 801b424:	6879      	ldr	r1, [r7, #4]
 801b426:	68f8      	ldr	r0, [r7, #12]
 801b428:	f001 fc68 	bl	801ccfc <ethernet_output>
 801b42c:	4603      	mov	r3, r0
 801b42e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801b432:	e067      	b.n	801b504 <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801b434:	7c7a      	ldrb	r2, [r7, #17]
 801b436:	4939      	ldr	r1, [pc, #228]	; (801b51c <etharp_query+0x268>)
 801b438:	4613      	mov	r3, r2
 801b43a:	005b      	lsls	r3, r3, #1
 801b43c:	4413      	add	r3, r2
 801b43e:	00db      	lsls	r3, r3, #3
 801b440:	440b      	add	r3, r1
 801b442:	3314      	adds	r3, #20
 801b444:	781b      	ldrb	r3, [r3, #0]
 801b446:	2b01      	cmp	r3, #1
 801b448:	d15c      	bne.n	801b504 <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801b44a:	2300      	movs	r3, #0
 801b44c:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801b44e:	687b      	ldr	r3, [r7, #4]
 801b450:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b452:	e01c      	b.n	801b48e <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801b454:	69fb      	ldr	r3, [r7, #28]
 801b456:	895a      	ldrh	r2, [r3, #10]
 801b458:	69fb      	ldr	r3, [r7, #28]
 801b45a:	891b      	ldrh	r3, [r3, #8]
 801b45c:	429a      	cmp	r2, r3
 801b45e:	d10a      	bne.n	801b476 <etharp_query+0x1c2>
 801b460:	69fb      	ldr	r3, [r7, #28]
 801b462:	681b      	ldr	r3, [r3, #0]
 801b464:	2b00      	cmp	r3, #0
 801b466:	d006      	beq.n	801b476 <etharp_query+0x1c2>
 801b468:	4b29      	ldr	r3, [pc, #164]	; (801b510 <etharp_query+0x25c>)
 801b46a:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801b46e:	492f      	ldr	r1, [pc, #188]	; (801b52c <etharp_query+0x278>)
 801b470:	4829      	ldr	r0, [pc, #164]	; (801b518 <etharp_query+0x264>)
 801b472:	f001 fde7 	bl	801d044 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801b476:	69fb      	ldr	r3, [r7, #28]
 801b478:	7b1b      	ldrb	r3, [r3, #12]
 801b47a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801b47e:	2b00      	cmp	r3, #0
 801b480:	d002      	beq.n	801b488 <etharp_query+0x1d4>
        copy_needed = 1;
 801b482:	2301      	movs	r3, #1
 801b484:	61bb      	str	r3, [r7, #24]
        break;
 801b486:	e005      	b.n	801b494 <etharp_query+0x1e0>
      }
      p = p->next;
 801b488:	69fb      	ldr	r3, [r7, #28]
 801b48a:	681b      	ldr	r3, [r3, #0]
 801b48c:	61fb      	str	r3, [r7, #28]
    while (p) {
 801b48e:	69fb      	ldr	r3, [r7, #28]
 801b490:	2b00      	cmp	r3, #0
 801b492:	d1df      	bne.n	801b454 <etharp_query+0x1a0>
    }
    if (copy_needed) {
 801b494:	69bb      	ldr	r3, [r7, #24]
 801b496:	2b00      	cmp	r3, #0
 801b498:	d007      	beq.n	801b4aa <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801b49a:	687a      	ldr	r2, [r7, #4]
 801b49c:	f44f 7120 	mov.w	r1, #640	; 0x280
 801b4a0:	200e      	movs	r0, #14
 801b4a2:	f7f8 fdf1 	bl	8014088 <pbuf_clone>
 801b4a6:	61f8      	str	r0, [r7, #28]
 801b4a8:	e004      	b.n	801b4b4 <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801b4aa:	687b      	ldr	r3, [r7, #4]
 801b4ac:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801b4ae:	69f8      	ldr	r0, [r7, #28]
 801b4b0:	f7f8 fc18 	bl	8013ce4 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801b4b4:	69fb      	ldr	r3, [r7, #28]
 801b4b6:	2b00      	cmp	r3, #0
 801b4b8:	d021      	beq.n	801b4fe <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801b4ba:	7c7a      	ldrb	r2, [r7, #17]
 801b4bc:	4917      	ldr	r1, [pc, #92]	; (801b51c <etharp_query+0x268>)
 801b4be:	4613      	mov	r3, r2
 801b4c0:	005b      	lsls	r3, r3, #1
 801b4c2:	4413      	add	r3, r2
 801b4c4:	00db      	lsls	r3, r3, #3
 801b4c6:	440b      	add	r3, r1
 801b4c8:	681b      	ldr	r3, [r3, #0]
 801b4ca:	2b00      	cmp	r3, #0
 801b4cc:	d00a      	beq.n	801b4e4 <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801b4ce:	7c7a      	ldrb	r2, [r7, #17]
 801b4d0:	4912      	ldr	r1, [pc, #72]	; (801b51c <etharp_query+0x268>)
 801b4d2:	4613      	mov	r3, r2
 801b4d4:	005b      	lsls	r3, r3, #1
 801b4d6:	4413      	add	r3, r2
 801b4d8:	00db      	lsls	r3, r3, #3
 801b4da:	440b      	add	r3, r1
 801b4dc:	681b      	ldr	r3, [r3, #0]
 801b4de:	4618      	mov	r0, r3
 801b4e0:	f7f8 fb5a 	bl	8013b98 <pbuf_free>
      }
      arp_table[i].q = p;
 801b4e4:	7c7a      	ldrb	r2, [r7, #17]
 801b4e6:	490d      	ldr	r1, [pc, #52]	; (801b51c <etharp_query+0x268>)
 801b4e8:	4613      	mov	r3, r2
 801b4ea:	005b      	lsls	r3, r3, #1
 801b4ec:	4413      	add	r3, r2
 801b4ee:	00db      	lsls	r3, r3, #3
 801b4f0:	440b      	add	r3, r1
 801b4f2:	69fa      	ldr	r2, [r7, #28]
 801b4f4:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801b4f6:	2300      	movs	r3, #0
 801b4f8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801b4fc:	e002      	b.n	801b504 <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801b4fe:	23ff      	movs	r3, #255	; 0xff
 801b500:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801b504:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801b508:	4618      	mov	r0, r3
 801b50a:	3728      	adds	r7, #40	; 0x28
 801b50c:	46bd      	mov	sp, r7
 801b50e:	bd80      	pop	{r7, pc}
 801b510:	080205e0 	.word	0x080205e0
 801b514:	0802078c 	.word	0x0802078c
 801b518:	08020658 	.word	0x08020658
 801b51c:	20004564 	.word	0x20004564
 801b520:	0802079c 	.word	0x0802079c
 801b524:	08020780 	.word	0x08020780
 801b528:	20004654 	.word	0x20004654
 801b52c:	080207c4 	.word	0x080207c4

0801b530 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801b530:	b580      	push	{r7, lr}
 801b532:	b08a      	sub	sp, #40	; 0x28
 801b534:	af02      	add	r7, sp, #8
 801b536:	60f8      	str	r0, [r7, #12]
 801b538:	60b9      	str	r1, [r7, #8]
 801b53a:	607a      	str	r2, [r7, #4]
 801b53c:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801b53e:	2300      	movs	r3, #0
 801b540:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801b542:	68fb      	ldr	r3, [r7, #12]
 801b544:	2b00      	cmp	r3, #0
 801b546:	d106      	bne.n	801b556 <etharp_raw+0x26>
 801b548:	4b3a      	ldr	r3, [pc, #232]	; (801b634 <etharp_raw+0x104>)
 801b54a:	f240 4257 	movw	r2, #1111	; 0x457
 801b54e:	493a      	ldr	r1, [pc, #232]	; (801b638 <etharp_raw+0x108>)
 801b550:	483a      	ldr	r0, [pc, #232]	; (801b63c <etharp_raw+0x10c>)
 801b552:	f001 fd77 	bl	801d044 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801b556:	f44f 7220 	mov.w	r2, #640	; 0x280
 801b55a:	211c      	movs	r1, #28
 801b55c:	200e      	movs	r0, #14
 801b55e:	f7f8 f83b 	bl	80135d8 <pbuf_alloc>
 801b562:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801b564:	69bb      	ldr	r3, [r7, #24]
 801b566:	2b00      	cmp	r3, #0
 801b568:	d102      	bne.n	801b570 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801b56a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801b56e:	e05d      	b.n	801b62c <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801b570:	69bb      	ldr	r3, [r7, #24]
 801b572:	895b      	ldrh	r3, [r3, #10]
 801b574:	2b1b      	cmp	r3, #27
 801b576:	d806      	bhi.n	801b586 <etharp_raw+0x56>
 801b578:	4b2e      	ldr	r3, [pc, #184]	; (801b634 <etharp_raw+0x104>)
 801b57a:	f240 4263 	movw	r2, #1123	; 0x463
 801b57e:	4930      	ldr	r1, [pc, #192]	; (801b640 <etharp_raw+0x110>)
 801b580:	482e      	ldr	r0, [pc, #184]	; (801b63c <etharp_raw+0x10c>)
 801b582:	f001 fd5f 	bl	801d044 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801b586:	69bb      	ldr	r3, [r7, #24]
 801b588:	685b      	ldr	r3, [r3, #4]
 801b58a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801b58c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801b58e:	4618      	mov	r0, r3
 801b590:	f7f6 ff24 	bl	80123dc <lwip_htons>
 801b594:	4603      	mov	r3, r0
 801b596:	461a      	mov	r2, r3
 801b598:	697b      	ldr	r3, [r7, #20]
 801b59a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801b59c:	68fb      	ldr	r3, [r7, #12]
 801b59e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801b5a2:	2b06      	cmp	r3, #6
 801b5a4:	d006      	beq.n	801b5b4 <etharp_raw+0x84>
 801b5a6:	4b23      	ldr	r3, [pc, #140]	; (801b634 <etharp_raw+0x104>)
 801b5a8:	f240 426a 	movw	r2, #1130	; 0x46a
 801b5ac:	4925      	ldr	r1, [pc, #148]	; (801b644 <etharp_raw+0x114>)
 801b5ae:	4823      	ldr	r0, [pc, #140]	; (801b63c <etharp_raw+0x10c>)
 801b5b0:	f001 fd48 	bl	801d044 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801b5b4:	697b      	ldr	r3, [r7, #20]
 801b5b6:	3308      	adds	r3, #8
 801b5b8:	2206      	movs	r2, #6
 801b5ba:	6839      	ldr	r1, [r7, #0]
 801b5bc:	4618      	mov	r0, r3
 801b5be:	f001 fd2e 	bl	801d01e <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801b5c2:	697b      	ldr	r3, [r7, #20]
 801b5c4:	3312      	adds	r3, #18
 801b5c6:	2206      	movs	r2, #6
 801b5c8:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801b5ca:	4618      	mov	r0, r3
 801b5cc:	f001 fd27 	bl	801d01e <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801b5d0:	697b      	ldr	r3, [r7, #20]
 801b5d2:	330e      	adds	r3, #14
 801b5d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b5d6:	6812      	ldr	r2, [r2, #0]
 801b5d8:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801b5da:	697b      	ldr	r3, [r7, #20]
 801b5dc:	3318      	adds	r3, #24
 801b5de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801b5e0:	6812      	ldr	r2, [r2, #0]
 801b5e2:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801b5e4:	697b      	ldr	r3, [r7, #20]
 801b5e6:	2200      	movs	r2, #0
 801b5e8:	701a      	strb	r2, [r3, #0]
 801b5ea:	2200      	movs	r2, #0
 801b5ec:	f042 0201 	orr.w	r2, r2, #1
 801b5f0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801b5f2:	697b      	ldr	r3, [r7, #20]
 801b5f4:	2200      	movs	r2, #0
 801b5f6:	f042 0208 	orr.w	r2, r2, #8
 801b5fa:	709a      	strb	r2, [r3, #2]
 801b5fc:	2200      	movs	r2, #0
 801b5fe:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801b600:	697b      	ldr	r3, [r7, #20]
 801b602:	2206      	movs	r2, #6
 801b604:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801b606:	697b      	ldr	r3, [r7, #20]
 801b608:	2204      	movs	r2, #4
 801b60a:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801b60c:	f640 0306 	movw	r3, #2054	; 0x806
 801b610:	9300      	str	r3, [sp, #0]
 801b612:	687b      	ldr	r3, [r7, #4]
 801b614:	68ba      	ldr	r2, [r7, #8]
 801b616:	69b9      	ldr	r1, [r7, #24]
 801b618:	68f8      	ldr	r0, [r7, #12]
 801b61a:	f001 fb6f 	bl	801ccfc <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801b61e:	69b8      	ldr	r0, [r7, #24]
 801b620:	f7f8 faba 	bl	8013b98 <pbuf_free>
  p = NULL;
 801b624:	2300      	movs	r3, #0
 801b626:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801b628:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801b62c:	4618      	mov	r0, r3
 801b62e:	3720      	adds	r7, #32
 801b630:	46bd      	mov	sp, r7
 801b632:	bd80      	pop	{r7, pc}
 801b634:	080205e0 	.word	0x080205e0
 801b638:	08020730 	.word	0x08020730
 801b63c:	08020658 	.word	0x08020658
 801b640:	080207e0 	.word	0x080207e0
 801b644:	08020814 	.word	0x08020814

0801b648 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801b648:	b580      	push	{r7, lr}
 801b64a:	b088      	sub	sp, #32
 801b64c:	af04      	add	r7, sp, #16
 801b64e:	60f8      	str	r0, [r7, #12]
 801b650:	60b9      	str	r1, [r7, #8]
 801b652:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b654:	68fb      	ldr	r3, [r7, #12]
 801b656:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801b65a:	68fb      	ldr	r3, [r7, #12]
 801b65c:	f103 0026 	add.w	r0, r3, #38	; 0x26
 801b660:	68fb      	ldr	r3, [r7, #12]
 801b662:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801b664:	2201      	movs	r2, #1
 801b666:	9203      	str	r2, [sp, #12]
 801b668:	68ba      	ldr	r2, [r7, #8]
 801b66a:	9202      	str	r2, [sp, #8]
 801b66c:	4a06      	ldr	r2, [pc, #24]	; (801b688 <etharp_request_dst+0x40>)
 801b66e:	9201      	str	r2, [sp, #4]
 801b670:	9300      	str	r3, [sp, #0]
 801b672:	4603      	mov	r3, r0
 801b674:	687a      	ldr	r2, [r7, #4]
 801b676:	68f8      	ldr	r0, [r7, #12]
 801b678:	f7ff ff5a 	bl	801b530 <etharp_raw>
 801b67c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801b67e:	4618      	mov	r0, r3
 801b680:	3710      	adds	r7, #16
 801b682:	46bd      	mov	sp, r7
 801b684:	bd80      	pop	{r7, pc}
 801b686:	bf00      	nop
 801b688:	08031918 	.word	0x08031918

0801b68c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801b68c:	b580      	push	{r7, lr}
 801b68e:	b082      	sub	sp, #8
 801b690:	af00      	add	r7, sp, #0
 801b692:	6078      	str	r0, [r7, #4]
 801b694:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801b696:	4a05      	ldr	r2, [pc, #20]	; (801b6ac <etharp_request+0x20>)
 801b698:	6839      	ldr	r1, [r7, #0]
 801b69a:	6878      	ldr	r0, [r7, #4]
 801b69c:	f7ff ffd4 	bl	801b648 <etharp_request_dst>
 801b6a0:	4603      	mov	r3, r0
}
 801b6a2:	4618      	mov	r0, r3
 801b6a4:	3708      	adds	r7, #8
 801b6a6:	46bd      	mov	sp, r7
 801b6a8:	bd80      	pop	{r7, pc}
 801b6aa:	bf00      	nop
 801b6ac:	08031910 	.word	0x08031910

0801b6b0 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801b6b0:	b580      	push	{r7, lr}
 801b6b2:	b08e      	sub	sp, #56	; 0x38
 801b6b4:	af04      	add	r7, sp, #16
 801b6b6:	6078      	str	r0, [r7, #4]
 801b6b8:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801b6ba:	4b79      	ldr	r3, [pc, #484]	; (801b8a0 <icmp_input+0x1f0>)
 801b6bc:	689b      	ldr	r3, [r3, #8]
 801b6be:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801b6c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6c2:	781b      	ldrb	r3, [r3, #0]
 801b6c4:	f003 030f 	and.w	r3, r3, #15
 801b6c8:	b2db      	uxtb	r3, r3
 801b6ca:	009b      	lsls	r3, r3, #2
 801b6cc:	b2db      	uxtb	r3, r3
 801b6ce:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801b6d0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b6d2:	2b13      	cmp	r3, #19
 801b6d4:	f240 80cd 	bls.w	801b872 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801b6d8:	687b      	ldr	r3, [r7, #4]
 801b6da:	895b      	ldrh	r3, [r3, #10]
 801b6dc:	2b03      	cmp	r3, #3
 801b6de:	f240 80ca 	bls.w	801b876 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801b6e2:	687b      	ldr	r3, [r7, #4]
 801b6e4:	685b      	ldr	r3, [r3, #4]
 801b6e6:	781b      	ldrb	r3, [r3, #0]
 801b6e8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801b6ec:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801b6f0:	2b00      	cmp	r3, #0
 801b6f2:	f000 80b7 	beq.w	801b864 <icmp_input+0x1b4>
 801b6f6:	2b08      	cmp	r3, #8
 801b6f8:	f040 80b7 	bne.w	801b86a <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801b6fc:	4b69      	ldr	r3, [pc, #420]	; (801b8a4 <icmp_input+0x1f4>)
 801b6fe:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801b700:	4b67      	ldr	r3, [pc, #412]	; (801b8a0 <icmp_input+0x1f0>)
 801b702:	695b      	ldr	r3, [r3, #20]
 801b704:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801b708:	2be0      	cmp	r3, #224	; 0xe0
 801b70a:	f000 80bb 	beq.w	801b884 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801b70e:	4b64      	ldr	r3, [pc, #400]	; (801b8a0 <icmp_input+0x1f0>)
 801b710:	695a      	ldr	r2, [r3, #20]
 801b712:	4b63      	ldr	r3, [pc, #396]	; (801b8a0 <icmp_input+0x1f0>)
 801b714:	681b      	ldr	r3, [r3, #0]
 801b716:	4619      	mov	r1, r3
 801b718:	4610      	mov	r0, r2
 801b71a:	f000 fbeb 	bl	801bef4 <ip4_addr_isbroadcast_u32>
 801b71e:	4603      	mov	r3, r0
 801b720:	2b00      	cmp	r3, #0
 801b722:	f040 80b1 	bne.w	801b888 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801b726:	687b      	ldr	r3, [r7, #4]
 801b728:	891b      	ldrh	r3, [r3, #8]
 801b72a:	2b07      	cmp	r3, #7
 801b72c:	f240 80a5 	bls.w	801b87a <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b730:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b732:	330e      	adds	r3, #14
 801b734:	4619      	mov	r1, r3
 801b736:	6878      	ldr	r0, [r7, #4]
 801b738:	f7f8 f998 	bl	8013a6c <pbuf_add_header>
 801b73c:	4603      	mov	r3, r0
 801b73e:	2b00      	cmp	r3, #0
 801b740:	d04b      	beq.n	801b7da <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801b742:	687b      	ldr	r3, [r7, #4]
 801b744:	891a      	ldrh	r2, [r3, #8]
 801b746:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b748:	4413      	add	r3, r2
 801b74a:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801b74c:	687b      	ldr	r3, [r7, #4]
 801b74e:	891b      	ldrh	r3, [r3, #8]
 801b750:	8b7a      	ldrh	r2, [r7, #26]
 801b752:	429a      	cmp	r2, r3
 801b754:	f0c0 809a 	bcc.w	801b88c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801b758:	8b7b      	ldrh	r3, [r7, #26]
 801b75a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801b75e:	4619      	mov	r1, r3
 801b760:	200e      	movs	r0, #14
 801b762:	f7f7 ff39 	bl	80135d8 <pbuf_alloc>
 801b766:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801b768:	697b      	ldr	r3, [r7, #20]
 801b76a:	2b00      	cmp	r3, #0
 801b76c:	f000 8090 	beq.w	801b890 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801b770:	697b      	ldr	r3, [r7, #20]
 801b772:	895b      	ldrh	r3, [r3, #10]
 801b774:	461a      	mov	r2, r3
 801b776:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b778:	3308      	adds	r3, #8
 801b77a:	429a      	cmp	r2, r3
 801b77c:	d203      	bcs.n	801b786 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801b77e:	6978      	ldr	r0, [r7, #20]
 801b780:	f7f8 fa0a 	bl	8013b98 <pbuf_free>
          goto icmperr;
 801b784:	e085      	b.n	801b892 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801b786:	697b      	ldr	r3, [r7, #20]
 801b788:	685b      	ldr	r3, [r3, #4]
 801b78a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801b78c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801b78e:	4618      	mov	r0, r3
 801b790:	f001 fc45 	bl	801d01e <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801b794:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b796:	4619      	mov	r1, r3
 801b798:	6978      	ldr	r0, [r7, #20]
 801b79a:	f7f8 f977 	bl	8013a8c <pbuf_remove_header>
 801b79e:	4603      	mov	r3, r0
 801b7a0:	2b00      	cmp	r3, #0
 801b7a2:	d009      	beq.n	801b7b8 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801b7a4:	4b40      	ldr	r3, [pc, #256]	; (801b8a8 <icmp_input+0x1f8>)
 801b7a6:	22b6      	movs	r2, #182	; 0xb6
 801b7a8:	4940      	ldr	r1, [pc, #256]	; (801b8ac <icmp_input+0x1fc>)
 801b7aa:	4841      	ldr	r0, [pc, #260]	; (801b8b0 <icmp_input+0x200>)
 801b7ac:	f001 fc4a 	bl	801d044 <iprintf>
          pbuf_free(r);
 801b7b0:	6978      	ldr	r0, [r7, #20]
 801b7b2:	f7f8 f9f1 	bl	8013b98 <pbuf_free>
          goto icmperr;
 801b7b6:	e06c      	b.n	801b892 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801b7b8:	6879      	ldr	r1, [r7, #4]
 801b7ba:	6978      	ldr	r0, [r7, #20]
 801b7bc:	f7f8 fb20 	bl	8013e00 <pbuf_copy>
 801b7c0:	4603      	mov	r3, r0
 801b7c2:	2b00      	cmp	r3, #0
 801b7c4:	d003      	beq.n	801b7ce <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801b7c6:	6978      	ldr	r0, [r7, #20]
 801b7c8:	f7f8 f9e6 	bl	8013b98 <pbuf_free>
          goto icmperr;
 801b7cc:	e061      	b.n	801b892 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801b7ce:	6878      	ldr	r0, [r7, #4]
 801b7d0:	f7f8 f9e2 	bl	8013b98 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801b7d4:	697b      	ldr	r3, [r7, #20]
 801b7d6:	607b      	str	r3, [r7, #4]
 801b7d8:	e00f      	b.n	801b7fa <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801b7da:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b7dc:	330e      	adds	r3, #14
 801b7de:	4619      	mov	r1, r3
 801b7e0:	6878      	ldr	r0, [r7, #4]
 801b7e2:	f7f8 f953 	bl	8013a8c <pbuf_remove_header>
 801b7e6:	4603      	mov	r3, r0
 801b7e8:	2b00      	cmp	r3, #0
 801b7ea:	d006      	beq.n	801b7fa <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801b7ec:	4b2e      	ldr	r3, [pc, #184]	; (801b8a8 <icmp_input+0x1f8>)
 801b7ee:	22c7      	movs	r2, #199	; 0xc7
 801b7f0:	4930      	ldr	r1, [pc, #192]	; (801b8b4 <icmp_input+0x204>)
 801b7f2:	482f      	ldr	r0, [pc, #188]	; (801b8b0 <icmp_input+0x200>)
 801b7f4:	f001 fc26 	bl	801d044 <iprintf>
          goto icmperr;
 801b7f8:	e04b      	b.n	801b892 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801b7fa:	687b      	ldr	r3, [r7, #4]
 801b7fc:	685b      	ldr	r3, [r3, #4]
 801b7fe:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801b800:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801b802:	4619      	mov	r1, r3
 801b804:	6878      	ldr	r0, [r7, #4]
 801b806:	f7f8 f931 	bl	8013a6c <pbuf_add_header>
 801b80a:	4603      	mov	r3, r0
 801b80c:	2b00      	cmp	r3, #0
 801b80e:	d12b      	bne.n	801b868 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801b810:	687b      	ldr	r3, [r7, #4]
 801b812:	685b      	ldr	r3, [r3, #4]
 801b814:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801b816:	69fb      	ldr	r3, [r7, #28]
 801b818:	681a      	ldr	r2, [r3, #0]
 801b81a:	68fb      	ldr	r3, [r7, #12]
 801b81c:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801b81e:	4b20      	ldr	r3, [pc, #128]	; (801b8a0 <icmp_input+0x1f0>)
 801b820:	691a      	ldr	r2, [r3, #16]
 801b822:	68fb      	ldr	r3, [r7, #12]
 801b824:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801b826:	693b      	ldr	r3, [r7, #16]
 801b828:	2200      	movs	r2, #0
 801b82a:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801b82c:	693b      	ldr	r3, [r7, #16]
 801b82e:	2200      	movs	r2, #0
 801b830:	709a      	strb	r2, [r3, #2]
 801b832:	2200      	movs	r2, #0
 801b834:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801b836:	68fb      	ldr	r3, [r7, #12]
 801b838:	22ff      	movs	r2, #255	; 0xff
 801b83a:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801b83c:	68fb      	ldr	r3, [r7, #12]
 801b83e:	2200      	movs	r2, #0
 801b840:	729a      	strb	r2, [r3, #10]
 801b842:	2200      	movs	r2, #0
 801b844:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801b846:	683b      	ldr	r3, [r7, #0]
 801b848:	9302      	str	r3, [sp, #8]
 801b84a:	2301      	movs	r3, #1
 801b84c:	9301      	str	r3, [sp, #4]
 801b84e:	2300      	movs	r3, #0
 801b850:	9300      	str	r3, [sp, #0]
 801b852:	23ff      	movs	r3, #255	; 0xff
 801b854:	2200      	movs	r2, #0
 801b856:	69f9      	ldr	r1, [r7, #28]
 801b858:	6878      	ldr	r0, [r7, #4]
 801b85a:	f000 fa73 	bl	801bd44 <ip4_output_if>
 801b85e:	4603      	mov	r3, r0
 801b860:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801b862:	e001      	b.n	801b868 <icmp_input+0x1b8>
      break;
 801b864:	bf00      	nop
 801b866:	e000      	b.n	801b86a <icmp_input+0x1ba>
      break;
 801b868:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801b86a:	6878      	ldr	r0, [r7, #4]
 801b86c:	f7f8 f994 	bl	8013b98 <pbuf_free>
  return;
 801b870:	e013      	b.n	801b89a <icmp_input+0x1ea>
    goto lenerr;
 801b872:	bf00      	nop
 801b874:	e002      	b.n	801b87c <icmp_input+0x1cc>
    goto lenerr;
 801b876:	bf00      	nop
 801b878:	e000      	b.n	801b87c <icmp_input+0x1cc>
        goto lenerr;
 801b87a:	bf00      	nop
lenerr:
  pbuf_free(p);
 801b87c:	6878      	ldr	r0, [r7, #4]
 801b87e:	f7f8 f98b 	bl	8013b98 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801b882:	e00a      	b.n	801b89a <icmp_input+0x1ea>
        goto icmperr;
 801b884:	bf00      	nop
 801b886:	e004      	b.n	801b892 <icmp_input+0x1e2>
        goto icmperr;
 801b888:	bf00      	nop
 801b88a:	e002      	b.n	801b892 <icmp_input+0x1e2>
          goto icmperr;
 801b88c:	bf00      	nop
 801b88e:	e000      	b.n	801b892 <icmp_input+0x1e2>
          goto icmperr;
 801b890:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801b892:	6878      	ldr	r0, [r7, #4]
 801b894:	f7f8 f980 	bl	8013b98 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801b898:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801b89a:	3728      	adds	r7, #40	; 0x28
 801b89c:	46bd      	mov	sp, r7
 801b89e:	bd80      	pop	{r7, pc}
 801b8a0:	20007ca8 	.word	0x20007ca8
 801b8a4:	20007cbc 	.word	0x20007cbc
 801b8a8:	08020858 	.word	0x08020858
 801b8ac:	08020890 	.word	0x08020890
 801b8b0:	080208c8 	.word	0x080208c8
 801b8b4:	080208f0 	.word	0x080208f0

0801b8b8 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801b8b8:	b580      	push	{r7, lr}
 801b8ba:	b082      	sub	sp, #8
 801b8bc:	af00      	add	r7, sp, #0
 801b8be:	6078      	str	r0, [r7, #4]
 801b8c0:	460b      	mov	r3, r1
 801b8c2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801b8c4:	78fb      	ldrb	r3, [r7, #3]
 801b8c6:	461a      	mov	r2, r3
 801b8c8:	2103      	movs	r1, #3
 801b8ca:	6878      	ldr	r0, [r7, #4]
 801b8cc:	f000 f814 	bl	801b8f8 <icmp_send_response>
}
 801b8d0:	bf00      	nop
 801b8d2:	3708      	adds	r7, #8
 801b8d4:	46bd      	mov	sp, r7
 801b8d6:	bd80      	pop	{r7, pc}

0801b8d8 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801b8d8:	b580      	push	{r7, lr}
 801b8da:	b082      	sub	sp, #8
 801b8dc:	af00      	add	r7, sp, #0
 801b8de:	6078      	str	r0, [r7, #4]
 801b8e0:	460b      	mov	r3, r1
 801b8e2:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801b8e4:	78fb      	ldrb	r3, [r7, #3]
 801b8e6:	461a      	mov	r2, r3
 801b8e8:	210b      	movs	r1, #11
 801b8ea:	6878      	ldr	r0, [r7, #4]
 801b8ec:	f000 f804 	bl	801b8f8 <icmp_send_response>
}
 801b8f0:	bf00      	nop
 801b8f2:	3708      	adds	r7, #8
 801b8f4:	46bd      	mov	sp, r7
 801b8f6:	bd80      	pop	{r7, pc}

0801b8f8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801b8f8:	b580      	push	{r7, lr}
 801b8fa:	b08c      	sub	sp, #48	; 0x30
 801b8fc:	af04      	add	r7, sp, #16
 801b8fe:	6078      	str	r0, [r7, #4]
 801b900:	460b      	mov	r3, r1
 801b902:	70fb      	strb	r3, [r7, #3]
 801b904:	4613      	mov	r3, r2
 801b906:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801b908:	f44f 7220 	mov.w	r2, #640	; 0x280
 801b90c:	2124      	movs	r1, #36	; 0x24
 801b90e:	2022      	movs	r0, #34	; 0x22
 801b910:	f7f7 fe62 	bl	80135d8 <pbuf_alloc>
 801b914:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801b916:	69fb      	ldr	r3, [r7, #28]
 801b918:	2b00      	cmp	r3, #0
 801b91a:	d04c      	beq.n	801b9b6 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801b91c:	69fb      	ldr	r3, [r7, #28]
 801b91e:	895b      	ldrh	r3, [r3, #10]
 801b920:	2b23      	cmp	r3, #35	; 0x23
 801b922:	d806      	bhi.n	801b932 <icmp_send_response+0x3a>
 801b924:	4b26      	ldr	r3, [pc, #152]	; (801b9c0 <icmp_send_response+0xc8>)
 801b926:	f240 1269 	movw	r2, #361	; 0x169
 801b92a:	4926      	ldr	r1, [pc, #152]	; (801b9c4 <icmp_send_response+0xcc>)
 801b92c:	4826      	ldr	r0, [pc, #152]	; (801b9c8 <icmp_send_response+0xd0>)
 801b92e:	f001 fb89 	bl	801d044 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801b932:	687b      	ldr	r3, [r7, #4]
 801b934:	685b      	ldr	r3, [r3, #4]
 801b936:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801b938:	69fb      	ldr	r3, [r7, #28]
 801b93a:	685b      	ldr	r3, [r3, #4]
 801b93c:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801b93e:	697b      	ldr	r3, [r7, #20]
 801b940:	78fa      	ldrb	r2, [r7, #3]
 801b942:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801b944:	697b      	ldr	r3, [r7, #20]
 801b946:	78ba      	ldrb	r2, [r7, #2]
 801b948:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801b94a:	697b      	ldr	r3, [r7, #20]
 801b94c:	2200      	movs	r2, #0
 801b94e:	711a      	strb	r2, [r3, #4]
 801b950:	2200      	movs	r2, #0
 801b952:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801b954:	697b      	ldr	r3, [r7, #20]
 801b956:	2200      	movs	r2, #0
 801b958:	719a      	strb	r2, [r3, #6]
 801b95a:	2200      	movs	r2, #0
 801b95c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801b95e:	69fb      	ldr	r3, [r7, #28]
 801b960:	685b      	ldr	r3, [r3, #4]
 801b962:	f103 0008 	add.w	r0, r3, #8
 801b966:	687b      	ldr	r3, [r7, #4]
 801b968:	685b      	ldr	r3, [r3, #4]
 801b96a:	221c      	movs	r2, #28
 801b96c:	4619      	mov	r1, r3
 801b96e:	f001 fb56 	bl	801d01e <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801b972:	69bb      	ldr	r3, [r7, #24]
 801b974:	68db      	ldr	r3, [r3, #12]
 801b976:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801b978:	f107 030c 	add.w	r3, r7, #12
 801b97c:	4618      	mov	r0, r3
 801b97e:	f000 f825 	bl	801b9cc <ip4_route>
 801b982:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801b984:	693b      	ldr	r3, [r7, #16]
 801b986:	2b00      	cmp	r3, #0
 801b988:	d011      	beq.n	801b9ae <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801b98a:	697b      	ldr	r3, [r7, #20]
 801b98c:	2200      	movs	r2, #0
 801b98e:	709a      	strb	r2, [r3, #2]
 801b990:	2200      	movs	r2, #0
 801b992:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801b994:	f107 020c 	add.w	r2, r7, #12
 801b998:	693b      	ldr	r3, [r7, #16]
 801b99a:	9302      	str	r3, [sp, #8]
 801b99c:	2301      	movs	r3, #1
 801b99e:	9301      	str	r3, [sp, #4]
 801b9a0:	2300      	movs	r3, #0
 801b9a2:	9300      	str	r3, [sp, #0]
 801b9a4:	23ff      	movs	r3, #255	; 0xff
 801b9a6:	2100      	movs	r1, #0
 801b9a8:	69f8      	ldr	r0, [r7, #28]
 801b9aa:	f000 f9cb 	bl	801bd44 <ip4_output_if>
  }
  pbuf_free(q);
 801b9ae:	69f8      	ldr	r0, [r7, #28]
 801b9b0:	f7f8 f8f2 	bl	8013b98 <pbuf_free>
 801b9b4:	e000      	b.n	801b9b8 <icmp_send_response+0xc0>
    return;
 801b9b6:	bf00      	nop
}
 801b9b8:	3720      	adds	r7, #32
 801b9ba:	46bd      	mov	sp, r7
 801b9bc:	bd80      	pop	{r7, pc}
 801b9be:	bf00      	nop
 801b9c0:	08020858 	.word	0x08020858
 801b9c4:	08020924 	.word	0x08020924
 801b9c8:	080208c8 	.word	0x080208c8

0801b9cc <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801b9cc:	b480      	push	{r7}
 801b9ce:	b085      	sub	sp, #20
 801b9d0:	af00      	add	r7, sp, #0
 801b9d2:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801b9d4:	4b33      	ldr	r3, [pc, #204]	; (801baa4 <ip4_route+0xd8>)
 801b9d6:	681b      	ldr	r3, [r3, #0]
 801b9d8:	60fb      	str	r3, [r7, #12]
 801b9da:	e036      	b.n	801ba4a <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801b9dc:	68fb      	ldr	r3, [r7, #12]
 801b9de:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b9e2:	f003 0301 	and.w	r3, r3, #1
 801b9e6:	b2db      	uxtb	r3, r3
 801b9e8:	2b00      	cmp	r3, #0
 801b9ea:	d02b      	beq.n	801ba44 <ip4_route+0x78>
 801b9ec:	68fb      	ldr	r3, [r7, #12]
 801b9ee:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801b9f2:	089b      	lsrs	r3, r3, #2
 801b9f4:	f003 0301 	and.w	r3, r3, #1
 801b9f8:	b2db      	uxtb	r3, r3
 801b9fa:	2b00      	cmp	r3, #0
 801b9fc:	d022      	beq.n	801ba44 <ip4_route+0x78>
 801b9fe:	68fb      	ldr	r3, [r7, #12]
 801ba00:	3304      	adds	r3, #4
 801ba02:	681b      	ldr	r3, [r3, #0]
 801ba04:	2b00      	cmp	r3, #0
 801ba06:	d01d      	beq.n	801ba44 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801ba08:	687b      	ldr	r3, [r7, #4]
 801ba0a:	681a      	ldr	r2, [r3, #0]
 801ba0c:	68fb      	ldr	r3, [r7, #12]
 801ba0e:	3304      	adds	r3, #4
 801ba10:	681b      	ldr	r3, [r3, #0]
 801ba12:	405a      	eors	r2, r3
 801ba14:	68fb      	ldr	r3, [r7, #12]
 801ba16:	3308      	adds	r3, #8
 801ba18:	681b      	ldr	r3, [r3, #0]
 801ba1a:	4013      	ands	r3, r2
 801ba1c:	2b00      	cmp	r3, #0
 801ba1e:	d101      	bne.n	801ba24 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801ba20:	68fb      	ldr	r3, [r7, #12]
 801ba22:	e038      	b.n	801ba96 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801ba24:	68fb      	ldr	r3, [r7, #12]
 801ba26:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801ba2a:	f003 0302 	and.w	r3, r3, #2
 801ba2e:	2b00      	cmp	r3, #0
 801ba30:	d108      	bne.n	801ba44 <ip4_route+0x78>
 801ba32:	687b      	ldr	r3, [r7, #4]
 801ba34:	681a      	ldr	r2, [r3, #0]
 801ba36:	68fb      	ldr	r3, [r7, #12]
 801ba38:	330c      	adds	r3, #12
 801ba3a:	681b      	ldr	r3, [r3, #0]
 801ba3c:	429a      	cmp	r2, r3
 801ba3e:	d101      	bne.n	801ba44 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801ba40:	68fb      	ldr	r3, [r7, #12]
 801ba42:	e028      	b.n	801ba96 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801ba44:	68fb      	ldr	r3, [r7, #12]
 801ba46:	681b      	ldr	r3, [r3, #0]
 801ba48:	60fb      	str	r3, [r7, #12]
 801ba4a:	68fb      	ldr	r3, [r7, #12]
 801ba4c:	2b00      	cmp	r3, #0
 801ba4e:	d1c5      	bne.n	801b9dc <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801ba50:	4b15      	ldr	r3, [pc, #84]	; (801baa8 <ip4_route+0xdc>)
 801ba52:	681b      	ldr	r3, [r3, #0]
 801ba54:	2b00      	cmp	r3, #0
 801ba56:	d01a      	beq.n	801ba8e <ip4_route+0xc2>
 801ba58:	4b13      	ldr	r3, [pc, #76]	; (801baa8 <ip4_route+0xdc>)
 801ba5a:	681b      	ldr	r3, [r3, #0]
 801ba5c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801ba60:	f003 0301 	and.w	r3, r3, #1
 801ba64:	2b00      	cmp	r3, #0
 801ba66:	d012      	beq.n	801ba8e <ip4_route+0xc2>
 801ba68:	4b0f      	ldr	r3, [pc, #60]	; (801baa8 <ip4_route+0xdc>)
 801ba6a:	681b      	ldr	r3, [r3, #0]
 801ba6c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801ba70:	f003 0304 	and.w	r3, r3, #4
 801ba74:	2b00      	cmp	r3, #0
 801ba76:	d00a      	beq.n	801ba8e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801ba78:	4b0b      	ldr	r3, [pc, #44]	; (801baa8 <ip4_route+0xdc>)
 801ba7a:	681b      	ldr	r3, [r3, #0]
 801ba7c:	3304      	adds	r3, #4
 801ba7e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801ba80:	2b00      	cmp	r3, #0
 801ba82:	d004      	beq.n	801ba8e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801ba84:	687b      	ldr	r3, [r7, #4]
 801ba86:	681b      	ldr	r3, [r3, #0]
 801ba88:	b2db      	uxtb	r3, r3
 801ba8a:	2b7f      	cmp	r3, #127	; 0x7f
 801ba8c:	d101      	bne.n	801ba92 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801ba8e:	2300      	movs	r3, #0
 801ba90:	e001      	b.n	801ba96 <ip4_route+0xca>
  }

  return netif_default;
 801ba92:	4b05      	ldr	r3, [pc, #20]	; (801baa8 <ip4_route+0xdc>)
 801ba94:	681b      	ldr	r3, [r3, #0]
}
 801ba96:	4618      	mov	r0, r3
 801ba98:	3714      	adds	r7, #20
 801ba9a:	46bd      	mov	sp, r7
 801ba9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801baa0:	4770      	bx	lr
 801baa2:	bf00      	nop
 801baa4:	2000b3ac 	.word	0x2000b3ac
 801baa8:	2000b3b0 	.word	0x2000b3b0

0801baac <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801baac:	b580      	push	{r7, lr}
 801baae:	b082      	sub	sp, #8
 801bab0:	af00      	add	r7, sp, #0
 801bab2:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801bab4:	687b      	ldr	r3, [r7, #4]
 801bab6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801baba:	f003 0301 	and.w	r3, r3, #1
 801babe:	b2db      	uxtb	r3, r3
 801bac0:	2b00      	cmp	r3, #0
 801bac2:	d016      	beq.n	801baf2 <ip4_input_accept+0x46>
 801bac4:	687b      	ldr	r3, [r7, #4]
 801bac6:	3304      	adds	r3, #4
 801bac8:	681b      	ldr	r3, [r3, #0]
 801baca:	2b00      	cmp	r3, #0
 801bacc:	d011      	beq.n	801baf2 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801bace:	4b0b      	ldr	r3, [pc, #44]	; (801bafc <ip4_input_accept+0x50>)
 801bad0:	695a      	ldr	r2, [r3, #20]
 801bad2:	687b      	ldr	r3, [r7, #4]
 801bad4:	3304      	adds	r3, #4
 801bad6:	681b      	ldr	r3, [r3, #0]
 801bad8:	429a      	cmp	r2, r3
 801bada:	d008      	beq.n	801baee <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801badc:	4b07      	ldr	r3, [pc, #28]	; (801bafc <ip4_input_accept+0x50>)
 801bade:	695b      	ldr	r3, [r3, #20]
 801bae0:	6879      	ldr	r1, [r7, #4]
 801bae2:	4618      	mov	r0, r3
 801bae4:	f000 fa06 	bl	801bef4 <ip4_addr_isbroadcast_u32>
 801bae8:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801baea:	2b00      	cmp	r3, #0
 801baec:	d001      	beq.n	801baf2 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801baee:	2301      	movs	r3, #1
 801baf0:	e000      	b.n	801baf4 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801baf2:	2300      	movs	r3, #0
}
 801baf4:	4618      	mov	r0, r3
 801baf6:	3708      	adds	r7, #8
 801baf8:	46bd      	mov	sp, r7
 801bafa:	bd80      	pop	{r7, pc}
 801bafc:	20007ca8 	.word	0x20007ca8

0801bb00 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801bb00:	b580      	push	{r7, lr}
 801bb02:	b086      	sub	sp, #24
 801bb04:	af00      	add	r7, sp, #0
 801bb06:	6078      	str	r0, [r7, #4]
 801bb08:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801bb0a:	687b      	ldr	r3, [r7, #4]
 801bb0c:	685b      	ldr	r3, [r3, #4]
 801bb0e:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801bb10:	697b      	ldr	r3, [r7, #20]
 801bb12:	781b      	ldrb	r3, [r3, #0]
 801bb14:	091b      	lsrs	r3, r3, #4
 801bb16:	b2db      	uxtb	r3, r3
 801bb18:	2b04      	cmp	r3, #4
 801bb1a:	d004      	beq.n	801bb26 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801bb1c:	6878      	ldr	r0, [r7, #4]
 801bb1e:	f7f8 f83b 	bl	8013b98 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801bb22:	2300      	movs	r3, #0
 801bb24:	e105      	b.n	801bd32 <ip4_input+0x232>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801bb26:	697b      	ldr	r3, [r7, #20]
 801bb28:	781b      	ldrb	r3, [r3, #0]
 801bb2a:	f003 030f 	and.w	r3, r3, #15
 801bb2e:	b2db      	uxtb	r3, r3
 801bb30:	009b      	lsls	r3, r3, #2
 801bb32:	b2db      	uxtb	r3, r3
 801bb34:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801bb36:	697b      	ldr	r3, [r7, #20]
 801bb38:	885b      	ldrh	r3, [r3, #2]
 801bb3a:	b29b      	uxth	r3, r3
 801bb3c:	4618      	mov	r0, r3
 801bb3e:	f7f6 fc4d 	bl	80123dc <lwip_htons>
 801bb42:	4603      	mov	r3, r0
 801bb44:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801bb46:	687b      	ldr	r3, [r7, #4]
 801bb48:	891b      	ldrh	r3, [r3, #8]
 801bb4a:	89ba      	ldrh	r2, [r7, #12]
 801bb4c:	429a      	cmp	r2, r3
 801bb4e:	d204      	bcs.n	801bb5a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801bb50:	89bb      	ldrh	r3, [r7, #12]
 801bb52:	4619      	mov	r1, r3
 801bb54:	6878      	ldr	r0, [r7, #4]
 801bb56:	f7f7 fe99 	bl	801388c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801bb5a:	687b      	ldr	r3, [r7, #4]
 801bb5c:	895b      	ldrh	r3, [r3, #10]
 801bb5e:	89fa      	ldrh	r2, [r7, #14]
 801bb60:	429a      	cmp	r2, r3
 801bb62:	d807      	bhi.n	801bb74 <ip4_input+0x74>
 801bb64:	687b      	ldr	r3, [r7, #4]
 801bb66:	891b      	ldrh	r3, [r3, #8]
 801bb68:	89ba      	ldrh	r2, [r7, #12]
 801bb6a:	429a      	cmp	r2, r3
 801bb6c:	d802      	bhi.n	801bb74 <ip4_input+0x74>
 801bb6e:	89fb      	ldrh	r3, [r7, #14]
 801bb70:	2b13      	cmp	r3, #19
 801bb72:	d804      	bhi.n	801bb7e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801bb74:	6878      	ldr	r0, [r7, #4]
 801bb76:	f7f8 f80f 	bl	8013b98 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801bb7a:	2300      	movs	r3, #0
 801bb7c:	e0d9      	b.n	801bd32 <ip4_input+0x232>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801bb7e:	697b      	ldr	r3, [r7, #20]
 801bb80:	691b      	ldr	r3, [r3, #16]
 801bb82:	4a6e      	ldr	r2, [pc, #440]	; (801bd3c <ip4_input+0x23c>)
 801bb84:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801bb86:	697b      	ldr	r3, [r7, #20]
 801bb88:	68db      	ldr	r3, [r3, #12]
 801bb8a:	4a6c      	ldr	r2, [pc, #432]	; (801bd3c <ip4_input+0x23c>)
 801bb8c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801bb8e:	4b6b      	ldr	r3, [pc, #428]	; (801bd3c <ip4_input+0x23c>)
 801bb90:	695b      	ldr	r3, [r3, #20]
 801bb92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801bb96:	2be0      	cmp	r3, #224	; 0xe0
 801bb98:	d112      	bne.n	801bbc0 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801bb9a:	683b      	ldr	r3, [r7, #0]
 801bb9c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801bba0:	f003 0301 	and.w	r3, r3, #1
 801bba4:	b2db      	uxtb	r3, r3
 801bba6:	2b00      	cmp	r3, #0
 801bba8:	d007      	beq.n	801bbba <ip4_input+0xba>
 801bbaa:	683b      	ldr	r3, [r7, #0]
 801bbac:	3304      	adds	r3, #4
 801bbae:	681b      	ldr	r3, [r3, #0]
 801bbb0:	2b00      	cmp	r3, #0
 801bbb2:	d002      	beq.n	801bbba <ip4_input+0xba>
      netif = inp;
 801bbb4:	683b      	ldr	r3, [r7, #0]
 801bbb6:	613b      	str	r3, [r7, #16]
 801bbb8:	e02a      	b.n	801bc10 <ip4_input+0x110>
    } else {
      netif = NULL;
 801bbba:	2300      	movs	r3, #0
 801bbbc:	613b      	str	r3, [r7, #16]
 801bbbe:	e027      	b.n	801bc10 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801bbc0:	6838      	ldr	r0, [r7, #0]
 801bbc2:	f7ff ff73 	bl	801baac <ip4_input_accept>
 801bbc6:	4603      	mov	r3, r0
 801bbc8:	2b00      	cmp	r3, #0
 801bbca:	d002      	beq.n	801bbd2 <ip4_input+0xd2>
      netif = inp;
 801bbcc:	683b      	ldr	r3, [r7, #0]
 801bbce:	613b      	str	r3, [r7, #16]
 801bbd0:	e01e      	b.n	801bc10 <ip4_input+0x110>
    } else {
      netif = NULL;
 801bbd2:	2300      	movs	r3, #0
 801bbd4:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801bbd6:	4b59      	ldr	r3, [pc, #356]	; (801bd3c <ip4_input+0x23c>)
 801bbd8:	695b      	ldr	r3, [r3, #20]
 801bbda:	b2db      	uxtb	r3, r3
 801bbdc:	2b7f      	cmp	r3, #127	; 0x7f
 801bbde:	d017      	beq.n	801bc10 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801bbe0:	4b57      	ldr	r3, [pc, #348]	; (801bd40 <ip4_input+0x240>)
 801bbe2:	681b      	ldr	r3, [r3, #0]
 801bbe4:	613b      	str	r3, [r7, #16]
 801bbe6:	e00e      	b.n	801bc06 <ip4_input+0x106>
          if (netif == inp) {
 801bbe8:	693a      	ldr	r2, [r7, #16]
 801bbea:	683b      	ldr	r3, [r7, #0]
 801bbec:	429a      	cmp	r2, r3
 801bbee:	d006      	beq.n	801bbfe <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801bbf0:	6938      	ldr	r0, [r7, #16]
 801bbf2:	f7ff ff5b 	bl	801baac <ip4_input_accept>
 801bbf6:	4603      	mov	r3, r0
 801bbf8:	2b00      	cmp	r3, #0
 801bbfa:	d108      	bne.n	801bc0e <ip4_input+0x10e>
 801bbfc:	e000      	b.n	801bc00 <ip4_input+0x100>
            continue;
 801bbfe:	bf00      	nop
        NETIF_FOREACH(netif) {
 801bc00:	693b      	ldr	r3, [r7, #16]
 801bc02:	681b      	ldr	r3, [r3, #0]
 801bc04:	613b      	str	r3, [r7, #16]
 801bc06:	693b      	ldr	r3, [r7, #16]
 801bc08:	2b00      	cmp	r3, #0
 801bc0a:	d1ed      	bne.n	801bbe8 <ip4_input+0xe8>
 801bc0c:	e000      	b.n	801bc10 <ip4_input+0x110>
            break;
 801bc0e:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801bc10:	4b4a      	ldr	r3, [pc, #296]	; (801bd3c <ip4_input+0x23c>)
 801bc12:	691b      	ldr	r3, [r3, #16]
 801bc14:	6839      	ldr	r1, [r7, #0]
 801bc16:	4618      	mov	r0, r3
 801bc18:	f000 f96c 	bl	801bef4 <ip4_addr_isbroadcast_u32>
 801bc1c:	4603      	mov	r3, r0
 801bc1e:	2b00      	cmp	r3, #0
 801bc20:	d105      	bne.n	801bc2e <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801bc22:	4b46      	ldr	r3, [pc, #280]	; (801bd3c <ip4_input+0x23c>)
 801bc24:	691b      	ldr	r3, [r3, #16]
 801bc26:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801bc2a:	2be0      	cmp	r3, #224	; 0xe0
 801bc2c:	d104      	bne.n	801bc38 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801bc2e:	6878      	ldr	r0, [r7, #4]
 801bc30:	f7f7 ffb2 	bl	8013b98 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801bc34:	2300      	movs	r3, #0
 801bc36:	e07c      	b.n	801bd32 <ip4_input+0x232>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801bc38:	693b      	ldr	r3, [r7, #16]
 801bc3a:	2b00      	cmp	r3, #0
 801bc3c:	d104      	bne.n	801bc48 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801bc3e:	6878      	ldr	r0, [r7, #4]
 801bc40:	f7f7 ffaa 	bl	8013b98 <pbuf_free>
    return ERR_OK;
 801bc44:	2300      	movs	r3, #0
 801bc46:	e074      	b.n	801bd32 <ip4_input+0x232>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801bc48:	697b      	ldr	r3, [r7, #20]
 801bc4a:	88db      	ldrh	r3, [r3, #6]
 801bc4c:	b29b      	uxth	r3, r3
 801bc4e:	461a      	mov	r2, r3
 801bc50:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801bc54:	4013      	ands	r3, r2
 801bc56:	2b00      	cmp	r3, #0
 801bc58:	d00b      	beq.n	801bc72 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801bc5a:	6878      	ldr	r0, [r7, #4]
 801bc5c:	f000 fc90 	bl	801c580 <ip4_reass>
 801bc60:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801bc62:	687b      	ldr	r3, [r7, #4]
 801bc64:	2b00      	cmp	r3, #0
 801bc66:	d101      	bne.n	801bc6c <ip4_input+0x16c>
      return ERR_OK;
 801bc68:	2300      	movs	r3, #0
 801bc6a:	e062      	b.n	801bd32 <ip4_input+0x232>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801bc6c:	687b      	ldr	r3, [r7, #4]
 801bc6e:	685b      	ldr	r3, [r3, #4]
 801bc70:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801bc72:	4a32      	ldr	r2, [pc, #200]	; (801bd3c <ip4_input+0x23c>)
 801bc74:	693b      	ldr	r3, [r7, #16]
 801bc76:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801bc78:	4a30      	ldr	r2, [pc, #192]	; (801bd3c <ip4_input+0x23c>)
 801bc7a:	683b      	ldr	r3, [r7, #0]
 801bc7c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801bc7e:	4a2f      	ldr	r2, [pc, #188]	; (801bd3c <ip4_input+0x23c>)
 801bc80:	697b      	ldr	r3, [r7, #20]
 801bc82:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801bc84:	697b      	ldr	r3, [r7, #20]
 801bc86:	781b      	ldrb	r3, [r3, #0]
 801bc88:	f003 030f 	and.w	r3, r3, #15
 801bc8c:	b2db      	uxtb	r3, r3
 801bc8e:	009b      	lsls	r3, r3, #2
 801bc90:	b2db      	uxtb	r3, r3
 801bc92:	b29a      	uxth	r2, r3
 801bc94:	4b29      	ldr	r3, [pc, #164]	; (801bd3c <ip4_input+0x23c>)
 801bc96:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801bc98:	89fb      	ldrh	r3, [r7, #14]
 801bc9a:	4619      	mov	r1, r3
 801bc9c:	6878      	ldr	r0, [r7, #4]
 801bc9e:	f7f7 fef5 	bl	8013a8c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801bca2:	697b      	ldr	r3, [r7, #20]
 801bca4:	7a5b      	ldrb	r3, [r3, #9]
 801bca6:	2b06      	cmp	r3, #6
 801bca8:	d009      	beq.n	801bcbe <ip4_input+0x1be>
 801bcaa:	2b11      	cmp	r3, #17
 801bcac:	d002      	beq.n	801bcb4 <ip4_input+0x1b4>
 801bcae:	2b01      	cmp	r3, #1
 801bcb0:	d00a      	beq.n	801bcc8 <ip4_input+0x1c8>
 801bcb2:	e00e      	b.n	801bcd2 <ip4_input+0x1d2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801bcb4:	6839      	ldr	r1, [r7, #0]
 801bcb6:	6878      	ldr	r0, [r7, #4]
 801bcb8:	f7fe fc6a 	bl	801a590 <udp_input>
        break;
 801bcbc:	e026      	b.n	801bd0c <ip4_input+0x20c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801bcbe:	6839      	ldr	r1, [r7, #0]
 801bcc0:	6878      	ldr	r0, [r7, #4]
 801bcc2:	f7fa f84f 	bl	8015d64 <tcp_input>
        break;
 801bcc6:	e021      	b.n	801bd0c <ip4_input+0x20c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801bcc8:	6839      	ldr	r1, [r7, #0]
 801bcca:	6878      	ldr	r0, [r7, #4]
 801bccc:	f7ff fcf0 	bl	801b6b0 <icmp_input>
        break;
 801bcd0:	e01c      	b.n	801bd0c <ip4_input+0x20c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801bcd2:	4b1a      	ldr	r3, [pc, #104]	; (801bd3c <ip4_input+0x23c>)
 801bcd4:	695b      	ldr	r3, [r3, #20]
 801bcd6:	6939      	ldr	r1, [r7, #16]
 801bcd8:	4618      	mov	r0, r3
 801bcda:	f000 f90b 	bl	801bef4 <ip4_addr_isbroadcast_u32>
 801bcde:	4603      	mov	r3, r0
 801bce0:	2b00      	cmp	r3, #0
 801bce2:	d10f      	bne.n	801bd04 <ip4_input+0x204>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801bce4:	4b15      	ldr	r3, [pc, #84]	; (801bd3c <ip4_input+0x23c>)
 801bce6:	695b      	ldr	r3, [r3, #20]
 801bce8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801bcec:	2be0      	cmp	r3, #224	; 0xe0
 801bcee:	d009      	beq.n	801bd04 <ip4_input+0x204>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801bcf0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801bcf4:	4619      	mov	r1, r3
 801bcf6:	6878      	ldr	r0, [r7, #4]
 801bcf8:	f7f7 ff3b 	bl	8013b72 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801bcfc:	2102      	movs	r1, #2
 801bcfe:	6878      	ldr	r0, [r7, #4]
 801bd00:	f7ff fdda 	bl	801b8b8 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801bd04:	6878      	ldr	r0, [r7, #4]
 801bd06:	f7f7 ff47 	bl	8013b98 <pbuf_free>
        break;
 801bd0a:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801bd0c:	4b0b      	ldr	r3, [pc, #44]	; (801bd3c <ip4_input+0x23c>)
 801bd0e:	2200      	movs	r2, #0
 801bd10:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801bd12:	4b0a      	ldr	r3, [pc, #40]	; (801bd3c <ip4_input+0x23c>)
 801bd14:	2200      	movs	r2, #0
 801bd16:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801bd18:	4b08      	ldr	r3, [pc, #32]	; (801bd3c <ip4_input+0x23c>)
 801bd1a:	2200      	movs	r2, #0
 801bd1c:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801bd1e:	4b07      	ldr	r3, [pc, #28]	; (801bd3c <ip4_input+0x23c>)
 801bd20:	2200      	movs	r2, #0
 801bd22:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801bd24:	4b05      	ldr	r3, [pc, #20]	; (801bd3c <ip4_input+0x23c>)
 801bd26:	2200      	movs	r2, #0
 801bd28:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801bd2a:	4b04      	ldr	r3, [pc, #16]	; (801bd3c <ip4_input+0x23c>)
 801bd2c:	2200      	movs	r2, #0
 801bd2e:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801bd30:	2300      	movs	r3, #0
}
 801bd32:	4618      	mov	r0, r3
 801bd34:	3718      	adds	r7, #24
 801bd36:	46bd      	mov	sp, r7
 801bd38:	bd80      	pop	{r7, pc}
 801bd3a:	bf00      	nop
 801bd3c:	20007ca8 	.word	0x20007ca8
 801bd40:	2000b3ac 	.word	0x2000b3ac

0801bd44 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801bd44:	b580      	push	{r7, lr}
 801bd46:	b08a      	sub	sp, #40	; 0x28
 801bd48:	af04      	add	r7, sp, #16
 801bd4a:	60f8      	str	r0, [r7, #12]
 801bd4c:	60b9      	str	r1, [r7, #8]
 801bd4e:	607a      	str	r2, [r7, #4]
 801bd50:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801bd52:	68bb      	ldr	r3, [r7, #8]
 801bd54:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801bd56:	687b      	ldr	r3, [r7, #4]
 801bd58:	2b00      	cmp	r3, #0
 801bd5a:	d009      	beq.n	801bd70 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801bd5c:	68bb      	ldr	r3, [r7, #8]
 801bd5e:	2b00      	cmp	r3, #0
 801bd60:	d003      	beq.n	801bd6a <ip4_output_if+0x26>
 801bd62:	68bb      	ldr	r3, [r7, #8]
 801bd64:	681b      	ldr	r3, [r3, #0]
 801bd66:	2b00      	cmp	r3, #0
 801bd68:	d102      	bne.n	801bd70 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801bd6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bd6c:	3304      	adds	r3, #4
 801bd6e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801bd70:	78fa      	ldrb	r2, [r7, #3]
 801bd72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801bd74:	9302      	str	r3, [sp, #8]
 801bd76:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801bd7a:	9301      	str	r3, [sp, #4]
 801bd7c:	f897 3020 	ldrb.w	r3, [r7, #32]
 801bd80:	9300      	str	r3, [sp, #0]
 801bd82:	4613      	mov	r3, r2
 801bd84:	687a      	ldr	r2, [r7, #4]
 801bd86:	6979      	ldr	r1, [r7, #20]
 801bd88:	68f8      	ldr	r0, [r7, #12]
 801bd8a:	f000 f805 	bl	801bd98 <ip4_output_if_src>
 801bd8e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801bd90:	4618      	mov	r0, r3
 801bd92:	3718      	adds	r7, #24
 801bd94:	46bd      	mov	sp, r7
 801bd96:	bd80      	pop	{r7, pc}

0801bd98 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801bd98:	b580      	push	{r7, lr}
 801bd9a:	b088      	sub	sp, #32
 801bd9c:	af00      	add	r7, sp, #0
 801bd9e:	60f8      	str	r0, [r7, #12]
 801bda0:	60b9      	str	r1, [r7, #8]
 801bda2:	607a      	str	r2, [r7, #4]
 801bda4:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801bda6:	68fb      	ldr	r3, [r7, #12]
 801bda8:	7b9b      	ldrb	r3, [r3, #14]
 801bdaa:	2b01      	cmp	r3, #1
 801bdac:	d006      	beq.n	801bdbc <ip4_output_if_src+0x24>
 801bdae:	4b4b      	ldr	r3, [pc, #300]	; (801bedc <ip4_output_if_src+0x144>)
 801bdb0:	f44f 7255 	mov.w	r2, #852	; 0x354
 801bdb4:	494a      	ldr	r1, [pc, #296]	; (801bee0 <ip4_output_if_src+0x148>)
 801bdb6:	484b      	ldr	r0, [pc, #300]	; (801bee4 <ip4_output_if_src+0x14c>)
 801bdb8:	f001 f944 	bl	801d044 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801bdbc:	687b      	ldr	r3, [r7, #4]
 801bdbe:	2b00      	cmp	r3, #0
 801bdc0:	d060      	beq.n	801be84 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801bdc2:	2314      	movs	r3, #20
 801bdc4:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801bdc6:	2114      	movs	r1, #20
 801bdc8:	68f8      	ldr	r0, [r7, #12]
 801bdca:	f7f7 fe4f 	bl	8013a6c <pbuf_add_header>
 801bdce:	4603      	mov	r3, r0
 801bdd0:	2b00      	cmp	r3, #0
 801bdd2:	d002      	beq.n	801bdda <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801bdd4:	f06f 0301 	mvn.w	r3, #1
 801bdd8:	e07c      	b.n	801bed4 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801bdda:	68fb      	ldr	r3, [r7, #12]
 801bddc:	685b      	ldr	r3, [r3, #4]
 801bdde:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801bde0:	68fb      	ldr	r3, [r7, #12]
 801bde2:	895b      	ldrh	r3, [r3, #10]
 801bde4:	2b13      	cmp	r3, #19
 801bde6:	d806      	bhi.n	801bdf6 <ip4_output_if_src+0x5e>
 801bde8:	4b3c      	ldr	r3, [pc, #240]	; (801bedc <ip4_output_if_src+0x144>)
 801bdea:	f240 3289 	movw	r2, #905	; 0x389
 801bdee:	493e      	ldr	r1, [pc, #248]	; (801bee8 <ip4_output_if_src+0x150>)
 801bdf0:	483c      	ldr	r0, [pc, #240]	; (801bee4 <ip4_output_if_src+0x14c>)
 801bdf2:	f001 f927 	bl	801d044 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801bdf6:	69fb      	ldr	r3, [r7, #28]
 801bdf8:	78fa      	ldrb	r2, [r7, #3]
 801bdfa:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801bdfc:	69fb      	ldr	r3, [r7, #28]
 801bdfe:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801be02:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801be04:	687b      	ldr	r3, [r7, #4]
 801be06:	681a      	ldr	r2, [r3, #0]
 801be08:	69fb      	ldr	r3, [r7, #28]
 801be0a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801be0c:	8b7b      	ldrh	r3, [r7, #26]
 801be0e:	089b      	lsrs	r3, r3, #2
 801be10:	b29b      	uxth	r3, r3
 801be12:	b2db      	uxtb	r3, r3
 801be14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801be18:	b2da      	uxtb	r2, r3
 801be1a:	69fb      	ldr	r3, [r7, #28]
 801be1c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801be1e:	69fb      	ldr	r3, [r7, #28]
 801be20:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801be24:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801be26:	68fb      	ldr	r3, [r7, #12]
 801be28:	891b      	ldrh	r3, [r3, #8]
 801be2a:	4618      	mov	r0, r3
 801be2c:	f7f6 fad6 	bl	80123dc <lwip_htons>
 801be30:	4603      	mov	r3, r0
 801be32:	461a      	mov	r2, r3
 801be34:	69fb      	ldr	r3, [r7, #28]
 801be36:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801be38:	69fb      	ldr	r3, [r7, #28]
 801be3a:	2200      	movs	r2, #0
 801be3c:	719a      	strb	r2, [r3, #6]
 801be3e:	2200      	movs	r2, #0
 801be40:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801be42:	4b2a      	ldr	r3, [pc, #168]	; (801beec <ip4_output_if_src+0x154>)
 801be44:	881b      	ldrh	r3, [r3, #0]
 801be46:	4618      	mov	r0, r3
 801be48:	f7f6 fac8 	bl	80123dc <lwip_htons>
 801be4c:	4603      	mov	r3, r0
 801be4e:	461a      	mov	r2, r3
 801be50:	69fb      	ldr	r3, [r7, #28]
 801be52:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801be54:	4b25      	ldr	r3, [pc, #148]	; (801beec <ip4_output_if_src+0x154>)
 801be56:	881b      	ldrh	r3, [r3, #0]
 801be58:	3301      	adds	r3, #1
 801be5a:	b29a      	uxth	r2, r3
 801be5c:	4b23      	ldr	r3, [pc, #140]	; (801beec <ip4_output_if_src+0x154>)
 801be5e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801be60:	68bb      	ldr	r3, [r7, #8]
 801be62:	2b00      	cmp	r3, #0
 801be64:	d104      	bne.n	801be70 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801be66:	4b22      	ldr	r3, [pc, #136]	; (801bef0 <ip4_output_if_src+0x158>)
 801be68:	681a      	ldr	r2, [r3, #0]
 801be6a:	69fb      	ldr	r3, [r7, #28]
 801be6c:	60da      	str	r2, [r3, #12]
 801be6e:	e003      	b.n	801be78 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801be70:	68bb      	ldr	r3, [r7, #8]
 801be72:	681a      	ldr	r2, [r3, #0]
 801be74:	69fb      	ldr	r3, [r7, #28]
 801be76:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801be78:	69fb      	ldr	r3, [r7, #28]
 801be7a:	2200      	movs	r2, #0
 801be7c:	729a      	strb	r2, [r3, #10]
 801be7e:	2200      	movs	r2, #0
 801be80:	72da      	strb	r2, [r3, #11]
 801be82:	e00f      	b.n	801bea4 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801be84:	68fb      	ldr	r3, [r7, #12]
 801be86:	895b      	ldrh	r3, [r3, #10]
 801be88:	2b13      	cmp	r3, #19
 801be8a:	d802      	bhi.n	801be92 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801be8c:	f06f 0301 	mvn.w	r3, #1
 801be90:	e020      	b.n	801bed4 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801be92:	68fb      	ldr	r3, [r7, #12]
 801be94:	685b      	ldr	r3, [r3, #4]
 801be96:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801be98:	69fb      	ldr	r3, [r7, #28]
 801be9a:	691b      	ldr	r3, [r3, #16]
 801be9c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801be9e:	f107 0314 	add.w	r3, r7, #20
 801bea2:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801bea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bea6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801bea8:	2b00      	cmp	r3, #0
 801beaa:	d00c      	beq.n	801bec6 <ip4_output_if_src+0x12e>
 801beac:	68fb      	ldr	r3, [r7, #12]
 801beae:	891a      	ldrh	r2, [r3, #8]
 801beb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801beb2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801beb4:	429a      	cmp	r2, r3
 801beb6:	d906      	bls.n	801bec6 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801beb8:	687a      	ldr	r2, [r7, #4]
 801beba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801bebc:	68f8      	ldr	r0, [r7, #12]
 801bebe:	f000 fd4b 	bl	801c958 <ip4_frag>
 801bec2:	4603      	mov	r3, r0
 801bec4:	e006      	b.n	801bed4 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801bec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801bec8:	695b      	ldr	r3, [r3, #20]
 801beca:	687a      	ldr	r2, [r7, #4]
 801becc:	68f9      	ldr	r1, [r7, #12]
 801bece:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801bed0:	4798      	blx	r3
 801bed2:	4603      	mov	r3, r0
}
 801bed4:	4618      	mov	r0, r3
 801bed6:	3720      	adds	r7, #32
 801bed8:	46bd      	mov	sp, r7
 801beda:	bd80      	pop	{r7, pc}
 801bedc:	08020950 	.word	0x08020950
 801bee0:	08020984 	.word	0x08020984
 801bee4:	08020990 	.word	0x08020990
 801bee8:	080209b8 	.word	0x080209b8
 801beec:	20004656 	.word	0x20004656
 801bef0:	0803190c 	.word	0x0803190c

0801bef4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801bef4:	b480      	push	{r7}
 801bef6:	b085      	sub	sp, #20
 801bef8:	af00      	add	r7, sp, #0
 801befa:	6078      	str	r0, [r7, #4]
 801befc:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801befe:	687b      	ldr	r3, [r7, #4]
 801bf00:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801bf02:	687b      	ldr	r3, [r7, #4]
 801bf04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801bf08:	d002      	beq.n	801bf10 <ip4_addr_isbroadcast_u32+0x1c>
 801bf0a:	687b      	ldr	r3, [r7, #4]
 801bf0c:	2b00      	cmp	r3, #0
 801bf0e:	d101      	bne.n	801bf14 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801bf10:	2301      	movs	r3, #1
 801bf12:	e02a      	b.n	801bf6a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801bf14:	683b      	ldr	r3, [r7, #0]
 801bf16:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801bf1a:	f003 0302 	and.w	r3, r3, #2
 801bf1e:	2b00      	cmp	r3, #0
 801bf20:	d101      	bne.n	801bf26 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801bf22:	2300      	movs	r3, #0
 801bf24:	e021      	b.n	801bf6a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801bf26:	683b      	ldr	r3, [r7, #0]
 801bf28:	3304      	adds	r3, #4
 801bf2a:	681b      	ldr	r3, [r3, #0]
 801bf2c:	687a      	ldr	r2, [r7, #4]
 801bf2e:	429a      	cmp	r2, r3
 801bf30:	d101      	bne.n	801bf36 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801bf32:	2300      	movs	r3, #0
 801bf34:	e019      	b.n	801bf6a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801bf36:	68fa      	ldr	r2, [r7, #12]
 801bf38:	683b      	ldr	r3, [r7, #0]
 801bf3a:	3304      	adds	r3, #4
 801bf3c:	681b      	ldr	r3, [r3, #0]
 801bf3e:	405a      	eors	r2, r3
 801bf40:	683b      	ldr	r3, [r7, #0]
 801bf42:	3308      	adds	r3, #8
 801bf44:	681b      	ldr	r3, [r3, #0]
 801bf46:	4013      	ands	r3, r2
 801bf48:	2b00      	cmp	r3, #0
 801bf4a:	d10d      	bne.n	801bf68 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801bf4c:	683b      	ldr	r3, [r7, #0]
 801bf4e:	3308      	adds	r3, #8
 801bf50:	681b      	ldr	r3, [r3, #0]
 801bf52:	43da      	mvns	r2, r3
 801bf54:	687b      	ldr	r3, [r7, #4]
 801bf56:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801bf58:	683b      	ldr	r3, [r7, #0]
 801bf5a:	3308      	adds	r3, #8
 801bf5c:	681b      	ldr	r3, [r3, #0]
 801bf5e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801bf60:	429a      	cmp	r2, r3
 801bf62:	d101      	bne.n	801bf68 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801bf64:	2301      	movs	r3, #1
 801bf66:	e000      	b.n	801bf6a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801bf68:	2300      	movs	r3, #0
  }
}
 801bf6a:	4618      	mov	r0, r3
 801bf6c:	3714      	adds	r7, #20
 801bf6e:	46bd      	mov	sp, r7
 801bf70:	f85d 7b04 	ldr.w	r7, [sp], #4
 801bf74:	4770      	bx	lr
	...

0801bf78 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801bf78:	b580      	push	{r7, lr}
 801bf7a:	b084      	sub	sp, #16
 801bf7c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801bf7e:	2300      	movs	r3, #0
 801bf80:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801bf82:	4b12      	ldr	r3, [pc, #72]	; (801bfcc <ip_reass_tmr+0x54>)
 801bf84:	681b      	ldr	r3, [r3, #0]
 801bf86:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801bf88:	e018      	b.n	801bfbc <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801bf8a:	68fb      	ldr	r3, [r7, #12]
 801bf8c:	7fdb      	ldrb	r3, [r3, #31]
 801bf8e:	2b00      	cmp	r3, #0
 801bf90:	d00b      	beq.n	801bfaa <ip_reass_tmr+0x32>
      r->timer--;
 801bf92:	68fb      	ldr	r3, [r7, #12]
 801bf94:	7fdb      	ldrb	r3, [r3, #31]
 801bf96:	3b01      	subs	r3, #1
 801bf98:	b2da      	uxtb	r2, r3
 801bf9a:	68fb      	ldr	r3, [r7, #12]
 801bf9c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801bf9e:	68fb      	ldr	r3, [r7, #12]
 801bfa0:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801bfa2:	68fb      	ldr	r3, [r7, #12]
 801bfa4:	681b      	ldr	r3, [r3, #0]
 801bfa6:	60fb      	str	r3, [r7, #12]
 801bfa8:	e008      	b.n	801bfbc <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801bfaa:	68fb      	ldr	r3, [r7, #12]
 801bfac:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801bfae:	68fb      	ldr	r3, [r7, #12]
 801bfb0:	681b      	ldr	r3, [r3, #0]
 801bfb2:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801bfb4:	68b9      	ldr	r1, [r7, #8]
 801bfb6:	6878      	ldr	r0, [r7, #4]
 801bfb8:	f000 f80a 	bl	801bfd0 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801bfbc:	68fb      	ldr	r3, [r7, #12]
 801bfbe:	2b00      	cmp	r3, #0
 801bfc0:	d1e3      	bne.n	801bf8a <ip_reass_tmr+0x12>
    }
  }
}
 801bfc2:	bf00      	nop
 801bfc4:	3710      	adds	r7, #16
 801bfc6:	46bd      	mov	sp, r7
 801bfc8:	bd80      	pop	{r7, pc}
 801bfca:	bf00      	nop
 801bfcc:	20004658 	.word	0x20004658

0801bfd0 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801bfd0:	b580      	push	{r7, lr}
 801bfd2:	b088      	sub	sp, #32
 801bfd4:	af00      	add	r7, sp, #0
 801bfd6:	6078      	str	r0, [r7, #4]
 801bfd8:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801bfda:	2300      	movs	r3, #0
 801bfdc:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801bfde:	683a      	ldr	r2, [r7, #0]
 801bfe0:	687b      	ldr	r3, [r7, #4]
 801bfe2:	429a      	cmp	r2, r3
 801bfe4:	d105      	bne.n	801bff2 <ip_reass_free_complete_datagram+0x22>
 801bfe6:	4b45      	ldr	r3, [pc, #276]	; (801c0fc <ip_reass_free_complete_datagram+0x12c>)
 801bfe8:	22ab      	movs	r2, #171	; 0xab
 801bfea:	4945      	ldr	r1, [pc, #276]	; (801c100 <ip_reass_free_complete_datagram+0x130>)
 801bfec:	4845      	ldr	r0, [pc, #276]	; (801c104 <ip_reass_free_complete_datagram+0x134>)
 801bfee:	f001 f829 	bl	801d044 <iprintf>
  if (prev != NULL) {
 801bff2:	683b      	ldr	r3, [r7, #0]
 801bff4:	2b00      	cmp	r3, #0
 801bff6:	d00a      	beq.n	801c00e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801bff8:	683b      	ldr	r3, [r7, #0]
 801bffa:	681b      	ldr	r3, [r3, #0]
 801bffc:	687a      	ldr	r2, [r7, #4]
 801bffe:	429a      	cmp	r2, r3
 801c000:	d005      	beq.n	801c00e <ip_reass_free_complete_datagram+0x3e>
 801c002:	4b3e      	ldr	r3, [pc, #248]	; (801c0fc <ip_reass_free_complete_datagram+0x12c>)
 801c004:	22ad      	movs	r2, #173	; 0xad
 801c006:	4940      	ldr	r1, [pc, #256]	; (801c108 <ip_reass_free_complete_datagram+0x138>)
 801c008:	483e      	ldr	r0, [pc, #248]	; (801c104 <ip_reass_free_complete_datagram+0x134>)
 801c00a:	f001 f81b 	bl	801d044 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801c00e:	687b      	ldr	r3, [r7, #4]
 801c010:	685b      	ldr	r3, [r3, #4]
 801c012:	685b      	ldr	r3, [r3, #4]
 801c014:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801c016:	697b      	ldr	r3, [r7, #20]
 801c018:	889b      	ldrh	r3, [r3, #4]
 801c01a:	b29b      	uxth	r3, r3
 801c01c:	2b00      	cmp	r3, #0
 801c01e:	d12a      	bne.n	801c076 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801c020:	687b      	ldr	r3, [r7, #4]
 801c022:	685b      	ldr	r3, [r3, #4]
 801c024:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801c026:	697b      	ldr	r3, [r7, #20]
 801c028:	681a      	ldr	r2, [r3, #0]
 801c02a:	687b      	ldr	r3, [r7, #4]
 801c02c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801c02e:	69bb      	ldr	r3, [r7, #24]
 801c030:	6858      	ldr	r0, [r3, #4]
 801c032:	687b      	ldr	r3, [r7, #4]
 801c034:	3308      	adds	r3, #8
 801c036:	2214      	movs	r2, #20
 801c038:	4619      	mov	r1, r3
 801c03a:	f000 fff0 	bl	801d01e <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801c03e:	2101      	movs	r1, #1
 801c040:	69b8      	ldr	r0, [r7, #24]
 801c042:	f7ff fc49 	bl	801b8d8 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801c046:	69b8      	ldr	r0, [r7, #24]
 801c048:	f7f7 fe34 	bl	8013cb4 <pbuf_clen>
 801c04c:	4603      	mov	r3, r0
 801c04e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c050:	8bfa      	ldrh	r2, [r7, #30]
 801c052:	8a7b      	ldrh	r3, [r7, #18]
 801c054:	4413      	add	r3, r2
 801c056:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801c05a:	db05      	blt.n	801c068 <ip_reass_free_complete_datagram+0x98>
 801c05c:	4b27      	ldr	r3, [pc, #156]	; (801c0fc <ip_reass_free_complete_datagram+0x12c>)
 801c05e:	22bc      	movs	r2, #188	; 0xbc
 801c060:	492a      	ldr	r1, [pc, #168]	; (801c10c <ip_reass_free_complete_datagram+0x13c>)
 801c062:	4828      	ldr	r0, [pc, #160]	; (801c104 <ip_reass_free_complete_datagram+0x134>)
 801c064:	f000 ffee 	bl	801d044 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c068:	8bfa      	ldrh	r2, [r7, #30]
 801c06a:	8a7b      	ldrh	r3, [r7, #18]
 801c06c:	4413      	add	r3, r2
 801c06e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801c070:	69b8      	ldr	r0, [r7, #24]
 801c072:	f7f7 fd91 	bl	8013b98 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801c076:	687b      	ldr	r3, [r7, #4]
 801c078:	685b      	ldr	r3, [r3, #4]
 801c07a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801c07c:	e01f      	b.n	801c0be <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801c07e:	69bb      	ldr	r3, [r7, #24]
 801c080:	685b      	ldr	r3, [r3, #4]
 801c082:	617b      	str	r3, [r7, #20]
    pcur = p;
 801c084:	69bb      	ldr	r3, [r7, #24]
 801c086:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801c088:	697b      	ldr	r3, [r7, #20]
 801c08a:	681b      	ldr	r3, [r3, #0]
 801c08c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801c08e:	68f8      	ldr	r0, [r7, #12]
 801c090:	f7f7 fe10 	bl	8013cb4 <pbuf_clen>
 801c094:	4603      	mov	r3, r0
 801c096:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801c098:	8bfa      	ldrh	r2, [r7, #30]
 801c09a:	8a7b      	ldrh	r3, [r7, #18]
 801c09c:	4413      	add	r3, r2
 801c09e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801c0a2:	db05      	blt.n	801c0b0 <ip_reass_free_complete_datagram+0xe0>
 801c0a4:	4b15      	ldr	r3, [pc, #84]	; (801c0fc <ip_reass_free_complete_datagram+0x12c>)
 801c0a6:	22cc      	movs	r2, #204	; 0xcc
 801c0a8:	4918      	ldr	r1, [pc, #96]	; (801c10c <ip_reass_free_complete_datagram+0x13c>)
 801c0aa:	4816      	ldr	r0, [pc, #88]	; (801c104 <ip_reass_free_complete_datagram+0x134>)
 801c0ac:	f000 ffca 	bl	801d044 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801c0b0:	8bfa      	ldrh	r2, [r7, #30]
 801c0b2:	8a7b      	ldrh	r3, [r7, #18]
 801c0b4:	4413      	add	r3, r2
 801c0b6:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801c0b8:	68f8      	ldr	r0, [r7, #12]
 801c0ba:	f7f7 fd6d 	bl	8013b98 <pbuf_free>
  while (p != NULL) {
 801c0be:	69bb      	ldr	r3, [r7, #24]
 801c0c0:	2b00      	cmp	r3, #0
 801c0c2:	d1dc      	bne.n	801c07e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801c0c4:	6839      	ldr	r1, [r7, #0]
 801c0c6:	6878      	ldr	r0, [r7, #4]
 801c0c8:	f000 f8c2 	bl	801c250 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801c0cc:	4b10      	ldr	r3, [pc, #64]	; (801c110 <ip_reass_free_complete_datagram+0x140>)
 801c0ce:	881b      	ldrh	r3, [r3, #0]
 801c0d0:	8bfa      	ldrh	r2, [r7, #30]
 801c0d2:	429a      	cmp	r2, r3
 801c0d4:	d905      	bls.n	801c0e2 <ip_reass_free_complete_datagram+0x112>
 801c0d6:	4b09      	ldr	r3, [pc, #36]	; (801c0fc <ip_reass_free_complete_datagram+0x12c>)
 801c0d8:	22d2      	movs	r2, #210	; 0xd2
 801c0da:	490e      	ldr	r1, [pc, #56]	; (801c114 <ip_reass_free_complete_datagram+0x144>)
 801c0dc:	4809      	ldr	r0, [pc, #36]	; (801c104 <ip_reass_free_complete_datagram+0x134>)
 801c0de:	f000 ffb1 	bl	801d044 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801c0e2:	4b0b      	ldr	r3, [pc, #44]	; (801c110 <ip_reass_free_complete_datagram+0x140>)
 801c0e4:	881a      	ldrh	r2, [r3, #0]
 801c0e6:	8bfb      	ldrh	r3, [r7, #30]
 801c0e8:	1ad3      	subs	r3, r2, r3
 801c0ea:	b29a      	uxth	r2, r3
 801c0ec:	4b08      	ldr	r3, [pc, #32]	; (801c110 <ip_reass_free_complete_datagram+0x140>)
 801c0ee:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801c0f0:	8bfb      	ldrh	r3, [r7, #30]
}
 801c0f2:	4618      	mov	r0, r3
 801c0f4:	3720      	adds	r7, #32
 801c0f6:	46bd      	mov	sp, r7
 801c0f8:	bd80      	pop	{r7, pc}
 801c0fa:	bf00      	nop
 801c0fc:	080209e8 	.word	0x080209e8
 801c100:	08020a24 	.word	0x08020a24
 801c104:	08020a30 	.word	0x08020a30
 801c108:	08020a58 	.word	0x08020a58
 801c10c:	08020a6c 	.word	0x08020a6c
 801c110:	2000465c 	.word	0x2000465c
 801c114:	08020a8c 	.word	0x08020a8c

0801c118 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801c118:	b580      	push	{r7, lr}
 801c11a:	b08a      	sub	sp, #40	; 0x28
 801c11c:	af00      	add	r7, sp, #0
 801c11e:	6078      	str	r0, [r7, #4]
 801c120:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801c122:	2300      	movs	r3, #0
 801c124:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801c126:	2300      	movs	r3, #0
 801c128:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801c12a:	2300      	movs	r3, #0
 801c12c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801c12e:	2300      	movs	r3, #0
 801c130:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801c132:	2300      	movs	r3, #0
 801c134:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801c136:	4b28      	ldr	r3, [pc, #160]	; (801c1d8 <ip_reass_remove_oldest_datagram+0xc0>)
 801c138:	681b      	ldr	r3, [r3, #0]
 801c13a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801c13c:	e030      	b.n	801c1a0 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801c13e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c140:	695a      	ldr	r2, [r3, #20]
 801c142:	687b      	ldr	r3, [r7, #4]
 801c144:	68db      	ldr	r3, [r3, #12]
 801c146:	429a      	cmp	r2, r3
 801c148:	d10c      	bne.n	801c164 <ip_reass_remove_oldest_datagram+0x4c>
 801c14a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c14c:	699a      	ldr	r2, [r3, #24]
 801c14e:	687b      	ldr	r3, [r7, #4]
 801c150:	691b      	ldr	r3, [r3, #16]
 801c152:	429a      	cmp	r2, r3
 801c154:	d106      	bne.n	801c164 <ip_reass_remove_oldest_datagram+0x4c>
 801c156:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c158:	899a      	ldrh	r2, [r3, #12]
 801c15a:	687b      	ldr	r3, [r7, #4]
 801c15c:	889b      	ldrh	r3, [r3, #4]
 801c15e:	b29b      	uxth	r3, r3
 801c160:	429a      	cmp	r2, r3
 801c162:	d014      	beq.n	801c18e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801c164:	693b      	ldr	r3, [r7, #16]
 801c166:	3301      	adds	r3, #1
 801c168:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801c16a:	6a3b      	ldr	r3, [r7, #32]
 801c16c:	2b00      	cmp	r3, #0
 801c16e:	d104      	bne.n	801c17a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801c170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c172:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c174:	69fb      	ldr	r3, [r7, #28]
 801c176:	61bb      	str	r3, [r7, #24]
 801c178:	e009      	b.n	801c18e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801c17a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c17c:	7fda      	ldrb	r2, [r3, #31]
 801c17e:	6a3b      	ldr	r3, [r7, #32]
 801c180:	7fdb      	ldrb	r3, [r3, #31]
 801c182:	429a      	cmp	r2, r3
 801c184:	d803      	bhi.n	801c18e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801c186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c188:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801c18a:	69fb      	ldr	r3, [r7, #28]
 801c18c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801c18e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c190:	681b      	ldr	r3, [r3, #0]
 801c192:	2b00      	cmp	r3, #0
 801c194:	d001      	beq.n	801c19a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801c196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c198:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801c19a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c19c:	681b      	ldr	r3, [r3, #0]
 801c19e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801c1a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c1a2:	2b00      	cmp	r3, #0
 801c1a4:	d1cb      	bne.n	801c13e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801c1a6:	6a3b      	ldr	r3, [r7, #32]
 801c1a8:	2b00      	cmp	r3, #0
 801c1aa:	d008      	beq.n	801c1be <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801c1ac:	69b9      	ldr	r1, [r7, #24]
 801c1ae:	6a38      	ldr	r0, [r7, #32]
 801c1b0:	f7ff ff0e 	bl	801bfd0 <ip_reass_free_complete_datagram>
 801c1b4:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801c1b6:	697a      	ldr	r2, [r7, #20]
 801c1b8:	68fb      	ldr	r3, [r7, #12]
 801c1ba:	4413      	add	r3, r2
 801c1bc:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801c1be:	697a      	ldr	r2, [r7, #20]
 801c1c0:	683b      	ldr	r3, [r7, #0]
 801c1c2:	429a      	cmp	r2, r3
 801c1c4:	da02      	bge.n	801c1cc <ip_reass_remove_oldest_datagram+0xb4>
 801c1c6:	693b      	ldr	r3, [r7, #16]
 801c1c8:	2b01      	cmp	r3, #1
 801c1ca:	dcac      	bgt.n	801c126 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801c1cc:	697b      	ldr	r3, [r7, #20]
}
 801c1ce:	4618      	mov	r0, r3
 801c1d0:	3728      	adds	r7, #40	; 0x28
 801c1d2:	46bd      	mov	sp, r7
 801c1d4:	bd80      	pop	{r7, pc}
 801c1d6:	bf00      	nop
 801c1d8:	20004658 	.word	0x20004658

0801c1dc <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801c1dc:	b580      	push	{r7, lr}
 801c1de:	b084      	sub	sp, #16
 801c1e0:	af00      	add	r7, sp, #0
 801c1e2:	6078      	str	r0, [r7, #4]
 801c1e4:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c1e6:	2004      	movs	r0, #4
 801c1e8:	f7f6 fde4 	bl	8012db4 <memp_malloc>
 801c1ec:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801c1ee:	68fb      	ldr	r3, [r7, #12]
 801c1f0:	2b00      	cmp	r3, #0
 801c1f2:	d110      	bne.n	801c216 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801c1f4:	6839      	ldr	r1, [r7, #0]
 801c1f6:	6878      	ldr	r0, [r7, #4]
 801c1f8:	f7ff ff8e 	bl	801c118 <ip_reass_remove_oldest_datagram>
 801c1fc:	4602      	mov	r2, r0
 801c1fe:	683b      	ldr	r3, [r7, #0]
 801c200:	4293      	cmp	r3, r2
 801c202:	dc03      	bgt.n	801c20c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801c204:	2004      	movs	r0, #4
 801c206:	f7f6 fdd5 	bl	8012db4 <memp_malloc>
 801c20a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801c20c:	68fb      	ldr	r3, [r7, #12]
 801c20e:	2b00      	cmp	r3, #0
 801c210:	d101      	bne.n	801c216 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801c212:	2300      	movs	r3, #0
 801c214:	e016      	b.n	801c244 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801c216:	2220      	movs	r2, #32
 801c218:	2100      	movs	r1, #0
 801c21a:	68f8      	ldr	r0, [r7, #12]
 801c21c:	f000 ff0a 	bl	801d034 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801c220:	68fb      	ldr	r3, [r7, #12]
 801c222:	220f      	movs	r2, #15
 801c224:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801c226:	4b09      	ldr	r3, [pc, #36]	; (801c24c <ip_reass_enqueue_new_datagram+0x70>)
 801c228:	681a      	ldr	r2, [r3, #0]
 801c22a:	68fb      	ldr	r3, [r7, #12]
 801c22c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801c22e:	4a07      	ldr	r2, [pc, #28]	; (801c24c <ip_reass_enqueue_new_datagram+0x70>)
 801c230:	68fb      	ldr	r3, [r7, #12]
 801c232:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801c234:	68fb      	ldr	r3, [r7, #12]
 801c236:	3308      	adds	r3, #8
 801c238:	2214      	movs	r2, #20
 801c23a:	6879      	ldr	r1, [r7, #4]
 801c23c:	4618      	mov	r0, r3
 801c23e:	f000 feee 	bl	801d01e <memcpy>
  return ipr;
 801c242:	68fb      	ldr	r3, [r7, #12]
}
 801c244:	4618      	mov	r0, r3
 801c246:	3710      	adds	r7, #16
 801c248:	46bd      	mov	sp, r7
 801c24a:	bd80      	pop	{r7, pc}
 801c24c:	20004658 	.word	0x20004658

0801c250 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801c250:	b580      	push	{r7, lr}
 801c252:	b082      	sub	sp, #8
 801c254:	af00      	add	r7, sp, #0
 801c256:	6078      	str	r0, [r7, #4]
 801c258:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801c25a:	4b10      	ldr	r3, [pc, #64]	; (801c29c <ip_reass_dequeue_datagram+0x4c>)
 801c25c:	681b      	ldr	r3, [r3, #0]
 801c25e:	687a      	ldr	r2, [r7, #4]
 801c260:	429a      	cmp	r2, r3
 801c262:	d104      	bne.n	801c26e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801c264:	687b      	ldr	r3, [r7, #4]
 801c266:	681b      	ldr	r3, [r3, #0]
 801c268:	4a0c      	ldr	r2, [pc, #48]	; (801c29c <ip_reass_dequeue_datagram+0x4c>)
 801c26a:	6013      	str	r3, [r2, #0]
 801c26c:	e00d      	b.n	801c28a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801c26e:	683b      	ldr	r3, [r7, #0]
 801c270:	2b00      	cmp	r3, #0
 801c272:	d106      	bne.n	801c282 <ip_reass_dequeue_datagram+0x32>
 801c274:	4b0a      	ldr	r3, [pc, #40]	; (801c2a0 <ip_reass_dequeue_datagram+0x50>)
 801c276:	f240 1245 	movw	r2, #325	; 0x145
 801c27a:	490a      	ldr	r1, [pc, #40]	; (801c2a4 <ip_reass_dequeue_datagram+0x54>)
 801c27c:	480a      	ldr	r0, [pc, #40]	; (801c2a8 <ip_reass_dequeue_datagram+0x58>)
 801c27e:	f000 fee1 	bl	801d044 <iprintf>
    prev->next = ipr->next;
 801c282:	687b      	ldr	r3, [r7, #4]
 801c284:	681a      	ldr	r2, [r3, #0]
 801c286:	683b      	ldr	r3, [r7, #0]
 801c288:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801c28a:	6879      	ldr	r1, [r7, #4]
 801c28c:	2004      	movs	r0, #4
 801c28e:	f7f6 fde3 	bl	8012e58 <memp_free>
}
 801c292:	bf00      	nop
 801c294:	3708      	adds	r7, #8
 801c296:	46bd      	mov	sp, r7
 801c298:	bd80      	pop	{r7, pc}
 801c29a:	bf00      	nop
 801c29c:	20004658 	.word	0x20004658
 801c2a0:	080209e8 	.word	0x080209e8
 801c2a4:	08020ab0 	.word	0x08020ab0
 801c2a8:	08020a30 	.word	0x08020a30

0801c2ac <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801c2ac:	b580      	push	{r7, lr}
 801c2ae:	b08c      	sub	sp, #48	; 0x30
 801c2b0:	af00      	add	r7, sp, #0
 801c2b2:	60f8      	str	r0, [r7, #12]
 801c2b4:	60b9      	str	r1, [r7, #8]
 801c2b6:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801c2b8:	2300      	movs	r3, #0
 801c2ba:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801c2bc:	2301      	movs	r3, #1
 801c2be:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801c2c0:	68bb      	ldr	r3, [r7, #8]
 801c2c2:	685b      	ldr	r3, [r3, #4]
 801c2c4:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c2c6:	69fb      	ldr	r3, [r7, #28]
 801c2c8:	885b      	ldrh	r3, [r3, #2]
 801c2ca:	b29b      	uxth	r3, r3
 801c2cc:	4618      	mov	r0, r3
 801c2ce:	f7f6 f885 	bl	80123dc <lwip_htons>
 801c2d2:	4603      	mov	r3, r0
 801c2d4:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801c2d6:	69fb      	ldr	r3, [r7, #28]
 801c2d8:	781b      	ldrb	r3, [r3, #0]
 801c2da:	f003 030f 	and.w	r3, r3, #15
 801c2de:	b2db      	uxtb	r3, r3
 801c2e0:	009b      	lsls	r3, r3, #2
 801c2e2:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801c2e4:	7e7b      	ldrb	r3, [r7, #25]
 801c2e6:	b29b      	uxth	r3, r3
 801c2e8:	8b7a      	ldrh	r2, [r7, #26]
 801c2ea:	429a      	cmp	r2, r3
 801c2ec:	d202      	bcs.n	801c2f4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c2ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801c2f2:	e135      	b.n	801c560 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801c2f4:	7e7b      	ldrb	r3, [r7, #25]
 801c2f6:	b29b      	uxth	r3, r3
 801c2f8:	8b7a      	ldrh	r2, [r7, #26]
 801c2fa:	1ad3      	subs	r3, r2, r3
 801c2fc:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801c2fe:	69fb      	ldr	r3, [r7, #28]
 801c300:	88db      	ldrh	r3, [r3, #6]
 801c302:	b29b      	uxth	r3, r3
 801c304:	4618      	mov	r0, r3
 801c306:	f7f6 f869 	bl	80123dc <lwip_htons>
 801c30a:	4603      	mov	r3, r0
 801c30c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c310:	b29b      	uxth	r3, r3
 801c312:	00db      	lsls	r3, r3, #3
 801c314:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801c316:	68bb      	ldr	r3, [r7, #8]
 801c318:	685b      	ldr	r3, [r3, #4]
 801c31a:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801c31c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c31e:	2200      	movs	r2, #0
 801c320:	701a      	strb	r2, [r3, #0]
 801c322:	2200      	movs	r2, #0
 801c324:	705a      	strb	r2, [r3, #1]
 801c326:	2200      	movs	r2, #0
 801c328:	709a      	strb	r2, [r3, #2]
 801c32a:	2200      	movs	r2, #0
 801c32c:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801c32e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c330:	8afa      	ldrh	r2, [r7, #22]
 801c332:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801c334:	8afa      	ldrh	r2, [r7, #22]
 801c336:	8b7b      	ldrh	r3, [r7, #26]
 801c338:	4413      	add	r3, r2
 801c33a:	b29a      	uxth	r2, r3
 801c33c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c33e:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801c340:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c342:	88db      	ldrh	r3, [r3, #6]
 801c344:	b29b      	uxth	r3, r3
 801c346:	8afa      	ldrh	r2, [r7, #22]
 801c348:	429a      	cmp	r2, r3
 801c34a:	d902      	bls.n	801c352 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c34c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801c350:	e106      	b.n	801c560 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801c352:	68fb      	ldr	r3, [r7, #12]
 801c354:	685b      	ldr	r3, [r3, #4]
 801c356:	627b      	str	r3, [r7, #36]	; 0x24
 801c358:	e068      	b.n	801c42c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801c35a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c35c:	685b      	ldr	r3, [r3, #4]
 801c35e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801c360:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c362:	889b      	ldrh	r3, [r3, #4]
 801c364:	b29a      	uxth	r2, r3
 801c366:	693b      	ldr	r3, [r7, #16]
 801c368:	889b      	ldrh	r3, [r3, #4]
 801c36a:	b29b      	uxth	r3, r3
 801c36c:	429a      	cmp	r2, r3
 801c36e:	d235      	bcs.n	801c3dc <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801c370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c372:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801c374:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801c376:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c378:	2b00      	cmp	r3, #0
 801c37a:	d020      	beq.n	801c3be <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801c37c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c37e:	889b      	ldrh	r3, [r3, #4]
 801c380:	b29a      	uxth	r2, r3
 801c382:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c384:	88db      	ldrh	r3, [r3, #6]
 801c386:	b29b      	uxth	r3, r3
 801c388:	429a      	cmp	r2, r3
 801c38a:	d307      	bcc.n	801c39c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801c38c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c38e:	88db      	ldrh	r3, [r3, #6]
 801c390:	b29a      	uxth	r2, r3
 801c392:	693b      	ldr	r3, [r7, #16]
 801c394:	889b      	ldrh	r3, [r3, #4]
 801c396:	b29b      	uxth	r3, r3
 801c398:	429a      	cmp	r2, r3
 801c39a:	d902      	bls.n	801c3a2 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c39c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801c3a0:	e0de      	b.n	801c560 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801c3a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c3a4:	68ba      	ldr	r2, [r7, #8]
 801c3a6:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801c3a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c3aa:	88db      	ldrh	r3, [r3, #6]
 801c3ac:	b29a      	uxth	r2, r3
 801c3ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c3b0:	889b      	ldrh	r3, [r3, #4]
 801c3b2:	b29b      	uxth	r3, r3
 801c3b4:	429a      	cmp	r2, r3
 801c3b6:	d03d      	beq.n	801c434 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c3b8:	2300      	movs	r3, #0
 801c3ba:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801c3bc:	e03a      	b.n	801c434 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801c3be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c3c0:	88db      	ldrh	r3, [r3, #6]
 801c3c2:	b29a      	uxth	r2, r3
 801c3c4:	693b      	ldr	r3, [r7, #16]
 801c3c6:	889b      	ldrh	r3, [r3, #4]
 801c3c8:	b29b      	uxth	r3, r3
 801c3ca:	429a      	cmp	r2, r3
 801c3cc:	d902      	bls.n	801c3d4 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c3ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801c3d2:	e0c5      	b.n	801c560 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801c3d4:	68fb      	ldr	r3, [r7, #12]
 801c3d6:	68ba      	ldr	r2, [r7, #8]
 801c3d8:	605a      	str	r2, [r3, #4]
      break;
 801c3da:	e02b      	b.n	801c434 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801c3dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c3de:	889b      	ldrh	r3, [r3, #4]
 801c3e0:	b29a      	uxth	r2, r3
 801c3e2:	693b      	ldr	r3, [r7, #16]
 801c3e4:	889b      	ldrh	r3, [r3, #4]
 801c3e6:	b29b      	uxth	r3, r3
 801c3e8:	429a      	cmp	r2, r3
 801c3ea:	d102      	bne.n	801c3f2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c3ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801c3f0:	e0b6      	b.n	801c560 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801c3f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c3f4:	889b      	ldrh	r3, [r3, #4]
 801c3f6:	b29a      	uxth	r2, r3
 801c3f8:	693b      	ldr	r3, [r7, #16]
 801c3fa:	88db      	ldrh	r3, [r3, #6]
 801c3fc:	b29b      	uxth	r3, r3
 801c3fe:	429a      	cmp	r2, r3
 801c400:	d202      	bcs.n	801c408 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801c402:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801c406:	e0ab      	b.n	801c560 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801c408:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c40a:	2b00      	cmp	r3, #0
 801c40c:	d009      	beq.n	801c422 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801c40e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c410:	88db      	ldrh	r3, [r3, #6]
 801c412:	b29a      	uxth	r2, r3
 801c414:	693b      	ldr	r3, [r7, #16]
 801c416:	889b      	ldrh	r3, [r3, #4]
 801c418:	b29b      	uxth	r3, r3
 801c41a:	429a      	cmp	r2, r3
 801c41c:	d001      	beq.n	801c422 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801c41e:	2300      	movs	r3, #0
 801c420:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801c422:	693b      	ldr	r3, [r7, #16]
 801c424:	681b      	ldr	r3, [r3, #0]
 801c426:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801c428:	693b      	ldr	r3, [r7, #16]
 801c42a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801c42c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c42e:	2b00      	cmp	r3, #0
 801c430:	d193      	bne.n	801c35a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801c432:	e000      	b.n	801c436 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801c434:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801c436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c438:	2b00      	cmp	r3, #0
 801c43a:	d12d      	bne.n	801c498 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801c43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c43e:	2b00      	cmp	r3, #0
 801c440:	d01c      	beq.n	801c47c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801c442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c444:	88db      	ldrh	r3, [r3, #6]
 801c446:	b29a      	uxth	r2, r3
 801c448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c44a:	889b      	ldrh	r3, [r3, #4]
 801c44c:	b29b      	uxth	r3, r3
 801c44e:	429a      	cmp	r2, r3
 801c450:	d906      	bls.n	801c460 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801c452:	4b45      	ldr	r3, [pc, #276]	; (801c568 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c454:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801c458:	4944      	ldr	r1, [pc, #272]	; (801c56c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801c45a:	4845      	ldr	r0, [pc, #276]	; (801c570 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c45c:	f000 fdf2 	bl	801d044 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801c460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c462:	68ba      	ldr	r2, [r7, #8]
 801c464:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801c466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c468:	88db      	ldrh	r3, [r3, #6]
 801c46a:	b29a      	uxth	r2, r3
 801c46c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c46e:	889b      	ldrh	r3, [r3, #4]
 801c470:	b29b      	uxth	r3, r3
 801c472:	429a      	cmp	r2, r3
 801c474:	d010      	beq.n	801c498 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801c476:	2300      	movs	r3, #0
 801c478:	623b      	str	r3, [r7, #32]
 801c47a:	e00d      	b.n	801c498 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801c47c:	68fb      	ldr	r3, [r7, #12]
 801c47e:	685b      	ldr	r3, [r3, #4]
 801c480:	2b00      	cmp	r3, #0
 801c482:	d006      	beq.n	801c492 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801c484:	4b38      	ldr	r3, [pc, #224]	; (801c568 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c486:	f240 12bf 	movw	r2, #447	; 0x1bf
 801c48a:	493a      	ldr	r1, [pc, #232]	; (801c574 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801c48c:	4838      	ldr	r0, [pc, #224]	; (801c570 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c48e:	f000 fdd9 	bl	801d044 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801c492:	68fb      	ldr	r3, [r7, #12]
 801c494:	68ba      	ldr	r2, [r7, #8]
 801c496:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801c498:	687b      	ldr	r3, [r7, #4]
 801c49a:	2b00      	cmp	r3, #0
 801c49c:	d105      	bne.n	801c4aa <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801c49e:	68fb      	ldr	r3, [r7, #12]
 801c4a0:	7f9b      	ldrb	r3, [r3, #30]
 801c4a2:	f003 0301 	and.w	r3, r3, #1
 801c4a6:	2b00      	cmp	r3, #0
 801c4a8:	d059      	beq.n	801c55e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801c4aa:	6a3b      	ldr	r3, [r7, #32]
 801c4ac:	2b00      	cmp	r3, #0
 801c4ae:	d04f      	beq.n	801c550 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801c4b0:	68fb      	ldr	r3, [r7, #12]
 801c4b2:	685b      	ldr	r3, [r3, #4]
 801c4b4:	2b00      	cmp	r3, #0
 801c4b6:	d006      	beq.n	801c4c6 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801c4b8:	68fb      	ldr	r3, [r7, #12]
 801c4ba:	685b      	ldr	r3, [r3, #4]
 801c4bc:	685b      	ldr	r3, [r3, #4]
 801c4be:	889b      	ldrh	r3, [r3, #4]
 801c4c0:	b29b      	uxth	r3, r3
 801c4c2:	2b00      	cmp	r3, #0
 801c4c4:	d002      	beq.n	801c4cc <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801c4c6:	2300      	movs	r3, #0
 801c4c8:	623b      	str	r3, [r7, #32]
 801c4ca:	e041      	b.n	801c550 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801c4cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c4ce:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801c4d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c4d2:	681b      	ldr	r3, [r3, #0]
 801c4d4:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801c4d6:	e012      	b.n	801c4fe <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801c4d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c4da:	685b      	ldr	r3, [r3, #4]
 801c4dc:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801c4de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c4e0:	88db      	ldrh	r3, [r3, #6]
 801c4e2:	b29a      	uxth	r2, r3
 801c4e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c4e6:	889b      	ldrh	r3, [r3, #4]
 801c4e8:	b29b      	uxth	r3, r3
 801c4ea:	429a      	cmp	r2, r3
 801c4ec:	d002      	beq.n	801c4f4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801c4ee:	2300      	movs	r3, #0
 801c4f0:	623b      	str	r3, [r7, #32]
            break;
 801c4f2:	e007      	b.n	801c504 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801c4f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c4f6:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801c4f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c4fa:	681b      	ldr	r3, [r3, #0]
 801c4fc:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801c4fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c500:	2b00      	cmp	r3, #0
 801c502:	d1e9      	bne.n	801c4d8 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801c504:	6a3b      	ldr	r3, [r7, #32]
 801c506:	2b00      	cmp	r3, #0
 801c508:	d022      	beq.n	801c550 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801c50a:	68fb      	ldr	r3, [r7, #12]
 801c50c:	685b      	ldr	r3, [r3, #4]
 801c50e:	2b00      	cmp	r3, #0
 801c510:	d106      	bne.n	801c520 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801c512:	4b15      	ldr	r3, [pc, #84]	; (801c568 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c514:	f240 12df 	movw	r2, #479	; 0x1df
 801c518:	4917      	ldr	r1, [pc, #92]	; (801c578 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c51a:	4815      	ldr	r0, [pc, #84]	; (801c570 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c51c:	f000 fd92 	bl	801d044 <iprintf>
          LWIP_ASSERT("sanity check",
 801c520:	68fb      	ldr	r3, [r7, #12]
 801c522:	685b      	ldr	r3, [r3, #4]
 801c524:	685b      	ldr	r3, [r3, #4]
 801c526:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801c528:	429a      	cmp	r2, r3
 801c52a:	d106      	bne.n	801c53a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801c52c:	4b0e      	ldr	r3, [pc, #56]	; (801c568 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c52e:	f240 12e1 	movw	r2, #481	; 0x1e1
 801c532:	4911      	ldr	r1, [pc, #68]	; (801c578 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801c534:	480e      	ldr	r0, [pc, #56]	; (801c570 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c536:	f000 fd85 	bl	801d044 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801c53a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c53c:	681b      	ldr	r3, [r3, #0]
 801c53e:	2b00      	cmp	r3, #0
 801c540:	d006      	beq.n	801c550 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801c542:	4b09      	ldr	r3, [pc, #36]	; (801c568 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801c544:	f240 12e3 	movw	r2, #483	; 0x1e3
 801c548:	490c      	ldr	r1, [pc, #48]	; (801c57c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801c54a:	4809      	ldr	r0, [pc, #36]	; (801c570 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801c54c:	f000 fd7a 	bl	801d044 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801c550:	6a3b      	ldr	r3, [r7, #32]
 801c552:	2b00      	cmp	r3, #0
 801c554:	bf14      	ite	ne
 801c556:	2301      	movne	r3, #1
 801c558:	2300      	moveq	r3, #0
 801c55a:	b2db      	uxtb	r3, r3
 801c55c:	e000      	b.n	801c560 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801c55e:	2300      	movs	r3, #0
}
 801c560:	4618      	mov	r0, r3
 801c562:	3730      	adds	r7, #48	; 0x30
 801c564:	46bd      	mov	sp, r7
 801c566:	bd80      	pop	{r7, pc}
 801c568:	080209e8 	.word	0x080209e8
 801c56c:	08020acc 	.word	0x08020acc
 801c570:	08020a30 	.word	0x08020a30
 801c574:	08020aec 	.word	0x08020aec
 801c578:	08020b24 	.word	0x08020b24
 801c57c:	08020b34 	.word	0x08020b34

0801c580 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801c580:	b580      	push	{r7, lr}
 801c582:	b08e      	sub	sp, #56	; 0x38
 801c584:	af00      	add	r7, sp, #0
 801c586:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801c588:	687b      	ldr	r3, [r7, #4]
 801c58a:	685b      	ldr	r3, [r3, #4]
 801c58c:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801c58e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c590:	781b      	ldrb	r3, [r3, #0]
 801c592:	f003 030f 	and.w	r3, r3, #15
 801c596:	b2db      	uxtb	r3, r3
 801c598:	009b      	lsls	r3, r3, #2
 801c59a:	b2db      	uxtb	r3, r3
 801c59c:	2b14      	cmp	r3, #20
 801c59e:	f040 8167 	bne.w	801c870 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801c5a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c5a4:	88db      	ldrh	r3, [r3, #6]
 801c5a6:	b29b      	uxth	r3, r3
 801c5a8:	4618      	mov	r0, r3
 801c5aa:	f7f5 ff17 	bl	80123dc <lwip_htons>
 801c5ae:	4603      	mov	r3, r0
 801c5b0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c5b4:	b29b      	uxth	r3, r3
 801c5b6:	00db      	lsls	r3, r3, #3
 801c5b8:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801c5ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c5bc:	885b      	ldrh	r3, [r3, #2]
 801c5be:	b29b      	uxth	r3, r3
 801c5c0:	4618      	mov	r0, r3
 801c5c2:	f7f5 ff0b 	bl	80123dc <lwip_htons>
 801c5c6:	4603      	mov	r3, r0
 801c5c8:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801c5ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c5cc:	781b      	ldrb	r3, [r3, #0]
 801c5ce:	f003 030f 	and.w	r3, r3, #15
 801c5d2:	b2db      	uxtb	r3, r3
 801c5d4:	009b      	lsls	r3, r3, #2
 801c5d6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801c5da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801c5de:	b29b      	uxth	r3, r3
 801c5e0:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801c5e2:	429a      	cmp	r2, r3
 801c5e4:	f0c0 8146 	bcc.w	801c874 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801c5e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801c5ec:	b29b      	uxth	r3, r3
 801c5ee:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801c5f0:	1ad3      	subs	r3, r2, r3
 801c5f2:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801c5f4:	6878      	ldr	r0, [r7, #4]
 801c5f6:	f7f7 fb5d 	bl	8013cb4 <pbuf_clen>
 801c5fa:	4603      	mov	r3, r0
 801c5fc:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801c5fe:	4ba3      	ldr	r3, [pc, #652]	; (801c88c <ip4_reass+0x30c>)
 801c600:	881b      	ldrh	r3, [r3, #0]
 801c602:	461a      	mov	r2, r3
 801c604:	8c3b      	ldrh	r3, [r7, #32]
 801c606:	4413      	add	r3, r2
 801c608:	2b0a      	cmp	r3, #10
 801c60a:	dd10      	ble.n	801c62e <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c60c:	8c3b      	ldrh	r3, [r7, #32]
 801c60e:	4619      	mov	r1, r3
 801c610:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801c612:	f7ff fd81 	bl	801c118 <ip_reass_remove_oldest_datagram>
 801c616:	4603      	mov	r3, r0
 801c618:	2b00      	cmp	r3, #0
 801c61a:	f000 812d 	beq.w	801c878 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801c61e:	4b9b      	ldr	r3, [pc, #620]	; (801c88c <ip4_reass+0x30c>)
 801c620:	881b      	ldrh	r3, [r3, #0]
 801c622:	461a      	mov	r2, r3
 801c624:	8c3b      	ldrh	r3, [r7, #32]
 801c626:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801c628:	2b0a      	cmp	r3, #10
 801c62a:	f300 8125 	bgt.w	801c878 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c62e:	4b98      	ldr	r3, [pc, #608]	; (801c890 <ip4_reass+0x310>)
 801c630:	681b      	ldr	r3, [r3, #0]
 801c632:	633b      	str	r3, [r7, #48]	; 0x30
 801c634:	e015      	b.n	801c662 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801c636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c638:	695a      	ldr	r2, [r3, #20]
 801c63a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c63c:	68db      	ldr	r3, [r3, #12]
 801c63e:	429a      	cmp	r2, r3
 801c640:	d10c      	bne.n	801c65c <ip4_reass+0xdc>
 801c642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c644:	699a      	ldr	r2, [r3, #24]
 801c646:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c648:	691b      	ldr	r3, [r3, #16]
 801c64a:	429a      	cmp	r2, r3
 801c64c:	d106      	bne.n	801c65c <ip4_reass+0xdc>
 801c64e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c650:	899a      	ldrh	r2, [r3, #12]
 801c652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c654:	889b      	ldrh	r3, [r3, #4]
 801c656:	b29b      	uxth	r3, r3
 801c658:	429a      	cmp	r2, r3
 801c65a:	d006      	beq.n	801c66a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801c65c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c65e:	681b      	ldr	r3, [r3, #0]
 801c660:	633b      	str	r3, [r7, #48]	; 0x30
 801c662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c664:	2b00      	cmp	r3, #0
 801c666:	d1e6      	bne.n	801c636 <ip4_reass+0xb6>
 801c668:	e000      	b.n	801c66c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801c66a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801c66c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c66e:	2b00      	cmp	r3, #0
 801c670:	d109      	bne.n	801c686 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801c672:	8c3b      	ldrh	r3, [r7, #32]
 801c674:	4619      	mov	r1, r3
 801c676:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801c678:	f7ff fdb0 	bl	801c1dc <ip_reass_enqueue_new_datagram>
 801c67c:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801c67e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c680:	2b00      	cmp	r3, #0
 801c682:	d11c      	bne.n	801c6be <ip4_reass+0x13e>
      goto nullreturn;
 801c684:	e0f9      	b.n	801c87a <ip4_reass+0x2fa>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c688:	88db      	ldrh	r3, [r3, #6]
 801c68a:	b29b      	uxth	r3, r3
 801c68c:	4618      	mov	r0, r3
 801c68e:	f7f5 fea5 	bl	80123dc <lwip_htons>
 801c692:	4603      	mov	r3, r0
 801c694:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c698:	2b00      	cmp	r3, #0
 801c69a:	d110      	bne.n	801c6be <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801c69c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c69e:	89db      	ldrh	r3, [r3, #14]
 801c6a0:	4618      	mov	r0, r3
 801c6a2:	f7f5 fe9b 	bl	80123dc <lwip_htons>
 801c6a6:	4603      	mov	r3, r0
 801c6a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801c6ac:	2b00      	cmp	r3, #0
 801c6ae:	d006      	beq.n	801c6be <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801c6b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c6b2:	3308      	adds	r3, #8
 801c6b4:	2214      	movs	r2, #20
 801c6b6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801c6b8:	4618      	mov	r0, r3
 801c6ba:	f000 fcb0 	bl	801d01e <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801c6be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c6c0:	88db      	ldrh	r3, [r3, #6]
 801c6c2:	b29b      	uxth	r3, r3
 801c6c4:	f003 0320 	and.w	r3, r3, #32
 801c6c8:	2b00      	cmp	r3, #0
 801c6ca:	bf0c      	ite	eq
 801c6cc:	2301      	moveq	r3, #1
 801c6ce:	2300      	movne	r3, #0
 801c6d0:	b2db      	uxtb	r3, r3
 801c6d2:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801c6d4:	69fb      	ldr	r3, [r7, #28]
 801c6d6:	2b00      	cmp	r3, #0
 801c6d8:	d00e      	beq.n	801c6f8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801c6da:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801c6dc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801c6de:	4413      	add	r3, r2
 801c6e0:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801c6e2:	8b7a      	ldrh	r2, [r7, #26]
 801c6e4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801c6e6:	429a      	cmp	r2, r3
 801c6e8:	f0c0 80a0 	bcc.w	801c82c <ip4_reass+0x2ac>
 801c6ec:	8b7b      	ldrh	r3, [r7, #26]
 801c6ee:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801c6f2:	4293      	cmp	r3, r2
 801c6f4:	f200 809a 	bhi.w	801c82c <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801c6f8:	69fa      	ldr	r2, [r7, #28]
 801c6fa:	6879      	ldr	r1, [r7, #4]
 801c6fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801c6fe:	f7ff fdd5 	bl	801c2ac <ip_reass_chain_frag_into_datagram_and_validate>
 801c702:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801c704:	697b      	ldr	r3, [r7, #20]
 801c706:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801c70a:	f000 8091 	beq.w	801c830 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801c70e:	4b5f      	ldr	r3, [pc, #380]	; (801c88c <ip4_reass+0x30c>)
 801c710:	881a      	ldrh	r2, [r3, #0]
 801c712:	8c3b      	ldrh	r3, [r7, #32]
 801c714:	4413      	add	r3, r2
 801c716:	b29a      	uxth	r2, r3
 801c718:	4b5c      	ldr	r3, [pc, #368]	; (801c88c <ip4_reass+0x30c>)
 801c71a:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801c71c:	69fb      	ldr	r3, [r7, #28]
 801c71e:	2b00      	cmp	r3, #0
 801c720:	d00d      	beq.n	801c73e <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801c722:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801c724:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801c726:	4413      	add	r3, r2
 801c728:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801c72a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c72c:	8a7a      	ldrh	r2, [r7, #18]
 801c72e:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801c730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c732:	7f9b      	ldrb	r3, [r3, #30]
 801c734:	f043 0301 	orr.w	r3, r3, #1
 801c738:	b2da      	uxtb	r2, r3
 801c73a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c73c:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801c73e:	697b      	ldr	r3, [r7, #20]
 801c740:	2b01      	cmp	r3, #1
 801c742:	d171      	bne.n	801c828 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801c744:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c746:	8b9b      	ldrh	r3, [r3, #28]
 801c748:	3314      	adds	r3, #20
 801c74a:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801c74c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c74e:	685b      	ldr	r3, [r3, #4]
 801c750:	685b      	ldr	r3, [r3, #4]
 801c752:	681b      	ldr	r3, [r3, #0]
 801c754:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801c756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c758:	685b      	ldr	r3, [r3, #4]
 801c75a:	685b      	ldr	r3, [r3, #4]
 801c75c:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801c75e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c760:	3308      	adds	r3, #8
 801c762:	2214      	movs	r2, #20
 801c764:	4619      	mov	r1, r3
 801c766:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801c768:	f000 fc59 	bl	801d01e <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801c76c:	8a3b      	ldrh	r3, [r7, #16]
 801c76e:	4618      	mov	r0, r3
 801c770:	f7f5 fe34 	bl	80123dc <lwip_htons>
 801c774:	4603      	mov	r3, r0
 801c776:	461a      	mov	r2, r3
 801c778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c77a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801c77c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c77e:	2200      	movs	r2, #0
 801c780:	719a      	strb	r2, [r3, #6]
 801c782:	2200      	movs	r2, #0
 801c784:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801c786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801c788:	2200      	movs	r2, #0
 801c78a:	729a      	strb	r2, [r3, #10]
 801c78c:	2200      	movs	r2, #0
 801c78e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801c790:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c792:	685b      	ldr	r3, [r3, #4]
 801c794:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801c796:	e00d      	b.n	801c7b4 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801c798:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c79a:	685b      	ldr	r3, [r3, #4]
 801c79c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801c79e:	2114      	movs	r1, #20
 801c7a0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801c7a2:	f7f7 f973 	bl	8013a8c <pbuf_remove_header>
      pbuf_cat(p, r);
 801c7a6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801c7a8:	6878      	ldr	r0, [r7, #4]
 801c7aa:	f7f7 fac3 	bl	8013d34 <pbuf_cat>
      r = iprh->next_pbuf;
 801c7ae:	68fb      	ldr	r3, [r7, #12]
 801c7b0:	681b      	ldr	r3, [r3, #0]
 801c7b2:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801c7b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c7b6:	2b00      	cmp	r3, #0
 801c7b8:	d1ee      	bne.n	801c798 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801c7ba:	4b35      	ldr	r3, [pc, #212]	; (801c890 <ip4_reass+0x310>)
 801c7bc:	681b      	ldr	r3, [r3, #0]
 801c7be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801c7c0:	429a      	cmp	r2, r3
 801c7c2:	d102      	bne.n	801c7ca <ip4_reass+0x24a>
      ipr_prev = NULL;
 801c7c4:	2300      	movs	r3, #0
 801c7c6:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c7c8:	e010      	b.n	801c7ec <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c7ca:	4b31      	ldr	r3, [pc, #196]	; (801c890 <ip4_reass+0x310>)
 801c7cc:	681b      	ldr	r3, [r3, #0]
 801c7ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c7d0:	e007      	b.n	801c7e2 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801c7d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c7d4:	681b      	ldr	r3, [r3, #0]
 801c7d6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801c7d8:	429a      	cmp	r2, r3
 801c7da:	d006      	beq.n	801c7ea <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801c7dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c7de:	681b      	ldr	r3, [r3, #0]
 801c7e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 801c7e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801c7e4:	2b00      	cmp	r3, #0
 801c7e6:	d1f4      	bne.n	801c7d2 <ip4_reass+0x252>
 801c7e8:	e000      	b.n	801c7ec <ip4_reass+0x26c>
          break;
 801c7ea:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801c7ec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801c7ee:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801c7f0:	f7ff fd2e 	bl	801c250 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801c7f4:	6878      	ldr	r0, [r7, #4]
 801c7f6:	f7f7 fa5d 	bl	8013cb4 <pbuf_clen>
 801c7fa:	4603      	mov	r3, r0
 801c7fc:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801c7fe:	4b23      	ldr	r3, [pc, #140]	; (801c88c <ip4_reass+0x30c>)
 801c800:	881b      	ldrh	r3, [r3, #0]
 801c802:	8c3a      	ldrh	r2, [r7, #32]
 801c804:	429a      	cmp	r2, r3
 801c806:	d906      	bls.n	801c816 <ip4_reass+0x296>
 801c808:	4b22      	ldr	r3, [pc, #136]	; (801c894 <ip4_reass+0x314>)
 801c80a:	f240 229b 	movw	r2, #667	; 0x29b
 801c80e:	4922      	ldr	r1, [pc, #136]	; (801c898 <ip4_reass+0x318>)
 801c810:	4822      	ldr	r0, [pc, #136]	; (801c89c <ip4_reass+0x31c>)
 801c812:	f000 fc17 	bl	801d044 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801c816:	4b1d      	ldr	r3, [pc, #116]	; (801c88c <ip4_reass+0x30c>)
 801c818:	881a      	ldrh	r2, [r3, #0]
 801c81a:	8c3b      	ldrh	r3, [r7, #32]
 801c81c:	1ad3      	subs	r3, r2, r3
 801c81e:	b29a      	uxth	r2, r3
 801c820:	4b1a      	ldr	r3, [pc, #104]	; (801c88c <ip4_reass+0x30c>)
 801c822:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801c824:	687b      	ldr	r3, [r7, #4]
 801c826:	e02c      	b.n	801c882 <ip4_reass+0x302>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801c828:	2300      	movs	r3, #0
 801c82a:	e02a      	b.n	801c882 <ip4_reass+0x302>

nullreturn_ipr:
 801c82c:	bf00      	nop
 801c82e:	e000      	b.n	801c832 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 801c830:	bf00      	nop
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801c832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c834:	2b00      	cmp	r3, #0
 801c836:	d106      	bne.n	801c846 <ip4_reass+0x2c6>
 801c838:	4b16      	ldr	r3, [pc, #88]	; (801c894 <ip4_reass+0x314>)
 801c83a:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801c83e:	4918      	ldr	r1, [pc, #96]	; (801c8a0 <ip4_reass+0x320>)
 801c840:	4816      	ldr	r0, [pc, #88]	; (801c89c <ip4_reass+0x31c>)
 801c842:	f000 fbff 	bl	801d044 <iprintf>
  if (ipr->p == NULL) {
 801c846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c848:	685b      	ldr	r3, [r3, #4]
 801c84a:	2b00      	cmp	r3, #0
 801c84c:	d114      	bne.n	801c878 <ip4_reass+0x2f8>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801c84e:	4b10      	ldr	r3, [pc, #64]	; (801c890 <ip4_reass+0x310>)
 801c850:	681b      	ldr	r3, [r3, #0]
 801c852:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801c854:	429a      	cmp	r2, r3
 801c856:	d006      	beq.n	801c866 <ip4_reass+0x2e6>
 801c858:	4b0e      	ldr	r3, [pc, #56]	; (801c894 <ip4_reass+0x314>)
 801c85a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801c85e:	4911      	ldr	r1, [pc, #68]	; (801c8a4 <ip4_reass+0x324>)
 801c860:	480e      	ldr	r0, [pc, #56]	; (801c89c <ip4_reass+0x31c>)
 801c862:	f000 fbef 	bl	801d044 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801c866:	2100      	movs	r1, #0
 801c868:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801c86a:	f7ff fcf1 	bl	801c250 <ip_reass_dequeue_datagram>
 801c86e:	e004      	b.n	801c87a <ip4_reass+0x2fa>
    goto nullreturn;
 801c870:	bf00      	nop
 801c872:	e002      	b.n	801c87a <ip4_reass+0x2fa>
    goto nullreturn;
 801c874:	bf00      	nop
 801c876:	e000      	b.n	801c87a <ip4_reass+0x2fa>
  }

nullreturn:
 801c878:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801c87a:	6878      	ldr	r0, [r7, #4]
 801c87c:	f7f7 f98c 	bl	8013b98 <pbuf_free>
  return NULL;
 801c880:	2300      	movs	r3, #0
}
 801c882:	4618      	mov	r0, r3
 801c884:	3738      	adds	r7, #56	; 0x38
 801c886:	46bd      	mov	sp, r7
 801c888:	bd80      	pop	{r7, pc}
 801c88a:	bf00      	nop
 801c88c:	2000465c 	.word	0x2000465c
 801c890:	20004658 	.word	0x20004658
 801c894:	080209e8 	.word	0x080209e8
 801c898:	08020b58 	.word	0x08020b58
 801c89c:	08020a30 	.word	0x08020a30
 801c8a0:	08020b74 	.word	0x08020b74
 801c8a4:	08020b80 	.word	0x08020b80

0801c8a8 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801c8a8:	b580      	push	{r7, lr}
 801c8aa:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801c8ac:	2005      	movs	r0, #5
 801c8ae:	f7f6 fa81 	bl	8012db4 <memp_malloc>
 801c8b2:	4603      	mov	r3, r0
}
 801c8b4:	4618      	mov	r0, r3
 801c8b6:	bd80      	pop	{r7, pc}

0801c8b8 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801c8b8:	b580      	push	{r7, lr}
 801c8ba:	b082      	sub	sp, #8
 801c8bc:	af00      	add	r7, sp, #0
 801c8be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801c8c0:	687b      	ldr	r3, [r7, #4]
 801c8c2:	2b00      	cmp	r3, #0
 801c8c4:	d106      	bne.n	801c8d4 <ip_frag_free_pbuf_custom_ref+0x1c>
 801c8c6:	4b07      	ldr	r3, [pc, #28]	; (801c8e4 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801c8c8:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801c8cc:	4906      	ldr	r1, [pc, #24]	; (801c8e8 <ip_frag_free_pbuf_custom_ref+0x30>)
 801c8ce:	4807      	ldr	r0, [pc, #28]	; (801c8ec <ip_frag_free_pbuf_custom_ref+0x34>)
 801c8d0:	f000 fbb8 	bl	801d044 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801c8d4:	6879      	ldr	r1, [r7, #4]
 801c8d6:	2005      	movs	r0, #5
 801c8d8:	f7f6 fabe 	bl	8012e58 <memp_free>
}
 801c8dc:	bf00      	nop
 801c8de:	3708      	adds	r7, #8
 801c8e0:	46bd      	mov	sp, r7
 801c8e2:	bd80      	pop	{r7, pc}
 801c8e4:	080209e8 	.word	0x080209e8
 801c8e8:	08020ba0 	.word	0x08020ba0
 801c8ec:	08020a30 	.word	0x08020a30

0801c8f0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801c8f0:	b580      	push	{r7, lr}
 801c8f2:	b084      	sub	sp, #16
 801c8f4:	af00      	add	r7, sp, #0
 801c8f6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801c8f8:	687b      	ldr	r3, [r7, #4]
 801c8fa:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801c8fc:	68fb      	ldr	r3, [r7, #12]
 801c8fe:	2b00      	cmp	r3, #0
 801c900:	d106      	bne.n	801c910 <ipfrag_free_pbuf_custom+0x20>
 801c902:	4b11      	ldr	r3, [pc, #68]	; (801c948 <ipfrag_free_pbuf_custom+0x58>)
 801c904:	f240 22ce 	movw	r2, #718	; 0x2ce
 801c908:	4910      	ldr	r1, [pc, #64]	; (801c94c <ipfrag_free_pbuf_custom+0x5c>)
 801c90a:	4811      	ldr	r0, [pc, #68]	; (801c950 <ipfrag_free_pbuf_custom+0x60>)
 801c90c:	f000 fb9a 	bl	801d044 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801c910:	68fa      	ldr	r2, [r7, #12]
 801c912:	687b      	ldr	r3, [r7, #4]
 801c914:	429a      	cmp	r2, r3
 801c916:	d006      	beq.n	801c926 <ipfrag_free_pbuf_custom+0x36>
 801c918:	4b0b      	ldr	r3, [pc, #44]	; (801c948 <ipfrag_free_pbuf_custom+0x58>)
 801c91a:	f240 22cf 	movw	r2, #719	; 0x2cf
 801c91e:	490d      	ldr	r1, [pc, #52]	; (801c954 <ipfrag_free_pbuf_custom+0x64>)
 801c920:	480b      	ldr	r0, [pc, #44]	; (801c950 <ipfrag_free_pbuf_custom+0x60>)
 801c922:	f000 fb8f 	bl	801d044 <iprintf>
  if (pcr->original != NULL) {
 801c926:	68fb      	ldr	r3, [r7, #12]
 801c928:	695b      	ldr	r3, [r3, #20]
 801c92a:	2b00      	cmp	r3, #0
 801c92c:	d004      	beq.n	801c938 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801c92e:	68fb      	ldr	r3, [r7, #12]
 801c930:	695b      	ldr	r3, [r3, #20]
 801c932:	4618      	mov	r0, r3
 801c934:	f7f7 f930 	bl	8013b98 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801c938:	68f8      	ldr	r0, [r7, #12]
 801c93a:	f7ff ffbd 	bl	801c8b8 <ip_frag_free_pbuf_custom_ref>
}
 801c93e:	bf00      	nop
 801c940:	3710      	adds	r7, #16
 801c942:	46bd      	mov	sp, r7
 801c944:	bd80      	pop	{r7, pc}
 801c946:	bf00      	nop
 801c948:	080209e8 	.word	0x080209e8
 801c94c:	08020bac 	.word	0x08020bac
 801c950:	08020a30 	.word	0x08020a30
 801c954:	08020bb8 	.word	0x08020bb8

0801c958 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801c958:	b580      	push	{r7, lr}
 801c95a:	b094      	sub	sp, #80	; 0x50
 801c95c:	af02      	add	r7, sp, #8
 801c95e:	60f8      	str	r0, [r7, #12]
 801c960:	60b9      	str	r1, [r7, #8]
 801c962:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801c964:	2300      	movs	r3, #0
 801c966:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801c96a:	68bb      	ldr	r3, [r7, #8]
 801c96c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801c96e:	3b14      	subs	r3, #20
 801c970:	2b00      	cmp	r3, #0
 801c972:	da00      	bge.n	801c976 <ip4_frag+0x1e>
 801c974:	3307      	adds	r3, #7
 801c976:	10db      	asrs	r3, r3, #3
 801c978:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801c97a:	2314      	movs	r3, #20
 801c97c:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801c97e:	68fb      	ldr	r3, [r7, #12]
 801c980:	685b      	ldr	r3, [r3, #4]
 801c982:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801c984:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801c986:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801c988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c98a:	781b      	ldrb	r3, [r3, #0]
 801c98c:	f003 030f 	and.w	r3, r3, #15
 801c990:	b2db      	uxtb	r3, r3
 801c992:	009b      	lsls	r3, r3, #2
 801c994:	b2db      	uxtb	r3, r3
 801c996:	2b14      	cmp	r3, #20
 801c998:	d002      	beq.n	801c9a0 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801c99a:	f06f 0305 	mvn.w	r3, #5
 801c99e:	e10f      	b.n	801cbc0 <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801c9a0:	68fb      	ldr	r3, [r7, #12]
 801c9a2:	895b      	ldrh	r3, [r3, #10]
 801c9a4:	2b13      	cmp	r3, #19
 801c9a6:	d809      	bhi.n	801c9bc <ip4_frag+0x64>
 801c9a8:	4b87      	ldr	r3, [pc, #540]	; (801cbc8 <ip4_frag+0x270>)
 801c9aa:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801c9ae:	4987      	ldr	r1, [pc, #540]	; (801cbcc <ip4_frag+0x274>)
 801c9b0:	4887      	ldr	r0, [pc, #540]	; (801cbd0 <ip4_frag+0x278>)
 801c9b2:	f000 fb47 	bl	801d044 <iprintf>
 801c9b6:	f06f 0305 	mvn.w	r3, #5
 801c9ba:	e101      	b.n	801cbc0 <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801c9bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801c9be:	88db      	ldrh	r3, [r3, #6]
 801c9c0:	b29b      	uxth	r3, r3
 801c9c2:	4618      	mov	r0, r3
 801c9c4:	f7f5 fd0a 	bl	80123dc <lwip_htons>
 801c9c8:	4603      	mov	r3, r0
 801c9ca:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801c9cc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c9ce:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801c9d2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801c9d6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801c9d8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801c9dc:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801c9de:	68fb      	ldr	r3, [r7, #12]
 801c9e0:	891b      	ldrh	r3, [r3, #8]
 801c9e2:	3b14      	subs	r3, #20
 801c9e4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801c9e8:	e0e0      	b.n	801cbac <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801c9ea:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801c9ec:	00db      	lsls	r3, r3, #3
 801c9ee:	b29b      	uxth	r3, r3
 801c9f0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801c9f4:	4293      	cmp	r3, r2
 801c9f6:	bf28      	it	cs
 801c9f8:	4613      	movcs	r3, r2
 801c9fa:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801c9fc:	f44f 7220 	mov.w	r2, #640	; 0x280
 801ca00:	2114      	movs	r1, #20
 801ca02:	200e      	movs	r0, #14
 801ca04:	f7f6 fde8 	bl	80135d8 <pbuf_alloc>
 801ca08:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801ca0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ca0c:	2b00      	cmp	r3, #0
 801ca0e:	f000 80d4 	beq.w	801cbba <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801ca12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ca14:	895b      	ldrh	r3, [r3, #10]
 801ca16:	2b13      	cmp	r3, #19
 801ca18:	d806      	bhi.n	801ca28 <ip4_frag+0xd0>
 801ca1a:	4b6b      	ldr	r3, [pc, #428]	; (801cbc8 <ip4_frag+0x270>)
 801ca1c:	f240 3225 	movw	r2, #805	; 0x325
 801ca20:	496c      	ldr	r1, [pc, #432]	; (801cbd4 <ip4_frag+0x27c>)
 801ca22:	486b      	ldr	r0, [pc, #428]	; (801cbd0 <ip4_frag+0x278>)
 801ca24:	f000 fb0e 	bl	801d044 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801ca28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ca2a:	685b      	ldr	r3, [r3, #4]
 801ca2c:	2214      	movs	r2, #20
 801ca2e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801ca30:	4618      	mov	r0, r3
 801ca32:	f000 faf4 	bl	801d01e <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801ca36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ca38:	685b      	ldr	r3, [r3, #4]
 801ca3a:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801ca3c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801ca3e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801ca42:	e064      	b.n	801cb0e <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801ca44:	68fb      	ldr	r3, [r7, #12]
 801ca46:	895a      	ldrh	r2, [r3, #10]
 801ca48:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801ca4a:	1ad3      	subs	r3, r2, r3
 801ca4c:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801ca4e:	68fb      	ldr	r3, [r7, #12]
 801ca50:	895b      	ldrh	r3, [r3, #10]
 801ca52:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801ca54:	429a      	cmp	r2, r3
 801ca56:	d906      	bls.n	801ca66 <ip4_frag+0x10e>
 801ca58:	4b5b      	ldr	r3, [pc, #364]	; (801cbc8 <ip4_frag+0x270>)
 801ca5a:	f240 322d 	movw	r2, #813	; 0x32d
 801ca5e:	495e      	ldr	r1, [pc, #376]	; (801cbd8 <ip4_frag+0x280>)
 801ca60:	485b      	ldr	r0, [pc, #364]	; (801cbd0 <ip4_frag+0x278>)
 801ca62:	f000 faef 	bl	801d044 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801ca66:	8bfa      	ldrh	r2, [r7, #30]
 801ca68:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801ca6c:	4293      	cmp	r3, r2
 801ca6e:	bf28      	it	cs
 801ca70:	4613      	movcs	r3, r2
 801ca72:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801ca76:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801ca7a:	2b00      	cmp	r3, #0
 801ca7c:	d105      	bne.n	801ca8a <ip4_frag+0x132>
        poff = 0;
 801ca7e:	2300      	movs	r3, #0
 801ca80:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801ca82:	68fb      	ldr	r3, [r7, #12]
 801ca84:	681b      	ldr	r3, [r3, #0]
 801ca86:	60fb      	str	r3, [r7, #12]
        continue;
 801ca88:	e041      	b.n	801cb0e <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801ca8a:	f7ff ff0d 	bl	801c8a8 <ip_frag_alloc_pbuf_custom_ref>
 801ca8e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801ca90:	69bb      	ldr	r3, [r7, #24]
 801ca92:	2b00      	cmp	r3, #0
 801ca94:	d103      	bne.n	801ca9e <ip4_frag+0x146>
        pbuf_free(rambuf);
 801ca96:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801ca98:	f7f7 f87e 	bl	8013b98 <pbuf_free>
        goto memerr;
 801ca9c:	e08e      	b.n	801cbbc <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801ca9e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801caa0:	68fb      	ldr	r3, [r7, #12]
 801caa2:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801caa4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801caa6:	4413      	add	r3, r2
 801caa8:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801caac:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801cab0:	9201      	str	r2, [sp, #4]
 801cab2:	9300      	str	r3, [sp, #0]
 801cab4:	4603      	mov	r3, r0
 801cab6:	2241      	movs	r2, #65	; 0x41
 801cab8:	2000      	movs	r0, #0
 801caba:	f7f6 feb3 	bl	8013824 <pbuf_alloced_custom>
 801cabe:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801cac0:	697b      	ldr	r3, [r7, #20]
 801cac2:	2b00      	cmp	r3, #0
 801cac4:	d106      	bne.n	801cad4 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801cac6:	69b8      	ldr	r0, [r7, #24]
 801cac8:	f7ff fef6 	bl	801c8b8 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801cacc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801cace:	f7f7 f863 	bl	8013b98 <pbuf_free>
        goto memerr;
 801cad2:	e073      	b.n	801cbbc <ip4_frag+0x264>
      }
      pbuf_ref(p);
 801cad4:	68f8      	ldr	r0, [r7, #12]
 801cad6:	f7f7 f905 	bl	8013ce4 <pbuf_ref>
      pcr->original = p;
 801cada:	69bb      	ldr	r3, [r7, #24]
 801cadc:	68fa      	ldr	r2, [r7, #12]
 801cade:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801cae0:	69bb      	ldr	r3, [r7, #24]
 801cae2:	4a3e      	ldr	r2, [pc, #248]	; (801cbdc <ip4_frag+0x284>)
 801cae4:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801cae6:	6979      	ldr	r1, [r7, #20]
 801cae8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801caea:	f7f7 f923 	bl	8013d34 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801caee:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801caf2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801caf6:	1ad3      	subs	r3, r2, r3
 801caf8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801cafc:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801cb00:	2b00      	cmp	r3, #0
 801cb02:	d004      	beq.n	801cb0e <ip4_frag+0x1b6>
        poff = 0;
 801cb04:	2300      	movs	r3, #0
 801cb06:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801cb08:	68fb      	ldr	r3, [r7, #12]
 801cb0a:	681b      	ldr	r3, [r3, #0]
 801cb0c:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801cb0e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801cb12:	2b00      	cmp	r3, #0
 801cb14:	d196      	bne.n	801ca44 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801cb16:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801cb18:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801cb1c:	4413      	add	r3, r2
 801cb1e:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801cb20:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801cb24:	68bb      	ldr	r3, [r7, #8]
 801cb26:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801cb28:	3b14      	subs	r3, #20
 801cb2a:	429a      	cmp	r2, r3
 801cb2c:	bfd4      	ite	le
 801cb2e:	2301      	movle	r3, #1
 801cb30:	2300      	movgt	r3, #0
 801cb32:	b2db      	uxtb	r3, r3
 801cb34:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801cb36:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801cb3a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801cb3e:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801cb40:	6a3b      	ldr	r3, [r7, #32]
 801cb42:	2b00      	cmp	r3, #0
 801cb44:	d002      	beq.n	801cb4c <ip4_frag+0x1f4>
 801cb46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801cb48:	2b00      	cmp	r3, #0
 801cb4a:	d003      	beq.n	801cb54 <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801cb4c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801cb4e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801cb52:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801cb54:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801cb56:	4618      	mov	r0, r3
 801cb58:	f7f5 fc40 	bl	80123dc <lwip_htons>
 801cb5c:	4603      	mov	r3, r0
 801cb5e:	461a      	mov	r2, r3
 801cb60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cb62:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801cb64:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801cb66:	3314      	adds	r3, #20
 801cb68:	b29b      	uxth	r3, r3
 801cb6a:	4618      	mov	r0, r3
 801cb6c:	f7f5 fc36 	bl	80123dc <lwip_htons>
 801cb70:	4603      	mov	r3, r0
 801cb72:	461a      	mov	r2, r3
 801cb74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cb76:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801cb78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cb7a:	2200      	movs	r2, #0
 801cb7c:	729a      	strb	r2, [r3, #10]
 801cb7e:	2200      	movs	r2, #0
 801cb80:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801cb82:	68bb      	ldr	r3, [r7, #8]
 801cb84:	695b      	ldr	r3, [r3, #20]
 801cb86:	687a      	ldr	r2, [r7, #4]
 801cb88:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801cb8a:	68b8      	ldr	r0, [r7, #8]
 801cb8c:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801cb8e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801cb90:	f7f7 f802 	bl	8013b98 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801cb94:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801cb98:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801cb9a:	1ad3      	subs	r3, r2, r3
 801cb9c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801cba0:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801cba4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801cba6:	4413      	add	r3, r2
 801cba8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801cbac:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801cbb0:	2b00      	cmp	r3, #0
 801cbb2:	f47f af1a 	bne.w	801c9ea <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801cbb6:	2300      	movs	r3, #0
 801cbb8:	e002      	b.n	801cbc0 <ip4_frag+0x268>
      goto memerr;
 801cbba:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801cbbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 801cbc0:	4618      	mov	r0, r3
 801cbc2:	3748      	adds	r7, #72	; 0x48
 801cbc4:	46bd      	mov	sp, r7
 801cbc6:	bd80      	pop	{r7, pc}
 801cbc8:	080209e8 	.word	0x080209e8
 801cbcc:	08020bc4 	.word	0x08020bc4
 801cbd0:	08020a30 	.word	0x08020a30
 801cbd4:	08020be0 	.word	0x08020be0
 801cbd8:	08020c00 	.word	0x08020c00
 801cbdc:	0801c8f1 	.word	0x0801c8f1

0801cbe0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801cbe0:	b580      	push	{r7, lr}
 801cbe2:	b086      	sub	sp, #24
 801cbe4:	af00      	add	r7, sp, #0
 801cbe6:	6078      	str	r0, [r7, #4]
 801cbe8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801cbea:	230e      	movs	r3, #14
 801cbec:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801cbee:	687b      	ldr	r3, [r7, #4]
 801cbf0:	895b      	ldrh	r3, [r3, #10]
 801cbf2:	2b0e      	cmp	r3, #14
 801cbf4:	d96e      	bls.n	801ccd4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801cbf6:	687b      	ldr	r3, [r7, #4]
 801cbf8:	7bdb      	ldrb	r3, [r3, #15]
 801cbfa:	2b00      	cmp	r3, #0
 801cbfc:	d106      	bne.n	801cc0c <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801cbfe:	683b      	ldr	r3, [r7, #0]
 801cc00:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801cc04:	3301      	adds	r3, #1
 801cc06:	b2da      	uxtb	r2, r3
 801cc08:	687b      	ldr	r3, [r7, #4]
 801cc0a:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801cc0c:	687b      	ldr	r3, [r7, #4]
 801cc0e:	685b      	ldr	r3, [r3, #4]
 801cc10:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801cc12:	693b      	ldr	r3, [r7, #16]
 801cc14:	7b1a      	ldrb	r2, [r3, #12]
 801cc16:	7b5b      	ldrb	r3, [r3, #13]
 801cc18:	021b      	lsls	r3, r3, #8
 801cc1a:	4313      	orrs	r3, r2
 801cc1c:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801cc1e:	693b      	ldr	r3, [r7, #16]
 801cc20:	781b      	ldrb	r3, [r3, #0]
 801cc22:	f003 0301 	and.w	r3, r3, #1
 801cc26:	2b00      	cmp	r3, #0
 801cc28:	d023      	beq.n	801cc72 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801cc2a:	693b      	ldr	r3, [r7, #16]
 801cc2c:	781b      	ldrb	r3, [r3, #0]
 801cc2e:	2b01      	cmp	r3, #1
 801cc30:	d10f      	bne.n	801cc52 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801cc32:	693b      	ldr	r3, [r7, #16]
 801cc34:	785b      	ldrb	r3, [r3, #1]
 801cc36:	2b00      	cmp	r3, #0
 801cc38:	d11b      	bne.n	801cc72 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801cc3a:	693b      	ldr	r3, [r7, #16]
 801cc3c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801cc3e:	2b5e      	cmp	r3, #94	; 0x5e
 801cc40:	d117      	bne.n	801cc72 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801cc42:	687b      	ldr	r3, [r7, #4]
 801cc44:	7b5b      	ldrb	r3, [r3, #13]
 801cc46:	f043 0310 	orr.w	r3, r3, #16
 801cc4a:	b2da      	uxtb	r2, r3
 801cc4c:	687b      	ldr	r3, [r7, #4]
 801cc4e:	735a      	strb	r2, [r3, #13]
 801cc50:	e00f      	b.n	801cc72 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801cc52:	693b      	ldr	r3, [r7, #16]
 801cc54:	2206      	movs	r2, #6
 801cc56:	4928      	ldr	r1, [pc, #160]	; (801ccf8 <ethernet_input+0x118>)
 801cc58:	4618      	mov	r0, r3
 801cc5a:	f000 f9d1 	bl	801d000 <memcmp>
 801cc5e:	4603      	mov	r3, r0
 801cc60:	2b00      	cmp	r3, #0
 801cc62:	d106      	bne.n	801cc72 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801cc64:	687b      	ldr	r3, [r7, #4]
 801cc66:	7b5b      	ldrb	r3, [r3, #13]
 801cc68:	f043 0308 	orr.w	r3, r3, #8
 801cc6c:	b2da      	uxtb	r2, r3
 801cc6e:	687b      	ldr	r3, [r7, #4]
 801cc70:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801cc72:	89fb      	ldrh	r3, [r7, #14]
 801cc74:	2b08      	cmp	r3, #8
 801cc76:	d003      	beq.n	801cc80 <ethernet_input+0xa0>
 801cc78:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801cc7c:	d014      	beq.n	801cca8 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801cc7e:	e032      	b.n	801cce6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801cc80:	683b      	ldr	r3, [r7, #0]
 801cc82:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801cc86:	f003 0308 	and.w	r3, r3, #8
 801cc8a:	2b00      	cmp	r3, #0
 801cc8c:	d024      	beq.n	801ccd8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801cc8e:	8afb      	ldrh	r3, [r7, #22]
 801cc90:	4619      	mov	r1, r3
 801cc92:	6878      	ldr	r0, [r7, #4]
 801cc94:	f7f6 fefa 	bl	8013a8c <pbuf_remove_header>
 801cc98:	4603      	mov	r3, r0
 801cc9a:	2b00      	cmp	r3, #0
 801cc9c:	d11e      	bne.n	801ccdc <ethernet_input+0xfc>
        ip4_input(p, netif);
 801cc9e:	6839      	ldr	r1, [r7, #0]
 801cca0:	6878      	ldr	r0, [r7, #4]
 801cca2:	f7fe ff2d 	bl	801bb00 <ip4_input>
      break;
 801cca6:	e013      	b.n	801ccd0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801cca8:	683b      	ldr	r3, [r7, #0]
 801ccaa:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801ccae:	f003 0308 	and.w	r3, r3, #8
 801ccb2:	2b00      	cmp	r3, #0
 801ccb4:	d014      	beq.n	801cce0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801ccb6:	8afb      	ldrh	r3, [r7, #22]
 801ccb8:	4619      	mov	r1, r3
 801ccba:	6878      	ldr	r0, [r7, #4]
 801ccbc:	f7f6 fee6 	bl	8013a8c <pbuf_remove_header>
 801ccc0:	4603      	mov	r3, r0
 801ccc2:	2b00      	cmp	r3, #0
 801ccc4:	d10e      	bne.n	801cce4 <ethernet_input+0x104>
        etharp_input(p, netif);
 801ccc6:	6839      	ldr	r1, [r7, #0]
 801ccc8:	6878      	ldr	r0, [r7, #4]
 801ccca:	f7fe f8cd 	bl	801ae68 <etharp_input>
      break;
 801ccce:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801ccd0:	2300      	movs	r3, #0
 801ccd2:	e00c      	b.n	801ccee <ethernet_input+0x10e>
    goto free_and_return;
 801ccd4:	bf00      	nop
 801ccd6:	e006      	b.n	801cce6 <ethernet_input+0x106>
        goto free_and_return;
 801ccd8:	bf00      	nop
 801ccda:	e004      	b.n	801cce6 <ethernet_input+0x106>
        goto free_and_return;
 801ccdc:	bf00      	nop
 801ccde:	e002      	b.n	801cce6 <ethernet_input+0x106>
        goto free_and_return;
 801cce0:	bf00      	nop
 801cce2:	e000      	b.n	801cce6 <ethernet_input+0x106>
        goto free_and_return;
 801cce4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801cce6:	6878      	ldr	r0, [r7, #4]
 801cce8:	f7f6 ff56 	bl	8013b98 <pbuf_free>
  return ERR_OK;
 801ccec:	2300      	movs	r3, #0
}
 801ccee:	4618      	mov	r0, r3
 801ccf0:	3718      	adds	r7, #24
 801ccf2:	46bd      	mov	sp, r7
 801ccf4:	bd80      	pop	{r7, pc}
 801ccf6:	bf00      	nop
 801ccf8:	08031910 	.word	0x08031910

0801ccfc <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801ccfc:	b580      	push	{r7, lr}
 801ccfe:	b086      	sub	sp, #24
 801cd00:	af00      	add	r7, sp, #0
 801cd02:	60f8      	str	r0, [r7, #12]
 801cd04:	60b9      	str	r1, [r7, #8]
 801cd06:	607a      	str	r2, [r7, #4]
 801cd08:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801cd0a:	8c3b      	ldrh	r3, [r7, #32]
 801cd0c:	4618      	mov	r0, r3
 801cd0e:	f7f5 fb65 	bl	80123dc <lwip_htons>
 801cd12:	4603      	mov	r3, r0
 801cd14:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801cd16:	210e      	movs	r1, #14
 801cd18:	68b8      	ldr	r0, [r7, #8]
 801cd1a:	f7f6 fea7 	bl	8013a6c <pbuf_add_header>
 801cd1e:	4603      	mov	r3, r0
 801cd20:	2b00      	cmp	r3, #0
 801cd22:	d125      	bne.n	801cd70 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801cd24:	68bb      	ldr	r3, [r7, #8]
 801cd26:	685b      	ldr	r3, [r3, #4]
 801cd28:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801cd2a:	693b      	ldr	r3, [r7, #16]
 801cd2c:	8afa      	ldrh	r2, [r7, #22]
 801cd2e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801cd30:	693b      	ldr	r3, [r7, #16]
 801cd32:	2206      	movs	r2, #6
 801cd34:	6839      	ldr	r1, [r7, #0]
 801cd36:	4618      	mov	r0, r3
 801cd38:	f000 f971 	bl	801d01e <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801cd3c:	693b      	ldr	r3, [r7, #16]
 801cd3e:	3306      	adds	r3, #6
 801cd40:	2206      	movs	r2, #6
 801cd42:	6879      	ldr	r1, [r7, #4]
 801cd44:	4618      	mov	r0, r3
 801cd46:	f000 f96a 	bl	801d01e <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801cd4a:	68fb      	ldr	r3, [r7, #12]
 801cd4c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801cd50:	2b06      	cmp	r3, #6
 801cd52:	d006      	beq.n	801cd62 <ethernet_output+0x66>
 801cd54:	4b0a      	ldr	r3, [pc, #40]	; (801cd80 <ethernet_output+0x84>)
 801cd56:	f240 1233 	movw	r2, #307	; 0x133
 801cd5a:	490a      	ldr	r1, [pc, #40]	; (801cd84 <ethernet_output+0x88>)
 801cd5c:	480a      	ldr	r0, [pc, #40]	; (801cd88 <ethernet_output+0x8c>)
 801cd5e:	f000 f971 	bl	801d044 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801cd62:	68fb      	ldr	r3, [r7, #12]
 801cd64:	699b      	ldr	r3, [r3, #24]
 801cd66:	68b9      	ldr	r1, [r7, #8]
 801cd68:	68f8      	ldr	r0, [r7, #12]
 801cd6a:	4798      	blx	r3
 801cd6c:	4603      	mov	r3, r0
 801cd6e:	e002      	b.n	801cd76 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801cd70:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801cd72:	f06f 0301 	mvn.w	r3, #1
}
 801cd76:	4618      	mov	r0, r3
 801cd78:	3718      	adds	r7, #24
 801cd7a:	46bd      	mov	sp, r7
 801cd7c:	bd80      	pop	{r7, pc}
 801cd7e:	bf00      	nop
 801cd80:	08020c10 	.word	0x08020c10
 801cd84:	08020c48 	.word	0x08020c48
 801cd88:	08020c7c 	.word	0x08020c7c

0801cd8c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801cd8c:	b580      	push	{r7, lr}
 801cd8e:	b086      	sub	sp, #24
 801cd90:	af00      	add	r7, sp, #0
 801cd92:	6078      	str	r0, [r7, #4]
 801cd94:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801cd96:	683b      	ldr	r3, [r7, #0]
 801cd98:	60bb      	str	r3, [r7, #8]
 801cd9a:	2304      	movs	r3, #4
 801cd9c:	60fb      	str	r3, [r7, #12]
 801cd9e:	2300      	movs	r3, #0
 801cda0:	613b      	str	r3, [r7, #16]
 801cda2:	2300      	movs	r3, #0
 801cda4:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801cda6:	f107 0308 	add.w	r3, r7, #8
 801cdaa:	2100      	movs	r1, #0
 801cdac:	4618      	mov	r0, r3
 801cdae:	f7f1 fe2d 	bl	800ea0c <osMessageCreate>
 801cdb2:	4602      	mov	r2, r0
 801cdb4:	687b      	ldr	r3, [r7, #4]
 801cdb6:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801cdb8:	687b      	ldr	r3, [r7, #4]
 801cdba:	681b      	ldr	r3, [r3, #0]
 801cdbc:	2b00      	cmp	r3, #0
 801cdbe:	d102      	bne.n	801cdc6 <sys_mbox_new+0x3a>
    return ERR_MEM;
 801cdc0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801cdc4:	e000      	b.n	801cdc8 <sys_mbox_new+0x3c>

  return ERR_OK;
 801cdc6:	2300      	movs	r3, #0
}
 801cdc8:	4618      	mov	r0, r3
 801cdca:	3718      	adds	r7, #24
 801cdcc:	46bd      	mov	sp, r7
 801cdce:	bd80      	pop	{r7, pc}

0801cdd0 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801cdd0:	b580      	push	{r7, lr}
 801cdd2:	b084      	sub	sp, #16
 801cdd4:	af00      	add	r7, sp, #0
 801cdd6:	6078      	str	r0, [r7, #4]
 801cdd8:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801cdda:	687b      	ldr	r3, [r7, #4]
 801cddc:	681b      	ldr	r3, [r3, #0]
 801cdde:	6839      	ldr	r1, [r7, #0]
 801cde0:	2200      	movs	r2, #0
 801cde2:	4618      	mov	r0, r3
 801cde4:	f7f1 fe3c 	bl	800ea60 <osMessagePut>
 801cde8:	4603      	mov	r3, r0
 801cdea:	2b00      	cmp	r3, #0
 801cdec:	d102      	bne.n	801cdf4 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801cdee:	2300      	movs	r3, #0
 801cdf0:	73fb      	strb	r3, [r7, #15]
 801cdf2:	e001      	b.n	801cdf8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801cdf4:	23ff      	movs	r3, #255	; 0xff
 801cdf6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801cdf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801cdfc:	4618      	mov	r0, r3
 801cdfe:	3710      	adds	r7, #16
 801ce00:	46bd      	mov	sp, r7
 801ce02:	bd80      	pop	{r7, pc}

0801ce04 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801ce04:	b580      	push	{r7, lr}
 801ce06:	b08c      	sub	sp, #48	; 0x30
 801ce08:	af00      	add	r7, sp, #0
 801ce0a:	61f8      	str	r0, [r7, #28]
 801ce0c:	61b9      	str	r1, [r7, #24]
 801ce0e:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801ce10:	f7f1 fc37 	bl	800e682 <osKernelSysTick>
 801ce14:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801ce16:	697b      	ldr	r3, [r7, #20]
 801ce18:	2b00      	cmp	r3, #0
 801ce1a:	d017      	beq.n	801ce4c <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801ce1c:	69fb      	ldr	r3, [r7, #28]
 801ce1e:	6819      	ldr	r1, [r3, #0]
 801ce20:	f107 0320 	add.w	r3, r7, #32
 801ce24:	697a      	ldr	r2, [r7, #20]
 801ce26:	4618      	mov	r0, r3
 801ce28:	f7f1 fe5a 	bl	800eae0 <osMessageGet>

    if(event.status == osEventMessage)
 801ce2c:	6a3b      	ldr	r3, [r7, #32]
 801ce2e:	2b10      	cmp	r3, #16
 801ce30:	d109      	bne.n	801ce46 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801ce32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ce34:	461a      	mov	r2, r3
 801ce36:	69bb      	ldr	r3, [r7, #24]
 801ce38:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801ce3a:	f7f1 fc22 	bl	800e682 <osKernelSysTick>
 801ce3e:	4602      	mov	r2, r0
 801ce40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ce42:	1ad3      	subs	r3, r2, r3
 801ce44:	e019      	b.n	801ce7a <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801ce46:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801ce4a:	e016      	b.n	801ce7a <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801ce4c:	69fb      	ldr	r3, [r7, #28]
 801ce4e:	6819      	ldr	r1, [r3, #0]
 801ce50:	463b      	mov	r3, r7
 801ce52:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801ce56:	4618      	mov	r0, r3
 801ce58:	f7f1 fe42 	bl	800eae0 <osMessageGet>
 801ce5c:	f107 0320 	add.w	r3, r7, #32
 801ce60:	463a      	mov	r2, r7
 801ce62:	ca07      	ldmia	r2, {r0, r1, r2}
 801ce64:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801ce68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801ce6a:	461a      	mov	r2, r3
 801ce6c:	69bb      	ldr	r3, [r7, #24]
 801ce6e:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801ce70:	f7f1 fc07 	bl	800e682 <osKernelSysTick>
 801ce74:	4602      	mov	r2, r0
 801ce76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801ce78:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801ce7a:	4618      	mov	r0, r3
 801ce7c:	3730      	adds	r7, #48	; 0x30
 801ce7e:	46bd      	mov	sp, r7
 801ce80:	bd80      	pop	{r7, pc}

0801ce82 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801ce82:	b480      	push	{r7}
 801ce84:	b083      	sub	sp, #12
 801ce86:	af00      	add	r7, sp, #0
 801ce88:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801ce8a:	687b      	ldr	r3, [r7, #4]
 801ce8c:	681b      	ldr	r3, [r3, #0]
 801ce8e:	2b00      	cmp	r3, #0
 801ce90:	d101      	bne.n	801ce96 <sys_mbox_valid+0x14>
    return 0;
 801ce92:	2300      	movs	r3, #0
 801ce94:	e000      	b.n	801ce98 <sys_mbox_valid+0x16>
  else
    return 1;
 801ce96:	2301      	movs	r3, #1
}
 801ce98:	4618      	mov	r0, r3
 801ce9a:	370c      	adds	r7, #12
 801ce9c:	46bd      	mov	sp, r7
 801ce9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cea2:	4770      	bx	lr

0801cea4 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801cea4:	b580      	push	{r7, lr}
 801cea6:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801cea8:	4803      	ldr	r0, [pc, #12]	; (801ceb8 <sys_init+0x14>)
 801ceaa:	f7f1 fc5a 	bl	800e762 <osMutexCreate>
 801ceae:	4602      	mov	r2, r0
 801ceb0:	4b02      	ldr	r3, [pc, #8]	; (801cebc <sys_init+0x18>)
 801ceb2:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801ceb4:	bf00      	nop
 801ceb6:	bd80      	pop	{r7, pc}
 801ceb8:	08031920 	.word	0x08031920
 801cebc:	2000b3dc 	.word	0x2000b3dc

0801cec0 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801cec0:	b580      	push	{r7, lr}
 801cec2:	b084      	sub	sp, #16
 801cec4:	af00      	add	r7, sp, #0
 801cec6:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801cec8:	2300      	movs	r3, #0
 801ceca:	60bb      	str	r3, [r7, #8]
 801cecc:	2300      	movs	r3, #0
 801cece:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801ced0:	f107 0308 	add.w	r3, r7, #8
 801ced4:	4618      	mov	r0, r3
 801ced6:	f7f1 fc44 	bl	800e762 <osMutexCreate>
 801ceda:	4602      	mov	r2, r0
 801cedc:	687b      	ldr	r3, [r7, #4]
 801cede:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801cee0:	687b      	ldr	r3, [r7, #4]
 801cee2:	681b      	ldr	r3, [r3, #0]
 801cee4:	2b00      	cmp	r3, #0
 801cee6:	d102      	bne.n	801ceee <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801cee8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801ceec:	e000      	b.n	801cef0 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801ceee:	2300      	movs	r3, #0
}
 801cef0:	4618      	mov	r0, r3
 801cef2:	3710      	adds	r7, #16
 801cef4:	46bd      	mov	sp, r7
 801cef6:	bd80      	pop	{r7, pc}

0801cef8 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801cef8:	b580      	push	{r7, lr}
 801cefa:	b082      	sub	sp, #8
 801cefc:	af00      	add	r7, sp, #0
 801cefe:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801cf00:	687b      	ldr	r3, [r7, #4]
 801cf02:	681b      	ldr	r3, [r3, #0]
 801cf04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 801cf08:	4618      	mov	r0, r3
 801cf0a:	f7f1 fc43 	bl	800e794 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801cf0e:	bf00      	nop
 801cf10:	3708      	adds	r7, #8
 801cf12:	46bd      	mov	sp, r7
 801cf14:	bd80      	pop	{r7, pc}

0801cf16 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801cf16:	b580      	push	{r7, lr}
 801cf18:	b082      	sub	sp, #8
 801cf1a:	af00      	add	r7, sp, #0
 801cf1c:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801cf1e:	687b      	ldr	r3, [r7, #4]
 801cf20:	681b      	ldr	r3, [r3, #0]
 801cf22:	4618      	mov	r0, r3
 801cf24:	f7f1 fc84 	bl	800e830 <osMutexRelease>
}
 801cf28:	bf00      	nop
 801cf2a:	3708      	adds	r7, #8
 801cf2c:	46bd      	mov	sp, r7
 801cf2e:	bd80      	pop	{r7, pc}

0801cf30 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801cf30:	b580      	push	{r7, lr}
 801cf32:	b08c      	sub	sp, #48	; 0x30
 801cf34:	af00      	add	r7, sp, #0
 801cf36:	60f8      	str	r0, [r7, #12]
 801cf38:	60b9      	str	r1, [r7, #8]
 801cf3a:	607a      	str	r2, [r7, #4]
 801cf3c:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801cf3e:	f107 0314 	add.w	r3, r7, #20
 801cf42:	2200      	movs	r2, #0
 801cf44:	601a      	str	r2, [r3, #0]
 801cf46:	605a      	str	r2, [r3, #4]
 801cf48:	609a      	str	r2, [r3, #8]
 801cf4a:	60da      	str	r2, [r3, #12]
 801cf4c:	611a      	str	r2, [r3, #16]
 801cf4e:	615a      	str	r2, [r3, #20]
 801cf50:	619a      	str	r2, [r3, #24]
 801cf52:	68fb      	ldr	r3, [r7, #12]
 801cf54:	617b      	str	r3, [r7, #20]
 801cf56:	68bb      	ldr	r3, [r7, #8]
 801cf58:	61bb      	str	r3, [r7, #24]
 801cf5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801cf5c:	b21b      	sxth	r3, r3
 801cf5e:	83bb      	strh	r3, [r7, #28]
 801cf60:	683b      	ldr	r3, [r7, #0]
 801cf62:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 801cf64:	f107 0314 	add.w	r3, r7, #20
 801cf68:	6879      	ldr	r1, [r7, #4]
 801cf6a:	4618      	mov	r0, r3
 801cf6c:	f7f1 fb99 	bl	800e6a2 <osThreadCreate>
 801cf70:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801cf72:	4618      	mov	r0, r3
 801cf74:	3730      	adds	r7, #48	; 0x30
 801cf76:	46bd      	mov	sp, r7
 801cf78:	bd80      	pop	{r7, pc}
	...

0801cf7c <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801cf7c:	b580      	push	{r7, lr}
 801cf7e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801cf80:	4b04      	ldr	r3, [pc, #16]	; (801cf94 <sys_arch_protect+0x18>)
 801cf82:	681b      	ldr	r3, [r3, #0]
 801cf84:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 801cf88:	4618      	mov	r0, r3
 801cf8a:	f7f1 fc03 	bl	800e794 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801cf8e:	2301      	movs	r3, #1
}
 801cf90:	4618      	mov	r0, r3
 801cf92:	bd80      	pop	{r7, pc}
 801cf94:	2000b3dc 	.word	0x2000b3dc

0801cf98 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801cf98:	b580      	push	{r7, lr}
 801cf9a:	b082      	sub	sp, #8
 801cf9c:	af00      	add	r7, sp, #0
 801cf9e:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801cfa0:	4b04      	ldr	r3, [pc, #16]	; (801cfb4 <sys_arch_unprotect+0x1c>)
 801cfa2:	681b      	ldr	r3, [r3, #0]
 801cfa4:	4618      	mov	r0, r3
 801cfa6:	f7f1 fc43 	bl	800e830 <osMutexRelease>
}
 801cfaa:	bf00      	nop
 801cfac:	3708      	adds	r7, #8
 801cfae:	46bd      	mov	sp, r7
 801cfb0:	bd80      	pop	{r7, pc}
 801cfb2:	bf00      	nop
 801cfb4:	2000b3dc 	.word	0x2000b3dc

0801cfb8 <__libc_init_array>:
 801cfb8:	b570      	push	{r4, r5, r6, lr}
 801cfba:	4e0d      	ldr	r6, [pc, #52]	; (801cff0 <__libc_init_array+0x38>)
 801cfbc:	4c0d      	ldr	r4, [pc, #52]	; (801cff4 <__libc_init_array+0x3c>)
 801cfbe:	1ba4      	subs	r4, r4, r6
 801cfc0:	10a4      	asrs	r4, r4, #2
 801cfc2:	2500      	movs	r5, #0
 801cfc4:	42a5      	cmp	r5, r4
 801cfc6:	d109      	bne.n	801cfdc <__libc_init_array+0x24>
 801cfc8:	4e0b      	ldr	r6, [pc, #44]	; (801cff8 <__libc_init_array+0x40>)
 801cfca:	4c0c      	ldr	r4, [pc, #48]	; (801cffc <__libc_init_array+0x44>)
 801cfcc:	f000 ff7a 	bl	801dec4 <_init>
 801cfd0:	1ba4      	subs	r4, r4, r6
 801cfd2:	10a4      	asrs	r4, r4, #2
 801cfd4:	2500      	movs	r5, #0
 801cfd6:	42a5      	cmp	r5, r4
 801cfd8:	d105      	bne.n	801cfe6 <__libc_init_array+0x2e>
 801cfda:	bd70      	pop	{r4, r5, r6, pc}
 801cfdc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801cfe0:	4798      	blx	r3
 801cfe2:	3501      	adds	r5, #1
 801cfe4:	e7ee      	b.n	801cfc4 <__libc_init_array+0xc>
 801cfe6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801cfea:	4798      	blx	r3
 801cfec:	3501      	adds	r5, #1
 801cfee:	e7f2      	b.n	801cfd6 <__libc_init_array+0x1e>
 801cff0:	080319c8 	.word	0x080319c8
 801cff4:	080319c8 	.word	0x080319c8
 801cff8:	080319c8 	.word	0x080319c8
 801cffc:	080319cc 	.word	0x080319cc

0801d000 <memcmp>:
 801d000:	b530      	push	{r4, r5, lr}
 801d002:	2400      	movs	r4, #0
 801d004:	42a2      	cmp	r2, r4
 801d006:	d101      	bne.n	801d00c <memcmp+0xc>
 801d008:	2000      	movs	r0, #0
 801d00a:	e007      	b.n	801d01c <memcmp+0x1c>
 801d00c:	5d03      	ldrb	r3, [r0, r4]
 801d00e:	3401      	adds	r4, #1
 801d010:	190d      	adds	r5, r1, r4
 801d012:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801d016:	42ab      	cmp	r3, r5
 801d018:	d0f4      	beq.n	801d004 <memcmp+0x4>
 801d01a:	1b58      	subs	r0, r3, r5
 801d01c:	bd30      	pop	{r4, r5, pc}

0801d01e <memcpy>:
 801d01e:	b510      	push	{r4, lr}
 801d020:	1e43      	subs	r3, r0, #1
 801d022:	440a      	add	r2, r1
 801d024:	4291      	cmp	r1, r2
 801d026:	d100      	bne.n	801d02a <memcpy+0xc>
 801d028:	bd10      	pop	{r4, pc}
 801d02a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801d02e:	f803 4f01 	strb.w	r4, [r3, #1]!
 801d032:	e7f7      	b.n	801d024 <memcpy+0x6>

0801d034 <memset>:
 801d034:	4402      	add	r2, r0
 801d036:	4603      	mov	r3, r0
 801d038:	4293      	cmp	r3, r2
 801d03a:	d100      	bne.n	801d03e <memset+0xa>
 801d03c:	4770      	bx	lr
 801d03e:	f803 1b01 	strb.w	r1, [r3], #1
 801d042:	e7f9      	b.n	801d038 <memset+0x4>

0801d044 <iprintf>:
 801d044:	b40f      	push	{r0, r1, r2, r3}
 801d046:	4b0a      	ldr	r3, [pc, #40]	; (801d070 <iprintf+0x2c>)
 801d048:	b513      	push	{r0, r1, r4, lr}
 801d04a:	681c      	ldr	r4, [r3, #0]
 801d04c:	b124      	cbz	r4, 801d058 <iprintf+0x14>
 801d04e:	69a3      	ldr	r3, [r4, #24]
 801d050:	b913      	cbnz	r3, 801d058 <iprintf+0x14>
 801d052:	4620      	mov	r0, r4
 801d054:	f000 f8a2 	bl	801d19c <__sinit>
 801d058:	ab05      	add	r3, sp, #20
 801d05a:	9a04      	ldr	r2, [sp, #16]
 801d05c:	68a1      	ldr	r1, [r4, #8]
 801d05e:	9301      	str	r3, [sp, #4]
 801d060:	4620      	mov	r0, r4
 801d062:	f000 f9ff 	bl	801d464 <_vfiprintf_r>
 801d066:	b002      	add	sp, #8
 801d068:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801d06c:	b004      	add	sp, #16
 801d06e:	4770      	bx	lr
 801d070:	2000005c 	.word	0x2000005c

0801d074 <rand>:
 801d074:	b538      	push	{r3, r4, r5, lr}
 801d076:	4b13      	ldr	r3, [pc, #76]	; (801d0c4 <rand+0x50>)
 801d078:	681c      	ldr	r4, [r3, #0]
 801d07a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801d07c:	b97b      	cbnz	r3, 801d09e <rand+0x2a>
 801d07e:	2018      	movs	r0, #24
 801d080:	f000 f916 	bl	801d2b0 <malloc>
 801d084:	4a10      	ldr	r2, [pc, #64]	; (801d0c8 <rand+0x54>)
 801d086:	4b11      	ldr	r3, [pc, #68]	; (801d0cc <rand+0x58>)
 801d088:	63a0      	str	r0, [r4, #56]	; 0x38
 801d08a:	e9c0 2300 	strd	r2, r3, [r0]
 801d08e:	4b10      	ldr	r3, [pc, #64]	; (801d0d0 <rand+0x5c>)
 801d090:	6083      	str	r3, [r0, #8]
 801d092:	230b      	movs	r3, #11
 801d094:	8183      	strh	r3, [r0, #12]
 801d096:	2201      	movs	r2, #1
 801d098:	2300      	movs	r3, #0
 801d09a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801d09e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801d0a0:	480c      	ldr	r0, [pc, #48]	; (801d0d4 <rand+0x60>)
 801d0a2:	690a      	ldr	r2, [r1, #16]
 801d0a4:	694b      	ldr	r3, [r1, #20]
 801d0a6:	4c0c      	ldr	r4, [pc, #48]	; (801d0d8 <rand+0x64>)
 801d0a8:	4350      	muls	r0, r2
 801d0aa:	fb04 0003 	mla	r0, r4, r3, r0
 801d0ae:	fba2 2304 	umull	r2, r3, r2, r4
 801d0b2:	4403      	add	r3, r0
 801d0b4:	1c54      	adds	r4, r2, #1
 801d0b6:	f143 0500 	adc.w	r5, r3, #0
 801d0ba:	e9c1 4504 	strd	r4, r5, [r1, #16]
 801d0be:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 801d0c2:	bd38      	pop	{r3, r4, r5, pc}
 801d0c4:	2000005c 	.word	0x2000005c
 801d0c8:	abcd330e 	.word	0xabcd330e
 801d0cc:	e66d1234 	.word	0xe66d1234
 801d0d0:	0005deec 	.word	0x0005deec
 801d0d4:	5851f42d 	.word	0x5851f42d
 801d0d8:	4c957f2d 	.word	0x4c957f2d

0801d0dc <strchr>:
 801d0dc:	b2c9      	uxtb	r1, r1
 801d0de:	4603      	mov	r3, r0
 801d0e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d0e4:	b11a      	cbz	r2, 801d0ee <strchr+0x12>
 801d0e6:	428a      	cmp	r2, r1
 801d0e8:	d1f9      	bne.n	801d0de <strchr+0x2>
 801d0ea:	4618      	mov	r0, r3
 801d0ec:	4770      	bx	lr
 801d0ee:	2900      	cmp	r1, #0
 801d0f0:	bf18      	it	ne
 801d0f2:	2300      	movne	r3, #0
 801d0f4:	e7f9      	b.n	801d0ea <strchr+0xe>

0801d0f6 <strncmp>:
 801d0f6:	b510      	push	{r4, lr}
 801d0f8:	b16a      	cbz	r2, 801d116 <strncmp+0x20>
 801d0fa:	3901      	subs	r1, #1
 801d0fc:	1884      	adds	r4, r0, r2
 801d0fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 801d102:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801d106:	4293      	cmp	r3, r2
 801d108:	d103      	bne.n	801d112 <strncmp+0x1c>
 801d10a:	42a0      	cmp	r0, r4
 801d10c:	d001      	beq.n	801d112 <strncmp+0x1c>
 801d10e:	2b00      	cmp	r3, #0
 801d110:	d1f5      	bne.n	801d0fe <strncmp+0x8>
 801d112:	1a98      	subs	r0, r3, r2
 801d114:	bd10      	pop	{r4, pc}
 801d116:	4610      	mov	r0, r2
 801d118:	e7fc      	b.n	801d114 <strncmp+0x1e>
	...

0801d11c <std>:
 801d11c:	2300      	movs	r3, #0
 801d11e:	b510      	push	{r4, lr}
 801d120:	4604      	mov	r4, r0
 801d122:	e9c0 3300 	strd	r3, r3, [r0]
 801d126:	6083      	str	r3, [r0, #8]
 801d128:	8181      	strh	r1, [r0, #12]
 801d12a:	6643      	str	r3, [r0, #100]	; 0x64
 801d12c:	81c2      	strh	r2, [r0, #14]
 801d12e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801d132:	6183      	str	r3, [r0, #24]
 801d134:	4619      	mov	r1, r3
 801d136:	2208      	movs	r2, #8
 801d138:	305c      	adds	r0, #92	; 0x5c
 801d13a:	f7ff ff7b 	bl	801d034 <memset>
 801d13e:	4b05      	ldr	r3, [pc, #20]	; (801d154 <std+0x38>)
 801d140:	6263      	str	r3, [r4, #36]	; 0x24
 801d142:	4b05      	ldr	r3, [pc, #20]	; (801d158 <std+0x3c>)
 801d144:	62a3      	str	r3, [r4, #40]	; 0x28
 801d146:	4b05      	ldr	r3, [pc, #20]	; (801d15c <std+0x40>)
 801d148:	62e3      	str	r3, [r4, #44]	; 0x2c
 801d14a:	4b05      	ldr	r3, [pc, #20]	; (801d160 <std+0x44>)
 801d14c:	6224      	str	r4, [r4, #32]
 801d14e:	6323      	str	r3, [r4, #48]	; 0x30
 801d150:	bd10      	pop	{r4, pc}
 801d152:	bf00      	nop
 801d154:	0801d9c1 	.word	0x0801d9c1
 801d158:	0801d9e3 	.word	0x0801d9e3
 801d15c:	0801da1b 	.word	0x0801da1b
 801d160:	0801da3f 	.word	0x0801da3f

0801d164 <_cleanup_r>:
 801d164:	4901      	ldr	r1, [pc, #4]	; (801d16c <_cleanup_r+0x8>)
 801d166:	f000 b885 	b.w	801d274 <_fwalk_reent>
 801d16a:	bf00      	nop
 801d16c:	0801dd19 	.word	0x0801dd19

0801d170 <__sfmoreglue>:
 801d170:	b570      	push	{r4, r5, r6, lr}
 801d172:	1e4a      	subs	r2, r1, #1
 801d174:	2568      	movs	r5, #104	; 0x68
 801d176:	4355      	muls	r5, r2
 801d178:	460e      	mov	r6, r1
 801d17a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801d17e:	f000 f8ed 	bl	801d35c <_malloc_r>
 801d182:	4604      	mov	r4, r0
 801d184:	b140      	cbz	r0, 801d198 <__sfmoreglue+0x28>
 801d186:	2100      	movs	r1, #0
 801d188:	e9c0 1600 	strd	r1, r6, [r0]
 801d18c:	300c      	adds	r0, #12
 801d18e:	60a0      	str	r0, [r4, #8]
 801d190:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801d194:	f7ff ff4e 	bl	801d034 <memset>
 801d198:	4620      	mov	r0, r4
 801d19a:	bd70      	pop	{r4, r5, r6, pc}

0801d19c <__sinit>:
 801d19c:	6983      	ldr	r3, [r0, #24]
 801d19e:	b510      	push	{r4, lr}
 801d1a0:	4604      	mov	r4, r0
 801d1a2:	bb33      	cbnz	r3, 801d1f2 <__sinit+0x56>
 801d1a4:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801d1a8:	6503      	str	r3, [r0, #80]	; 0x50
 801d1aa:	4b12      	ldr	r3, [pc, #72]	; (801d1f4 <__sinit+0x58>)
 801d1ac:	4a12      	ldr	r2, [pc, #72]	; (801d1f8 <__sinit+0x5c>)
 801d1ae:	681b      	ldr	r3, [r3, #0]
 801d1b0:	6282      	str	r2, [r0, #40]	; 0x28
 801d1b2:	4298      	cmp	r0, r3
 801d1b4:	bf04      	itt	eq
 801d1b6:	2301      	moveq	r3, #1
 801d1b8:	6183      	streq	r3, [r0, #24]
 801d1ba:	f000 f81f 	bl	801d1fc <__sfp>
 801d1be:	6060      	str	r0, [r4, #4]
 801d1c0:	4620      	mov	r0, r4
 801d1c2:	f000 f81b 	bl	801d1fc <__sfp>
 801d1c6:	60a0      	str	r0, [r4, #8]
 801d1c8:	4620      	mov	r0, r4
 801d1ca:	f000 f817 	bl	801d1fc <__sfp>
 801d1ce:	2200      	movs	r2, #0
 801d1d0:	60e0      	str	r0, [r4, #12]
 801d1d2:	2104      	movs	r1, #4
 801d1d4:	6860      	ldr	r0, [r4, #4]
 801d1d6:	f7ff ffa1 	bl	801d11c <std>
 801d1da:	2201      	movs	r2, #1
 801d1dc:	2109      	movs	r1, #9
 801d1de:	68a0      	ldr	r0, [r4, #8]
 801d1e0:	f7ff ff9c 	bl	801d11c <std>
 801d1e4:	2202      	movs	r2, #2
 801d1e6:	2112      	movs	r1, #18
 801d1e8:	68e0      	ldr	r0, [r4, #12]
 801d1ea:	f7ff ff97 	bl	801d11c <std>
 801d1ee:	2301      	movs	r3, #1
 801d1f0:	61a3      	str	r3, [r4, #24]
 801d1f2:	bd10      	pop	{r4, pc}
 801d1f4:	08031928 	.word	0x08031928
 801d1f8:	0801d165 	.word	0x0801d165

0801d1fc <__sfp>:
 801d1fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d1fe:	4b1b      	ldr	r3, [pc, #108]	; (801d26c <__sfp+0x70>)
 801d200:	681e      	ldr	r6, [r3, #0]
 801d202:	69b3      	ldr	r3, [r6, #24]
 801d204:	4607      	mov	r7, r0
 801d206:	b913      	cbnz	r3, 801d20e <__sfp+0x12>
 801d208:	4630      	mov	r0, r6
 801d20a:	f7ff ffc7 	bl	801d19c <__sinit>
 801d20e:	3648      	adds	r6, #72	; 0x48
 801d210:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801d214:	3b01      	subs	r3, #1
 801d216:	d503      	bpl.n	801d220 <__sfp+0x24>
 801d218:	6833      	ldr	r3, [r6, #0]
 801d21a:	b133      	cbz	r3, 801d22a <__sfp+0x2e>
 801d21c:	6836      	ldr	r6, [r6, #0]
 801d21e:	e7f7      	b.n	801d210 <__sfp+0x14>
 801d220:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801d224:	b16d      	cbz	r5, 801d242 <__sfp+0x46>
 801d226:	3468      	adds	r4, #104	; 0x68
 801d228:	e7f4      	b.n	801d214 <__sfp+0x18>
 801d22a:	2104      	movs	r1, #4
 801d22c:	4638      	mov	r0, r7
 801d22e:	f7ff ff9f 	bl	801d170 <__sfmoreglue>
 801d232:	6030      	str	r0, [r6, #0]
 801d234:	2800      	cmp	r0, #0
 801d236:	d1f1      	bne.n	801d21c <__sfp+0x20>
 801d238:	230c      	movs	r3, #12
 801d23a:	603b      	str	r3, [r7, #0]
 801d23c:	4604      	mov	r4, r0
 801d23e:	4620      	mov	r0, r4
 801d240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801d242:	4b0b      	ldr	r3, [pc, #44]	; (801d270 <__sfp+0x74>)
 801d244:	6665      	str	r5, [r4, #100]	; 0x64
 801d246:	e9c4 5500 	strd	r5, r5, [r4]
 801d24a:	60a5      	str	r5, [r4, #8]
 801d24c:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801d250:	e9c4 5505 	strd	r5, r5, [r4, #20]
 801d254:	2208      	movs	r2, #8
 801d256:	4629      	mov	r1, r5
 801d258:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801d25c:	f7ff feea 	bl	801d034 <memset>
 801d260:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801d264:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801d268:	e7e9      	b.n	801d23e <__sfp+0x42>
 801d26a:	bf00      	nop
 801d26c:	08031928 	.word	0x08031928
 801d270:	ffff0001 	.word	0xffff0001

0801d274 <_fwalk_reent>:
 801d274:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801d278:	4680      	mov	r8, r0
 801d27a:	4689      	mov	r9, r1
 801d27c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801d280:	2600      	movs	r6, #0
 801d282:	b914      	cbnz	r4, 801d28a <_fwalk_reent+0x16>
 801d284:	4630      	mov	r0, r6
 801d286:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801d28a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801d28e:	3f01      	subs	r7, #1
 801d290:	d501      	bpl.n	801d296 <_fwalk_reent+0x22>
 801d292:	6824      	ldr	r4, [r4, #0]
 801d294:	e7f5      	b.n	801d282 <_fwalk_reent+0xe>
 801d296:	89ab      	ldrh	r3, [r5, #12]
 801d298:	2b01      	cmp	r3, #1
 801d29a:	d907      	bls.n	801d2ac <_fwalk_reent+0x38>
 801d29c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801d2a0:	3301      	adds	r3, #1
 801d2a2:	d003      	beq.n	801d2ac <_fwalk_reent+0x38>
 801d2a4:	4629      	mov	r1, r5
 801d2a6:	4640      	mov	r0, r8
 801d2a8:	47c8      	blx	r9
 801d2aa:	4306      	orrs	r6, r0
 801d2ac:	3568      	adds	r5, #104	; 0x68
 801d2ae:	e7ee      	b.n	801d28e <_fwalk_reent+0x1a>

0801d2b0 <malloc>:
 801d2b0:	4b02      	ldr	r3, [pc, #8]	; (801d2bc <malloc+0xc>)
 801d2b2:	4601      	mov	r1, r0
 801d2b4:	6818      	ldr	r0, [r3, #0]
 801d2b6:	f000 b851 	b.w	801d35c <_malloc_r>
 801d2ba:	bf00      	nop
 801d2bc:	2000005c 	.word	0x2000005c

0801d2c0 <_free_r>:
 801d2c0:	b538      	push	{r3, r4, r5, lr}
 801d2c2:	4605      	mov	r5, r0
 801d2c4:	2900      	cmp	r1, #0
 801d2c6:	d045      	beq.n	801d354 <_free_r+0x94>
 801d2c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801d2cc:	1f0c      	subs	r4, r1, #4
 801d2ce:	2b00      	cmp	r3, #0
 801d2d0:	bfb8      	it	lt
 801d2d2:	18e4      	addlt	r4, r4, r3
 801d2d4:	f000 fdc0 	bl	801de58 <__malloc_lock>
 801d2d8:	4a1f      	ldr	r2, [pc, #124]	; (801d358 <_free_r+0x98>)
 801d2da:	6813      	ldr	r3, [r2, #0]
 801d2dc:	4610      	mov	r0, r2
 801d2de:	b933      	cbnz	r3, 801d2ee <_free_r+0x2e>
 801d2e0:	6063      	str	r3, [r4, #4]
 801d2e2:	6014      	str	r4, [r2, #0]
 801d2e4:	4628      	mov	r0, r5
 801d2e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d2ea:	f000 bdb6 	b.w	801de5a <__malloc_unlock>
 801d2ee:	42a3      	cmp	r3, r4
 801d2f0:	d90c      	bls.n	801d30c <_free_r+0x4c>
 801d2f2:	6821      	ldr	r1, [r4, #0]
 801d2f4:	1862      	adds	r2, r4, r1
 801d2f6:	4293      	cmp	r3, r2
 801d2f8:	bf04      	itt	eq
 801d2fa:	681a      	ldreq	r2, [r3, #0]
 801d2fc:	685b      	ldreq	r3, [r3, #4]
 801d2fe:	6063      	str	r3, [r4, #4]
 801d300:	bf04      	itt	eq
 801d302:	1852      	addeq	r2, r2, r1
 801d304:	6022      	streq	r2, [r4, #0]
 801d306:	6004      	str	r4, [r0, #0]
 801d308:	e7ec      	b.n	801d2e4 <_free_r+0x24>
 801d30a:	4613      	mov	r3, r2
 801d30c:	685a      	ldr	r2, [r3, #4]
 801d30e:	b10a      	cbz	r2, 801d314 <_free_r+0x54>
 801d310:	42a2      	cmp	r2, r4
 801d312:	d9fa      	bls.n	801d30a <_free_r+0x4a>
 801d314:	6819      	ldr	r1, [r3, #0]
 801d316:	1858      	adds	r0, r3, r1
 801d318:	42a0      	cmp	r0, r4
 801d31a:	d10b      	bne.n	801d334 <_free_r+0x74>
 801d31c:	6820      	ldr	r0, [r4, #0]
 801d31e:	4401      	add	r1, r0
 801d320:	1858      	adds	r0, r3, r1
 801d322:	4282      	cmp	r2, r0
 801d324:	6019      	str	r1, [r3, #0]
 801d326:	d1dd      	bne.n	801d2e4 <_free_r+0x24>
 801d328:	6810      	ldr	r0, [r2, #0]
 801d32a:	6852      	ldr	r2, [r2, #4]
 801d32c:	605a      	str	r2, [r3, #4]
 801d32e:	4401      	add	r1, r0
 801d330:	6019      	str	r1, [r3, #0]
 801d332:	e7d7      	b.n	801d2e4 <_free_r+0x24>
 801d334:	d902      	bls.n	801d33c <_free_r+0x7c>
 801d336:	230c      	movs	r3, #12
 801d338:	602b      	str	r3, [r5, #0]
 801d33a:	e7d3      	b.n	801d2e4 <_free_r+0x24>
 801d33c:	6820      	ldr	r0, [r4, #0]
 801d33e:	1821      	adds	r1, r4, r0
 801d340:	428a      	cmp	r2, r1
 801d342:	bf04      	itt	eq
 801d344:	6811      	ldreq	r1, [r2, #0]
 801d346:	6852      	ldreq	r2, [r2, #4]
 801d348:	6062      	str	r2, [r4, #4]
 801d34a:	bf04      	itt	eq
 801d34c:	1809      	addeq	r1, r1, r0
 801d34e:	6021      	streq	r1, [r4, #0]
 801d350:	605c      	str	r4, [r3, #4]
 801d352:	e7c7      	b.n	801d2e4 <_free_r+0x24>
 801d354:	bd38      	pop	{r3, r4, r5, pc}
 801d356:	bf00      	nop
 801d358:	20004660 	.word	0x20004660

0801d35c <_malloc_r>:
 801d35c:	b570      	push	{r4, r5, r6, lr}
 801d35e:	1ccd      	adds	r5, r1, #3
 801d360:	f025 0503 	bic.w	r5, r5, #3
 801d364:	3508      	adds	r5, #8
 801d366:	2d0c      	cmp	r5, #12
 801d368:	bf38      	it	cc
 801d36a:	250c      	movcc	r5, #12
 801d36c:	2d00      	cmp	r5, #0
 801d36e:	4606      	mov	r6, r0
 801d370:	db01      	blt.n	801d376 <_malloc_r+0x1a>
 801d372:	42a9      	cmp	r1, r5
 801d374:	d903      	bls.n	801d37e <_malloc_r+0x22>
 801d376:	230c      	movs	r3, #12
 801d378:	6033      	str	r3, [r6, #0]
 801d37a:	2000      	movs	r0, #0
 801d37c:	bd70      	pop	{r4, r5, r6, pc}
 801d37e:	f000 fd6b 	bl	801de58 <__malloc_lock>
 801d382:	4a21      	ldr	r2, [pc, #132]	; (801d408 <_malloc_r+0xac>)
 801d384:	6814      	ldr	r4, [r2, #0]
 801d386:	4621      	mov	r1, r4
 801d388:	b991      	cbnz	r1, 801d3b0 <_malloc_r+0x54>
 801d38a:	4c20      	ldr	r4, [pc, #128]	; (801d40c <_malloc_r+0xb0>)
 801d38c:	6823      	ldr	r3, [r4, #0]
 801d38e:	b91b      	cbnz	r3, 801d398 <_malloc_r+0x3c>
 801d390:	4630      	mov	r0, r6
 801d392:	f000 fb05 	bl	801d9a0 <_sbrk_r>
 801d396:	6020      	str	r0, [r4, #0]
 801d398:	4629      	mov	r1, r5
 801d39a:	4630      	mov	r0, r6
 801d39c:	f000 fb00 	bl	801d9a0 <_sbrk_r>
 801d3a0:	1c43      	adds	r3, r0, #1
 801d3a2:	d124      	bne.n	801d3ee <_malloc_r+0x92>
 801d3a4:	230c      	movs	r3, #12
 801d3a6:	6033      	str	r3, [r6, #0]
 801d3a8:	4630      	mov	r0, r6
 801d3aa:	f000 fd56 	bl	801de5a <__malloc_unlock>
 801d3ae:	e7e4      	b.n	801d37a <_malloc_r+0x1e>
 801d3b0:	680b      	ldr	r3, [r1, #0]
 801d3b2:	1b5b      	subs	r3, r3, r5
 801d3b4:	d418      	bmi.n	801d3e8 <_malloc_r+0x8c>
 801d3b6:	2b0b      	cmp	r3, #11
 801d3b8:	d90f      	bls.n	801d3da <_malloc_r+0x7e>
 801d3ba:	600b      	str	r3, [r1, #0]
 801d3bc:	50cd      	str	r5, [r1, r3]
 801d3be:	18cc      	adds	r4, r1, r3
 801d3c0:	4630      	mov	r0, r6
 801d3c2:	f000 fd4a 	bl	801de5a <__malloc_unlock>
 801d3c6:	f104 000b 	add.w	r0, r4, #11
 801d3ca:	1d23      	adds	r3, r4, #4
 801d3cc:	f020 0007 	bic.w	r0, r0, #7
 801d3d0:	1ac3      	subs	r3, r0, r3
 801d3d2:	d0d3      	beq.n	801d37c <_malloc_r+0x20>
 801d3d4:	425a      	negs	r2, r3
 801d3d6:	50e2      	str	r2, [r4, r3]
 801d3d8:	e7d0      	b.n	801d37c <_malloc_r+0x20>
 801d3da:	428c      	cmp	r4, r1
 801d3dc:	684b      	ldr	r3, [r1, #4]
 801d3de:	bf16      	itet	ne
 801d3e0:	6063      	strne	r3, [r4, #4]
 801d3e2:	6013      	streq	r3, [r2, #0]
 801d3e4:	460c      	movne	r4, r1
 801d3e6:	e7eb      	b.n	801d3c0 <_malloc_r+0x64>
 801d3e8:	460c      	mov	r4, r1
 801d3ea:	6849      	ldr	r1, [r1, #4]
 801d3ec:	e7cc      	b.n	801d388 <_malloc_r+0x2c>
 801d3ee:	1cc4      	adds	r4, r0, #3
 801d3f0:	f024 0403 	bic.w	r4, r4, #3
 801d3f4:	42a0      	cmp	r0, r4
 801d3f6:	d005      	beq.n	801d404 <_malloc_r+0xa8>
 801d3f8:	1a21      	subs	r1, r4, r0
 801d3fa:	4630      	mov	r0, r6
 801d3fc:	f000 fad0 	bl	801d9a0 <_sbrk_r>
 801d400:	3001      	adds	r0, #1
 801d402:	d0cf      	beq.n	801d3a4 <_malloc_r+0x48>
 801d404:	6025      	str	r5, [r4, #0]
 801d406:	e7db      	b.n	801d3c0 <_malloc_r+0x64>
 801d408:	20004660 	.word	0x20004660
 801d40c:	20004664 	.word	0x20004664

0801d410 <__sfputc_r>:
 801d410:	6893      	ldr	r3, [r2, #8]
 801d412:	3b01      	subs	r3, #1
 801d414:	2b00      	cmp	r3, #0
 801d416:	b410      	push	{r4}
 801d418:	6093      	str	r3, [r2, #8]
 801d41a:	da08      	bge.n	801d42e <__sfputc_r+0x1e>
 801d41c:	6994      	ldr	r4, [r2, #24]
 801d41e:	42a3      	cmp	r3, r4
 801d420:	db01      	blt.n	801d426 <__sfputc_r+0x16>
 801d422:	290a      	cmp	r1, #10
 801d424:	d103      	bne.n	801d42e <__sfputc_r+0x1e>
 801d426:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d42a:	f000 bb0d 	b.w	801da48 <__swbuf_r>
 801d42e:	6813      	ldr	r3, [r2, #0]
 801d430:	1c58      	adds	r0, r3, #1
 801d432:	6010      	str	r0, [r2, #0]
 801d434:	7019      	strb	r1, [r3, #0]
 801d436:	4608      	mov	r0, r1
 801d438:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d43c:	4770      	bx	lr

0801d43e <__sfputs_r>:
 801d43e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d440:	4606      	mov	r6, r0
 801d442:	460f      	mov	r7, r1
 801d444:	4614      	mov	r4, r2
 801d446:	18d5      	adds	r5, r2, r3
 801d448:	42ac      	cmp	r4, r5
 801d44a:	d101      	bne.n	801d450 <__sfputs_r+0x12>
 801d44c:	2000      	movs	r0, #0
 801d44e:	e007      	b.n	801d460 <__sfputs_r+0x22>
 801d450:	463a      	mov	r2, r7
 801d452:	f814 1b01 	ldrb.w	r1, [r4], #1
 801d456:	4630      	mov	r0, r6
 801d458:	f7ff ffda 	bl	801d410 <__sfputc_r>
 801d45c:	1c43      	adds	r3, r0, #1
 801d45e:	d1f3      	bne.n	801d448 <__sfputs_r+0xa>
 801d460:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801d464 <_vfiprintf_r>:
 801d464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d468:	460c      	mov	r4, r1
 801d46a:	b09d      	sub	sp, #116	; 0x74
 801d46c:	4617      	mov	r7, r2
 801d46e:	461d      	mov	r5, r3
 801d470:	4606      	mov	r6, r0
 801d472:	b118      	cbz	r0, 801d47c <_vfiprintf_r+0x18>
 801d474:	6983      	ldr	r3, [r0, #24]
 801d476:	b90b      	cbnz	r3, 801d47c <_vfiprintf_r+0x18>
 801d478:	f7ff fe90 	bl	801d19c <__sinit>
 801d47c:	4b7c      	ldr	r3, [pc, #496]	; (801d670 <_vfiprintf_r+0x20c>)
 801d47e:	429c      	cmp	r4, r3
 801d480:	d158      	bne.n	801d534 <_vfiprintf_r+0xd0>
 801d482:	6874      	ldr	r4, [r6, #4]
 801d484:	89a3      	ldrh	r3, [r4, #12]
 801d486:	0718      	lsls	r0, r3, #28
 801d488:	d55e      	bpl.n	801d548 <_vfiprintf_r+0xe4>
 801d48a:	6923      	ldr	r3, [r4, #16]
 801d48c:	2b00      	cmp	r3, #0
 801d48e:	d05b      	beq.n	801d548 <_vfiprintf_r+0xe4>
 801d490:	2300      	movs	r3, #0
 801d492:	9309      	str	r3, [sp, #36]	; 0x24
 801d494:	2320      	movs	r3, #32
 801d496:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801d49a:	2330      	movs	r3, #48	; 0x30
 801d49c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801d4a0:	9503      	str	r5, [sp, #12]
 801d4a2:	f04f 0b01 	mov.w	fp, #1
 801d4a6:	46b8      	mov	r8, r7
 801d4a8:	4645      	mov	r5, r8
 801d4aa:	f815 3b01 	ldrb.w	r3, [r5], #1
 801d4ae:	b10b      	cbz	r3, 801d4b4 <_vfiprintf_r+0x50>
 801d4b0:	2b25      	cmp	r3, #37	; 0x25
 801d4b2:	d154      	bne.n	801d55e <_vfiprintf_r+0xfa>
 801d4b4:	ebb8 0a07 	subs.w	sl, r8, r7
 801d4b8:	d00b      	beq.n	801d4d2 <_vfiprintf_r+0x6e>
 801d4ba:	4653      	mov	r3, sl
 801d4bc:	463a      	mov	r2, r7
 801d4be:	4621      	mov	r1, r4
 801d4c0:	4630      	mov	r0, r6
 801d4c2:	f7ff ffbc 	bl	801d43e <__sfputs_r>
 801d4c6:	3001      	adds	r0, #1
 801d4c8:	f000 80c2 	beq.w	801d650 <_vfiprintf_r+0x1ec>
 801d4cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d4ce:	4453      	add	r3, sl
 801d4d0:	9309      	str	r3, [sp, #36]	; 0x24
 801d4d2:	f898 3000 	ldrb.w	r3, [r8]
 801d4d6:	2b00      	cmp	r3, #0
 801d4d8:	f000 80ba 	beq.w	801d650 <_vfiprintf_r+0x1ec>
 801d4dc:	2300      	movs	r3, #0
 801d4de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801d4e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801d4e6:	9304      	str	r3, [sp, #16]
 801d4e8:	9307      	str	r3, [sp, #28]
 801d4ea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801d4ee:	931a      	str	r3, [sp, #104]	; 0x68
 801d4f0:	46a8      	mov	r8, r5
 801d4f2:	2205      	movs	r2, #5
 801d4f4:	f818 1b01 	ldrb.w	r1, [r8], #1
 801d4f8:	485e      	ldr	r0, [pc, #376]	; (801d674 <_vfiprintf_r+0x210>)
 801d4fa:	f7ea feb9 	bl	8008270 <memchr>
 801d4fe:	9b04      	ldr	r3, [sp, #16]
 801d500:	bb78      	cbnz	r0, 801d562 <_vfiprintf_r+0xfe>
 801d502:	06d9      	lsls	r1, r3, #27
 801d504:	bf44      	itt	mi
 801d506:	2220      	movmi	r2, #32
 801d508:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801d50c:	071a      	lsls	r2, r3, #28
 801d50e:	bf44      	itt	mi
 801d510:	222b      	movmi	r2, #43	; 0x2b
 801d512:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801d516:	782a      	ldrb	r2, [r5, #0]
 801d518:	2a2a      	cmp	r2, #42	; 0x2a
 801d51a:	d02a      	beq.n	801d572 <_vfiprintf_r+0x10e>
 801d51c:	9a07      	ldr	r2, [sp, #28]
 801d51e:	46a8      	mov	r8, r5
 801d520:	2000      	movs	r0, #0
 801d522:	250a      	movs	r5, #10
 801d524:	4641      	mov	r1, r8
 801d526:	f811 3b01 	ldrb.w	r3, [r1], #1
 801d52a:	3b30      	subs	r3, #48	; 0x30
 801d52c:	2b09      	cmp	r3, #9
 801d52e:	d969      	bls.n	801d604 <_vfiprintf_r+0x1a0>
 801d530:	b360      	cbz	r0, 801d58c <_vfiprintf_r+0x128>
 801d532:	e024      	b.n	801d57e <_vfiprintf_r+0x11a>
 801d534:	4b50      	ldr	r3, [pc, #320]	; (801d678 <_vfiprintf_r+0x214>)
 801d536:	429c      	cmp	r4, r3
 801d538:	d101      	bne.n	801d53e <_vfiprintf_r+0xda>
 801d53a:	68b4      	ldr	r4, [r6, #8]
 801d53c:	e7a2      	b.n	801d484 <_vfiprintf_r+0x20>
 801d53e:	4b4f      	ldr	r3, [pc, #316]	; (801d67c <_vfiprintf_r+0x218>)
 801d540:	429c      	cmp	r4, r3
 801d542:	bf08      	it	eq
 801d544:	68f4      	ldreq	r4, [r6, #12]
 801d546:	e79d      	b.n	801d484 <_vfiprintf_r+0x20>
 801d548:	4621      	mov	r1, r4
 801d54a:	4630      	mov	r0, r6
 801d54c:	f000 fae0 	bl	801db10 <__swsetup_r>
 801d550:	2800      	cmp	r0, #0
 801d552:	d09d      	beq.n	801d490 <_vfiprintf_r+0x2c>
 801d554:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d558:	b01d      	add	sp, #116	; 0x74
 801d55a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d55e:	46a8      	mov	r8, r5
 801d560:	e7a2      	b.n	801d4a8 <_vfiprintf_r+0x44>
 801d562:	4a44      	ldr	r2, [pc, #272]	; (801d674 <_vfiprintf_r+0x210>)
 801d564:	1a80      	subs	r0, r0, r2
 801d566:	fa0b f000 	lsl.w	r0, fp, r0
 801d56a:	4318      	orrs	r0, r3
 801d56c:	9004      	str	r0, [sp, #16]
 801d56e:	4645      	mov	r5, r8
 801d570:	e7be      	b.n	801d4f0 <_vfiprintf_r+0x8c>
 801d572:	9a03      	ldr	r2, [sp, #12]
 801d574:	1d11      	adds	r1, r2, #4
 801d576:	6812      	ldr	r2, [r2, #0]
 801d578:	9103      	str	r1, [sp, #12]
 801d57a:	2a00      	cmp	r2, #0
 801d57c:	db01      	blt.n	801d582 <_vfiprintf_r+0x11e>
 801d57e:	9207      	str	r2, [sp, #28]
 801d580:	e004      	b.n	801d58c <_vfiprintf_r+0x128>
 801d582:	4252      	negs	r2, r2
 801d584:	f043 0302 	orr.w	r3, r3, #2
 801d588:	9207      	str	r2, [sp, #28]
 801d58a:	9304      	str	r3, [sp, #16]
 801d58c:	f898 3000 	ldrb.w	r3, [r8]
 801d590:	2b2e      	cmp	r3, #46	; 0x2e
 801d592:	d10e      	bne.n	801d5b2 <_vfiprintf_r+0x14e>
 801d594:	f898 3001 	ldrb.w	r3, [r8, #1]
 801d598:	2b2a      	cmp	r3, #42	; 0x2a
 801d59a:	d138      	bne.n	801d60e <_vfiprintf_r+0x1aa>
 801d59c:	9b03      	ldr	r3, [sp, #12]
 801d59e:	1d1a      	adds	r2, r3, #4
 801d5a0:	681b      	ldr	r3, [r3, #0]
 801d5a2:	9203      	str	r2, [sp, #12]
 801d5a4:	2b00      	cmp	r3, #0
 801d5a6:	bfb8      	it	lt
 801d5a8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801d5ac:	f108 0802 	add.w	r8, r8, #2
 801d5b0:	9305      	str	r3, [sp, #20]
 801d5b2:	4d33      	ldr	r5, [pc, #204]	; (801d680 <_vfiprintf_r+0x21c>)
 801d5b4:	f898 1000 	ldrb.w	r1, [r8]
 801d5b8:	2203      	movs	r2, #3
 801d5ba:	4628      	mov	r0, r5
 801d5bc:	f7ea fe58 	bl	8008270 <memchr>
 801d5c0:	b140      	cbz	r0, 801d5d4 <_vfiprintf_r+0x170>
 801d5c2:	2340      	movs	r3, #64	; 0x40
 801d5c4:	1b40      	subs	r0, r0, r5
 801d5c6:	fa03 f000 	lsl.w	r0, r3, r0
 801d5ca:	9b04      	ldr	r3, [sp, #16]
 801d5cc:	4303      	orrs	r3, r0
 801d5ce:	f108 0801 	add.w	r8, r8, #1
 801d5d2:	9304      	str	r3, [sp, #16]
 801d5d4:	f898 1000 	ldrb.w	r1, [r8]
 801d5d8:	482a      	ldr	r0, [pc, #168]	; (801d684 <_vfiprintf_r+0x220>)
 801d5da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801d5de:	2206      	movs	r2, #6
 801d5e0:	f108 0701 	add.w	r7, r8, #1
 801d5e4:	f7ea fe44 	bl	8008270 <memchr>
 801d5e8:	2800      	cmp	r0, #0
 801d5ea:	d037      	beq.n	801d65c <_vfiprintf_r+0x1f8>
 801d5ec:	4b26      	ldr	r3, [pc, #152]	; (801d688 <_vfiprintf_r+0x224>)
 801d5ee:	bb1b      	cbnz	r3, 801d638 <_vfiprintf_r+0x1d4>
 801d5f0:	9b03      	ldr	r3, [sp, #12]
 801d5f2:	3307      	adds	r3, #7
 801d5f4:	f023 0307 	bic.w	r3, r3, #7
 801d5f8:	3308      	adds	r3, #8
 801d5fa:	9303      	str	r3, [sp, #12]
 801d5fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d5fe:	444b      	add	r3, r9
 801d600:	9309      	str	r3, [sp, #36]	; 0x24
 801d602:	e750      	b.n	801d4a6 <_vfiprintf_r+0x42>
 801d604:	fb05 3202 	mla	r2, r5, r2, r3
 801d608:	2001      	movs	r0, #1
 801d60a:	4688      	mov	r8, r1
 801d60c:	e78a      	b.n	801d524 <_vfiprintf_r+0xc0>
 801d60e:	2300      	movs	r3, #0
 801d610:	f108 0801 	add.w	r8, r8, #1
 801d614:	9305      	str	r3, [sp, #20]
 801d616:	4619      	mov	r1, r3
 801d618:	250a      	movs	r5, #10
 801d61a:	4640      	mov	r0, r8
 801d61c:	f810 2b01 	ldrb.w	r2, [r0], #1
 801d620:	3a30      	subs	r2, #48	; 0x30
 801d622:	2a09      	cmp	r2, #9
 801d624:	d903      	bls.n	801d62e <_vfiprintf_r+0x1ca>
 801d626:	2b00      	cmp	r3, #0
 801d628:	d0c3      	beq.n	801d5b2 <_vfiprintf_r+0x14e>
 801d62a:	9105      	str	r1, [sp, #20]
 801d62c:	e7c1      	b.n	801d5b2 <_vfiprintf_r+0x14e>
 801d62e:	fb05 2101 	mla	r1, r5, r1, r2
 801d632:	2301      	movs	r3, #1
 801d634:	4680      	mov	r8, r0
 801d636:	e7f0      	b.n	801d61a <_vfiprintf_r+0x1b6>
 801d638:	ab03      	add	r3, sp, #12
 801d63a:	9300      	str	r3, [sp, #0]
 801d63c:	4622      	mov	r2, r4
 801d63e:	4b13      	ldr	r3, [pc, #76]	; (801d68c <_vfiprintf_r+0x228>)
 801d640:	a904      	add	r1, sp, #16
 801d642:	4630      	mov	r0, r6
 801d644:	f3af 8000 	nop.w
 801d648:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 801d64c:	4681      	mov	r9, r0
 801d64e:	d1d5      	bne.n	801d5fc <_vfiprintf_r+0x198>
 801d650:	89a3      	ldrh	r3, [r4, #12]
 801d652:	065b      	lsls	r3, r3, #25
 801d654:	f53f af7e 	bmi.w	801d554 <_vfiprintf_r+0xf0>
 801d658:	9809      	ldr	r0, [sp, #36]	; 0x24
 801d65a:	e77d      	b.n	801d558 <_vfiprintf_r+0xf4>
 801d65c:	ab03      	add	r3, sp, #12
 801d65e:	9300      	str	r3, [sp, #0]
 801d660:	4622      	mov	r2, r4
 801d662:	4b0a      	ldr	r3, [pc, #40]	; (801d68c <_vfiprintf_r+0x228>)
 801d664:	a904      	add	r1, sp, #16
 801d666:	4630      	mov	r0, r6
 801d668:	f000 f888 	bl	801d77c <_printf_i>
 801d66c:	e7ec      	b.n	801d648 <_vfiprintf_r+0x1e4>
 801d66e:	bf00      	nop
 801d670:	0803194c 	.word	0x0803194c
 801d674:	0803198c 	.word	0x0803198c
 801d678:	0803196c 	.word	0x0803196c
 801d67c:	0803192c 	.word	0x0803192c
 801d680:	08031992 	.word	0x08031992
 801d684:	08031996 	.word	0x08031996
 801d688:	00000000 	.word	0x00000000
 801d68c:	0801d43f 	.word	0x0801d43f

0801d690 <_printf_common>:
 801d690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d694:	4691      	mov	r9, r2
 801d696:	461f      	mov	r7, r3
 801d698:	688a      	ldr	r2, [r1, #8]
 801d69a:	690b      	ldr	r3, [r1, #16]
 801d69c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801d6a0:	4293      	cmp	r3, r2
 801d6a2:	bfb8      	it	lt
 801d6a4:	4613      	movlt	r3, r2
 801d6a6:	f8c9 3000 	str.w	r3, [r9]
 801d6aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801d6ae:	4606      	mov	r6, r0
 801d6b0:	460c      	mov	r4, r1
 801d6b2:	b112      	cbz	r2, 801d6ba <_printf_common+0x2a>
 801d6b4:	3301      	adds	r3, #1
 801d6b6:	f8c9 3000 	str.w	r3, [r9]
 801d6ba:	6823      	ldr	r3, [r4, #0]
 801d6bc:	0699      	lsls	r1, r3, #26
 801d6be:	bf42      	ittt	mi
 801d6c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 801d6c4:	3302      	addmi	r3, #2
 801d6c6:	f8c9 3000 	strmi.w	r3, [r9]
 801d6ca:	6825      	ldr	r5, [r4, #0]
 801d6cc:	f015 0506 	ands.w	r5, r5, #6
 801d6d0:	d107      	bne.n	801d6e2 <_printf_common+0x52>
 801d6d2:	f104 0a19 	add.w	sl, r4, #25
 801d6d6:	68e3      	ldr	r3, [r4, #12]
 801d6d8:	f8d9 2000 	ldr.w	r2, [r9]
 801d6dc:	1a9b      	subs	r3, r3, r2
 801d6de:	42ab      	cmp	r3, r5
 801d6e0:	dc28      	bgt.n	801d734 <_printf_common+0xa4>
 801d6e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801d6e6:	6822      	ldr	r2, [r4, #0]
 801d6e8:	3300      	adds	r3, #0
 801d6ea:	bf18      	it	ne
 801d6ec:	2301      	movne	r3, #1
 801d6ee:	0692      	lsls	r2, r2, #26
 801d6f0:	d42d      	bmi.n	801d74e <_printf_common+0xbe>
 801d6f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801d6f6:	4639      	mov	r1, r7
 801d6f8:	4630      	mov	r0, r6
 801d6fa:	47c0      	blx	r8
 801d6fc:	3001      	adds	r0, #1
 801d6fe:	d020      	beq.n	801d742 <_printf_common+0xb2>
 801d700:	6823      	ldr	r3, [r4, #0]
 801d702:	68e5      	ldr	r5, [r4, #12]
 801d704:	f8d9 2000 	ldr.w	r2, [r9]
 801d708:	f003 0306 	and.w	r3, r3, #6
 801d70c:	2b04      	cmp	r3, #4
 801d70e:	bf08      	it	eq
 801d710:	1aad      	subeq	r5, r5, r2
 801d712:	68a3      	ldr	r3, [r4, #8]
 801d714:	6922      	ldr	r2, [r4, #16]
 801d716:	bf0c      	ite	eq
 801d718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801d71c:	2500      	movne	r5, #0
 801d71e:	4293      	cmp	r3, r2
 801d720:	bfc4      	itt	gt
 801d722:	1a9b      	subgt	r3, r3, r2
 801d724:	18ed      	addgt	r5, r5, r3
 801d726:	f04f 0900 	mov.w	r9, #0
 801d72a:	341a      	adds	r4, #26
 801d72c:	454d      	cmp	r5, r9
 801d72e:	d11a      	bne.n	801d766 <_printf_common+0xd6>
 801d730:	2000      	movs	r0, #0
 801d732:	e008      	b.n	801d746 <_printf_common+0xb6>
 801d734:	2301      	movs	r3, #1
 801d736:	4652      	mov	r2, sl
 801d738:	4639      	mov	r1, r7
 801d73a:	4630      	mov	r0, r6
 801d73c:	47c0      	blx	r8
 801d73e:	3001      	adds	r0, #1
 801d740:	d103      	bne.n	801d74a <_printf_common+0xba>
 801d742:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d74a:	3501      	adds	r5, #1
 801d74c:	e7c3      	b.n	801d6d6 <_printf_common+0x46>
 801d74e:	18e1      	adds	r1, r4, r3
 801d750:	1c5a      	adds	r2, r3, #1
 801d752:	2030      	movs	r0, #48	; 0x30
 801d754:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801d758:	4422      	add	r2, r4
 801d75a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801d75e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801d762:	3302      	adds	r3, #2
 801d764:	e7c5      	b.n	801d6f2 <_printf_common+0x62>
 801d766:	2301      	movs	r3, #1
 801d768:	4622      	mov	r2, r4
 801d76a:	4639      	mov	r1, r7
 801d76c:	4630      	mov	r0, r6
 801d76e:	47c0      	blx	r8
 801d770:	3001      	adds	r0, #1
 801d772:	d0e6      	beq.n	801d742 <_printf_common+0xb2>
 801d774:	f109 0901 	add.w	r9, r9, #1
 801d778:	e7d8      	b.n	801d72c <_printf_common+0x9c>
	...

0801d77c <_printf_i>:
 801d77c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801d780:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801d784:	460c      	mov	r4, r1
 801d786:	7e09      	ldrb	r1, [r1, #24]
 801d788:	b085      	sub	sp, #20
 801d78a:	296e      	cmp	r1, #110	; 0x6e
 801d78c:	4617      	mov	r7, r2
 801d78e:	4606      	mov	r6, r0
 801d790:	4698      	mov	r8, r3
 801d792:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801d794:	f000 80b3 	beq.w	801d8fe <_printf_i+0x182>
 801d798:	d822      	bhi.n	801d7e0 <_printf_i+0x64>
 801d79a:	2963      	cmp	r1, #99	; 0x63
 801d79c:	d036      	beq.n	801d80c <_printf_i+0x90>
 801d79e:	d80a      	bhi.n	801d7b6 <_printf_i+0x3a>
 801d7a0:	2900      	cmp	r1, #0
 801d7a2:	f000 80b9 	beq.w	801d918 <_printf_i+0x19c>
 801d7a6:	2958      	cmp	r1, #88	; 0x58
 801d7a8:	f000 8083 	beq.w	801d8b2 <_printf_i+0x136>
 801d7ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801d7b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801d7b4:	e032      	b.n	801d81c <_printf_i+0xa0>
 801d7b6:	2964      	cmp	r1, #100	; 0x64
 801d7b8:	d001      	beq.n	801d7be <_printf_i+0x42>
 801d7ba:	2969      	cmp	r1, #105	; 0x69
 801d7bc:	d1f6      	bne.n	801d7ac <_printf_i+0x30>
 801d7be:	6820      	ldr	r0, [r4, #0]
 801d7c0:	6813      	ldr	r3, [r2, #0]
 801d7c2:	0605      	lsls	r5, r0, #24
 801d7c4:	f103 0104 	add.w	r1, r3, #4
 801d7c8:	d52a      	bpl.n	801d820 <_printf_i+0xa4>
 801d7ca:	681b      	ldr	r3, [r3, #0]
 801d7cc:	6011      	str	r1, [r2, #0]
 801d7ce:	2b00      	cmp	r3, #0
 801d7d0:	da03      	bge.n	801d7da <_printf_i+0x5e>
 801d7d2:	222d      	movs	r2, #45	; 0x2d
 801d7d4:	425b      	negs	r3, r3
 801d7d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801d7da:	486f      	ldr	r0, [pc, #444]	; (801d998 <_printf_i+0x21c>)
 801d7dc:	220a      	movs	r2, #10
 801d7de:	e039      	b.n	801d854 <_printf_i+0xd8>
 801d7e0:	2973      	cmp	r1, #115	; 0x73
 801d7e2:	f000 809d 	beq.w	801d920 <_printf_i+0x1a4>
 801d7e6:	d808      	bhi.n	801d7fa <_printf_i+0x7e>
 801d7e8:	296f      	cmp	r1, #111	; 0x6f
 801d7ea:	d020      	beq.n	801d82e <_printf_i+0xb2>
 801d7ec:	2970      	cmp	r1, #112	; 0x70
 801d7ee:	d1dd      	bne.n	801d7ac <_printf_i+0x30>
 801d7f0:	6823      	ldr	r3, [r4, #0]
 801d7f2:	f043 0320 	orr.w	r3, r3, #32
 801d7f6:	6023      	str	r3, [r4, #0]
 801d7f8:	e003      	b.n	801d802 <_printf_i+0x86>
 801d7fa:	2975      	cmp	r1, #117	; 0x75
 801d7fc:	d017      	beq.n	801d82e <_printf_i+0xb2>
 801d7fe:	2978      	cmp	r1, #120	; 0x78
 801d800:	d1d4      	bne.n	801d7ac <_printf_i+0x30>
 801d802:	2378      	movs	r3, #120	; 0x78
 801d804:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801d808:	4864      	ldr	r0, [pc, #400]	; (801d99c <_printf_i+0x220>)
 801d80a:	e055      	b.n	801d8b8 <_printf_i+0x13c>
 801d80c:	6813      	ldr	r3, [r2, #0]
 801d80e:	1d19      	adds	r1, r3, #4
 801d810:	681b      	ldr	r3, [r3, #0]
 801d812:	6011      	str	r1, [r2, #0]
 801d814:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801d818:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801d81c:	2301      	movs	r3, #1
 801d81e:	e08c      	b.n	801d93a <_printf_i+0x1be>
 801d820:	681b      	ldr	r3, [r3, #0]
 801d822:	6011      	str	r1, [r2, #0]
 801d824:	f010 0f40 	tst.w	r0, #64	; 0x40
 801d828:	bf18      	it	ne
 801d82a:	b21b      	sxthne	r3, r3
 801d82c:	e7cf      	b.n	801d7ce <_printf_i+0x52>
 801d82e:	6813      	ldr	r3, [r2, #0]
 801d830:	6825      	ldr	r5, [r4, #0]
 801d832:	1d18      	adds	r0, r3, #4
 801d834:	6010      	str	r0, [r2, #0]
 801d836:	0628      	lsls	r0, r5, #24
 801d838:	d501      	bpl.n	801d83e <_printf_i+0xc2>
 801d83a:	681b      	ldr	r3, [r3, #0]
 801d83c:	e002      	b.n	801d844 <_printf_i+0xc8>
 801d83e:	0668      	lsls	r0, r5, #25
 801d840:	d5fb      	bpl.n	801d83a <_printf_i+0xbe>
 801d842:	881b      	ldrh	r3, [r3, #0]
 801d844:	4854      	ldr	r0, [pc, #336]	; (801d998 <_printf_i+0x21c>)
 801d846:	296f      	cmp	r1, #111	; 0x6f
 801d848:	bf14      	ite	ne
 801d84a:	220a      	movne	r2, #10
 801d84c:	2208      	moveq	r2, #8
 801d84e:	2100      	movs	r1, #0
 801d850:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801d854:	6865      	ldr	r5, [r4, #4]
 801d856:	60a5      	str	r5, [r4, #8]
 801d858:	2d00      	cmp	r5, #0
 801d85a:	f2c0 8095 	blt.w	801d988 <_printf_i+0x20c>
 801d85e:	6821      	ldr	r1, [r4, #0]
 801d860:	f021 0104 	bic.w	r1, r1, #4
 801d864:	6021      	str	r1, [r4, #0]
 801d866:	2b00      	cmp	r3, #0
 801d868:	d13d      	bne.n	801d8e6 <_printf_i+0x16a>
 801d86a:	2d00      	cmp	r5, #0
 801d86c:	f040 808e 	bne.w	801d98c <_printf_i+0x210>
 801d870:	4665      	mov	r5, ip
 801d872:	2a08      	cmp	r2, #8
 801d874:	d10b      	bne.n	801d88e <_printf_i+0x112>
 801d876:	6823      	ldr	r3, [r4, #0]
 801d878:	07db      	lsls	r3, r3, #31
 801d87a:	d508      	bpl.n	801d88e <_printf_i+0x112>
 801d87c:	6923      	ldr	r3, [r4, #16]
 801d87e:	6862      	ldr	r2, [r4, #4]
 801d880:	429a      	cmp	r2, r3
 801d882:	bfde      	ittt	le
 801d884:	2330      	movle	r3, #48	; 0x30
 801d886:	f805 3c01 	strble.w	r3, [r5, #-1]
 801d88a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801d88e:	ebac 0305 	sub.w	r3, ip, r5
 801d892:	6123      	str	r3, [r4, #16]
 801d894:	f8cd 8000 	str.w	r8, [sp]
 801d898:	463b      	mov	r3, r7
 801d89a:	aa03      	add	r2, sp, #12
 801d89c:	4621      	mov	r1, r4
 801d89e:	4630      	mov	r0, r6
 801d8a0:	f7ff fef6 	bl	801d690 <_printf_common>
 801d8a4:	3001      	adds	r0, #1
 801d8a6:	d14d      	bne.n	801d944 <_printf_i+0x1c8>
 801d8a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d8ac:	b005      	add	sp, #20
 801d8ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d8b2:	4839      	ldr	r0, [pc, #228]	; (801d998 <_printf_i+0x21c>)
 801d8b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801d8b8:	6813      	ldr	r3, [r2, #0]
 801d8ba:	6821      	ldr	r1, [r4, #0]
 801d8bc:	1d1d      	adds	r5, r3, #4
 801d8be:	681b      	ldr	r3, [r3, #0]
 801d8c0:	6015      	str	r5, [r2, #0]
 801d8c2:	060a      	lsls	r2, r1, #24
 801d8c4:	d50b      	bpl.n	801d8de <_printf_i+0x162>
 801d8c6:	07ca      	lsls	r2, r1, #31
 801d8c8:	bf44      	itt	mi
 801d8ca:	f041 0120 	orrmi.w	r1, r1, #32
 801d8ce:	6021      	strmi	r1, [r4, #0]
 801d8d0:	b91b      	cbnz	r3, 801d8da <_printf_i+0x15e>
 801d8d2:	6822      	ldr	r2, [r4, #0]
 801d8d4:	f022 0220 	bic.w	r2, r2, #32
 801d8d8:	6022      	str	r2, [r4, #0]
 801d8da:	2210      	movs	r2, #16
 801d8dc:	e7b7      	b.n	801d84e <_printf_i+0xd2>
 801d8de:	064d      	lsls	r5, r1, #25
 801d8e0:	bf48      	it	mi
 801d8e2:	b29b      	uxthmi	r3, r3
 801d8e4:	e7ef      	b.n	801d8c6 <_printf_i+0x14a>
 801d8e6:	4665      	mov	r5, ip
 801d8e8:	fbb3 f1f2 	udiv	r1, r3, r2
 801d8ec:	fb02 3311 	mls	r3, r2, r1, r3
 801d8f0:	5cc3      	ldrb	r3, [r0, r3]
 801d8f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801d8f6:	460b      	mov	r3, r1
 801d8f8:	2900      	cmp	r1, #0
 801d8fa:	d1f5      	bne.n	801d8e8 <_printf_i+0x16c>
 801d8fc:	e7b9      	b.n	801d872 <_printf_i+0xf6>
 801d8fe:	6813      	ldr	r3, [r2, #0]
 801d900:	6825      	ldr	r5, [r4, #0]
 801d902:	6961      	ldr	r1, [r4, #20]
 801d904:	1d18      	adds	r0, r3, #4
 801d906:	6010      	str	r0, [r2, #0]
 801d908:	0628      	lsls	r0, r5, #24
 801d90a:	681b      	ldr	r3, [r3, #0]
 801d90c:	d501      	bpl.n	801d912 <_printf_i+0x196>
 801d90e:	6019      	str	r1, [r3, #0]
 801d910:	e002      	b.n	801d918 <_printf_i+0x19c>
 801d912:	066a      	lsls	r2, r5, #25
 801d914:	d5fb      	bpl.n	801d90e <_printf_i+0x192>
 801d916:	8019      	strh	r1, [r3, #0]
 801d918:	2300      	movs	r3, #0
 801d91a:	6123      	str	r3, [r4, #16]
 801d91c:	4665      	mov	r5, ip
 801d91e:	e7b9      	b.n	801d894 <_printf_i+0x118>
 801d920:	6813      	ldr	r3, [r2, #0]
 801d922:	1d19      	adds	r1, r3, #4
 801d924:	6011      	str	r1, [r2, #0]
 801d926:	681d      	ldr	r5, [r3, #0]
 801d928:	6862      	ldr	r2, [r4, #4]
 801d92a:	2100      	movs	r1, #0
 801d92c:	4628      	mov	r0, r5
 801d92e:	f7ea fc9f 	bl	8008270 <memchr>
 801d932:	b108      	cbz	r0, 801d938 <_printf_i+0x1bc>
 801d934:	1b40      	subs	r0, r0, r5
 801d936:	6060      	str	r0, [r4, #4]
 801d938:	6863      	ldr	r3, [r4, #4]
 801d93a:	6123      	str	r3, [r4, #16]
 801d93c:	2300      	movs	r3, #0
 801d93e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801d942:	e7a7      	b.n	801d894 <_printf_i+0x118>
 801d944:	6923      	ldr	r3, [r4, #16]
 801d946:	462a      	mov	r2, r5
 801d948:	4639      	mov	r1, r7
 801d94a:	4630      	mov	r0, r6
 801d94c:	47c0      	blx	r8
 801d94e:	3001      	adds	r0, #1
 801d950:	d0aa      	beq.n	801d8a8 <_printf_i+0x12c>
 801d952:	6823      	ldr	r3, [r4, #0]
 801d954:	079b      	lsls	r3, r3, #30
 801d956:	d413      	bmi.n	801d980 <_printf_i+0x204>
 801d958:	68e0      	ldr	r0, [r4, #12]
 801d95a:	9b03      	ldr	r3, [sp, #12]
 801d95c:	4298      	cmp	r0, r3
 801d95e:	bfb8      	it	lt
 801d960:	4618      	movlt	r0, r3
 801d962:	e7a3      	b.n	801d8ac <_printf_i+0x130>
 801d964:	2301      	movs	r3, #1
 801d966:	464a      	mov	r2, r9
 801d968:	4639      	mov	r1, r7
 801d96a:	4630      	mov	r0, r6
 801d96c:	47c0      	blx	r8
 801d96e:	3001      	adds	r0, #1
 801d970:	d09a      	beq.n	801d8a8 <_printf_i+0x12c>
 801d972:	3501      	adds	r5, #1
 801d974:	68e3      	ldr	r3, [r4, #12]
 801d976:	9a03      	ldr	r2, [sp, #12]
 801d978:	1a9b      	subs	r3, r3, r2
 801d97a:	42ab      	cmp	r3, r5
 801d97c:	dcf2      	bgt.n	801d964 <_printf_i+0x1e8>
 801d97e:	e7eb      	b.n	801d958 <_printf_i+0x1dc>
 801d980:	2500      	movs	r5, #0
 801d982:	f104 0919 	add.w	r9, r4, #25
 801d986:	e7f5      	b.n	801d974 <_printf_i+0x1f8>
 801d988:	2b00      	cmp	r3, #0
 801d98a:	d1ac      	bne.n	801d8e6 <_printf_i+0x16a>
 801d98c:	7803      	ldrb	r3, [r0, #0]
 801d98e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801d992:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801d996:	e76c      	b.n	801d872 <_printf_i+0xf6>
 801d998:	0803199d 	.word	0x0803199d
 801d99c:	080319ae 	.word	0x080319ae

0801d9a0 <_sbrk_r>:
 801d9a0:	b538      	push	{r3, r4, r5, lr}
 801d9a2:	4c06      	ldr	r4, [pc, #24]	; (801d9bc <_sbrk_r+0x1c>)
 801d9a4:	2300      	movs	r3, #0
 801d9a6:	4605      	mov	r5, r0
 801d9a8:	4608      	mov	r0, r1
 801d9aa:	6023      	str	r3, [r4, #0]
 801d9ac:	f7eb fba8 	bl	8009100 <_sbrk>
 801d9b0:	1c43      	adds	r3, r0, #1
 801d9b2:	d102      	bne.n	801d9ba <_sbrk_r+0x1a>
 801d9b4:	6823      	ldr	r3, [r4, #0]
 801d9b6:	b103      	cbz	r3, 801d9ba <_sbrk_r+0x1a>
 801d9b8:	602b      	str	r3, [r5, #0]
 801d9ba:	bd38      	pop	{r3, r4, r5, pc}
 801d9bc:	2000b3d8 	.word	0x2000b3d8

0801d9c0 <__sread>:
 801d9c0:	b510      	push	{r4, lr}
 801d9c2:	460c      	mov	r4, r1
 801d9c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d9c8:	f000 fa48 	bl	801de5c <_read_r>
 801d9cc:	2800      	cmp	r0, #0
 801d9ce:	bfab      	itete	ge
 801d9d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801d9d2:	89a3      	ldrhlt	r3, [r4, #12]
 801d9d4:	181b      	addge	r3, r3, r0
 801d9d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801d9da:	bfac      	ite	ge
 801d9dc:	6563      	strge	r3, [r4, #84]	; 0x54
 801d9de:	81a3      	strhlt	r3, [r4, #12]
 801d9e0:	bd10      	pop	{r4, pc}

0801d9e2 <__swrite>:
 801d9e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d9e6:	461f      	mov	r7, r3
 801d9e8:	898b      	ldrh	r3, [r1, #12]
 801d9ea:	05db      	lsls	r3, r3, #23
 801d9ec:	4605      	mov	r5, r0
 801d9ee:	460c      	mov	r4, r1
 801d9f0:	4616      	mov	r6, r2
 801d9f2:	d505      	bpl.n	801da00 <__swrite+0x1e>
 801d9f4:	2302      	movs	r3, #2
 801d9f6:	2200      	movs	r2, #0
 801d9f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801d9fc:	f000 f9b6 	bl	801dd6c <_lseek_r>
 801da00:	89a3      	ldrh	r3, [r4, #12]
 801da02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801da06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801da0a:	81a3      	strh	r3, [r4, #12]
 801da0c:	4632      	mov	r2, r6
 801da0e:	463b      	mov	r3, r7
 801da10:	4628      	mov	r0, r5
 801da12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801da16:	f000 b869 	b.w	801daec <_write_r>

0801da1a <__sseek>:
 801da1a:	b510      	push	{r4, lr}
 801da1c:	460c      	mov	r4, r1
 801da1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801da22:	f000 f9a3 	bl	801dd6c <_lseek_r>
 801da26:	1c43      	adds	r3, r0, #1
 801da28:	89a3      	ldrh	r3, [r4, #12]
 801da2a:	bf15      	itete	ne
 801da2c:	6560      	strne	r0, [r4, #84]	; 0x54
 801da2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801da32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801da36:	81a3      	strheq	r3, [r4, #12]
 801da38:	bf18      	it	ne
 801da3a:	81a3      	strhne	r3, [r4, #12]
 801da3c:	bd10      	pop	{r4, pc}

0801da3e <__sclose>:
 801da3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801da42:	f000 b8d3 	b.w	801dbec <_close_r>
	...

0801da48 <__swbuf_r>:
 801da48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801da4a:	460e      	mov	r6, r1
 801da4c:	4614      	mov	r4, r2
 801da4e:	4605      	mov	r5, r0
 801da50:	b118      	cbz	r0, 801da5a <__swbuf_r+0x12>
 801da52:	6983      	ldr	r3, [r0, #24]
 801da54:	b90b      	cbnz	r3, 801da5a <__swbuf_r+0x12>
 801da56:	f7ff fba1 	bl	801d19c <__sinit>
 801da5a:	4b21      	ldr	r3, [pc, #132]	; (801dae0 <__swbuf_r+0x98>)
 801da5c:	429c      	cmp	r4, r3
 801da5e:	d12a      	bne.n	801dab6 <__swbuf_r+0x6e>
 801da60:	686c      	ldr	r4, [r5, #4]
 801da62:	69a3      	ldr	r3, [r4, #24]
 801da64:	60a3      	str	r3, [r4, #8]
 801da66:	89a3      	ldrh	r3, [r4, #12]
 801da68:	071a      	lsls	r2, r3, #28
 801da6a:	d52e      	bpl.n	801daca <__swbuf_r+0x82>
 801da6c:	6923      	ldr	r3, [r4, #16]
 801da6e:	b363      	cbz	r3, 801daca <__swbuf_r+0x82>
 801da70:	6923      	ldr	r3, [r4, #16]
 801da72:	6820      	ldr	r0, [r4, #0]
 801da74:	1ac0      	subs	r0, r0, r3
 801da76:	6963      	ldr	r3, [r4, #20]
 801da78:	b2f6      	uxtb	r6, r6
 801da7a:	4283      	cmp	r3, r0
 801da7c:	4637      	mov	r7, r6
 801da7e:	dc04      	bgt.n	801da8a <__swbuf_r+0x42>
 801da80:	4621      	mov	r1, r4
 801da82:	4628      	mov	r0, r5
 801da84:	f000 f948 	bl	801dd18 <_fflush_r>
 801da88:	bb28      	cbnz	r0, 801dad6 <__swbuf_r+0x8e>
 801da8a:	68a3      	ldr	r3, [r4, #8]
 801da8c:	3b01      	subs	r3, #1
 801da8e:	60a3      	str	r3, [r4, #8]
 801da90:	6823      	ldr	r3, [r4, #0]
 801da92:	1c5a      	adds	r2, r3, #1
 801da94:	6022      	str	r2, [r4, #0]
 801da96:	701e      	strb	r6, [r3, #0]
 801da98:	6963      	ldr	r3, [r4, #20]
 801da9a:	3001      	adds	r0, #1
 801da9c:	4283      	cmp	r3, r0
 801da9e:	d004      	beq.n	801daaa <__swbuf_r+0x62>
 801daa0:	89a3      	ldrh	r3, [r4, #12]
 801daa2:	07db      	lsls	r3, r3, #31
 801daa4:	d519      	bpl.n	801dada <__swbuf_r+0x92>
 801daa6:	2e0a      	cmp	r6, #10
 801daa8:	d117      	bne.n	801dada <__swbuf_r+0x92>
 801daaa:	4621      	mov	r1, r4
 801daac:	4628      	mov	r0, r5
 801daae:	f000 f933 	bl	801dd18 <_fflush_r>
 801dab2:	b190      	cbz	r0, 801dada <__swbuf_r+0x92>
 801dab4:	e00f      	b.n	801dad6 <__swbuf_r+0x8e>
 801dab6:	4b0b      	ldr	r3, [pc, #44]	; (801dae4 <__swbuf_r+0x9c>)
 801dab8:	429c      	cmp	r4, r3
 801daba:	d101      	bne.n	801dac0 <__swbuf_r+0x78>
 801dabc:	68ac      	ldr	r4, [r5, #8]
 801dabe:	e7d0      	b.n	801da62 <__swbuf_r+0x1a>
 801dac0:	4b09      	ldr	r3, [pc, #36]	; (801dae8 <__swbuf_r+0xa0>)
 801dac2:	429c      	cmp	r4, r3
 801dac4:	bf08      	it	eq
 801dac6:	68ec      	ldreq	r4, [r5, #12]
 801dac8:	e7cb      	b.n	801da62 <__swbuf_r+0x1a>
 801daca:	4621      	mov	r1, r4
 801dacc:	4628      	mov	r0, r5
 801dace:	f000 f81f 	bl	801db10 <__swsetup_r>
 801dad2:	2800      	cmp	r0, #0
 801dad4:	d0cc      	beq.n	801da70 <__swbuf_r+0x28>
 801dad6:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801dada:	4638      	mov	r0, r7
 801dadc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801dade:	bf00      	nop
 801dae0:	0803194c 	.word	0x0803194c
 801dae4:	0803196c 	.word	0x0803196c
 801dae8:	0803192c 	.word	0x0803192c

0801daec <_write_r>:
 801daec:	b538      	push	{r3, r4, r5, lr}
 801daee:	4c07      	ldr	r4, [pc, #28]	; (801db0c <_write_r+0x20>)
 801daf0:	4605      	mov	r5, r0
 801daf2:	4608      	mov	r0, r1
 801daf4:	4611      	mov	r1, r2
 801daf6:	2200      	movs	r2, #0
 801daf8:	6022      	str	r2, [r4, #0]
 801dafa:	461a      	mov	r2, r3
 801dafc:	f7eb faaf 	bl	800905e <_write>
 801db00:	1c43      	adds	r3, r0, #1
 801db02:	d102      	bne.n	801db0a <_write_r+0x1e>
 801db04:	6823      	ldr	r3, [r4, #0]
 801db06:	b103      	cbz	r3, 801db0a <_write_r+0x1e>
 801db08:	602b      	str	r3, [r5, #0]
 801db0a:	bd38      	pop	{r3, r4, r5, pc}
 801db0c:	2000b3d8 	.word	0x2000b3d8

0801db10 <__swsetup_r>:
 801db10:	4b32      	ldr	r3, [pc, #200]	; (801dbdc <__swsetup_r+0xcc>)
 801db12:	b570      	push	{r4, r5, r6, lr}
 801db14:	681d      	ldr	r5, [r3, #0]
 801db16:	4606      	mov	r6, r0
 801db18:	460c      	mov	r4, r1
 801db1a:	b125      	cbz	r5, 801db26 <__swsetup_r+0x16>
 801db1c:	69ab      	ldr	r3, [r5, #24]
 801db1e:	b913      	cbnz	r3, 801db26 <__swsetup_r+0x16>
 801db20:	4628      	mov	r0, r5
 801db22:	f7ff fb3b 	bl	801d19c <__sinit>
 801db26:	4b2e      	ldr	r3, [pc, #184]	; (801dbe0 <__swsetup_r+0xd0>)
 801db28:	429c      	cmp	r4, r3
 801db2a:	d10f      	bne.n	801db4c <__swsetup_r+0x3c>
 801db2c:	686c      	ldr	r4, [r5, #4]
 801db2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801db32:	b29a      	uxth	r2, r3
 801db34:	0715      	lsls	r5, r2, #28
 801db36:	d42c      	bmi.n	801db92 <__swsetup_r+0x82>
 801db38:	06d0      	lsls	r0, r2, #27
 801db3a:	d411      	bmi.n	801db60 <__swsetup_r+0x50>
 801db3c:	2209      	movs	r2, #9
 801db3e:	6032      	str	r2, [r6, #0]
 801db40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801db44:	81a3      	strh	r3, [r4, #12]
 801db46:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801db4a:	e03e      	b.n	801dbca <__swsetup_r+0xba>
 801db4c:	4b25      	ldr	r3, [pc, #148]	; (801dbe4 <__swsetup_r+0xd4>)
 801db4e:	429c      	cmp	r4, r3
 801db50:	d101      	bne.n	801db56 <__swsetup_r+0x46>
 801db52:	68ac      	ldr	r4, [r5, #8]
 801db54:	e7eb      	b.n	801db2e <__swsetup_r+0x1e>
 801db56:	4b24      	ldr	r3, [pc, #144]	; (801dbe8 <__swsetup_r+0xd8>)
 801db58:	429c      	cmp	r4, r3
 801db5a:	bf08      	it	eq
 801db5c:	68ec      	ldreq	r4, [r5, #12]
 801db5e:	e7e6      	b.n	801db2e <__swsetup_r+0x1e>
 801db60:	0751      	lsls	r1, r2, #29
 801db62:	d512      	bpl.n	801db8a <__swsetup_r+0x7a>
 801db64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801db66:	b141      	cbz	r1, 801db7a <__swsetup_r+0x6a>
 801db68:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801db6c:	4299      	cmp	r1, r3
 801db6e:	d002      	beq.n	801db76 <__swsetup_r+0x66>
 801db70:	4630      	mov	r0, r6
 801db72:	f7ff fba5 	bl	801d2c0 <_free_r>
 801db76:	2300      	movs	r3, #0
 801db78:	6363      	str	r3, [r4, #52]	; 0x34
 801db7a:	89a3      	ldrh	r3, [r4, #12]
 801db7c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801db80:	81a3      	strh	r3, [r4, #12]
 801db82:	2300      	movs	r3, #0
 801db84:	6063      	str	r3, [r4, #4]
 801db86:	6923      	ldr	r3, [r4, #16]
 801db88:	6023      	str	r3, [r4, #0]
 801db8a:	89a3      	ldrh	r3, [r4, #12]
 801db8c:	f043 0308 	orr.w	r3, r3, #8
 801db90:	81a3      	strh	r3, [r4, #12]
 801db92:	6923      	ldr	r3, [r4, #16]
 801db94:	b94b      	cbnz	r3, 801dbaa <__swsetup_r+0x9a>
 801db96:	89a3      	ldrh	r3, [r4, #12]
 801db98:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801db9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801dba0:	d003      	beq.n	801dbaa <__swsetup_r+0x9a>
 801dba2:	4621      	mov	r1, r4
 801dba4:	4630      	mov	r0, r6
 801dba6:	f000 f917 	bl	801ddd8 <__smakebuf_r>
 801dbaa:	89a2      	ldrh	r2, [r4, #12]
 801dbac:	f012 0301 	ands.w	r3, r2, #1
 801dbb0:	d00c      	beq.n	801dbcc <__swsetup_r+0xbc>
 801dbb2:	2300      	movs	r3, #0
 801dbb4:	60a3      	str	r3, [r4, #8]
 801dbb6:	6963      	ldr	r3, [r4, #20]
 801dbb8:	425b      	negs	r3, r3
 801dbba:	61a3      	str	r3, [r4, #24]
 801dbbc:	6923      	ldr	r3, [r4, #16]
 801dbbe:	b953      	cbnz	r3, 801dbd6 <__swsetup_r+0xc6>
 801dbc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dbc4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801dbc8:	d1ba      	bne.n	801db40 <__swsetup_r+0x30>
 801dbca:	bd70      	pop	{r4, r5, r6, pc}
 801dbcc:	0792      	lsls	r2, r2, #30
 801dbce:	bf58      	it	pl
 801dbd0:	6963      	ldrpl	r3, [r4, #20]
 801dbd2:	60a3      	str	r3, [r4, #8]
 801dbd4:	e7f2      	b.n	801dbbc <__swsetup_r+0xac>
 801dbd6:	2000      	movs	r0, #0
 801dbd8:	e7f7      	b.n	801dbca <__swsetup_r+0xba>
 801dbda:	bf00      	nop
 801dbdc:	2000005c 	.word	0x2000005c
 801dbe0:	0803194c 	.word	0x0803194c
 801dbe4:	0803196c 	.word	0x0803196c
 801dbe8:	0803192c 	.word	0x0803192c

0801dbec <_close_r>:
 801dbec:	b538      	push	{r3, r4, r5, lr}
 801dbee:	4c06      	ldr	r4, [pc, #24]	; (801dc08 <_close_r+0x1c>)
 801dbf0:	2300      	movs	r3, #0
 801dbf2:	4605      	mov	r5, r0
 801dbf4:	4608      	mov	r0, r1
 801dbf6:	6023      	str	r3, [r4, #0]
 801dbf8:	f7eb fa4d 	bl	8009096 <_close>
 801dbfc:	1c43      	adds	r3, r0, #1
 801dbfe:	d102      	bne.n	801dc06 <_close_r+0x1a>
 801dc00:	6823      	ldr	r3, [r4, #0]
 801dc02:	b103      	cbz	r3, 801dc06 <_close_r+0x1a>
 801dc04:	602b      	str	r3, [r5, #0]
 801dc06:	bd38      	pop	{r3, r4, r5, pc}
 801dc08:	2000b3d8 	.word	0x2000b3d8

0801dc0c <__sflush_r>:
 801dc0c:	898a      	ldrh	r2, [r1, #12]
 801dc0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dc12:	4605      	mov	r5, r0
 801dc14:	0710      	lsls	r0, r2, #28
 801dc16:	460c      	mov	r4, r1
 801dc18:	d458      	bmi.n	801dccc <__sflush_r+0xc0>
 801dc1a:	684b      	ldr	r3, [r1, #4]
 801dc1c:	2b00      	cmp	r3, #0
 801dc1e:	dc05      	bgt.n	801dc2c <__sflush_r+0x20>
 801dc20:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801dc22:	2b00      	cmp	r3, #0
 801dc24:	dc02      	bgt.n	801dc2c <__sflush_r+0x20>
 801dc26:	2000      	movs	r0, #0
 801dc28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dc2c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801dc2e:	2e00      	cmp	r6, #0
 801dc30:	d0f9      	beq.n	801dc26 <__sflush_r+0x1a>
 801dc32:	2300      	movs	r3, #0
 801dc34:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801dc38:	682f      	ldr	r7, [r5, #0]
 801dc3a:	6a21      	ldr	r1, [r4, #32]
 801dc3c:	602b      	str	r3, [r5, #0]
 801dc3e:	d032      	beq.n	801dca6 <__sflush_r+0x9a>
 801dc40:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801dc42:	89a3      	ldrh	r3, [r4, #12]
 801dc44:	075a      	lsls	r2, r3, #29
 801dc46:	d505      	bpl.n	801dc54 <__sflush_r+0x48>
 801dc48:	6863      	ldr	r3, [r4, #4]
 801dc4a:	1ac0      	subs	r0, r0, r3
 801dc4c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801dc4e:	b10b      	cbz	r3, 801dc54 <__sflush_r+0x48>
 801dc50:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801dc52:	1ac0      	subs	r0, r0, r3
 801dc54:	2300      	movs	r3, #0
 801dc56:	4602      	mov	r2, r0
 801dc58:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801dc5a:	6a21      	ldr	r1, [r4, #32]
 801dc5c:	4628      	mov	r0, r5
 801dc5e:	47b0      	blx	r6
 801dc60:	1c43      	adds	r3, r0, #1
 801dc62:	89a3      	ldrh	r3, [r4, #12]
 801dc64:	d106      	bne.n	801dc74 <__sflush_r+0x68>
 801dc66:	6829      	ldr	r1, [r5, #0]
 801dc68:	291d      	cmp	r1, #29
 801dc6a:	d848      	bhi.n	801dcfe <__sflush_r+0xf2>
 801dc6c:	4a29      	ldr	r2, [pc, #164]	; (801dd14 <__sflush_r+0x108>)
 801dc6e:	40ca      	lsrs	r2, r1
 801dc70:	07d6      	lsls	r6, r2, #31
 801dc72:	d544      	bpl.n	801dcfe <__sflush_r+0xf2>
 801dc74:	2200      	movs	r2, #0
 801dc76:	6062      	str	r2, [r4, #4]
 801dc78:	04d9      	lsls	r1, r3, #19
 801dc7a:	6922      	ldr	r2, [r4, #16]
 801dc7c:	6022      	str	r2, [r4, #0]
 801dc7e:	d504      	bpl.n	801dc8a <__sflush_r+0x7e>
 801dc80:	1c42      	adds	r2, r0, #1
 801dc82:	d101      	bne.n	801dc88 <__sflush_r+0x7c>
 801dc84:	682b      	ldr	r3, [r5, #0]
 801dc86:	b903      	cbnz	r3, 801dc8a <__sflush_r+0x7e>
 801dc88:	6560      	str	r0, [r4, #84]	; 0x54
 801dc8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801dc8c:	602f      	str	r7, [r5, #0]
 801dc8e:	2900      	cmp	r1, #0
 801dc90:	d0c9      	beq.n	801dc26 <__sflush_r+0x1a>
 801dc92:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801dc96:	4299      	cmp	r1, r3
 801dc98:	d002      	beq.n	801dca0 <__sflush_r+0x94>
 801dc9a:	4628      	mov	r0, r5
 801dc9c:	f7ff fb10 	bl	801d2c0 <_free_r>
 801dca0:	2000      	movs	r0, #0
 801dca2:	6360      	str	r0, [r4, #52]	; 0x34
 801dca4:	e7c0      	b.n	801dc28 <__sflush_r+0x1c>
 801dca6:	2301      	movs	r3, #1
 801dca8:	4628      	mov	r0, r5
 801dcaa:	47b0      	blx	r6
 801dcac:	1c41      	adds	r1, r0, #1
 801dcae:	d1c8      	bne.n	801dc42 <__sflush_r+0x36>
 801dcb0:	682b      	ldr	r3, [r5, #0]
 801dcb2:	2b00      	cmp	r3, #0
 801dcb4:	d0c5      	beq.n	801dc42 <__sflush_r+0x36>
 801dcb6:	2b1d      	cmp	r3, #29
 801dcb8:	d001      	beq.n	801dcbe <__sflush_r+0xb2>
 801dcba:	2b16      	cmp	r3, #22
 801dcbc:	d101      	bne.n	801dcc2 <__sflush_r+0xb6>
 801dcbe:	602f      	str	r7, [r5, #0]
 801dcc0:	e7b1      	b.n	801dc26 <__sflush_r+0x1a>
 801dcc2:	89a3      	ldrh	r3, [r4, #12]
 801dcc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801dcc8:	81a3      	strh	r3, [r4, #12]
 801dcca:	e7ad      	b.n	801dc28 <__sflush_r+0x1c>
 801dccc:	690f      	ldr	r7, [r1, #16]
 801dcce:	2f00      	cmp	r7, #0
 801dcd0:	d0a9      	beq.n	801dc26 <__sflush_r+0x1a>
 801dcd2:	0793      	lsls	r3, r2, #30
 801dcd4:	680e      	ldr	r6, [r1, #0]
 801dcd6:	bf08      	it	eq
 801dcd8:	694b      	ldreq	r3, [r1, #20]
 801dcda:	600f      	str	r7, [r1, #0]
 801dcdc:	bf18      	it	ne
 801dcde:	2300      	movne	r3, #0
 801dce0:	eba6 0807 	sub.w	r8, r6, r7
 801dce4:	608b      	str	r3, [r1, #8]
 801dce6:	f1b8 0f00 	cmp.w	r8, #0
 801dcea:	dd9c      	ble.n	801dc26 <__sflush_r+0x1a>
 801dcec:	4643      	mov	r3, r8
 801dcee:	463a      	mov	r2, r7
 801dcf0:	6a21      	ldr	r1, [r4, #32]
 801dcf2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801dcf4:	4628      	mov	r0, r5
 801dcf6:	47b0      	blx	r6
 801dcf8:	2800      	cmp	r0, #0
 801dcfa:	dc06      	bgt.n	801dd0a <__sflush_r+0xfe>
 801dcfc:	89a3      	ldrh	r3, [r4, #12]
 801dcfe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801dd02:	81a3      	strh	r3, [r4, #12]
 801dd04:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801dd08:	e78e      	b.n	801dc28 <__sflush_r+0x1c>
 801dd0a:	4407      	add	r7, r0
 801dd0c:	eba8 0800 	sub.w	r8, r8, r0
 801dd10:	e7e9      	b.n	801dce6 <__sflush_r+0xda>
 801dd12:	bf00      	nop
 801dd14:	20400001 	.word	0x20400001

0801dd18 <_fflush_r>:
 801dd18:	b538      	push	{r3, r4, r5, lr}
 801dd1a:	690b      	ldr	r3, [r1, #16]
 801dd1c:	4605      	mov	r5, r0
 801dd1e:	460c      	mov	r4, r1
 801dd20:	b1db      	cbz	r3, 801dd5a <_fflush_r+0x42>
 801dd22:	b118      	cbz	r0, 801dd2c <_fflush_r+0x14>
 801dd24:	6983      	ldr	r3, [r0, #24]
 801dd26:	b90b      	cbnz	r3, 801dd2c <_fflush_r+0x14>
 801dd28:	f7ff fa38 	bl	801d19c <__sinit>
 801dd2c:	4b0c      	ldr	r3, [pc, #48]	; (801dd60 <_fflush_r+0x48>)
 801dd2e:	429c      	cmp	r4, r3
 801dd30:	d109      	bne.n	801dd46 <_fflush_r+0x2e>
 801dd32:	686c      	ldr	r4, [r5, #4]
 801dd34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801dd38:	b17b      	cbz	r3, 801dd5a <_fflush_r+0x42>
 801dd3a:	4621      	mov	r1, r4
 801dd3c:	4628      	mov	r0, r5
 801dd3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801dd42:	f7ff bf63 	b.w	801dc0c <__sflush_r>
 801dd46:	4b07      	ldr	r3, [pc, #28]	; (801dd64 <_fflush_r+0x4c>)
 801dd48:	429c      	cmp	r4, r3
 801dd4a:	d101      	bne.n	801dd50 <_fflush_r+0x38>
 801dd4c:	68ac      	ldr	r4, [r5, #8]
 801dd4e:	e7f1      	b.n	801dd34 <_fflush_r+0x1c>
 801dd50:	4b05      	ldr	r3, [pc, #20]	; (801dd68 <_fflush_r+0x50>)
 801dd52:	429c      	cmp	r4, r3
 801dd54:	bf08      	it	eq
 801dd56:	68ec      	ldreq	r4, [r5, #12]
 801dd58:	e7ec      	b.n	801dd34 <_fflush_r+0x1c>
 801dd5a:	2000      	movs	r0, #0
 801dd5c:	bd38      	pop	{r3, r4, r5, pc}
 801dd5e:	bf00      	nop
 801dd60:	0803194c 	.word	0x0803194c
 801dd64:	0803196c 	.word	0x0803196c
 801dd68:	0803192c 	.word	0x0803192c

0801dd6c <_lseek_r>:
 801dd6c:	b538      	push	{r3, r4, r5, lr}
 801dd6e:	4c07      	ldr	r4, [pc, #28]	; (801dd8c <_lseek_r+0x20>)
 801dd70:	4605      	mov	r5, r0
 801dd72:	4608      	mov	r0, r1
 801dd74:	4611      	mov	r1, r2
 801dd76:	2200      	movs	r2, #0
 801dd78:	6022      	str	r2, [r4, #0]
 801dd7a:	461a      	mov	r2, r3
 801dd7c:	f7eb f9b2 	bl	80090e4 <_lseek>
 801dd80:	1c43      	adds	r3, r0, #1
 801dd82:	d102      	bne.n	801dd8a <_lseek_r+0x1e>
 801dd84:	6823      	ldr	r3, [r4, #0]
 801dd86:	b103      	cbz	r3, 801dd8a <_lseek_r+0x1e>
 801dd88:	602b      	str	r3, [r5, #0]
 801dd8a:	bd38      	pop	{r3, r4, r5, pc}
 801dd8c:	2000b3d8 	.word	0x2000b3d8

0801dd90 <__swhatbuf_r>:
 801dd90:	b570      	push	{r4, r5, r6, lr}
 801dd92:	460e      	mov	r6, r1
 801dd94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801dd98:	2900      	cmp	r1, #0
 801dd9a:	b096      	sub	sp, #88	; 0x58
 801dd9c:	4614      	mov	r4, r2
 801dd9e:	461d      	mov	r5, r3
 801dda0:	da07      	bge.n	801ddb2 <__swhatbuf_r+0x22>
 801dda2:	2300      	movs	r3, #0
 801dda4:	602b      	str	r3, [r5, #0]
 801dda6:	89b3      	ldrh	r3, [r6, #12]
 801dda8:	061a      	lsls	r2, r3, #24
 801ddaa:	d410      	bmi.n	801ddce <__swhatbuf_r+0x3e>
 801ddac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801ddb0:	e00e      	b.n	801ddd0 <__swhatbuf_r+0x40>
 801ddb2:	466a      	mov	r2, sp
 801ddb4:	f000 f864 	bl	801de80 <_fstat_r>
 801ddb8:	2800      	cmp	r0, #0
 801ddba:	dbf2      	blt.n	801dda2 <__swhatbuf_r+0x12>
 801ddbc:	9a01      	ldr	r2, [sp, #4]
 801ddbe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801ddc2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801ddc6:	425a      	negs	r2, r3
 801ddc8:	415a      	adcs	r2, r3
 801ddca:	602a      	str	r2, [r5, #0]
 801ddcc:	e7ee      	b.n	801ddac <__swhatbuf_r+0x1c>
 801ddce:	2340      	movs	r3, #64	; 0x40
 801ddd0:	2000      	movs	r0, #0
 801ddd2:	6023      	str	r3, [r4, #0]
 801ddd4:	b016      	add	sp, #88	; 0x58
 801ddd6:	bd70      	pop	{r4, r5, r6, pc}

0801ddd8 <__smakebuf_r>:
 801ddd8:	898b      	ldrh	r3, [r1, #12]
 801ddda:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801dddc:	079d      	lsls	r5, r3, #30
 801ddde:	4606      	mov	r6, r0
 801dde0:	460c      	mov	r4, r1
 801dde2:	d507      	bpl.n	801ddf4 <__smakebuf_r+0x1c>
 801dde4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801dde8:	6023      	str	r3, [r4, #0]
 801ddea:	6123      	str	r3, [r4, #16]
 801ddec:	2301      	movs	r3, #1
 801ddee:	6163      	str	r3, [r4, #20]
 801ddf0:	b002      	add	sp, #8
 801ddf2:	bd70      	pop	{r4, r5, r6, pc}
 801ddf4:	ab01      	add	r3, sp, #4
 801ddf6:	466a      	mov	r2, sp
 801ddf8:	f7ff ffca 	bl	801dd90 <__swhatbuf_r>
 801ddfc:	9900      	ldr	r1, [sp, #0]
 801ddfe:	4605      	mov	r5, r0
 801de00:	4630      	mov	r0, r6
 801de02:	f7ff faab 	bl	801d35c <_malloc_r>
 801de06:	b948      	cbnz	r0, 801de1c <__smakebuf_r+0x44>
 801de08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801de0c:	059a      	lsls	r2, r3, #22
 801de0e:	d4ef      	bmi.n	801ddf0 <__smakebuf_r+0x18>
 801de10:	f023 0303 	bic.w	r3, r3, #3
 801de14:	f043 0302 	orr.w	r3, r3, #2
 801de18:	81a3      	strh	r3, [r4, #12]
 801de1a:	e7e3      	b.n	801dde4 <__smakebuf_r+0xc>
 801de1c:	4b0d      	ldr	r3, [pc, #52]	; (801de54 <__smakebuf_r+0x7c>)
 801de1e:	62b3      	str	r3, [r6, #40]	; 0x28
 801de20:	89a3      	ldrh	r3, [r4, #12]
 801de22:	6020      	str	r0, [r4, #0]
 801de24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801de28:	81a3      	strh	r3, [r4, #12]
 801de2a:	9b00      	ldr	r3, [sp, #0]
 801de2c:	6163      	str	r3, [r4, #20]
 801de2e:	9b01      	ldr	r3, [sp, #4]
 801de30:	6120      	str	r0, [r4, #16]
 801de32:	b15b      	cbz	r3, 801de4c <__smakebuf_r+0x74>
 801de34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801de38:	4630      	mov	r0, r6
 801de3a:	f000 f833 	bl	801dea4 <_isatty_r>
 801de3e:	b128      	cbz	r0, 801de4c <__smakebuf_r+0x74>
 801de40:	89a3      	ldrh	r3, [r4, #12]
 801de42:	f023 0303 	bic.w	r3, r3, #3
 801de46:	f043 0301 	orr.w	r3, r3, #1
 801de4a:	81a3      	strh	r3, [r4, #12]
 801de4c:	89a3      	ldrh	r3, [r4, #12]
 801de4e:	431d      	orrs	r5, r3
 801de50:	81a5      	strh	r5, [r4, #12]
 801de52:	e7cd      	b.n	801ddf0 <__smakebuf_r+0x18>
 801de54:	0801d165 	.word	0x0801d165

0801de58 <__malloc_lock>:
 801de58:	4770      	bx	lr

0801de5a <__malloc_unlock>:
 801de5a:	4770      	bx	lr

0801de5c <_read_r>:
 801de5c:	b538      	push	{r3, r4, r5, lr}
 801de5e:	4c07      	ldr	r4, [pc, #28]	; (801de7c <_read_r+0x20>)
 801de60:	4605      	mov	r5, r0
 801de62:	4608      	mov	r0, r1
 801de64:	4611      	mov	r1, r2
 801de66:	2200      	movs	r2, #0
 801de68:	6022      	str	r2, [r4, #0]
 801de6a:	461a      	mov	r2, r3
 801de6c:	f7eb f8da 	bl	8009024 <_read>
 801de70:	1c43      	adds	r3, r0, #1
 801de72:	d102      	bne.n	801de7a <_read_r+0x1e>
 801de74:	6823      	ldr	r3, [r4, #0]
 801de76:	b103      	cbz	r3, 801de7a <_read_r+0x1e>
 801de78:	602b      	str	r3, [r5, #0]
 801de7a:	bd38      	pop	{r3, r4, r5, pc}
 801de7c:	2000b3d8 	.word	0x2000b3d8

0801de80 <_fstat_r>:
 801de80:	b538      	push	{r3, r4, r5, lr}
 801de82:	4c07      	ldr	r4, [pc, #28]	; (801dea0 <_fstat_r+0x20>)
 801de84:	2300      	movs	r3, #0
 801de86:	4605      	mov	r5, r0
 801de88:	4608      	mov	r0, r1
 801de8a:	4611      	mov	r1, r2
 801de8c:	6023      	str	r3, [r4, #0]
 801de8e:	f7eb f90e 	bl	80090ae <_fstat>
 801de92:	1c43      	adds	r3, r0, #1
 801de94:	d102      	bne.n	801de9c <_fstat_r+0x1c>
 801de96:	6823      	ldr	r3, [r4, #0]
 801de98:	b103      	cbz	r3, 801de9c <_fstat_r+0x1c>
 801de9a:	602b      	str	r3, [r5, #0]
 801de9c:	bd38      	pop	{r3, r4, r5, pc}
 801de9e:	bf00      	nop
 801dea0:	2000b3d8 	.word	0x2000b3d8

0801dea4 <_isatty_r>:
 801dea4:	b538      	push	{r3, r4, r5, lr}
 801dea6:	4c06      	ldr	r4, [pc, #24]	; (801dec0 <_isatty_r+0x1c>)
 801dea8:	2300      	movs	r3, #0
 801deaa:	4605      	mov	r5, r0
 801deac:	4608      	mov	r0, r1
 801deae:	6023      	str	r3, [r4, #0]
 801deb0:	f7eb f90d 	bl	80090ce <_isatty>
 801deb4:	1c43      	adds	r3, r0, #1
 801deb6:	d102      	bne.n	801debe <_isatty_r+0x1a>
 801deb8:	6823      	ldr	r3, [r4, #0]
 801deba:	b103      	cbz	r3, 801debe <_isatty_r+0x1a>
 801debc:	602b      	str	r3, [r5, #0]
 801debe:	bd38      	pop	{r3, r4, r5, pc}
 801dec0:	2000b3d8 	.word	0x2000b3d8

0801dec4 <_init>:
 801dec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dec6:	bf00      	nop
 801dec8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801deca:	bc08      	pop	{r3}
 801decc:	469e      	mov	lr, r3
 801dece:	4770      	bx	lr

0801ded0 <_fini>:
 801ded0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ded2:	bf00      	nop
 801ded4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ded6:	bc08      	pop	{r3}
 801ded8:	469e      	mov	lr, r3
 801deda:	4770      	bx	lr
