// Seed: 3435321600
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1;
  logic [7:0] id_2;
  wire id_3;
  static id_4(
      .id_0(id_3), .id_1(1), .id_2(), .id_3(), .id_4(id_1)
  );
  always @(1'b0 or posedge 1) begin : LABEL_0
    id_3 = id_2[1-1];
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
