============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = F:/ARMChina/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Illyasvial Von Einzb
   Run Date =   Thu Jul  4 10:59:34 2024

   Run on =     LAPTOP-4S5LNBPI
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 25 feed throughs used by 25 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  6.148330s wall, 4.703125s user + 0.515625s system = 5.218750s CPU (84.9%)

RUN-1004 : used memory is 609 MB, reserved memory is 570 MB, peak memory is 649 MB
RUN-1002 : start command "config_chipwatcher -sync sd_HDMI.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 24 trigger nets, 24 data nets.
GUI-1001 : Import sd_HDMI.cwc success!
GUI-1001 : User opens ChipWatcher ...
PRG-1000 : <!-- HMAC is: 9335164a7f39de0e48ae031869b02754bb29a0262d0db43ec52e5e9bcd8ac1b4 -->
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : reset_run syn_1 phy_1.
RUN-6001 WARNING: Failed to reset phy_1: some files can't be removed in F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 39 feed throughs used by 23 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.862736s wall, 2.671875s user + 0.125000s system = 2.796875s CPU (97.7%)

RUN-1004 : used memory is 648 MB, reserved memory is 601 MB, peak memory is 689 MB
RUN-1002 : start command "config_chipwatcher -sync sd_HDMI.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 12 view nodes, 30 trigger nets, 30 data nets.
GUI-1001 : Import sd_HDMI.cwc success!
GUI-8501 ERROR: Bit file code (1000011001101001) does not match with the ChipWatcher's (1101011000101001).
GUI-1001 : User opens ChipWatcher ...
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.744412s wall, 0.062500s user + 0.281250s system = 0.343750s CPU (5.1%)

RUN-1004 : used memory is 679 MB, reserved memory is 624 MB, peak memory is 694 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit -mode jtag_burst -spd 7 -cable 0 -total_dev 1 -cur_dev 1" in  7.151641s wall, 0.171875s user + 0.312500s system = 0.484375s CPU (6.8%)

RUN-1004 : used memory is 679 MB, reserved memory is 624 MB, peak memory is 694 MB
GUI-1001 : Downloading succeeded!
GUI-1001 : Disable net trigger u_sd_read_photo/sd_rd_val_en success
GUI-1001 : Disable net trigger u_hdmi_top/bnr/de_dly[6] success
GUI-1001 : Disable net trigger u_hdmi_top/bnr/href_dly[6] success
GUI-1001 : Disable net trigger u_hdmi_top/bnr/vsync_dly[6] success
GUI-1001 : Disable net trigger u_hdmi_top/dpc/de_dly[9] success
GUI-1001 : Disable net trigger u_hdmi_top/dpc/href_dly[9] success
GUI-1001 : Disable net trigger u_hdmi_top/dpc/vsync_dly[9] success
GUI-1001 : Enable net trigger u_hdmi_top/bnr/href_dly[6] success
GUI-1001 : Disable net trigger u_hdmi_top/bnr/href_dly[6] success
GUI-1001 : Enable net trigger u_hdmi_top/bnr/href_dly[6] success
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110000000000110000000000000000001100010111011000101010100110101010101010101010101010101010100010100010100010000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000010110100100
RUN-1002 : start command "rdbk_bram -bram 0X002C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0030 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0030 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0031 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0031 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0032 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0032 successfully.
SYN-2541 : Attrs-to-init for 7 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
KIT-1004 : ChipWatcher: write ctrl reg value: 0110000000000110000000000000000001100010111011000101010100110101010101010101010101010101010100010100010100010000100000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110000000000110000000000000000001100010111011000101010100110101010101010101010101010101010100010100010100010000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000010100101101
RUN-1002 : start command "rdbk_bram -bram 0X002C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0030 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0030 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0031 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0031 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0032 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0032 successfully.
SYN-2541 : Attrs-to-init for 7 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
KIT-1004 : ChipWatcher: write ctrl reg value: 0110000000000110000000000000000001100010111011000101010100110101010101010101010101010101010100010100010100010000100000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
KIT-1004 : ChipWatcher: write ctrl reg value: 0110000000000110000000000000000001100010111011000101010100110101010101010101010101010101010100010100010100010000100000000000000001000000
KIT-1004 : ChipWatcher: the value of status register = 110000010011000110
RUN-1002 : start command "rdbk_bram -bram 0X002C -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002C successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002D -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002D successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002E -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002E successfully.
RUN-1002 : start command "rdbk_bram -bram 0X002F -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X002F successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0030 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0030 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0031 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0031 successfully.
RUN-1002 : start command "rdbk_bram -bram 0X0032 -cable 0 -total_dev 1 -cur_dev 1"
KIT-1001 : Read back data from BRAM 0X0032 successfully.
SYN-2541 : Attrs-to-init for 7 logic bram(s)
SYN-2541 : Reading sub[0] auto_chipwatcher_0_logicbram_syn_1
SYN-2541 : Reading sub[1] auto_chipwatcher_0_logicbram_syn_11
SYN-2541 : Reading sub[2] auto_chipwatcher_0_logicbram_syn_21
SYN-2541 : Reading sub[3] auto_chipwatcher_0_logicbram_syn_31
SYN-2541 : Reading sub[4] auto_chipwatcher_0_logicbram_syn_41
SYN-2541 : Reading sub[5] auto_chipwatcher_0_logicbram_syn_51
SYN-2541 : Reading sub[6] auto_chipwatcher_0_logicbram_syn_61
KIT-1004 : ChipWatcher: write ctrl reg value: 0110000000000110000000000000000001100010111011000101010100110101010101010101010101010101010100010100010100010000100000000000000000000000
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.739682s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 727 MB, reserved memory is 660 MB, peak memory is 743 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.155795s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (2.4%)

RUN-1004 : used memory is 727 MB, reserved memory is 660 MB, peak memory is 743 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.739101s wall, 0.062500s user + 0.265625s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 249 MB, reserved memory is 662 MB, peak memory is 743 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.175790s wall, 0.156250s user + 0.281250s system = 0.437500s CPU (6.1%)

RUN-1004 : used memory is 249 MB, reserved memory is 662 MB, peak memory is 743 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.746328s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (0.9%)

RUN-1004 : used memory is 251 MB, reserved memory is 662 MB, peak memory is 743 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.151509s wall, 0.093750s user + 0.062500s system = 0.156250s CPU (2.2%)

RUN-1004 : used memory is 251 MB, reserved memory is 662 MB, peak memory is 743 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
GUI-8501 ERROR: Get bit file Ucode failed.
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
PRG-9525 ERROR: Chip validation failed! Please check the connection or type of chip!
GUI-8702 ERROR: Downloading failed!
PRG-9505 ERROR: USB device open error, please re-connect the USB cable!
GUI-8501 ERROR: Get bit file Ucode failed.
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.745599s wall, 0.031250s user + 0.125000s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 243 MB, reserved memory is 659 MB, peak memory is 743 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.150883s wall, 0.078125s user + 0.171875s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 243 MB, reserved memory is 659 MB, peak memory is 743 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_bnr.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-6001 WARNING: phy_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/syn_1/SD-SDRAM-ISP-HDMI_gate.db" in  1.476183s wall, 0.765625s user + 0.546875s system = 1.312500s CPU (88.9%)

RUN-1004 : used memory is 350 MB, reserved memory is 432 MB, peak memory is 743 MB
RUN-1002 : start command "import_db SD-SDRAM-ISP-HDMI_Runs/syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher -sp sd_HDMI.cwc -dir ."
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 12 view nodes, 30 trigger nets, 30 data nets.
KIT-1004 : Chipwatcher code = 1101011000101001
GUI-1001 : Import sd_HDMI.cwc success!
GUI-001 : Delete u_hdmi_top/bnr/href_dly[6] successfully
GUI-001 : Delete u_hdmi_top/bnr/de_dly[6] successfully
GUI-001 : Delete u_hdmi_top/dpc/de_dly[9] successfully
GUI-001 : Delete u_hdmi_top/bnr/vsync_dly[6] successfully
GUI-001 : Delete u_hdmi_top/dpc/href_dly[9] successfully
GUI-001 : Delete u_hdmi_top/dpc/vsync_dly[9] successfully
PRG-1000 : <!-- HMAC is: 6c252758634d77fc2fa16a4d455c79e638a0ecb4e99188a21a7f04715e02f241 -->
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 24 feed throughs used by 23 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.933198s wall, 2.500000s user + 0.265625s system = 2.765625s CPU (94.3%)

RUN-1004 : used memory is 717 MB, reserved memory is 709 MB, peak memory is 743 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.736984s wall, 0.015625s user + 0.078125s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 725 MB, reserved memory is 710 MB, peak memory is 744 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.140925s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (2.6%)

RUN-1004 : used memory is 725 MB, reserved memory is 710 MB, peak memory is 744 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_bnr.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 35 feed throughs used by 26 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.899953s wall, 2.515625s user + 0.187500s system = 2.703125s CPU (93.2%)

RUN-1004 : used memory is 731 MB, reserved memory is 724 MB, peak memory is 744 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.730387s wall, 0.046875s user + 0.125000s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 709 MB, reserved memory is 694 MB, peak memory is 744 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.145136s wall, 0.140625s user + 0.125000s system = 0.265625s CPU (3.7%)

RUN-1004 : used memory is 709 MB, reserved memory is 694 MB, peak memory is 744 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 24 feed throughs used by 23 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.999766s wall, 2.484375s user + 0.109375s system = 2.593750s CPU (86.5%)

RUN-1004 : used memory is 732 MB, reserved memory is 730 MB, peak memory is 744 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.737709s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (0.2%)

RUN-1004 : used memory is 737 MB, reserved memory is 732 MB, peak memory is 755 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.157984s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (1.7%)

RUN-1004 : used memory is 737 MB, reserved memory is 732 MB, peak memory is 755 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 23 feed throughs used by 21 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.042724s wall, 1.859375s user + 0.218750s system = 2.078125s CPU (68.3%)

RUN-1004 : used memory is 733 MB, reserved memory is 735 MB, peak memory is 755 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.735004s wall, 0.015625s user + 0.093750s system = 0.109375s CPU (1.6%)

RUN-1004 : used memory is 739 MB, reserved memory is 736 MB, peak memory is 758 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.157505s wall, 0.125000s user + 0.109375s system = 0.234375s CPU (3.3%)

RUN-1004 : used memory is 739 MB, reserved memory is 736 MB, peak memory is 758 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_bnr.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 16 feed throughs used by 12 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.858119s wall, 2.406250s user + 0.078125s system = 2.484375s CPU (86.9%)

RUN-1004 : used memory is 742 MB, reserved memory is 742 MB, peak memory is 758 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.730670s wall, 0.109375s user + 0.125000s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 746 MB, reserved memory is 744 MB, peak memory is 764 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.146911s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (4.6%)

RUN-1004 : used memory is 746 MB, reserved memory is 744 MB, peak memory is 764 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_bnr.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 24 feed throughs used by 23 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.979296s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (71.3%)

RUN-1004 : used memory is 744 MB, reserved memory is 748 MB, peak memory is 764 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.866803s wall, 0.093750s user + 0.125000s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 747 MB, reserved memory is 750 MB, peak memory is 769 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.286587s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (4.3%)

RUN-1004 : used memory is 747 MB, reserved memory is 750 MB, peak memory is 769 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-1001 : SPI Flash ID is:  ef
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit" in  2.127135s wall, 1.234375s user + 0.109375s system = 1.343750s CPU (63.2%)

RUN-1004 : used memory is 1074 MB, reserved memory is 1093 MB, peak memory is 1085 MB
RUN-1002 : start command "program_spi -cable 0 -spd 7"
RUN-1003 : finish command "program_spi -cable 0 -spd 7" in  96.953243s wall, 1.203125s user + 0.718750s system = 1.921875s CPU (2.0%)

RUN-1004 : used memory is 1076 MB, reserved memory is 1095 MB, peak memory is 1087 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  27.515791s wall, 0.062500s user + 0.187500s system = 0.250000s CPU (0.9%)

RUN-1004 : used memory is 866 MB, reserved memory is 873 MB, peak memory is 1087 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128" in  131.519236s wall, 3.718750s user + 1.156250s system = 4.875000s CPU (3.7%)

RUN-1004 : used memory is 866 MB, reserved memory is 873 MB, peak memory is 1087 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_bnr.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 25 feed throughs used by 17 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.531613s wall, 2.484375s user + 0.078125s system = 2.562500s CPU (72.6%)

RUN-1004 : used memory is 907 MB, reserved memory is 918 MB, peak memory is 1087 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-1001 : SPI Flash ID is:  ef
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit" in  2.290477s wall, 1.812500s user + 0.062500s system = 1.875000s CPU (81.9%)

RUN-1004 : used memory is 1077 MB, reserved memory is 1096 MB, peak memory is 1088 MB
RUN-1002 : start command "program_spi -cable 0 -spd 7"
RUN-1003 : finish command "program_spi -cable 0 -spd 7" in  97.072195s wall, 1.546875s user + 1.000000s system = 2.546875s CPU (2.6%)

RUN-1004 : used memory is 1064 MB, reserved memory is 1098 MB, peak memory is 1092 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  27.463627s wall, 0.250000s user + 0.437500s system = 0.687500s CPU (2.5%)

RUN-1004 : used memory is 854 MB, reserved memory is 880 MB, peak memory is 1092 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128" in  131.854564s wall, 4.625000s user + 1.625000s system = 6.250000s CPU (4.7%)

RUN-1004 : used memory is 854 MB, reserved memory is 880 MB, peak memory is 1092 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 16 feed throughs used by 15 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.536850s wall, 1.828125s user + 0.109375s system = 1.937500s CPU (54.8%)

RUN-1004 : used memory is 885 MB, reserved memory is 899 MB, peak memory is 1092 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.729039s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (0.9%)

RUN-1004 : used memory is 912 MB, reserved memory is 923 MB, peak memory is 1092 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.143950s wall, 0.093750s user + 0.093750s system = 0.187500s CPU (2.6%)

RUN-1004 : used memory is 912 MB, reserved memory is 923 MB, peak memory is 1092 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_bnr.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 34 feed throughs used by 26 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.808965s wall, 2.671875s user + 0.109375s system = 2.781250s CPU (99.0%)

RUN-1004 : used memory is 924 MB, reserved memory is 945 MB, peak memory is 1092 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.734030s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 928 MB, reserved memory is 946 MB, peak memory is 1092 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.171653s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (2.6%)

RUN-1004 : used memory is 928 MB, reserved memory is 946 MB, peak memory is 1092 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 20 feed throughs used by 18 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.035413s wall, 2.359375s user + 0.140625s system = 2.500000s CPU (82.4%)

RUN-1004 : used memory is 934 MB, reserved memory is 956 MB, peak memory is 1092 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.734724s wall, 0.078125s user + 0.140625s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 941 MB, reserved memory is 959 MB, peak memory is 1092 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.146404s wall, 0.187500s user + 0.156250s system = 0.343750s CPU (4.8%)

RUN-1004 : used memory is 941 MB, reserved memory is 959 MB, peak memory is 1092 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/bnr/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 34 feed throughs used by 26 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.999612s wall, 2.312500s user + 0.078125s system = 2.390625s CPU (79.7%)

RUN-1004 : used memory is 932 MB, reserved memory is 957 MB, peak memory is 1092 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.742482s wall, 0.062500s user + 0.156250s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 923 MB, reserved memory is 960 MB, peak memory is 1092 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  7.157305s wall, 0.140625s user + 0.187500s system = 0.328125s CPU (4.6%)

RUN-1004 : used memory is 923 MB, reserved memory is 960 MB, peak memory is 1092 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-1001 : SPI Flash ID is:  ef
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit" in  2.302217s wall, 1.453125s user + 0.093750s system = 1.546875s CPU (67.2%)

RUN-1004 : used memory is 1084 MB, reserved memory is 1135 MB, peak memory is 1095 MB
RUN-1002 : start command "program_spi -cable 0 -spd 7"
RUN-1003 : finish command "program_spi -cable 0 -spd 7" in  97.232407s wall, 1.468750s user + 0.531250s system = 2.000000s CPU (2.1%)

RUN-1004 : used memory is 1076 MB, reserved memory is 1134 MB, peak memory is 1095 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  27.565644s wall, 0.000000s user + 0.187500s system = 0.187500s CPU (0.7%)

RUN-1004 : used memory is 866 MB, reserved memory is 923 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128" in  132.124323s wall, 4.484375s user + 0.921875s system = 5.406250s CPU (4.1%)

RUN-1004 : used memory is 866 MB, reserved memory is 923 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-6001 WARNING: phy_1: run failed.
RUN-1001 : open_run syn_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/syn_1/SD-SDRAM-ISP-HDMI_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher sd_HDMI.cwc -dir "
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 6 view nodes, 24 trigger nets, 24 data nets.
KIT-1004 : Chipwatcher code = 1000011001101001
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r[15] of bus u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r[14] of bus u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r[13] of bus u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r[12] of bus u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r[11] of bus u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r[10] of bus u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r[9] of bus u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r[8] of bus u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r[7] of bus u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r is invalid.
KIT-5602 CRITICAL-WARNING: ChipWatcher: data view net u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r[6] of bus u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r is invalid.
KIT-5602 Similar messages will be suppressed.
KIT-8447 ERROR: ConfigChipWatcher: Fail to Sync with database ChipWatcher: data view net u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r[0] of bus u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r is invalid! #22.
GUI-1001 : Import sd_HDMI.cwc success!
GUI-1001 : User opens ChipWatcher ...
GUI-1001 : Delete u_ddr3_top/u_sdram_controller/u_sdram_data/sdram_din_r[15:0] successfully
PRG-1000 : <!-- HMAC is: ebe5b6cbd3d69326637e9a9bc711b252bfb063a3e7b2308222922157254448f4 -->
GUI-1001 : User closes ChipWatcher ...
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/dpc/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 9 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  1.727030s wall, 1.578125s user + 0.171875s system = 1.750000s CPU (101.3%)

RUN-1004 : used memory is 874 MB, reserved memory is 926 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-1001 : SPI Flash ID is:  ef
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit" in  2.027434s wall, 1.593750s user + 0.078125s system = 1.671875s CPU (82.5%)

RUN-1004 : used memory is 1019 MB, reserved memory is 1080 MB, peak memory is 1095 MB
RUN-1002 : start command "program_spi -cable 0 -spd 7"
RUN-1003 : finish command "program_spi -cable 0 -spd 7" in  90.176444s wall, 1.359375s user + 1.031250s system = 2.390625s CPU (2.7%)

RUN-1004 : used memory is 1021 MB, reserved memory is 1082 MB, peak memory is 1095 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  25.757735s wall, 0.187500s user + 0.203125s system = 0.390625s CPU (1.5%)

RUN-1004 : used memory is 812 MB, reserved memory is 889 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128" in  122.861154s wall, 4.078125s user + 1.375000s system = 5.453125s CPU (4.4%)

RUN-1004 : used memory is 812 MB, reserved memory is 889 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.294764s wall, 0.031250s user + 0.250000s system = 0.281250s CPU (4.5%)

RUN-1004 : used memory is 827 MB, reserved memory is 903 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.697730s wall, 0.125000s user + 0.281250s system = 0.406250s CPU (6.1%)

RUN-1004 : used memory is 827 MB, reserved memory is 903 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/dpc/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 22 feed throughs used by 19 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.241487s wall, 2.125000s user + 0.093750s system = 2.218750s CPU (68.4%)

RUN-1004 : used memory is 864 MB, reserved memory is 938 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.509905s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (0.5%)

RUN-1004 : used memory is 888 MB, reserved memory is 959 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.914883s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 888 MB, reserved memory is 959 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/dpc/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 19 feed throughs used by 17 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.434677s wall, 2.390625s user + 0.093750s system = 2.484375s CPU (102.0%)

RUN-1004 : used memory is 899 MB, reserved memory is 944 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.508672s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 894 MB, reserved memory is 946 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.944051s wall, 0.187500s user + 0.109375s system = 0.296875s CPU (4.3%)

RUN-1004 : used memory is 894 MB, reserved memory is 946 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/dpc/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 32 feed throughs used by 29 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.272597s wall, 2.109375s user + 0.140625s system = 2.250000s CPU (68.8%)

RUN-1004 : used memory is 712 MB, reserved memory is 946 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.517093s wall, 0.062500s user + 0.093750s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 737 MB, reserved memory is 949 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.931735s wall, 0.171875s user + 0.109375s system = 0.281250s CPU (4.1%)

RUN-1004 : used memory is 737 MB, reserved memory is 949 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/dpc/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 30 feed throughs used by 28 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.699708s wall, 1.843750s user + 0.093750s system = 1.937500s CPU (71.8%)

RUN-1004 : used memory is 732 MB, reserved memory is 950 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.509917s wall, 0.015625s user + 0.125000s system = 0.140625s CPU (2.2%)

RUN-1004 : used memory is 740 MB, reserved memory is 952 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.914436s wall, 0.109375s user + 0.125000s system = 0.234375s CPU (3.4%)

RUN-1004 : used memory is 740 MB, reserved memory is 952 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/dpc/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 19 feed throughs used by 17 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.804705s wall, 2.171875s user + 0.046875s system = 2.218750s CPU (79.1%)

RUN-1004 : used memory is 752 MB, reserved memory is 961 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.524122s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 754 MB, reserved memory is 962 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.933072s wall, 0.171875s user + 0.109375s system = 0.281250s CPU (4.1%)

RUN-1004 : used memory is 754 MB, reserved memory is 962 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/debayer/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 16 feed throughs used by 15 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.571580s wall, 1.531250s user + 0.734375s system = 2.265625s CPU (88.1%)

RUN-1004 : used memory is 687 MB, reserved memory is 951 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.400368s wall, 0.046875s user + 0.171875s system = 0.218750s CPU (3.4%)

RUN-1004 : used memory is 713 MB, reserved memory is 953 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.812672s wall, 0.140625s user + 0.171875s system = 0.312500s CPU (4.6%)

RUN-1004 : used memory is 713 MB, reserved memory is 953 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(92)
HDL-1007 : analyze verilog file al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze verilog file import/sd_read_photo.v
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_cmd.v' in import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_ctrl.v' in import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_data.v' in import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file import/read_rawdata.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_bnr.v
HDL-1007 : analyze verilog file import/hdmi_top/bayer_rgb888.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_h.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 38 feed throughs used by 34 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.727172s wall, 2.875000s user + 0.343750s system = 3.218750s CPU (86.4%)

RUN-1004 : used memory is 750 MB, reserved memory is 1005 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.471506s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 776 MB, reserved memory is 1007 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.889849s wall, 0.125000s user + 0.078125s system = 0.203125s CPU (2.9%)

RUN-1004 : used memory is 776 MB, reserved memory is 1007 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 30 feed throughs used by 26 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.102086s wall, 2.500000s user + 0.187500s system = 2.687500s CPU (86.6%)

RUN-1004 : used memory is 777 MB, reserved memory is 1007 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.467886s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 783 MB, reserved memory is 1008 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.874669s wall, 0.109375s user + 0.062500s system = 0.171875s CPU (2.5%)

RUN-1004 : used memory is 783 MB, reserved memory is 1008 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_h.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 50 feed throughs used by 43 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.589010s wall, 2.671875s user + 0.046875s system = 2.718750s CPU (75.8%)

RUN-1004 : used memory is 792 MB, reserved memory is 1016 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.468836s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 798 MB, reserved memory is 1018 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.878059s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 798 MB, reserved memory is 1018 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.463540s wall, 0.109375s user + 0.156250s system = 0.265625s CPU (4.1%)

RUN-1004 : used memory is 800 MB, reserved memory is 1020 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.874262s wall, 0.187500s user + 0.171875s system = 0.359375s CPU (5.2%)

RUN-1004 : used memory is 800 MB, reserved memory is 1020 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_h.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 37 feed throughs used by 31 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.906986s wall, 2.828125s user + 0.046875s system = 2.875000s CPU (98.9%)

RUN-1004 : used memory is 806 MB, reserved memory is 1025 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.466683s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 809 MB, reserved memory is 1025 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.877049s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.2%)

RUN-1004 : used memory is 809 MB, reserved memory is 1025 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_h.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 50 feed throughs used by 43 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.132991s wall, 2.921875s user + 0.171875s system = 3.093750s CPU (98.7%)

RUN-1004 : used memory is 810 MB, reserved memory is 1027 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.469367s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (0.5%)

RUN-1004 : used memory is 813 MB, reserved memory is 1028 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.873609s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (1.8%)

RUN-1004 : used memory is 813 MB, reserved memory is 1028 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_h.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 32 feed throughs used by 29 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.155223s wall, 2.421875s user + 0.171875s system = 2.593750s CPU (82.2%)

RUN-1004 : used memory is 825 MB, reserved memory is 1042 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.472803s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 823 MB, reserved memory is 1042 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.878399s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (2.5%)

RUN-1004 : used memory is 823 MB, reserved memory is 1042 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_h.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 36 feed throughs used by 30 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.297325s wall, 3.140625s user + 0.171875s system = 3.312500s CPU (100.5%)

RUN-1004 : used memory is 821 MB, reserved memory is 1041 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.468273s wall, 0.046875s user + 0.125000s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 826 MB, reserved memory is 1042 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.881704s wall, 0.156250s user + 0.140625s system = 0.296875s CPU (4.3%)

RUN-1004 : used memory is 826 MB, reserved memory is 1042 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_h.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 40 feed throughs used by 35 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.539743s wall, 2.500000s user + 0.125000s system = 2.625000s CPU (74.2%)

RUN-1004 : used memory is 827 MB, reserved memory is 1049 MB, peak memory is 1095 MB
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 40 feed throughs used by 35 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.943622s wall, 2.890625s user + 0.062500s system = 2.953125s CPU (100.3%)

RUN-1004 : used memory is 836 MB, reserved memory is 1051 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.480950s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (2.7%)

RUN-1004 : used memory is 837 MB, reserved memory is 1054 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.905525s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (4.8%)

RUN-1004 : used memory is 837 MB, reserved memory is 1054 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_h.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : net u_hdmi_top/debayer_h/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 36 feed throughs used by 30 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  3.774700s wall, 1.859375s user + 0.109375s system = 1.968750s CPU (52.2%)

RUN-1004 : used memory is 849 MB, reserved memory is 1063 MB, peak memory is 1095 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.467485s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (4.1%)

RUN-1004 : used memory is 854 MB, reserved memory is 1064 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.874152s wall, 0.250000s user + 0.109375s system = 0.359375s CPU (5.2%)

RUN-1004 : used memory is 854 MB, reserved memory is 1064 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.466236s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (0.7%)

RUN-1004 : used memory is 858 MB, reserved memory is 1066 MB, peak memory is 1095 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.888034s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (2.3%)

RUN-1004 : used memory is 858 MB, reserved memory is 1066 MB, peak memory is 1095 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
PRG-1001 : SPI Flash ID is:  ef
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m program_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit" in  2.196782s wall, 1.734375s user + 0.218750s system = 1.953125s CPU (88.9%)

RUN-1004 : used memory is 1159 MB, reserved memory is 1236 MB, peak memory is 1170 MB
RUN-1002 : start command "program_spi -cable 0 -spd 7"
RUN-1003 : finish command "program_spi -cable 0 -spd 7" in  93.175420s wall, 1.156250s user + 0.562500s system = 1.718750s CPU (1.8%)

RUN-1004 : used memory is 1151 MB, reserved memory is 1234 MB, peak memory is 1170 MB
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m verify_spi -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -spd 4"
RUN-1003 : finish command "program -cable 0 -spd 4" in  26.519209s wall, 0.062500s user + 0.109375s system = 0.171875s CPU (0.6%)

RUN-1004 : used memory is 1023 MB, reserved memory is 1098 MB, peak memory is 1170 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode program_spi -v -spd 7 -sec 64 -cable 0 -flashsize 128" in  126.865393s wall, 4.062500s user + 0.953125s system = 5.015625s CPU (4.0%)

RUN-1004 : used memory is 1023 MB, reserved memory is 1098 MB, peak memory is 1170 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(92)
HDL-1007 : analyze verilog file al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze verilog file import/sd_read_photo.v
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_cmd.v' in import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_ctrl.v' in import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_data.v' in import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file import/read_rawdata.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_bnr.v
HDL-1007 : analyze verilog file import/hdmi_top/bayer_rgb888.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_h.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_m.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/debayer_m/pclk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 16 feed throughs used by 15 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  2.778958s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (61.8%)

RUN-1004 : used memory is 972 MB, reserved memory is 1037 MB, peak memory is 1170 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.422916s wall, 0.078125s user + 0.078125s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 980 MB, reserved memory is 1041 MB, peak memory is 1170 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.827454s wall, 0.171875s user + 0.109375s system = 0.281250s CPU (4.1%)

RUN-1004 : used memory is 980 MB, reserved memory is 1041 MB, peak memory is 1170 MB
GUI-1001 : Downloading succeeded!
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file import/ddr3-al_ip/SOFTFIFO.v
HDL-1007 : analyze verilog file import/ddr3-al_ip/SDRAM.v
HDL-1007 : analyze verilog file al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL.v(92)
HDL-1007 : analyze verilog file al_ip/PLL_hdmi.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in al_ip/PLL_hdmi.v(70)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in encrypted_text(0)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1024768.enc.v(216)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1080p.enc.v(208)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_12801024p.enc.v(207)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in encrypted_text(0)
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v' in import/hdmi-rtl/enc_file/video_tpg_1280800.enc.v(216)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v' in import/hdmi-rtl/enc_file/video_tpg_16801050p.enc.v(209)
HDL-1007 : analyze verilog file import/hdmi-rtl/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'import/hdmi-rtl/enc_file/video_tpg_800600.enc.v' in import/hdmi-rtl/enc_file/video_tpg_800600.enc.v(211)
HDL-1007 : analyze verilog file import/hdmi_top/hdmi_top.v
HDL-1007 : analyze verilog file import/hdmi_top/video_driver.v
HDL-1007 : analyze verilog file import/sd_bmp_hdmi.v
HDL-1007 : undeclared symbol 'rd_vsync', assumed default net type 'wire' in import/sd_bmp_hdmi.v(200)
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_ctrl_top.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_init.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_read.v
HDL-1007 : analyze verilog file import/sd_ctrl_top/sd_write.v
HDL-1007 : analyze verilog file import/sd_read_photo.v
HDL-1007 : analyze VHDL file import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in import/hdmi-rtl/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in encrypted_text(0)
HDL-1007 : analyze VHDL file import/hdmi-rtl/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in import/hdmi-rtl/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in import/hdmi-rtl/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_cmd.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_cmd.v' in import/DDR3-rtl/sdram_cmd.v(46)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_controller.v
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_ctrl.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_ctrl.v' in import/DDR3-rtl/sdram_ctrl.v(19)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_data.v
HDL-1007 : analyze included file import/DDR3-rtl/sdram_para.v in import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : back to file 'import/DDR3-rtl/sdram_data.v' in import/DDR3-rtl/sdram_data.v(13)
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_fifo_ctrl.v
HDL-1007 : analyze verilog file import/DDR3-rtl/sdram_top.v
HDL-1007 : analyze verilog file import/read_rawdata.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_dpc.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_include.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_bnr.v
HDL-1007 : analyze verilog file import/hdmi_top/bayer_rgb888.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_h.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_m.v
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_l.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file import/hdmi_top/ISP_debayer_l.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_clk_wiz_1/clk0_out will be merged with clock u_clk_wiz_1/clk0_buf
PHY-1001 : net u_ddr3_top/clk_sdram will be routed on clock mesh
PHY-1001 : clock net u_ddr3_top/u_sdram_fifo_ctrl/clk_ref will be merged with clock u_clk_wiz_0/clk0_buf
PHY-1001 : net u_ddr3_top/u_sdram_fifo_ctrl/wrfifo/clkw will be routed on clock mesh
PHY-1001 : net u_hdmi_top/debayer_l/pclk will be routed on clock mesh
PHY-1001 : clock net u_sd_ctrl_top/u_sd_init/div_clk_syn_4 will be merged with clock u_sd_ctrl_top/u_sd_init/div_clk
PHY-1001 : net u_sd_ctrl_top/u_sd_read/clk_ref_180deg will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : eco open net = 0
PHY-1001 : 10 feed throughs used by 9 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db F:/ARMChina/project/SD-SDRAM-ISP-HDMI/SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI_pr.db" in  1.762113s wall, 1.640625s user + 0.062500s system = 1.703125s CPU (96.7%)

RUN-1004 : used memory is 983 MB, reserved memory is 1045 MB, peak memory is 1170 MB
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.380850s wall, 0.000000s user + 0.125000s system = 0.125000s CPU (2.0%)

RUN-1004 : used memory is 987 MB, reserved memory is 1045 MB, peak memory is 1170 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.813225s wall, 0.046875s user + 0.125000s system = 0.171875s CPU (2.5%)

RUN-1004 : used memory is 987 MB, reserved memory is 1045 MB, peak memory is 1170 MB
GUI-1001 : Downloading succeeded!
RUN-1002 : start command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit SD-SDRAM-ISP-HDMI_Runs/phy_1/SD-SDRAM-ISP-HDMI.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.380141s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 985 MB, reserved memory is 1045 MB, peak memory is 1170 MB
RUN-1003 : finish command "download -bit SD-SDRAM-ISP-HDMI_Runs\phy_1\SD-SDRAM-ISP-HDMI.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.778801s wall, 0.171875s user + 0.062500s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 985 MB, reserved memory is 1045 MB, peak memory is 1170 MB
GUI-1001 : Downloading succeeded!
