;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; BTN
BTN__0__DR EQU CYREG_GPIO_PRT4_DR
BTN__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
BTN__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
BTN__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
BTN__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
BTN__0__HSIOM_MASK EQU 0x00F00000
BTN__0__HSIOM_SHIFT EQU 20
BTN__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
BTN__0__INTR EQU CYREG_GPIO_PRT4_INTR
BTN__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
BTN__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
BTN__0__MASK EQU 0x20
BTN__0__PC EQU CYREG_GPIO_PRT4_PC
BTN__0__PC2 EQU CYREG_GPIO_PRT4_PC2
BTN__0__PORT EQU 4
BTN__0__PS EQU CYREG_GPIO_PRT4_PS
BTN__0__SHIFT EQU 5
BTN__DR EQU CYREG_GPIO_PRT4_DR
BTN__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
BTN__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
BTN__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
BTN__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
BTN__INTR EQU CYREG_GPIO_PRT4_INTR
BTN__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
BTN__INTSTAT EQU CYREG_GPIO_PRT4_INTR
BTN__MASK EQU 0x20
BTN__PC EQU CYREG_GPIO_PRT4_PC
BTN__PC2 EQU CYREG_GPIO_PRT4_PC2
BTN__PORT EQU 4
BTN__PS EQU CYREG_GPIO_PRT4_PS
BTN__SHIFT EQU 5
BTN__SNAP EQU CYREG_GPIO_PRT4_INTR
BTN_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BTN_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BTN_ISR__INTC_MASK EQU 0x10
BTN_ISR__INTC_NUMBER EQU 4
BTN_ISR__INTC_PRIOR_MASK EQU 0xC0
BTN_ISR__INTC_PRIOR_NUM EQU 3
BTN_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
BTN_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BTN_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; ENC
ENC__0__DR EQU CYREG_GPIO_PRT0_DR
ENC__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ENC__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ENC__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ENC__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ENC__0__HSIOM_MASK EQU 0x0000000F
ENC__0__HSIOM_SHIFT EQU 0
ENC__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC__0__INTR EQU CYREG_GPIO_PRT0_INTR
ENC__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ENC__0__MASK EQU 0x01
ENC__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ENC__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ENC__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ENC__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ENC__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ENC__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ENC__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ENC__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ENC__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ENC__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ENC__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ENC__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ENC__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ENC__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ENC__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ENC__0__PC EQU CYREG_GPIO_PRT0_PC
ENC__0__PC2 EQU CYREG_GPIO_PRT0_PC2
ENC__0__PORT EQU 0
ENC__0__PS EQU CYREG_GPIO_PRT0_PS
ENC__0__SHIFT EQU 0
ENC__1__DR EQU CYREG_GPIO_PRT0_DR
ENC__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ENC__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ENC__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ENC__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
ENC__1__HSIOM_MASK EQU 0x000000F0
ENC__1__HSIOM_SHIFT EQU 4
ENC__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC__1__INTR EQU CYREG_GPIO_PRT0_INTR
ENC__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ENC__1__MASK EQU 0x02
ENC__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ENC__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ENC__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ENC__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ENC__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ENC__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ENC__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ENC__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ENC__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ENC__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ENC__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ENC__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ENC__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ENC__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ENC__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ENC__1__PC EQU CYREG_GPIO_PRT0_PC
ENC__1__PC2 EQU CYREG_GPIO_PRT0_PC2
ENC__1__PORT EQU 0
ENC__1__PS EQU CYREG_GPIO_PRT0_PS
ENC__1__SHIFT EQU 1
ENC__DR EQU CYREG_GPIO_PRT0_DR
ENC__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
ENC__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
ENC__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
ENC__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC__INTR EQU CYREG_GPIO_PRT0_INTR
ENC__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
ENC__INTSTAT EQU CYREG_GPIO_PRT0_INTR
ENC__MASK EQU 0x03
ENC__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
ENC__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
ENC__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
ENC__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
ENC__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
ENC__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
ENC__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
ENC__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
ENC__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
ENC__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
ENC__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
ENC__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
ENC__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
ENC__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
ENC__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
ENC__PC EQU CYREG_GPIO_PRT0_PC
ENC__PC2 EQU CYREG_GPIO_PRT0_PC2
ENC__PORT EQU 0
ENC__PS EQU CYREG_GPIO_PRT0_PS
ENC__SHIFT EQU 0
ENC__SNAP EQU CYREG_GPIO_PRT0_INTR
ENC_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ENC_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ENC_ISR__INTC_MASK EQU 0x01
ENC_ISR__INTC_NUMBER EQU 0
ENC_ISR__INTC_PRIOR_MASK EQU 0xC0
ENC_ISR__INTC_PRIOR_NUM EQU 3
ENC_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
ENC_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ENC_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; LCD
LCD_LCDPort__0__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__0__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__0__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__0__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__1__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__1__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__1__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__2__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__2__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__2__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__3__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__3__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__3__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__4__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__4__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__4__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__5__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__5__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__5__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__5__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__5__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__5__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__5__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__5__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL2
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__6__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__6__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__6__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_GPIO_PRT2_DR
LCD_LCDPort__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
LCD_LCDPort__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
LCD_LCDPort__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
LCD_LCDPort__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__INTR EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
LCD_LCDPort__INTSTAT EQU CYREG_GPIO_PRT2_INTR
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
LCD_LCDPort__PC EQU CYREG_GPIO_PRT2_PC
LCD_LCDPort__PC2 EQU CYREG_GPIO_PRT2_PC2
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PS EQU CYREG_GPIO_PRT2_PS
LCD_LCDPort__SHIFT EQU 0

; PWM
PWM_CLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
PWM_CLK__DIV_ID EQU 0x00000041
PWM_CLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
PWM_CLK__PA_DIV_ID EQU 0x000000FF
PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2
PWM_SEL_Sync_ctrl_reg__0__MASK EQU 0x01
PWM_SEL_Sync_ctrl_reg__0__POS EQU 0
PWM_SEL_Sync_ctrl_reg__1__MASK EQU 0x02
PWM_SEL_Sync_ctrl_reg__1__POS EQU 1
PWM_SEL_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
PWM_SEL_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL2
PWM_SEL_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL2
PWM_SEL_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL2
PWM_SEL_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL2
PWM_SEL_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK2
PWM_SEL_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK2
PWM_SEL_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK2
PWM_SEL_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK2
PWM_SEL_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
PWM_SEL_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL2
PWM_SEL_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
PWM_SEL_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL2
PWM_SEL_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST2
PWM_SEL_Sync_ctrl_reg__MASK EQU 0x03
PWM_SEL_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_SEL_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK2
PWM_SEL_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK2

; SPI
SPI_miso_m__0__DR EQU CYREG_GPIO_PRT6_DR
SPI_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPI_miso_m__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPI_miso_m__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPI_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
SPI_miso_m__0__HSIOM_GPIO EQU 0
SPI_miso_m__0__HSIOM_I2C EQU 14
SPI_miso_m__0__HSIOM_I2C_SDA EQU 14
SPI_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_miso_m__0__HSIOM_SHIFT EQU 4
SPI_miso_m__0__HSIOM_SPI EQU 15
SPI_miso_m__0__HSIOM_SPI_MISO EQU 15
SPI_miso_m__0__HSIOM_UART EQU 9
SPI_miso_m__0__HSIOM_UART_TX EQU 9
SPI_miso_m__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_miso_m__0__INTR EQU CYREG_GPIO_PRT6_INTR
SPI_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPI_miso_m__0__MASK EQU 0x02
SPI_miso_m__0__PC EQU CYREG_GPIO_PRT6_PC
SPI_miso_m__0__PC2 EQU CYREG_GPIO_PRT6_PC2
SPI_miso_m__0__PORT EQU 6
SPI_miso_m__0__PS EQU CYREG_GPIO_PRT6_PS
SPI_miso_m__0__SHIFT EQU 1
SPI_miso_m__DR EQU CYREG_GPIO_PRT6_DR
SPI_miso_m__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPI_miso_m__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPI_miso_m__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPI_miso_m__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_miso_m__INTR EQU CYREG_GPIO_PRT6_INTR
SPI_miso_m__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_miso_m__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPI_miso_m__MASK EQU 0x02
SPI_miso_m__PC EQU CYREG_GPIO_PRT6_PC
SPI_miso_m__PC2 EQU CYREG_GPIO_PRT6_PC2
SPI_miso_m__PORT EQU 6
SPI_miso_m__PS EQU CYREG_GPIO_PRT6_PS
SPI_miso_m__SHIFT EQU 1
SPI_mosi_m__0__DR EQU CYREG_GPIO_PRT6_DR
SPI_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPI_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPI_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPI_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
SPI_mosi_m__0__HSIOM_GPIO EQU 0
SPI_mosi_m__0__HSIOM_I2C EQU 14
SPI_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPI_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_mosi_m__0__HSIOM_SPI EQU 15
SPI_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_mosi_m__0__HSIOM_UART EQU 9
SPI_mosi_m__0__HSIOM_UART_RX EQU 9
SPI_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_mosi_m__0__INTR EQU CYREG_GPIO_PRT6_INTR
SPI_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPI_mosi_m__0__MASK EQU 0x01
SPI_mosi_m__0__PC EQU CYREG_GPIO_PRT6_PC
SPI_mosi_m__0__PC2 EQU CYREG_GPIO_PRT6_PC2
SPI_mosi_m__0__PORT EQU 6
SPI_mosi_m__0__PS EQU CYREG_GPIO_PRT6_PS
SPI_mosi_m__0__SHIFT EQU 0
SPI_mosi_m__DR EQU CYREG_GPIO_PRT6_DR
SPI_mosi_m__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPI_mosi_m__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPI_mosi_m__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPI_mosi_m__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_mosi_m__INTR EQU CYREG_GPIO_PRT6_INTR
SPI_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_mosi_m__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPI_mosi_m__MASK EQU 0x01
SPI_mosi_m__PC EQU CYREG_GPIO_PRT6_PC
SPI_mosi_m__PC2 EQU CYREG_GPIO_PRT6_PC2
SPI_mosi_m__PORT EQU 6
SPI_mosi_m__PS EQU CYREG_GPIO_PRT6_PS
SPI_mosi_m__SHIFT EQU 0
SPI_SCB__CTRL EQU CYREG_SCB3_CTRL
SPI_SCB__EZ_DATA0 EQU CYREG_SCB3_EZ_DATA0
SPI_SCB__EZ_DATA1 EQU CYREG_SCB3_EZ_DATA1
SPI_SCB__EZ_DATA10 EQU CYREG_SCB3_EZ_DATA10
SPI_SCB__EZ_DATA11 EQU CYREG_SCB3_EZ_DATA11
SPI_SCB__EZ_DATA12 EQU CYREG_SCB3_EZ_DATA12
SPI_SCB__EZ_DATA13 EQU CYREG_SCB3_EZ_DATA13
SPI_SCB__EZ_DATA14 EQU CYREG_SCB3_EZ_DATA14
SPI_SCB__EZ_DATA15 EQU CYREG_SCB3_EZ_DATA15
SPI_SCB__EZ_DATA16 EQU CYREG_SCB3_EZ_DATA16
SPI_SCB__EZ_DATA17 EQU CYREG_SCB3_EZ_DATA17
SPI_SCB__EZ_DATA18 EQU CYREG_SCB3_EZ_DATA18
SPI_SCB__EZ_DATA19 EQU CYREG_SCB3_EZ_DATA19
SPI_SCB__EZ_DATA2 EQU CYREG_SCB3_EZ_DATA2
SPI_SCB__EZ_DATA20 EQU CYREG_SCB3_EZ_DATA20
SPI_SCB__EZ_DATA21 EQU CYREG_SCB3_EZ_DATA21
SPI_SCB__EZ_DATA22 EQU CYREG_SCB3_EZ_DATA22
SPI_SCB__EZ_DATA23 EQU CYREG_SCB3_EZ_DATA23
SPI_SCB__EZ_DATA24 EQU CYREG_SCB3_EZ_DATA24
SPI_SCB__EZ_DATA25 EQU CYREG_SCB3_EZ_DATA25
SPI_SCB__EZ_DATA26 EQU CYREG_SCB3_EZ_DATA26
SPI_SCB__EZ_DATA27 EQU CYREG_SCB3_EZ_DATA27
SPI_SCB__EZ_DATA28 EQU CYREG_SCB3_EZ_DATA28
SPI_SCB__EZ_DATA29 EQU CYREG_SCB3_EZ_DATA29
SPI_SCB__EZ_DATA3 EQU CYREG_SCB3_EZ_DATA3
SPI_SCB__EZ_DATA30 EQU CYREG_SCB3_EZ_DATA30
SPI_SCB__EZ_DATA31 EQU CYREG_SCB3_EZ_DATA31
SPI_SCB__EZ_DATA4 EQU CYREG_SCB3_EZ_DATA4
SPI_SCB__EZ_DATA5 EQU CYREG_SCB3_EZ_DATA5
SPI_SCB__EZ_DATA6 EQU CYREG_SCB3_EZ_DATA6
SPI_SCB__EZ_DATA7 EQU CYREG_SCB3_EZ_DATA7
SPI_SCB__EZ_DATA8 EQU CYREG_SCB3_EZ_DATA8
SPI_SCB__EZ_DATA9 EQU CYREG_SCB3_EZ_DATA9
SPI_SCB__I2C_CFG EQU CYREG_SCB3_I2C_CFG
SPI_SCB__I2C_CTRL EQU CYREG_SCB3_I2C_CTRL
SPI_SCB__I2C_M_CMD EQU CYREG_SCB3_I2C_M_CMD
SPI_SCB__I2C_S_CMD EQU CYREG_SCB3_I2C_S_CMD
SPI_SCB__I2C_STATUS EQU CYREG_SCB3_I2C_STATUS
SPI_SCB__INTR_CAUSE EQU CYREG_SCB3_INTR_CAUSE
SPI_SCB__INTR_I2C_EC EQU CYREG_SCB3_INTR_I2C_EC
SPI_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB3_INTR_I2C_EC_MASK
SPI_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB3_INTR_I2C_EC_MASKED
SPI_SCB__INTR_M EQU CYREG_SCB3_INTR_M
SPI_SCB__INTR_M_MASK EQU CYREG_SCB3_INTR_M_MASK
SPI_SCB__INTR_M_MASKED EQU CYREG_SCB3_INTR_M_MASKED
SPI_SCB__INTR_M_SET EQU CYREG_SCB3_INTR_M_SET
SPI_SCB__INTR_RX EQU CYREG_SCB3_INTR_RX
SPI_SCB__INTR_RX_MASK EQU CYREG_SCB3_INTR_RX_MASK
SPI_SCB__INTR_RX_MASKED EQU CYREG_SCB3_INTR_RX_MASKED
SPI_SCB__INTR_RX_SET EQU CYREG_SCB3_INTR_RX_SET
SPI_SCB__INTR_S EQU CYREG_SCB3_INTR_S
SPI_SCB__INTR_S_MASK EQU CYREG_SCB3_INTR_S_MASK
SPI_SCB__INTR_S_MASKED EQU CYREG_SCB3_INTR_S_MASKED
SPI_SCB__INTR_S_SET EQU CYREG_SCB3_INTR_S_SET
SPI_SCB__INTR_SPI_EC EQU CYREG_SCB3_INTR_SPI_EC
SPI_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB3_INTR_SPI_EC_MASK
SPI_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB3_INTR_SPI_EC_MASKED
SPI_SCB__INTR_TX EQU CYREG_SCB3_INTR_TX
SPI_SCB__INTR_TX_MASK EQU CYREG_SCB3_INTR_TX_MASK
SPI_SCB__INTR_TX_MASKED EQU CYREG_SCB3_INTR_TX_MASKED
SPI_SCB__INTR_TX_SET EQU CYREG_SCB3_INTR_TX_SET
SPI_SCB__RX_CTRL EQU CYREG_SCB3_RX_CTRL
SPI_SCB__RX_FIFO_CTRL EQU CYREG_SCB3_RX_FIFO_CTRL
SPI_SCB__RX_FIFO_RD EQU CYREG_SCB3_RX_FIFO_RD
SPI_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB3_RX_FIFO_RD_SILENT
SPI_SCB__RX_FIFO_STATUS EQU CYREG_SCB3_RX_FIFO_STATUS
SPI_SCB__RX_MATCH EQU CYREG_SCB3_RX_MATCH
SPI_SCB__SPI_CTRL EQU CYREG_SCB3_SPI_CTRL
SPI_SCB__SPI_STATUS EQU CYREG_SCB3_SPI_STATUS
SPI_SCB__SS0_POSISTION EQU 0
SPI_SCB__SS1_POSISTION EQU 1
SPI_SCB__SS2_POSISTION EQU 2
SPI_SCB__SS3_POSISTION EQU 3
SPI_SCB__STATUS EQU CYREG_SCB3_STATUS
SPI_SCB__TX_CTRL EQU CYREG_SCB3_TX_CTRL
SPI_SCB__TX_FIFO_CTRL EQU CYREG_SCB3_TX_FIFO_CTRL
SPI_SCB__TX_FIFO_STATUS EQU CYREG_SCB3_TX_FIFO_STATUS
SPI_SCB__TX_FIFO_WR EQU CYREG_SCB3_TX_FIFO_WR
SPI_SCB__UART_CTRL EQU CYREG_SCB3_UART_CTRL
SPI_SCB__UART_FLOW_CTRL EQU CYREG_SCB3_UART_FLOW_CTRL
SPI_SCB__UART_RX_CTRL EQU CYREG_SCB3_UART_RX_CTRL
SPI_SCB__UART_RX_STATUS EQU CYREG_SCB3_UART_RX_STATUS
SPI_SCB__UART_TX_CTRL EQU CYREG_SCB3_UART_TX_CTRL
SPI_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
SPI_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
SPI_SCB_IRQ__INTC_MASK EQU 0x800
SPI_SCB_IRQ__INTC_NUMBER EQU 11
SPI_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
SPI_SCB_IRQ__INTC_PRIOR_NUM EQU 3
SPI_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
SPI_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
SPI_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
SPI_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
SPI_SCBCLK__DIV_ID EQU 0x00000040
SPI_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
SPI_SCBCLK__PA_DIV_ID EQU 0x000000FF
SPI_sclk_m__0__DR EQU CYREG_GPIO_PRT6_DR
SPI_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPI_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPI_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPI_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL6
SPI_sclk_m__0__HSIOM_GPIO EQU 0
SPI_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_sclk_m__0__HSIOM_SPI EQU 15
SPI_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_sclk_m__0__HSIOM_UART EQU 9
SPI_sclk_m__0__HSIOM_UART_CTS EQU 9
SPI_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_sclk_m__0__INTR EQU CYREG_GPIO_PRT6_INTR
SPI_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPI_sclk_m__0__MASK EQU 0x04
SPI_sclk_m__0__PC EQU CYREG_GPIO_PRT6_PC
SPI_sclk_m__0__PC2 EQU CYREG_GPIO_PRT6_PC2
SPI_sclk_m__0__PORT EQU 6
SPI_sclk_m__0__PS EQU CYREG_GPIO_PRT6_PS
SPI_sclk_m__0__SHIFT EQU 2
SPI_sclk_m__DR EQU CYREG_GPIO_PRT6_DR
SPI_sclk_m__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
SPI_sclk_m__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
SPI_sclk_m__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
SPI_sclk_m__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_sclk_m__INTR EQU CYREG_GPIO_PRT6_INTR
SPI_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
SPI_sclk_m__INTSTAT EQU CYREG_GPIO_PRT6_INTR
SPI_sclk_m__MASK EQU 0x04
SPI_sclk_m__PC EQU CYREG_GPIO_PRT6_PC
SPI_sclk_m__PC2 EQU CYREG_GPIO_PRT6_PC2
SPI_sclk_m__PORT EQU 6
SPI_sclk_m__PS EQU CYREG_GPIO_PRT6_PS
SPI_sclk_m__SHIFT EQU 2
SPI_ss0_m__0__DR EQU CYREG_GPIO_PRT2_DR
SPI_ss0_m__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_ss0_m__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_ss0_m__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_ss0_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SPI_ss0_m__0__HSIOM_GPIO EQU 0
SPI_ss0_m__0__HSIOM_MASK EQU 0xF0000000
SPI_ss0_m__0__HSIOM_SHIFT EQU 28
SPI_ss0_m__0__HSIOM_SPI EQU 15
SPI_ss0_m__0__HSIOM_SPI_SELECT0 EQU 15
SPI_ss0_m__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_ss0_m__0__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_ss0_m__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_ss0_m__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_ss0_m__0__MASK EQU 0x80
SPI_ss0_m__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SPI_ss0_m__0__OUT_SEL_SHIFT EQU 14
SPI_ss0_m__0__OUT_SEL_VAL EQU -1
SPI_ss0_m__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_ss0_m__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_ss0_m__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_ss0_m__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_ss0_m__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_ss0_m__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_ss0_m__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_ss0_m__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_ss0_m__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_ss0_m__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_ss0_m__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_ss0_m__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_ss0_m__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_ss0_m__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_ss0_m__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_ss0_m__0__PC EQU CYREG_GPIO_PRT2_PC
SPI_ss0_m__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_ss0_m__0__PORT EQU 2
SPI_ss0_m__0__PS EQU CYREG_GPIO_PRT2_PS
SPI_ss0_m__0__SHIFT EQU 7
SPI_ss0_m__DR EQU CYREG_GPIO_PRT2_DR
SPI_ss0_m__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SPI_ss0_m__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SPI_ss0_m__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SPI_ss0_m__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_ss0_m__INTR EQU CYREG_GPIO_PRT2_INTR
SPI_ss0_m__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SPI_ss0_m__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SPI_ss0_m__MASK EQU 0x80
SPI_ss0_m__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SPI_ss0_m__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SPI_ss0_m__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SPI_ss0_m__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SPI_ss0_m__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SPI_ss0_m__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SPI_ss0_m__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SPI_ss0_m__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SPI_ss0_m__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SPI_ss0_m__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SPI_ss0_m__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SPI_ss0_m__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SPI_ss0_m__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SPI_ss0_m__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SPI_ss0_m__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SPI_ss0_m__PC EQU CYREG_GPIO_PRT2_PC
SPI_ss0_m__PC2 EQU CYREG_GPIO_PRT2_PC2
SPI_ss0_m__PORT EQU 2
SPI_ss0_m__PS EQU CYREG_GPIO_PRT2_PS
SPI_ss0_m__SHIFT EQU 7

; B_LED
B_LED__0__DR EQU CYREG_GPIO_PRT0_DR
B_LED__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
B_LED__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
B_LED__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
B_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
B_LED__0__HSIOM_MASK EQU 0x00000F00
B_LED__0__HSIOM_SHIFT EQU 8
B_LED__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
B_LED__0__INTR EQU CYREG_GPIO_PRT0_INTR
B_LED__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
B_LED__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
B_LED__0__MASK EQU 0x04
B_LED__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
B_LED__0__OUT_SEL_SHIFT EQU 4
B_LED__0__OUT_SEL_VAL EQU 3
B_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B_LED__0__PC EQU CYREG_GPIO_PRT0_PC
B_LED__0__PC2 EQU CYREG_GPIO_PRT0_PC2
B_LED__0__PORT EQU 0
B_LED__0__PS EQU CYREG_GPIO_PRT0_PS
B_LED__0__SHIFT EQU 2
B_LED__DR EQU CYREG_GPIO_PRT0_DR
B_LED__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
B_LED__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
B_LED__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
B_LED__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
B_LED__INTR EQU CYREG_GPIO_PRT0_INTR
B_LED__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
B_LED__INTSTAT EQU CYREG_GPIO_PRT0_INTR
B_LED__MASK EQU 0x04
B_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B_LED__PC EQU CYREG_GPIO_PRT0_PC
B_LED__PC2 EQU CYREG_GPIO_PRT0_PC2
B_LED__PORT EQU 0
B_LED__PS EQU CYREG_GPIO_PRT0_PS
B_LED__SHIFT EQU 2

; G_LED
G_LED__0__DR EQU CYREG_GPIO_PRT3_DR
G_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
G_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
G_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
G_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
G_LED__0__HSIOM_MASK EQU 0x000000F0
G_LED__0__HSIOM_SHIFT EQU 4
G_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
G_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
G_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
G_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
G_LED__0__MASK EQU 0x02
G_LED__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
G_LED__0__OUT_SEL_SHIFT EQU 2
G_LED__0__OUT_SEL_VAL EQU 2
G_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
G_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
G_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
G_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
G_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
G_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
G_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
G_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
G_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
G_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
G_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
G_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
G_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
G_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
G_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
G_LED__0__PC EQU CYREG_GPIO_PRT3_PC
G_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
G_LED__0__PORT EQU 3
G_LED__0__PS EQU CYREG_GPIO_PRT3_PS
G_LED__0__SHIFT EQU 1
G_LED__DR EQU CYREG_GPIO_PRT3_DR
G_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
G_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
G_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
G_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
G_LED__INTR EQU CYREG_GPIO_PRT3_INTR
G_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
G_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
G_LED__MASK EQU 0x02
G_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
G_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
G_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
G_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
G_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
G_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
G_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
G_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
G_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
G_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
G_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
G_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
G_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
G_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
G_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
G_LED__PC EQU CYREG_GPIO_PRT3_PC
G_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
G_LED__PORT EQU 3
G_LED__PS EQU CYREG_GPIO_PRT3_PS
G_LED__SHIFT EQU 1

; R_LED
R_LED__0__DR EQU CYREG_GPIO_PRT3_DR
R_LED__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
R_LED__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
R_LED__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
R_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
R_LED__0__HSIOM_MASK EQU 0x0000000F
R_LED__0__HSIOM_SHIFT EQU 0
R_LED__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
R_LED__0__INTR EQU CYREG_GPIO_PRT3_INTR
R_LED__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
R_LED__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
R_LED__0__MASK EQU 0x01
R_LED__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
R_LED__0__OUT_SEL_SHIFT EQU 0
R_LED__0__OUT_SEL_VAL EQU 0
R_LED__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
R_LED__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
R_LED__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
R_LED__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
R_LED__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
R_LED__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
R_LED__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
R_LED__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
R_LED__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
R_LED__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
R_LED__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
R_LED__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
R_LED__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
R_LED__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
R_LED__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
R_LED__0__PC EQU CYREG_GPIO_PRT3_PC
R_LED__0__PC2 EQU CYREG_GPIO_PRT3_PC2
R_LED__0__PORT EQU 3
R_LED__0__PS EQU CYREG_GPIO_PRT3_PS
R_LED__0__SHIFT EQU 0
R_LED__DR EQU CYREG_GPIO_PRT3_DR
R_LED__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
R_LED__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
R_LED__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
R_LED__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
R_LED__INTR EQU CYREG_GPIO_PRT3_INTR
R_LED__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
R_LED__INTSTAT EQU CYREG_GPIO_PRT3_INTR
R_LED__MASK EQU 0x01
R_LED__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
R_LED__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
R_LED__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
R_LED__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
R_LED__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
R_LED__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
R_LED__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
R_LED__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
R_LED__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
R_LED__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
R_LED__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
R_LED__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
R_LED__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
R_LED__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
R_LED__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
R_LED__PC EQU CYREG_GPIO_PRT3_PC
R_LED__PC2 EQU CYREG_GPIO_PRT3_PC2
R_LED__PORT EQU 3
R_LED__PS EQU CYREG_GPIO_PRT3_PS
R_LED__SHIFT EQU 0

; Y_LED
Y_LED__0__DR EQU CYREG_GPIO_PRT0_DR
Y_LED__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Y_LED__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Y_LED__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Y_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
Y_LED__0__HSIOM_MASK EQU 0x0000F000
Y_LED__0__HSIOM_SHIFT EQU 12
Y_LED__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Y_LED__0__INTR EQU CYREG_GPIO_PRT0_INTR
Y_LED__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Y_LED__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Y_LED__0__MASK EQU 0x08
Y_LED__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
Y_LED__0__OUT_SEL_SHIFT EQU 6
Y_LED__0__OUT_SEL_VAL EQU 0
Y_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Y_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Y_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Y_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Y_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Y_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Y_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Y_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Y_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Y_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Y_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Y_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Y_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Y_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Y_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Y_LED__0__PC EQU CYREG_GPIO_PRT0_PC
Y_LED__0__PC2 EQU CYREG_GPIO_PRT0_PC2
Y_LED__0__PORT EQU 0
Y_LED__0__PS EQU CYREG_GPIO_PRT0_PS
Y_LED__0__SHIFT EQU 3
Y_LED__DR EQU CYREG_GPIO_PRT0_DR
Y_LED__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
Y_LED__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
Y_LED__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
Y_LED__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
Y_LED__INTR EQU CYREG_GPIO_PRT0_INTR
Y_LED__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
Y_LED__INTSTAT EQU CYREG_GPIO_PRT0_INTR
Y_LED__MASK EQU 0x08
Y_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
Y_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
Y_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
Y_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
Y_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
Y_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
Y_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
Y_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
Y_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
Y_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
Y_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
Y_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
Y_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
Y_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
Y_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
Y_LED__PC EQU CYREG_GPIO_PRT0_PC
Y_LED__PC2 EQU CYREG_GPIO_PRT0_PC2
Y_LED__PORT EQU 0
Y_LED__PS EQU CYREG_GPIO_PRT0_PS
Y_LED__SHIFT EQU 3

; NRF24_CE
NRF24_CE__0__DR EQU CYREG_GPIO_PRT5_DR
NRF24_CE__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
NRF24_CE__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
NRF24_CE__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
NRF24_CE__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
NRF24_CE__0__HSIOM_MASK EQU 0x0000F000
NRF24_CE__0__HSIOM_SHIFT EQU 12
NRF24_CE__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
NRF24_CE__0__INTR EQU CYREG_GPIO_PRT5_INTR
NRF24_CE__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
NRF24_CE__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
NRF24_CE__0__MASK EQU 0x08
NRF24_CE__0__PC EQU CYREG_GPIO_PRT5_PC
NRF24_CE__0__PC2 EQU CYREG_GPIO_PRT5_PC2
NRF24_CE__0__PORT EQU 5
NRF24_CE__0__PS EQU CYREG_GPIO_PRT5_PS
NRF24_CE__0__SHIFT EQU 3
NRF24_CE__DR EQU CYREG_GPIO_PRT5_DR
NRF24_CE__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
NRF24_CE__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
NRF24_CE__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
NRF24_CE__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
NRF24_CE__INTR EQU CYREG_GPIO_PRT5_INTR
NRF24_CE__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
NRF24_CE__INTSTAT EQU CYREG_GPIO_PRT5_INTR
NRF24_CE__MASK EQU 0x08
NRF24_CE__PC EQU CYREG_GPIO_PRT5_PC
NRF24_CE__PC2 EQU CYREG_GPIO_PRT5_PC2
NRF24_CE__PORT EQU 5
NRF24_CE__PS EQU CYREG_GPIO_PRT5_PS
NRF24_CE__SHIFT EQU 3

; NRF24_IRQ
NRF24_IRQ__0__DR EQU CYREG_GPIO_PRT5_DR
NRF24_IRQ__0__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
NRF24_IRQ__0__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
NRF24_IRQ__0__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
NRF24_IRQ__0__HSIOM EQU CYREG_HSIOM_PORT_SEL5
NRF24_IRQ__0__HSIOM_MASK EQU 0x00F00000
NRF24_IRQ__0__HSIOM_SHIFT EQU 20
NRF24_IRQ__0__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
NRF24_IRQ__0__INTR EQU CYREG_GPIO_PRT5_INTR
NRF24_IRQ__0__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
NRF24_IRQ__0__INTSTAT EQU CYREG_GPIO_PRT5_INTR
NRF24_IRQ__0__MASK EQU 0x20
NRF24_IRQ__0__PC EQU CYREG_GPIO_PRT5_PC
NRF24_IRQ__0__PC2 EQU CYREG_GPIO_PRT5_PC2
NRF24_IRQ__0__PORT EQU 5
NRF24_IRQ__0__PS EQU CYREG_GPIO_PRT5_PS
NRF24_IRQ__0__SHIFT EQU 5
NRF24_IRQ__DR EQU CYREG_GPIO_PRT5_DR
NRF24_IRQ__DR_CLR EQU CYREG_GPIO_PRT5_DR_CLR
NRF24_IRQ__DR_INV EQU CYREG_GPIO_PRT5_DR_INV
NRF24_IRQ__DR_SET EQU CYREG_GPIO_PRT5_DR_SET
NRF24_IRQ__INTCFG EQU CYREG_GPIO_PRT5_INTR_CFG
NRF24_IRQ__INTR EQU CYREG_GPIO_PRT5_INTR
NRF24_IRQ__INTR_CFG EQU CYREG_GPIO_PRT5_INTR_CFG
NRF24_IRQ__INTSTAT EQU CYREG_GPIO_PRT5_INTR
NRF24_IRQ__MASK EQU 0x20
NRF24_IRQ__PC EQU CYREG_GPIO_PRT5_PC
NRF24_IRQ__PC2 EQU CYREG_GPIO_PRT5_PC2
NRF24_IRQ__PORT EQU 5
NRF24_IRQ__PS EQU CYREG_GPIO_PRT5_PS
NRF24_IRQ__SHIFT EQU 5

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
