mainboard_cpu_usage_latency : 23
mainboard_cpu_usage_latency_80 : 23
mainboard_cpu_usage_latency_90 : 23
mainboard_cpu_usage_latency_99 : 23
mainboard_cpu_usage_latency_999 : 23
mainboard_cpu_usage_latency_9999 : 23
mainboard_cpu_usage_max_latency : 23
mainboard_mem_resident_usage_latency : 738785
mainboard_mem_resident_usage_latency_80 : 739200
mainboard_mem_resident_usage_latency_90 : 739200
mainboard_mem_resident_usage_latency_99 : 739200
mainboard_mem_resident_usage_latency_999 : 739200
mainboard_mem_resident_usage_latency_9999 : 739200
mainboard_mem_resident_usage_max_latency : 739200
mainboard_message_reader_apollo_canbus_chassis_cyber_latency : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_cyber_max_latency : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_proc_max_latency : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_80 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_90 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_99 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_999 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_latency_9999 : 0
mainboard_message_reader_apollo_canbus_chassis_tran_max_latency : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_cyber_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_cyber_max_latency : 0
mainboard_message_reader_apollo_localization_pose_proc_latency : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_proc_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_proc_max_latency : 0
mainboard_message_reader_apollo_localization_pose_tran_latency : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_80 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_90 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_99 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_999 : 0
mainboard_message_reader_apollo_localization_pose_tran_latency_9999 : 0
mainboard_message_reader_apollo_localization_pose_tran_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_cyber_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_proc_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_proc_max_latency : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_80 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_90 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_99 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_999 : 0
mainboard_message_reader_apollo_planning_command_status_tran_latency_9999 : 0
mainboard_message_reader_apollo_planning_command_status_tran_max_latency : 0
mainboard_message_reader_apollo_planning_cyber_latency : 0
mainboard_message_reader_apollo_planning_cyber_latency_80 : 0
mainboard_message_reader_apollo_planning_cyber_latency_90 : 0
mainboard_message_reader_apollo_planning_cyber_latency_99 : 0
mainboard_message_reader_apollo_planning_cyber_latency_999 : 0
mainboard_message_reader_apollo_planning_cyber_latency_9999 : 0
mainboard_message_reader_apollo_planning_cyber_max_latency : 0
mainboard_message_reader_apollo_planning_proc_latency : 0
mainboard_message_reader_apollo_planning_proc_latency_80 : 0
mainboard_message_reader_apollo_planning_proc_latency_90 : 0
mainboard_message_reader_apollo_planning_proc_latency_99 : 0
mainboard_message_reader_apollo_planning_proc_latency_999 : 0
mainboard_message_reader_apollo_planning_proc_latency_9999 : 0
mainboard_message_reader_apollo_planning_proc_max_latency : 0
mainboard_message_reader_apollo_planning_tran_latency : 0
mainboard_message_reader_apollo_planning_tran_latency_80 : 0
mainboard_message_reader_apollo_planning_tran_latency_90 : 0
mainboard_message_reader_apollo_planning_tran_latency_99 : 0
mainboard_message_reader_apollo_planning_tran_latency_999 : 0
mainboard_message_reader_apollo_planning_tran_latency_9999 : 0
mainboard_message_reader_apollo_planning_tran_max_latency : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_80 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_90 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_99 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_999 : 0
mainboard_planning_apollo_canbus_chassis_cyber_latency_9999 : 0
mainboard_planning_apollo_canbus_chassis_cyber_max_latency : 0
mainboard_planning_apollo_canbus_chassis_proc_latency : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_80 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_90 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_99 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_999 : 0
mainboard_planning_apollo_canbus_chassis_proc_latency_9999 : 0
mainboard_planning_apollo_canbus_chassis_proc_max_latency : 0
mainboard_planning_apollo_canbus_chassis_tran_latency : 77
mainboard_planning_apollo_canbus_chassis_tran_latency_80 : 106
mainboard_planning_apollo_canbus_chassis_tran_latency_90 : 111
mainboard_planning_apollo_canbus_chassis_tran_latency_99 : 144
mainboard_planning_apollo_canbus_chassis_tran_latency_999 : 177
mainboard_planning_apollo_canbus_chassis_tran_latency_9999 : 177
mainboard_planning_apollo_canbus_chassis_tran_max_latency : 177
mainboard_planning_apollo_control_interactive_cyber_latency : 95
mainboard_planning_apollo_control_interactive_cyber_latency_80 : 39
mainboard_planning_apollo_control_interactive_cyber_latency_90 : 48
mainboard_planning_apollo_control_interactive_cyber_latency_99 : 166
mainboard_planning_apollo_control_interactive_cyber_latency_999 : 8303
mainboard_planning_apollo_control_interactive_cyber_latency_9999 : 8303
mainboard_planning_apollo_control_interactive_cyber_max_latency : 8303
mainboard_planning_apollo_control_interactive_proc_latency : 6
mainboard_planning_apollo_control_interactive_proc_latency_80 : 6
mainboard_planning_apollo_control_interactive_proc_latency_90 : 7
mainboard_planning_apollo_control_interactive_proc_latency_99 : 148
mainboard_planning_apollo_control_interactive_proc_latency_999 : 403
mainboard_planning_apollo_control_interactive_proc_latency_9999 : 403
mainboard_planning_apollo_control_interactive_proc_max_latency : 403
mainboard_planning_apollo_control_interactive_tran_latency : 63
mainboard_planning_apollo_control_interactive_tran_latency_80 : 94
mainboard_planning_apollo_control_interactive_tran_latency_90 : 105
mainboard_planning_apollo_control_interactive_tran_latency_99 : 138
mainboard_planning_apollo_control_interactive_tran_latency_999 : 169
mainboard_planning_apollo_control_interactive_tran_latency_9999 : 169
mainboard_planning_apollo_control_interactive_tran_max_latency : 169
mainboard_planning_apollo_localization_pose_cyber_latency : 0
mainboard_planning_apollo_localization_pose_cyber_latency_80 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_90 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_99 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_999 : 0
mainboard_planning_apollo_localization_pose_cyber_latency_9999 : 0
mainboard_planning_apollo_localization_pose_cyber_max_latency : 0
mainboard_planning_apollo_localization_pose_proc_latency : 0
mainboard_planning_apollo_localization_pose_proc_latency_80 : 0
mainboard_planning_apollo_localization_pose_proc_latency_90 : 0
mainboard_planning_apollo_localization_pose_proc_latency_99 : 0
mainboard_planning_apollo_localization_pose_proc_latency_999 : 0
mainboard_planning_apollo_localization_pose_proc_latency_9999 : 0
mainboard_planning_apollo_localization_pose_proc_max_latency : 0
mainboard_planning_apollo_localization_pose_tran_latency : 81
mainboard_planning_apollo_localization_pose_tran_latency_80 : 108
mainboard_planning_apollo_localization_pose_tran_latency_90 : 118
mainboard_planning_apollo_localization_pose_tran_latency_99 : 171
mainboard_planning_apollo_localization_pose_tran_latency_999 : 213
mainboard_planning_apollo_localization_pose_tran_latency_9999 : 213
mainboard_planning_apollo_localization_pose_tran_max_latency : 213
mainboard_planning_apollo_perception_traffic_light_cyber_latency : 25
mainboard_planning_apollo_perception_traffic_light_cyber_latency_80 : 44
mainboard_planning_apollo_perception_traffic_light_cyber_latency_90 : 50
mainboard_planning_apollo_perception_traffic_light_cyber_latency_99 : 133
mainboard_planning_apollo_perception_traffic_light_cyber_latency_999 : 133
mainboard_planning_apollo_perception_traffic_light_cyber_latency_9999 : 133
mainboard_planning_apollo_perception_traffic_light_cyber_max_latency : 133
mainboard_planning_apollo_perception_traffic_light_proc_latency : 6
mainboard_planning_apollo_perception_traffic_light_proc_latency_80 : 12
mainboard_planning_apollo_perception_traffic_light_proc_latency_90 : 14
mainboard_planning_apollo_perception_traffic_light_proc_latency_99 : 26
mainboard_planning_apollo_perception_traffic_light_proc_latency_999 : 26
mainboard_planning_apollo_perception_traffic_light_proc_latency_9999 : 26
mainboard_planning_apollo_perception_traffic_light_proc_max_latency : 26
mainboard_planning_apollo_perception_traffic_light_tran_latency : 83
mainboard_planning_apollo_perception_traffic_light_tran_latency_80 : 98
mainboard_planning_apollo_perception_traffic_light_tran_latency_90 : 133
mainboard_planning_apollo_perception_traffic_light_tran_latency_99 : 166
mainboard_planning_apollo_perception_traffic_light_tran_latency_999 : 166
mainboard_planning_apollo_perception_traffic_light_tran_latency_9999 : 166
mainboard_planning_apollo_perception_traffic_light_tran_max_latency : 167
mainboard_planning_apollo_planning_command_cyber_latency : 0
mainboard_planning_apollo_planning_command_cyber_latency_80 : 0
mainboard_planning_apollo_planning_command_cyber_latency_90 : 0
mainboard_planning_apollo_planning_command_cyber_latency_99 : 0
mainboard_planning_apollo_planning_command_cyber_latency_999 : 0
mainboard_planning_apollo_planning_command_cyber_latency_9999 : 0
mainboard_planning_apollo_planning_command_cyber_max_latency : 0
mainboard_planning_apollo_planning_command_proc_latency : 0
mainboard_planning_apollo_planning_command_proc_latency_80 : 0
mainboard_planning_apollo_planning_command_proc_latency_90 : 0
mainboard_planning_apollo_planning_command_proc_latency_99 : 0
mainboard_planning_apollo_planning_command_proc_latency_999 : 0
mainboard_planning_apollo_planning_command_proc_latency_9999 : 0
mainboard_planning_apollo_planning_command_proc_max_latency : 0
mainboard_planning_apollo_planning_command_tran_latency : 0
mainboard_planning_apollo_planning_command_tran_latency_80 : 0
mainboard_planning_apollo_planning_command_tran_latency_90 : 0
mainboard_planning_apollo_planning_command_tran_latency_99 : 0
mainboard_planning_apollo_planning_command_tran_latency_999 : 0
mainboard_planning_apollo_planning_command_tran_latency_9999 : 0
mainboard_planning_apollo_planning_command_tran_max_latency : 0
mainboard_planning_apollo_planning_pad_cyber_latency : 0
mainboard_planning_apollo_planning_pad_cyber_latency_80 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_90 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_99 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_999 : 0
mainboard_planning_apollo_planning_pad_cyber_latency_9999 : 0
mainboard_planning_apollo_planning_pad_cyber_max_latency : 0
mainboard_planning_apollo_planning_pad_proc_latency : 0
mainboard_planning_apollo_planning_pad_proc_latency_80 : 0
mainboard_planning_apollo_planning_pad_proc_latency_90 : 0
mainboard_planning_apollo_planning_pad_proc_latency_99 : 0
mainboard_planning_apollo_planning_pad_proc_latency_999 : 0
mainboard_planning_apollo_planning_pad_proc_latency_9999 : 0
mainboard_planning_apollo_planning_pad_proc_max_latency : 0
mainboard_planning_apollo_planning_pad_tran_latency : 0
mainboard_planning_apollo_planning_pad_tran_latency_80 : 0
mainboard_planning_apollo_planning_pad_tran_latency_90 : 0
mainboard_planning_apollo_planning_pad_tran_latency_99 : 0
mainboard_planning_apollo_planning_pad_tran_latency_999 : 0
mainboard_planning_apollo_planning_pad_tran_latency_9999 : 0
mainboard_planning_apollo_planning_pad_tran_max_latency : 0
mainboard_planning_apollo_prediction_cyber_latency : 33
mainboard_planning_apollo_prediction_cyber_latency_80 : 55
mainboard_planning_apollo_prediction_cyber_latency_90 : 73
mainboard_planning_apollo_prediction_cyber_latency_99 : 97
mainboard_planning_apollo_prediction_cyber_latency_999 : 97
mainboard_planning_apollo_prediction_cyber_latency_9999 : 97
mainboard_planning_apollo_prediction_cyber_max_latency : 97
mainboard_planning_apollo_prediction_proc_latency : 6000
mainboard_planning_apollo_prediction_proc_latency_80 : 11537
mainboard_planning_apollo_prediction_proc_latency_90 : 12207
mainboard_planning_apollo_prediction_proc_latency_99 : 17043
mainboard_planning_apollo_prediction_proc_latency_999 : 17043
mainboard_planning_apollo_prediction_proc_latency_9999 : 17043
mainboard_planning_apollo_prediction_proc_max_latency : 17043
mainboard_planning_apollo_prediction_tran_latency : 86
mainboard_planning_apollo_prediction_tran_latency_80 : 112
mainboard_planning_apollo_prediction_tran_latency_90 : 121
mainboard_planning_apollo_prediction_tran_latency_99 : 183
mainboard_planning_apollo_prediction_tran_latency_999 : 183
mainboard_planning_apollo_prediction_tran_latency_9999 : 183
mainboard_planning_apollo_prediction_tran_max_latency : 183
mainboard_planning_apollo_storytelling_cyber_latency : 0
mainboard_planning_apollo_storytelling_cyber_latency_80 : 0
mainboard_planning_apollo_storytelling_cyber_latency_90 : 0
mainboard_planning_apollo_storytelling_cyber_latency_99 : 0
mainboard_planning_apollo_storytelling_cyber_latency_999 : 0
mainboard_planning_apollo_storytelling_cyber_latency_9999 : 0
mainboard_planning_apollo_storytelling_cyber_max_latency : 0
mainboard_planning_apollo_storytelling_proc_latency : 0
mainboard_planning_apollo_storytelling_proc_latency_80 : 0
mainboard_planning_apollo_storytelling_proc_latency_90 : 0
mainboard_planning_apollo_storytelling_proc_latency_99 : 0
mainboard_planning_apollo_storytelling_proc_latency_999 : 0
mainboard_planning_apollo_storytelling_proc_latency_9999 : 0
mainboard_planning_apollo_storytelling_proc_max_latency : 0
mainboard_planning_apollo_storytelling_tran_latency : 0
mainboard_planning_apollo_storytelling_tran_latency_80 : 0
mainboard_planning_apollo_storytelling_tran_latency_90 : 0
mainboard_planning_apollo_storytelling_tran_latency_99 : 0
mainboard_planning_apollo_storytelling_tran_latency_999 : 0
mainboard_planning_apollo_storytelling_tran_latency_9999 : 0
mainboard_planning_apollo_storytelling_tran_max_latency : 0
