PPA Report for multi_stage_arith_shifter.v (Module: multi_stage_arith_shifter)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 31
FF Count: 64
IO Count: 38
Cell Count: 195

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 886.52 MHz
Reg-to-Reg Critical Path Delay: 0.924 ns

POWER METRICS:
-------------
Total Power Consumption: 0.458 W
