// Seed: 3912807125
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = -1 > id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd7,
    parameter id_4 = 32'd72,
    parameter id_7 = 32'd91
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  output wire id_8;
  input wire _id_7;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_1,
      id_1,
      id_1
  );
  output wire id_6;
  output wire id_5;
  inout wire _id_4;
  output wire _id_3;
  inout wire id_2;
  inout tri id_1;
  wire id_9;
  ;
  assign id_1 = 1;
  parameter id_10 = 1;
  logic [(  id_4  &&  id_3  ==  id_3  ) : 1  >=  id_7] id_11;
  ;
  wire id_12;
endmodule
