-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator is
generic (
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "activation_accelerator_activation_accelerator,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=206,HLS_SYN_DSP=0,HLS_SYN_FF=6376,HLS_SYN_LUT=11410,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (69 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (69 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (69 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (69 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (69 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (69 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (69 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (69 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (69 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (69 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111010";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_8000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_358637BD : STD_LOGIC_VECTOR (31 downto 0) := "00110101100001100011011110111101";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_38000000 : STD_LOGIC_VECTOR (31 downto 0) := "00111000000000000000000000000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal in0 : STD_LOGIC_VECTOR (63 downto 0);
    signal in1 : STD_LOGIC_VECTOR (63 downto 0);
    signal out_r : STD_LOGIC_VECTOR (63 downto 0);
    signal stage : STD_LOGIC_VECTOR (31 downto 0);
    signal config_r : STD_LOGIC_VECTOR (31 downto 0);
    signal buf0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal buf0_ce0 : STD_LOGIC;
    signal buf0_we0 : STD_LOGIC;
    signal buf0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal buf1_ce0 : STD_LOGIC;
    signal buf1_we0 : STD_LOGIC;
    signal buf1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal buf2_ce0 : STD_LOGIC;
    signal buf2_we0 : STD_LOGIC;
    signal buf2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal buf2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem0_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal gmem1_blk_n_AR : STD_LOGIC;
    signal gmem2_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal gmem2_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_fu_374_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_386 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal grp_fu_369_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_393 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal grp_fu_379_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_398 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal config_r_read_read_fu_162_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal config_r_read_reg_476 : STD_LOGIC_VECTOR (31 downto 0);
    signal stage_read_read_fu_168_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal stage_read_reg_480 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln9_reg_502 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln_reg_508 : STD_LOGIC_VECTOR (62 downto 0);
    signal trunc_ln1_reg_514 : STD_LOGIC_VECTOR (62 downto 0);
    signal var_reg_531 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal x_ce0 : STD_LOGIC;
    signal x_we0 : STD_LOGIC;
    signal x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal y_ce0 : STD_LOGIC;
    signal y_we0 : STD_LOGIC;
    signal y_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_buf0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_buf0_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_buf0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_buf0_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_buf0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_buf0_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_buf0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_buf0_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_buf0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_buf0_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_buf1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_buf1_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WLAST : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_RREADY : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_BREADY : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_buf2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_buf2_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_x_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_sum_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_sum_out_ap_vld : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_ce : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_x_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_var_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_var_1_out_ap_vld : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_ce : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_374_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_374_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_374_p_ce : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_x_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_ce : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_549_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_549_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_549_p_ce : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_x_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_sum_sq_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_sum_sq_out_ap_vld : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_ce : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_374_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_374_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_374_p_ce : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_x_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_grp_fu_549_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_grp_fu_549_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_grp_fu_549_p_ce : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_x_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_grp_fu_374_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_grp_fu_374_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_grp_fu_374_p_ce : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_x_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_ce : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_549_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_549_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_549_p_ce : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_x_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_x_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_y_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_y_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_ce : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf0_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf1_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_WVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_WLAST : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_RREADY : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_BREADY : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_start : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_done : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_idle : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_ready : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_WVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_WLAST : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_RREADY : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_BREADY : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_ce0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_we0 : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem0_AWREADY : STD_LOGIC;
    signal gmem0_WREADY : STD_LOGIC;
    signal gmem0_ARVALID : STD_LOGIC;
    signal gmem0_ARREADY : STD_LOGIC;
    signal gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem0_RVALID : STD_LOGIC;
    signal gmem0_RREADY : STD_LOGIC;
    signal gmem0_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem0_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal gmem0_BVALID : STD_LOGIC;
    signal gmem1_AWREADY : STD_LOGIC;
    signal gmem1_WREADY : STD_LOGIC;
    signal gmem1_ARVALID : STD_LOGIC;
    signal gmem1_ARREADY : STD_LOGIC;
    signal gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem1_RVALID : STD_LOGIC;
    signal gmem1_RREADY : STD_LOGIC;
    signal gmem1_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem1_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal gmem1_BVALID : STD_LOGIC;
    signal gmem2_AWVALID : STD_LOGIC;
    signal gmem2_AWREADY : STD_LOGIC;
    signal gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal gmem2_WVALID : STD_LOGIC;
    signal gmem2_WREADY : STD_LOGIC;
    signal gmem2_ARREADY : STD_LOGIC;
    signal gmem2_RVALID : STD_LOGIC;
    signal gmem2_RDATA : STD_LOGIC_VECTOR (15 downto 0);
    signal gmem2_RFIFONUM : STD_LOGIC_VECTOR (9 downto 0);
    signal gmem2_BVALID : STD_LOGIC;
    signal gmem2_BREADY : STD_LOGIC;
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_start_reg : STD_LOGIC := '0';
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_start_reg : STD_LOGIC := '0';
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_start_reg : STD_LOGIC := '0';
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal ap_CS_fsm_state55 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state55 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_start_reg : STD_LOGIC := '0';
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state58 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state58 : signal is "none";
    signal ap_CS_fsm_state59 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state59 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_start_reg : STD_LOGIC := '0';
    signal sext_ln316_fu_434_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln262_fu_456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln265_fu_466_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state62_io : BOOLEAN;
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal grp_fu_369_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_369_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_fu_374_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_374_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal grp_fu_369_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_369_ce : STD_LOGIC;
    signal grp_fu_374_ce : STD_LOGIC;
    signal grp_fu_549_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_549_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_549_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_549_ce : STD_LOGIC;
    signal ap_predicate_op151_call_state33 : BOOLEAN;
    signal ap_block_state33_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (69 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_block_state53_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_block_state55_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_block_state56_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_block_state57_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_block_state70_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_15 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_we0 : OUT STD_LOGIC;
        x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf0_ce0 : OUT STD_LOGIC;
        buf0_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_14 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_we0 : OUT STD_LOGIC;
        x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf0_ce0 : OUT STD_LOGIC;
        buf0_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_13 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_we0 : OUT STD_LOGIC;
        x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf0_ce0 : OUT STD_LOGIC;
        buf0_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_12 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_we0 : OUT STD_LOGIC;
        x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf0_ce0 : OUT STD_LOGIC;
        buf0_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_292_5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf2_ce0 : OUT STD_LOGIC;
        buf2_we0 : OUT STD_LOGIC;
        buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_283_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf2_ce0 : OUT STD_LOGIC;
        buf2_we0 : OUT STD_LOGIC;
        buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_we0 : OUT STD_LOGIC;
        x_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf0_ce0 : OUT STD_LOGIC;
        buf0_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_11 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        y_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        y_ce0 : OUT STD_LOGIC;
        y_we0 : OUT STD_LOGIC;
        y_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buf1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf1_ce0 : OUT STD_LOGIC;
        buf1_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_316_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln316 : IN STD_LOGIC_VECTOR (62 downto 0);
        buf2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf2_ce0 : OUT STD_LOGIC;
        buf2_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_185_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_out_ap_vld : OUT STD_LOGIC;
        grp_fu_369_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_369_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_190_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mean : IN STD_LOGIC_VECTOR (31 downto 0);
        var_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        var_1_out_ap_vld : OUT STD_LOGIC;
        grp_fu_369_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_369_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_ce : OUT STD_LOGIC;
        grp_fu_374_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_374_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_374_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_374_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_196_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mean : IN STD_LOGIC_VECTOR (31 downto 0);
        stddev : IN STD_LOGIC_VECTOR (31 downto 0);
        buf2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf2_ce0 : OUT STD_LOGIC;
        buf2_we0 : OUT STD_LOGIC;
        buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        grp_fu_369_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_369_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_ce : OUT STD_LOGIC;
        grp_fu_549_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_549_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_549_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_549_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_170_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        sum_sq_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        sum_sq_out_ap_vld : OUT STD_LOGIC;
        grp_fu_369_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_369_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_ce : OUT STD_LOGIC;
        grp_fu_374_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_374_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_374_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_374_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_175_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        rms : IN STD_LOGIC_VECTOR (31 downto 0);
        buf2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf2_ce0 : OUT STD_LOGIC;
        buf2_we0 : OUT STD_LOGIC;
        buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        grp_fu_549_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_549_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_549_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_549_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_159_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf2_ce0 : OUT STD_LOGIC;
        buf2_we0 : OUT STD_LOGIC;
        buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        grp_fu_374_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_374_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_374_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_374_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_151_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf2_ce0 : OUT STD_LOGIC;
        buf2_we0 : OUT STD_LOGIC;
        buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        grp_fu_369_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_369_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_ce : OUT STD_LOGIC;
        grp_fu_549_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_549_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_549_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_549_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_205_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        x_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        x_ce0 : OUT STD_LOGIC;
        x_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        y_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        y_ce0 : OUT STD_LOGIC;
        y_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buf2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf2_ce0 : OUT STD_LOGIC;
        buf2_we0 : OUT STD_LOGIC;
        buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        grp_fu_369_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_369_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_369_p_ce : OUT STD_LOGIC );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_275_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buf0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf0_ce0 : OUT STD_LOGIC;
        buf0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf1_ce0 : OUT STD_LOGIC;
        buf1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        buf2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf2_ce0 : OUT STD_LOGIC;
        buf2_we0 : OUT STD_LOGIC;
        buf2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_262_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln262 : IN STD_LOGIC_VECTOR (62 downto 0);
        buf0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf0_ce0 : OUT STD_LOGIC;
        buf0_we0 : OUT STD_LOGIC;
        buf0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_265_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (9 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        sext_ln265 : IN STD_LOGIC_VECTOR (62 downto 0);
        buf1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        buf1_ce0 : OUT STD_LOGIC;
        buf1_we0 : OUT STD_LOGIC;
        buf1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_buf0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component activation_accelerator_x_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        in0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        in1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        stage : OUT STD_LOGIC_VECTOR (31 downto 0);
        config_r : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component activation_accelerator_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component activation_accelerator_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;


    component activation_accelerator_gmem2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_MAXREQS : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER;
        USER_RFIFONUM_WIDTH : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
        I_RFIFONUM : OUT STD_LOGIC_VECTOR (9 downto 0);
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (15 downto 0);
        I_WSTRB : IN STD_LOGIC_VECTOR (1 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC );
    end component;



begin
    buf0_U : component activation_accelerator_buf0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32768,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf0_address0,
        ce0 => buf0_ce0,
        we0 => buf0_we0,
        d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_d0,
        q0 => buf0_q0);

    buf1_U : component activation_accelerator_buf0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32768,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf1_address0,
        ce0 => buf1_ce0,
        we0 => buf1_we0,
        d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_d0,
        q0 => buf1_q0);

    buf2_U : component activation_accelerator_buf0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 32768,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => buf2_address0,
        ce0 => buf2_ce0,
        we0 => buf2_we0,
        d0 => buf2_d0,
        q0 => buf2_q0);

    x_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32768,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => x_address0,
        ce0 => x_ce0,
        we0 => x_we0,
        d0 => x_d0,
        q0 => x_q0);

    y_U : component activation_accelerator_x_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32768,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => y_address0,
        ce0 => y_ce0,
        we0 => y_we0,
        d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_d0,
        q0 => y_q0);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_15
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_ready,
        x_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_address0,
        x_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_ce0,
        x_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_we0,
        x_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_d0,
        buf0_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_buf0_address0,
        buf0_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_buf0_ce0,
        buf0_q0 => buf0_q0);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_14
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_ready,
        x_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_address0,
        x_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_ce0,
        x_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_we0,
        x_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_d0,
        buf0_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_buf0_address0,
        buf0_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_buf0_ce0,
        buf0_q0 => buf0_q0);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_13
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_ready,
        x_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_address0,
        x_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_ce0,
        x_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_we0,
        x_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_d0,
        buf0_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_buf0_address0,
        buf0_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_buf0_ce0,
        buf0_q0 => buf0_q0);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_12
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_ready,
        x_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_address0,
        x_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_ce0,
        x_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_we0,
        x_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_d0,
        buf0_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_buf0_address0,
        buf0_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_buf0_ce0,
        buf0_q0 => buf0_q0);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_292_5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_ready,
        buf2_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_address0,
        buf2_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_ce0,
        buf2_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_we0,
        buf2_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_d0);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_283_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_ready,
        buf2_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_address0,
        buf2_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_ce0,
        buf2_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_we0,
        buf2_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_d0);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_ready,
        x_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_address0,
        x_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_ce0,
        x_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_we0,
        x_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_d0,
        buf0_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_buf0_address0,
        buf0_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_buf0_ce0,
        buf0_q0 => buf0_q0);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_144_11
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_ready,
        y_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_address0,
        y_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_ce0,
        y_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_we0,
        y_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_d0,
        buf1_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_buf1_address0,
        buf1_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_buf1_ce0,
        buf1_q0 => buf1_q0);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_316_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_ready,
        m_axi_gmem2_AWVALID => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => gmem2_AWREADY,
        m_axi_gmem2_AWADDR => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => gmem2_WREADY,
        m_axi_gmem2_WDATA => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => ap_const_logic_0,
        m_axi_gmem2_ARADDR => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => ap_const_logic_0,
        m_axi_gmem2_RREADY => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => ap_const_lv16_0,
        m_axi_gmem2_RLAST => ap_const_logic_0,
        m_axi_gmem2_RID => ap_const_lv1_0,
        m_axi_gmem2_RFIFONUM => ap_const_lv10_0,
        m_axi_gmem2_RUSER => ap_const_lv1_0,
        m_axi_gmem2_RRESP => ap_const_lv2_0,
        m_axi_gmem2_BVALID => gmem2_BVALID,
        m_axi_gmem2_BREADY => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => ap_const_lv2_0,
        m_axi_gmem2_BID => ap_const_lv1_0,
        m_axi_gmem2_BUSER => ap_const_lv1_0,
        sext_ln316 => trunc_ln9_reg_502,
        buf2_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_buf2_address0,
        buf2_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_buf2_ce0,
        buf2_q0 => buf2_q0);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_185_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_ready,
        x_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_x_address0,
        x_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_x_ce0,
        x_q0 => x_q0,
        sum_out => grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_sum_out,
        sum_out_ap_vld => grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_sum_out_ap_vld,
        grp_fu_369_p_din0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_din0,
        grp_fu_369_p_din1 => grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_din1,
        grp_fu_369_p_opcode => grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_opcode,
        grp_fu_369_p_dout0 => grp_fu_369_p2,
        grp_fu_369_p_ce => grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_ce);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_190_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_ready,
        x_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_x_address0,
        x_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_x_ce0,
        x_q0 => x_q0,
        mean => reg_386,
        var_1_out => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_var_1_out,
        var_1_out_ap_vld => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_var_1_out_ap_vld,
        grp_fu_369_p_din0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_din0,
        grp_fu_369_p_din1 => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_din1,
        grp_fu_369_p_opcode => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_opcode,
        grp_fu_369_p_dout0 => grp_fu_369_p2,
        grp_fu_369_p_ce => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_ce,
        grp_fu_374_p_din0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_374_p_din0,
        grp_fu_374_p_din1 => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_374_p_din1,
        grp_fu_374_p_dout0 => grp_fu_374_p2,
        grp_fu_374_p_ce => grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_374_p_ce);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_196_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_ready,
        x_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_x_address0,
        x_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_x_ce0,
        x_q0 => x_q0,
        mean => reg_386,
        stddev => reg_398,
        buf2_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_address0,
        buf2_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_ce0,
        buf2_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_we0,
        buf2_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_d0,
        grp_fu_369_p_din0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_din0,
        grp_fu_369_p_din1 => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_din1,
        grp_fu_369_p_opcode => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_opcode,
        grp_fu_369_p_dout0 => grp_fu_369_p2,
        grp_fu_369_p_ce => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_ce,
        grp_fu_549_p_din0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_549_p_din0,
        grp_fu_549_p_din1 => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_549_p_din1,
        grp_fu_549_p_dout0 => grp_fu_549_p2,
        grp_fu_549_p_ce => grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_549_p_ce);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_170_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_ready,
        x_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_x_address0,
        x_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_x_ce0,
        x_q0 => x_q0,
        sum_sq_out => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_sum_sq_out,
        sum_sq_out_ap_vld => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_sum_sq_out_ap_vld,
        grp_fu_369_p_din0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_din0,
        grp_fu_369_p_din1 => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_din1,
        grp_fu_369_p_opcode => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_opcode,
        grp_fu_369_p_dout0 => grp_fu_369_p2,
        grp_fu_369_p_ce => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_ce,
        grp_fu_374_p_din0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_374_p_din0,
        grp_fu_374_p_din1 => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_374_p_din1,
        grp_fu_374_p_dout0 => grp_fu_374_p2,
        grp_fu_374_p_ce => grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_374_p_ce);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_175_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_ready,
        x_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_x_address0,
        x_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_x_ce0,
        x_q0 => x_q0,
        rms => reg_398,
        buf2_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_address0,
        buf2_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_ce0,
        buf2_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_we0,
        buf2_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_d0,
        grp_fu_549_p_din0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_grp_fu_549_p_din0,
        grp_fu_549_p_din1 => grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_grp_fu_549_p_din1,
        grp_fu_549_p_dout0 => grp_fu_549_p2,
        grp_fu_549_p_ce => grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_grp_fu_549_p_ce);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_159_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_ready,
        x_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_x_address0,
        x_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_x_ce0,
        x_q0 => x_q0,
        buf2_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_address0,
        buf2_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_ce0,
        buf2_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_we0,
        buf2_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_d0,
        grp_fu_374_p_din0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_grp_fu_374_p_din0,
        grp_fu_374_p_din1 => grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_grp_fu_374_p_din1,
        grp_fu_374_p_dout0 => grp_fu_374_p2,
        grp_fu_374_p_ce => grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_grp_fu_374_p_ce);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_151_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_ready,
        x_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_x_address0,
        x_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_x_ce0,
        x_q0 => x_q0,
        buf2_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_address0,
        buf2_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_ce0,
        buf2_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_we0,
        buf2_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_d0,
        grp_fu_369_p_din0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_din0,
        grp_fu_369_p_din1 => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_din1,
        grp_fu_369_p_opcode => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_opcode,
        grp_fu_369_p_dout0 => grp_fu_369_p2,
        grp_fu_369_p_ce => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_ce,
        grp_fu_549_p_din0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_549_p_din0,
        grp_fu_549_p_din1 => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_549_p_din1,
        grp_fu_549_p_dout0 => grp_fu_549_p2,
        grp_fu_549_p_ce => grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_549_p_ce);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_205_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_ready,
        x_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_x_address0,
        x_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_x_ce0,
        x_q0 => x_q0,
        y_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_y_address0,
        y_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_y_ce0,
        y_q0 => y_q0,
        buf2_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_address0,
        buf2_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_ce0,
        buf2_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_we0,
        buf2_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_d0,
        grp_fu_369_p_din0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_din0,
        grp_fu_369_p_din1 => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_din1,
        grp_fu_369_p_opcode => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_opcode,
        grp_fu_369_p_dout0 => grp_fu_369_p2,
        grp_fu_369_p_ce => grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_ce);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_275_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_ready,
        buf0_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf0_address0,
        buf0_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf0_ce0,
        buf0_q0 => buf0_q0,
        buf1_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf1_address0,
        buf1_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf1_ce0,
        buf1_q0 => buf1_q0,
        buf2_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_address0,
        buf2_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_ce0,
        buf2_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_we0,
        buf2_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_d0);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_262_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_ready,
        m_axi_gmem0_AWVALID => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => ap_const_logic_0,
        m_axi_gmem0_RID => ap_const_lv1_0,
        m_axi_gmem0_RFIFONUM => gmem0_RFIFONUM,
        m_axi_gmem0_RUSER => ap_const_lv1_0,
        m_axi_gmem0_RRESP => ap_const_lv2_0,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        sext_ln262 => trunc_ln_reg_508,
        buf0_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_address0,
        buf0_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_ce0,
        buf0_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_we0,
        buf0_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_d0);

    grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360 : component activation_accelerator_activation_accelerator_Pipeline_VITIS_LOOP_265_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_start,
        ap_done => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_done,
        ap_idle => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_idle,
        ap_ready => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_ready,
        m_axi_gmem1_AWVALID => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => gmem1_ARREADY,
        m_axi_gmem1_ARADDR => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => gmem1_RVALID,
        m_axi_gmem1_RREADY => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => gmem1_RDATA,
        m_axi_gmem1_RLAST => ap_const_logic_0,
        m_axi_gmem1_RID => ap_const_lv1_0,
        m_axi_gmem1_RFIFONUM => gmem1_RFIFONUM,
        m_axi_gmem1_RUSER => ap_const_lv1_0,
        m_axi_gmem1_RRESP => ap_const_lv2_0,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        sext_ln265 => trunc_ln1_reg_514,
        buf1_address0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_address0,
        buf1_ce0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_ce0,
        buf1_we0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_we0,
        buf1_d0 => grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_d0);

    control_s_axi_U : component activation_accelerator_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        in0 => in0,
        in1 => in1,
        out_r => out_r,
        stage => stage,
        config_r => config_r,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    gmem0_m_axi_U : component activation_accelerator_gmem0_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 10,
        USER_DW => 16,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem0_ARVALID,
        I_ARREADY => gmem0_ARREADY,
        I_ARADDR => gmem0_ARADDR,
        I_ARLEN => gmem0_ARLEN,
        I_RVALID => gmem0_RVALID,
        I_RREADY => gmem0_RREADY,
        I_RDATA => gmem0_RDATA,
        I_RFIFONUM => gmem0_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem0_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem0_WREADY,
        I_WDATA => ap_const_lv16_0,
        I_WSTRB => ap_const_lv2_0,
        I_BVALID => gmem0_BVALID,
        I_BREADY => ap_const_logic_0);

    gmem1_m_axi_U : component activation_accelerator_gmem1_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 10,
        USER_DW => 16,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => gmem1_ARVALID,
        I_ARREADY => gmem1_ARREADY,
        I_ARADDR => gmem1_ARADDR,
        I_ARLEN => gmem1_ARLEN,
        I_RVALID => gmem1_RVALID,
        I_RREADY => gmem1_RREADY,
        I_RDATA => gmem1_RDATA,
        I_RFIFONUM => gmem1_RFIFONUM,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem1_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWLEN => ap_const_lv32_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem1_WREADY,
        I_WDATA => ap_const_lv16_0,
        I_WSTRB => ap_const_lv2_0,
        I_BVALID => gmem1_BVALID,
        I_BREADY => ap_const_logic_0);

    gmem2_m_axi_U : component activation_accelerator_gmem2_m_axi
    generic map (
        CONSERVATIVE => 1,
        USER_MAXREQS => 5,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM2_CACHE_VALUE,
        USER_RFIFONUM_WIDTH => 10,
        USER_DW => 16,
        USER_AW => 64,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16)
    port map (
        AWVALID => m_axi_gmem2_AWVALID,
        AWREADY => m_axi_gmem2_AWREADY,
        AWADDR => m_axi_gmem2_AWADDR,
        AWID => m_axi_gmem2_AWID,
        AWLEN => m_axi_gmem2_AWLEN,
        AWSIZE => m_axi_gmem2_AWSIZE,
        AWBURST => m_axi_gmem2_AWBURST,
        AWLOCK => m_axi_gmem2_AWLOCK,
        AWCACHE => m_axi_gmem2_AWCACHE,
        AWPROT => m_axi_gmem2_AWPROT,
        AWQOS => m_axi_gmem2_AWQOS,
        AWREGION => m_axi_gmem2_AWREGION,
        AWUSER => m_axi_gmem2_AWUSER,
        WVALID => m_axi_gmem2_WVALID,
        WREADY => m_axi_gmem2_WREADY,
        WDATA => m_axi_gmem2_WDATA,
        WSTRB => m_axi_gmem2_WSTRB,
        WLAST => m_axi_gmem2_WLAST,
        WID => m_axi_gmem2_WID,
        WUSER => m_axi_gmem2_WUSER,
        ARVALID => m_axi_gmem2_ARVALID,
        ARREADY => m_axi_gmem2_ARREADY,
        ARADDR => m_axi_gmem2_ARADDR,
        ARID => m_axi_gmem2_ARID,
        ARLEN => m_axi_gmem2_ARLEN,
        ARSIZE => m_axi_gmem2_ARSIZE,
        ARBURST => m_axi_gmem2_ARBURST,
        ARLOCK => m_axi_gmem2_ARLOCK,
        ARCACHE => m_axi_gmem2_ARCACHE,
        ARPROT => m_axi_gmem2_ARPROT,
        ARQOS => m_axi_gmem2_ARQOS,
        ARREGION => m_axi_gmem2_ARREGION,
        ARUSER => m_axi_gmem2_ARUSER,
        RVALID => m_axi_gmem2_RVALID,
        RREADY => m_axi_gmem2_RREADY,
        RDATA => m_axi_gmem2_RDATA,
        RLAST => m_axi_gmem2_RLAST,
        RID => m_axi_gmem2_RID,
        RUSER => m_axi_gmem2_RUSER,
        RRESP => m_axi_gmem2_RRESP,
        BVALID => m_axi_gmem2_BVALID,
        BREADY => m_axi_gmem2_BREADY,
        BRESP => m_axi_gmem2_BRESP,
        BID => m_axi_gmem2_BID,
        BUSER => m_axi_gmem2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => gmem2_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARLEN => ap_const_lv32_0,
        I_RVALID => gmem2_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => gmem2_RDATA,
        I_RFIFONUM => gmem2_RFIFONUM,
        I_AWVALID => gmem2_AWVALID,
        I_AWREADY => gmem2_AWREADY,
        I_AWADDR => gmem2_AWADDR,
        I_AWLEN => gmem2_AWLEN,
        I_WVALID => gmem2_WVALID,
        I_WREADY => gmem2_WREADY,
        I_WDATA => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WDATA,
        I_WSTRB => grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WSTRB,
        I_BVALID => gmem2_BVALID,
        I_BREADY => gmem2_BREADY);

    faddfsub_32ns_32ns_32_4_full_dsp_1_U68 : component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_369_p0,
        din1 => grp_fu_369_p1,
        opcode => grp_fu_369_opcode,
        ce => grp_fu_369_ce,
        dout => grp_fu_369_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U69 : component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_374_p0,
        din1 => grp_fu_374_p1,
        ce => grp_fu_374_ce,
        dout => grp_fu_374_p2);

    fsqrt_32ns_32ns_32_8_no_dsp_1_U70 : component activation_accelerator_fsqrt_32ns_32ns_32_8_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => ap_const_lv32_0,
        din1 => reg_393,
        ce => ap_const_logic_1,
        dout => grp_fu_379_p2);

    fdiv_32ns_32ns_32_9_no_dsp_1_U71 : component activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_549_p0,
        din1 => grp_fu_549_p1,
        ce => grp_fu_549_ce,
        dout => grp_fu_549_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_5) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_6) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_start_reg <= ap_const_logic_0;
            else
                if (((config_r_read_reg_476 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_start_reg <= ap_const_logic_0;
            else
                if (((config_r_read_reg_476 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state54))) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state51)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state58)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state69)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state60)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_ready = ap_const_logic_1)) then 
                    grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                config_r_read_reg_476 <= config_r;
                stage_read_reg_480 <= stage;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state39) or (ap_const_logic_1 = ap_CS_fsm_state15))) then
                reg_386 <= grp_fu_374_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state43) or (ap_const_logic_1 = ap_CS_fsm_state24))) then
                reg_393 <= grp_fu_369_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state32))) then
                reg_398 <= grp_fu_379_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((stage_read_read_fu_168_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                trunc_ln1_reg_514 <= in1(63 downto 1);
                trunc_ln_reg_508 <= in0(63 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((stage_read_read_fu_168_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                trunc_ln9_reg_502 <= out_r(63 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                var_reg_531 <= grp_fu_374_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state62, ap_CS_fsm_state2, ap_CS_fsm_state9, config_r_read_read_fu_162_p2, config_r_read_reg_476, stage_read_read_fu_168_p2, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_done, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_done, grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_done, grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_done, grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_done, grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_done, grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_done, grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_done, grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_done, gmem2_AWREADY, gmem2_BVALID, ap_CS_fsm_state10, ap_CS_fsm_state34, ap_CS_fsm_state53, ap_CS_fsm_state56, ap_CS_fsm_state57, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state33, ap_CS_fsm_state36, ap_CS_fsm_state52, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state61, ap_CS_fsm_state70, ap_block_state62_io, ap_block_state33_on_subcall_done, ap_block_state53_on_subcall_done, ap_block_state55_on_subcall_done, ap_block_state56_on_subcall_done, ap_block_state57_on_subcall_done, ap_block_state70_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state57;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (((stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_1)) or ((stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_2))))) then
                    ap_NS_fsm <= ap_ST_fsm_state56;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (((stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_3)) or ((stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_4))))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                elsif (((ap_start = ap_const_logic_1) and (stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_5) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                elsif (((ap_start = ap_const_logic_1) and (stage_read_read_fu_168_p2 = ap_const_lv32_1) and (config_r_read_read_fu_162_p2 = ap_const_lv32_6) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((ap_start = ap_const_logic_1) and (stage_read_read_fu_168_p2 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and ((not((stage_read_read_fu_168_p2 = ap_const_lv32_0)) and not((stage_read_read_fu_168_p2 = ap_const_lv32_2)) and not((stage_read_read_fu_168_p2 = ap_const_lv32_1))) or (not((config_r_read_read_fu_162_p2 = ap_const_lv32_0)) and not((config_r_read_read_fu_162_p2 = ap_const_lv32_1)) and not((config_r_read_read_fu_162_p2 = ap_const_lv32_2)) and not((config_r_read_read_fu_162_p2 = ap_const_lv32_3)) and not((config_r_read_read_fu_162_p2 = ap_const_lv32_4)) and not((config_r_read_read_fu_162_p2 = ap_const_lv32_5)) and not((config_r_read_read_fu_162_p2 = ap_const_lv32_6)) and (stage_read_read_fu_168_p2 = ap_const_lv32_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                elsif (((ap_start = ap_const_logic_1) and (stage_read_read_fu_168_p2 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem2_AWREADY = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (gmem2_BVALID = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_boolean_0 = ap_block_state33_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                if (((grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state34))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state34;
                end if;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state53 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state53) and (ap_const_boolean_0 = ap_block_state53_on_subcall_done) and ((config_r_read_reg_476 = ap_const_lv32_3) or (config_r_read_reg_476 = ap_const_lv32_4)))) then
                    ap_NS_fsm <= ap_ST_fsm_state54;
                else
                    ap_NS_fsm <= ap_ST_fsm_state53;
                end if;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state55) and (ap_const_boolean_0 = ap_block_state55_on_subcall_done) and ((config_r_read_reg_476 = ap_const_lv32_3) or (config_r_read_reg_476 = ap_const_lv32_4)))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state55;
                end if;
            when ap_ST_fsm_state56 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state56) and (ap_const_boolean_0 = ap_block_state56_on_subcall_done) and ((config_r_read_reg_476 = ap_const_lv32_2) or (config_r_read_reg_476 = ap_const_lv32_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state56;
                end if;
            when ap_ST_fsm_state57 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state57) and (ap_const_boolean_0 = ap_block_state57_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state58;
                else
                    ap_NS_fsm <= ap_ST_fsm_state57;
                end if;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                if (((grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state59))) then
                    ap_NS_fsm <= ap_ST_fsm_state60;
                else
                    ap_NS_fsm <= ap_ST_fsm_state59;
                end if;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                if (((grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state62) and (ap_const_boolean_0 = ap_block_state62_io))) then
                    ap_NS_fsm <= ap_ST_fsm_state63;
                else
                    ap_NS_fsm <= ap_ST_fsm_state62;
                end if;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state70) and (ap_const_boolean_0 = ap_block_state70_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state33;
                else
                    ap_NS_fsm <= ap_ST_fsm_state70;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state43 <= ap_CS_fsm(42);
    ap_CS_fsm_state44 <= ap_CS_fsm(43);
    ap_CS_fsm_state51 <= ap_CS_fsm(50);
    ap_CS_fsm_state52 <= ap_CS_fsm(51);
    ap_CS_fsm_state53 <= ap_CS_fsm(52);
    ap_CS_fsm_state54 <= ap_CS_fsm(53);
    ap_CS_fsm_state55 <= ap_CS_fsm(54);
    ap_CS_fsm_state56 <= ap_CS_fsm(55);
    ap_CS_fsm_state57 <= ap_CS_fsm(56);
    ap_CS_fsm_state58 <= ap_CS_fsm(57);
    ap_CS_fsm_state59 <= ap_CS_fsm(58);
    ap_CS_fsm_state60 <= ap_CS_fsm(59);
    ap_CS_fsm_state61 <= ap_CS_fsm(60);
    ap_CS_fsm_state62 <= ap_CS_fsm(61);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state10_blk_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_done)
    begin
        if ((grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_done)
    begin
        if ((grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_done)
    begin
        if ((grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(gmem2_AWREADY)
    begin
        if ((gmem2_AWREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(ap_block_state33_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state33_on_subcall_done)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state34_blk_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_done)
    begin
        if ((grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state34_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state34_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_done)
    begin
        if ((grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_done)
    begin
        if ((grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;

    ap_ST_fsm_state52_blk_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_done)
    begin
        if ((grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state52_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state52_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state53_blk_assign_proc : process(ap_block_state53_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state53_on_subcall_done)) then 
            ap_ST_fsm_state53_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state53_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state54_blk <= ap_const_logic_0;

    ap_ST_fsm_state55_blk_assign_proc : process(ap_block_state55_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state55_on_subcall_done)) then 
            ap_ST_fsm_state55_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state55_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state56_blk_assign_proc : process(ap_block_state56_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state56_on_subcall_done)) then 
            ap_ST_fsm_state56_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state56_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state57_blk_assign_proc : process(ap_block_state57_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state57_on_subcall_done)) then 
            ap_ST_fsm_state57_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state57_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state58_blk <= ap_const_logic_0;

    ap_ST_fsm_state59_blk_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_done)
    begin
        if ((grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state59_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state59_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;

    ap_ST_fsm_state61_blk_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_done)
    begin
        if ((grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state61_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state61_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state62_blk_assign_proc : process(ap_block_state62_io)
    begin
        if ((ap_const_boolean_1 = ap_block_state62_io)) then 
            ap_ST_fsm_state62_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state62_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state70_blk_assign_proc : process(ap_block_state70_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state70_on_subcall_done)) then 
            ap_ST_fsm_state70_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state70_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(gmem2_BVALID)
    begin
        if ((gmem2_BVALID = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state33_on_subcall_done_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_done, ap_predicate_op151_call_state33)
    begin
                ap_block_state33_on_subcall_done <= ((grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_done = ap_const_logic_0) and (ap_predicate_op151_call_state33 = ap_const_boolean_1));
    end process;


    ap_block_state53_on_subcall_done_assign_proc : process(config_r_read_reg_476, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_done, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_done)
    begin
                ap_block_state53_on_subcall_done <= (((grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_done = ap_const_logic_0) and (config_r_read_reg_476 = ap_const_lv32_3)) or ((grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_done = ap_const_logic_0) and (config_r_read_reg_476 = ap_const_lv32_4)));
    end process;


    ap_block_state55_on_subcall_done_assign_proc : process(config_r_read_reg_476, grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_done, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_done)
    begin
                ap_block_state55_on_subcall_done <= (((grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_done = ap_const_logic_0) and (config_r_read_reg_476 = ap_const_lv32_3)) or ((grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_done = ap_const_logic_0) and (config_r_read_reg_476 = ap_const_lv32_4)));
    end process;


    ap_block_state56_on_subcall_done_assign_proc : process(config_r_read_reg_476, grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_done, grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_done)
    begin
                ap_block_state56_on_subcall_done <= (((grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_done = ap_const_logic_0) and (config_r_read_reg_476 = ap_const_lv32_1)) or ((grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_done = ap_const_logic_0) and (config_r_read_reg_476 = ap_const_lv32_2)));
    end process;


    ap_block_state57_on_subcall_done_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_done, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_done)
    begin
                ap_block_state57_on_subcall_done <= ((grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_done = ap_const_logic_0) or (grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_done = ap_const_logic_0));
    end process;


    ap_block_state62_io_assign_proc : process(gmem0_ARREADY, gmem1_ARREADY)
    begin
                ap_block_state62_io <= ((gmem1_ARREADY = ap_const_logic_0) or (gmem0_ARREADY = ap_const_logic_0));
    end process;


    ap_block_state70_on_subcall_done_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_done, grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_done)
    begin
                ap_block_state70_on_subcall_done <= ((grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_done = ap_const_logic_0) or (grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state33, ap_block_state33_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_boolean_0 = ap_block_state33_on_subcall_done))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op151_call_state33_assign_proc : process(config_r_read_reg_476, stage_read_reg_480)
    begin
                ap_predicate_op151_call_state33 <= ((stage_read_reg_480 = ap_const_lv32_1) and (config_r_read_reg_476 = ap_const_lv32_6));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state33, ap_block_state33_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state33) and (ap_const_boolean_0 = ap_block_state33_on_subcall_done))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    buf0_address0_assign_proc : process(config_r_read_reg_476, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_buf0_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_buf0_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_buf0_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_buf0_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_buf0_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf0_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_address0, ap_CS_fsm_state10, ap_CS_fsm_state34, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            buf0_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            buf0_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            buf0_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_buf0_address0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            buf0_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_buf0_address0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            buf0_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_buf0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buf0_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_buf0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf0_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_buf0_address0;
        else 
            buf0_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf0_ce0_assign_proc : process(config_r_read_reg_476, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_buf0_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_buf0_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_buf0_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_buf0_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_buf0_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf0_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_ce0, ap_CS_fsm_state10, ap_CS_fsm_state34, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            buf0_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            buf0_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            buf0_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_buf0_ce0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            buf0_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_buf0_ce0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            buf0_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_buf0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buf0_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_buf0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buf0_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_buf0_ce0;
        else 
            buf0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf0_we0_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_we0, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            buf0_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_buf0_we0;
        else 
            buf0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf1_address0_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_buf1_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf1_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_address0, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            buf1_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            buf1_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            buf1_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_buf1_address0;
        else 
            buf1_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf1_ce0_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_buf1_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf1_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_ce0, ap_CS_fsm_state57, ap_CS_fsm_state61, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            buf1_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            buf1_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            buf1_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_buf1_ce0;
        else 
            buf1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf1_we0_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_we0, ap_CS_fsm_state70)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state70)) then 
            buf1_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_buf1_we0;
        else 
            buf1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buf2_address0_assign_proc : process(config_r_read_reg_476, stage_read_reg_480, grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_buf2_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_address0, ap_CS_fsm_state56, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state52, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            buf2_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            buf2_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_address0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            buf2_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_address0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            buf2_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            buf2_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_address0;
        elsif (((stage_read_reg_480 = ap_const_lv32_1) and (config_r_read_reg_476 = ap_const_lv32_6) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            buf2_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf2_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_buf2_address0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
            buf2_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_address0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
            buf2_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_address0;
        else 
            buf2_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf2_ce0_assign_proc : process(config_r_read_reg_476, stage_read_reg_480, grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_buf2_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_ce0, ap_CS_fsm_state56, ap_CS_fsm_state4, ap_CS_fsm_state33, ap_CS_fsm_state52, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            buf2_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            buf2_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_ce0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            buf2_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_ce0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            buf2_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            buf2_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_ce0;
        elsif (((stage_read_reg_480 = ap_const_lv32_1) and (config_r_read_reg_476 = ap_const_lv32_6) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            buf2_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buf2_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_buf2_ce0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
            buf2_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_ce0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
            buf2_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_ce0;
        else 
            buf2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf2_d0_assign_proc : process(config_r_read_reg_476, stage_read_reg_480, grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_d0, grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_d0, grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_d0, grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_d0, grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_d0, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_d0, grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_d0, grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_d0, ap_CS_fsm_state56, ap_CS_fsm_state33, ap_CS_fsm_state52, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            buf2_d0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            buf2_d0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_d0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            buf2_d0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_d0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            buf2_d0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            buf2_d0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_d0;
        elsif (((stage_read_reg_480 = ap_const_lv32_1) and (config_r_read_reg_476 = ap_const_lv32_6) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            buf2_d0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_d0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
            buf2_d0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_d0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
            buf2_d0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_d0;
        else 
            buf2_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buf2_we0_assign_proc : process(config_r_read_reg_476, stage_read_reg_480, grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_we0, grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_we0, grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_we0, grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_we0, grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_we0, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_we0, grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_we0, grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_we0, ap_CS_fsm_state56, ap_CS_fsm_state33, ap_CS_fsm_state52, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state61)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            buf2_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_buf2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            buf2_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_buf2_we0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            buf2_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_buf2_we0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            buf2_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_buf2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            buf2_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_buf2_we0;
        elsif (((stage_read_reg_480 = ap_const_lv32_1) and (config_r_read_reg_476 = ap_const_lv32_6) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            buf2_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_buf2_we0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_1) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
            buf2_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_buf2_we0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_2) and (ap_const_logic_1 = ap_CS_fsm_state56))) then 
            buf2_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_buf2_we0;
        else 
            buf2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    config_r_read_read_fu_162_p2 <= config_r;

    gmem0_ARADDR_assign_proc : process(ap_CS_fsm_state62, grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARADDR, ap_CS_fsm_state69, ap_CS_fsm_state70, sext_ln262_fu_456_p1, ap_block_state62_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) and (ap_const_boolean_0 = ap_block_state62_io))) then 
            gmem0_ARADDR <= sext_ln262_fu_456_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            gmem0_ARADDR <= grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARADDR;
        else 
            gmem0_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_ARLEN_assign_proc : process(ap_CS_fsm_state62, grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARLEN, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_block_state62_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) and (ap_const_boolean_0 = ap_block_state62_io))) then 
            gmem0_ARLEN <= ap_const_lv32_8000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            gmem0_ARLEN <= grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARLEN;
        else 
            gmem0_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem0_ARVALID_assign_proc : process(ap_CS_fsm_state62, grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARVALID, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_block_state62_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) and (ap_const_boolean_0 = ap_block_state62_io))) then 
            gmem0_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            gmem0_ARVALID <= grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_ARVALID;
        else 
            gmem0_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_RREADY_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_RREADY, ap_CS_fsm_state69, ap_CS_fsm_state70)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            gmem0_RREADY <= grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_m_axi_gmem0_RREADY;
        else 
            gmem0_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem0_blk_n_AR_assign_proc : process(m_axi_gmem0_ARREADY, ap_CS_fsm_state62)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            gmem0_blk_n_AR <= m_axi_gmem0_ARREADY;
        else 
            gmem0_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem1_ARADDR_assign_proc : process(ap_CS_fsm_state62, grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARADDR, ap_CS_fsm_state69, ap_CS_fsm_state70, sext_ln265_fu_466_p1, ap_block_state62_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) and (ap_const_boolean_0 = ap_block_state62_io))) then 
            gmem1_ARADDR <= sext_ln265_fu_466_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            gmem1_ARADDR <= grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARADDR;
        else 
            gmem1_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_ARLEN_assign_proc : process(ap_CS_fsm_state62, grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARLEN, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_block_state62_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) and (ap_const_boolean_0 = ap_block_state62_io))) then 
            gmem1_ARLEN <= ap_const_lv32_8000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            gmem1_ARLEN <= grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARLEN;
        else 
            gmem1_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem1_ARVALID_assign_proc : process(ap_CS_fsm_state62, grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARVALID, ap_CS_fsm_state69, ap_CS_fsm_state70, ap_block_state62_io)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state62) and (ap_const_boolean_0 = ap_block_state62_io))) then 
            gmem1_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            gmem1_ARVALID <= grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_ARVALID;
        else 
            gmem1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_RREADY_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_RREADY, ap_CS_fsm_state69, ap_CS_fsm_state70)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state70) or (ap_const_logic_1 = ap_CS_fsm_state69))) then 
            gmem1_RREADY <= grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_m_axi_gmem1_RREADY;
        else 
            gmem1_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem1_blk_n_AR_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state62)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state62)) then 
            gmem1_blk_n_AR <= m_axi_gmem1_ARREADY;
        else 
            gmem1_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_AWADDR_assign_proc : process(ap_CS_fsm_state2, grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWADDR, gmem2_AWREADY, ap_CS_fsm_state3, ap_CS_fsm_state4, sext_ln316_fu_434_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem2_AWREADY = ap_const_logic_1))) then 
            gmem2_AWADDR <= sext_ln316_fu_434_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_AWADDR <= grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWADDR;
        else 
            gmem2_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_AWLEN_assign_proc : process(ap_CS_fsm_state2, grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWLEN, gmem2_AWREADY, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem2_AWREADY = ap_const_logic_1))) then 
            gmem2_AWLEN <= ap_const_lv32_8000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_AWLEN <= grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWLEN;
        else 
            gmem2_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    gmem2_AWVALID_assign_proc : process(ap_CS_fsm_state2, grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWVALID, gmem2_AWREADY, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (gmem2_AWREADY = ap_const_logic_1))) then 
            gmem2_AWVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_AWVALID <= grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_AWVALID;
        else 
            gmem2_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_BREADY_assign_proc : process(ap_CS_fsm_state9, grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_BREADY, gmem2_BVALID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) and (gmem2_BVALID = ap_const_logic_1))) then 
            gmem2_BREADY <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_BREADY <= grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_BREADY;
        else 
            gmem2_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_WVALID_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WVALID, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            gmem2_WVALID <= grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_m_axi_gmem2_WVALID;
        else 
            gmem2_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    gmem2_blk_n_AW_assign_proc : process(m_axi_gmem2_AWREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            gmem2_blk_n_AW <= m_axi_gmem2_AWREADY;
        else 
            gmem2_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem2_blk_n_B_assign_proc : process(m_axi_gmem2_BVALID, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            gmem2_blk_n_B <= m_axi_gmem2_BVALID;
        else 
            gmem2_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;

    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_262_1_fu_351_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_265_2_fu_360_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_275_3_fu_341_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_283_4_fu_252_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_292_5_fu_246_ap_start_reg;
    grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_start <= grp_activation_accelerator_Pipeline_VITIS_LOOP_316_6_fu_274_ap_start_reg;

    grp_fu_369_ce_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_ce, grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_ce, grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_ce, grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_ce, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_ce, grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_ce, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state33, ap_CS_fsm_state36, ap_CS_fsm_state55, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_fu_369_ce <= grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_369_ce <= grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_369_ce <= grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_369_ce <= grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_369_ce <= grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_369_ce <= grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_ce;
        else 
            grp_fu_369_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_369_opcode_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_opcode, grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_opcode, grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_opcode, grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_opcode, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_opcode, grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_opcode, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state33, ap_CS_fsm_state36, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state21, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_fu_369_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_369_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_369_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_369_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_369_opcode <= grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_opcode;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_369_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_opcode),2));
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            grp_fu_369_opcode <= ap_const_lv2_0;
        else 
            grp_fu_369_opcode <= "XX";
        end if; 
    end process;


    grp_fu_369_p0_assign_proc : process(reg_386, var_reg_531, grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_din0, grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_din0, grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_din0, grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_din0, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_din0, grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_din0, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state33, ap_CS_fsm_state36, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state21, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_fu_369_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_369_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_369_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_369_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_369_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_369_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fu_369_p0 <= reg_386;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_369_p0 <= var_reg_531;
        else 
            grp_fu_369_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_369_p1_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_din1, grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_din1, grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_din1, grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_din1, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_din1, grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_din1, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state33, ap_CS_fsm_state36, ap_CS_fsm_state55, ap_CS_fsm_state59, ap_CS_fsm_state21, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            grp_fu_369_p1 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_grp_fu_369_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_369_p1 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_369_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_369_p1 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_369_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_369_p1 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_369_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_369_p1 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_369_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_369_p1 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_grp_fu_369_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state21))) then 
            grp_fu_369_p1 <= ap_const_lv32_358637BD;
        else 
            grp_fu_369_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_374_ce_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_374_p_ce, grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_374_p_ce, grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_grp_fu_374_p_ce, ap_CS_fsm_state17, ap_CS_fsm_state36, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_374_ce <= grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_grp_fu_374_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_374_ce <= grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_374_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_374_ce <= grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_374_p_ce;
        else 
            grp_fu_374_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_374_p0_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_sum_out, grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_var_1_out, grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_374_p_din0, grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_sum_sq_out, grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_374_p_din0, grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_grp_fu_374_p_din0, ap_CS_fsm_state17, ap_CS_fsm_state36, ap_CS_fsm_state55, ap_CS_fsm_state18, ap_CS_fsm_state13, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_374_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_grp_fu_374_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_374_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_374_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_374_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_374_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_fu_374_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_sum_sq_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_fu_374_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_var_1_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            grp_fu_374_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_sum_out;
        else 
            grp_fu_374_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_374_p1_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_374_p_din1, grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_374_p_din1, grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_grp_fu_374_p_din1, ap_CS_fsm_state17, ap_CS_fsm_state36, ap_CS_fsm_state55, ap_CS_fsm_state18, ap_CS_fsm_state13, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_374_p1 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_grp_fu_374_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            grp_fu_374_p1 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_grp_fu_374_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_374_p1 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_grp_fu_374_p_din1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            grp_fu_374_p1 <= ap_const_lv32_38000000;
        else 
            grp_fu_374_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_549_ce_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_549_p_ce, grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_grp_fu_549_p_ce, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_549_p_ce, ap_CS_fsm_state33, ap_CS_fsm_state52, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_549_ce <= grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_549_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_549_ce <= grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_grp_fu_549_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_549_ce <= grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_549_p_ce;
        else 
            grp_fu_549_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_549_p0_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_549_p_din0, grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_grp_fu_549_p_din0, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_549_p_din0, ap_CS_fsm_state33, ap_CS_fsm_state52, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_549_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_549_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_549_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_grp_fu_549_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_549_p0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_549_p_din0;
        else 
            grp_fu_549_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_549_p1_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_549_p_din1, grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_grp_fu_549_p_din1, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_549_p_din1, ap_CS_fsm_state33, ap_CS_fsm_state52, ap_CS_fsm_state55)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state55)) then 
            grp_fu_549_p1 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_grp_fu_549_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            grp_fu_549_p1 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_grp_fu_549_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_fu_549_p1 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_grp_fu_549_p_din1;
        else 
            grp_fu_549_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

        sext_ln262_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln_reg_508),64));

        sext_ln265_fu_466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_514),64));

        sext_ln316_fu_434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln9_reg_502),64));

    stage_read_read_fu_168_p2 <= stage;

    x_address0_assign_proc : process(config_r_read_reg_476, stage_read_reg_480, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_x_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_x_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_x_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_x_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_x_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_x_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_x_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_x_address0, ap_CS_fsm_state10, ap_CS_fsm_state34, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state33, ap_CS_fsm_state36, ap_CS_fsm_state52, ap_CS_fsm_state55, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            x_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_x_address0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            x_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_x_address0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            x_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            x_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            x_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_x_address0;
        elsif (((stage_read_reg_480 = ap_const_lv32_1) and (config_r_read_reg_476 = ap_const_lv32_6) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            x_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            x_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            x_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            x_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_address0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            x_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_address0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            x_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            x_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_address0;
        else 
            x_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    x_ce0_assign_proc : process(config_r_read_reg_476, stage_read_reg_480, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_x_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_x_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_x_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_x_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_x_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_x_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_x_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_x_ce0, ap_CS_fsm_state10, ap_CS_fsm_state34, ap_CS_fsm_state53, ap_CS_fsm_state57, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state33, ap_CS_fsm_state36, ap_CS_fsm_state52, ap_CS_fsm_state55, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            x_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_x_ce0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            x_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_151_1_fu_326_x_ce0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state55))) then 
            x_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_159_1_fu_319_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state52)) then 
            x_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_175_2_fu_311_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            x_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_170_1_fu_305_x_ce0;
        elsif (((stage_read_reg_480 = ap_const_lv32_1) and (config_r_read_reg_476 = ap_const_lv32_6) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            x_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_196_3_fu_296_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            x_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_190_2_fu_289_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            x_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_185_1_fu_283_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            x_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_ce0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            x_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_ce0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            x_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            x_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_ce0;
        else 
            x_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    x_d0_assign_proc : process(config_r_read_reg_476, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_d0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_d0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_d0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_d0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_d0, ap_CS_fsm_state10, ap_CS_fsm_state34, ap_CS_fsm_state53, ap_CS_fsm_state57)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            x_d0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_d0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            x_d0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_d0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            x_d0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            x_d0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_d0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_d0;
        else 
            x_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    x_we0_assign_proc : process(config_r_read_reg_476, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_we0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_we0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_we0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_we0, grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_we0, ap_CS_fsm_state10, ap_CS_fsm_state34, ap_CS_fsm_state53, ap_CS_fsm_state57)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            x_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_1_fu_258_x_we0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_3) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            x_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_12_fu_238_x_we0;
        elsif (((config_r_read_reg_476 = ap_const_lv32_4) and (ap_const_logic_1 = ap_CS_fsm_state53))) then 
            x_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_13_fu_230_x_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            x_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_14_fu_222_x_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            x_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_15_fu_214_x_we0;
        else 
            x_we0 <= ap_const_logic_0;
        end if; 
    end process;


    y_address0_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_address0, grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_y_address0, ap_CS_fsm_state57, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            y_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_y_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            y_address0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_address0;
        else 
            y_address0 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    y_ce0_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_ce0, grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_y_ce0, ap_CS_fsm_state57, ap_CS_fsm_state59)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state59)) then 
            y_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_205_1_fu_333_y_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            y_ce0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_ce0;
        else 
            y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    y_we0_assign_proc : process(grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_we0, ap_CS_fsm_state57)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state57)) then 
            y_we0 <= grp_activation_accelerator_Pipeline_VITIS_LOOP_144_11_fu_266_y_we0;
        else 
            y_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
