{
    "vlsi.inputs.sram_parameters": [
        {
            "type": "sram",
            "name": "sram22_1024x32m8w8",
            "source": "sram22",
            "depth": "1024",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 8,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 8,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_64x32m4w32",
            "source": "sram22",
            "depth": "64",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_1024x32m8w32",
            "source": "sram22",
            "depth": "1024",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 8,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_512x32m4w32",
            "source": "sram22",
            "depth": "512",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_2048x32m8w8",
            "source": "sram22",
            "depth": "2048",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 8,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 8,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_512x32m4w8",
            "source": "sram22",
            "depth": "512",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 8,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_4096x32m8w8",
            "source": "sram22",
            "depth": "4096",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 8,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 8,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_64x4m4w2",
            "source": "sram22",
            "depth": "64",
            "width": 4,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 2,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_256x32m4w8",
            "source": "sram22",
            "depth": "256",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 8,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_4096x8m8w8",
            "source": "sram22",
            "depth": "4096",
            "width": 8,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 8,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_64x32m4w8",
            "source": "sram22",
            "depth": "64",
            "width": 32,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 8,
                    "mask port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_64x24m4w24",
            "source": "sram22",
            "depth": "64",
            "width": 24,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high"
                }
            ]
        },
        {
            "type": "sram",
            "name": "sram22_512x64m4w8",
            "source": "sram22",
            "depth": "512",
            "width": 64,
            "family": "1rw",
            "mask": "true",
            "vt": "svt",
            "mux": 4,
            "ports": [
                {
                    "address port name": "addr",
                    "address port polarity": "active high",
                    "clock port name": "clk",
                    "clock port polarity": "active high",
                    "write enable port name": "we",
                    "write enable port polarity": "active high",
                    "output port name": "dout",
                    "output port polarity": "active high",
                    "input port name": "din",
                    "input port polarity": "active high",
                    "mask port name": "wmask",
                    "mask granularity": 8,
                    "mask port polarity": "active high"
                }
            ]
        }
    ],
    "vlsi.core.technology": "hammer.technology.sky130",
    "technology.sky130.sky130A": "/home/ff/eecs151/fa23/pdk_mod/lab3/sky130A",
    "technology.sky130.sram22_sky130_macros": "/home/ff/eecs151/fa23/sky130_srams/sram22_sky130_macros",
    "vlsi.core.max_threads": 4,
    "vlsi.inputs.supplies.VDD": "1.8 V",
    "vlsi.inputs.power_spec_mode": "auto",
    "vlsi.inputs.power_spec_type": "cpf",
    "vlsi.inputs.mmmc_corners": [
        {
            "name": "ss_100C_1v60",
            "type": "setup",
            "voltage": "1.60 V",
            "temp": "100 C"
        },
        {
            "name": "ff_n40C_1v95",
            "type": "hold",
            "voltage": "1.95 V",
            "temp": "-40 C"
        }
    ],
    "vlsi.core.sram_generator_tool": "hammer.technology.sky130.sram_compiler",
    "vlsi.core.synthesis_tool": "hammer.synthesis.genus",
    "synthesis.genus.version": "191",
    "vlsi.core.par_tool": "hammer.par.innovus",
    "par.innovus.version": "191",
    "par.innovus.design_flow_effort": "standard",
    "par.inputs.gds_merge": true,
    "vlsi.core.drc_tool": "hammer.drc.calibre",
    "vlsi.core.lvs_tool": "hammer.lvs.calibre",
    "drc.calibre.calibre_drc_bin": "/share/instsww/mgc/CALIBRE/bin/calibre",
    "drc.calibre.calibredrv_bin": "/share/instsww/mgc/CALIBRE/bin/calibredrv",
    "drc.calibre.MGC_HOME": "/shared/instsww/mgc",
    "lvs.calibre.calibre_lvs_bin": "/share/instsww/mgc/CALIBRE/bin/calibre",
    "lvs.calibre.calibredrv_bin": "/share/instsww/mgc/CALIBRE/bin/calibredrv",
    "lvs.calibre.v2lvs_bin": "/share/instsww/mgc/CALIBRE/bin/v2lvs",
    "lvs.calibre.MGC_HOME": "/shared/instsww/mgc",
    "vlsi.core.sim_tool": "hammer.sim.vcs",
    "sim.vcs.version": "P-2019.06",
    "vlsi.core.power_tool": "hammer.power.voltus",
    "power.voltus.version": "181",
    "vlsi.core.build_system": "make",
    "sim.inputs.input_files": [
        "src/gcd_testbench.v",
        "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/build/syn-rundir/gcd.mapped.v"
    ],
    "sim.inputs.level": "syn",
    "sim.inputs.timing_annotated": true,
    "sim.inputs.timescale": "1ns/10ps",
    "sim.inputs.options": [
        "-notice",
        "-line",
        "+lint=all",
        "+v2k",
        "-debug",
        "+neg_tchk",
        "-sverilog"
    ],
    "sim.inputs.top_module": "gcd",
    "sim.inputs.tb_name": "gcd_testbench",
    "sim.inputs.tb_dut": "gcd",
    "sim.inputs.defines": [
        "CLOCK_PERIOD=1.000"
    ],
    "synthesis.outputs.output_files": [
        "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/build/syn-rundir/gcd.mapped.v"
    ],
    "synthesis.inputs.input_files": [
        "src/gcd.v",
        "src/gcd_datapath.v",
        "src/gcd_control.v",
        "src/EECS151.v"
    ],
    "synthesis.inputs.top_module": "gcd",
    "synthesis.outputs.sdc": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/build/syn-rundir/gcd.mapped.sdc",
    "synthesis.outputs.seq_cells": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/build/syn-rundir/find_regs_cells.json",
    "synthesis.outputs.all_regs": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/build/syn-rundir/find_regs_paths.json",
    "synthesis.outputs.sdf_file": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/build/syn-rundir/gcd.mapped.sdf",
    "sim.inputs.all_regs": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/build/syn-rundir/find_regs_paths.json",
    "sim.inputs.seq_cells": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/build/syn-rundir/find_regs_cells.json",
    "sim.inputs.sdf_file": "/home/cc/eecs151/fa23/class/eecs151-aeq/asic_labs_fa23/lab3/build/syn-rundir/gcd.mapped.sdf",
    "sim.outputs.waveforms": [],
    "sim.outputs.saifs": [],
    "sim.outputs.output_top_module": "gcd",
    "sim.outputs.output_tb_name": "gcd_testbench",
    "sim.outputs.output_tb_dut": "gcd",
    "sim.outputs.output_level": "syn"
}