Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Thu Sep 14 17:44:34 2023


Cell Usage:
GTP_GRS                       1 use
GTP_LUT1                      1 use
GTP_PLL_E3                    1 use

I/O ports: 6
GTP_INBUF                   2 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 1 of 22560 (0.00%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1
Total Registers: 0 of 33840 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 6 of 226 (2.65%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file ip_pll_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ip_pll               | 1       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_pll_clk          | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 clk                      20.0000      {0.0000 10.0000}    Declared          0           4  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : clk_25m (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.096       2.499 f       u_pll_clk/u_pll_e3/CLKOUT3 (GTP_PLL_E3)
                                   net (fanout=1)        1.091       3.590         nt_clk_25m       
                                                                                   clk_25m_obuf/I (GTP_OUTBUF)
                                   td                    2.803       6.393 f       clk_25m_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.393         clk_25m          
 clk_25m                                                                   f       clk_25m (port)   

 Data arrival time                                                   6.393         Logic Levels: 3  
                                                                                   Logic: 4.211ns(65.869%), Route: 2.182ns(34.131%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : clk_100m (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        1.091       3.586         nt_clk_100m      
                                                                                   clk_100m_obuf/I (GTP_OUTBUF)
                                   td                    2.803       6.389 f       clk_100m_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.389         clk_100m         
 clk_100m                                                                  f       clk_100m (port)  

 Data arrival time                                                   6.389         Logic Levels: 3  
                                                                                   Logic: 4.207ns(65.848%), Route: 2.182ns(34.152%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : clk_50m (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.090       2.493 f       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        1.091       3.584         nt_clk_50m       
                                                                                   clk_50m_obuf/I (GTP_OUTBUF)
                                   td                    2.803       6.387 f       clk_50m_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.387         clk_50m          
 clk_50m                                                                   f       clk_50m (port)   

 Data arrival time                                                   6.387         Logic Levels: 3  
                                                                                   Logic: 4.205ns(65.837%), Route: 2.182ns(34.163%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : clk_100m_180deg (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       2.391 r       u_pll_clk/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=1)        1.091       3.482         nt_clk_100m_180deg
                                                                                   clk_100m_180deg_obuf/I (GTP_OUTBUF)
                                   td                    2.708       6.190 r       clk_100m_180deg_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.190         clk_100m_180deg  
 clk_100m_180deg                                                           r       clk_100m_180deg (port)

 Data arrival time                                                   6.190         Logic Levels: 3  
                                                                                   Logic: 4.008ns(64.750%), Route: 2.182ns(35.250%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : clk_50m (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.091       2.393 r       u_pll_clk/u_pll_e3/CLKOUT2 (GTP_PLL_E3)
                                   net (fanout=1)        1.091       3.484         nt_clk_50m       
                                                                                   clk_50m_obuf/I (GTP_OUTBUF)
                                   td                    2.708       6.192 r       clk_50m_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.192         clk_50m          
 clk_50m                                                                   r       clk_50m (port)   

 Data arrival time                                                   6.192         Logic Levels: 3  
                                                                                   Logic: 4.010ns(64.761%), Route: 2.182ns(35.239%)
====================================================================================================

====================================================================================================

Startpoint  : sys_clk (port)
Endpoint    : clk_100m (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_sys_clk       
                                                                                   u_pll_clk/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll_clk/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1)        1.091       3.487         nt_clk_100m      
                                                                                   clk_100m_obuf/I (GTP_OUTBUF)
                                   td                    2.708       6.195 r       clk_100m_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.195         clk_100m         
 clk_100m                                                                  r       clk_100m (port)  

 Data arrival time                                                   6.195         Logic Levels: 3  
                                                                                   Logic: 4.013ns(64.778%), Route: 2.182ns(35.222%)
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------+
| Type       | File Name                                               
+-----------------------------------------------------------------------+
| Input      | E:/PDS/ip_pll/prj/compile/ip_pll_comp.adf               
|            | E:/PDS/ip_pll/prj/ip_pll.fdc                            
| Output     | E:/PDS/ip_pll/prj/synthesize/ip_pll_syn.adf             
|            | E:/PDS/ip_pll/prj/synthesize/ip_pll_syn.vm              
|            | E:/PDS/ip_pll/prj/synthesize/ip_pll_controlsets.txt     
|            | E:/PDS/ip_pll/prj/synthesize/snr.db                     
|            | E:/PDS/ip_pll/prj/synthesize/ip_pll.snr                 
+-----------------------------------------------------------------------+


Flow Command: synthesize -dir {} -selected_syn_tool_opt 2 
Peak memory: 218 MB
Total CPU time to synthesize completion : 0h:0m:2s
Process Total CPU time to synthesize completion : 0h:0m:2s
Total real time to synthesize completion : 0h:0m:5s
