{"vcs1":{"timestamp_begin":1759236310.652990120, "rt":0.77, "ut":0.29, "st":0.14}}
{"vcselab":{"timestamp_begin":1759236311.485679864, "rt":0.59, "ut":0.17, "st":0.07}}
{"link":{"timestamp_begin":1759236312.121070880, "rt":0.19, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759236310.401737362}
{"VCS_COMP_START_TIME": 1759236310.401737362}
{"VCS_COMP_END_TIME": 1759236313.298897745}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog4 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog4 +notimingcheck"}
{"vcs1": {"peak_mem": 367212}}
{"vcselab": {"peak_mem": 229968}}
