<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7ev-ffvc1156-2-e</Part>
        <TopModelName>network_top</TopModelName>
        <TargetClockPeriod>350.00</TargetClockPeriod>
        <ClockUncertainty>94.50</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>50.682</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>3</Best-caseLatency>
            <Average-caseLatency>1706</Average-caseLatency>
            <Worst-caseLatency>3408</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.050 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.597 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.193 ms</Worst-caseRealTimeLatency>
            <Interval-min>4</Interval-min>
            <Interval-max>3409</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>402</DSP>
            <FF>66097</FF>
            <LUT>147437</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>network_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>network_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>network_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>network_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>network_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>network_top</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>params_address0</name>
            <Object>params</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>params_ce0</name>
            <Object>params</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>params_q0</name>
            <Object>params</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>params_address1</name>
            <Object>params</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>params_ce1</name>
            <Object>params</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>params_q1</name>
            <Object>params</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>22</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Addr_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_EN_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_WEN_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Din_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Dout_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Clk_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Rst_A</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Addr_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_EN_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_WEN_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Din_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Dout_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Clk_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inp_Rst_B</name>
            <Object>inp</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Addr_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_EN_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_WEN_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Din_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Dout_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Clk_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Rst_A</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Addr_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_EN_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_WEN_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Din_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Dout_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Clk_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>out_r_Rst_B</name>
            <Object>out_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>init_params</name>
            <Object>init_params</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>store_result</name>
            <Object>store_result</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>network_top</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_network_top_Pipeline_load_A_matrix_outer_loop_VITIS_LOOP_171_1_fu_5899</InstName>
                    <ModuleName>network_top_Pipeline_load_A_matrix_outer_loop_VITIS_LOOP_171_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5899</ID>
                    <BindInstances>add_ln169_fu_3491_p2 add_ln169_1_fu_3517_p2 add_ln172_fu_3555_p2 add_ln172_1_fu_3565_p2 add_ln171_fu_3576_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_LSTM_20ul_20ul_10ul_s_fu_9105</InstName>
                    <ModuleName>LSTM_20ul_20ul_10ul_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>9105</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>LSTM_20ul_20ul_10ul_Block_entry128229_proc_U0</InstName>
                            <ModuleName>LSTM_20ul_20ul_10ul_Block_entry128229_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>3734</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_matrix_top_40ul_80ul_20ul_20ul_10ul_s_fu_3886</InstName>
                                    <ModuleName>matrix_top_40ul_80ul_20ul_20ul_10ul_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3886</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc_U0</InstName>
                                            <ModuleName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>3428</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>tmp_dot_product_20ul_20ul_s_fu_3358</InstName>
                                                    <ModuleName>dot_product_20ul_20ul_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>3358</ID>
                                                    <BindInstances>mul_22ns_22ns_44_1_1_U1602 add_ln44_fu_3902_p2 mul_22ns_22ns_44_1_1_U1603 add_ln44_1_fu_4478_p2 add_ln44_39_fu_4484_p2 add_ln44_2_fu_4520_p2 mul_22ns_22ns_44_1_1_U1604 add_ln44_3_fu_5096_p2 add_ln44_40_fu_5102_p2 add_ln44_4_fu_5138_p2 mul_22ns_22ns_44_1_1_U1605 add_ln44_5_fu_5714_p2 add_ln44_41_fu_5720_p2 add_ln44_6_fu_5756_p2 mul_22ns_22ns_44_1_1_U1606 add_ln44_7_fu_6332_p2 add_ln44_42_fu_6338_p2 add_ln44_8_fu_6374_p2 mul_22ns_22ns_44_1_1_U1607 add_ln44_9_fu_6950_p2 add_ln44_43_fu_6956_p2 add_ln44_10_fu_6992_p2 mul_22ns_22ns_44_1_1_U1608 add_ln44_11_fu_7568_p2 add_ln44_44_fu_7574_p2 add_ln44_12_fu_7610_p2 mul_22ns_22ns_44_1_1_U1609 add_ln44_13_fu_8186_p2 add_ln44_45_fu_8192_p2 add_ln44_14_fu_8228_p2 mul_22ns_22ns_44_1_1_U1610 add_ln44_15_fu_8804_p2 add_ln44_46_fu_8810_p2 add_ln44_16_fu_8846_p2 mul_22ns_22ns_44_1_1_U1611 add_ln44_17_fu_9422_p2 add_ln44_47_fu_9428_p2 add_ln44_18_fu_9464_p2 mul_22ns_22ns_44_1_1_U1612 add_ln44_19_fu_10040_p2 add_ln44_48_fu_10046_p2 add_ln44_20_fu_10082_p2 mul_22ns_22ns_44_1_1_U1613 add_ln44_21_fu_10658_p2 add_ln44_49_fu_10664_p2 add_ln44_22_fu_10700_p2 mul_22ns_22ns_44_1_1_U1614 add_ln44_23_fu_11276_p2 add_ln44_50_fu_11282_p2 add_ln44_24_fu_11318_p2 mul_22ns_22ns_44_1_1_U1615 add_ln44_25_fu_11894_p2 add_ln44_51_fu_11900_p2 add_ln44_26_fu_11936_p2 mul_22ns_22ns_44_1_1_U1616 add_ln44_27_fu_12512_p2 add_ln44_52_fu_12518_p2 add_ln44_28_fu_12554_p2 mul_22ns_22ns_44_1_1_U1617 add_ln44_29_fu_13130_p2 add_ln44_53_fu_13136_p2 add_ln44_30_fu_13172_p2 mul_22ns_22ns_44_1_1_U1618 add_ln44_31_fu_13748_p2 add_ln44_54_fu_13754_p2 add_ln44_32_fu_13790_p2 mul_22ns_22ns_44_1_1_U1619 add_ln44_33_fu_14366_p2 add_ln44_55_fu_14372_p2 add_ln44_34_fu_14408_p2 mul_22ns_22ns_44_1_1_U1620 add_ln44_35_fu_14984_p2 add_ln44_56_fu_14990_p2 add_ln44_36_fu_15026_p2 mul_22ns_22ns_44_1_1_U1621 add_ln44_37_fu_15602_p2 add_ln44_57_fu_15608_p2 add_ln44_38_fu_15644_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln69_fu_6625_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc5_U0</InstName>
                                            <ModuleName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc5</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>6688</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>tmp_dot_product_20ul_20ul_s_fu_3358</InstName>
                                                    <ModuleName>dot_product_20ul_20ul_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>3358</ID>
                                                    <BindInstances>mul_22ns_22ns_44_1_1_U1602 add_ln44_fu_3902_p2 mul_22ns_22ns_44_1_1_U1603 add_ln44_1_fu_4478_p2 add_ln44_39_fu_4484_p2 add_ln44_2_fu_4520_p2 mul_22ns_22ns_44_1_1_U1604 add_ln44_3_fu_5096_p2 add_ln44_40_fu_5102_p2 add_ln44_4_fu_5138_p2 mul_22ns_22ns_44_1_1_U1605 add_ln44_5_fu_5714_p2 add_ln44_41_fu_5720_p2 add_ln44_6_fu_5756_p2 mul_22ns_22ns_44_1_1_U1606 add_ln44_7_fu_6332_p2 add_ln44_42_fu_6338_p2 add_ln44_8_fu_6374_p2 mul_22ns_22ns_44_1_1_U1607 add_ln44_9_fu_6950_p2 add_ln44_43_fu_6956_p2 add_ln44_10_fu_6992_p2 mul_22ns_22ns_44_1_1_U1608 add_ln44_11_fu_7568_p2 add_ln44_44_fu_7574_p2 add_ln44_12_fu_7610_p2 mul_22ns_22ns_44_1_1_U1609 add_ln44_13_fu_8186_p2 add_ln44_45_fu_8192_p2 add_ln44_14_fu_8228_p2 mul_22ns_22ns_44_1_1_U1610 add_ln44_15_fu_8804_p2 add_ln44_46_fu_8810_p2 add_ln44_16_fu_8846_p2 mul_22ns_22ns_44_1_1_U1611 add_ln44_17_fu_9422_p2 add_ln44_47_fu_9428_p2 add_ln44_18_fu_9464_p2 mul_22ns_22ns_44_1_1_U1612 add_ln44_19_fu_10040_p2 add_ln44_48_fu_10046_p2 add_ln44_20_fu_10082_p2 mul_22ns_22ns_44_1_1_U1613 add_ln44_21_fu_10658_p2 add_ln44_49_fu_10664_p2 add_ln44_22_fu_10700_p2 mul_22ns_22ns_44_1_1_U1614 add_ln44_23_fu_11276_p2 add_ln44_50_fu_11282_p2 add_ln44_24_fu_11318_p2 mul_22ns_22ns_44_1_1_U1615 add_ln44_25_fu_11894_p2 add_ln44_51_fu_11900_p2 add_ln44_26_fu_11936_p2 mul_22ns_22ns_44_1_1_U1616 add_ln44_27_fu_12512_p2 add_ln44_52_fu_12518_p2 add_ln44_28_fu_12554_p2 mul_22ns_22ns_44_1_1_U1617 add_ln44_29_fu_13130_p2 add_ln44_53_fu_13136_p2 add_ln44_30_fu_13172_p2 mul_22ns_22ns_44_1_1_U1618 add_ln44_31_fu_13748_p2 add_ln44_54_fu_13754_p2 add_ln44_32_fu_13790_p2 mul_22ns_22ns_44_1_1_U1619 add_ln44_33_fu_14366_p2 add_ln44_55_fu_14372_p2 add_ln44_34_fu_14408_p2 mul_22ns_22ns_44_1_1_U1620 add_ln44_35_fu_14984_p2 add_ln44_56_fu_14990_p2 add_ln44_36_fu_15026_p2 mul_22ns_22ns_44_1_1_U1621 add_ln44_37_fu_15602_p2 add_ln44_57_fu_15608_p2 add_ln44_38_fu_15644_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln69_fu_6634_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc6_U0</InstName>
                                            <ModuleName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc6</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>9948</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>tmp_dot_product_20ul_20ul_s_fu_3356</InstName>
                                                    <ModuleName>dot_product_20ul_20ul_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>3356</ID>
                                                    <BindInstances>mul_22ns_22ns_44_1_1_U1602 add_ln44_fu_3902_p2 mul_22ns_22ns_44_1_1_U1603 add_ln44_1_fu_4478_p2 add_ln44_39_fu_4484_p2 add_ln44_2_fu_4520_p2 mul_22ns_22ns_44_1_1_U1604 add_ln44_3_fu_5096_p2 add_ln44_40_fu_5102_p2 add_ln44_4_fu_5138_p2 mul_22ns_22ns_44_1_1_U1605 add_ln44_5_fu_5714_p2 add_ln44_41_fu_5720_p2 add_ln44_6_fu_5756_p2 mul_22ns_22ns_44_1_1_U1606 add_ln44_7_fu_6332_p2 add_ln44_42_fu_6338_p2 add_ln44_8_fu_6374_p2 mul_22ns_22ns_44_1_1_U1607 add_ln44_9_fu_6950_p2 add_ln44_43_fu_6956_p2 add_ln44_10_fu_6992_p2 mul_22ns_22ns_44_1_1_U1608 add_ln44_11_fu_7568_p2 add_ln44_44_fu_7574_p2 add_ln44_12_fu_7610_p2 mul_22ns_22ns_44_1_1_U1609 add_ln44_13_fu_8186_p2 add_ln44_45_fu_8192_p2 add_ln44_14_fu_8228_p2 mul_22ns_22ns_44_1_1_U1610 add_ln44_15_fu_8804_p2 add_ln44_46_fu_8810_p2 add_ln44_16_fu_8846_p2 mul_22ns_22ns_44_1_1_U1611 add_ln44_17_fu_9422_p2 add_ln44_47_fu_9428_p2 add_ln44_18_fu_9464_p2 mul_22ns_22ns_44_1_1_U1612 add_ln44_19_fu_10040_p2 add_ln44_48_fu_10046_p2 add_ln44_20_fu_10082_p2 mul_22ns_22ns_44_1_1_U1613 add_ln44_21_fu_10658_p2 add_ln44_49_fu_10664_p2 add_ln44_22_fu_10700_p2 mul_22ns_22ns_44_1_1_U1614 add_ln44_23_fu_11276_p2 add_ln44_50_fu_11282_p2 add_ln44_24_fu_11318_p2 mul_22ns_22ns_44_1_1_U1615 add_ln44_25_fu_11894_p2 add_ln44_51_fu_11900_p2 add_ln44_26_fu_11936_p2 mul_22ns_22ns_44_1_1_U1616 add_ln44_27_fu_12512_p2 add_ln44_52_fu_12518_p2 add_ln44_28_fu_12554_p2 mul_22ns_22ns_44_1_1_U1617 add_ln44_29_fu_13130_p2 add_ln44_53_fu_13136_p2 add_ln44_30_fu_13172_p2 mul_22ns_22ns_44_1_1_U1618 add_ln44_31_fu_13748_p2 add_ln44_54_fu_13754_p2 add_ln44_32_fu_13790_p2 mul_22ns_22ns_44_1_1_U1619 add_ln44_33_fu_14366_p2 add_ln44_55_fu_14372_p2 add_ln44_34_fu_14408_p2 mul_22ns_22ns_44_1_1_U1620 add_ln44_35_fu_14984_p2 add_ln44_56_fu_14990_p2 add_ln44_36_fu_15026_p2 mul_22ns_22ns_44_1_1_U1621 add_ln44_37_fu_15602_p2 add_ln44_57_fu_15608_p2 add_ln44_38_fu_15644_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln69_fu_6628_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc7_U0</InstName>
                                            <ModuleName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc7</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>13208</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>tmp_dot_product_20ul_20ul_s_fu_3358</InstName>
                                                    <ModuleName>dot_product_20ul_20ul_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>3358</ID>
                                                    <BindInstances>mul_22ns_22ns_44_1_1_U1602 add_ln44_fu_3902_p2 mul_22ns_22ns_44_1_1_U1603 add_ln44_1_fu_4478_p2 add_ln44_39_fu_4484_p2 add_ln44_2_fu_4520_p2 mul_22ns_22ns_44_1_1_U1604 add_ln44_3_fu_5096_p2 add_ln44_40_fu_5102_p2 add_ln44_4_fu_5138_p2 mul_22ns_22ns_44_1_1_U1605 add_ln44_5_fu_5714_p2 add_ln44_41_fu_5720_p2 add_ln44_6_fu_5756_p2 mul_22ns_22ns_44_1_1_U1606 add_ln44_7_fu_6332_p2 add_ln44_42_fu_6338_p2 add_ln44_8_fu_6374_p2 mul_22ns_22ns_44_1_1_U1607 add_ln44_9_fu_6950_p2 add_ln44_43_fu_6956_p2 add_ln44_10_fu_6992_p2 mul_22ns_22ns_44_1_1_U1608 add_ln44_11_fu_7568_p2 add_ln44_44_fu_7574_p2 add_ln44_12_fu_7610_p2 mul_22ns_22ns_44_1_1_U1609 add_ln44_13_fu_8186_p2 add_ln44_45_fu_8192_p2 add_ln44_14_fu_8228_p2 mul_22ns_22ns_44_1_1_U1610 add_ln44_15_fu_8804_p2 add_ln44_46_fu_8810_p2 add_ln44_16_fu_8846_p2 mul_22ns_22ns_44_1_1_U1611 add_ln44_17_fu_9422_p2 add_ln44_47_fu_9428_p2 add_ln44_18_fu_9464_p2 mul_22ns_22ns_44_1_1_U1612 add_ln44_19_fu_10040_p2 add_ln44_48_fu_10046_p2 add_ln44_20_fu_10082_p2 mul_22ns_22ns_44_1_1_U1613 add_ln44_21_fu_10658_p2 add_ln44_49_fu_10664_p2 add_ln44_22_fu_10700_p2 mul_22ns_22ns_44_1_1_U1614 add_ln44_23_fu_11276_p2 add_ln44_50_fu_11282_p2 add_ln44_24_fu_11318_p2 mul_22ns_22ns_44_1_1_U1615 add_ln44_25_fu_11894_p2 add_ln44_51_fu_11900_p2 add_ln44_26_fu_11936_p2 mul_22ns_22ns_44_1_1_U1616 add_ln44_27_fu_12512_p2 add_ln44_52_fu_12518_p2 add_ln44_28_fu_12554_p2 mul_22ns_22ns_44_1_1_U1617 add_ln44_29_fu_13130_p2 add_ln44_53_fu_13136_p2 add_ln44_30_fu_13172_p2 mul_22ns_22ns_44_1_1_U1618 add_ln44_31_fu_13748_p2 add_ln44_54_fu_13754_p2 add_ln44_32_fu_13790_p2 mul_22ns_22ns_44_1_1_U1619 add_ln44_33_fu_14366_p2 add_ln44_55_fu_14372_p2 add_ln44_34_fu_14408_p2 mul_22ns_22ns_44_1_1_U1620 add_ln44_35_fu_14984_p2 add_ln44_56_fu_14990_p2 add_ln44_36_fu_15026_p2 mul_22ns_22ns_44_1_1_U1621 add_ln44_37_fu_15602_p2 add_ln44_57_fu_15608_p2 add_ln44_38_fu_15644_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln69_fu_6634_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc8_U0</InstName>
                                            <ModuleName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc8</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>16468</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>tmp_dot_product_20ul_20ul_s_fu_3356</InstName>
                                                    <ModuleName>dot_product_20ul_20ul_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>3356</ID>
                                                    <BindInstances>mul_22ns_22ns_44_1_1_U1602 add_ln44_fu_3902_p2 mul_22ns_22ns_44_1_1_U1603 add_ln44_1_fu_4478_p2 add_ln44_39_fu_4484_p2 add_ln44_2_fu_4520_p2 mul_22ns_22ns_44_1_1_U1604 add_ln44_3_fu_5096_p2 add_ln44_40_fu_5102_p2 add_ln44_4_fu_5138_p2 mul_22ns_22ns_44_1_1_U1605 add_ln44_5_fu_5714_p2 add_ln44_41_fu_5720_p2 add_ln44_6_fu_5756_p2 mul_22ns_22ns_44_1_1_U1606 add_ln44_7_fu_6332_p2 add_ln44_42_fu_6338_p2 add_ln44_8_fu_6374_p2 mul_22ns_22ns_44_1_1_U1607 add_ln44_9_fu_6950_p2 add_ln44_43_fu_6956_p2 add_ln44_10_fu_6992_p2 mul_22ns_22ns_44_1_1_U1608 add_ln44_11_fu_7568_p2 add_ln44_44_fu_7574_p2 add_ln44_12_fu_7610_p2 mul_22ns_22ns_44_1_1_U1609 add_ln44_13_fu_8186_p2 add_ln44_45_fu_8192_p2 add_ln44_14_fu_8228_p2 mul_22ns_22ns_44_1_1_U1610 add_ln44_15_fu_8804_p2 add_ln44_46_fu_8810_p2 add_ln44_16_fu_8846_p2 mul_22ns_22ns_44_1_1_U1611 add_ln44_17_fu_9422_p2 add_ln44_47_fu_9428_p2 add_ln44_18_fu_9464_p2 mul_22ns_22ns_44_1_1_U1612 add_ln44_19_fu_10040_p2 add_ln44_48_fu_10046_p2 add_ln44_20_fu_10082_p2 mul_22ns_22ns_44_1_1_U1613 add_ln44_21_fu_10658_p2 add_ln44_49_fu_10664_p2 add_ln44_22_fu_10700_p2 mul_22ns_22ns_44_1_1_U1614 add_ln44_23_fu_11276_p2 add_ln44_50_fu_11282_p2 add_ln44_24_fu_11318_p2 mul_22ns_22ns_44_1_1_U1615 add_ln44_25_fu_11894_p2 add_ln44_51_fu_11900_p2 add_ln44_26_fu_11936_p2 mul_22ns_22ns_44_1_1_U1616 add_ln44_27_fu_12512_p2 add_ln44_52_fu_12518_p2 add_ln44_28_fu_12554_p2 mul_22ns_22ns_44_1_1_U1617 add_ln44_29_fu_13130_p2 add_ln44_53_fu_13136_p2 add_ln44_30_fu_13172_p2 mul_22ns_22ns_44_1_1_U1618 add_ln44_31_fu_13748_p2 add_ln44_54_fu_13754_p2 add_ln44_32_fu_13790_p2 mul_22ns_22ns_44_1_1_U1619 add_ln44_33_fu_14366_p2 add_ln44_55_fu_14372_p2 add_ln44_34_fu_14408_p2 mul_22ns_22ns_44_1_1_U1620 add_ln44_35_fu_14984_p2 add_ln44_56_fu_14990_p2 add_ln44_36_fu_15026_p2 mul_22ns_22ns_44_1_1_U1621 add_ln44_37_fu_15602_p2 add_ln44_57_fu_15608_p2 add_ln44_38_fu_15644_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln69_fu_6628_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc9_U0</InstName>
                                            <ModuleName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc9</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>19728</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>tmp_dot_product_20ul_20ul_s_fu_3356</InstName>
                                                    <ModuleName>dot_product_20ul_20ul_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>3356</ID>
                                                    <BindInstances>mul_22ns_22ns_44_1_1_U1602 add_ln44_fu_3902_p2 mul_22ns_22ns_44_1_1_U1603 add_ln44_1_fu_4478_p2 add_ln44_39_fu_4484_p2 add_ln44_2_fu_4520_p2 mul_22ns_22ns_44_1_1_U1604 add_ln44_3_fu_5096_p2 add_ln44_40_fu_5102_p2 add_ln44_4_fu_5138_p2 mul_22ns_22ns_44_1_1_U1605 add_ln44_5_fu_5714_p2 add_ln44_41_fu_5720_p2 add_ln44_6_fu_5756_p2 mul_22ns_22ns_44_1_1_U1606 add_ln44_7_fu_6332_p2 add_ln44_42_fu_6338_p2 add_ln44_8_fu_6374_p2 mul_22ns_22ns_44_1_1_U1607 add_ln44_9_fu_6950_p2 add_ln44_43_fu_6956_p2 add_ln44_10_fu_6992_p2 mul_22ns_22ns_44_1_1_U1608 add_ln44_11_fu_7568_p2 add_ln44_44_fu_7574_p2 add_ln44_12_fu_7610_p2 mul_22ns_22ns_44_1_1_U1609 add_ln44_13_fu_8186_p2 add_ln44_45_fu_8192_p2 add_ln44_14_fu_8228_p2 mul_22ns_22ns_44_1_1_U1610 add_ln44_15_fu_8804_p2 add_ln44_46_fu_8810_p2 add_ln44_16_fu_8846_p2 mul_22ns_22ns_44_1_1_U1611 add_ln44_17_fu_9422_p2 add_ln44_47_fu_9428_p2 add_ln44_18_fu_9464_p2 mul_22ns_22ns_44_1_1_U1612 add_ln44_19_fu_10040_p2 add_ln44_48_fu_10046_p2 add_ln44_20_fu_10082_p2 mul_22ns_22ns_44_1_1_U1613 add_ln44_21_fu_10658_p2 add_ln44_49_fu_10664_p2 add_ln44_22_fu_10700_p2 mul_22ns_22ns_44_1_1_U1614 add_ln44_23_fu_11276_p2 add_ln44_50_fu_11282_p2 add_ln44_24_fu_11318_p2 mul_22ns_22ns_44_1_1_U1615 add_ln44_25_fu_11894_p2 add_ln44_51_fu_11900_p2 add_ln44_26_fu_11936_p2 mul_22ns_22ns_44_1_1_U1616 add_ln44_27_fu_12512_p2 add_ln44_52_fu_12518_p2 add_ln44_28_fu_12554_p2 mul_22ns_22ns_44_1_1_U1617 add_ln44_29_fu_13130_p2 add_ln44_53_fu_13136_p2 add_ln44_30_fu_13172_p2 mul_22ns_22ns_44_1_1_U1618 add_ln44_31_fu_13748_p2 add_ln44_54_fu_13754_p2 add_ln44_32_fu_13790_p2 mul_22ns_22ns_44_1_1_U1619 add_ln44_33_fu_14366_p2 add_ln44_55_fu_14372_p2 add_ln44_34_fu_14408_p2 mul_22ns_22ns_44_1_1_U1620 add_ln44_35_fu_14984_p2 add_ln44_56_fu_14990_p2 add_ln44_36_fu_15026_p2 mul_22ns_22ns_44_1_1_U1621 add_ln44_37_fu_15602_p2 add_ln44_57_fu_15608_p2 add_ln44_38_fu_15644_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln69_fu_6628_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc10_U0</InstName>
                                            <ModuleName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc10</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>22988</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>tmp_dot_product_20ul_20ul_s_fu_3356</InstName>
                                                    <ModuleName>dot_product_20ul_20ul_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>3356</ID>
                                                    <BindInstances>mul_22ns_22ns_44_1_1_U1602 add_ln44_fu_3902_p2 mul_22ns_22ns_44_1_1_U1603 add_ln44_1_fu_4478_p2 add_ln44_39_fu_4484_p2 add_ln44_2_fu_4520_p2 mul_22ns_22ns_44_1_1_U1604 add_ln44_3_fu_5096_p2 add_ln44_40_fu_5102_p2 add_ln44_4_fu_5138_p2 mul_22ns_22ns_44_1_1_U1605 add_ln44_5_fu_5714_p2 add_ln44_41_fu_5720_p2 add_ln44_6_fu_5756_p2 mul_22ns_22ns_44_1_1_U1606 add_ln44_7_fu_6332_p2 add_ln44_42_fu_6338_p2 add_ln44_8_fu_6374_p2 mul_22ns_22ns_44_1_1_U1607 add_ln44_9_fu_6950_p2 add_ln44_43_fu_6956_p2 add_ln44_10_fu_6992_p2 mul_22ns_22ns_44_1_1_U1608 add_ln44_11_fu_7568_p2 add_ln44_44_fu_7574_p2 add_ln44_12_fu_7610_p2 mul_22ns_22ns_44_1_1_U1609 add_ln44_13_fu_8186_p2 add_ln44_45_fu_8192_p2 add_ln44_14_fu_8228_p2 mul_22ns_22ns_44_1_1_U1610 add_ln44_15_fu_8804_p2 add_ln44_46_fu_8810_p2 add_ln44_16_fu_8846_p2 mul_22ns_22ns_44_1_1_U1611 add_ln44_17_fu_9422_p2 add_ln44_47_fu_9428_p2 add_ln44_18_fu_9464_p2 mul_22ns_22ns_44_1_1_U1612 add_ln44_19_fu_10040_p2 add_ln44_48_fu_10046_p2 add_ln44_20_fu_10082_p2 mul_22ns_22ns_44_1_1_U1613 add_ln44_21_fu_10658_p2 add_ln44_49_fu_10664_p2 add_ln44_22_fu_10700_p2 mul_22ns_22ns_44_1_1_U1614 add_ln44_23_fu_11276_p2 add_ln44_50_fu_11282_p2 add_ln44_24_fu_11318_p2 mul_22ns_22ns_44_1_1_U1615 add_ln44_25_fu_11894_p2 add_ln44_51_fu_11900_p2 add_ln44_26_fu_11936_p2 mul_22ns_22ns_44_1_1_U1616 add_ln44_27_fu_12512_p2 add_ln44_52_fu_12518_p2 add_ln44_28_fu_12554_p2 mul_22ns_22ns_44_1_1_U1617 add_ln44_29_fu_13130_p2 add_ln44_53_fu_13136_p2 add_ln44_30_fu_13172_p2 mul_22ns_22ns_44_1_1_U1618 add_ln44_31_fu_13748_p2 add_ln44_54_fu_13754_p2 add_ln44_32_fu_13790_p2 mul_22ns_22ns_44_1_1_U1619 add_ln44_33_fu_14366_p2 add_ln44_55_fu_14372_p2 add_ln44_34_fu_14408_p2 mul_22ns_22ns_44_1_1_U1620 add_ln44_35_fu_14984_p2 add_ln44_56_fu_14990_p2 add_ln44_36_fu_15026_p2 mul_22ns_22ns_44_1_1_U1621 add_ln44_37_fu_15602_p2 add_ln44_57_fu_15608_p2 add_ln44_38_fu_15644_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln69_fu_6632_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc11_U0</InstName>
                                            <ModuleName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc11</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>26248</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>tmp_dot_product_20ul_20ul_s_fu_3358</InstName>
                                                    <ModuleName>dot_product_20ul_20ul_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>3358</ID>
                                                    <BindInstances>mul_22ns_22ns_44_1_1_U1602 add_ln44_fu_3902_p2 mul_22ns_22ns_44_1_1_U1603 add_ln44_1_fu_4478_p2 add_ln44_39_fu_4484_p2 add_ln44_2_fu_4520_p2 mul_22ns_22ns_44_1_1_U1604 add_ln44_3_fu_5096_p2 add_ln44_40_fu_5102_p2 add_ln44_4_fu_5138_p2 mul_22ns_22ns_44_1_1_U1605 add_ln44_5_fu_5714_p2 add_ln44_41_fu_5720_p2 add_ln44_6_fu_5756_p2 mul_22ns_22ns_44_1_1_U1606 add_ln44_7_fu_6332_p2 add_ln44_42_fu_6338_p2 add_ln44_8_fu_6374_p2 mul_22ns_22ns_44_1_1_U1607 add_ln44_9_fu_6950_p2 add_ln44_43_fu_6956_p2 add_ln44_10_fu_6992_p2 mul_22ns_22ns_44_1_1_U1608 add_ln44_11_fu_7568_p2 add_ln44_44_fu_7574_p2 add_ln44_12_fu_7610_p2 mul_22ns_22ns_44_1_1_U1609 add_ln44_13_fu_8186_p2 add_ln44_45_fu_8192_p2 add_ln44_14_fu_8228_p2 mul_22ns_22ns_44_1_1_U1610 add_ln44_15_fu_8804_p2 add_ln44_46_fu_8810_p2 add_ln44_16_fu_8846_p2 mul_22ns_22ns_44_1_1_U1611 add_ln44_17_fu_9422_p2 add_ln44_47_fu_9428_p2 add_ln44_18_fu_9464_p2 mul_22ns_22ns_44_1_1_U1612 add_ln44_19_fu_10040_p2 add_ln44_48_fu_10046_p2 add_ln44_20_fu_10082_p2 mul_22ns_22ns_44_1_1_U1613 add_ln44_21_fu_10658_p2 add_ln44_49_fu_10664_p2 add_ln44_22_fu_10700_p2 mul_22ns_22ns_44_1_1_U1614 add_ln44_23_fu_11276_p2 add_ln44_50_fu_11282_p2 add_ln44_24_fu_11318_p2 mul_22ns_22ns_44_1_1_U1615 add_ln44_25_fu_11894_p2 add_ln44_51_fu_11900_p2 add_ln44_26_fu_11936_p2 mul_22ns_22ns_44_1_1_U1616 add_ln44_27_fu_12512_p2 add_ln44_52_fu_12518_p2 add_ln44_28_fu_12554_p2 mul_22ns_22ns_44_1_1_U1617 add_ln44_29_fu_13130_p2 add_ln44_53_fu_13136_p2 add_ln44_30_fu_13172_p2 mul_22ns_22ns_44_1_1_U1618 add_ln44_31_fu_13748_p2 add_ln44_54_fu_13754_p2 add_ln44_32_fu_13790_p2 mul_22ns_22ns_44_1_1_U1619 add_ln44_33_fu_14366_p2 add_ln44_55_fu_14372_p2 add_ln44_34_fu_14408_p2 mul_22ns_22ns_44_1_1_U1620 add_ln44_35_fu_14984_p2 add_ln44_56_fu_14990_p2 add_ln44_36_fu_15026_p2 mul_22ns_22ns_44_1_1_U1621 add_ln44_37_fu_15602_p2 add_ln44_57_fu_15608_p2 add_ln44_38_fu_15644_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln69_fu_6634_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc12_U0</InstName>
                                            <ModuleName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc12</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>29508</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>tmp_dot_product_20ul_20ul_s_fu_3356</InstName>
                                                    <ModuleName>dot_product_20ul_20ul_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>3356</ID>
                                                    <BindInstances>mul_22ns_22ns_44_1_1_U1602 add_ln44_fu_3902_p2 mul_22ns_22ns_44_1_1_U1603 add_ln44_1_fu_4478_p2 add_ln44_39_fu_4484_p2 add_ln44_2_fu_4520_p2 mul_22ns_22ns_44_1_1_U1604 add_ln44_3_fu_5096_p2 add_ln44_40_fu_5102_p2 add_ln44_4_fu_5138_p2 mul_22ns_22ns_44_1_1_U1605 add_ln44_5_fu_5714_p2 add_ln44_41_fu_5720_p2 add_ln44_6_fu_5756_p2 mul_22ns_22ns_44_1_1_U1606 add_ln44_7_fu_6332_p2 add_ln44_42_fu_6338_p2 add_ln44_8_fu_6374_p2 mul_22ns_22ns_44_1_1_U1607 add_ln44_9_fu_6950_p2 add_ln44_43_fu_6956_p2 add_ln44_10_fu_6992_p2 mul_22ns_22ns_44_1_1_U1608 add_ln44_11_fu_7568_p2 add_ln44_44_fu_7574_p2 add_ln44_12_fu_7610_p2 mul_22ns_22ns_44_1_1_U1609 add_ln44_13_fu_8186_p2 add_ln44_45_fu_8192_p2 add_ln44_14_fu_8228_p2 mul_22ns_22ns_44_1_1_U1610 add_ln44_15_fu_8804_p2 add_ln44_46_fu_8810_p2 add_ln44_16_fu_8846_p2 mul_22ns_22ns_44_1_1_U1611 add_ln44_17_fu_9422_p2 add_ln44_47_fu_9428_p2 add_ln44_18_fu_9464_p2 mul_22ns_22ns_44_1_1_U1612 add_ln44_19_fu_10040_p2 add_ln44_48_fu_10046_p2 add_ln44_20_fu_10082_p2 mul_22ns_22ns_44_1_1_U1613 add_ln44_21_fu_10658_p2 add_ln44_49_fu_10664_p2 add_ln44_22_fu_10700_p2 mul_22ns_22ns_44_1_1_U1614 add_ln44_23_fu_11276_p2 add_ln44_50_fu_11282_p2 add_ln44_24_fu_11318_p2 mul_22ns_22ns_44_1_1_U1615 add_ln44_25_fu_11894_p2 add_ln44_51_fu_11900_p2 add_ln44_26_fu_11936_p2 mul_22ns_22ns_44_1_1_U1616 add_ln44_27_fu_12512_p2 add_ln44_52_fu_12518_p2 add_ln44_28_fu_12554_p2 mul_22ns_22ns_44_1_1_U1617 add_ln44_29_fu_13130_p2 add_ln44_53_fu_13136_p2 add_ln44_30_fu_13172_p2 mul_22ns_22ns_44_1_1_U1618 add_ln44_31_fu_13748_p2 add_ln44_54_fu_13754_p2 add_ln44_32_fu_13790_p2 mul_22ns_22ns_44_1_1_U1619 add_ln44_33_fu_14366_p2 add_ln44_55_fu_14372_p2 add_ln44_34_fu_14408_p2 mul_22ns_22ns_44_1_1_U1620 add_ln44_35_fu_14984_p2 add_ln44_56_fu_14990_p2 add_ln44_36_fu_15026_p2 mul_22ns_22ns_44_1_1_U1621 add_ln44_37_fu_15602_p2 add_ln44_57_fu_15608_p2 add_ln44_38_fu_15644_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln69_fu_6624_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc13_U0</InstName>
                                            <ModuleName>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc13</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>32768</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>tmp_dot_product_20ul_20ul_s_fu_3356</InstName>
                                                    <ModuleName>dot_product_20ul_20ul_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>3356</ID>
                                                    <BindInstances>mul_22ns_22ns_44_1_1_U1602 add_ln44_fu_3902_p2 mul_22ns_22ns_44_1_1_U1603 add_ln44_1_fu_4478_p2 add_ln44_39_fu_4484_p2 add_ln44_2_fu_4520_p2 mul_22ns_22ns_44_1_1_U1604 add_ln44_3_fu_5096_p2 add_ln44_40_fu_5102_p2 add_ln44_4_fu_5138_p2 mul_22ns_22ns_44_1_1_U1605 add_ln44_5_fu_5714_p2 add_ln44_41_fu_5720_p2 add_ln44_6_fu_5756_p2 mul_22ns_22ns_44_1_1_U1606 add_ln44_7_fu_6332_p2 add_ln44_42_fu_6338_p2 add_ln44_8_fu_6374_p2 mul_22ns_22ns_44_1_1_U1607 add_ln44_9_fu_6950_p2 add_ln44_43_fu_6956_p2 add_ln44_10_fu_6992_p2 mul_22ns_22ns_44_1_1_U1608 add_ln44_11_fu_7568_p2 add_ln44_44_fu_7574_p2 add_ln44_12_fu_7610_p2 mul_22ns_22ns_44_1_1_U1609 add_ln44_13_fu_8186_p2 add_ln44_45_fu_8192_p2 add_ln44_14_fu_8228_p2 mul_22ns_22ns_44_1_1_U1610 add_ln44_15_fu_8804_p2 add_ln44_46_fu_8810_p2 add_ln44_16_fu_8846_p2 mul_22ns_22ns_44_1_1_U1611 add_ln44_17_fu_9422_p2 add_ln44_47_fu_9428_p2 add_ln44_18_fu_9464_p2 mul_22ns_22ns_44_1_1_U1612 add_ln44_19_fu_10040_p2 add_ln44_48_fu_10046_p2 add_ln44_20_fu_10082_p2 mul_22ns_22ns_44_1_1_U1613 add_ln44_21_fu_10658_p2 add_ln44_49_fu_10664_p2 add_ln44_22_fu_10700_p2 mul_22ns_22ns_44_1_1_U1614 add_ln44_23_fu_11276_p2 add_ln44_50_fu_11282_p2 add_ln44_24_fu_11318_p2 mul_22ns_22ns_44_1_1_U1615 add_ln44_25_fu_11894_p2 add_ln44_51_fu_11900_p2 add_ln44_26_fu_11936_p2 mul_22ns_22ns_44_1_1_U1616 add_ln44_27_fu_12512_p2 add_ln44_52_fu_12518_p2 add_ln44_28_fu_12554_p2 mul_22ns_22ns_44_1_1_U1617 add_ln44_29_fu_13130_p2 add_ln44_53_fu_13136_p2 add_ln44_30_fu_13172_p2 mul_22ns_22ns_44_1_1_U1618 add_ln44_31_fu_13748_p2 add_ln44_54_fu_13754_p2 add_ln44_32_fu_13790_p2 mul_22ns_22ns_44_1_1_U1619 add_ln44_33_fu_14366_p2 add_ln44_55_fu_14372_p2 add_ln44_34_fu_14408_p2 mul_22ns_22ns_44_1_1_U1620 add_ln44_35_fu_14984_p2 add_ln44_56_fu_14990_p2 add_ln44_36_fu_15026_p2 mul_22ns_22ns_44_1_1_U1621 add_ln44_37_fu_15602_p2 add_ln44_57_fu_15608_p2 add_ln44_38_fu_15644_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln69_fu_6624_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_U0</InstName>
                            <ModuleName>LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>7298</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_97_1_fu_2652</InstName>
                                    <ModuleName>LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_97_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>2652</ID>
                                    <BindInstances>add_ln97_fu_2967_p2 add_ln98_2_fu_3220_p2 add_ln98_fu_3656_p2 add_ln98_1_fu_4068_p2 add_ln97_1_fu_4490_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_101_2_fu_3056</InstName>
                                    <ModuleName>LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_101_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>3056</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_sigm_fu_4128</InstName>
                                            <ModuleName>sigm</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4128</ID>
                                            <BindInstances>sub_ln7_fu_135_p2 add_ln7_fu_145_p2 sub_ln7_3_fu_171_p2 add_ln7_1_fu_219_p2 add_ln7_2_fu_263_p2 sub_ln7_1_fu_279_p2 add_ln7_3_fu_307_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_sigm_fu_4133</InstName>
                                            <ModuleName>sigm</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4133</ID>
                                            <BindInstances>sub_ln7_fu_135_p2 add_ln7_fu_145_p2 sub_ln7_3_fu_171_p2 add_ln7_1_fu_219_p2 add_ln7_2_fu_263_p2 sub_ln7_1_fu_279_p2 add_ln7_3_fu_307_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_sigm_fu_4138</InstName>
                                            <ModuleName>sigm</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>4138</ID>
                                            <BindInstances>sub_ln7_fu_135_p2 add_ln7_fu_145_p2 sub_ln7_3_fu_171_p2 add_ln7_1_fu_219_p2 add_ln7_2_fu_263_p2 sub_ln7_1_fu_279_p2 add_ln7_3_fu_307_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>add_ln101_fu_4649_p2 mul_22ns_22ns_44_1_1_U23294 add_ln107_fu_5764_p2 add_ln107_2_fu_5770_p2 add_ln107_1_fu_5806_p2 c_t_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5817_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5818_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5819_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5820_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5821_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5822_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5823_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5824_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5825_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5826_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5827_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5828_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5829_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5830_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5831_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5832_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5833_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5834_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5835_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5836_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5837_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5838_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5839_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5840_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5841_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5842_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5843_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5844_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5845_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5846_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5847_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5848_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5849_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5850_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5851_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5852_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5853_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5854_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5855_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5856_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5857_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5858_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5859_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5860_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5861_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5862_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5863_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5864_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_biases_3_load_loc_cha_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_biases_2_load_loc_cha_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_biases_1_load_loc_cha_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_biases_load_loc_chann_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5865_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5866_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5867_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5868_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5869_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5870_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5871_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5872_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5873_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5874_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5875_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5876_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5877_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5878_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5879_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5880_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5881_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5882_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5883_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5884_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5885_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5886_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5887_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5888_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5889_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5890_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5891_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5892_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5893_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5894_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5895_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5896_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5897_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5898_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5899_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5900_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5901_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5902_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5903_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5904_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5905_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5906_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5907_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5908_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5909_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5910_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5911_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5912_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5913_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5914_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5915_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5916_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_100_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_101_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_102_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_103_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_104_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_105_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_106_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_107_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_108_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_109_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_110_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_111_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_112_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_113_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_114_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_115_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_116_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_117_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_118_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_119_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_120_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_121_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_122_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_123_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_124_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_125_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_126_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_127_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_128_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_129_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_130_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_131_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_132_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_133_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_134_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_135_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_136_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_137_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_138_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_139_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_140_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_141_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_142_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_143_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_144_U p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_145_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_in_out_tmp_cha_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_1_in_out_tmp_c_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_2_in_out_tmp_c_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_3_in_out_tmp_c_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_4_in_out_tmp_c_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_5_in_out_tmp_c_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_6_in_out_tmp_c_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_7_in_out_tmp_c_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_8_in_out_tmp_c_U network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_9_in_out_tmp_c_U</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>network_top_Pipeline_load_A_matrix_outer_loop_VITIS_LOOP_171_1</Name>
            <Loops>
                <load_A_matrix_outer_loop_VITIS_LOOP_171_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.998</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3202</Best-caseLatency>
                    <Average-caseLatency>3202</Average-caseLatency>
                    <Worst-caseLatency>3202</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.121 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.121 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.121 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3202</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <load_A_matrix_outer_loop_VITIS_LOOP_171_1>
                        <Name>load_A_matrix_outer_loop_VITIS_LOOP_171_1</Name>
                        <Slack>255.50</Slack>
                        <TripCount>3200</TripCount>
                        <Latency>3200</Latency>
                        <AbsoluteTimeLatency>1.120 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </load_A_matrix_outer_loop_VITIS_LOOP_171_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>41</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>203</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_A_matrix_outer_loop_VITIS_LOOP_171_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_3491_p2" SOURCE="matrix_test2/matrix_test.cc:169" URAM="0" VARIABLE="add_ln169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_A_matrix_outer_loop_VITIS_LOOP_171_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_1_fu_3517_p2" SOURCE="matrix_test2/matrix_test.cc:169" URAM="0" VARIABLE="add_ln169_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_A_matrix_outer_loop_VITIS_LOOP_171_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_3555_p2" SOURCE="matrix_test2/matrix_test.cc:172" URAM="0" VARIABLE="add_ln172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_A_matrix_outer_loop_VITIS_LOOP_171_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_1_fu_3565_p2" SOURCE="matrix_test2/matrix_test.cc:172" URAM="0" VARIABLE="add_ln172_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="load_A_matrix_outer_loop_VITIS_LOOP_171_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_3576_p2" SOURCE="matrix_test2/matrix_test.cc:171" URAM="0" VARIABLE="add_ln171"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dot_product_20ul_20ul_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>48.720</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>12141</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1602" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_3902_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1603" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_4478_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_39_fu_4484_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_2_fu_4520_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1604" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_3_fu_5096_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_40_fu_5102_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_4_fu_5138_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1605" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_5_fu_5714_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_41_fu_5720_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_6_fu_5756_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1606" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_7_fu_6332_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_42_fu_6338_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_8_fu_6374_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1607" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_9_fu_6950_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_43_fu_6956_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_10_fu_6992_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1608" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_11_fu_7568_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_44_fu_7574_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_12_fu_7610_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1609" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_13_fu_8186_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_45_fu_8192_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_14_fu_8228_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1610" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_15_fu_8804_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_46_fu_8810_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_16_fu_8846_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1611" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_17_fu_9422_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_47_fu_9428_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_18_fu_9464_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1612" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_19_fu_10040_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_48_fu_10046_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_20_fu_10082_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1613" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_21_fu_10658_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_49_fu_10664_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_22_fu_10700_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1614" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_23_fu_11276_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_50_fu_11282_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_24_fu_11318_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1615" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_25_fu_11894_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_51_fu_11900_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_26_fu_11936_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1616" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_27_fu_12512_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_52_fu_12518_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_28_fu_12554_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1617" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_29_fu_13130_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_53_fu_13136_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_30_fu_13172_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1618" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_31_fu_13748_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_54_fu_13754_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_32_fu_13790_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1619" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_33_fu_14366_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_55_fu_14372_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_34_fu_14408_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1620" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_35_fu_14984_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_56_fu_14990_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_36_fu_15026_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U1621" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="mul_ln44_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_37_fu_15602_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_57_fu_15608_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_38_fu_15644_p2" SOURCE="matrix_test2/matrix_test.cc:44" URAM="0" VARIABLE="add_ln44_38"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.255</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>255.50</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>2.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_dot_product_20ul_20ul_s_fu_3358</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>182</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12268</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_6625_p2" SOURCE="matrix_test2/matrix_test.cc:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc5</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.247</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>255.50</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>2.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_dot_product_20ul_20ul_s_fu_3358</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>183</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12269</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_6634_p2" SOURCE="matrix_test2/matrix_test.cc:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc6</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.247</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>255.50</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>2.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_dot_product_20ul_20ul_s_fu_3356</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>183</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12268</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_6628_p2" SOURCE="matrix_test2/matrix_test.cc:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc7</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.239</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>255.50</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>2.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_dot_product_20ul_20ul_s_fu_3358</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>184</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12271</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_6634_p2" SOURCE="matrix_test2/matrix_test.cc:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc8</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.239</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>255.50</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>2.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_dot_product_20ul_20ul_s_fu_3356</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>184</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12270</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_6628_p2" SOURCE="matrix_test2/matrix_test.cc:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc9</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.239</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>255.50</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>2.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_dot_product_20ul_20ul_s_fu_3356</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>184</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12270</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_6628_p2" SOURCE="matrix_test2/matrix_test.cc:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc10</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.247</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>255.50</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>2.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_dot_product_20ul_20ul_s_fu_3356</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>183</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12268</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_6632_p2" SOURCE="matrix_test2/matrix_test.cc:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc11</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.231</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>255.50</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>2.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_dot_product_20ul_20ul_s_fu_3358</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>185</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12273</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_6634_p2" SOURCE="matrix_test2/matrix_test.cc:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc12</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.231</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>255.50</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>2.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_dot_product_20ul_20ul_s_fu_3356</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>185</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12272</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_6624_p2" SOURCE="matrix_test2/matrix_test.cc:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_top_40ul_80ul_20ul_20ul_10ul_Loop_OUTTER_LOOP_1_proc13</Name>
            <Loops>
                <OUTTER_LOOP_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.231</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.500 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTTER_LOOP_1>
                        <Name>OUTTER_LOOP_1</Name>
                        <Slack>255.50</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>2.800 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>tmp_dot_product_20ul_20ul_s_fu_3356</Instance>
                        </InstanceList>
                    </OUTTER_LOOP_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>185</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12272</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTTER_LOOP_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln69_fu_6624_p2" SOURCE="matrix_test2/matrix_test.cc:69" URAM="0" VARIABLE="add_ln69"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>matrix_top_40ul_80ul_20ul_20ul_10ul_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.682</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.500 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.500 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>11</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>11</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>400</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>23</UTIL_DSP>
                    <FF>1848</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>122839</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>53</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>LSTM_20ul_20ul_10ul_Block_entry128229_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.682</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>13</Average-caseLatency>
                    <Worst-caseLatency>13</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.550 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.550 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.550 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>400</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>23</UTIL_DSP>
                    <FF>3616</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>123600</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>53</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_97_1</Name>
            <Loops>
                <VITIS_LOOP_97_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>3.609</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>82</Best-caseLatency>
                    <Average-caseLatency>82</Average-caseLatency>
                    <Worst-caseLatency>82</Worst-caseLatency>
                    <Best-caseRealTimeLatency>28.700 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>28.700 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.700 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>82</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_97_1>
                        <Name>VITIS_LOOP_97_1</Name>
                        <Slack>255.50</Slack>
                        <TripCount>80</TripCount>
                        <Latency>80</Latency>
                        <AbsoluteTimeLatency>28.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_97_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1792</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2606</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_2967_p2" SOURCE="matrix_test2/matrix_test.cc:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_2_fu_3220_p2" SOURCE="matrix_test2/matrix_test.cc:98" URAM="0" VARIABLE="add_ln98_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_fu_3656_p2" SOURCE="matrix_test2/matrix_test.cc:98" URAM="0" VARIABLE="add_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln98_1_fu_4068_p2" SOURCE="matrix_test2/matrix_test.cc:98" URAM="0" VARIABLE="add_ln98_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_97_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_1_fu_4490_p2" SOURCE="matrix_test2/matrix_test.cc:97" URAM="0" VARIABLE="add_ln97_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>sigm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>18.514</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>1106</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln7_fu_135_p2" SOURCE="matrix_test2/matrix_test.cc:7" URAM="0" VARIABLE="sub_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_145_p2" SOURCE="matrix_test2/matrix_test.cc:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln7_3_fu_171_p2" SOURCE="matrix_test2/matrix_test.cc:7" URAM="0" VARIABLE="sub_ln7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_1_fu_219_p2" SOURCE="matrix_test2/matrix_test.cc:7" URAM="0" VARIABLE="add_ln7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_2_fu_263_p2" SOURCE="matrix_test2/matrix_test.cc:7" URAM="0" VARIABLE="add_ln7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln7_1_fu_279_p2" SOURCE="matrix_test2/matrix_test.cc:7" URAM="0" VARIABLE="sub_ln7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_3_fu_307_p2" SOURCE="matrix_test2/matrix_test.cc:7" URAM="0" VARIABLE="add_ln7_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc_Pipeline_VITIS_LOOP_101_2</Name>
            <Loops>
                <VITIS_LOOP_101_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>21.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23</Best-caseLatency>
                    <Average-caseLatency>23</Average-caseLatency>
                    <Worst-caseLatency>23</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_101_2>
                        <Name>VITIS_LOOP_101_2</Name>
                        <Slack>255.50</Slack>
                        <TripCount>20</TripCount>
                        <Latency>21</Latency>
                        <AbsoluteTimeLatency>7.350 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_sigm_fu_4128</Instance>
                            <Instance>grp_sigm_fu_4133</Instance>
                            <Instance>grp_sigm_fu_4138</Instance>
                        </InstanceList>
                    </VITIS_LOOP_101_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1869</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5526</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_fu_4649_p2" SOURCE="matrix_test2/matrix_test.cc:101" URAM="0" VARIABLE="add_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_101_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_22ns_22ns_44_1_1_U23294" SOURCE="matrix_test2/matrix_test.cc:107" URAM="0" VARIABLE="mul_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_5764_p2" SOURCE="matrix_test2/matrix_test.cc:107" URAM="0" VARIABLE="add_ln107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_2_fu_5770_p2" SOURCE="matrix_test2/matrix_test.cc:107" URAM="0" VARIABLE="add_ln107_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_101_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_1_fu_5806_p2" SOURCE="matrix_test2/matrix_test.cc:107" URAM="0" VARIABLE="add_ln107_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="c_t_U" SOURCE="" URAM="0" VARIABLE="c_t"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>LSTM_20ul_20ul_10ul_Loop_VITIS_LOOP_97_1_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>21.241</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>109</Best-caseLatency>
                    <Average-caseLatency>109</Average-caseLatency>
                    <Worst-caseLatency>109</Worst-caseLatency>
                    <Best-caseRealTimeLatency>38.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>38.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>38.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>109</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5429</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>8894</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>LSTM_20ul_20ul_10ul_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.682</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>123</Best-caseLatency>
                    <Average-caseLatency>123</Average-caseLatency>
                    <Worst-caseLatency>123</Worst-caseLatency>
                    <Best-caseRealTimeLatency>43.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>43.050 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>43.050 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>110</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>110</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>402</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>23</UTIL_DSP>
                    <FF>25045</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>145300</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>63</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5817_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5817"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5818_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5818"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5819_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5819"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5820_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5820"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5821_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5821"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5822_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5822"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5823_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5823"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5824_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5824"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5825_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5825"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5826_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5826"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5827_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5827"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5828_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5828"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5829_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5829"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5830_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5830"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5831_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5831"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5832_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5832"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5833_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5833"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5834_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5834"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5835_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5835"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5836_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5836"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5837_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5837"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5838_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5838"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5839_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5839"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5840_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5840"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5841_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5841"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5842_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5842"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5843_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5843"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5844_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5844"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5845_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5845"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5846_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5846"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5847_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5847"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5848_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5848"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5849_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5849"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5850_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5850"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5851_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5851"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5852_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5852"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5853_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5853"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5854_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5854"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5855_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5855"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5856_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5856"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5857_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5857"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5858_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5858"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5859_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5859"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5860_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5860"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5861_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5861"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5862_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5862"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5863_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5863"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5864_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5864"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_biases_3_load_loc_cha_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_biases_3_load_loc_cha"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_biases_2_load_loc_cha_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_biases_2_load_loc_cha"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_biases_1_load_loc_cha_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_biases_1_load_loc_cha"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_biases_load_loc_chann_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_biases_load_loc_chann"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5865_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5865"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5866_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5866"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5867_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5867"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5868_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5868"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5869_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5869"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5870_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5870"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5871_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5871"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5872_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5872"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5873_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5873"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5874_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5874"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5875_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5875"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5876_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5876"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5877_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5877"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5878_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5878"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5879_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5879"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5880_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5880"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5881_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5881"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5882_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5882"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5883_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5883"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5884_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5884"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5885_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5886_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5886"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5887_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5887"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5888_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5888"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5889_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5889"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5890_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5890"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5891_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5891"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5892_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5892"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5893_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5893"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5894_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5894"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5895_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5895"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5896_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5896"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5897_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5897"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5898_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5898"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5899_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5899"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5900_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5900"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5901_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5901"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5902_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5902"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5903_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5903"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5904_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5904"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5905_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5905"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5906_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5906"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5907_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5907"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5908_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5908"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5909_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5909"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5910_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5910"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5911_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5911"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5912_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5912"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5913_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5913"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5914_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5914"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5915_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5915"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5916_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_5916"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_100_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_101_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_102_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_103_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_104_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_105_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_106_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_107_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_108_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_109_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_110_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_111_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_112_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_113_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_114_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_115_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_116_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_117_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_118_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_119_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_120_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_121_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_122_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_123_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_124_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_125_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_126_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_127_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_128_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_129_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_130_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_131_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_132_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_133_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_134_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_135_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_136_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_137_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_138_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_139_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_140_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_141_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_142_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_143_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_144_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_145_U" SOURCE="" URAM="0" VARIABLE="p_ZZ11network_topP9ap_ufixedILi22ELi5EL9ap_q_mode0EL9ap_o_mode0ELi0EES3_S3_6ap_in_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_in_out_tmp_cha_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_in_out_tmp_cha"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_1_in_out_tmp_c_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_1_in_out_tmp_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_2_in_out_tmp_c_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_2_in_out_tmp_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_3_in_out_tmp_c_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_3_in_out_tmp_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_4_in_out_tmp_c_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_4_in_out_tmp_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_5_in_out_tmp_c_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_5_in_out_tmp_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_6_in_out_tmp_c_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_6_in_out_tmp_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_7_in_out_tmp_c_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_7_in_out_tmp_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_8_in_out_tmp_c_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_8_in_out_tmp_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_9_in_out_tmp_c_U" SOURCE="" URAM="0" VARIABLE="network_top_ap_ufixed_ap_ufixed_ap_ufixed_ap_int_ap_int_output_9_in_out_tmp_c"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>network_top</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>350.00</TargetClockPeriod>
                    <ClockUncertainty>94.50</ClockUncertainty>
                    <EstimatedClockPeriod>50.682</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>1706</Average-caseLatency>
                    <Worst-caseLatency>3408</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.050 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.597 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.193 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 3409</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>402</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>23</UTIL_DSP>
                    <FF>66097</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>14</UTIL_FF>
                    <LUT>147437</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>63</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export flow="syn" vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="params" index="0" direction="in" srcType="ap_ufixed&lt;22, 5, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="params_address0" name="params_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="params_ce0" name="params_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="params_q0" name="params_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="params_address1" name="params_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="params_ce1" name="params_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="params_q1" name="params_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inp" index="1" direction="in" srcType="ap_ufixed&lt;22, 5, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="inp_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="inp_PORTB" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="2" direction="out" srcType="ap_ufixed&lt;22, 5, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="out_r_PORTA" name="" usage="data" direction="out"/>
                <hwRef type="interface" interface="out_r_PORTB" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="init_params" index="3" direction="in" srcType="ap_int&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="init_params" name="init_params" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="store_result" index="4" direction="in" srcType="ap_int&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="store_result" name="store_result" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="params_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="params_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>params_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="params"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="params_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="22">
            <portMaps>
                <portMap portMapName="params_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>params_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="params"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="params_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="params_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>params_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="params"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="params_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="22">
            <portMaps>
                <portMap portMapName="params_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>params_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="params"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inp_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inp_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inp_Addr_A">ADDR</portMap>
                <portMap portMapName="inp_EN_A">EN</portMap>
                <portMap portMapName="inp_WEN_A">WE</portMap>
                <portMap portMapName="inp_Din_A">DIN</portMap>
                <portMap portMapName="inp_Dout_A">DOUT</portMap>
                <portMap portMapName="inp_Clk_A">CLK</portMap>
                <portMap portMapName="inp_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>inp_Addr_A</port>
                <port>inp_Clk_A</port>
                <port>inp_Din_A</port>
                <port>inp_Dout_A</port>
                <port>inp_EN_A</port>
                <port>inp_Rst_A</port>
                <port>inp_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inp_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="inp_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="inp_Addr_B">ADDR</portMap>
                <portMap portMapName="inp_EN_B">EN</portMap>
                <portMap portMapName="inp_WEN_B">WE</portMap>
                <portMap portMapName="inp_Din_B">DIN</portMap>
                <portMap portMapName="inp_Dout_B">DOUT</portMap>
                <portMap portMapName="inp_Clk_B">CLK</portMap>
                <portMap portMapName="inp_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>inp_Addr_B</port>
                <port>inp_Clk_B</port>
                <port>inp_Din_B</port>
                <port>inp_Dout_B</port>
                <port>inp_EN_B</port>
                <port>inp_Rst_B</port>
                <port>inp_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="inp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="out_r_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_r_Addr_A">ADDR</portMap>
                <portMap portMapName="out_r_EN_A">EN</portMap>
                <portMap portMapName="out_r_WEN_A">WE</portMap>
                <portMap portMapName="out_r_Din_A">DIN</portMap>
                <portMap portMapName="out_r_Dout_A">DOUT</portMap>
                <portMap portMapName="out_r_Clk_A">CLK</portMap>
                <portMap portMapName="out_r_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>out_r_Addr_A</port>
                <port>out_r_Clk_A</port>
                <port>out_r_Din_A</port>
                <port>out_r_Dout_A</port>
                <port>out_r_EN_A</port>
                <port>out_r_Rst_A</port>
                <port>out_r_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="out_r_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="out_r_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="out_r_Addr_B">ADDR</portMap>
                <portMap portMapName="out_r_EN_B">EN</portMap>
                <portMap portMapName="out_r_WEN_B">WE</portMap>
                <portMap portMapName="out_r_Din_B">DIN</portMap>
                <portMap portMapName="out_r_Dout_B">DOUT</portMap>
                <portMap portMapName="out_r_Clk_B">CLK</portMap>
                <portMap portMapName="out_r_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>out_r_Addr_B</port>
                <port>out_r_Clk_B</port>
                <port>out_r_Din_B</port>
                <port>out_r_Dout_B</port>
                <port>out_r_EN_B</port>
                <port>out_r_Rst_B</port>
                <port>out_r_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="init_params" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="init_params">DATA</portMap>
            </portMaps>
            <ports>
                <port>init_params</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="init_params"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="store_result" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="store_result">DATA</portMap>
            </portMaps>
            <ports>
                <port>store_result</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="store_result"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="params_address0">out, 12</column>
                    <column name="params_address1">out, 12</column>
                    <column name="params_q0">in, 22</column>
                    <column name="params_q1">in, 22</column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="inp_PORTA">32, 32</column>
                    <column name="inp_PORTB">32, 32</column>
                    <column name="out_r_PORTA">32, 32</column>
                    <column name="out_r_PORTB">32, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="init_params">ap_none, in, 32</column>
                    <column name="store_result">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="params">in, ap_ufixed&lt;22 5 AP_RND AP_SAT 0&gt;*</column>
                    <column name="inp">in, ap_ufixed&lt;22 5 AP_RND AP_SAT 0&gt;*</column>
                    <column name="out">out, ap_ufixed&lt;22 5 AP_RND AP_SAT 0&gt;*</column>
                    <column name="init_params">in, ap_int&lt;32&gt;</column>
                    <column name="store_result">in, ap_int&lt;32&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="params">params_address0, port, offset</column>
                    <column name="params">params_ce0, port, </column>
                    <column name="params">params_q0, port, </column>
                    <column name="params">params_address1, port, offset</column>
                    <column name="params">params_ce1, port, </column>
                    <column name="params">params_q1, port, </column>
                    <column name="inp">inp_PORTA, interface, </column>
                    <column name="inp">inp_PORTB, interface, </column>
                    <column name="out">out_r_PORTA, interface, </column>
                    <column name="out">out_r_PORTB, interface, </column>
                    <column name="init_params">init_params, port, </column>
                    <column name="store_result">store_result, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="matrix_test2/matrix_test.cc:38" status="valid" parentFunction="dot_product" variable="A" isDirective="0" options="dim=1 type=complete variable=A"/>
        <Pragma type="unroll" location="matrix_test2/matrix_test.cc:42" status="valid" parentFunction="dot_product" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="matrix_test2/matrix_test.cc:55" status="warning" parentFunction="matrix_top" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="matrix_test2/matrix_test.cc:56" status="valid" parentFunction="matrix_top" variable="A_t" isDirective="0" options="dim=1 type=complete variable=A_t"/>
        <Pragma type="array_partition" location="matrix_test2/matrix_test.cc:57" status="valid" parentFunction="matrix_top" variable="A_t" isDirective="0" options="dim=2 type=complete variable=A_t"/>
        <Pragma type="array_partition" location="matrix_test2/matrix_test.cc:58" status="valid" parentFunction="matrix_top" variable="C_t" isDirective="0" options="dim=1 type=complete variable=C_t"/>
        <Pragma type="unroll" location="matrix_test2/matrix_test.cc:62" status="valid" parentFunction="matrix_top" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="matrix_test2/matrix_test.cc:94" status="warning" parentFunction="lstm" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="interface" location="matrix_test2/matrix_test.cc:137" status="invalid" parentFunction="network_top" variable="params" isDirective="0" options="mode=bram port=params storage_impl=bram storage_type=rom_1p">
            <Msg msg_id="207-5558" msg_severity="WARNING" msg_body="unexpected pragma parameter 'storage_impl'"/>
        </Pragma>
        <Pragma type="interface" location="matrix_test2/matrix_test.cc:138" status="valid" parentFunction="network_top" variable="out" isDirective="0" options="mode=bram port=out"/>
        <Pragma type="interface" location="matrix_test2/matrix_test.cc:139" status="valid" parentFunction="network_top" variable="inp" isDirective="0" options="mode=bram port=inp"/>
        <Pragma type="array_partition" location="matrix_test2/matrix_test.cc:143" status="valid" parentFunction="network_top" variable="weights" isDirective="0" options="dim=2 type=complete variable=weights"/>
        <Pragma type="array_partition" location="matrix_test2/matrix_test.cc:144" status="valid" parentFunction="network_top" variable="weights" isDirective="0" options="dim=1 type=complete variable=weights"/>
        <Pragma type="array_partition" location="matrix_test2/matrix_test.cc:147" status="valid" parentFunction="network_top" variable="biases" isDirective="0" options="dim=2 type=complete variable=biases"/>
        <Pragma type="array_partition" location="matrix_test2/matrix_test.cc:148" status="valid" parentFunction="network_top" variable="biases" isDirective="0" options="dim=1 type=complete variable=biases"/>
        <Pragma type="array_partition" location="matrix_test2/matrix_test.cc:151" status="valid" parentFunction="network_top" variable="hidden_state" isDirective="0" options="dim=1 type=complete variable=hidden_state"/>
        <Pragma type="array_partition" location="matrix_test2/matrix_test.cc:154" status="valid" parentFunction="network_top" variable="inp_internal" isDirective="0" options="dim=1 type=complete variable=inp_internal"/>
        <Pragma type="unroll" location="matrix_test2/matrix_test.cc:176" status="valid" parentFunction="network_top" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="matrix_test2/matrix_test.cc:182" status="valid" parentFunction="network_top" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="matrix_test2/matrix_test.cc:193" status="valid" parentFunction="network_top" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

