

================================================================
== Vitis HLS Report for 'conv2_Pipeline_OUT_ROW_COL'
================================================================
* Date:           Thu Nov  2 23:33:06 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.431 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   195844|   195844|  1.958 ms|  1.958 ms|  195844|  195844|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- OUT_ROW_COL  |   195842|   195842|         4|          1|          1|  195840|       yes|
        +---------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    494|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    110|    -|
|Register         |        -|    -|     125|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     125|    624|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------------+---------+----+---+----+-----+
    |         Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_18s_49_1_1_U199  |mul_32s_18s_49_1_1  |        0|   2|  0|  20|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+
    |Total                    |                    |        0|   2|  0|  20|    0|
    +-------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln40_1_fu_235_p2     |         +|   0|  0|  25|          18|           1|
    |add_ln40_fu_347_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln41_1_fu_291_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln41_fu_384_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln43_1_fu_277_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln43_fu_542_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln44_fu_668_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln46_1_fu_582_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln46_2_fu_610_p2     |         +|   0|  0|  14|           7|           7|
    |add_ln46_3_fu_646_p2     |         +|   0|  0|  16|          16|          16|
    |add_ln46_4_fu_657_p2     |         +|   0|  0|  17|          12|          12|
    |add_ln46_fu_701_p2       |         +|   0|  0|  56|          49|          49|
    |sub_ln46_1_fu_485_p2     |         -|   0|  0|  17|          10|          10|
    |sub_ln46_2_fu_604_p2     |         -|   0|  0|  16|          16|          16|
    |sub_ln46_3_fu_632_p2     |         -|   0|  0|  17|          12|          12|
    |sub_ln46_fu_448_p2       |         -|   0|  0|  13|           6|           6|
    |and_ln40_1_fu_265_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln40_fu_531_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln41_fu_536_p2       |       and|   0|  0|   2|           1|           1|
    |ap_condition_587         |       and|   0|  0|   2|           1|           1|
    |ap_condition_589         |       and|   0|  0|   2|           1|           1|
    |ap_condition_594         |       and|   0|  0|   2|           1|           1|
    |icmp_ln40_fu_229_p2      |      icmp|   0|  0|  25|          18|          18|
    |icmp_ln41_fu_247_p2      |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln43_fu_259_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln44_fu_458_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln41_1_fu_526_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln41_fu_271_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln43_1_fu_553_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_548_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln40_7_fu_360_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln40_8_fu_507_p3  |    select|   0|  0|  17|           1|          18|
    |select_ln40_fu_353_p3    |    select|   0|  0|   7|           1|           1|
    |select_ln41_1_fu_390_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln41_2_fu_514_p3  |    select|   0|  0|  17|           1|          18|
    |select_ln41_3_fu_297_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln41_fu_464_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln43_1_fu_566_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln43_2_fu_283_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln43_fu_558_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln40_fu_253_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln41_fu_521_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 494|         280|         261|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |c_fu_100                 |   9|          2|    8|         16|
    |i_fu_112                 |   9|          2|    7|         14|
    |indvar_flatten31_fu_108  |   9|          2|   10|         20|
    |indvar_flatten48_fu_116  |   9|          2|   17|         34|
    |indvar_flatten91_fu_124  |   9|          2|   18|         36|
    |o_fu_120                 |   9|          2|    3|          6|
    |r_fu_104                 |   9|          2|    2|          4|
    |weight_buffer_address0   |  20|          4|    8|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 110|         24|   76|        168|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln40_1_reg_790                |   1|   0|    1|          0|
    |and_ln40_1_reg_790_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |c_fu_100                          |   8|   0|    8|          0|
    |i_fu_112                          |   7|   0|    7|          0|
    |icmp_ln40_reg_767                 |   1|   0|    1|          0|
    |icmp_ln40_reg_767_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln41_reg_771                 |   1|   0|    1|          0|
    |icmp_ln41_reg_771_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln43_reg_785                 |   1|   0|    1|          0|
    |icmp_ln43_reg_785_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten31_fu_108           |  10|   0|   10|          0|
    |indvar_flatten48_fu_116           |  17|   0|   17|          0|
    |indvar_flatten91_fu_124           |  18|   0|   18|          0|
    |o_fu_120                          |   3|   0|    3|          0|
    |or_ln41_reg_797                   |   1|   0|    1|          0|
    |or_ln41_reg_797_pp0_iter2_reg     |   1|   0|    1|          0|
    |output_fm_buffer_addr_reg_839     |  12|   0|   12|          0|
    |r_fu_104                          |   2|   0|    2|          0|
    |select_ln40_7_reg_807             |   3|   0|    3|          0|
    |select_ln41_1_reg_818             |   7|   0|    7|          0|
    |select_ln41_2_reg_829             |  18|   0|   18|          0|
    |xor_ln40_reg_780                  |   1|   0|    1|          0|
    |xor_ln40_reg_780_pp0_iter2_reg    |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 125|   0|  125|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  conv2_Pipeline_OUT_ROW_COL|  return value|
|weight_buffer_address0     |  out|    8|   ap_memory|               weight_buffer|         array|
|weight_buffer_ce0          |  out|    1|   ap_memory|               weight_buffer|         array|
|weight_buffer_q0           |   in|   32|   ap_memory|               weight_buffer|         array|
|input_fm_buffer_address0   |  out|   16|   ap_memory|             input_fm_buffer|         array|
|input_fm_buffer_ce0        |  out|    1|   ap_memory|             input_fm_buffer|         array|
|input_fm_buffer_q0         |   in|   32|   ap_memory|             input_fm_buffer|         array|
|output_fm_buffer_address0  |  out|   12|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_ce0       |  out|    1|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_we0       |  out|    1|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_d0        |  out|   32|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_address1  |  out|   12|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_ce1       |  out|    1|   ap_memory|            output_fm_buffer|         array|
|output_fm_buffer_q1        |   in|   32|   ap_memory|            output_fm_buffer|         array|
+---------------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 7 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 8 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten31 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 12 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten91 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i32 %weight_buffer"   --->   Operation 14 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %input_fm_buffer, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten91"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %o"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten48"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten31"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %r"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %c"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body100"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten91_load = load i18 %indvar_flatten91" [src/conv2.cpp:40]   --->   Operation 24 'load' 'indvar_flatten91_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.87ns)   --->   "%icmp_ln40 = icmp_eq  i18 %indvar_flatten91_load, i18 195840" [src/conv2.cpp:40]   --->   Operation 25 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.87ns)   --->   "%add_ln40_1 = add i18 %indvar_flatten91_load, i18 1" [src/conv2.cpp:40]   --->   Operation 26 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc123, void %BH.i18.preheader.exitStub" [src/conv2.cpp:40]   --->   Operation 27 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten31_load = load i10 %indvar_flatten31" [src/conv2.cpp:43]   --->   Operation 28 'load' 'indvar_flatten31_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i17 %indvar_flatten48" [src/conv2.cpp:41]   --->   Operation 29 'load' 'indvar_flatten48_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.86ns)   --->   "%icmp_ln41 = icmp_eq  i17 %indvar_flatten48_load, i17 48960" [src/conv2.cpp:41]   --->   Operation 30 'icmp' 'icmp_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.28ns)   --->   "%xor_ln40 = xor i1 %icmp_ln41, i1 1" [src/conv2.cpp:40]   --->   Operation 31 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.78ns)   --->   "%icmp_ln43 = icmp_eq  i10 %indvar_flatten31_load, i10 765" [src/conv2.cpp:43]   --->   Operation 32 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.28ns)   --->   "%and_ln40_1 = and i1 %icmp_ln43, i1 %xor_ln40" [src/conv2.cpp:40]   --->   Operation 33 'and' 'and_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.28ns)   --->   "%or_ln41 = or i1 %and_ln40_1, i1 %icmp_ln41" [src/conv2.cpp:41]   --->   Operation 34 'or' 'or_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.78ns)   --->   "%add_ln43_1 = add i10 %indvar_flatten31_load, i10 1" [src/conv2.cpp:43]   --->   Operation 35 'add' 'add_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.40ns)   --->   "%select_ln43_2 = select i1 %or_ln41, i10 1, i10 %add_ln43_1" [src/conv2.cpp:43]   --->   Operation 36 'select' 'select_ln43_2' <Predicate = (!icmp_ln40)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.86ns)   --->   "%add_ln41_1 = add i17 %indvar_flatten48_load, i17 1" [src/conv2.cpp:41]   --->   Operation 37 'add' 'add_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.35ns)   --->   "%select_ln41_3 = select i1 %icmp_ln41, i17 1, i17 %add_ln41_1" [src/conv2.cpp:41]   --->   Operation 38 'select' 'select_ln41_3' <Predicate = (!icmp_ln40)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln44 = store i18 %add_ln40_1, i18 %indvar_flatten91" [src/conv2.cpp:44]   --->   Operation 39 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln44 = store i17 %select_ln41_3, i17 %indvar_flatten48" [src/conv2.cpp:44]   --->   Operation 40 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln44 = store i10 %select_ln43_2, i10 %indvar_flatten31" [src/conv2.cpp:44]   --->   Operation 41 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.37>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i"   --->   Operation 42 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%o_1 = load i3 %o"   --->   Operation 43 'load' 'o_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_1"   --->   Operation 44 'trunc' 'empty' <Predicate = (!icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_204 = trunc i3 %o_1"   --->   Operation 45 'trunc' 'empty_204' <Predicate = (!icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty_204, i6 %empty"   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast18 = zext i8 %tmp_s"   --->   Operation 47 'zext' 'p_cast18' <Predicate = (!icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%weight_buffer_addr = getelementptr i32 %weight_buffer, i64 0, i64 %p_cast18"   --->   Operation 48 'getelementptr' 'weight_buffer_addr' <Predicate = (!icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr"   --->   Operation 49 'load' 'weight_buffer_load' <Predicate = (!icmp_ln40 & !icmp_ln43 & !icmp_ln41 & !and_ln40_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 50 [1/1] (0.67ns)   --->   "%add_ln40 = add i3 %o_1, i3 1" [src/conv2.cpp:40]   --->   Operation 50 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.36ns)   --->   "%select_ln40 = select i1 %icmp_ln41, i7 0, i7 %i_1" [src/conv2.cpp:40]   --->   Operation 51 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.20ns)   --->   "%select_ln40_7 = select i1 %icmp_ln41, i3 %add_ln40, i3 %o_1" [src/conv2.cpp:40]   --->   Operation 52 'select' 'select_ln40_7' <Predicate = (!icmp_ln40)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%empty_205 = trunc i3 %add_ln40" [src/conv2.cpp:40]   --->   Operation 53 'trunc' 'empty_205' <Predicate = (!icmp_ln40 & icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty_205, i6 0" [src/conv2.cpp:40]   --->   Operation 54 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln40 & icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%p_cast18_mid173 = zext i8 %p_mid" [src/conv2.cpp:40]   --->   Operation 55 'zext' 'p_cast18_mid173' <Predicate = (!icmp_ln40 & icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%weight_buffer_addr_1 = getelementptr i32 %weight_buffer, i64 0, i64 %p_cast18_mid173" [src/conv2.cpp:40]   --->   Operation 56 'getelementptr' 'weight_buffer_addr_1' <Predicate = (!icmp_ln40 & icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 57 [2/2] (1.23ns)   --->   "%weight_buffer_load_1 = load i8 %weight_buffer_addr_1" [src/conv2.cpp:40]   --->   Operation 57 'load' 'weight_buffer_load_1' <Predicate = (!icmp_ln40 & icmp_ln41 & !and_ln40_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 58 [1/1] (0.77ns)   --->   "%add_ln41 = add i7 %select_ln40, i7 1" [src/conv2.cpp:41]   --->   Operation 58 'add' 'add_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.36ns)   --->   "%select_ln41_1 = select i1 %and_ln40_1, i7 %add_ln41, i7 %select_ln40" [src/conv2.cpp:41]   --->   Operation 59 'select' 'select_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_206 = trunc i7 %add_ln41" [src/conv2.cpp:41]   --->   Operation 60 'trunc' 'empty_206' <Predicate = (!icmp_ln40 & and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%empty_207 = trunc i3 %select_ln40_7" [src/conv2.cpp:40]   --->   Operation 61 'trunc' 'empty_207' <Predicate = (!icmp_ln40 & and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %empty_207, i6 %empty_206" [src/conv2.cpp:40]   --->   Operation 62 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln40 & and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast18_mid1 = zext i8 %p_mid1" [src/conv2.cpp:40]   --->   Operation 63 'zext' 'p_cast18_mid1' <Predicate = (!icmp_ln40 & and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%weight_buffer_addr_2 = getelementptr i32 %weight_buffer, i64 0, i64 %p_cast18_mid1" [src/conv2.cpp:40]   --->   Operation 64 'getelementptr' 'weight_buffer_addr_2' <Predicate = (!icmp_ln40 & and_ln40_1)> <Delay = 0.00>
ST_3 : Operation 65 [2/2] (1.23ns)   --->   "%weight_buffer_load_2 = load i8 %weight_buffer_addr_2" [src/conv2.cpp:40]   --->   Operation 65 'load' 'weight_buffer_load_2' <Predicate = (!icmp_ln40 & icmp_ln43 & !icmp_ln41 & and_ln40_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln44 = store i3 %select_ln40_7, i3 %o" [src/conv2.cpp:44]   --->   Operation 66 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_3 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln44 = store i7 %select_ln41_1, i7 %i" [src/conv2.cpp:44]   --->   Operation 67 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 4.11>
ST_4 : Operation 68 [1/2] (1.23ns)   --->   "%weight_buffer_load = load i8 %weight_buffer_addr"   --->   Operation 68 'load' 'weight_buffer_load' <Predicate = (!icmp_ln40 & !icmp_ln43 & !icmp_ln41 & !and_ln40_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 69 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%c_load = load i8 %c" [src/conv2.cpp:43]   --->   Operation 70 'load' 'c_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%r_load = load i2 %r" [src/conv2.cpp:41]   --->   Operation 71 'load' 'r_load' <Predicate = (!icmp_ln40 & !or_ln41)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i3 %select_ln40_7" [src/conv2.cpp:46]   --->   Operation 72 'zext' 'zext_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_124 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %select_ln40_7, i2 0" [src/conv2.cpp:46]   --->   Operation 73 'bitconcatenate' 'tmp_124' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i5 %tmp_124" [src/conv2.cpp:46]   --->   Operation 74 'zext' 'zext_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.78ns)   --->   "%sub_ln46 = sub i6 %zext_ln46_1, i6 %zext_ln46" [src/conv2.cpp:46]   --->   Operation 75 'sub' 'sub_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i6 %sub_ln46" [src/conv2.cpp:40]   --->   Operation 76 'sext' 'sext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 77 [1/2] (1.23ns)   --->   "%weight_buffer_load_1 = load i8 %weight_buffer_addr_1" [src/conv2.cpp:40]   --->   Operation 77 'load' 'weight_buffer_load_1' <Predicate = (!icmp_ln40 & icmp_ln41 & !and_ln40_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 78 [1/1] (0.76ns)   --->   "%icmp_ln44 = icmp_eq  i8 %c_load, i8 255" [src/conv2.cpp:44]   --->   Operation 78 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.17ns)   --->   "%select_ln41 = select i1 %or_ln41, i2 0, i2 %r_load" [src/conv2.cpp:41]   --->   Operation 79 'select' 'select_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i7 %select_ln41_1" [src/conv2.cpp:46]   --->   Operation 80 'zext' 'zext_ln46_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %select_ln41_1, i2 0" [src/conv2.cpp:46]   --->   Operation 81 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i9 %p_shl" [src/conv2.cpp:46]   --->   Operation 82 'zext' 'zext_ln46_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.77ns)   --->   "%sub_ln46_1 = sub i10 %zext_ln46_3, i10 %zext_ln46_2" [src/conv2.cpp:46]   --->   Operation 83 'sub' 'sub_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sub_ln46_1_cast = sext i10 %sub_ln46_1" [src/conv2.cpp:46]   --->   Operation 84 'sext' 'sub_ln46_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 85 [1/2] (1.23ns)   --->   "%weight_buffer_load_2 = load i8 %weight_buffer_addr_2" [src/conv2.cpp:40]   --->   Operation 85 'load' 'weight_buffer_load_2' <Predicate = (!icmp_ln40 & icmp_ln43 & !icmp_ln41 & and_ln40_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln41 = trunc i32 %weight_buffer_load_2" [src/conv2.cpp:41]   --->   Operation 86 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln40 & and_ln40_1)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln41_1 = trunc i32 %weight_buffer_load_1" [src/conv2.cpp:41]   --->   Operation 87 'trunc' 'trunc_ln41_1' <Predicate = (!icmp_ln40 & icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%trunc_ln41_2 = trunc i32 %weight_buffer_load" [src/conv2.cpp:41]   --->   Operation 88 'trunc' 'trunc_ln41_2' <Predicate = (!icmp_ln40 & !icmp_ln41 & !and_ln40_1)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln41_2)   --->   "%select_ln40_8 = select i1 %icmp_ln41, i18 %trunc_ln41_1, i18 %trunc_ln41_2" [src/conv2.cpp:40]   --->   Operation 89 'select' 'select_ln40_8' <Predicate = (!icmp_ln40 & !and_ln40_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln41_2 = select i1 %and_ln40_1, i18 %trunc_ln41, i18 %select_ln40_8" [src/conv2.cpp:41]   --->   Operation 90 'select' 'select_ln41_2' <Predicate = (!icmp_ln40)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%xor_ln41 = xor i1 %icmp_ln43, i1 1" [src/conv2.cpp:41]   --->   Operation 91 'xor' 'xor_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%or_ln41_1 = or i1 %icmp_ln41, i1 %xor_ln41" [src/conv2.cpp:41]   --->   Operation 92 'or' 'or_ln41_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%and_ln40 = and i1 %or_ln41_1, i1 %xor_ln40" [src/conv2.cpp:40]   --->   Operation 93 'and' 'and_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln41 = and i1 %and_ln40, i1 %icmp_ln44" [src/conv2.cpp:41]   --->   Operation 94 'and' 'and_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.54ns)   --->   "%add_ln43 = add i2 %select_ln41, i2 1" [src/conv2.cpp:43]   --->   Operation 95 'add' 'add_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%or_ln43 = or i1 %and_ln41, i1 %and_ln40_1" [src/conv2.cpp:43]   --->   Operation 96 'or' 'or_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln43)   --->   "%or_ln43_1 = or i1 %or_ln43, i1 %icmp_ln41" [src/conv2.cpp:43]   --->   Operation 97 'or' 'or_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln43 = select i1 %or_ln43_1, i8 0, i8 %c_load" [src/conv2.cpp:43]   --->   Operation 98 'select' 'select_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.17ns)   --->   "%select_ln43_1 = select i1 %and_ln41, i2 %add_ln43, i2 %select_ln41" [src/conv2.cpp:43]   --->   Operation 99 'select' 'select_ln43_1' <Predicate = (!icmp_ln40)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i2 %select_ln43_1" [src/conv2.cpp:46]   --->   Operation 100 'zext' 'zext_ln46_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i2 %select_ln43_1" [src/conv2.cpp:46]   --->   Operation 101 'zext' 'zext_ln46_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln46_1 = add i11 %sub_ln46_1_cast, i11 %zext_ln46_5" [src/conv2.cpp:46]   --->   Operation 102 'add' 'add_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln46_1 = sext i11 %add_ln46_1" [src/conv2.cpp:46]   --->   Operation 103 'sext' 'sext_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i11 %add_ln46_1" [src/conv2.cpp:46]   --->   Operation 104 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln46, i8 0" [src/conv2.cpp:46]   --->   Operation 105 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln46_2 = sub i16 %p_shl1, i16 %sext_ln46_1" [src/conv2.cpp:46]   --->   Operation 106 'sub' 'sub_ln46_2' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.78ns)   --->   "%add_ln46_2 = add i7 %sext_ln40, i7 %zext_ln46_4" [src/conv2.cpp:46]   --->   Operation 107 'add' 'add_ln46_2' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln46_2 = sext i7 %add_ln46_2" [src/conv2.cpp:46]   --->   Operation 108 'sext' 'sext_ln46_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i7 %add_ln46_2" [src/conv2.cpp:46]   --->   Operation 109 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 %trunc_ln46_1, i8 0" [src/conv2.cpp:46]   --->   Operation 110 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln46_3 = sub i12 %p_shl2, i12 %sext_ln46_2" [src/conv2.cpp:46]   --->   Operation 111 'sub' 'sub_ln46_3' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i8 %select_ln43" [src/conv2.cpp:46]   --->   Operation 112 'zext' 'zext_ln46_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln46_7 = zext i8 %select_ln43" [src/conv2.cpp:46]   --->   Operation 113 'zext' 'zext_ln46_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln46_3 = add i16 %sub_ln46_2, i16 %zext_ln46_7" [src/conv2.cpp:46]   --->   Operation 114 'add' 'add_ln46_3' <Predicate = (!icmp_ln40)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln46_8 = zext i16 %add_ln46_3" [src/conv2.cpp:46]   --->   Operation 115 'zext' 'zext_ln46_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%input_fm_buffer_addr = getelementptr i32 %input_fm_buffer, i64 0, i64 %zext_ln46_8" [src/conv2.cpp:46]   --->   Operation 116 'getelementptr' 'input_fm_buffer_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.86ns) (root node of TernaryAdder)   --->   "%add_ln46_4 = add i12 %sub_ln46_3, i12 %zext_ln46_6" [src/conv2.cpp:46]   --->   Operation 117 'add' 'add_ln46_4' <Predicate = (!icmp_ln40)> <Delay = 0.86> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.43> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln46_9 = zext i12 %add_ln46_4" [src/conv2.cpp:46]   --->   Operation 118 'zext' 'zext_ln46_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%output_fm_buffer_addr = getelementptr i32 %output_fm_buffer, i64 0, i64 %zext_ln46_9" [src/conv2.cpp:46]   --->   Operation 119 'getelementptr' 'output_fm_buffer_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (0.67ns)   --->   "%input_fm_buffer_load = load i16 %input_fm_buffer_addr" [src/conv2.cpp:46]   --->   Operation 120 'load' 'input_fm_buffer_load' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48960> <RAM>
ST_4 : Operation 121 [2/2] (1.23ns)   --->   "%output_fm_buffer_load = load i12 %output_fm_buffer_addr" [src/conv2.cpp:46]   --->   Operation 121 'load' 'output_fm_buffer_load' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>
ST_4 : Operation 122 [1/1] (0.76ns)   --->   "%add_ln44 = add i8 %select_ln43, i8 1" [src/conv2.cpp:44]   --->   Operation 122 'add' 'add_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.42ns)   --->   "%store_ln44 = store i2 %select_ln43_1, i2 %r" [src/conv2.cpp:44]   --->   Operation 123 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_4 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln44 = store i8 %add_ln44, i8 %c" [src/conv2.cpp:44]   --->   Operation 124 'store' 'store_ln44' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 143 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 125 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 195840, i64 195840, i64 195840"   --->   Operation 126 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 127 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str"   --->   Operation 128 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i18 %select_ln41_2" [src/conv2.cpp:41]   --->   Operation 129 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 130 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 131 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 132 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [src/conv2.cpp:44]   --->   Operation 133 'specloopname' 'specloopname_ln44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 134 [1/2] (0.67ns)   --->   "%input_fm_buffer_load = load i16 %input_fm_buffer_addr" [src/conv2.cpp:46]   --->   Operation 134 'load' 'input_fm_buffer_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48960> <RAM>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i32 %input_fm_buffer_load" [src/conv2.cpp:46]   --->   Operation 135 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : [1/1] (1.26ns)   --->   Input mux for Operation 136 '%mul_ln46 = mul i49 %sext_ln46, i49 %sext_ln41'
ST_5 : Operation 136 [1/1] (2.15ns)   --->   "%mul_ln46 = mul i49 %sext_ln46, i49 %sext_ln41" [src/conv2.cpp:46]   --->   Operation 136 'mul' 'mul_ln46' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/2] (1.23ns)   --->   "%output_fm_buffer_load = load i12 %output_fm_buffer_addr" [src/conv2.cpp:46]   --->   Operation 137 'load' 'output_fm_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i32.i17, i32 %output_fm_buffer_load, i17 0" [src/conv2.cpp:46]   --->   Operation 138 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (1.09ns)   --->   "%add_ln46 = add i49 %shl_ln3, i49 %mul_ln46" [src/conv2.cpp:46]   --->   Operation 139 'add' 'add_ln46' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i32 @_ssdm_op_PartSelect.i32.i49.i32.i32, i49 %add_ln46, i32 17, i32 48" [src/conv2.cpp:46]   --->   Operation 140 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %trunc_ln9, i12 %output_fm_buffer_addr" [src/conv2.cpp:46]   --->   Operation 141 'store' 'store_ln46' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3060> <RAM>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln44 = br void %for.body100" [src/conv2.cpp:44]   --->   Operation 142 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_fm_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                          (alloca                ) [ 011110]
r                          (alloca                ) [ 011110]
indvar_flatten31           (alloca                ) [ 011000]
i                          (alloca                ) [ 011100]
indvar_flatten48           (alloca                ) [ 011000]
o                          (alloca                ) [ 011100]
indvar_flatten91           (alloca                ) [ 011000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000]
specmemcore_ln0            (specmemcore           ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
store_ln0                  (store                 ) [ 000000]
br_ln0                     (br                    ) [ 000000]
indvar_flatten91_load      (load                  ) [ 000000]
icmp_ln40                  (icmp                  ) [ 011110]
add_ln40_1                 (add                   ) [ 000000]
br_ln40                    (br                    ) [ 000000]
indvar_flatten31_load      (load                  ) [ 000000]
indvar_flatten48_load      (load                  ) [ 000000]
icmp_ln41                  (icmp                  ) [ 010110]
xor_ln40                   (xor                   ) [ 010110]
icmp_ln43                  (icmp                  ) [ 010110]
and_ln40_1                 (and                   ) [ 010110]
or_ln41                    (or                    ) [ 010110]
add_ln43_1                 (add                   ) [ 000000]
select_ln43_2              (select                ) [ 000000]
add_ln41_1                 (add                   ) [ 000000]
select_ln41_3              (select                ) [ 000000]
store_ln44                 (store                 ) [ 000000]
store_ln44                 (store                 ) [ 000000]
store_ln44                 (store                 ) [ 000000]
i_1                        (load                  ) [ 000000]
o_1                        (load                  ) [ 000000]
empty                      (trunc                 ) [ 000000]
empty_204                  (trunc                 ) [ 000000]
tmp_s                      (bitconcatenate        ) [ 000000]
p_cast18                   (zext                  ) [ 000000]
weight_buffer_addr         (getelementptr         ) [ 010010]
add_ln40                   (add                   ) [ 000000]
select_ln40                (select                ) [ 000000]
select_ln40_7              (select                ) [ 010010]
empty_205                  (trunc                 ) [ 000000]
p_mid                      (bitconcatenate        ) [ 000000]
p_cast18_mid173            (zext                  ) [ 000000]
weight_buffer_addr_1       (getelementptr         ) [ 010010]
add_ln41                   (add                   ) [ 000000]
select_ln41_1              (select                ) [ 010010]
empty_206                  (trunc                 ) [ 000000]
empty_207                  (trunc                 ) [ 000000]
p_mid1                     (bitconcatenate        ) [ 000000]
p_cast18_mid1              (zext                  ) [ 000000]
weight_buffer_addr_2       (getelementptr         ) [ 010010]
store_ln44                 (store                 ) [ 000000]
store_ln44                 (store                 ) [ 000000]
weight_buffer_load         (load                  ) [ 000000]
specpipeline_ln0           (specpipeline          ) [ 000000]
c_load                     (load                  ) [ 000000]
r_load                     (load                  ) [ 000000]
zext_ln46                  (zext                  ) [ 000000]
tmp_124                    (bitconcatenate        ) [ 000000]
zext_ln46_1                (zext                  ) [ 000000]
sub_ln46                   (sub                   ) [ 000000]
sext_ln40                  (sext                  ) [ 000000]
weight_buffer_load_1       (load                  ) [ 000000]
icmp_ln44                  (icmp                  ) [ 000000]
select_ln41                (select                ) [ 000000]
zext_ln46_2                (zext                  ) [ 000000]
p_shl                      (bitconcatenate        ) [ 000000]
zext_ln46_3                (zext                  ) [ 000000]
sub_ln46_1                 (sub                   ) [ 000000]
sub_ln46_1_cast            (sext                  ) [ 000000]
weight_buffer_load_2       (load                  ) [ 000000]
trunc_ln41                 (trunc                 ) [ 000000]
trunc_ln41_1               (trunc                 ) [ 000000]
trunc_ln41_2               (trunc                 ) [ 000000]
select_ln40_8              (select                ) [ 000000]
select_ln41_2              (select                ) [ 010001]
xor_ln41                   (xor                   ) [ 000000]
or_ln41_1                  (or                    ) [ 000000]
and_ln40                   (and                   ) [ 000000]
and_ln41                   (and                   ) [ 000000]
add_ln43                   (add                   ) [ 000000]
or_ln43                    (or                    ) [ 000000]
or_ln43_1                  (or                    ) [ 000000]
select_ln43                (select                ) [ 000000]
select_ln43_1              (select                ) [ 000000]
zext_ln46_4                (zext                  ) [ 000000]
zext_ln46_5                (zext                  ) [ 000000]
add_ln46_1                 (add                   ) [ 000000]
sext_ln46_1                (sext                  ) [ 000000]
trunc_ln46                 (trunc                 ) [ 000000]
p_shl1                     (bitconcatenate        ) [ 000000]
sub_ln46_2                 (sub                   ) [ 000000]
add_ln46_2                 (add                   ) [ 000000]
sext_ln46_2                (sext                  ) [ 000000]
trunc_ln46_1               (trunc                 ) [ 000000]
p_shl2                     (bitconcatenate        ) [ 000000]
sub_ln46_3                 (sub                   ) [ 000000]
zext_ln46_6                (zext                  ) [ 000000]
zext_ln46_7                (zext                  ) [ 000000]
add_ln46_3                 (add                   ) [ 000000]
zext_ln46_8                (zext                  ) [ 000000]
input_fm_buffer_addr       (getelementptr         ) [ 010001]
add_ln46_4                 (add                   ) [ 000000]
zext_ln46_9                (zext                  ) [ 000000]
output_fm_buffer_addr      (getelementptr         ) [ 010001]
add_ln44                   (add                   ) [ 000000]
store_ln44                 (store                 ) [ 000000]
store_ln44                 (store                 ) [ 000000]
specloopname_ln0           (specloopname          ) [ 000000]
speclooptripcount_ln0      (speclooptripcount     ) [ 000000]
specpipeline_ln0           (specpipeline          ) [ 000000]
specloopname_ln0           (specloopname          ) [ 000000]
sext_ln41                  (sext                  ) [ 000000]
specpipeline_ln0           (specpipeline          ) [ 000000]
specloopname_ln0           (specloopname          ) [ 000000]
specpipeline_ln0           (specpipeline          ) [ 000000]
specloopname_ln44          (specloopname          ) [ 000000]
input_fm_buffer_load       (load                  ) [ 000000]
sext_ln46                  (sext                  ) [ 000000]
mul_ln46                   (mul                   ) [ 000000]
output_fm_buffer_load      (load                  ) [ 000000]
shl_ln3                    (bitconcatenate        ) [ 000000]
add_ln46                   (add                   ) [ 000000]
trunc_ln9                  (partselect            ) [ 000000]
store_ln46                 (store                 ) [ 000000]
br_ln44                    (br                    ) [ 000000]
ret_ln0                    (ret                   ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_buffer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_fm_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i4.i8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ROW_COL_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i49.i32.i17"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="c_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="r_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="indvar_flatten31_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten31/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten48_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten48/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="o_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvar_flatten91_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten91/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="weight_buffer_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buffer_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buffer_load/3 weight_buffer_load_1/3 weight_buffer_load_2/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="weight_buffer_addr_1_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buffer_addr_1/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="weight_buffer_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="8" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buffer_addr_2/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="input_fm_buffer_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="16" slack="0"/>
<pin id="161" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_fm_buffer_addr/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="output_fm_buffer_addr_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="12" slack="0"/>
<pin id="168" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_addr/4 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="16" slack="0"/>
<pin id="173" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_fm_buffer_load/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="12" slack="1"/>
<pin id="179" dir="0" index="1" bw="32" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="0"/>
<pin id="182" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="183" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="185" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_load/4 store_ln46/5 "/>
</bind>
</comp>

<comp id="187" class="1004" name="mul_ln46_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="0" index="1" bw="18" slack="0"/>
<pin id="190" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln46/5 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="18" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln0_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="17" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln0_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln0_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="10" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln0_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln0_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="8" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="indvar_flatten91_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="18" slack="1"/>
<pin id="228" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten91_load/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="icmp_ln40_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="18" slack="0"/>
<pin id="231" dir="0" index="1" bw="18" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln40_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="18" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="indvar_flatten31_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="1"/>
<pin id="243" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten31_load/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="indvar_flatten48_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="1"/>
<pin id="246" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten48_load/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln41_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="17" slack="0"/>
<pin id="249" dir="0" index="1" bw="17" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="xor_ln40_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln43_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="10" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="and_ln40_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="or_ln41_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln43_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="select_ln43_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="10" slack="0"/>
<pin id="286" dir="0" index="2" bw="10" slack="0"/>
<pin id="287" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_2/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln41_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="17" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln41_3_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="17" slack="0"/>
<pin id="300" dir="0" index="2" bw="17" slack="0"/>
<pin id="301" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_3/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="store_ln44_store_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="18" slack="0"/>
<pin id="307" dir="0" index="1" bw="18" slack="1"/>
<pin id="308" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln44_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="17" slack="0"/>
<pin id="312" dir="0" index="1" bw="17" slack="1"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln44_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="0" index="1" bw="10" slack="1"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="i_1_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="2"/>
<pin id="322" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="o_1_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="3" slack="2"/>
<pin id="325" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_1/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="empty_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="0"/>
<pin id="328" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="empty_204_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_204/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_s_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="2" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_cast18_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast18/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="add_ln40_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="select_ln40_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="7" slack="0"/>
<pin id="356" dir="0" index="2" bw="7" slack="0"/>
<pin id="357" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln40_7_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="1"/>
<pin id="362" dir="0" index="1" bw="3" slack="0"/>
<pin id="363" dir="0" index="2" bw="3" slack="0"/>
<pin id="364" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_7/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="empty_205_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="3" slack="0"/>
<pin id="369" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_205/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_mid_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="2" slack="0"/>
<pin id="374" dir="0" index="2" bw="1" slack="0"/>
<pin id="375" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="p_cast18_mid173_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast18_mid173/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="add_ln41_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln41_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="1"/>
<pin id="392" dir="0" index="1" bw="7" slack="0"/>
<pin id="393" dir="0" index="2" bw="7" slack="0"/>
<pin id="394" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_1/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="empty_206_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="0"/>
<pin id="399" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_206/3 "/>
</bind>
</comp>

<comp id="401" class="1004" name="empty_207_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="0"/>
<pin id="403" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_207/3 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_mid1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="0" index="1" bw="2" slack="0"/>
<pin id="408" dir="0" index="2" bw="6" slack="0"/>
<pin id="409" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/3 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_cast18_mid1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast18_mid1/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln44_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="2"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln44_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="7" slack="0"/>
<pin id="425" dir="0" index="1" bw="7" slack="2"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="c_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="3"/>
<pin id="430" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="r_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="3"/>
<pin id="433" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/4 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln46_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="1"/>
<pin id="436" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_124_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="0" index="1" bw="3" slack="1"/>
<pin id="440" dir="0" index="2" bw="1" slack="0"/>
<pin id="441" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_124/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="zext_ln46_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="5" slack="0"/>
<pin id="446" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sub_ln46_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="0" index="1" bw="3" slack="0"/>
<pin id="451" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln40_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="6" slack="0"/>
<pin id="456" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln44_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="0"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln41_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="2"/>
<pin id="466" dir="0" index="1" bw="2" slack="0"/>
<pin id="467" dir="0" index="2" bw="2" slack="0"/>
<pin id="468" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln46_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="7" slack="1"/>
<pin id="473" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="p_shl_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="9" slack="0"/>
<pin id="476" dir="0" index="1" bw="7" slack="1"/>
<pin id="477" dir="0" index="2" bw="1" slack="0"/>
<pin id="478" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln46_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="0"/>
<pin id="483" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sub_ln46_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="0" index="1" bw="7" slack="0"/>
<pin id="488" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_1/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sub_ln46_1_cast_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="0"/>
<pin id="493" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub_ln46_1_cast/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln41_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/4 "/>
</bind>
</comp>

<comp id="499" class="1004" name="trunc_ln41_1_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_1/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="trunc_ln41_2_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_2/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="select_ln40_8_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="2"/>
<pin id="509" dir="0" index="1" bw="18" slack="0"/>
<pin id="510" dir="0" index="2" bw="18" slack="0"/>
<pin id="511" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_8/4 "/>
</bind>
</comp>

<comp id="514" class="1004" name="select_ln41_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="2"/>
<pin id="516" dir="0" index="1" bw="18" slack="0"/>
<pin id="517" dir="0" index="2" bw="18" slack="0"/>
<pin id="518" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41_2/4 "/>
</bind>
</comp>

<comp id="521" class="1004" name="xor_ln41_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="2"/>
<pin id="523" dir="0" index="1" bw="1" slack="0"/>
<pin id="524" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln41/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="or_ln41_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="2"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln41_1/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="and_ln40_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="2"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln40/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="and_ln41_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln41/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="add_ln43_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/4 "/>
</bind>
</comp>

<comp id="548" class="1004" name="or_ln43_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="1" slack="2"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="or_ln43_1_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="2"/>
<pin id="556" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43_1/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="select_ln43_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="0" index="1" bw="8" slack="0"/>
<pin id="561" dir="0" index="2" bw="8" slack="0"/>
<pin id="562" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="select_ln43_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="2" slack="0"/>
<pin id="569" dir="0" index="2" bw="2" slack="0"/>
<pin id="570" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_1/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln46_4_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="0"/>
<pin id="576" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln46_5_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="2" slack="0"/>
<pin id="580" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_5/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln46_1_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="0"/>
<pin id="584" dir="0" index="1" bw="2" slack="0"/>
<pin id="585" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sext_ln46_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="11" slack="0"/>
<pin id="590" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_1/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln46_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="11" slack="0"/>
<pin id="594" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="p_shl1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="0" index="1" bw="8" slack="0"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="sub_ln46_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="0" index="1" bw="11" slack="0"/>
<pin id="607" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_2/4 "/>
</bind>
</comp>

<comp id="610" class="1004" name="add_ln46_2_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="6" slack="0"/>
<pin id="612" dir="0" index="1" bw="2" slack="0"/>
<pin id="613" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="sext_ln46_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="0"/>
<pin id="618" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46_2/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln46_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="7" slack="0"/>
<pin id="622" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46_1/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_shl2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="12" slack="0"/>
<pin id="626" dir="0" index="1" bw="4" slack="0"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/4 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sub_ln46_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="12" slack="0"/>
<pin id="634" dir="0" index="1" bw="7" slack="0"/>
<pin id="635" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_3/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln46_6_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="8" slack="0"/>
<pin id="640" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_6/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln46_7_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="0"/>
<pin id="644" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_7/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln46_3_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_3/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln46_8_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="0"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_8/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln46_4_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="12" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="0"/>
<pin id="660" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_4/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln46_9_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="12" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_9/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln44_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="8" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="store_ln44_store_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="2" slack="0"/>
<pin id="676" dir="0" index="1" bw="2" slack="3"/>
<pin id="677" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="store_ln44_store_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="8" slack="0"/>
<pin id="681" dir="0" index="1" bw="8" slack="3"/>
<pin id="682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/4 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln41_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="18" slack="1"/>
<pin id="686" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="sext_ln46_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="shl_ln3_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="49" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="0" index="2" bw="1" slack="0"/>
<pin id="697" dir="1" index="3" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln46_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="49" slack="0"/>
<pin id="703" dir="0" index="1" bw="49" slack="0"/>
<pin id="704" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/5 "/>
</bind>
</comp>

<comp id="707" class="1004" name="trunc_ln9_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="0"/>
<pin id="709" dir="0" index="1" bw="49" slack="0"/>
<pin id="710" dir="0" index="2" bw="6" slack="0"/>
<pin id="711" dir="0" index="3" bw="7" slack="0"/>
<pin id="712" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/5 "/>
</bind>
</comp>

<comp id="718" class="1005" name="c_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="0"/>
<pin id="720" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="725" class="1005" name="r_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="2" slack="0"/>
<pin id="727" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="732" class="1005" name="indvar_flatten31_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="10" slack="0"/>
<pin id="734" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten31 "/>
</bind>
</comp>

<comp id="739" class="1005" name="i_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="7" slack="0"/>
<pin id="741" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="746" class="1005" name="indvar_flatten48_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="17" slack="0"/>
<pin id="748" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten48 "/>
</bind>
</comp>

<comp id="753" class="1005" name="o_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="3" slack="0"/>
<pin id="755" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="o "/>
</bind>
</comp>

<comp id="760" class="1005" name="indvar_flatten91_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="18" slack="0"/>
<pin id="762" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten91 "/>
</bind>
</comp>

<comp id="767" class="1005" name="icmp_ln40_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="1" slack="1"/>
<pin id="769" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="771" class="1005" name="icmp_ln41_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="780" class="1005" name="xor_ln40_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="1" slack="2"/>
<pin id="782" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="xor_ln40 "/>
</bind>
</comp>

<comp id="785" class="1005" name="icmp_ln43_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="1" slack="1"/>
<pin id="787" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="790" class="1005" name="and_ln40_1_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="1" slack="1"/>
<pin id="792" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln40_1 "/>
</bind>
</comp>

<comp id="797" class="1005" name="or_ln41_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="2"/>
<pin id="799" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln41 "/>
</bind>
</comp>

<comp id="802" class="1005" name="weight_buffer_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="8" slack="1"/>
<pin id="804" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_buffer_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="select_ln40_7_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="3" slack="1"/>
<pin id="809" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln40_7 "/>
</bind>
</comp>

<comp id="813" class="1005" name="weight_buffer_addr_1_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="1"/>
<pin id="815" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_buffer_addr_1 "/>
</bind>
</comp>

<comp id="818" class="1005" name="select_ln41_1_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="7" slack="1"/>
<pin id="820" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln41_1 "/>
</bind>
</comp>

<comp id="824" class="1005" name="weight_buffer_addr_2_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="8" slack="1"/>
<pin id="826" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="weight_buffer_addr_2 "/>
</bind>
</comp>

<comp id="829" class="1005" name="select_ln41_2_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="18" slack="1"/>
<pin id="831" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="select_ln41_2 "/>
</bind>
</comp>

<comp id="834" class="1005" name="input_fm_buffer_addr_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="16" slack="1"/>
<pin id="836" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_buffer_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="output_fm_buffer_addr_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="12" slack="1"/>
<pin id="841" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="6" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="141" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="149" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="157" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="164" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="28" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="30" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="226" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="226" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="34" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="36" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="241" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="253" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="247" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="241" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="271" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="277" pin="2"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="244" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="247" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="291" pin="2"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="235" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="297" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="283" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="323" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="46" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="326" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="351"><net_src comp="323" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="50" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="24" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="359"><net_src comp="320" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="347" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="366"><net_src comp="323" pin="1"/><net_sink comp="360" pin=2"/></net>

<net id="370"><net_src comp="347" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="46" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="378"><net_src comp="52" pin="0"/><net_sink comp="371" pin=2"/></net>

<net id="382"><net_src comp="371" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="388"><net_src comp="353" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="54" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="353" pin="3"/><net_sink comp="390" pin=2"/></net>

<net id="400"><net_src comp="384" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="360" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="412"><net_src comp="397" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="405" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="422"><net_src comp="360" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="390" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="442"><net_src comp="64" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="28" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="447"><net_src comp="437" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="434" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="462"><net_src comp="428" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="66" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="28" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="431" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="479"><net_src comp="68" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="28" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="484"><net_src comp="474" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="481" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="471" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="135" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="135" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="135" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="512"><net_src comp="499" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="513"><net_src comp="503" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="495" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="520"><net_src comp="507" pin="3"/><net_sink comp="514" pin=2"/></net>

<net id="525"><net_src comp="38" pin="0"/><net_sink comp="521" pin=1"/></net>

<net id="530"><net_src comp="521" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="526" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="531" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="458" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="464" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="70" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="536" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="548" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="563"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="30" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="565"><net_src comp="428" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="571"><net_src comp="536" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="542" pin="2"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="464" pin="3"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="566" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="491" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="578" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="582" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="601"><net_src comp="72" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="592" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="603"><net_src comp="30" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="596" pin="3"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="588" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="614"><net_src comp="454" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="574" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="610" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="610" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="74" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="620" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="30" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="636"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="616" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="558" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="558" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="604" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="642" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="661"><net_src comp="632" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="638" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="666"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="672"><net_src comp="558" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="76" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="566" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="683"><net_src comp="668" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="684" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="691"><net_src comp="171" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="698"><net_src comp="92" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="699"><net_src comp="177" pin="7"/><net_sink comp="693" pin=1"/></net>

<net id="700"><net_src comp="22" pin="0"/><net_sink comp="693" pin=2"/></net>

<net id="705"><net_src comp="693" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="187" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="713"><net_src comp="94" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="701" pin="2"/><net_sink comp="707" pin=1"/></net>

<net id="715"><net_src comp="96" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="716"><net_src comp="98" pin="0"/><net_sink comp="707" pin=3"/></net>

<net id="717"><net_src comp="707" pin="4"/><net_sink comp="177" pin=1"/></net>

<net id="721"><net_src comp="100" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="728"><net_src comp="104" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="735"><net_src comp="108" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="742"><net_src comp="112" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="745"><net_src comp="739" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="749"><net_src comp="116" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="756"><net_src comp="120" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="759"><net_src comp="753" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="763"><net_src comp="124" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="766"><net_src comp="760" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="770"><net_src comp="229" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="247" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="778"><net_src comp="771" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="779"><net_src comp="771" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="783"><net_src comp="253" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="788"><net_src comp="259" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="793"><net_src comp="265" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="800"><net_src comp="271" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="805"><net_src comp="128" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="810"><net_src comp="360" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="816"><net_src comp="141" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="821"><net_src comp="390" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="827"><net_src comp="149" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="832"><net_src comp="514" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="837"><net_src comp="157" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="842"><net_src comp="164" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="177" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_buffer | {}
	Port: input_fm_buffer | {}
	Port: output_fm_buffer | {5 }
 - Input state : 
	Port: conv2_Pipeline_OUT_ROW_COL : weight_buffer | {3 4 }
	Port: conv2_Pipeline_OUT_ROW_COL : input_fm_buffer | {4 5 }
	Port: conv2_Pipeline_OUT_ROW_COL : output_fm_buffer | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln40 : 1
		add_ln40_1 : 1
		br_ln40 : 2
		icmp_ln41 : 1
		xor_ln40 : 2
		icmp_ln43 : 1
		and_ln40_1 : 2
		or_ln41 : 2
		add_ln43_1 : 1
		select_ln43_2 : 2
		add_ln41_1 : 1
		select_ln41_3 : 2
		store_ln44 : 2
		store_ln44 : 3
		store_ln44 : 3
	State 3
		empty : 1
		empty_204 : 1
		tmp_s : 2
		p_cast18 : 3
		weight_buffer_addr : 4
		weight_buffer_load : 5
		add_ln40 : 1
		select_ln40 : 1
		select_ln40_7 : 2
		empty_205 : 2
		p_mid : 3
		p_cast18_mid173 : 4
		weight_buffer_addr_1 : 5
		weight_buffer_load_1 : 6
		add_ln41 : 2
		select_ln41_1 : 3
		empty_206 : 3
		empty_207 : 3
		p_mid1 : 4
		p_cast18_mid1 : 5
		weight_buffer_addr_2 : 6
		weight_buffer_load_2 : 7
		store_ln44 : 3
		store_ln44 : 4
	State 4
		zext_ln46_1 : 1
		sub_ln46 : 2
		sext_ln40 : 3
		icmp_ln44 : 1
		select_ln41 : 1
		zext_ln46_3 : 1
		sub_ln46_1 : 2
		sub_ln46_1_cast : 3
		trunc_ln41 : 1
		trunc_ln41_1 : 1
		trunc_ln41_2 : 1
		select_ln40_8 : 2
		select_ln41_2 : 3
		add_ln43 : 2
		zext_ln46_4 : 1
		zext_ln46_5 : 1
		add_ln46_1 : 2
		sext_ln46_1 : 3
		trunc_ln46 : 3
		p_shl1 : 4
		sub_ln46_2 : 5
		add_ln46_2 : 2
		sext_ln46_2 : 3
		trunc_ln46_1 : 3
		p_shl2 : 4
		sub_ln46_3 : 5
		zext_ln46_6 : 1
		zext_ln46_7 : 1
		add_ln46_3 : 6
		zext_ln46_8 : 7
		input_fm_buffer_addr : 8
		add_ln46_4 : 6
		zext_ln46_9 : 7
		output_fm_buffer_addr : 8
		input_fm_buffer_load : 9
		output_fm_buffer_load : 9
		add_ln44 : 1
		store_ln44 : 1
		store_ln44 : 2
	State 5
		sext_ln46 : 1
		mul_ln46 : 2
		shl_ln3 : 1
		add_ln46 : 3
		trunc_ln9 : 4
		store_ln46 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln40_1_fu_235   |    0    |    0    |    25   |
|          |    add_ln43_1_fu_277   |    0    |    0    |    17   |
|          |    add_ln41_1_fu_291   |    0    |    0    |    24   |
|          |     add_ln40_fu_347    |    0    |    0    |    10   |
|          |     add_ln41_fu_384    |    0    |    0    |    14   |
|    add   |     add_ln43_fu_542    |    0    |    0    |    9    |
|          |    add_ln46_1_fu_582   |    0    |    0    |    17   |
|          |    add_ln46_2_fu_610   |    0    |    0    |    13   |
|          |    add_ln46_3_fu_646   |    0    |    0    |    16   |
|          |    add_ln46_4_fu_657   |    0    |    0    |    17   |
|          |     add_ln44_fu_668    |    0    |    0    |    15   |
|          |     add_ln46_fu_701    |    0    |    0    |    56   |
|----------|------------------------|---------|---------|---------|
|          |  select_ln43_2_fu_283  |    0    |    0    |    10   |
|          |  select_ln41_3_fu_297  |    0    |    0    |    16   |
|          |   select_ln40_fu_353   |    0    |    0    |    7    |
|          |  select_ln40_7_fu_360  |    0    |    0    |    3    |
|  select  |  select_ln41_1_fu_390  |    0    |    0    |    7    |
|          |   select_ln41_fu_464   |    0    |    0    |    2    |
|          |  select_ln40_8_fu_507  |    0    |    0    |    17   |
|          |  select_ln41_2_fu_514  |    0    |    0    |    17   |
|          |   select_ln43_fu_558   |    0    |    0    |    8    |
|          |  select_ln43_1_fu_566  |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln40_fu_229    |    0    |    0    |    25   |
|   icmp   |    icmp_ln41_fu_247    |    0    |    0    |    24   |
|          |    icmp_ln43_fu_259    |    0    |    0    |    17   |
|          |    icmp_ln44_fu_458    |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|          |     sub_ln46_fu_448    |    0    |    0    |    12   |
|    sub   |    sub_ln46_1_fu_485   |    0    |    0    |    16   |
|          |    sub_ln46_2_fu_604   |    0    |    0    |    16   |
|          |    sub_ln46_3_fu_632   |    0    |    0    |    17   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln46_fu_187    |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|          |     or_ln41_fu_271     |    0    |    0    |    2    |
|    or    |    or_ln41_1_fu_526    |    0    |    0    |    2    |
|          |     or_ln43_fu_548     |    0    |    0    |    2    |
|          |    or_ln43_1_fu_553    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |    and_ln40_1_fu_265   |    0    |    0    |    2    |
|    and   |     and_ln40_fu_531    |    0    |    0    |    2    |
|          |     and_ln41_fu_536    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln40_fu_253    |    0    |    0    |    2    |
|          |     xor_ln41_fu_521    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |      empty_fu_326      |    0    |    0    |    0    |
|          |    empty_204_fu_330    |    0    |    0    |    0    |
|          |    empty_205_fu_367    |    0    |    0    |    0    |
|          |    empty_206_fu_397    |    0    |    0    |    0    |
|   trunc  |    empty_207_fu_401    |    0    |    0    |    0    |
|          |    trunc_ln41_fu_495   |    0    |    0    |    0    |
|          |   trunc_ln41_1_fu_499  |    0    |    0    |    0    |
|          |   trunc_ln41_2_fu_503  |    0    |    0    |    0    |
|          |    trunc_ln46_fu_592   |    0    |    0    |    0    |
|          |   trunc_ln46_1_fu_620  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |      tmp_s_fu_334      |    0    |    0    |    0    |
|          |      p_mid_fu_371      |    0    |    0    |    0    |
|          |      p_mid1_fu_405     |    0    |    0    |    0    |
|bitconcatenate|     tmp_124_fu_437     |    0    |    0    |    0    |
|          |      p_shl_fu_474      |    0    |    0    |    0    |
|          |      p_shl1_fu_596     |    0    |    0    |    0    |
|          |      p_shl2_fu_624     |    0    |    0    |    0    |
|          |     shl_ln3_fu_693     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     p_cast18_fu_342    |    0    |    0    |    0    |
|          | p_cast18_mid173_fu_379 |    0    |    0    |    0    |
|          |  p_cast18_mid1_fu_413  |    0    |    0    |    0    |
|          |    zext_ln46_fu_434    |    0    |    0    |    0    |
|          |   zext_ln46_1_fu_444   |    0    |    0    |    0    |
|          |   zext_ln46_2_fu_471   |    0    |    0    |    0    |
|   zext   |   zext_ln46_3_fu_481   |    0    |    0    |    0    |
|          |   zext_ln46_4_fu_574   |    0    |    0    |    0    |
|          |   zext_ln46_5_fu_578   |    0    |    0    |    0    |
|          |   zext_ln46_6_fu_638   |    0    |    0    |    0    |
|          |   zext_ln46_7_fu_642   |    0    |    0    |    0    |
|          |   zext_ln46_8_fu_652   |    0    |    0    |    0    |
|          |   zext_ln46_9_fu_663   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    sext_ln40_fu_454    |    0    |    0    |    0    |
|          | sub_ln46_1_cast_fu_491 |    0    |    0    |    0    |
|   sext   |   sext_ln46_1_fu_588   |    0    |    0    |    0    |
|          |   sext_ln46_2_fu_616   |    0    |    0    |    0    |
|          |    sext_ln41_fu_684    |    0    |    0    |    0    |
|          |    sext_ln46_fu_688    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|    trunc_ln9_fu_707    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    2    |    0    |   502   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      and_ln40_1_reg_790     |    1   |
|          c_reg_718          |    8   |
|          i_reg_739          |    7   |
|      icmp_ln40_reg_767      |    1   |
|      icmp_ln41_reg_771      |    1   |
|      icmp_ln43_reg_785      |    1   |
|   indvar_flatten31_reg_732  |   10   |
|   indvar_flatten48_reg_746  |   17   |
|   indvar_flatten91_reg_760  |   18   |
| input_fm_buffer_addr_reg_834|   16   |
|          o_reg_753          |    3   |
|       or_ln41_reg_797       |    1   |
|output_fm_buffer_addr_reg_839|   12   |
|          r_reg_725          |    2   |
|    select_ln40_7_reg_807    |    3   |
|    select_ln41_1_reg_818    |    7   |
|    select_ln41_2_reg_829    |   18   |
| weight_buffer_addr_1_reg_813|    8   |
| weight_buffer_addr_2_reg_824|    8   |
|  weight_buffer_addr_reg_802 |    8   |
|       xor_ln40_reg_780      |    1   |
+-----------------------------+--------+
|            Total            |   151  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_135 |  p0  |   6  |   8  |   48   ||    31   |
| grp_access_fu_171 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_177 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   80   ||  1.477  ||    49   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   502  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   49   |
|  Register |    -   |    -   |   151  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   151  |   551  |
+-----------+--------+--------+--------+--------+
