// Seed: 2656436009
module module_0;
  logic id_1;
  assign module_1.id_26 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    output tri0 id_7,
    output tri id_8,
    input wand id_9,
    input supply0 id_10,
    input wire id_11,
    input uwire id_12,
    output tri0 id_13,
    input wand id_14,
    input wor id_15,
    input tri1 id_16,
    input tri1 id_17,
    output wand id_18,
    input tri id_19,
    input wand id_20,
    input tri id_21,
    input uwire id_22,
    input supply0 id_23,
    input wor id_24,
    output wand id_25,
    input supply0 id_26,
    input supply1 id_27,
    input wand id_28,
    input wand id_29,
    output supply0 id_30
);
  wor id_32 = 1'b0;
  module_0 modCall_1 ();
endmodule
