[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/YosysOldOr/slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1648:1: Compile module "work@BLOCK0".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1659:1: Compile module "work@BLOCK1".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1685:1: Compile module "work@BLOCK1A".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1672:1: Compile module "work@BLOCK2".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1695:1: Compile module "work@BLOCK2A".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:116:1: Compile module "work@BOOTHCODER_33_32".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2325:1: Compile module "work@DBLCADDER_64_64".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2300:1: Compile module "work@DBLCTREE_64".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1780:1: Compile module "work@DBLC_0_64".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1854:1: Compile module "work@DBLC_1_64".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1928:1: Compile module "work@DBLC_2_64".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2002:1: Compile module "work@DBLC_3_64".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2076:1: Compile module "work@DBLC_4_64".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2150:1: Compile module "work@DBLC_5_64".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:101:1: Compile module "work@DECODER".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:776:1: Compile module "work@FLIPFLOP".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:753:1: Compile module "work@FULL_ADDER".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:766:1: Compile module "work@HALF_ADDER".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1630:1: Compile module "work@INVBLOCK".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2342:1: Compile module "work@MULTIPLIER_33_32".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:80:1: Compile module "work@PP_HIGH".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:55:1: Compile module "work@PP_LOW".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:66:1: Compile module "work@PP_MIDDLE".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1705:1: Compile module "work@PRESTAGE_64".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:92:1: Compile module "work@R_GATE".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:792:1: Compile module "work@WALLACE_33_32".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2224:1: Compile module "work@XORSTAGE_64".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1638:1: Compile module "work@XXOR1".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_alu.v:54:1: Compile module "work@or1200_alu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2372:1: Compile module "work@or1200_amultp2_32x32".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_cfgr.v:54:1: Compile module "work@or1200_cfgr".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_cpu.v:55:1: Compile module "work@or1200_cpu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ctrl.v:55:1: Compile module "work@or1200_ctrl".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_fsm.v:71:1: Compile module "work@or1200_dc_fsm".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_ram.v:56:1: Compile module "work@or1200_dc_ram".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_tag.v:55:1: Compile module "work@or1200_dc_tag".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_top.v:60:1: Compile module "work@or1200_dc_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dmmu_tlb.v:60:1: Compile module "work@or1200_dmmu_tlb".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dmmu_top.v:59:1: Compile module "work@or1200_dmmu_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dpram.v:60:1: Compile module "work@or1200_dpram".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dpram_256x32.v:70:1: Compile module "work@or1200_dpram_256x32".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dpram_32x32.v:134:1: Compile module "work@or1200_dpram_32x32".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_du.v:59:1: Compile module "work@or1200_du".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_except.v:67:1: Compile module "work@or1200_except".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu.v:51:1: Compile module "work@or1200_fpu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_addsub.v:45:1: Compile module "work@or1200_fpu_addsub".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_arith.v:44:1: Compile module "work@or1200_fpu_arith".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_div.v:44:1: Compile module "work@or1200_fpu_div".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_fcmp.v:38:1: Compile module "work@or1200_fpu_fcmp".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_intfloat_conv.v:68:1: Compile module "work@or1200_fpu_intfloat_conv".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_intfloat_conv_except.v:40:1: Compile module "work@or1200_fpu_intfloat_conv_except".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_mul.v:44:1: Compile module "work@or1200_fpu_mul".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_post_norm_addsub.v:44:1: Compile module "work@or1200_fpu_post_norm_addsub".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_post_norm_div.v:45:1: Compile module "work@or1200_fpu_post_norm_div".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_post_norm_intfloat_conv.v:40:1: Compile module "work@or1200_fpu_post_norm_intfloat_conv".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_post_norm_mul.v:44:1: Compile module "work@or1200_fpu_post_norm_mul".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_pre_norm_addsub.v:44:1: Compile module "work@or1200_fpu_pre_norm_addsub".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_pre_norm_div.v:44:1: Compile module "work@or1200_fpu_pre_norm_div".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_pre_norm_mul.v:44:1: Compile module "work@or1200_fpu_pre_norm_mul".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_freeze.v:64:1: Compile module "work@or1200_freeze".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_genpc.v:54:1: Compile module "work@or1200_genpc".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ic_fsm.v:64:1: Compile module "work@or1200_ic_fsm".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ic_ram.v:57:1: Compile module "work@or1200_ic_ram".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ic_tag.v:57:1: Compile module "work@or1200_ic_tag".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ic_top.v:56:1: Compile module "work@or1200_ic_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_if.v:54:1: Compile module "work@or1200_if".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_immu_tlb.v:98:1: Compile module "work@or1200_immu_tlb".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_immu_top.v:53:1: Compile module "work@or1200_immu_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_iwb_biu.v:60:1: Compile module "work@or1200_iwb_biu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_lsu.v:56:1: Compile module "work@or1200_lsu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_mem2reg.v:90:1: Compile module "work@or1200_mem2reg".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_mult_mac.v:60:1: Compile module "work@or1200_mult_mac".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_operandmuxes.v:54:1: Compile module "work@or1200_operandmuxes".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_pic.v:53:1: Compile module "work@or1200_pic".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_pm.v:75:1: Compile module "work@or1200_pm".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_qmem_top.v:87:1: Compile module "work@or1200_qmem_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_reg2mem.v:81:1: Compile module "work@or1200_reg2mem".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_rf.v:55:1: Compile module "work@or1200_rf".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_rfram_generic.v:67:1: Compile module "work@or1200_rfram_generic".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_sb.v:55:1: Compile module "work@or1200_sb".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_sb_fifo.v:66:1: Compile module "work@or1200_sb_fifo".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram.v:60:1: Compile module "work@or1200_spram".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_1024x32.v:120:1: Compile module "work@or1200_spram_1024x32".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_1024x32_bw.v:89:1: Compile module "work@or1200_spram_1024x32_bw".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_1024x8.v:117:1: Compile module "work@or1200_spram_1024x8".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_128x32.v:84:1: Compile module "work@or1200_spram_128x32".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_2048x32.v:120:1: Compile module "work@or1200_spram_2048x32".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_2048x32_bw.v:92:1: Compile module "work@or1200_spram_2048x32_bw".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_2048x8.v:117:1: Compile module "work@or1200_spram_2048x8".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_256x21.v:126:1: Compile module "work@or1200_spram_256x21".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_32_bw.v:61:1: Compile module "work@or1200_spram_32_bw".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_32x24.v:88:1: Compile module "work@or1200_spram_32x24".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_512x20.v:123:1: Compile module "work@or1200_spram_512x20".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_64x14.v:117:1: Compile module "work@or1200_spram_64x14".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_64x22.v:117:1: Compile module "work@or1200_spram_64x22".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_64x24.v:120:1: Compile module "work@or1200_spram_64x24".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_sprs.v:54:1: Compile module "work@or1200_sprs".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_top.v:57:1: Compile module "work@or1200_top".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_tpram_32x32.v:110:1: Compile module "work@or1200_tpram_32x32".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_tt.v:50:1: Compile module "work@or1200_tt".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_wb_biu.v:61:1: Compile module "work@or1200_wb_biu".

[INF:CP0303] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_wbmux.v:54:1: Compile module "work@or1200_wbmux".

[INF:CP0302] Compile class "work@mailbox".

[INF:CP0302] Compile class "work@process".

[INF:CP0302] Compile class "work@semaphore".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1648:28: Implicit port type (wire) for "POUT",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1659:46: Implicit port type (wire) for "POUT",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1685:41: Implicit port type (wire) for "GOUT".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1672:46: Implicit port type (wire) for "POUT",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1695:41: Implicit port type (wire) for "GOUT".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:116:37: Implicit port type (wire) for "SUMMAND".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2325:46: Implicit port type (wire) for "SUM",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2300:37: Implicit port type (wire) for "GOUT",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1780:35: Implicit port type (wire) for "POUT",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1854:35: Implicit port type (wire) for "POUT",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1928:35: Implicit port type (wire) for "POUT",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2002:35: Implicit port type (wire) for "POUT",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2076:35: Implicit port type (wire) for "POUT",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2150:35: Implicit port type (wire) for "POUT",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:101:33: Implicit port type (wire) for "TWOPOS",
there are 3 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:776:34: Implicit port type (wire) for "DOUT".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:753:45: Implicit port type (wire) for "SAVE",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:766:37: Implicit port type (wire) for "SAVE",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1630:29: Implicit port type (wire) for "GOUT".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:80:60: Implicit port type (wire) for "PPBIT".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:55:51: Implicit port type (wire) for "PPBIT".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:66:72: Implicit port type (wire) for "PPBIT".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1705:38: Implicit port type (wire) for "POUT",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:92:32: Implicit port type (wire) for "PPBIT".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:792:43: Implicit port type (wire) for "CARRY",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2224:46: Implicit port type (wire) for "SUM",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:1638:32: Implicit port type (wire) for "SUM".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v:2372:47: Implicit port type (wire) for "P".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_cpu.v:60:2: Implicit port type (wire) for "ic_en",
there are 31 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ctrl.v:61:36: Implicit port type (wire) for "if_flushpipe",
there are 19 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_fsm.v:79:4: Implicit port type (wire) for "dcram_we",
there are 13 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_ram.v:66:24: Implicit port type (wire) for "dataout".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_tag.v:65:24: Implicit port type (wire) for "tag_v",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_top.v:65:2: Implicit port type (wire) for "dcsb_dat_o",
there are 12 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dmmu_tlb.v:65:17: Implicit port type (wire) for "hit",
there are 7 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dmmu_top.v:65:2: Implicit port type (wire) for "dcpu_tag_o",
there are 5 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dpram.v:63:25: Implicit port type (wire) for "do_a".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dpram_256x32.v:72:36: Implicit port type (wire) for "do_a".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dpram_32x32.v:136:36: Implicit port type (wire) for "do_a".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_du.v:66:2: Implicit port type (wire) for "du_dsr",
there are 9 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_except.v:77:49: Implicit port type (wire) for "except_start",
there are 6 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu.v:56:30: Implicit port type (wire) for "result",
there are 6 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_div.v:52:4: Implicit port type (wire) for "ready_o",
there are 4 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_fcmp.v:38:34: Implicit port type (wire) for "unordered",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_intfloat_conv.v:70:46: Implicit port type (wire) for "inv",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_post_norm_intfloat_conv.v:44:5: Implicit port type (wire) for "ine",
there are 2 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_pre_norm_div.v:50:4: Implicit port type (wire) for "dvdnd_50_o",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_pre_norm_mul.v:49:8: Implicit port type (wire) for "fracta_24_o",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_freeze.v:73:4: Implicit port type (wire) for "genpc_freeze",
there are 4 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_genpc.v:59:2: Implicit port type (wire) for "icpu_adr_o",
there are 3 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ic_fsm.v:72:21: Implicit port type (wire) for "saved_addr",
there are 7 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ic_ram.v:67:24: Implicit port type (wire) for "dataout".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ic_tag.v:67:24: Implicit port type (wire) for "tag_v",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ic_top.v:61:2: Implicit port type (wire) for "icbiu_dat_o",
there are 11 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_if.v:62:13: Implicit port type (wire) for "if_insn",
there are 7 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_immu_tlb.v:103:17: Implicit port type (wire) for "hit",
there are 5 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_immu_top.v:59:14: Implicit port type (wire) for "icpu_tag_o",
there are 6 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_lsu.v:62:14: Implicit port type (wire) for "lsu_dataout",
there are 10 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_mult_mac.v:66:18: Implicit port type (wire) for "mult_mac_stall",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_pic.v:56:2: Implicit port type (wire) for "pic_wakeup",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_pm.v:77:56: Implicit port type (wire) for "spr_dat_o",
there are 9 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_qmem_top.v:102:2: Implicit port type (wire) for "qmemicpu_dat_o",
there are 21 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_reg2mem.v:81:46: Implicit port type (wire) for "memdata".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_rf.v:60:11: Implicit port type (wire) for "cy_we_o",
there are 3 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_sb.v:64:2: Implicit port type (wire) for "dcsb_dat_o",
there are 9 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram.v:67:27: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_1024x32.v:126:34: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_1024x32_bw.v:95:41: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_1024x8.v:123:34: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_128x32.v:90:34: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_2048x32.v:126:34: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_2048x32_bw.v:98:41: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_2048x8.v:123:34: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_256x21.v:132:34: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_32_bw.v:68:27: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_32x24.v:94:34: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_512x20.v:129:34: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_64x14.v:123:34: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_64x22.v:123:34: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_64x24.v:126:34: Implicit port type (wire) for "doq".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_sprs.v:59:25: Implicit port type (wire) for "flag",
there are 13 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_top.v:63:2: Implicit port type (wire) for "iwb_cyc_o",
there are 30 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_tpram_32x32.v:112:48: Implicit port type (wire) for "do_a",
there are 1 more instances of this message.

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_tt.v:54:2: Implicit port type (wire) for "intr".

[NTE:CP0309] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_wb_biu.v:77:8: Implicit port type (wire) for "biu_dat_o",
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_fsm.v:71:1: Top level module "work@or1200_dc_fsm".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_ram.v:56:1: Top level module "work@or1200_dc_ram".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_tag.v:55:1: Top level module "work@or1200_dc_tag".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dpram_256x32.v:70:1: Top level module "work@or1200_dpram_256x32".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dpram_32x32.v:134:1: Top level module "work@or1200_dpram_32x32".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_arith.v:44:1: Top level module "work@or1200_fpu_arith".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_fcmp.v:38:1: Top level module "work@or1200_fpu_fcmp".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_intfloat_conv.v:68:1: Top level module "work@or1200_fpu_intfloat_conv".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_iwb_biu.v:60:1: Top level module "work@or1200_iwb_biu".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_rfram_generic.v:67:1: Top level module "work@or1200_rfram_generic".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_sb_fifo.v:66:1: Top level module "work@or1200_sb_fifo".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_1024x32_bw.v:89:1: Top level module "work@or1200_spram_1024x32_bw".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_1024x32.v:120:1: Top level module "work@or1200_spram_1024x32".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_1024x8.v:117:1: Top level module "work@or1200_spram_1024x8".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_128x32.v:84:1: Top level module "work@or1200_spram_128x32".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_2048x32_bw.v:92:1: Top level module "work@or1200_spram_2048x32_bw".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_2048x32.v:120:1: Top level module "work@or1200_spram_2048x32".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_2048x8.v:117:1: Top level module "work@or1200_spram_2048x8".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_256x21.v:126:1: Top level module "work@or1200_spram_256x21".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_32_bw.v:61:1: Top level module "work@or1200_spram_32_bw".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_32x24.v:88:1: Top level module "work@or1200_spram_32x24".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_512x20.v:123:1: Top level module "work@or1200_spram_512x20".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_64x14.v:117:1: Top level module "work@or1200_spram_64x14".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_64x22.v:117:1: Top level module "work@or1200_spram_64x22".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_64x24.v:120:1: Top level module "work@or1200_spram_64x24".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_top.v:57:1: Top level module "work@or1200_top".

[NTE:EL0503] ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_tpram_32x32.v:110:1: Top level module "work@or1200_tpram_32x32".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 27.

[NTE:EL0509] Max instance depth: 9.

[NTE:EL0510] Nb instances: 1884.

[NTE:EL0511] Nb leaf instances: 1635.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                               266
array_net                                             33
assignment                                          1600
begin                                                339
bit_select                                         11695
case_item                                            709
case_stmt                                             60
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                           26848
cont_assign                                         4535
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
event_control                                        266
function                                              11
if_else                                              245
if_stmt                                              143
include_file_info                                    124
int_typespec                                         388
int_var                                                4
io_decl                                               14
logic_net                                          16855
logic_typespec                                     28188
logic_var                                              5
module_inst                                         3928
operation                                          19906
package                                                2
param_assign                                         385
parameter                                            385
part_select                                          590
port                                               13969
range                                               3551
ref_obj                                            49357
task                                                   9
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/YosysOldOr/slpp_all/surelog.uhdm ...

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 117


[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_alu.v                         | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_alu_000.v                         | 309 | 513 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_amultp2_32x32.v               | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_amultp2_32x32_000.v               | 2019 | 2511 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_cfgr.v                        | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_cfgr_000.v                        | 133 | 211 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_cpu.v                         | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_cpu_000.v                         | 715 | 896 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ctrl.v                        | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_ctrl_000.v                        | 624 | 1221 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_fsm.v                      | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_dc_fsm_000.v                      | 238 | 563 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_ram.v                      | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_dc_ram_000.v                      | 58 | 129 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_tag.v                      | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_dc_tag_000.v                      | 59 | 133 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dc_top.v                      | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_dc_top_000.v                      | 237 | 381 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dmmu_tlb.v                    | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_dmmu_tlb_000.v                    | 154 | 273 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dmmu_top.v                    | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_dmmu_top_000.v                    | 155 | 307 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dpram.v                       | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_dpram_000.v                       | 42 | 142 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dpram_256x32.v                | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_dpram_256x32_000.v                | 108 | 218 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_dpram_32x32.v                 | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_dpram_32x32_000.v                 | 349 | 558 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_du.v                          | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_du_000.v                          | 1356 | 1767 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_except.v                      | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_except_000.v                      | 335 | 668 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu.v                         | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_000.v                         | 250 | 411 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_addsub.v                  | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_addsub_000.v                  | 26 | 114 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_arith.v                   | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_arith_000.v                   | 196 | 431 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_div.v                     | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_div_000.v                     | 37 | 171 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_fcmp.v                    | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_fcmp_000.v                    | 59 | 165 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_intfloat_conv.v           | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_intfloat_conv_000.v           | 151 | 320 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_intfloat_conv_except.v    | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_intfloat_conv_except_000.v    | 42 | 157 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_mul.v                     | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_mul_000.v                     | 29 | 169 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_post_norm_addsub.v        | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_post_norm_addsub_000.v        | 65 | 280 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_post_norm_div.v           | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_post_norm_div_000.v           | 73 | 280 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_post_norm_intfloat_conv.v | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_post_norm_intfloat_conv_000.v | 153 | 442 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_post_norm_mul.v           | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_post_norm_mul_000.v           | 69 | 369 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_pre_norm_addsub.v         | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_pre_norm_addsub_000.v         | 41 | 197 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_pre_norm_div.v            | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_pre_norm_div_000.v            | 34 | 190 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_fpu_pre_norm_mul.v            | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_fpu_pre_norm_mul_000.v            | 22 | 105 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_freeze.v                      | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_freeze_000.v                      | 75 | 184 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_genpc.v                       | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_genpc_000.v                       | 119 | 304 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_gmultp2_32x32.v               | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_gmultp2_32x32_000.v               | 6 | 55 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ic_fsm.v                      | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_ic_fsm_000.v                      | 94 | 254 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ic_ram.v                      | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_ic_ram_000.v                      | 58 | 131 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ic_tag.v                      | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_ic_tag_000.v                      | 63 | 141 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_ic_top.v                      | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_ic_top_000.v                      | 170 | 305 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_if.v                          | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_if_000.v                          | 76 | 194 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_immu_tlb.v                    | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_immu_tlb_000.v                    | 165 | 313 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_immu_top.v                    | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_immu_top_000.v                    | 190 | 418 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_iwb_biu.v                     | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_iwb_biu_000.v                     | 5 | 66 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_lsu.v                         | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_lsu_000.v                         | 122 | 234 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_mem2reg.v                     | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_mem2reg_000.v                     | 301 | 439 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_mult_mac.v                    | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_mult_mac_000.v                    | 297 | 518 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_operandmuxes.v                | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_operandmuxes_000.v                | 57 | 164 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_pic.v                         | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_pic_000.v                         | 101 | 200 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_pm.v                          | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_pm_000.v                          | 112 | 221 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_qmem_top.v                    | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_qmem_top_000.v                    | 297 | 491 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_reg2mem.v                     | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_reg2mem_000.v                     | 40 | 140 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_rf.v                          | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_rf_000.v                          | 196 | 363 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_rfram_generic.v               | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_rfram_generic_000.v               | 126 | 344 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_sb.v                          | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_sb_000.v                          | 110 | 211 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_sb_fifo.v                     | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_sb_fifo_000.v                     | 36 | 150 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram.v                       | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_000.v                       | 48 | 134 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_1024x32.v               | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_1024x32_000.v               | 336 | 536 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_1024x32_bw.v            | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_1024x32_bw_000.v            | 390 | 577 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_1024x8.v                | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_1024x8_000.v                | 228 | 407 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_128x32.v                | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_128x32_000.v                | 146 | 287 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_2048x32.v               | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_2048x32_000.v               | 424 | 640 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_2048x32_bw.v            | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_2048x32_bw_000.v            | 479 | 680 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_2048x8.v                | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_2048x8_000.v                | 250 | 433 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_256x21.v                | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_256x21_000.v                | 238 | 423 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_32_bw.v                 | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_32_bw_000.v                 | 54 | 147 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_32x24.v                 | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_32x24_000.v                 | 160 | 314 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_512x20.v                | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_512x20_000.v                | 248 | 433 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_64x14.v                 | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_64x14_000.v                 | 223 | 400 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_64x22.v                 | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_64x22_000.v                 | 235 | 415 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_spram_64x24.v                 | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_spram_64x24_000.v                 | 236 | 417 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_sprs.v                        | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_sprs_000.v                        | 266 | 483 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_top.v                         | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_top_000.v                         | 770 | 1028 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_tpram_32x32.v                 | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_tpram_32x32_000.v                 | 250 | 426 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_tt.v                          | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_tt_000.v                          | 90 | 186 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_wb_biu.v                      | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_wb_biu_000.v                      | 177 | 423 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_wbmux.v                       | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_wbmux_000.v                       | 63 | 162 |
[roundtrip]: ${SURELOG_DIR}/third_party/tests/YosysOldTests/or1200/rtl/or1200_xcv_ram32x8d.v                | ${SURELOG_DIR}/build/regression/YosysOldOr/roundtrip/or1200_xcv_ram32x8d_000.v                | 13 | 74 |