// Seed: 2847078242
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_21;
  assign id_7 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input uwire id_2,
    input supply1 id_3,
    input tri1 id_4
    , id_13,
    input supply0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    output uwire id_9,
    input tri id_10,
    inout wor id_11
);
  assign id_7 = id_8 < 1'h0;
  wire id_14;
  module_0(
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_14,
      id_13,
      id_13,
      id_13,
      id_13,
      id_14,
      id_14,
      id_13,
      id_13,
      id_14,
      id_14,
      id_14,
      id_13
  );
  wire id_15 = ~id_4;
  wire id_16, id_17, id_18, id_19;
  id_20(
      .id_0(1),
      .id_1(1),
      .id_2(1'b0),
      .id_3(id_16),
      .id_4(1),
      .id_5("" - 1),
      .id_6(id_0),
      .id_7(1'b0),
      .id_8(1),
      .id_9(1'b0)
  );
endmodule
