# ArchRival

![ArchRival Logo](logo.png)

> *A clean SystemVerilog implementation of the ICMC-Processor â€” redesigned at UNICAMP.*

**ArchRival** is a modernized and modular reimplementation of the [ICMC-Processor](https://github.com/simoesusp/Processador-ICMC/), originally designed by students and faculty from the University of SÃ£o Paulo (USP). Developed from scratch with clarity, portability, and educational value in mind, this project brings the architecture into a new era â€” with upgraded structure, refined RTL code, and a layout that cleanly supports multiple FPGA and ASIC targets.

---

### ğŸ Key Goals

- Replace ugly and verbose VHDL with clean, readable SystemVerilog.  
- Organize the codebase by separating design, verification, and target-specific files.  
- Make the platform suitable for teaching and experimentation.  
- Celebrate UNICAMP's champion-level commitment to computing education.

---

### ğŸ“ Project Structure

```text
ArchRival/
â”œâ”€â”€ docs/               # Documentation and design notes.
â”œâ”€â”€ scripts/            # Build and automation scripts
â”œâ”€â”€ design/             # Synthesizable SystemVerilog code
â”‚   â”œâ”€â”€ rtl/            # Core RTL modules (ALU, datapath, control, etc.)
â”‚   â””â”€â”€ include/        # Shared packages, constants, and macros
â”œâ”€â”€ verif/              # Verification environment
â”‚   â”œâ”€â”€ testbench/      # Simulation testbenches
â”‚   â””â”€â”€ formal/         # Formal verification
â”œâ”€â”€ ip/                 # Vendor-specific IP (memories, PLLs, etc.)
â”‚   â”œâ”€â”€ intel/
â”‚   â”œâ”€â”€ xilinx/
â”‚   â”œâ”€â”€ sky130/
â”‚   â””â”€â”€ gf180mcu/
â””â”€â”€ targets/            # Target-specific files and synthesis outputs
    â”œâ”€â”€ fpga/
    â”‚   â””â”€â”€ DE2_115/
    â”‚       â”œâ”€â”€ constraints/    # Timing constraints (.sdc), pin assignments
    â”‚       â”œâ”€â”€ synth/          # Post-synthesis netlists
    â”‚       â”œâ”€â”€ impl/           # Post-P&R bitstream (.sof)
    â”‚       â””â”€â”€ reports/        # Timing, utilization, and power reports
    â””â”€â”€ asic/
        â””â”€â”€ sky130/
            â”œâ”€â”€ constraints/    # Timing constraints, floorplan
            â”œâ”€â”€ results/        # Final GDSII, netlists, Liberty files
            â”œâ”€â”€ reports/        # Timing, utilization, and power reports
            â””â”€â”€ workspace/      # Intermediate files generated by tools
```

---

### How to 

---

### Recommended Resources

---

Stay tuned for documentation, simulator, and toolchain updates.
PRs and contributions are welcome â€” unless you're from USP. ğŸ˜‰
