
"smart_sources:Verilog/AXI协议.md": {"path":"Verilog/AXI协议.md","last_embed":{"hash":"281086c9950d60524d92577be055b248e90b5081704275c5a19cf18c9ec32411"},"embeddings":{},"last_read":{"hash":"281086c9950d60524d92577be055b248e90b5081704275c5a19cf18c9ec32411","at":1736915195380},"class_name":"SmartSource","outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-b3d7ebc12e03ddda1e98a28e46113656_b.jpg","line":16},{"title":"img","target":"https://pic4.zhimg.com/80/v2-29456bf72c865f899120e5831be6df9f_720w.webp","line":40},{"title":"img","target":"https://pic2.zhimg.com/80/v2-443c135585151f894aa027e3a7a9c5c9_720w.webp","line":47},{"title":"img","target":"https://pic2.zhimg.com/v2-a6e51551babb93b78c9d270b606488f9_b.jpg","line":59},{"title":"img","target":"https://pic2.zhimg.com/v2-19287a9f0b12581352755c6cfd2740b9_b.jpg","line":65},{"title":"img","target":"https://pic3.zhimg.com/v2-d0271bfdbc05fe218c3a7ab8c2388ed2_b.jpg","line":73},{"title":"img","target":"https://pic2.zhimg.com/v2-91951c9c4cf3937335e18a8e6281e3c1_b.jpg","line":77},{"title":"img","target":"https://pic3.zhimg.com/v2-a91382c8e1789f8de0f42682ca8e1662_b.jpg","line":94},{"title":"img","target":"https://pic2.zhimg.com/v2-7215cfce2550df711b8adec538cc2bf5_b.jpg","line":100},{"title":"img","target":"https://pic2.zhimg.com/v2-be11e6e17b6448f80224cf4dc40c233d_b.jpg","line":104},{"title":"img","target":"https://pic4.zhimg.com/v2-0c3e62810ddea27b4687adabd326972b_b.jpg","line":108},{"title":"img","target":"https://pic3.zhimg.com/v2-de400cd970f70fb4a313657ef32887ba_b.jpg","line":115},{"title":"img","target":"https://pic3.zhimg.com/v2-27d30f0bad26054384dc1b35a58cb26e_b.jpg","line":137},{"title":"img","target":"https://pic4.zhimg.com/v2-dbee69f22db6df610ad0bc92741c2a9f_b.jpg","line":164},{"title":"img","target":"https://pic3.zhimg.com/v2-24623adac725dc81f647035ba0b45afa_b.jpg","line":175},{"title":"img","target":"https://pic3.zhimg.com/v2-f4cb8c8dac4087d4e2352210155528ba_b.jpg","line":229},{"title":"img","target":"https://pic2.zhimg.com/v2-6d6002440dab0b3e565da7ecc9e5f069_b.jpg","line":238},{"title":"img","target":"https://pic2.zhimg.com/v2-705e00bcf74245e1ef795c51a2031821_b.jpg","line":266},{"title":"img","target":"https://pic4.zhimg.com/v2-8ae69f2f0090a8c679f721f3ba43984b_b.jpg","line":288},{"title":"img","target":"https://pic1.zhimg.com/v2-5957de75703a1d17ac59ebec82bb9ad4_b.jpg","line":304},{"title":"img","target":"https://pic2.zhimg.com/v2-a75f55e32422dbfeb0b6cc1cc05ac105_b.jpg","line":370},{"title":"img","target":"https://pic3.zhimg.com/v2-653adf5be05ed7c706f77614414286ce_b.jpg","line":416},{"title":"img","target":"https://pic2.zhimg.com/80/v2-2876a92cb7cab83c94aa1bc340fe3775_720w.webp","line":569},{"title":"img","target":"https://pic2.zhimg.com/80/v2-31ef19c0e9b46d3f8ed682e5e173d67d_720w.webp","line":573},{"title":"img","target":"https://pic2.zhimg.com/80/v2-88ea4c1a3a768f8270c3e62fcadbe635_720w.webp","line":585}],"last_import":{"mtime":1715298815102,"size":47017,"at":1736915163118,"hash":"281086c9950d60524d92577be055b248e90b5081704275c5a19cf18c9ec32411"},"blocks":{"#":[1,7],"#AXI了解":[8,307],"#AXI了解#1. AXI feature":[10,27],"#AXI了解#1. AXI feature#独立的**读写通道**与分离的**数据地址通道**":[12,17],"#AXI了解#1. AXI feature#独立的**读写通道**与分离的**数据地址通道**#{1}":[14,17],"#AXI了解#1. AXI feature#支持Outstanding":[18,27],"#AXI了解#1. AXI feature#支持Outstanding#{1}":[20,27],"#AXI了解#2.握手机制":[28,41],"#AXI了解#2.握手机制#2.1 握手的要求":[30,41],"#AXI了解#2.握手机制#2.1 握手的要求#{1}":[32,41],"#AXI了解#3. Transfer与Transaction":[42,48],"#AXI了解#3. Transfer与Transaction#{1}":[44,44],"#AXI了解#3. Transfer与Transaction#{2}":[45,46],"#AXI了解#3. Transfer与Transaction#{3}":[47,48],"#AXI了解#4. AXI突发传输":[49,95],"#AXI了解#4. AXI突发传输#{1}":[51,74],"#AXI了解#4. AXI突发传输#突发传输信号":[75,95],"#AXI了解#4. AXI突发传输#突发传输信号#{1}":[77,95],"#AXI了解#5. 其他的控制信号":[96,138],"#AXI了解#5. 其他的控制信号#5.1 保护功能支持":[98,112],"#AXI了解#5. 其他的控制信号#5.1 保护功能支持#{1}":[100,112],"#AXI了解#5. 其他的控制信号#5.2 cache信号支持":[113,138],"#AXI了解#5. 其他的控制信号#5.2 cache信号支持#{1}":[115,138],"#AXI了解#6. 原子访问机制":[139,207],"#AXI了解#6. 原子访问机制#6.1原子访问机制":[141,182],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{1}":[143,150],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{2}":[151,151],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{3}":[152,152],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{4}":[153,156],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{5}":[157,158],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{6}":[159,159],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{7}":[160,160],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{8}":[161,161],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{9}":[162,163],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{10}":[164,169],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{11}":[170,170],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{12}":[171,171],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{13}":[172,172],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{14}":[173,174],"#AXI了解#6. 原子访问机制#6.1原子访问机制#{15}":[175,182],"#AXI了解#6. 原子访问机制#6.2 AXI的响应信号":[183,207],"#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{1}":[185,200],"#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{2}":[201,201],"#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{3}":[202,202],"#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{4}":[203,203],"#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{5}":[204,205],"#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{6}":[206,207],"#AXI了解#7.AXI的Ordering model":[208,275],"#AXI了解#7.AXI的Ordering model#{1}":[210,213],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID":[214,275],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{1}":[216,221],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{2}":[222,222],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{3}":[223,223],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{4}":[224,224],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{5}":[225,226],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read":[227,243],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{1}":[229,232],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{2}":[233,233],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{3}":[234,234],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{4}":[235,235],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{5}":[236,237],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{6}":[238,243],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write":[244,259],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write#{1}":[246,247],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write#{2}":[248,249],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write#{3}":[250,251],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write#{4}":[252,259],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.3 AXI ID use":[260,275],"#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.3 AXI ID use#{1}":[262,275],"#AXI了解#8.数据总线":[276,289],"#AXI了解#8.数据总线#{1}":[278,289],"#AXI了解#9.非对齐访问":[290,307],"#AXI了解#9.非对齐访问#{1}":[292,307],"#AXI-Stream":[308,381],"#AXI-Stream#{1}":[310,311],"#AXI-Stream#{2}":[312,312],"#AXI-Stream#{3}":[313,313],"#AXI-Stream#{4}":[314,315],"#AXI-Stream#{5}":[316,325],"#AXI-Stream#{6}":[326,327],"#AXI-Stream#{7}":[328,331],"#AXI-Stream#{8}":[332,333],"#AXI-Stream#{9}":[334,335],"#AXI-Stream#{10}":[336,337],"#AXI-Stream#{11}":[338,361],"#AXI-Stream#{12}":[362,362],"#AXI-Stream#{13}":[363,363],"#AXI-Stream#{14}":[364,365],"#AXI-Stream#{15}":[366,381],"#AXI设计中的关键问题":[382,486],"#AXI设计中的关键问题#AXI如何提高性能":[384,397],"#AXI设计中的关键问题#AXI如何提高性能#{1}":[386,397],"#AXI设计中的关键问题#AXI的memory feature":[398,403],"#AXI设计中的关键问题#AXI的memory feature#{1}":[400,403],"#AXI设计中的关键问题#AXI的Order考虑":[404,431],"#AXI设计中的关键问题#AXI的Order考虑#{1}":[406,431],"#AXI设计中的关键问题#AXI的debug":[432,486],"#AXI设计中的关键问题#AXI的debug#{1}":[434,437],"#AXI设计中的关键问题#AXI的debug#{2}":[438,439],"#AXI设计中的关键问题#AXI的debug#{3}":[440,444],"#AXI设计中的关键问题#AXI的debug#{4}":[445,446],"#AXI设计中的关键问题#AXI的debug#{5}":[447,448],"#AXI设计中的关键问题#AXI的debug#{6}":[449,486],"#别吹AXI总线了，她到底好在哪？":[487,628],"#别吹AXI总线了，她到底好在哪？#1. 如何评估性能":[489,511],"#别吹AXI总线了，她到底好在哪？#1. 如何评估性能#{1}":[491,511],"#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响":[512,564],"#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{1}":[514,515],"#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{2}":[516,516],"#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{3}":[517,517],"#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{4}":[518,519],"#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{5}":[520,559],"#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{6}":[560,560],"#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{7}":[561,562],"#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{8}":[563,564],"#别吹AXI总线了，她到底好在哪？#3. Out of order对性能的影响":[565,576],"#别吹AXI总线了，她到底好在哪？#3. Out of order对性能的影响#{1}":[567,576],"#别吹AXI总线了，她到底好在哪？#4.交织 Interleave":[577,590],"#别吹AXI总线了，她到底好在哪？#4.交织 Interleave#{1}":[579,590],"#别吹AXI总线了，她到底好在哪？#5.Other":[591,607],"#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS":[593,607],"#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS#{1}":[595,598],"#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS#{2}":[599,599],"#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS#{3}":[600,601],"#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS#{4}":[602,607],"#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer":[608,628],"#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{1}":[610,613],"#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{2}":[614,614],"#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{3}":[615,615],"#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{4}":[616,616],"#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{5}":[617,617],"#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{6}":[618,628]}},"smart_blocks:Verilog/AXI协议.md#": {"path":null,"last_embed":{"hash":"76840c245f4bf93b9c1a1a63eff7c3d3c2d53885da0b93b52ad7b56b2ffe03cf"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"76840c245f4bf93b9c1a1a63eff7c3d3c2d53885da0b93b52ad7b56b2ffe03cf","at":1736915178365},"key":"Verilog/AXI协议.md#","lines":[1,7],"size":140,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解": {"path":null,"last_embed":{"hash":"0f19acd3d8341f2751c6992cc3ad90c8420335c0eab35aa036835d9a8d6c67ed"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"0f19acd3d8341f2751c6992cc3ad90c8420335c0eab35aa036835d9a8d6c67ed","at":1736915178495},"key":"Verilog/AXI协议.md#AXI了解","lines":[8,307],"size":12171,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-b3d7ebc12e03ddda1e98a28e46113656_b.jpg","line":9},{"title":"img","target":"https://pic4.zhimg.com/80/v2-29456bf72c865f899120e5831be6df9f_720w.webp","line":33},{"title":"img","target":"https://pic2.zhimg.com/80/v2-443c135585151f894aa027e3a7a9c5c9_720w.webp","line":40},{"title":"img","target":"https://pic2.zhimg.com/v2-a6e51551babb93b78c9d270b606488f9_b.jpg","line":52},{"title":"img","target":"https://pic2.zhimg.com/v2-19287a9f0b12581352755c6cfd2740b9_b.jpg","line":58},{"title":"img","target":"https://pic3.zhimg.com/v2-d0271bfdbc05fe218c3a7ab8c2388ed2_b.jpg","line":66},{"title":"img","target":"https://pic2.zhimg.com/v2-91951c9c4cf3937335e18a8e6281e3c1_b.jpg","line":70},{"title":"img","target":"https://pic3.zhimg.com/v2-a91382c8e1789f8de0f42682ca8e1662_b.jpg","line":87},{"title":"img","target":"https://pic2.zhimg.com/v2-7215cfce2550df711b8adec538cc2bf5_b.jpg","line":93},{"title":"img","target":"https://pic2.zhimg.com/v2-be11e6e17b6448f80224cf4dc40c233d_b.jpg","line":97},{"title":"img","target":"https://pic4.zhimg.com/v2-0c3e62810ddea27b4687adabd326972b_b.jpg","line":101},{"title":"img","target":"https://pic3.zhimg.com/v2-de400cd970f70fb4a313657ef32887ba_b.jpg","line":108},{"title":"img","target":"https://pic3.zhimg.com/v2-27d30f0bad26054384dc1b35a58cb26e_b.jpg","line":130},{"title":"img","target":"https://pic4.zhimg.com/v2-dbee69f22db6df610ad0bc92741c2a9f_b.jpg","line":157},{"title":"img","target":"https://pic3.zhimg.com/v2-24623adac725dc81f647035ba0b45afa_b.jpg","line":168},{"title":"img","target":"https://pic3.zhimg.com/v2-f4cb8c8dac4087d4e2352210155528ba_b.jpg","line":222},{"title":"img","target":"https://pic2.zhimg.com/v2-6d6002440dab0b3e565da7ecc9e5f069_b.jpg","line":231},{"title":"img","target":"https://pic2.zhimg.com/v2-705e00bcf74245e1ef795c51a2031821_b.jpg","line":259},{"title":"img","target":"https://pic4.zhimg.com/v2-8ae69f2f0090a8c679f721f3ba43984b_b.jpg","line":281},{"title":"img","target":"https://pic1.zhimg.com/v2-5957de75703a1d17ac59ebec82bb9ad4_b.jpg","line":297}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#1. AXI feature": {"path":null,"last_embed":{"hash":"f3cc5e51e38f17eadbe6f7bff3dd00bd0b892db72dfbfa5e7fc40ac02c63227b"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"f3cc5e51e38f17eadbe6f7bff3dd00bd0b892db72dfbfa5e7fc40ac02c63227b","at":1736915178621},"key":"Verilog/AXI协议.md#AXI了解#1. AXI feature","lines":[10,27],"size":531,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-b3d7ebc12e03ddda1e98a28e46113656_b.jpg","line":7}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#1. AXI feature#独立的**读写通道**与分离的**数据地址通道**": {"path":null,"last_embed":{"hash":"0e9fa531f126f3d19b64a16c46cb9490f58a4e63d24dfae967f5bc17f05ae11c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"0e9fa531f126f3d19b64a16c46cb9490f58a4e63d24dfae967f5bc17f05ae11c","at":1736915178746},"key":"Verilog/AXI协议.md#AXI了解#1. AXI feature#独立的**读写通道**与分离的**数据地址通道**","lines":[12,17],"size":144,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-b3d7ebc12e03ddda1e98a28e46113656_b.jpg","line":5}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#1. AXI feature#独立的**读写通道**与分离的**数据地址通道**#{1}": {"path":null,"last_embed":{"hash":"951270feaa6ee0539accdadb1ea826ff45d57cb81b4410b031d45732b5592e5e"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"951270feaa6ee0539accdadb1ea826ff45d57cb81b4410b031d45732b5592e5e","at":1736915178875},"key":"Verilog/AXI协议.md#AXI了解#1. AXI feature#独立的**读写通道**与分离的**数据地址通道**#{1}","lines":[14,17],"size":113,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-b3d7ebc12e03ddda1e98a28e46113656_b.jpg","line":3}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#1. AXI feature#支持Outstanding": {"path":null,"last_embed":{"hash":"bfc4c2c3c976dfe6b04bb5c975272f0953812ea0a99a929389c2fd17e2064c5f"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"bfc4c2c3c976dfe6b04bb5c975272f0953812ea0a99a929389c2fd17e2064c5f","at":1736915179001},"key":"Verilog/AXI协议.md#AXI了解#1. AXI feature#支持Outstanding","lines":[18,27],"size":367,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#1. AXI feature#支持Outstanding#{1}": {"path":null,"last_embed":{"hash":"d21ceee7d18b5c14f792a4f6eff5bd475178affb0380ed1353242140e36375b4"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"d21ceee7d18b5c14f792a4f6eff5bd475178affb0380ed1353242140e36375b4","at":1736915179126},"key":"Verilog/AXI协议.md#AXI了解#1. AXI feature#支持Outstanding#{1}","lines":[20,27],"size":348,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#2.握手机制": {"path":null,"last_embed":{"hash":"78f128f2b469b4125120f935563057c180ac2c9583258b1b42fd93683c447284"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"78f128f2b469b4125120f935563057c180ac2c9583258b1b42fd93683c447284","at":1736915179251},"key":"Verilog/AXI协议.md#AXI了解#2.握手机制","lines":[28,41],"size":366,"outlinks":[{"title":"img","target":"https://pic4.zhimg.com/80/v2-29456bf72c865f899120e5831be6df9f_720w.webp","line":13}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#2.握手机制#2.1 握手的要求": {"path":null,"last_embed":{"hash":"10527af910e06f1ea038a3cb35c06a580eda2ebcacaf9029e8bb6a874449ce64"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"10527af910e06f1ea038a3cb35c06a580eda2ebcacaf9029e8bb6a874449ce64","at":1736915179378},"key":"Verilog/AXI协议.md#AXI了解#2.握手机制#2.1 握手的要求","lines":[30,41],"size":355,"outlinks":[{"title":"img","target":"https://pic4.zhimg.com/80/v2-29456bf72c865f899120e5831be6df9f_720w.webp","line":11}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#2.握手机制#2.1 握手的要求#{1}": {"path":null,"last_embed":{"hash":"59d55ea68033b368c71ac40b28cf4d12b5eb24d1210ea56ffaddf62e3a8f0b3d"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"59d55ea68033b368c71ac40b28cf4d12b5eb24d1210ea56ffaddf62e3a8f0b3d","at":1736915179502},"key":"Verilog/AXI协议.md#AXI了解#2.握手机制#2.1 握手的要求#{1}","lines":[32,41],"size":340,"outlinks":[{"title":"img","target":"https://pic4.zhimg.com/80/v2-29456bf72c865f899120e5831be6df9f_720w.webp","line":9}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#3. Transfer与Transaction": {"path":null,"last_embed":{"hash":"81a4e0f4407588bb818cd9d2712d4ccd4314e0d7f04c9b2e2466e748469fa161"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"81a4e0f4407588bb818cd9d2712d4ccd4314e0d7f04c9b2e2466e748469fa161","at":1736915179628},"key":"Verilog/AXI协议.md#AXI了解#3. Transfer与Transaction","lines":[42,48],"size":363,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/80/v2-443c135585151f894aa027e3a7a9c5c9_720w.webp","line":6}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#3. Transfer与Transaction#{1}": {"path":null,"last_embed":{"hash":"411ea2b707e4ea9febdfdbc99befb67504c978c874b1a1027c60210250732561"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"411ea2b707e4ea9febdfdbc99befb67504c978c874b1a1027c60210250732561","at":1736915179753},"key":"Verilog/AXI协议.md#AXI了解#3. Transfer与Transaction#{1}","lines":[44,44],"size":167,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#3. Transfer与Transaction#{2}": {"path":null,"last_embed":{"hash":"016d67307165565be394c34df4c2619f2e5f13bd844d98cca4bc14d89e72254c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"016d67307165565be394c34df4c2619f2e5f13bd844d98cca4bc14d89e72254c","at":1736915179877},"key":"Verilog/AXI协议.md#AXI了解#3. Transfer与Transaction#{2}","lines":[45,46],"size":86,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#3. Transfer与Transaction#{3}": {"path":null,"last_embed":{"hash":"e863eb937fe0650b0fa58e47a713146b36d3a6c6b24c5091f0564c4c2e278250"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"e863eb937fe0650b0fa58e47a713146b36d3a6c6b24c5091f0564c4c2e278250","at":1736915180004},"key":"Verilog/AXI协议.md#AXI了解#3. Transfer与Transaction#{3}","lines":[47,48],"size":80,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/80/v2-443c135585151f894aa027e3a7a9c5c9_720w.webp","line":1}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#4. AXI突发传输": {"path":null,"last_embed":{"hash":"f503edbb00c8f96fedd9e44e8542a9a271f829f19f77adb4218c815be05c4f0c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"f503edbb00c8f96fedd9e44e8542a9a271f829f19f77adb4218c815be05c4f0c","at":1736915180130},"key":"Verilog/AXI协议.md#AXI了解#4. AXI突发传输","lines":[49,95],"size":1636,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-a6e51551babb93b78c9d270b606488f9_b.jpg","line":11},{"title":"img","target":"https://pic2.zhimg.com/v2-19287a9f0b12581352755c6cfd2740b9_b.jpg","line":17},{"title":"img","target":"https://pic3.zhimg.com/v2-d0271bfdbc05fe218c3a7ab8c2388ed2_b.jpg","line":25},{"title":"img","target":"https://pic2.zhimg.com/v2-91951c9c4cf3937335e18a8e6281e3c1_b.jpg","line":29},{"title":"img","target":"https://pic3.zhimg.com/v2-a91382c8e1789f8de0f42682ca8e1662_b.jpg","line":46}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#4. AXI突发传输#{1}": {"path":null,"last_embed":{"hash":"4e32af2dec4a65902e34c948beae7795d396a0fe64b4dbb44662067935ce3b1b"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"4e32af2dec4a65902e34c948beae7795d396a0fe64b4dbb44662067935ce3b1b","at":1736915180266},"key":"Verilog/AXI协议.md#AXI了解#4. AXI突发传输#{1}","lines":[51,74],"size":606,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-a6e51551babb93b78c9d270b606488f9_b.jpg","line":9},{"title":"img","target":"https://pic2.zhimg.com/v2-19287a9f0b12581352755c6cfd2740b9_b.jpg","line":15},{"title":"img","target":"https://pic3.zhimg.com/v2-d0271bfdbc05fe218c3a7ab8c2388ed2_b.jpg","line":23}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#4. AXI突发传输#突发传输信号": {"path":null,"last_embed":{"hash":"0e9a6c709b81e62311435327a7b3b8f4d64c09a42bf330bb2dec836954d801ca"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"0e9a6c709b81e62311435327a7b3b8f4d64c09a42bf330bb2dec836954d801ca","at":1736915180403},"key":"Verilog/AXI协议.md#AXI了解#4. AXI突发传输#突发传输信号","lines":[75,95],"size":1014,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-91951c9c4cf3937335e18a8e6281e3c1_b.jpg","line":3},{"title":"img","target":"https://pic3.zhimg.com/v2-a91382c8e1789f8de0f42682ca8e1662_b.jpg","line":20}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#4. AXI突发传输#突发传输信号#{1}": {"path":null,"last_embed":{"hash":"45a7a7a3b6297bf8413e3fec7205b3d569e07fc7602d289223ef8bb2a20d2746"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"45a7a7a3b6297bf8413e3fec7205b3d569e07fc7602d289223ef8bb2a20d2746","at":1736915180537},"key":"Verilog/AXI协议.md#AXI了解#4. AXI突发传输#突发传输信号#{1}","lines":[77,95],"size":1002,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-91951c9c4cf3937335e18a8e6281e3c1_b.jpg","line":1},{"title":"img","target":"https://pic3.zhimg.com/v2-a91382c8e1789f8de0f42682ca8e1662_b.jpg","line":18}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#5. 其他的控制信号": {"path":null,"last_embed":{"hash":"75144444e55010c687416661168e101373eb86aee43b4e8238a1e05ea96bb42a"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"75144444e55010c687416661168e101373eb86aee43b4e8238a1e05ea96bb42a","at":1736915180671},"key":"Verilog/AXI协议.md#AXI了解#5. 其他的控制信号","lines":[96,138],"size":2669,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-7215cfce2550df711b8adec538cc2bf5_b.jpg","line":5},{"title":"img","target":"https://pic2.zhimg.com/v2-be11e6e17b6448f80224cf4dc40c233d_b.jpg","line":9},{"title":"img","target":"https://pic4.zhimg.com/v2-0c3e62810ddea27b4687adabd326972b_b.jpg","line":13},{"title":"img","target":"https://pic3.zhimg.com/v2-de400cd970f70fb4a313657ef32887ba_b.jpg","line":20},{"title":"img","target":"https://pic3.zhimg.com/v2-27d30f0bad26054384dc1b35a58cb26e_b.jpg","line":42}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#5. 其他的控制信号#5.1 保护功能支持": {"path":null,"last_embed":{"hash":"fde0f75cd52f35682cf59c08848e49f6272a33b0d14b0ded2f6f06cb7523fd6f"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"fde0f75cd52f35682cf59c08848e49f6272a33b0d14b0ded2f6f06cb7523fd6f","at":1736915180805},"key":"Verilog/AXI协议.md#AXI了解#5. 其他的控制信号#5.1 保护功能支持","lines":[98,112],"size":955,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-7215cfce2550df711b8adec538cc2bf5_b.jpg","line":3},{"title":"img","target":"https://pic2.zhimg.com/v2-be11e6e17b6448f80224cf4dc40c233d_b.jpg","line":7},{"title":"img","target":"https://pic4.zhimg.com/v2-0c3e62810ddea27b4687adabd326972b_b.jpg","line":11}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#5. 其他的控制信号#5.1 保护功能支持#{1}": {"path":null,"last_embed":{"hash":"2d51ff8ac6c3f8cb3e28b3daec977cb7d5d9c94d793065723907ae8d8ca81673"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"2d51ff8ac6c3f8cb3e28b3daec977cb7d5d9c94d793065723907ae8d8ca81673","at":1736915180938},"key":"Verilog/AXI协议.md#AXI了解#5. 其他的控制信号#5.1 保护功能支持#{1}","lines":[100,112],"size":939,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-7215cfce2550df711b8adec538cc2bf5_b.jpg","line":1},{"title":"img","target":"https://pic2.zhimg.com/v2-be11e6e17b6448f80224cf4dc40c233d_b.jpg","line":5},{"title":"img","target":"https://pic4.zhimg.com/v2-0c3e62810ddea27b4687adabd326972b_b.jpg","line":9}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#5. 其他的控制信号#5.2 cache信号支持": {"path":null,"last_embed":{"hash":"c4caf6369f9343e84b89da9dd0fab13cb43e95233441dc53eb66ad6dde594fc6"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"c4caf6369f9343e84b89da9dd0fab13cb43e95233441dc53eb66ad6dde594fc6","at":1736915181064},"key":"Verilog/AXI协议.md#AXI了解#5. 其他的控制信号#5.2 cache信号支持","lines":[113,138],"size":1698,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-de400cd970f70fb4a313657ef32887ba_b.jpg","line":3},{"title":"img","target":"https://pic3.zhimg.com/v2-27d30f0bad26054384dc1b35a58cb26e_b.jpg","line":25}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#5. 其他的控制信号#5.2 cache信号支持#{1}": {"path":null,"last_embed":{"hash":"3287a383abe72bfc1b0b3432423aa519a489724bcaa7c40a70091362523ad1aa"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"3287a383abe72bfc1b0b3432423aa519a489724bcaa7c40a70091362523ad1aa","at":1736915181197},"key":"Verilog/AXI协议.md#AXI了解#5. 其他的控制信号#5.2 cache信号支持#{1}","lines":[115,138],"size":1679,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-de400cd970f70fb4a313657ef32887ba_b.jpg","line":1},{"title":"img","target":"https://pic3.zhimg.com/v2-27d30f0bad26054384dc1b35a58cb26e_b.jpg","line":23}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制": {"path":null,"last_embed":{"hash":"6bff582110f7d81ee91f254519940f7855b6250753066a5b4c07664f10243da5"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"6bff582110f7d81ee91f254519940f7855b6250753066a5b4c07664f10243da5","at":1736915181328},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制","lines":[139,207],"size":2402,"outlinks":[{"title":"img","target":"https://pic4.zhimg.com/v2-dbee69f22db6df610ad0bc92741c2a9f_b.jpg","line":26},{"title":"img","target":"https://pic3.zhimg.com/v2-24623adac725dc81f647035ba0b45afa_b.jpg","line":37}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制": {"path":null,"last_embed":{"hash":"edee99baed07f950aec03752f963658bb82289d7ec2309536ecc3ab4cf4d58a6"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"edee99baed07f950aec03752f963658bb82289d7ec2309536ecc3ab4cf4d58a6","at":1736915181457},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制","lines":[141,182],"size":1683,"outlinks":[{"title":"img","target":"https://pic4.zhimg.com/v2-dbee69f22db6df610ad0bc92741c2a9f_b.jpg","line":24},{"title":"img","target":"https://pic3.zhimg.com/v2-24623adac725dc81f647035ba0b45afa_b.jpg","line":35}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{1}": {"path":null,"last_embed":{"hash":"c08facfd2f0ec78794bd249792ab72e1ade484aaea4e5eb36aca63dd9be7310c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"c08facfd2f0ec78794bd249792ab72e1ade484aaea4e5eb36aca63dd9be7310c","at":1736915181582},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{1}","lines":[143,150],"size":460,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{2}": {"path":null,"last_embed":{"hash":"73b98bff0f8fb72ac7590bb51a0a0261bd064de24b932febefeaed565b0a4fe7"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"73b98bff0f8fb72ac7590bb51a0a0261bd064de24b932febefeaed565b0a4fe7","at":1736915181715},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{2}","lines":[151,151],"size":30,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{3}": {"path":null,"last_embed":{"hash":"1f534b00c4f727d41dd193deb6dd20455466e78610703585d0e7955c98606c5d"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"1f534b00c4f727d41dd193deb6dd20455466e78610703585d0e7955c98606c5d","at":1736915181840},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{3}","lines":[152,152],"size":63,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{4}": {"path":null,"last_embed":{"hash":"35c1c66319b011d68fd41d392eda2e57b83c3d4af7ac5cf2c652fde73144c8e5"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"35c1c66319b011d68fd41d392eda2e57b83c3d4af7ac5cf2c652fde73144c8e5","at":1736915181971},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{4}","lines":[153,156],"size":58,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{5}": {"path":null,"last_embed":{"hash":"c999c74aeffda54bb4e649ebd2fe7d132a0dc198932d28f7b5e6c655f8504579"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"c999c74aeffda54bb4e649ebd2fe7d132a0dc198932d28f7b5e6c655f8504579","at":1736915182099},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{5}","lines":[157,158],"size":10,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{6}": {"path":null,"last_embed":{"hash":"bb92704a21ca9243302ff8b1c6d8e87a9c261e674253fb3184e53296a7325c09"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"bb92704a21ca9243302ff8b1c6d8e87a9c261e674253fb3184e53296a7325c09","at":1736915182231},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{6}","lines":[159,159],"size":78,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{7}": {"path":null,"last_embed":{"hash":"565855975a79d5ac5ce82a5e089b52d825584b0ea5963ba5dfe1a95e77d343c6"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"565855975a79d5ac5ce82a5e089b52d825584b0ea5963ba5dfe1a95e77d343c6","at":1736915182362},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{7}","lines":[160,160],"size":71,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{8}": {"path":null,"last_embed":{"hash":"0197a11b6674a3265d338c388dae9d0f73732ea78f845014f652d605a6e461ab"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"0197a11b6674a3265d338c388dae9d0f73732ea78f845014f652d605a6e461ab","at":1736915182492},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{8}","lines":[161,161],"size":80,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{9}": {"path":null,"last_embed":{"hash":"97ab24f9c69aee130bb0e6daebf81bb1e62470b5e302886b31ee920b65e56bbf"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"97ab24f9c69aee130bb0e6daebf81bb1e62470b5e302886b31ee920b65e56bbf","at":1736915182619},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{9}","lines":[162,163],"size":81,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{10}": {"path":null,"last_embed":{"hash":"7a962a852c80103025b7f5d25d70368e8722c7070ac712c799c2dd2e5ac93f9e"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"7a962a852c80103025b7f5d25d70368e8722c7070ac712c799c2dd2e5ac93f9e","at":1736915182744},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{10}","lines":[164,169],"size":93,"outlinks":[{"title":"img","target":"https://pic4.zhimg.com/v2-dbee69f22db6df610ad0bc92741c2a9f_b.jpg","line":1}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{11}": {"path":null,"last_embed":{"hash":"bb92704a21ca9243302ff8b1c6d8e87a9c261e674253fb3184e53296a7325c09"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"bb92704a21ca9243302ff8b1c6d8e87a9c261e674253fb3184e53296a7325c09","at":1736915182869},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{11}","lines":[170,170],"size":78,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{12}": {"path":null,"last_embed":{"hash":"84643ce6821f896b85b8d8f502edff9965155ac0d79df524c18a726818e3627b"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"84643ce6821f896b85b8d8f502edff9965155ac0d79df524c18a726818e3627b","at":1736915182997},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{12}","lines":[171,171],"size":71,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{13}": {"path":null,"last_embed":{"hash":"75e81e3d316afcf57d522fca6294eca716c57fbff840f11da2895e4391b53308"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"75e81e3d316afcf57d522fca6294eca716c57fbff840f11da2895e4391b53308","at":1736915183117},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{13}","lines":[172,172],"size":84,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{14}": {"path":null,"last_embed":{"hash":"608dccca330de6e32d30cd5853a9015d38dc51b916625da4975b1e8896319f88"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"608dccca330de6e32d30cd5853a9015d38dc51b916625da4975b1e8896319f88","at":1736915183245},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{14}","lines":[173,174],"size":159,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{15}": {"path":null,"last_embed":{"hash":"d51eb6672e479e91f3477f3b50b388c3157164933be99d12eca3ea05ca855d64"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"d51eb6672e479e91f3477f3b50b388c3157164933be99d12eca3ea05ca855d64","at":1736915183372},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.1原子访问机制#{15}","lines":[175,182],"size":238,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-24623adac725dc81f647035ba0b45afa_b.jpg","line":1}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号": {"path":null,"last_embed":{"hash":"eee6554ec31a1a8221e9374a63b082d96486a7e0baed5106653b69381ecba351"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"eee6554ec31a1a8221e9374a63b082d96486a7e0baed5106653b69381ecba351","at":1736915183501},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号","lines":[183,207],"size":704,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{1}": {"path":null,"last_embed":{"hash":"8e93dc5019c085f465a21e691c41f2692599e79a52cd33b2e32d0d0814e8cc6d"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"8e93dc5019c085f465a21e691c41f2692599e79a52cd33b2e32d0d0814e8cc6d","at":1736915183629},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{1}","lines":[185,200],"size":340,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{2}": {"path":null,"last_embed":{"hash":"82a751d804aed3e161415b5fb2aaacc6227b6b99e829a186f34f17b903762e1e"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"82a751d804aed3e161415b5fb2aaacc6227b6b99e829a186f34f17b903762e1e","at":1736915183757},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{2}","lines":[201,201],"size":66,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{3}": {"path":null,"last_embed":{"hash":"9b49a5b17868a608f7847af9cb6f78436a939ad7db2e031dac17281ab593237e"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"9b49a5b17868a608f7847af9cb6f78436a939ad7db2e031dac17281ab593237e","at":1736915183882},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{3}","lines":[202,202],"size":33,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{4}": {"path":null,"last_embed":{"hash":"90f7e86e731ce9f785c64ba9637b1858d7370a9e06831f37ca667f84d563ca5b"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"90f7e86e731ce9f785c64ba9637b1858d7370a9e06831f37ca667f84d563ca5b","at":1736915184012},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{4}","lines":[203,203],"size":85,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{5}": {"path":null,"last_embed":{"hash":"1f7acf93a5f10ff61d0e0a5cccc4e252e01a1dc3315ecfb44dfd405c0f590375"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"1f7acf93a5f10ff61d0e0a5cccc4e252e01a1dc3315ecfb44dfd405c0f590375","at":1736915184137},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{5}","lines":[204,205],"size":81,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{6}": {"path":null,"last_embed":{"hash":"4c30ab6606d9e5de9623004a941a564e1b60339b96fcfd836eace11e9d110abd"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"4c30ab6606d9e5de9623004a941a564e1b60339b96fcfd836eace11e9d110abd","at":1736915184269},"key":"Verilog/AXI协议.md#AXI了解#6. 原子访问机制#6.2 AXI的响应信号#{6}","lines":[206,207],"size":76,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model": {"path":null,"last_embed":{"hash":"ea0d9af3646f2ced3b6a113a4d01240d486c8ed1a6b5d13d3bade05345f4d88f"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"ea0d9af3646f2ced3b6a113a4d01240d486c8ed1a6b5d13d3bade05345f4d88f","at":1736915184398},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model","lines":[208,275],"size":2733,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-f4cb8c8dac4087d4e2352210155528ba_b.jpg","line":22},{"title":"img","target":"https://pic2.zhimg.com/v2-6d6002440dab0b3e565da7ecc9e5f069_b.jpg","line":31},{"title":"img","target":"https://pic2.zhimg.com/v2-705e00bcf74245e1ef795c51a2031821_b.jpg","line":59}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#{1}": {"path":null,"last_embed":{"hash":"ab13f4d3eeb3835371a58aa94b6e83a9a3684c6ac2d2de2b9b9aa0ff4fbe4311"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"ab13f4d3eeb3835371a58aa94b6e83a9a3684c6ac2d2de2b9b9aa0ff4fbe4311","at":1736915184532},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#{1}","lines":[210,213],"size":192,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID": {"path":null,"last_embed":{"hash":"03659bca6c712168e450b38781c01f290ce380f09316032bcd672db0fabc71cc"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"03659bca6c712168e450b38781c01f290ce380f09316032bcd672db0fabc71cc","at":1736915184667},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID","lines":[214,275],"size":2515,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-f4cb8c8dac4087d4e2352210155528ba_b.jpg","line":16},{"title":"img","target":"https://pic2.zhimg.com/v2-6d6002440dab0b3e565da7ecc9e5f069_b.jpg","line":25},{"title":"img","target":"https://pic2.zhimg.com/v2-705e00bcf74245e1ef795c51a2031821_b.jpg","line":53}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{1}": {"path":null,"last_embed":{"hash":"0d532e99136d78d9b15dd7d20923eda7e8b382045310ebc28b0cec5f179219f9"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"0d532e99136d78d9b15dd7d20923eda7e8b382045310ebc28b0cec5f179219f9","at":1736915184798},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{1}","lines":[216,221],"size":188,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{2}": {"path":null,"last_embed":{"hash":"7559071e76fa9e6f17547633f26ffe957f74d5720a4a27d83ed321e1f1006645"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"7559071e76fa9e6f17547633f26ffe957f74d5720a4a27d83ed321e1f1006645","at":1736915184922},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{2}","lines":[222,222],"size":31,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{3}": {"path":null,"last_embed":{"hash":"61d76d7e9f7ba0a36cfe61e7e60088bec40f7562fda434a9331aa4ef5101c710"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"61d76d7e9f7ba0a36cfe61e7e60088bec40f7562fda434a9331aa4ef5101c710","at":1736915185050},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{3}","lines":[223,223],"size":46,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{4}": {"path":null,"last_embed":{"hash":"11fcb0ff36b338050c5d8a8a8b80763e1eb115142c3054fae563563595e74fcb"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"11fcb0ff36b338050c5d8a8a8b80763e1eb115142c3054fae563563595e74fcb","at":1736915185181},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{4}","lines":[224,224],"size":44,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{5}": {"path":null,"last_embed":{"hash":"5dfaa74a08009c5215a4864acc10a1749451fabb2a374f5803545b74c98ef713"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"5dfaa74a08009c5215a4864acc10a1749451fabb2a374f5803545b74c98ef713","at":1736915185311},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#{5}","lines":[225,226],"size":36,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read": {"path":null,"last_embed":{"hash":"b61c452c614a84e8f2744ecb34e8d47b842d6759601af40ad1d63bd9f05bf0dc"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"b61c452c614a84e8f2744ecb34e8d47b842d6759601af40ad1d63bd9f05bf0dc","at":1736915185440},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read","lines":[227,243],"size":818,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-f4cb8c8dac4087d4e2352210155528ba_b.jpg","line":3},{"title":"img","target":"https://pic2.zhimg.com/v2-6d6002440dab0b3e565da7ecc9e5f069_b.jpg","line":12}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{1}": {"path":null,"last_embed":{"hash":"a2e771e328cdb379ca652557e70d9702c93793ae296153803bf6c483b9db83f0"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"a2e771e328cdb379ca652557e70d9702c93793ae296153803bf6c483b9db83f0","at":1736915185569},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{1}","lines":[229,232],"size":81,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-f4cb8c8dac4087d4e2352210155528ba_b.jpg","line":1}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{2}": {"path":null,"last_embed":{"hash":"b67ad1f5dca0a3bd2e59b28806c7740a066158244e362a7d4c18f13e7e0deaef"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"b67ad1f5dca0a3bd2e59b28806c7740a066158244e362a7d4c18f13e7e0deaef","at":1736915185697},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{2}","lines":[233,233],"size":107,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{3}": {"path":null,"last_embed":{"hash":"f49fcd054a1a4653c55b3e03841b6e6ea1c4cae13c9af034a636a9e03ad3f744"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"f49fcd054a1a4653c55b3e03841b6e6ea1c4cae13c9af034a636a9e03ad3f744","at":1736915185826},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{3}","lines":[234,234],"size":67,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{4}": {"path":null,"last_embed":{"hash":"8ad1a28a6124c681cc26813d1fbecfa78b1f523c454fa9795924c1d8703185b6"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"8ad1a28a6124c681cc26813d1fbecfa78b1f523c454fa9795924c1d8703185b6","at":1736915185964},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{4}","lines":[235,235],"size":160,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{5}": {"path":null,"last_embed":{"hash":"5ae61d7c8aa20c7388f539c41c6a0c21c118e375f95bad36eed29b4dcdbac031"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"5ae61d7c8aa20c7388f539c41c6a0c21c118e375f95bad36eed29b4dcdbac031","at":1736915186094},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{5}","lines":[236,237],"size":75,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{6}": {"path":null,"last_embed":{"hash":"04f363ac27f68040d229bccc8cdabc5705a3fa20a924f419e6edeaf6751bb2ab"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"04f363ac27f68040d229bccc8cdabc5705a3fa20a924f419e6edeaf6751bb2ab","at":1736915186225},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.1 write or read#{6}","lines":[238,243],"size":297,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-6d6002440dab0b3e565da7ecc9e5f069_b.jpg","line":1}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write": {"path":null,"last_embed":{"hash":"f6f50ba56f64e3fab861ecd183ede6a502f80bc3d71b53aa7a292c4d2f8861de"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"f6f50ba56f64e3fab861ecd183ede6a502f80bc3d71b53aa7a292c4d2f8861de","at":1736915186359},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write","lines":[244,259],"size":544,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write#{1}": {"path":null,"last_embed":{"hash":"94923236fe0ce1fdae8d71a1b1d87c1c0468a18a12bc09f3b5f06e56517d240c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"94923236fe0ce1fdae8d71a1b1d87c1c0468a18a12bc09f3b5f06e56517d240c","at":1736915186488},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write#{1}","lines":[246,247],"size":113,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write#{2}": {"path":null,"last_embed":{"hash":"449ca13890b23357627d473933d563451b995b4753ce87af799956a9ed46042d"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"449ca13890b23357627d473933d563451b995b4753ce87af799956a9ed46042d","at":1736915186619},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write#{2}","lines":[248,249],"size":39,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write#{3}": {"path":null,"last_embed":{"hash":"d66a810eaae7418d7085ca590b68240d8eb50e9df136e8258c034c44d99428f5"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"d66a810eaae7418d7085ca590b68240d8eb50e9df136e8258c034c44d99428f5","at":1736915186750},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write#{3}","lines":[250,251],"size":50,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write#{4}": {"path":null,"last_embed":{"hash":"7ea6dffd03be7d2a4037f544fc2b656a9f84e6ee4e97ed958cb57fb1148e2f2c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"7ea6dffd03be7d2a4037f544fc2b656a9f84e6ee4e97ed958cb57fb1148e2f2c","at":1736915186882},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.2 read and write#{4}","lines":[252,259],"size":312,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.3 AXI ID use": {"path":null,"last_embed":{"hash":"6ffc12b7531c0d4e4d3b7cf8336451542679f8ea74580484997963493d6ab3e5"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"6ffc12b7531c0d4e4d3b7cf8336451542679f8ea74580484997963493d6ab3e5","at":1736915187014},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.3 AXI ID use","lines":[260,275],"size":780,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-705e00bcf74245e1ef795c51a2031821_b.jpg","line":7}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.3 AXI ID use#{1}": {"path":null,"last_embed":{"hash":"e37de34fc49bf4b1446526082889a92326a0094510a4485928a5e3781f755a6e"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"e37de34fc49bf4b1446526082889a92326a0094510a4485928a5e3781f755a6e","at":1736915187143},"key":"Verilog/AXI协议.md#AXI了解#7.AXI的Ordering model#7.1 Transfer ID#7.1.3 AXI ID use#{1}","lines":[262,275],"size":757,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-705e00bcf74245e1ef795c51a2031821_b.jpg","line":5}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#8.数据总线": {"path":null,"last_embed":{"hash":"2cb92f7ce99e50394fe1f59d7e6bc7112dfec8fba0a855f9207f54a42897b5d3"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"2cb92f7ce99e50394fe1f59d7e6bc7112dfec8fba0a855f9207f54a42897b5d3","at":1736915187270},"key":"Verilog/AXI协议.md#AXI了解#8.数据总线","lines":[276,289],"size":592,"outlinks":[{"title":"img","target":"https://pic4.zhimg.com/v2-8ae69f2f0090a8c679f721f3ba43984b_b.jpg","line":13}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#8.数据总线#{1}": {"path":null,"last_embed":{"hash":"05c98be91efcd82d8bfbb1d119bdff9f04b6cf94cc3f7a18149b3d8f40af0bb4"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"05c98be91efcd82d8bfbb1d119bdff9f04b6cf94cc3f7a18149b3d8f40af0bb4","at":1736915187402},"key":"Verilog/AXI协议.md#AXI了解#8.数据总线#{1}","lines":[278,289],"size":581,"outlinks":[{"title":"img","target":"https://pic4.zhimg.com/v2-8ae69f2f0090a8c679f721f3ba43984b_b.jpg","line":11}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#9.非对齐访问": {"path":null,"last_embed":{"hash":"43bd887df3a11d32e1a1e08e6527f6effc861be294be6da9a9c7fa41d14567f9"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"43bd887df3a11d32e1a1e08e6527f6effc861be294be6da9a9c7fa41d14567f9","at":1736915187529},"key":"Verilog/AXI协议.md#AXI了解#9.非对齐访问","lines":[290,307],"size":862,"outlinks":[{"title":"img","target":"https://pic1.zhimg.com/v2-5957de75703a1d17ac59ebec82bb9ad4_b.jpg","line":15}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI了解#9.非对齐访问#{1}": {"path":null,"last_embed":{"hash":"2c31da136b3d4e44f939990910abe8c1140504060a40b35c7d20f65c9e79994c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"2c31da136b3d4e44f939990910abe8c1140504060a40b35c7d20f65c9e79994c","at":1736915187661},"key":"Verilog/AXI协议.md#AXI了解#9.非对齐访问#{1}","lines":[292,307],"size":850,"outlinks":[{"title":"img","target":"https://pic1.zhimg.com/v2-5957de75703a1d17ac59ebec82bb9ad4_b.jpg","line":13}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream": {"path":null,"last_embed":{"hash":"0e04a3af2bf33277b25379ca9cce2e8cd8ad467cb7348eeac7c0e131c265b0ef"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"0e04a3af2bf33277b25379ca9cce2e8cd8ad467cb7348eeac7c0e131c265b0ef","at":1736915187792},"key":"Verilog/AXI协议.md#AXI-Stream","lines":[308,381],"size":3634,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-a75f55e32422dbfeb0b6cc1cc05ac105_b.jpg","line":63}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{1}": {"path":null,"last_embed":{"hash":"dc75d0feb3adc4bc2ba5a744c6c42b621b45b228498eddea86910db3da274fd4"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"dc75d0feb3adc4bc2ba5a744c6c42b621b45b228498eddea86910db3da274fd4","at":1736915187924},"key":"Verilog/AXI协议.md#AXI-Stream#{1}","lines":[310,311],"size":75,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{2}": {"path":null,"last_embed":{"hash":"5643652af2162517564b4e909097b640b07a12e1bb1654ceb6e91ca67e15708f"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"5643652af2162517564b4e909097b640b07a12e1bb1654ceb6e91ca67e15708f","at":1736915188054},"key":"Verilog/AXI协议.md#AXI-Stream#{2}","lines":[312,312],"size":41,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{3}": {"path":null,"last_embed":{"hash":"edc4b9a192143bfacd4f76aaa3857fa7f2679824cdb303b805cdfe944a561fa7"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"edc4b9a192143bfacd4f76aaa3857fa7f2679824cdb303b805cdfe944a561fa7","at":1736915188181},"key":"Verilog/AXI协议.md#AXI-Stream#{3}","lines":[313,313],"size":82,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{4}": {"path":null,"last_embed":{"hash":"df4e6ecd17a01b8101e5a011aade84ff84627b5883d3c667e1a26e1a6c59f9ab"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"df4e6ecd17a01b8101e5a011aade84ff84627b5883d3c667e1a26e1a6c59f9ab","at":1736915188308},"key":"Verilog/AXI协议.md#AXI-Stream#{4}","lines":[314,315],"size":36,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{5}": {"path":null,"last_embed":{"hash":"cba52603ffdfabe7e7878cf37a3c10bc5f516edce8b297e8fa0bff655cd93e8e"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"cba52603ffdfabe7e7878cf37a3c10bc5f516edce8b297e8fa0bff655cd93e8e","at":1736915188443},"key":"Verilog/AXI协议.md#AXI-Stream#{5}","lines":[316,325],"size":449,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{6}": {"path":null,"last_embed":{"hash":"3363e7416e8b0057945d1437daba690137804a391ab0ad3ca15ae0ba1bd75b0c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"3363e7416e8b0057945d1437daba690137804a391ab0ad3ca15ae0ba1bd75b0c","at":1736915188571},"key":"Verilog/AXI协议.md#AXI-Stream#{6}","lines":[326,327],"size":138,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{7}": {"path":null,"last_embed":{"hash":"c3538a5ecd65a197f486dbdc3e9e7c76d77272c98594946d59f43bc32520469d"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"c3538a5ecd65a197f486dbdc3e9e7c76d77272c98594946d59f43bc32520469d","at":1736915188701},"key":"Verilog/AXI协议.md#AXI-Stream#{7}","lines":[328,331],"size":226,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{8}": {"path":null,"last_embed":{"hash":"95216e891a0681702a201e6f2fc218668cd5fbae271a7e5785089a77cb5af00d"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"95216e891a0681702a201e6f2fc218668cd5fbae271a7e5785089a77cb5af00d","at":1736915188821},"key":"Verilog/AXI协议.md#AXI-Stream#{8}","lines":[332,333],"size":90,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{9}": {"path":null,"last_embed":{"hash":"003674e8e49783c9cd646760f7b0f07e1249e755543943308345b1521680eb2b"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"003674e8e49783c9cd646760f7b0f07e1249e755543943308345b1521680eb2b","at":1736915188951},"key":"Verilog/AXI协议.md#AXI-Stream#{9}","lines":[334,335],"size":107,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{10}": {"path":null,"last_embed":{"hash":"78e695b180ba97fd7f4b501714e25daff1dee806880f811bf5f5e43c2a443f98"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"78e695b180ba97fd7f4b501714e25daff1dee806880f811bf5f5e43c2a443f98","at":1736915189076},"key":"Verilog/AXI协议.md#AXI-Stream#{10}","lines":[336,337],"size":36,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{11}": {"path":null,"last_embed":{"hash":"3f96dc7e2d784c443a61636d6244ac088d7d35439004983ff1fc795511903843"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"3f96dc7e2d784c443a61636d6244ac088d7d35439004983ff1fc795511903843","at":1736915189202},"key":"Verilog/AXI协议.md#AXI-Stream#{11}","lines":[338,361],"size":1121,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{12}": {"path":null,"last_embed":{"hash":"1396085a71738b8e871c9adb482bb1c1bfa32e74e39fffc8dcb7f3b5846da51b"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"1396085a71738b8e871c9adb482bb1c1bfa32e74e39fffc8dcb7f3b5846da51b","at":1736915189327},"key":"Verilog/AXI协议.md#AXI-Stream#{12}","lines":[362,362],"size":47,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{13}": {"path":null,"last_embed":{"hash":"a4563dc886a00c51e141d552271fc1e5e389b61ce158ed2ee6f4dedef3139668"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"a4563dc886a00c51e141d552271fc1e5e389b61ce158ed2ee6f4dedef3139668","at":1736915189454},"key":"Verilog/AXI协议.md#AXI-Stream#{13}","lines":[363,363],"size":65,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{14}": {"path":null,"last_embed":{"hash":"115b35ae5737d4bc8a0f0f189cc74a629ece465462bb69b272af083ebd24a885"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"115b35ae5737d4bc8a0f0f189cc74a629ece465462bb69b272af083ebd24a885","at":1736915189583},"key":"Verilog/AXI协议.md#AXI-Stream#{14}","lines":[364,365],"size":114,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI-Stream#{15}": {"path":null,"last_embed":{"hash":"1885389dcd20bc14062ab56dd9447e75d43a43ebf6ca9decc609310711c6dd11"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"1885389dcd20bc14062ab56dd9447e75d43a43ebf6ca9decc609310711c6dd11","at":1736915189727},"key":"Verilog/AXI协议.md#AXI-Stream#{15}","lines":[366,381],"size":979,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/v2-a75f55e32422dbfeb0b6cc1cc05ac105_b.jpg","line":5}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题": {"path":null,"last_embed":{"hash":"f8c2dee95c75658a724ca0b14a5b0d43296a8dd7cab11acf23df1f5e56cdf5fe"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"f8c2dee95c75658a724ca0b14a5b0d43296a8dd7cab11acf23df1f5e56cdf5fe","at":1736915189855},"key":"Verilog/AXI协议.md#AXI设计中的关键问题","lines":[382,486],"size":4594,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-653adf5be05ed7c706f77614414286ce_b.jpg","line":35}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题#AXI如何提高性能": {"path":null,"last_embed":{"hash":"8c4c34a959e3ccaf8de22ef7bb94e3aad7d95034230b02487e831b158e876bc2"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"8c4c34a959e3ccaf8de22ef7bb94e3aad7d95034230b02487e831b158e876bc2","at":1736915189990},"key":"Verilog/AXI协议.md#AXI设计中的关键问题#AXI如何提高性能","lines":[384,397],"size":363,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题#AXI如何提高性能#{1}": {"path":null,"last_embed":{"hash":"c2b450bdc08e130c817aef69de619844746bd1ff668fbf0f3751bc7f3682e790"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"c2b450bdc08e130c817aef69de619844746bd1ff668fbf0f3751bc7f3682e790","at":1736915190117},"key":"Verilog/AXI协议.md#AXI设计中的关键问题#AXI如何提高性能#{1}","lines":[386,397],"size":349,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题#AXI的memory feature": {"path":null,"last_embed":{"hash":"fb0b34150ef6e0753c381e8848172495aebea4efd9099e89cbf9d7f8bdb6e3b7"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"fb0b34150ef6e0753c381e8848172495aebea4efd9099e89cbf9d7f8bdb6e3b7","at":1736915190246},"key":"Verilog/AXI协议.md#AXI设计中的关键问题#AXI的memory feature","lines":[398,403],"size":360,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题#AXI的memory feature#{1}": {"path":null,"last_embed":{"hash":"073a42a3464e80a68baaa8df35692a744d8f5ffddcee3da54e2edd7a652a6a6a"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"073a42a3464e80a68baaa8df35692a744d8f5ffddcee3da54e2edd7a652a6a6a","at":1736915190371},"key":"Verilog/AXI协议.md#AXI设计中的关键问题#AXI的memory feature#{1}","lines":[400,403],"size":337,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题#AXI的Order考虑": {"path":null,"last_embed":{"hash":"6a8372210e52fa6974efade681a835c74388c69681c58fa640f5a89f0aa637ac"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"6a8372210e52fa6974efade681a835c74388c69681c58fa640f5a89f0aa637ac","at":1736915190500},"key":"Verilog/AXI协议.md#AXI设计中的关键问题#AXI的Order考虑","lines":[404,431],"size":1520,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-653adf5be05ed7c706f77614414286ce_b.jpg","line":13}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题#AXI的Order考虑#{1}": {"path":null,"last_embed":{"hash":"91f1b84db374812b1e37565a429b02a20f8c5bd7e82f961e75d19bc80593b348"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"91f1b84db374812b1e37565a429b02a20f8c5bd7e82f961e75d19bc80593b348","at":1736915190625},"key":"Verilog/AXI协议.md#AXI设计中的关键问题#AXI的Order考虑#{1}","lines":[406,431],"size":1504,"outlinks":[{"title":"img","target":"https://pic3.zhimg.com/v2-653adf5be05ed7c706f77614414286ce_b.jpg","line":11}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug": {"path":null,"last_embed":{"hash":"9f9329bb6dcb581daa5ead8c878aac619911ba9ac47b7d740808fc98f3a966d6"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"9f9329bb6dcb581daa5ead8c878aac619911ba9ac47b7d740808fc98f3a966d6","at":1736915190755},"key":"Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug","lines":[432,486],"size":2333,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug#{1}": {"path":null,"last_embed":{"hash":"b9b7300edf9e14aebb8430a70868504e7e96c03d1895ad4734d4217cc0fea8a3"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"b9b7300edf9e14aebb8430a70868504e7e96c03d1895ad4734d4217cc0fea8a3","at":1736915190883},"key":"Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug#{1}","lines":[434,437],"size":65,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug#{2}": {"path":null,"last_embed":{"hash":"76f21a0360981ed2426484db93f79c0ba2236bc382e319623b80287cf54b8452"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"76f21a0360981ed2426484db93f79c0ba2236bc382e319623b80287cf54b8452","at":1736915191019},"key":"Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug#{2}","lines":[438,439],"size":159,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug#{3}": {"path":null,"last_embed":{"hash":"f735954475f3508ab4ea16629371dec3818fb969221b703cc1cc4cc1f8e5a48c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"f735954475f3508ab4ea16629371dec3818fb969221b703cc1cc4cc1f8e5a48c","at":1736915191150},"key":"Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug#{3}","lines":[440,444],"size":114,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug#{4}": {"path":null,"last_embed":{"hash":"68af9b39c6b25035595061d2ed34de71d98f177246bd01047ecf4032b5b61539"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"68af9b39c6b25035595061d2ed34de71d98f177246bd01047ecf4032b5b61539","at":1736915191280},"key":"Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug#{4}","lines":[445,446],"size":34,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug#{5}": {"path":null,"last_embed":{"hash":"611af847726f21ef8eaea2f2cf9ccbea9ed94ae2a0c7b4e7ddd1aa30f35c777c"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"611af847726f21ef8eaea2f2cf9ccbea9ed94ae2a0c7b4e7ddd1aa30f35c777c","at":1736915191408},"key":"Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug#{5}","lines":[447,448],"size":15,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug#{6}": {"path":null,"last_embed":{"hash":"1a91e4b8b15ca88b2aa5da6880bca9b67da8358d1a266cc6a4888b21bbdf9c87"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"1a91e4b8b15ca88b2aa5da6880bca9b67da8358d1a266cc6a4888b21bbdf9c87","at":1736915191538},"key":"Verilog/AXI协议.md#AXI设计中的关键问题#AXI的debug#{6}","lines":[449,486],"size":1927,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？": {"path":null,"last_embed":{"hash":"f8218d32244013dd42ef218c619655f5cbca47e67e1f8dd1f339bb70745b673f"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"f8218d32244013dd42ef218c619655f5cbca47e67e1f8dd1f339bb70745b673f","at":1736915191667},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？","lines":[487,628],"size":4972,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/80/v2-2876a92cb7cab83c94aa1bc340fe3775_720w.webp","line":83},{"title":"img","target":"https://pic2.zhimg.com/80/v2-31ef19c0e9b46d3f8ed682e5e173d67d_720w.webp","line":87},{"title":"img","target":"https://pic2.zhimg.com/80/v2-88ea4c1a3a768f8270c3e62fcadbe635_720w.webp","line":99}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#1. 如何评估性能": {"path":null,"last_embed":{"hash":"c47c6e4cd4aab06f66b76f7298f7460691239ddeb2606232e8f7a369bf8465f2"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"c47c6e4cd4aab06f66b76f7298f7460691239ddeb2606232e8f7a369bf8465f2","at":1736915191798},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#1. 如何评估性能","lines":[489,511],"size":721,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#1. 如何评估性能#{1}": {"path":null,"last_embed":{"hash":"233eb8f5b7786ffaad79e0f01333a8c75df3b7980aac98d3ae8fbd9e8667f40f"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"233eb8f5b7786ffaad79e0f01333a8c75df3b7980aac98d3ae8fbd9e8667f40f","at":1736915191924},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#1. 如何评估性能#{1}","lines":[491,511],"size":707,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响": {"path":null,"last_embed":{"hash":"91b2205ef6d734fe1f94ee08760af36b3d802caf0f88f4144a02c2c6e7e0e299"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"91b2205ef6d734fe1f94ee08760af36b3d802caf0f88f4144a02c2c6e7e0e299","at":1736915192052},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响","lines":[512,564],"size":2193,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{1}": {"path":null,"last_embed":{"hash":"3d921e468ae58023ab5ce1d30ccb958c153981603bd43ae9d92af46fe63c1e4a"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"3d921e468ae58023ab5ce1d30ccb958c153981603bd43ae9d92af46fe63c1e4a","at":1736915192220},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{1}","lines":[514,515],"size":81,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{2}": {"path":null,"last_embed":{"hash":"8ea69152ba577dd03716f6e1781e9182aa855491e0733c8ec470afd995b1ea14"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"8ea69152ba577dd03716f6e1781e9182aa855491e0733c8ec470afd995b1ea14","at":1736915192330},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{2}","lines":[516,516],"size":13,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{3}": {"path":null,"last_embed":{"hash":"2cf12f8a40db530e7f1882c5c1ceb9cbbabe1812b13828ef8d4639b33a47c986"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"2cf12f8a40db530e7f1882c5c1ceb9cbbabe1812b13828ef8d4639b33a47c986","at":1736915192462},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{3}","lines":[517,517],"size":18,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{4}": {"path":null,"last_embed":{"hash":"d076cc3b5abd676d2bf6011f600074f4073b9e4a7c234c07fd078f244a724d0b"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"d076cc3b5abd676d2bf6011f600074f4073b9e4a7c234c07fd078f244a724d0b","at":1736915192598},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{4}","lines":[518,519],"size":13,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{5}": {"path":null,"last_embed":{"hash":"02bcee36aa4942c2ffc78eded032f7a9c383384f3cff49b37212c188b811663b"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"02bcee36aa4942c2ffc78eded032f7a9c383384f3cff49b37212c188b811663b","at":1736915192727},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{5}","lines":[520,559],"size":1854,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{6}": {"path":null,"last_embed":{"hash":"e151954b37afaf7c766b30df98e8b6e0a76d0fc29c32adf033ae08f3bd932e5b"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"e151954b37afaf7c766b30df98e8b6e0a76d0fc29c32adf033ae08f3bd932e5b","at":1736915192852},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{6}","lines":[560,560],"size":16,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{7}": {"path":null,"last_embed":{"hash":"ec7743c3a4af89c96bcf97318409207004350f5a66bfce03927b25892b21c980"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"ec7743c3a4af89c96bcf97318409207004350f5a66bfce03927b25892b21c980","at":1736915192975},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{7}","lines":[561,562],"size":90,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{8}": {"path":null,"last_embed":{"hash":"997d78bc04d448aaba6c7d75ce869cfa08e8da457a50cc04dd4743429cb953a6"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"997d78bc04d448aaba6c7d75ce869cfa08e8da457a50cc04dd4743429cb953a6","at":1736915193106},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#2.Outstanding对性能的影响#{8}","lines":[563,564],"size":77,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#3. Out of order对性能的影响": {"path":null,"last_embed":{"hash":"9f94d720854176a7f6a1e48287b7846c0fdbfbb4130ed7bd9230d9028646d989"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"9f94d720854176a7f6a1e48287b7846c0fdbfbb4130ed7bd9230d9028646d989","at":1736915193269},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#3. Out of order对性能的影响","lines":[565,576],"size":622,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/80/v2-2876a92cb7cab83c94aa1bc340fe3775_720w.webp","line":5},{"title":"img","target":"https://pic2.zhimg.com/80/v2-31ef19c0e9b46d3f8ed682e5e173d67d_720w.webp","line":9}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#3. Out of order对性能的影响#{1}": {"path":null,"last_embed":{"hash":"89153135c2682b4af61de6f7a0f5f5cca3d3d2c585b1e26f72897c3c99680dff"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"89153135c2682b4af61de6f7a0f5f5cca3d3d2c585b1e26f72897c3c99680dff","at":1736915193379},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#3. Out of order对性能的影响#{1}","lines":[567,576],"size":596,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/80/v2-2876a92cb7cab83c94aa1bc340fe3775_720w.webp","line":3},{"title":"img","target":"https://pic2.zhimg.com/80/v2-31ef19c0e9b46d3f8ed682e5e173d67d_720w.webp","line":7}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#4.交织 Interleave": {"path":null,"last_embed":{"hash":"227124276416d4df1229411207edf10ab8ef53b63c49b072ff5360b442417b15"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"227124276416d4df1229411207edf10ab8ef53b63c49b072ff5360b442417b15","at":1736915193515},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#4.交织 Interleave","lines":[577,590],"size":473,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/80/v2-88ea4c1a3a768f8270c3e62fcadbe635_720w.webp","line":9}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#4.交织 Interleave#{1}": {"path":null,"last_embed":{"hash":"1a76abf906755e5aa34b2b39fc661b825b41c9d24374c9751c53f872150c2f18"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"1a76abf906755e5aa34b2b39fc661b825b41c9d24374c9751c53f872150c2f18","at":1736915193662},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#4.交织 Interleave#{1}","lines":[579,590],"size":453,"outlinks":[{"title":"img","target":"https://pic2.zhimg.com/80/v2-88ea4c1a3a768f8270c3e62fcadbe635_720w.webp","line":7}],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.Other": {"path":null,"last_embed":{"hash":"0245944a0f118ac44e7884422f386bf609e07466ab3ca54093a58e755c514c11"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"0245944a0f118ac44e7884422f386bf609e07466ab3ca54093a58e755c514c11","at":1736915193791},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.Other","lines":[591,607],"size":518,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS": {"path":null,"last_embed":{"hash":"e067653d9471964c270ce7e6bfcd7daf5122f05d56d57a145e3380c9a1a6be14"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"e067653d9471964c270ce7e6bfcd7daf5122f05d56d57a145e3380c9a1a6be14","at":1736915193923},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS","lines":[593,607],"size":506,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS#{1}": {"path":null,"last_embed":{"hash":"85fb877a7f3e021348c7b99b6f3921de35305d71afd29aff7224e35f2ac44533"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"85fb877a7f3e021348c7b99b6f3921de35305d71afd29aff7224e35f2ac44533","at":1736915194058},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS#{1}","lines":[595,598],"size":225,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS#{2}": {"path":null,"last_embed":{"hash":"5f13b2533f0997c6d9b829dc3f1ddc9b025e2c54df04d403f2e5d5e6d70ed827"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"5f13b2533f0997c6d9b829dc3f1ddc9b025e2c54df04d403f2e5d5e6d70ed827","at":1736915194205},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS#{2}","lines":[599,599],"size":34,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS#{3}": {"path":null,"last_embed":{"hash":"4f68567f1fcdcbce3c51fcd4e0205e19b831cdd8087bee929ecb4022c5b78430"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"4f68567f1fcdcbce3c51fcd4e0205e19b831cdd8087bee929ecb4022c5b78430","at":1736915194341},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS#{3}","lines":[600,601],"size":37,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS#{4}": {"path":null,"last_embed":{"hash":"0de35e1ca181b01216e7cd3fdd460aa5a7d8031a3db452a315dbea77460154ab"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"0de35e1ca181b01216e7cd3fdd460aa5a7d8031a3db452a315dbea77460154ab","at":1736915194472},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.Other#5.1 QoS#{4}","lines":[602,607],"size":194,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer": {"path":null,"last_embed":{"hash":"e7c51776baee23bae248f348a98c590978052575dac79a6110c1f138fec27bad"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"e7c51776baee23bae248f348a98c590978052575dac79a6110c1f138fec27bad","at":1736915194600},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer","lines":[608,628],"size":420,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{1}": {"path":null,"last_embed":{"hash":"52948ef9f8cab20f9c150217ea08c0b558f89e60722f96772c74834300ebd24f"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"52948ef9f8cab20f9c150217ea08c0b558f89e60722f96772c74834300ebd24f","at":1736915194735},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{1}","lines":[610,613],"size":178,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{2}": {"path":null,"last_embed":{"hash":"3787c32b70167940db106ddbf505e2f85f82aee1e17c9b667623478a09a0a4bc"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"3787c32b70167940db106ddbf505e2f85f82aee1e17c9b667623478a09a0a4bc","at":1736915194868},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{2}","lines":[614,614],"size":7,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{3}": {"path":null,"last_embed":{"hash":"2a6ae84f1439ce8577007dafd28f6e771aa9684dcdca6f329f4a5b668670889a"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"2a6ae84f1439ce8577007dafd28f6e771aa9684dcdca6f329f4a5b668670889a","at":1736915194994},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{3}","lines":[615,615],"size":31,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{4}": {"path":null,"last_embed":{"hash":"def365e403e11d5c822efc6a47cf8f3fd45abc39d3ae336157c0564b0779254d"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"def365e403e11d5c822efc6a47cf8f3fd45abc39d3ae336157c0564b0779254d","at":1736915195122},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{4}","lines":[616,616],"size":58,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{5}": {"path":null,"last_embed":{"hash":"1c713d6abc8b7dc283a08e42eafb1dedb885c687fd3a659ed5bef06e464c1210"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"1c713d6abc8b7dc283a08e42eafb1dedb885c687fd3a659ed5bef06e464c1210","at":1736915195249},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{5}","lines":[617,617],"size":39,"outlinks":[],"class_name":"SmartBlock"},
"smart_blocks:Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{6}": {"path":null,"last_embed":{"hash":"6119ceb18c4d08385392ee1ca16f177617ea6982453c36e3a7a44863fa69dd28"},"embeddings":{},"text":null,"length":0,"last_read":{"hash":"6119ceb18c4d08385392ee1ca16f177617ea6982453c36e3a7a44863fa69dd28","at":1736915195381},"key":"Verilog/AXI协议.md#别吹AXI总线了，她到底好在哪？#5.2 Data and Transfer#{6}","lines":[618,628],"size":76,"outlinks":[],"class_name":"SmartBlock"},
