LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY full_addar IS
    PORT (
        a, b, cin : IN STD_LOGIC;
        s, cout : OUT STD_LOGIC
    );
END full_addar;

ARCHITECTURE full_addar_arch OF full_addar IS
BEGIN

    s <= a XOR b XOR cin;
    cout <= (a AND b) OR (c AND (a XOR b));

END full_addar_arch;