Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Jul 18 15:43:10 2025
| Host         : DESKTOP-T2K4A01 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -logic_level_distribution -file opt_report_design_analysis_0.rpt
| Design       : GPPU
| Device       : xc7a35t
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Logic Level Distribution

1. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2 |  3 |  4 |  5 |  6 |  7 |
+-----------------+-------------+-----+-----+----+----+----+----+----+----+
| sys_clk_pin     | 20.000ns    | 132 | 129 | 18 | 74 | 48 | 15 | 67 | 23 |
+-----------------+-------------+-----+-----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 506 paths


