{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683384374464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683384374465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 20:16:14 2023 " "Processing started: Sat May 06 20:16:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683384374465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384374465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipe_reg3 -c pipe_reg3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipe_reg3 -c pipe_reg3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384374465 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683384374753 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683384374753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_reg3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg3-pipe3 " "Found design unit 1: pipe_reg3-pipe3" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683384382298 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg3 " "Found entity 1: pipe_reg3" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683384382298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipe_reg3 " "Elaborating entity \"pipe_reg3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683384382321 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux10_1 pipe_reg3.vhd(13) " "VHDL Signal Declaration warning at pipe_reg3.vhd(13): used implicit default value for signal \"mux10_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683384382323 "|pipe_reg3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux6_1 pipe_reg3.vhd(14) " "VHDL Signal Declaration warning at pipe_reg3.vhd(14): used implicit default value for signal \"mux6_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683384382323 "|pipe_reg3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "CV pipe_reg3.vhd(22) " "VHDL Signal Declaration warning at pipe_reg3.vhd(22): used implicit default value for signal \"CV\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683384382323 "|pipe_reg3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "EN pipe_reg3.vhd(22) " "VHDL Signal Declaration warning at pipe_reg3.vhd(22): used implicit default value for signal \"EN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683384382323 "|pipe_reg3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux10 pipe_reg3.vhd(22) " "Verilog HDL or VHDL warning at pipe_reg3.vhd(22): object \"mux10\" assigned a value but never read" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683384382323 "|pipe_reg3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mux6 pipe_reg3.vhd(24) " "Verilog HDL or VHDL warning at pipe_reg3.vhd(24): object \"mux6\" assigned a value but never read" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683384382323 "|pipe_reg3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instr_RR_2 pipe_reg3.vhd(41) " "VHDL Process Statement warning at pipe_reg3.vhd(41): signal \"instr_RR_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683384382323 "|pipe_reg3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mux4_out_1 pipe_reg3.vhd(42) " "VHDL Process Statement warning at pipe_reg3.vhd(42): signal \"mux4_out_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683384382323 "|pipe_reg3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1_1_in pipe_reg3.vhd(43) " "VHDL Process Statement warning at pipe_reg3.vhd(43): signal \"s1_1_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683384382324 "|pipe_reg3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1_2_in pipe_reg3.vhd(44) " "VHDL Process Statement warning at pipe_reg3.vhd(44): signal \"s1_2_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683384382324 "|pipe_reg3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d2_1 pipe_reg3.vhd(45) " "VHDL Process Statement warning at pipe_reg3.vhd(45): signal \"rf_d2_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683384382324 "|pipe_reg3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu2_outp_4 pipe_reg3.vhd(46) " "VHDL Process Statement warning at pipe_reg3.vhd(46): signal \"alu2_outp_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683384382324 "|pipe_reg3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_a3_1 pipe_reg3.vhd(47) " "VHDL Process Statement warning at pipe_reg3.vhd(47): signal \"rf_a3_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683384382324 "|pipe_reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "instr pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"instr\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683384382324 "|pipe_reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu1_in pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"alu1_in\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683384382324 "|pipe_reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_1 pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"s1_1\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683384382324 "|pipe_reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_2 pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"s1_2\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683384382324 "|pipe_reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_d2 pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"rf_d2\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683384382324 "|pipe_reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu2_out pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"alu2_out\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683384382324 "|pipe_reg3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a3 pipe_reg3.vhd(38) " "VHDL Process Statement warning at pipe_reg3.vhd(38): inferring latch(es) for signal or variable \"rf_a3\", which holds its previous value in one or more paths through the process" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683384382324 "|pipe_reg3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "CV_1 pipe_reg3.vhd(13) " "Using initial value X (don't care) for net \"CV_1\" at pipe_reg3.vhd(13)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382326 "|pipe_reg3"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EN_1 pipe_reg3.vhd(13) " "Using initial value X (don't care) for net \"EN_1\" at pipe_reg3.vhd(13)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382326 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_a3\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_a3\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_a3\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[3\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[3\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[4\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[4\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[5\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[5\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[6\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[6\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[7\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[7\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[8\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[8\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[9\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[9\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[10\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[10\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[11\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[11\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382327 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[12\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[12\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[13\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[13\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[14\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[14\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu2_out\[15\] pipe_reg3.vhd(38) " "Inferred latch for \"alu2_out\[15\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[3\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[3\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[4\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[4\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[5\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[5\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[6\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[6\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[7\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[7\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[8\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[8\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[9\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[9\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[10\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[10\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[11\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[11\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[12\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[12\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[13\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[13\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[14\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[14\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d2\[15\] pipe_reg3.vhd(38) " "Inferred latch for \"rf_d2\[15\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382328 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[3\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[3\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[4\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[4\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[5\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[5\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[6\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[6\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[7\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[7\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[8\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[8\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[9\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[9\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[10\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[10\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[11\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[11\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[12\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[12\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[13\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[13\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[14\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[14\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_2\[15\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_2\[15\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[3\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[3\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[4\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[4\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[5\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[5\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382329 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[6\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[6\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[7\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[7\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[8\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[8\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[9\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[9\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[10\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[10\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[11\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[11\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[12\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[12\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[13\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[13\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[14\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[14\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_1\[15\] pipe_reg3.vhd(38) " "Inferred latch for \"s1_1\[15\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[3\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[3\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[4\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[4\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[5\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[5\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[6\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[6\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[7\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[7\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[8\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[8\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[9\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[9\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[10\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[10\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382330 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[11\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[11\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[12\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[12\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[13\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[13\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[14\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[14\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu1_in\[15\] pipe_reg3.vhd(38) " "Inferred latch for \"alu1_in\[15\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[0\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[0\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[1\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[1\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[2\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[2\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[3\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[3\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[4\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[4\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[5\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[5\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[6\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[6\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[7\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[7\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[8\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[8\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[9\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[9\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[10\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[10\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[11\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[11\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[12\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[12\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[13\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[13\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[14\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[14\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instr\[15\] pipe_reg3.vhd(38) " "Inferred latch for \"instr\[15\]\" at pipe_reg3.vhd(38)" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384382331 "|pipe_reg3"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CV_1\[0\] GND " "Pin \"CV_1\[0\]\" is stuck at GND" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683384382944 "|pipe_reg3|CV_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "CV_1\[1\] GND " "Pin \"CV_1\[1\]\" is stuck at GND" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683384382944 "|pipe_reg3|CV_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EN_1\[0\] GND " "Pin \"EN_1\[0\]\" is stuck at GND" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683384382944 "|pipe_reg3|EN_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EN_1\[1\] GND " "Pin \"EN_1\[1\]\" is stuck at GND" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683384382944 "|pipe_reg3|EN_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux10_1\[0\] GND " "Pin \"mux10_1\[0\]\" is stuck at GND" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683384382944 "|pipe_reg3|mux10_1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux10_1\[1\] GND " "Pin \"mux10_1\[1\]\" is stuck at GND" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683384382944 "|pipe_reg3|mux10_1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mux6_1 GND " "Pin \"mux6_1\" is stuck at GND" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683384382944 "|pipe_reg3|mux6_1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683384382944 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683384382997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683384383342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683384383342 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683384383381 "|pipe_reg3|RST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683384383381 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "410 " "Implemented 410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "102 " "Implemented 102 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683384383382 ""} { "Info" "ICUT_CUT_TM_OPINS" "108 " "Implemented 108 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683384383382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683384383382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683384383382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683384383405 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 20:16:23 2023 " "Processing ended: Sat May 06 20:16:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683384383405 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683384383405 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683384383405 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683384383405 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1683384384498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683384384499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 20:16:24 2023 " "Processing started: Sat May 06 20:16:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683384384499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1683384384499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pipe_reg3 -c pipe_reg3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pipe_reg3 -c pipe_reg3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1683384384499 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1683384384585 ""}
{ "Info" "0" "" "Project  = pipe_reg3" {  } {  } 0 0 "Project  = pipe_reg3" 0 0 "Fitter" 0 0 1683384384585 ""}
{ "Info" "0" "" "Revision = pipe_reg3" {  } {  } 0 0 "Revision = pipe_reg3" 0 0 "Fitter" 0 0 1683384384585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1683384384653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1683384384653 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pipe_reg3 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"pipe_reg3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1683384384661 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683384384694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1683384384694 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1683384384815 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1683384384822 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1683384384898 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683384384909 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683384384909 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683384384909 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1683384384909 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1683384384909 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683384384913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683384384913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683384384913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683384384913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683384384913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683384384913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683384384913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1683384384913 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1683384384913 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683384384913 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683384384913 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683384384913 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1683384384913 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1683384384915 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "210 210 " "No exact pin location assignment(s) for 210 pins of 210 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1683384385115 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_INPUT_PAD_LOCATIONS" "102 97 " "There are 102 IO input pads in the design, but only 97 IO input pad locations available on the device." {  } {  } 0 169281 "There are %1!d! IO input pads in the design, but only %2!d! IO input pad locations available on the device." 0 0 "Fitter" 0 -1 1683384385117 ""}
{ "Error" "EFIOMGR_NOT_ENOUGH_IO_OUTPUT_PAD_LOCATIONS" "108 96 " "There are 108 IO output pads in the design, but only 96 IO output pad locations available on the device." {  } {  } 0 169282 "There are %1!d! IO output pads in the design, but only %2!d! IO output pad locations available on the device." 0 0 "Fitter" 0 -1 1683384385117 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1683384385117 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1683384385279 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CV_1\[0\] GND " "Pin CV_1\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CV_1[0] } } } { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683384385281 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "CV_1\[1\] GND " "Pin CV_1\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CV_1[1] } } } { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683384385281 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "EN_1\[0\] GND " "Pin EN_1\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { EN_1[0] } } } { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683384385281 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "EN_1\[1\] GND " "Pin EN_1\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { EN_1[1] } } } { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683384385281 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "mux10_1\[0\] GND " "Pin mux10_1\[0\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mux10_1[0] } } } { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683384385281 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "mux10_1\[1\] GND " "Pin mux10_1\[1\] has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mux10_1[1] } } } { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683384385281 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "mux6_1 GND " "Pin mux6_1 has GND driving its datain port" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mux6_1 } } } { "pipe_reg3.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/pipe_reg3.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Registers/pipe_reg3/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Design Software" 0 -1 1683384385281 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1683384385281 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 6 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4942 " "Peak virtual memory: 4942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683384385354 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 06 20:16:25 2023 " "Processing ended: Sat May 06 20:16:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683384385354 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683384385354 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683384385354 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683384385354 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 39 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 39 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1683384385955 ""}
