<!DOCTYPE html>
<html lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<meta http-equiv="X-UA-Compatible" content="IE=edge">
	<title>Let&#39;s build a virtual machine: Part 7 - Draw the rest of the Owl</title>
	
	
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Ubuntu|Lora">
	<link rel="stylesheet" href="/css/style.css">
	
</head>
<body>
	<header class="wrapper">
    <nav>
        <a href="https://badlydrawnrod.github.io/">Home</a>
        <ul>
			
            
            <li><a href="/page/about/">About</a></li>
            
            <li><a href="/posts/">All posts</a></li>
            
        </ul>
    </nav>
    
</header>
	
<main class="wrapper">
    <article>
        <p></p>
        
        <div class="date">30 July, 2024</div>
        
        <div>
            <p>Implementing the remaining instructions in the Owl-2820 instruction set.</p>
<h1 id="part-7-implementing-the-owl-2820-instruction-set">Part 7 Implementing the Owl-2820 instruction set</h1>
<p>Over the last couple of posts we&rsquo;ve <a href="https://badlydrawnrod.github.io/posts/2024/07/05/lbavm-005/">added memory to the Owl-2820 VM</a> and we&rsquo;ve seen how we can <a href="https://badlydrawnrod.github.io/posts/2024/07/21/lbavm-006/">implement system calls</a>.</p>
<p>However, we haven&rsquo;t implemented all of the instructions in the Owl-2820 instruction set, as we&rsquo;ve limited ourselves to just enough instructions to be able to run programs that implement Fibonacci. The Owl-2820 VM needs to be able to do more than run Fibonacci, so in this post we&rsquo;re going to implement the remaining instructions in the Owl-2820 instruction set.</p>
<h1 id="recap">Recap</h1>
<p>We implemented these instructions in <a href="https://badlydrawnrod.github.io/posts/2024/04/02/lbavm-001/">part 1</a>.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left"><code>add r0, r1, r2</code></td>
          <td style="text-align: left">add the values in registers <code>r1</code> and <code>r2</code> and stores the result into <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>addi r0, r1, imm12</code></td>
          <td style="text-align: left">adds the value in register <code>r1</code> to an immediate value and stores the result into <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>beq r0, r1, offs12</code></td>
          <td style="text-align: left">compares the values in registers <code>r0</code> and <code>r1</code> and branches to <code>offs12</code> if they&rsquo;re equal</td>
      </tr>
      <tr>
          <td style="text-align: left"><code>bltu r0, r1, offs12</code></td>
          <td style="text-align: left">compares the values in registers <code>r0</code> and <code>r1</code> and branches to <code>offs12</code> if <code>r0</code> is less than <code>r1</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>j offs20</code></td>
          <td style="text-align: left">jumps to <code>offs20</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>li r0, imm12</code></td>
          <td style="text-align: left">loads an immediate value into register <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>lui r0, uimm20</code></td>
          <td style="text-align: left">loads an immediate value into the upper bits of register <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>mv r0, r1</code></td>
          <td style="text-align: left">copies the value in <code>r1</code> into <code>r0</code></td>
      </tr>
  </tbody>
</table>
<p>We implemented <code>call</code>, <code>ret</code> and <code>ecall</code> in <a href="https://badlydrawnrod.github.io/posts/2024/06/11/lbavm-004/">part 4</a>.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left"><code>call offs20</code></td>
          <td style="text-align: left">calls a subroutine at <code>offs20</code>, saving the return address in the return address register, <em>ra</em></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>ret</code></td>
          <td style="text-align: left">returns from a subroutine by jumping to the address in the return address register, <em>ra</em></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>ecall</code></td>
          <td style="text-align: left">invokes a system call</td>
      </tr>
  </tbody>
</table>
<p>We added memory access instructions in <a href="https://badlydrawnrod.github.io/posts/2024/07/05/lbavm-005/">part 5</a>.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left"><code>lb r0, imm12(r1)</code></td>
          <td style="text-align: left">Loads a byte from address <code>imm12(r1)</code> and sign-extends it into <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>lbu r0, imm12(r1)</code></td>
          <td style="text-align: left">Loads a byte from address <code>imm12(r1)</code> and zero-extends it into <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>lh r0, imm12(r1)</code></td>
          <td style="text-align: left">Loads a little-endian halfword from address <code>imm12(r1)</code> and sign-extends it into <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>lhu r0, imm12(r1)</code></td>
          <td style="text-align: left">Loads a little-endian halfword from address <code>imm12(r1)</code> and zero-extends it into <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>lw r0, imm12(r1)</code></td>
          <td style="text-align: left">Loads a little-endian word from address <code>imm12(r1)</code> into <code>r0</code>.</td>
      </tr>
      <tr>
          <td style="text-align: left"><code>sb r0, imm12(r1)</code></td>
          <td style="text-align: left">Stores the lowest byte of <code>r0</code> into address <code>imm12(r1)</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>sh r0, imm12(r1)</code></td>
          <td style="text-align: left">Stores the lower halfword of <code>r0</code> into address <code>imm12(r1)</code> in little-endian order</td>
      </tr>
      <tr>
          <td style="text-align: left"><code>sw r0, imm12(r1)</code></td>
          <td style="text-align: left">Stores the word in <code>r0</code> into address <code>imm12(r1)</code> in little-endian order</td>
      </tr>
  </tbody>
</table>
<h1 id="the-rest-of-the-owl">The rest of the Owl</h1>
<p>We learned in <a href="https://badlydrawnrod.github.io/posts/2024/04/02/lbavm-001/">part 1</a> that the Owl-2820 CPU is based on <a href="https://en.wikipedia.org/wiki/RISC-V">RISC-V</a>, specifically the <a href="https://five-embeddev.com/riscv-user-isa-manual/Priv-v1.12/rv32.html">RV32I</a> base integer instruction set which has forty unique instructions. We&rsquo;ve implemented nineteen - less than half that number. In fact, some of what we&rsquo;ve implemented doesn&rsquo;t actually have an RV32I equivalent. For example, you may be surprised to learn that <code>j</code>, <code>li</code>, <code>mv</code>, <code>call</code> and <code>ret</code> are not really RISC-V instructions, but are instructions that I&rsquo;ve added to the Owl-2820 instruction set to enhance decoding performance.</p>
<p>Unlike previously, I am not going to go into the implementation of each and every instruction otherwise this post would become very long. In most cases, we&rsquo;ve already seen how at least one instruction in each group is implemented, and the remainder of the instructions in the group tend to be fairly similar to each other.</p>
<p>For example, instructions in the <a href="#branch-instructions">Branch instructions</a> group differ only in the branch condition, such as less-than or greater-than. Similarly, arithmetic instructions in the <a href="#register-register-instructions">Register-register instructions</a> group differ only in the operator, such as plus or minus.</p>
<h2 id="the-full-owl-2820-instruction-set">The full Owl-2820 instruction set</h2>
<p>Here&rsquo;s an overview of the full Owl-2820 instruction set. It is essentially the RV32I instruction set, translated into Owl-2820 terminology, plus some additional Owl-only instructions.</p>
<h3 id="system-instructions">System instructions</h3>
<p>The instructions in this group can be broadly categorised as system instructions.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left"><code>ecall</code></td>
          <td style="text-align: left">invokes a system call</td>
      </tr>
      <tr>
          <td style="text-align: left"><code>ebreak</code></td>
          <td style="text-align: left">breakpoint</td>
      </tr>
  </tbody>
</table>
<p>Instructions in this group have the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">unused <code>[31:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">25 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<h3 id="register-register-instructions">Register-register instructions</h3>
<p>Instructions in this group perform an operation on the contents of registers <em>r1</em> and <em>r2</em>, storing the result into register <em>r0</em>.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left"><code>add r0, r1, r2</code></td>
          <td style="text-align: left">adds the values in <code>r1</code> and <code>r2</code> and stores the result into <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>sub r0, r1, r2</code></td>
          <td style="text-align: left">subtracts the value in <code>r2</code> from <code>r1</code> and stores the result in <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>sll r0, r1, r2</code></td>
          <td style="text-align: left">does a shift left of <code>r1</code> by <code>r2</code> positions and stores the result in <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>slt r0, r1, r2</code></td>
          <td style="text-align: left">sets <code>r0</code> to 1 if <code>r1 &lt; r2</code> otherwise sets it to 0 (signed comparison)</td>
      </tr>
      <tr>
          <td style="text-align: left"><code>sltu r0, r1, r2</code></td>
          <td style="text-align: left">sets <code>r0</code> to 1 if <code>r1 &lt; r2</code> otherwise sets it to 0 (unsigned comparison)</td>
      </tr>
      <tr>
          <td style="text-align: left"><code>xor r0, r1, r2</code></td>
          <td style="text-align: left">bitwise XORs <code>r1</code> with <code>r2</code> and stores the result in <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>srl r0, r1, r2</code></td>
          <td style="text-align: left">does a zero-extending shift right of <code>r1</code> by <code>r2</code> positions and stores the result in <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>sra r0, r1, r2</code></td>
          <td style="text-align: left">does a sign-extending shift right of <code>r1</code> by <code>r2</code> positions and stores the result in <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>or r0, r1, r2</code></td>
          <td style="text-align: left">bitwise ORs <code>r1</code> with <code>r2</code> and stores the result in <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>and r0, r1, r2</code></td>
          <td style="text-align: left">bitwise ANDs <code>r1</code> with <code>r2</code> and stores the result in <code>r0</code></td>
      </tr>
  </tbody>
</table>
<p>Instructions in this group have the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">unused <code>[31:22]</code></th>
          <th style="text-align: right">r2 <code>[21:17]</code></th>
          <th style="text-align: right">r1 <code>[16:12]</code></th>
          <th style="text-align: right">r0 <code>[11:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">10 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<h3 id="immediate-shift-instructions">Immediate shift instructions</h3>
<p>These instructions shift the contents of register <em>r1</em> by an immediate <em>shift</em> value, storing the result into register <em>r0</em>.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left"><code>slli r0, r1, shift</code></td>
          <td style="text-align: left">does a shift left of <code>r1</code> by <code>shift</code> positions and stores the result in <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>srli r0, r1, shift</code></td>
          <td style="text-align: left">does a zero-extending shift right of <code>r1</code> by <code>shift</code> positions and stores the result in <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>srai r0, r1, shift</code></td>
          <td style="text-align: left">does a sign-extending shift right of <code>r1</code> by <code>shift</code> positions and stores the result in <code>r0</code></td>
      </tr>
  </tbody>
</table>
<p>Instructions in this group have the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">unused <code>[31:22]</code></th>
          <th style="text-align: right">shift <code>[21:17]</code></th>
          <th style="text-align: right">r1 <code>[16:12]</code></th>
          <th style="text-align: right">r0 <code>[11:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">10 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<h3 id="branch-instructions">Branch instructions</h3>
<p>The conditional branch instructions perform a comparison operation on the contents of registers <em>r0</em> and <em>r1</em>. If the
comparison evaluates to true then they take the branch, <em>offs12</em>, which is a sign-extended 12-bit offset in multiples
of two bytes relative to the address of the branch instruction.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left"><code>beq r0, r1, offs12</code></td>
          <td style="text-align: left">branches to <code>offs12</code> if <code>r0 == r1</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>bne r0, r1, offs12</code></td>
          <td style="text-align: left">branches to <code>offs12</code> if <code>r0 != r1</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>blt r0, r1, offs12</code></td>
          <td style="text-align: left">branches to <code>offs12</code> if <code>r0 &lt; r1</code> (signed comparison)</td>
      </tr>
      <tr>
          <td style="text-align: left"><code>bge r0, r1, offs12</code></td>
          <td style="text-align: left">branches to <code>offs12</code> if <code>r0 &gt;= r1</code> (signed comparison)</td>
      </tr>
      <tr>
          <td style="text-align: left"><code>bltu r0, r1, offs12</code></td>
          <td style="text-align: left">branches to <code>offs12</code> if <code>r0 &lt; r1</code> (unsigned comparison)</td>
      </tr>
      <tr>
          <td style="text-align: left"><code>bgeu r0, r1, offs12</code></td>
          <td style="text-align: left">branches to <code>offs12</code> if <code>r0 &gt;= r1</code> (unsigned comparison)</td>
      </tr>
  </tbody>
</table>
<p>Instructions in this group have the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">offs12 <code>[31:20]</code></th>
          <th style="text-align: right">unused <code>[19:17]</code></th>
          <th style="text-align: right">r1 <code>[16:12]</code></th>
          <th style="text-align: right">r0 <code>[11:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">12 bits</td>
          <td style="text-align: right">3 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<h3 id="register-immediate-instructions">Register-immediate instructions</h3>
<p>Instructions in this group perform an operation on the contents of register <em>r1</em> and a sign-extended 12-bit immediate
value, <em>imm12</em>, storing the result into register <em>r0</em>.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left"><code>addi r0, r1, imm12</code></td>
          <td style="text-align: left">adds the value in register <code>r1</code> to an immediate value and stores the result into <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>slti r0, r1, imm12</code></td>
          <td style="text-align: left">sets <code>r0</code> to 1 if <code>r1 &lt; imm12</code> (signed comparison) otherwise sets <code>r0</code> to 0</td>
      </tr>
      <tr>
          <td style="text-align: left"><code>sltiu r0, r1, imm12</code></td>
          <td style="text-align: left">sets <code>r0</code> to 1 if <code>r1 &lt; imm12</code> (unsigned comparison) otherwise sets <code>r0</code> to 0</td>
      </tr>
      <tr>
          <td style="text-align: left"><code>xori r0, r1, imm12</code></td>
          <td style="text-align: left">bitwise XORs <code>r1</code> with <code>imm12</code> and stores the result in <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>ori r0, r1, imm12</code></td>
          <td style="text-align: left">bitwise ORs <code>r1</code> with <code>imm12</code> and stores the result in <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>andi r0, r1, imm12</code></td>
          <td style="text-align: left">bitwise ANDs <code>r1</code> with <code>imm12</code> and stores the result in <code>r0</code></td>
      </tr>
  </tbody>
</table>
<p>Instructions in this group have the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">imm12 <code>[31:20]</code></th>
          <th style="text-align: right">unused <code>[19:17]</code></th>
          <th style="text-align: right">r1 <code>[16:12]</code></th>
          <th style="text-align: right">r0 <code>[11:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">12 bits</td>
          <td style="text-align: right">3 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<h3 id="load-instructions">Load instructions</h3>
<p>These instructions load a value from memory starting at the address pointed to by the contents of register <em>r1</em> plus the sign-extended 12-bit immediate value <em>imm12</em> into register <em>r0</em>. Memory is read from in <a href="https://en.wikipedia.org/wiki/Endianness">little-endian order</a>, i.e., values larger than a byte are read from memory with the least-significant byte first.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left"><code>lb r0, imm12(r1)</code></td>
          <td style="text-align: left">Loads a byte from address <code>imm12(r1)</code> and sign-extends it into <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>lbu r0, imm12(r1)</code></td>
          <td style="text-align: left">Loads a byte from address <code>imm12(r1)</code> and zero-extends it into <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>lh r0, imm12(r1)</code></td>
          <td style="text-align: left">Loads a little-endian halfword from address <code>imm12(r1)</code> and sign-extends it into <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>lhu r0, imm12(r1)</code></td>
          <td style="text-align: left">Loads a little-endian halfword from address <code>imm12(r1)</code> and zero-extends it into <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>lw r0, imm12(r1)</code></td>
          <td style="text-align: left">Loads a little-endian word from address <code>imm12(r1)</code> into <code>r0</code></td>
      </tr>
  </tbody>
</table>
<p>Instructions in this group have the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">imm12 <code>[31:20]</code></th>
          <th style="text-align: right">unused <code>[19:17]</code></th>
          <th style="text-align: right">r1 <code>[16:12]</code></th>
          <th style="text-align: right">r0 <code>[11:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">12 bits</td>
          <td style="text-align: right">3 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<h3 id="store-instructions">Store instructions</h3>
<p>Instructions in this group store a value from register <em>r0</em> into memory starting at the address pointed to by the contents of register <em>r1</em> plus the sign-extended 12-bit immediate value <em>imm12</em>. Memory is written to in <a href="https://en.wikipedia.org/wiki/Endianness">little-endian order</a>, i.e., values larger than a byte are written to memory with the least-significant byte first.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left"><code>sb r0, imm12(r1)</code></td>
          <td style="text-align: left">Stores the lowest byte of <code>r0</code> into address <code>imm12(r1)</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>sh r0, imm12(r1)</code></td>
          <td style="text-align: left">Stores the lower halfword of <code>r0</code> into address <code>imm12(r1)</code> in little-endian order</td>
      </tr>
      <tr>
          <td style="text-align: left"><code>sw r0, imm12(r1)</code></td>
          <td style="text-align: left">Stores the word in <code>r0</code> into address <code>imm12(r1)</code> in little-endian order</td>
      </tr>
  </tbody>
</table>
<p>Instructions in this group have the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">imm12 <code>[31:20]</code></th>
          <th style="text-align: right">unused <code>[19:17]</code></th>
          <th style="text-align: right">r1 <code>[16:12]</code></th>
          <th style="text-align: right">r0 <code>[11:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">12 bits</td>
          <td style="text-align: right">3 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<h3 id="memory-ordering-instructions">Memory ordering instructions</h3>
<p>The <code>fence</code> instruction is used to ensure <a href="https://en.wikipedia.org/wiki/Memory_ordering">memory ordering</a>. It currently has no effect on the Owl-2820 CPU and is effectively a no-operation (<code>nop</code>).</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">fence</td>
          <td style="text-align: left">Enforces memory ordering.</td>
      </tr>
  </tbody>
</table>
<p>This instruction has the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">unused <code>[31:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">25 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<p>On the subject of <code>nop</code> instructions, I was recently reminded that when I was a teenager, I thought that <code>FA</code> would be an ideal encoding for a <code>nop</code> instruction. However amusing this would have been to my much younger self, it is not practical as it adds unnecessary complexity to decoding.</p>
<h3 id="subroutine-call-instructions">Subroutine call instructions</h3>
<p>These instructions are used for calling subroutines.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left"><code>jalr r0, offs12(r1)</code></td>
          <td style="text-align: left">calls a subroutine at <code>offs12</code> plus <code>r1</code>, saving the return address in <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>jal r0, offs20</code></td>
          <td style="text-align: left">calls a subroutine at <code>offs20</code>, saving the return address in <code>r0</code></td>
      </tr>
  </tbody>
</table>
<p>The <code>jalr</code> instruction has the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">offs12 <code>[31:20]</code></th>
          <th style="text-align: right">unused <code>[19:17]</code></th>
          <th style="text-align: right">r1 <code>[16:12]</code></th>
          <th style="text-align: right">r0 <code>[11:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">12 bits</td>
          <td style="text-align: right">3 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<p>The <code>jal</code> instruction has the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">offs20 <code>[31:12]</code></th>
          <th style="text-align: right">r0 <code>[11:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">20 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<h3 id="miscellaneous-instructions">Miscellaneous instructions</h3>
<p>We&rsquo;ve already seen <code>lui</code> in action when combined with <code>addi</code> to put 32-bit immediate values into a register. We can do something similar with <code>auipc</code> which combines with <code>addi</code> to put a 32-bit address into a register. In the latter case the address is an absolute address that is calculated relative to the value in the program counter, <em>pc</em>.</p>
<p>Both these combinations mean that <code>jalr</code> can call a subroutine anywhere in Owl&rsquo;s 32-bit address space. This would not be possible otherwise, as the Owl-2820 instruction encoding cannot specify a 32-bit address in a single instruction, because instructions themselves occupy 32-bits.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left"><code>lui r0, uimm20</code></td>
          <td style="text-align: left">loads an immediate value into the upper bits of <code>r0</code>, setting its lower 12 bits to zero</td>
      </tr>
      <tr>
          <td style="text-align: left"><code>auipc r0, uimm20</code></td>
          <td style="text-align: left">adds <code>uimm20</code> to the upper 20 bits of <em>pc</em>, storing the result in <code>r0</code></td>
      </tr>
  </tbody>
</table>
<p>The <code>lui</code> and <code>auipc</code> instructions have the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">uimm20 <code>[31:12]</code></th>
          <th style="text-align: right">r0 <code>[11:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">20 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<h3 id="owl-2820-only-instructions">Owl-2820 only instructions</h3>
<p>The instructions in this group are specific to the Owl-2820.</p>
<p>Each of them could have been implemented with existing RV32I instructions, but this would be slower to decode and dispatch. You might recall that we <a href="https://badlydrawnrod.github.io/posts/2024/04/02/lbavm-001/#comparing-risc-v-encoding-with-owl-encoding">compared RISC-V encoding with Owl encoding in part 1</a> and learned that an encoding that is simple to decode in hardware may need multiple steps to decode in software.</p>
<p>For instance, the <code>call</code> instruction could have been implemented as <code>jal ra, offs20</code>, but in my experience the extra work needed to decode it is measurable, so I gave it its own opcode. The same goes for <code>j</code> which could have been implemented as <code>jal zero, offs20</code>, and <code>ret</code> which could could have been implemented as <code>jalr zero, 0(ra)</code>. Similarly, both <code>li</code> and <code>mv</code> could have been implemented as <code>addi r0, zero, imm12</code> and <code>add r0, r1, zero</code> respectively.</p>
<p>Another consideration is simply one of readability. For example, <a href="https://badlydrawnrod.github.io/posts/2024/06/11/lbavm-004/">part 4 of this series</a> is much easier to understand in terms of <code>call</code> and <code>ret</code> than it would have been otherwise.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">Instruction</th>
          <th style="text-align: left">Description</th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left"><code>j offs20</code></td>
          <td style="text-align: left">jumps to <code>offs20</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>call offs20</code></td>
          <td style="text-align: left">calls a subroutine at <code>offs20</code>, saving the return address in the return address register, <em>ra</em></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>ret</code></td>
          <td style="text-align: left">returns from a subroutine by jumping to the address in the return address register, <em>ra</em></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>li r0, imm12</code></td>
          <td style="text-align: left">loads an immediate value into register <code>r0</code></td>
      </tr>
      <tr>
          <td style="text-align: left"><code>mv r0, r1</code></td>
          <td style="text-align: left">copies the value in <code>r1</code> into <code>r0</code></td>
      </tr>
  </tbody>
</table>
<p>The <code>j</code> and <code>call</code> instructions have the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">offs20 <code>[31:12]</code></th>
          <th style="text-align: right">r0 <code>[11:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">20 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<p>The <code>ret</code> instruction has the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">unused <code>[31:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">25 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<p>The <code>li</code> instruction has the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">imm12 <code>[31:20]</code></th>
          <th style="text-align: right">unused <code>[19:12]</code></th>
          <th style="text-align: right">r0 <code>[11:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">12 bits</td>
          <td style="text-align: right">8 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<p>The <code>mv</code> instruction has the following encoding.</p>
<table>
  <thead>
      <tr>
          <th style="text-align: left">unused <code>[31:17]</code></th>
          <th style="text-align: right">r1 <code>[16:12]</code></th>
          <th style="text-align: right">r0 <code>[11:7]</code></th>
          <th style="text-align: right">opcode <code>[6:0]</code></th>
      </tr>
  </thead>
  <tbody>
      <tr>
          <td style="text-align: left">15 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">5 bits</td>
          <td style="text-align: right">7 bits</td>
      </tr>
  </tbody>
</table>
<h2 id="show-me-the-code">Show me the code</h2>
<p>There are no code samples in this post because there is not much to explain. Individual Owl-2820 instructions do very little, and can be implemented in a few lines of code each.</p>
<p>You can find <a href="https://godbolt.org/z/c67ThK8bq">the full code for this post</a> on Compiler Explorer.</p>
<h1 id="summary">Summary</h1>
<p>In this post we implemented the rest of the Owl-2820 instruction set. This was straightforward, because individual  instructions can be implemented in no more than half a dozen lines of code.</p>
<p>In theory, since Owl-2820&rsquo;s instruction set is based on RV32I, we have also implemented an emulator for the RV32I instruction set. In practice we&rsquo;re not quite there, because Owl-2820 instructions have a different encoding to RV32I as this <a href="https://badlydrawnrod.github.io/posts/2024/04/02/lbavm-001/#comparing-risc-v-encoding-with-owl-encoding">simplifies decoding them in software</a>.</p>
<p>This is limiting, because it means that any programs created for our Owl-2820 VM must be written in Owl-2820 assembly language using our rudimentary assembler.</p>
<h2 id="coming-soon">Coming soon</h2>
<p>In the short term it could be interesting to develop a few small programs in Owl-2820 assembly language, and if you&rsquo;re so inclined then I encourage you to try. However, after a while this would become tedious and repetitive.</p>
<p>What we really need is a way of writing Owl-2820 programs in a higher level language.</p>
<p>Ideally, we would write programs for our Owl-2820 VM in a language such as C, C++, Rust or Swift, then compile them for an RV32I target and run them on our Owl-2820 VM.</p>
<p>Doing this will be the theme for the next few posts.</p>
        </div>
        
        <div>
            <ul id="tags">
                
                <li><a href="/tags/vm">vm</a></li>
                
                <li><a href="/tags/owl">owl</a></li>
                
            </ul>
        </div>
        
    </article>
</main>
<aside class="wrapper">
    <div>
        <div>
            <h3>Latest Posts</h3>
        </div>
        <div>
            <ul>
                
                <li><a href="/posts/2024/11/29/lbavm-012/">Let&#39;s build a virtual machine: Part 12 - Dealing with data</a></li>
                
                <li><a href="/posts/2024/10/05/lbavm-011/">Let&#39;s build a virtual machine: Part 11 - Revisiting the instruction handler</a></li>
                
                <li><a href="/posts/2024/09/08/lbavm-010/">Let&#39;s build a virtual machine: Part 10 - Running RISC-V directly</a></li>
                
                <li><a href="/posts/2024/09/01/lbavm-009/">Let&#39;s build a virtual machine: Part 9 - Running compiled C on the Owl-2820 CPU</a></li>
                
                <li><a href="/posts/2024/08/20/lbavm-008/">Let&#39;s build a virtual machine: Part 8 - Using a C compiler to target the Owl-2820 CPU</a></li>
                
            </ul>
        </div>
    </div>
</aside> 
	<footer class="wrapper">
	<p>&copy; 2024 <a href="https://badlydrawnrod.github.io/">My Badly Drawn Self</a></p>
</footer>

</body>
</html>
