INFO-FLOW: Workspace /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1 opened at Wed Feb 15 09:13:19 EST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.69 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.78 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vivado configuration: config_interface -default_interface=ip
Execute     config_interface -default_interface=ip 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Command   open_solution done; 1.83 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 0 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 0 -m_axi_max_widen_bitwidth 512 
Execute   source ./real_proj/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./real_proj/solution1/directives.tcl
Execute     set_directive_top -name real_matmul real_matmul 
INFO: [HLS 200-1510] Running: set_directive_top -name real_matmul real_matmul 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.586 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling real_matmul.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang real_matmul.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top real_matmul -name=real_matmul 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.34 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.33 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.56 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.58 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.31 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.35 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.39 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.94 seconds; current allocated memory: 760.684 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.g.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.94 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.94 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=real_matmul -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=real_matmul -reflow-float-conversion -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.7 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.72 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=real_matmul 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=real_matmul -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.26 sec.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL_MULT' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:75:5)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL_MULT' (real_matmul.cpp:75:5) in function 'real_matmul' completely with a factor of 10 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 10 on dimension 1. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 10 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 10 on dimension 1. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 3750 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 2500 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:91:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.25 seconds. Elapsed time: 3.3 seconds; current allocated memory: 762.125 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.125 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top real_matmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.41 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 774.086 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.4 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 775.906 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:58) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:93) in function 'real_matmul' automatically.
Command         transform done; 0.47 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 800.129 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:56:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:91:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:60:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
Command         transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 845.391 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.71 sec.
Command     elaborate done; 7.96 sec.
Execute     ap_eval exec zip -j /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
Execute       ap_set_top_model real_matmul 
Execute       get_model_list real_matmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model real_matmul 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       preproc_iomode -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       get_model_list real_matmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE ...
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       apply_spec_resource_limit real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO-FLOW: Configuring Module : real_matmul ...
Execute       set_default_model real_matmul 
Execute       apply_spec_resource_limit real_matmul 
INFO-FLOW: Model list for preprocess: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE ...
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       cdfg_preprocess -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       rtl_gen_preprocess real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO-FLOW: Preprocessing Module: real_matmul ...
Execute       set_default_model real_matmul 
Execute       cdfg_preprocess -model real_matmul 
Execute       rtl_gen_preprocess real_matmul 
INFO-FLOW: Model list for synthesis: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       schedule -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 846.863 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       bind -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 846.863 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       schedule -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 847.512 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       bind -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 847.512 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       schedule -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 847.977 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       bind -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 848.082 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       schedule -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 851.430 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       bind -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 851.430 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       schedule -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 851.430 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       bind -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 851.430 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul 
Execute       schedule -model real_matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 851.469 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul.
Execute       set_default_model real_matmul 
Execute       bind -model real_matmul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 851.766 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.15 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.bind.adb -f 
INFO-FLOW: Finish binding real_matmul.
Execute       get_model_list real_matmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       rtl_gen_preprocess real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       rtl_gen_preprocess real_matmul 
INFO-FLOW: Model list for RTL generation: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_5ns_4_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 853.328 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       gen_rtl real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_8ns_8ns_12_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_4_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 856.652 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       gen_rtl real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_5ns_4_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 858.129 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' pipeline 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_5ns_8ns_8ns_12_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_5ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_104_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_108_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_5ns_8_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 863.137 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       gen_rtl real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       syn_report -csynth -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.14 sec.
Execute       db_write -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.adb 
Execute       db_write -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_107_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_5ns_7_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 868.516 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul -top_prefix  -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 873.156 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul 
Execute       gen_rtl real_matmul -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul 
Execute       syn_report -csynth -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -model real_matmul -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.adb 
Execute       db_write -model real_matmul -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.constraint.tcl 
Execute       syn_report -designview -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.design.xml 
Command       syn_report done; 0.21 sec.
Execute       syn_report -csynthDesign -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks real_matmul 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain real_matmul 
INFO-FLOW: Model list for RTL component generation: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
INFO-FLOW: Found component real_matmul_urem_7ns_5ns_4_11_1.
INFO-FLOW: Append model real_matmul_urem_7ns_5ns_4_11_1
INFO-FLOW: Found component real_matmul_mul_7ns_9ns_15_1_1.
INFO-FLOW: Append model real_matmul_mul_7ns_9ns_15_1_1
INFO-FLOW: Found component real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1
INFO-FLOW: Found component real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
INFO-FLOW: Found component real_matmul_urem_8ns_5ns_4_12_1.
INFO-FLOW: Append model real_matmul_urem_8ns_5ns_4_12_1
INFO-FLOW: Found component real_matmul_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model real_matmul_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component real_matmul_mac_muladd_5ns_8ns_8ns_12_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_5ns_8ns_8ns_12_4_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.compgen.tcl 
INFO-FLOW: Found component real_matmul_urem_8ns_5ns_8_12_1.
INFO-FLOW: Append model real_matmul_urem_8ns_5ns_8_12_1
INFO-FLOW: Found component real_matmul_mul_5ns_9ns_16_1_1.
INFO-FLOW: Append model real_matmul_mul_5ns_9ns_16_1_1
INFO-FLOW: Found component real_matmul_mux_108_16_1_1.
INFO-FLOW: Append model real_matmul_mux_108_16_1_1
INFO-FLOW: Found component real_matmul_mux_104_16_1_1.
INFO-FLOW: Append model real_matmul_mux_104_16_1_1
INFO-FLOW: Found component real_matmul_mac_muladd_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
INFO-FLOW: Found component real_matmul_urem_7ns_5ns_7_11_1.
INFO-FLOW: Append model real_matmul_urem_7ns_5ns_7_11_1
INFO-FLOW: Found component real_matmul_mux_107_16_1_1.
INFO-FLOW: Append model real_matmul_mux_107_16_1_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.tcl 
INFO-FLOW: Found component real_matmul_MatA_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model real_matmul_MatA_V_RAM_AUTO_1R1W
INFO-FLOW: Found component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component real_matmul_MatC_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model real_matmul_MatC_V_RAM_AUTO_1R1W
INFO-FLOW: Found component real_matmul_mem_m_axi.
INFO-FLOW: Append model real_matmul_mem_m_axi
INFO-FLOW: Found component real_matmul_control_s_axi.
INFO-FLOW: Append model real_matmul_control_s_axi
INFO-FLOW: Append model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
INFO-FLOW: Append model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
INFO-FLOW: Append model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
INFO-FLOW: Append model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
INFO-FLOW: Append model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
INFO-FLOW: Append model real_matmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: real_matmul_urem_7ns_5ns_4_11_1 real_matmul_mul_7ns_9ns_15_1_1 real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1 real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_urem_8ns_5ns_4_12_1 real_matmul_mul_8ns_10ns_17_1_1 real_matmul_mac_muladd_5ns_8ns_8ns_12_4_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_flow_control_loop_pipe_sequential_init real_matmul_urem_8ns_5ns_8_12_1 real_matmul_mul_5ns_9ns_16_1_1 real_matmul_mux_108_16_1_1 real_matmul_mux_104_16_1_1 real_matmul_mac_muladd_16s_16s_16ns_16_4_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_urem_7ns_5ns_7_11_1 real_matmul_mux_107_16_1_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_MatA_V_RAM_AUTO_1R1W real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W real_matmul_MatC_V_RAM_AUTO_1R1W real_matmul_mem_m_axi real_matmul_control_s_axi real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model real_matmul_urem_7ns_5ns_4_11_1
INFO-FLOW: To file: write model real_matmul_mul_7ns_9ns_15_1_1
INFO-FLOW: To file: write model real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1
INFO-FLOW: To file: write model real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_urem_8ns_5ns_4_12_1
INFO-FLOW: To file: write model real_matmul_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model real_matmul_mac_muladd_5ns_8ns_8ns_12_4_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_urem_8ns_5ns_8_12_1
INFO-FLOW: To file: write model real_matmul_mul_5ns_9ns_16_1_1
INFO-FLOW: To file: write model real_matmul_mux_108_16_1_1
INFO-FLOW: To file: write model real_matmul_mux_104_16_1_1
INFO-FLOW: To file: write model real_matmul_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_urem_7ns_5ns_7_11_1
INFO-FLOW: To file: write model real_matmul_mux_107_16_1_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_MatA_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model real_matmul_MatC_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model real_matmul_mem_m_axi
INFO-FLOW: To file: write model real_matmul_control_s_axi
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
INFO-FLOW: To file: write model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
INFO-FLOW: To file: write model real_matmul
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/vlog' tclDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db' modelList='real_matmul_urem_7ns_5ns_4_11_1
real_matmul_mul_7ns_9ns_15_1_1
real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1
real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_8ns_5ns_4_12_1
real_matmul_mul_8ns_10ns_17_1_1
real_matmul_mac_muladd_5ns_8ns_8ns_12_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_8ns_5ns_8_12_1
real_matmul_mul_5ns_9ns_16_1_1
real_matmul_mux_108_16_1_1
real_matmul_mux_104_16_1_1
real_matmul_mac_muladd_16s_16s_16ns_16_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_7ns_5ns_7_11_1
real_matmul_mux_107_16_1_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_MatA_V_RAM_AUTO_1R1W
real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
real_matmul_MatC_V_RAM_AUTO_1R1W
real_matmul_mem_m_axi
real_matmul_control_s_axi
real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
real_matmul
' expOnly='0'
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.12 sec.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_source done; 0.11 sec.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatA_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatC_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.17 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 879.188 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='real_matmul_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='real_matmul_urem_7ns_5ns_4_11_1
real_matmul_mul_7ns_9ns_15_1_1
real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1
real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_8ns_5ns_4_12_1
real_matmul_mul_8ns_10ns_17_1_1
real_matmul_mac_muladd_5ns_8ns_8ns_12_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_8ns_5ns_8_12_1
real_matmul_mul_5ns_9ns_16_1_1
real_matmul_mux_108_16_1_1
real_matmul_mux_104_16_1_1
real_matmul_mac_muladd_16s_16s_16ns_16_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_7ns_5ns_7_11_1
real_matmul_mux_107_16_1_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_MatA_V_RAM_AUTO_1R1W
real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
real_matmul_MatC_V_RAM_AUTO_1R1W
real_matmul_mem_m_axi
real_matmul_control_s_axi
real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
real_matmul
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.constraint.tcl 
Execute       sc_get_clocks real_matmul 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE real_matmul LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME mem_m_axi_U SOURCE {} VARIABLE {} MODULE real_matmul LOOP {} BUNDLEDNAME mem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST real_matmul MODULE2INSTS {real_matmul real_matmul real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_229 real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_258 real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_282 real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_299 real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_333} INST2MODULE {real_matmul real_matmul grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_229 real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_258 real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_282 real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_299 real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_333 real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS} INSTDATA {real_matmul {DEPTH 1 CHILDREN {grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_229 grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_258 grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_282 grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_299 grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_333}} grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_229 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_258 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_282 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_299 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_333 {DEPTH 2 CHILDREN {}}} MODULEDATA {real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_356_p2 SOURCE real_matmul.cpp:35 VARIABLE add_ln35_1 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_368_p2 SOURCE real_matmul.cpp:35 VARIABLE add_ln35 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_14_4_1_U3 SOURCE real_matmul.cpp:37 VARIABLE mul_ln37 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U2 SOURCE real_matmul.cpp:37 VARIABLE mul LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U4 SOURCE real_matmul.cpp:39 VARIABLE mul_ln39 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U4 SOURCE real_matmul.cpp:39 VARIABLE add_ln39_3 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_14_4_1_U3 SOURCE real_matmul.cpp:39 VARIABLE add_ln39 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_488_p2 SOURCE real_matmul.cpp:39 VARIABLE add_ln39_1 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_2_fu_524_p2 SOURCE real_matmul.cpp:39 VARIABLE add_ln39_2 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_400_p2 SOURCE real_matmul.cpp:37 VARIABLE add_ln37 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_311_p2 SOURCE real_matmul.cpp:45 VARIABLE add_ln45_1 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_323_p2 SOURCE real_matmul.cpp:45 VARIABLE add_ln45 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U23 SOURCE real_matmul.cpp:45 VARIABLE mul106 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_8ns_8ns_12_4_1_U24 SOURCE real_matmul.cpp:49 VARIABLE mul_ln49 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_8ns_8ns_12_4_1_U24 SOURCE real_matmul.cpp:49 VARIABLE add_ln49 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_361_p2 SOURCE real_matmul.cpp:47 VARIABLE add_ln47 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_266_p2 SOURCE real_matmul.cpp:56 VARIABLE add_ln56_1 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_278_p2 SOURCE real_matmul.cpp:56 VARIABLE add_ln56 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U41 SOURCE real_matmul.cpp:56 VARIABLE mul108 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U42 SOURCE real_matmul.cpp:60 VARIABLE mul_ln60 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U42 SOURCE real_matmul.cpp:60 VARIABLE add_ln60 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_332_p2 SOURCE real_matmul.cpp:58 VARIABLE add_ln58 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U54 SOURCE real_matmul.cpp:66 VARIABLE mul110 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_8ns_8ns_12_4_1_U62 SOURCE real_matmul.cpp:68 VARIABLE mul_ln68 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_8ns_8ns_12_4_1_U62 SOURCE real_matmul.cpp:68 VARIABLE empty_33 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1_fu_893_p2 SOURCE real_matmul.cpp:66 VARIABLE add_ln66_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_902_p2 SOURCE real_matmul.cpp:66 VARIABLE add_ln66 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U56 SOURCE real_matmul.cpp:66 VARIABLE mul114 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_5ns_9ns_16_1_1_U57 SOURCE real_matmul.cpp:66 VARIABLE empty_35 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_5ns_8ns_8ns_12_4_1_U63 SOURCE real_matmul.cpp:66 VARIABLE empty_36 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_1043_p2 SOURCE real_matmul.cpp:68 VARIABLE add_ln68 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_5ns_8ns_8ns_12_4_1_U63 SOURCE real_matmul.cpp:66 VARIABLE empty_37 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U58 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE mul_ln232 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U64 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE mul_ln232_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U64 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U65 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_10 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U65 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_10 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U66 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U66 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U67 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U67 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U68 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_2 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U68 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_2 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U69 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_3 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U69 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_3 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U70 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_4 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U70 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_4 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U71 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_5 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U71 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_5 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U72 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_6 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U72 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_6 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U73 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_7 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U73 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_7 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U74 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_8 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U74 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_8 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U75 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_9 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U75 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_9 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_1065_p2 SOURCE real_matmul.cpp:70 VARIABLE add_ln70 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_948_p2 SOURCE real_matmul.cpp:68 VARIABLE add_ln68_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 14 BRAM 0 URAM 0}} real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_301_p2 SOURCE real_matmul.cpp:91 VARIABLE add_ln91_1 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_313_p2 SOURCE real_matmul.cpp:91 VARIABLE add_ln91 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U112 SOURCE real_matmul.cpp:91 VARIABLE mul_ln91 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U114 SOURCE real_matmul.cpp:91 VARIABLE mul_ln94 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U114 SOURCE real_matmul.cpp:94 VARIABLE add_ln94 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_357_p2 SOURCE real_matmul.cpp:93 VARIABLE add_ln93 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} real_matmul {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_1_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_2_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_3_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_4_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_5_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_6_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_7_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_8_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_9_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_1_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_2_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_3_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_4_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_5_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_6_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_7_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_8_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_9_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_1_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_2_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_3_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_4_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_5_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_6_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_7_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_8_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_9_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 19 BRAM 120 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 889.812 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for real_matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for real_matmul.
Execute       syn_report -model real_matmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 6.29 sec.
Command   csynth_design done; 14.3 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.23 seconds. CPU system time: 0.74 seconds. Elapsed time: 14.3 seconds; current allocated memory: 129.293 MB.
Command ap_source done; 16.31 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1 opened at Wed Feb 15 09:14:52 EST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.65 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.74 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vivado configuration: config_interface -default_interface=ip
Execute     config_interface -default_interface=ip 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Command   open_solution done; 2.79 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 760.590 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling real_matmul.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang real_matmul.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top real_matmul -name=real_matmul 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.35 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.32 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.31 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.54 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.56 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.3 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.35 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.35 seconds. CPU system time: 0.31 seconds. Elapsed time: 2.89 seconds; current allocated memory: 760.652 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.g.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.85 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.85 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=real_matmul -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=real_matmul -reflow-float-conversion -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.67 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.67 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=real_matmul 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=real_matmul -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.3 sec.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL_MULT' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:75:5)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL_MULT' (real_matmul.cpp:75:5) in function 'real_matmul' completely with a factor of 20 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 3750 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 2500 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:91:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.55 seconds. CPU system time: 0.23 seconds. Elapsed time: 3.2 seconds; current allocated memory: 762.066 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.066 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top real_matmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.74 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 775.441 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.71 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 776.992 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:58) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:93) in function 'real_matmul' automatically.
Command         transform done; 0.81 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 802.738 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:56:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:91:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:60:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
Command         transform done; 0.49 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 848.805 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.86 sec.
Command     elaborate done; 9.04 sec.
Execute     ap_eval exec zip -j /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
Execute       ap_set_top_model real_matmul 
Execute       get_model_list real_matmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model real_matmul 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       preproc_iomode -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       get_model_list real_matmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE ...
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       apply_spec_resource_limit real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO-FLOW: Configuring Module : real_matmul ...
Execute       set_default_model real_matmul 
Execute       apply_spec_resource_limit real_matmul 
INFO-FLOW: Model list for preprocess: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE ...
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       cdfg_preprocess -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       rtl_gen_preprocess real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO-FLOW: Preprocessing Module: real_matmul ...
Execute       set_default_model real_matmul 
Execute       cdfg_preprocess -model real_matmul 
Execute       rtl_gen_preprocess real_matmul 
INFO-FLOW: Model list for synthesis: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       schedule -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 851.039 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       bind -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 851.039 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       schedule -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_18'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 852.352 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       bind -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 852.352 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       schedule -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 852.930 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       bind -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 852.930 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       schedule -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.44 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 859.602 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       bind -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 859.602 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       schedule -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln94) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 859.602 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       bind -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 859.602 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul 
Execute       schedule -model real_matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 859.602 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul.
Execute       set_default_model real_matmul 
Execute       bind -model real_matmul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 859.602 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.17 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.bind.adb -f 
INFO-FLOW: Finish binding real_matmul.
Execute       get_model_list real_matmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       rtl_gen_preprocess real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       rtl_gen_preprocess real_matmul 
INFO-FLOW: Model list for RTL generation: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_5_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 860.258 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       gen_rtl real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 864.383 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       gen_rtl real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_5_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 866.613 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' pipeline 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' is 7335 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_208_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_8_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 873.961 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       gen_rtl real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       syn_report -csynth -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.adb 
Execute       db_write -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_207_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_7_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
Command       create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 884.703 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul -top_prefix  -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 892.090 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul 
Execute       gen_rtl real_matmul -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul 
Execute       syn_report -csynth -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model real_matmul -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.adb 
Execute       db_write -model real_matmul -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.constraint.tcl 
Execute       syn_report -designview -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.design.xml 
Command       syn_report done; 0.27 sec.
Execute       syn_report -csynthDesign -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks real_matmul 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain real_matmul 
INFO-FLOW: Model list for RTL component generation: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
INFO-FLOW: Found component real_matmul_urem_7ns_6ns_5_11_1.
INFO-FLOW: Append model real_matmul_urem_7ns_6ns_5_11_1
INFO-FLOW: Found component real_matmul_mul_7ns_9ns_15_1_1.
INFO-FLOW: Append model real_matmul_mul_7ns_9ns_15_1_1
INFO-FLOW: Found component real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1
INFO-FLOW: Found component real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
INFO-FLOW: Found component real_matmul_urem_8ns_6ns_5_12_1.
INFO-FLOW: Append model real_matmul_urem_8ns_6ns_5_12_1
INFO-FLOW: Found component real_matmul_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model real_matmul_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.compgen.tcl 
INFO-FLOW: Found component real_matmul_urem_8ns_6ns_8_12_1.
INFO-FLOW: Append model real_matmul_urem_8ns_6ns_8_12_1
INFO-FLOW: Found component real_matmul_mul_4ns_9ns_16_1_1.
INFO-FLOW: Append model real_matmul_mul_4ns_9ns_16_1_1
INFO-FLOW: Found component real_matmul_mux_208_16_1_1.
INFO-FLOW: Append model real_matmul_mux_208_16_1_1
INFO-FLOW: Found component real_matmul_mux_205_16_1_1.
INFO-FLOW: Append model real_matmul_mux_205_16_1_1
INFO-FLOW: Found component real_matmul_mac_muladd_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
INFO-FLOW: Found component real_matmul_urem_7ns_6ns_7_11_1.
INFO-FLOW: Append model real_matmul_urem_7ns_6ns_7_11_1
INFO-FLOW: Found component real_matmul_mux_207_16_1_1.
INFO-FLOW: Append model real_matmul_mux_207_16_1_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.tcl 
INFO-FLOW: Found component real_matmul_MatA_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model real_matmul_MatA_V_RAM_AUTO_1R1W
INFO-FLOW: Found component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component real_matmul_MatC_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model real_matmul_MatC_V_RAM_AUTO_1R1W
INFO-FLOW: Found component real_matmul_mem_m_axi.
INFO-FLOW: Append model real_matmul_mem_m_axi
INFO-FLOW: Found component real_matmul_control_s_axi.
INFO-FLOW: Append model real_matmul_control_s_axi
INFO-FLOW: Append model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
INFO-FLOW: Append model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
INFO-FLOW: Append model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
INFO-FLOW: Append model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
INFO-FLOW: Append model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
INFO-FLOW: Append model real_matmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: real_matmul_urem_7ns_6ns_5_11_1 real_matmul_mul_7ns_9ns_15_1_1 real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1 real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_urem_8ns_6ns_5_12_1 real_matmul_mul_8ns_10ns_17_1_1 real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_flow_control_loop_pipe_sequential_init real_matmul_urem_8ns_6ns_8_12_1 real_matmul_mul_4ns_9ns_16_1_1 real_matmul_mux_208_16_1_1 real_matmul_mux_205_16_1_1 real_matmul_mac_muladd_16s_16s_16ns_16_4_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_urem_7ns_6ns_7_11_1 real_matmul_mux_207_16_1_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_MatA_V_RAM_AUTO_1R1W real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W real_matmul_MatC_V_RAM_AUTO_1R1W real_matmul_mem_m_axi real_matmul_control_s_axi real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model real_matmul_urem_7ns_6ns_5_11_1
INFO-FLOW: To file: write model real_matmul_mul_7ns_9ns_15_1_1
INFO-FLOW: To file: write model real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1
INFO-FLOW: To file: write model real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_urem_8ns_6ns_5_12_1
INFO-FLOW: To file: write model real_matmul_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_urem_8ns_6ns_8_12_1
INFO-FLOW: To file: write model real_matmul_mul_4ns_9ns_16_1_1
INFO-FLOW: To file: write model real_matmul_mux_208_16_1_1
INFO-FLOW: To file: write model real_matmul_mux_205_16_1_1
INFO-FLOW: To file: write model real_matmul_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_urem_7ns_6ns_7_11_1
INFO-FLOW: To file: write model real_matmul_mux_207_16_1_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_MatA_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model real_matmul_MatC_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model real_matmul_mem_m_axi
INFO-FLOW: To file: write model real_matmul_control_s_axi
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
INFO-FLOW: To file: write model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
INFO-FLOW: To file: write model real_matmul
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/vlog' tclDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db' modelList='real_matmul_urem_7ns_6ns_5_11_1
real_matmul_mul_7ns_9ns_15_1_1
real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1
real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_8ns_6ns_5_12_1
real_matmul_mul_8ns_10ns_17_1_1
real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_8ns_6ns_8_12_1
real_matmul_mul_4ns_9ns_16_1_1
real_matmul_mux_208_16_1_1
real_matmul_mux_205_16_1_1
real_matmul_mac_muladd_16s_16s_16ns_16_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_7ns_6ns_7_11_1
real_matmul_mux_207_16_1_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_MatA_V_RAM_AUTO_1R1W
real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
real_matmul_MatC_V_RAM_AUTO_1R1W
real_matmul_mem_m_axi
real_matmul_control_s_axi
real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
real_matmul
' expOnly='0'
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatA_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatC_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.16 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 899.035 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='real_matmul_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='real_matmul_urem_7ns_6ns_5_11_1
real_matmul_mul_7ns_9ns_15_1_1
real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1
real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_8ns_6ns_5_12_1
real_matmul_mul_8ns_10ns_17_1_1
real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_8ns_6ns_8_12_1
real_matmul_mul_4ns_9ns_16_1_1
real_matmul_mux_208_16_1_1
real_matmul_mux_205_16_1_1
real_matmul_mac_muladd_16s_16s_16ns_16_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_7ns_6ns_7_11_1
real_matmul_mux_207_16_1_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_MatA_V_RAM_AUTO_1R1W
real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
real_matmul_MatC_V_RAM_AUTO_1R1W
real_matmul_mem_m_axi
real_matmul_control_s_axi
real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
real_matmul
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.constraint.tcl 
Execute       sc_get_clocks real_matmul 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE real_matmul LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME mem_m_axi_U SOURCE {} VARIABLE {} MODULE real_matmul LOOP {} BUNDLEDNAME mem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST real_matmul MODULE2INSTS {real_matmul real_matmul real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349 real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398 real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442 real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469 real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533} INST2MODULE {real_matmul real_matmul grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349 real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398 real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442 real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469 real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533 real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS} INSTDATA {real_matmul {DEPTH 1 CHILDREN {grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349 grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398 grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442 grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469 grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533}} grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533 {DEPTH 2 CHILDREN {}}} MODULEDATA {real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_526_p2 SOURCE real_matmul.cpp:35 VARIABLE add_ln35_1 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_538_p2 SOURCE real_matmul.cpp:35 VARIABLE add_ln35 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_14_4_1_U3 SOURCE real_matmul.cpp:37 VARIABLE mul_ln37 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U2 SOURCE real_matmul.cpp:37 VARIABLE mul LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U4 SOURCE real_matmul.cpp:39 VARIABLE mul_ln39 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U4 SOURCE real_matmul.cpp:39 VARIABLE add_ln39_3 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_14_4_1_U3 SOURCE real_matmul.cpp:39 VARIABLE add_ln39 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_658_p2 SOURCE real_matmul.cpp:39 VARIABLE add_ln39_1 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_2_fu_694_p2 SOURCE real_matmul.cpp:39 VARIABLE add_ln39_2 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_570_p2 SOURCE real_matmul.cpp:37 VARIABLE add_ln37 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_481_p2 SOURCE real_matmul.cpp:45 VARIABLE add_ln45_1 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_493_p2 SOURCE real_matmul.cpp:45 VARIABLE add_ln45 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U33 SOURCE real_matmul.cpp:45 VARIABLE mul156 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U34 SOURCE real_matmul.cpp:49 VARIABLE mul_ln49 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U34 SOURCE real_matmul.cpp:49 VARIABLE add_ln49 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_531_p2 SOURCE real_matmul.cpp:47 VARIABLE add_ln47 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_446_p2 SOURCE real_matmul.cpp:56 VARIABLE add_ln56_1 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_458_p2 SOURCE real_matmul.cpp:56 VARIABLE add_ln56 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U61 SOURCE real_matmul.cpp:56 VARIABLE mul158 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U62 SOURCE real_matmul.cpp:60 VARIABLE mul_ln60 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U62 SOURCE real_matmul.cpp:60 VARIABLE add_ln60 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_512_p2 SOURCE real_matmul.cpp:58 VARIABLE add_ln58 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U84 SOURCE real_matmul.cpp:66 VARIABLE mul160 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U92 SOURCE real_matmul.cpp:68 VARIABLE mul_ln68 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U92 SOURCE real_matmul.cpp:68 VARIABLE empty_33 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1_fu_1623_p2 SOURCE real_matmul.cpp:66 VARIABLE add_ln66_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_1632_p2 SOURCE real_matmul.cpp:66 VARIABLE add_ln66 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U86 SOURCE real_matmul.cpp:66 VARIABLE mul164 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_9ns_16_1_1_U87 SOURCE real_matmul.cpp:66 VARIABLE empty_35 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U93 SOURCE real_matmul.cpp:66 VARIABLE empty_36 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_1783_p2 SOURCE real_matmul.cpp:68 VARIABLE add_ln68 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U93 SOURCE real_matmul.cpp:66 VARIABLE empty_37 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U88 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE mul_ln232 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U94 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE mul_ln232_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U94 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U95 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_20 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U95 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_20 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U96 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U96 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U97 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U97 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U98 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_2 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U98 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_2 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U99 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_3 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U99 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_3 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U100 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_4 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U100 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_4 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U101 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_5 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U101 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_5 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U102 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_6 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U102 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_6 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U103 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_7 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U103 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_7 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U104 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_8 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U104 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_8 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U105 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_9 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U105 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_9 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U106 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_10 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U106 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_10 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U107 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_11 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U107 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_11 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U108 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_12 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U108 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_12 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U109 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_13 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U109 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_13 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U110 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_14 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U110 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_14 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U111 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_15 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U111 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_15 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U112 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_16 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U112 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_16 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U113 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_17 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U113 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_17 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U114 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_18 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U114 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_18 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U115 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_19 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U115 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_19 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_1805_p2 SOURCE real_matmul.cpp:70 VARIABLE add_ln70 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_1678_p2 SOURCE real_matmul.cpp:68 VARIABLE add_ln68_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 24 BRAM 0 URAM 0}} real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_1_fu_451_p2 SOURCE real_matmul.cpp:91 VARIABLE add_ln91_1 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_463_p2 SOURCE real_matmul.cpp:91 VARIABLE add_ln91 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U182 SOURCE real_matmul.cpp:91 VARIABLE mul_ln91 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U184 SOURCE real_matmul.cpp:91 VARIABLE mul_ln94 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U184 SOURCE real_matmul.cpp:94 VARIABLE add_ln94 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln93_fu_507_p2 SOURCE real_matmul.cpp:93 VARIABLE add_ln93 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} real_matmul {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_1_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_2_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_3_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_4_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_5_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_6_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_7_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_8_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_9_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_10_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_11_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_12_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_13_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_14_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_15_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_16_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_17_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_18_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_19_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_1_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_2_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_3_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_4_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_5_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_6_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_7_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_8_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_9_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_10_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_11_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_12_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_13_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_14_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_15_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_16_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_17_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_18_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_19_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_1_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_2_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_3_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_4_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_5_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_6_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_7_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_8_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_9_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_10_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_11_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_12_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_13_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_14_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_15_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_16_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_17_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_18_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_19_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 29 BRAM 120 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 911.039 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for real_matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for real_matmul.
Execute       syn_report -model real_matmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 6.97 sec.
Command   csynth_design done; 16.07 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.98 seconds. CPU system time: 0.73 seconds. Elapsed time: 16.07 seconds; current allocated memory: 150.469 MB.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1 opened at Tue Feb 21 09:40:08 EST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.79 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.89 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vivado configuration: config_interface -default_interface=ip
Execute     config_interface -default_interface=ip 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Command   open_solution done; 2.92 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 760.590 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling real_matmul.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang real_matmul.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.err.log 
Command       ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top real_matmul -name=real_matmul 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; error code: 1; 0.36 sec.
ERROR: [HLS 207-3777] use of undeclared identifier 'port'; did you mean 'for'? (real_matmul.cpp:19:36)
ERROR: [HLS 207-1186] expected expression (real_matmul.cpp:19:36)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 44)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.62 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.63 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.38 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.63 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 3.7 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1 opened at Tue Feb 21 09:40:21 EST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.72 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.83 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vivado configuration: config_interface -default_interface=ip
Execute     config_interface -default_interface=ip 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Command   open_solution done; 1.88 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.12 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.605 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling real_matmul.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang real_matmul.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top real_matmul -name=real_matmul 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; error code: 1; 0.35 sec.
ERROR: [HLS 207-3777] use of undeclared identifier 'port'; did you mean 'for'? (real_matmul.cpp:19:36)
ERROR: [HLS 207-1186] expected expression (real_matmul.cpp:19:36)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 44)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.53 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.54 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.54 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 2.57 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1 opened at Tue Feb 21 09:42:46 EST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.68 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.79 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vivado configuration: config_interface -default_interface=ip
Execute     config_interface -default_interface=ip 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Command   open_solution done; 2.84 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.590 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling real_matmul.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang real_matmul.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.err.log 
Command       ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top real_matmul -name=real_matmul 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; error code: 1; 0.35 sec.
ERROR: [HLS 207-3777] use of undeclared identifier 'port'; did you mean 'for'? (real_matmul.cpp:19:36)
ERROR: [HLS 207-1186] expected expression (real_matmul.cpp:19:36)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 44)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.55 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.55 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.36 seconds. CPU system time: 0.1 seconds. Elapsed time: 0.55 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 3.54 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1 opened at Tue Feb 21 09:43:30 EST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.73 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.83 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vivado configuration: config_interface -default_interface=ip
Execute     config_interface -default_interface=ip 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Command   open_solution done; 1.88 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.590 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling real_matmul.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang real_matmul.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.err.log 
Command       ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top real_matmul -name=real_matmul 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; error code: 1; 0.35 sec.
ERROR: [HLS 207-3777] use of undeclared identifier 'port'; did you mean 'for'? (real_matmul.cpp:19:36)
ERROR: [HLS 207-1186] expected expression (real_matmul.cpp:19:36)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 44)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.54 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.54 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.37 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.54 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 2.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1 opened at Tue Feb 21 09:47:06 EST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.67 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.77 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vivado configuration: config_interface -default_interface=ip
Execute     config_interface -default_interface=ip 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Command   open_solution done; 2.81 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.734 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling real_matmul.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang real_matmul.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.err.log 
Command       ap_eval done; 0.13 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top real_matmul -name=real_matmul 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; error code: 1; 0.39 sec.
ERROR: [HLS 207-3777] use of undeclared identifier 'port'; did you mean 'for'? (real_matmul.cpp:19:36)
ERROR: [HLS 207-1186] expected expression (real_matmul.cpp:19:36)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 44)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 4)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 103)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 83)
    invoked from within
"ap_internal_elaborate "
Command     elaborate done; error code: 2; 0.59 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command   csynth_design done; error code: 2; 0.6 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0.36 seconds. CPU system time: 0.12 seconds. Elapsed time: 0.6 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 3.55 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1 opened at Tue Feb 21 09:47:35 EST 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2022.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.69 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.8 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_alignment_byte_size=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_alignment_byte_size=0
Execute     config_interface -m_axi_alignment_byte_size=0 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vivado' config_interface -m_axi_max_widen_bitwidth=0 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_max_widen_bitwidth=0
Execute     config_interface -m_axi_max_widen_bitwidth=0 
Execute     get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vivado configuration: config_interface -default_interface=ip
Execute     config_interface -default_interface=ip 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
Execute     config_interface -m_axi_latency=0 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Command   open_solution done; 1.84 sec.
Execute   set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
Execute     create_platform xc7z020clg400-1 -board  
Execute     source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.11 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 760.590 MB.
INFO: [HLS 200-10] Analyzing design file 'real_matmul.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling real_matmul.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang real_matmul.cpp -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/software/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top real_matmul -name=real_matmul 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.35 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/.systemc_flag -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.32 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  -directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/all.directive.json -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.31 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang-tidy.loop-label.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.54 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.57 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.32 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.37 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.39 seconds. CPU system time: 0.3 seconds. Elapsed time: 2.92 seconds; current allocated memory: 760.668 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.g.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsm_39.bc /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libhlsmc++_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 1.86 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.87 sec.
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=real_matmul -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=real_matmul -reflow-float-conversion -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.71 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.71 sec.
Execute       run_link_or_opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/lib/libfloatconversion_39.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=real_matmul 
Execute         ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/software/xilinx/Vitis_HLS/2022.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=real_matmul -mllvm -hls-db-dir -mllvm /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 > /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.31 sec.
INFO: [HLS 214-291] Loop 'INNER_ROW_COL_MULT' is marked as complete unroll implied by the pipeline pragma (real_matmul.cpp:75:5)
INFO: [HLS 214-186] Unrolling loop 'INNER_ROW_COL_MULT' (real_matmul.cpp:75:5) in function 'real_matmul' completely with a factor of 20 (real_matmul.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'MatA': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:25:9)
INFO: [HLS 214-248] Applying array_partition to 'MatB': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:26:12)
INFO: [HLS 214-248] Applying array_partition to 'MatC': Cyclic partitioning with factor 20 on dimension 1. (real_matmul.cpp:27:12)
INFO: [HLS 214-241] Aggregating maxi variable 'MatC_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatB_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MatA_DRAM' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 3750 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:45:5)
INFO: [HLS 214-115] Multiple burst writes of length 2500 and bit width 128 has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (real_matmul.cpp:86:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.6 seconds. CPU system time: 0.26 seconds. Elapsed time: 3.28 seconds; current allocated memory: 762.082 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 762.082 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top real_matmul -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.0.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.73 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 775.438 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.69 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.2.prechk.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 776.996 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.g.1.bc to /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.1.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'MAT_A_COLS' (real_matmul.cpp:37) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_B_COLS' (real_matmul.cpp:47) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS_INIT' (real_matmul.cpp:58) in function 'real_matmul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MAT_C_COLS' (real_matmul.cpp:88) in function 'real_matmul' automatically.
Command         transform done; 0.8 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.1.tmp.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 802.723 MB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.2.bc -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_A_ROWS' (real_matmul.cpp:35:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_B_ROWS' (real_matmul.cpp:45:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS_INIT' (real_matmul.cpp:56:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_COLS' (real_matmul.cpp:68:17) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'OUTER_ROWS' (real_matmul.cpp:66:13) in function 'real_matmul'.
INFO: [XFORM 203-541] Flattening a loop nest 'MAT_C_ROWS' (real_matmul.cpp:86:13) in function 'real_matmul'.
INFO: [HLS 200-472] Inferring partial write operation for 'MatA.V' (real_matmul.cpp:39:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatB.V' (real_matmul.cpp:49:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' (real_matmul.cpp:60:13)
INFO: [HLS 200-472] Inferring partial write operation for 'MatC.V' 
Command         transform done; 0.49 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 848.789 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.84 sec.
Command     elaborate done; 9.06 sec.
Execute     ap_eval exec zip -j /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'real_matmul' ...
Execute       ap_set_top_model real_matmul 
Execute       get_model_list real_matmul -filter all-wo-channel -topdown 
Execute       preproc_iomode -model real_matmul 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       preproc_iomode -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       preproc_iomode -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       get_model_list real_matmul -filter all-wo-channel 
INFO-FLOW: Model list for configure: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE ...
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       apply_spec_resource_limit real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO-FLOW: Configuring Module : real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       apply_spec_resource_limit real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO-FLOW: Configuring Module : real_matmul ...
Execute       set_default_model real_matmul 
Execute       apply_spec_resource_limit real_matmul 
INFO-FLOW: Model list for preprocess: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE ...
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       cdfg_preprocess -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       rtl_gen_preprocess real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO-FLOW: Preprocessing Module: real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS ...
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       cdfg_preprocess -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO-FLOW: Preprocessing Module: real_matmul ...
Execute       set_default_model real_matmul 
Execute       cdfg_preprocess -model real_matmul 
Execute       rtl_gen_preprocess real_matmul 
INFO-FLOW: Model list for synthesis: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       schedule -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln37) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln39) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_A_ROWS_MAT_A_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.18 seconds; current allocated memory: 851.039 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.
Execute       set_default_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       bind -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 851.039 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       schedule -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln49) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_18'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'MAT_B_ROWS_MAT_B_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 14, loop 'MAT_B_ROWS_MAT_B_COLS'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 852.367 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.
Execute       set_default_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       bind -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 852.367 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       schedule -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln60) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 12, loop 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 852.914 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       bind -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 852.914 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       schedule -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln68) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln886_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=empty_36) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'MatB_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 17, loop 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.47 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 859.629 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.
Execute       set_default_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       bind -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 859.629 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       schedule -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln89) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'MAT_C_ROWS_MAT_C_COLS'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'MAT_C_ROWS_MAT_C_COLS'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 859.629 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.
Execute       set_default_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       bind -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 859.629 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.bind.adb -f 
INFO-FLOW: Finish binding real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model real_matmul 
Execute       schedule -model real_matmul 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 859.629 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.sched.adb -f 
INFO-FLOW: Finish scheduling real_matmul.
Execute       set_default_model real_matmul 
Execute       bind -model real_matmul 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 859.629 MB.
Execute       syn_report -verbosereport -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.bind.adb -f 
INFO-FLOW: Finish binding real_matmul.
Execute       get_model_list real_matmul -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       rtl_gen_preprocess real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       rtl_gen_preprocess real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       rtl_gen_preprocess real_matmul 
INFO-FLOW: Model list for RTL generation: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS' pipeline 'MAT_A_ROWS_MAT_A_COLS' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_8ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_5_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 860.273 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       gen_rtl real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS' pipeline 'MAT_B_ROWS_MAT_B_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_5_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 864.363 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       gen_rtl real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline 'MAT_C_ROWS_INIT_MAT_C_COLS_INIT' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_5_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 866.617 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' pipeline 'OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE' is 7335 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_4ns_8ns_8ns_11_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_4ns_9ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_205_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_208_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_6ns_8_12_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE'.
Command       create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 873.965 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       gen_rtl real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
Execute       syn_report -csynth -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.13 sec.
Execute       syn_report -rtlxml -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.adb 
Command       db_write done; 0.11 sec.
Execute       db_write -model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -top_prefix real_matmul_ -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS' pipeline 'MAT_C_ROWS_MAT_C_COLS' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS/m_axi_mem_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_8ns_8ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_9ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_207_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_7ns_6ns_7_11_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 884.730 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       gen_rtl real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
Execute       syn_report -csynth -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.adb 
Execute       db_write -model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'real_matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model real_matmul -top_prefix  -sub_prefix real_matmul_ -mg_file /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatA_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatB_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'real_matmul/MatC_DRAM' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'real_matmul' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'MatA_DRAM', 'MatB_DRAM', 'MatC_DRAM' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'real_matmul'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 892.070 MB.
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       gen_rtl real_matmul -istop -style xilinx -f -lang vhdl -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/vhdl/real_matmul 
Execute       gen_rtl real_matmul -istop -style xilinx -f -lang vlog -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/verilog/real_matmul 
Execute       syn_report -csynth -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/real_matmul_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.19 sec.
Execute       db_write -model real_matmul -f -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.adb 
Execute       db_write -model real_matmul -bindview -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info real_matmul -p /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul 
Execute       export_constraint_db -f -tool general -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.constraint.tcl 
Execute       syn_report -designview -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.design.xml 
Command       syn_report done; 0.26 sec.
Execute       syn_report -csynthDesign -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model real_matmul -o /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks real_matmul 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain real_matmul 
INFO-FLOW: Model list for RTL component generation: real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
INFO-FLOW: Found component real_matmul_urem_7ns_6ns_5_11_1.
INFO-FLOW: Append model real_matmul_urem_7ns_6ns_5_11_1
INFO-FLOW: Found component real_matmul_mul_7ns_9ns_15_1_1.
INFO-FLOW: Append model real_matmul_mul_7ns_9ns_15_1_1
INFO-FLOW: Found component real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1
INFO-FLOW: Found component real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
INFO-FLOW: Found component real_matmul_urem_8ns_6ns_5_12_1.
INFO-FLOW: Append model real_matmul_urem_8ns_6ns_5_12_1
INFO-FLOW: Found component real_matmul_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model real_matmul_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.compgen.tcl 
INFO-FLOW: Found component real_matmul_urem_8ns_6ns_8_12_1.
INFO-FLOW: Append model real_matmul_urem_8ns_6ns_8_12_1
INFO-FLOW: Found component real_matmul_mul_4ns_9ns_16_1_1.
INFO-FLOW: Append model real_matmul_mul_4ns_9ns_16_1_1
INFO-FLOW: Found component real_matmul_mux_208_16_1_1.
INFO-FLOW: Append model real_matmul_mux_208_16_1_1
INFO-FLOW: Found component real_matmul_mux_205_16_1_1.
INFO-FLOW: Append model real_matmul_mux_205_16_1_1
INFO-FLOW: Found component real_matmul_mac_muladd_16s_16s_16ns_16_4_1.
INFO-FLOW: Append model real_matmul_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
INFO-FLOW: Found component real_matmul_urem_7ns_6ns_7_11_1.
INFO-FLOW: Append model real_matmul_urem_7ns_6ns_7_11_1
INFO-FLOW: Found component real_matmul_mux_207_16_1_1.
INFO-FLOW: Append model real_matmul_mux_207_16_1_1
INFO-FLOW: Found component real_matmul_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [real_matmul] ... 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.tcl 
INFO-FLOW: Found component real_matmul_MatA_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model real_matmul_MatA_V_RAM_AUTO_1R1W
INFO-FLOW: Found component real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component real_matmul_MatC_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model real_matmul_MatC_V_RAM_AUTO_1R1W
INFO-FLOW: Found component real_matmul_mem_m_axi.
INFO-FLOW: Append model real_matmul_mem_m_axi
INFO-FLOW: Found component real_matmul_control_s_axi.
INFO-FLOW: Append model real_matmul_control_s_axi
INFO-FLOW: Append model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
INFO-FLOW: Append model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
INFO-FLOW: Append model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
INFO-FLOW: Append model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
INFO-FLOW: Append model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
INFO-FLOW: Append model real_matmul
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: real_matmul_urem_7ns_6ns_5_11_1 real_matmul_mul_7ns_9ns_15_1_1 real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1 real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_urem_8ns_6ns_5_12_1 real_matmul_mul_8ns_10ns_17_1_1 real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_flow_control_loop_pipe_sequential_init real_matmul_urem_8ns_6ns_8_12_1 real_matmul_mul_4ns_9ns_16_1_1 real_matmul_mux_208_16_1_1 real_matmul_mux_205_16_1_1 real_matmul_mac_muladd_16s_16s_16ns_16_4_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_urem_7ns_6ns_7_11_1 real_matmul_mux_207_16_1_1 real_matmul_flow_control_loop_pipe_sequential_init real_matmul_MatA_V_RAM_AUTO_1R1W real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W real_matmul_MatC_V_RAM_AUTO_1R1W real_matmul_mem_m_axi real_matmul_control_s_axi real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS real_matmul
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model real_matmul_urem_7ns_6ns_5_11_1
INFO-FLOW: To file: write model real_matmul_mul_7ns_9ns_15_1_1
INFO-FLOW: To file: write model real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1
INFO-FLOW: To file: write model real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_urem_8ns_6ns_5_12_1
INFO-FLOW: To file: write model real_matmul_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_urem_8ns_6ns_8_12_1
INFO-FLOW: To file: write model real_matmul_mul_4ns_9ns_16_1_1
INFO-FLOW: To file: write model real_matmul_mux_208_16_1_1
INFO-FLOW: To file: write model real_matmul_mux_205_16_1_1
INFO-FLOW: To file: write model real_matmul_mac_muladd_16s_16s_16ns_16_4_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_urem_7ns_6ns_7_11_1
INFO-FLOW: To file: write model real_matmul_mux_207_16_1_1
INFO-FLOW: To file: write model real_matmul_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model real_matmul_MatA_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model real_matmul_MatC_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model real_matmul_mem_m_axi
INFO-FLOW: To file: write model real_matmul_control_s_axi
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
INFO-FLOW: To file: write model real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
INFO-FLOW: To file: write model real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
INFO-FLOW: To file: write model real_matmul
INFO-FLOW: Generating /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/vhdl' dstVlogDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/vlog' tclDir='/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db' modelList='real_matmul_urem_7ns_6ns_5_11_1
real_matmul_mul_7ns_9ns_15_1_1
real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1
real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_8ns_6ns_5_12_1
real_matmul_mul_8ns_10ns_17_1_1
real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_8ns_6ns_8_12_1
real_matmul_mul_4ns_9ns_16_1_1
real_matmul_mux_208_16_1_1
real_matmul_mux_205_16_1_1
real_matmul_mac_muladd_16s_16s_16ns_16_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_7ns_6ns_7_11_1
real_matmul_mux_207_16_1_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_MatA_V_RAM_AUTO_1R1W
real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
real_matmul_MatC_V_RAM_AUTO_1R1W
real_matmul_mem_m_axi
real_matmul_control_s_axi
real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
real_matmul
' expOnly='0'
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.compgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatA_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'real_matmul_MatC_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.16 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.82 seconds; current allocated memory: 898.988 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='real_matmul_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='real_matmul_urem_7ns_6ns_5_11_1
real_matmul_mul_7ns_9ns_15_1_1
real_matmul_mac_muladd_7ns_8ns_8ns_14_4_1
real_matmul_mac_muladd_3ns_8ns_8ns_10_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_8ns_6ns_5_12_1
real_matmul_mul_8ns_10ns_17_1_1
real_matmul_mac_muladd_4ns_8ns_8ns_11_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_8ns_6ns_8_12_1
real_matmul_mul_4ns_9ns_16_1_1
real_matmul_mux_208_16_1_1
real_matmul_mux_205_16_1_1
real_matmul_mac_muladd_16s_16s_16ns_16_4_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_urem_7ns_6ns_7_11_1
real_matmul_mux_207_16_1_1
real_matmul_flow_control_loop_pipe_sequential_init
real_matmul_MatA_V_RAM_AUTO_1R1W
real_matmul_MatB_V_RAM_1WNR_AUTO_1R1W
real_matmul_MatC_V_RAM_AUTO_1R1W
real_matmul_mem_m_axi
real_matmul_control_s_axi
real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS
real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS
real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT
real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE
real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS
real_matmul
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.dataonly.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.rtl_wrap.cfg.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.tbgen.tcl 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/real_matmul.constraint.tcl 
Execute       sc_get_clocks real_matmul 
Execute       source /nethome/rsamanta9/FPGA_ECE8893/2023_Spring/Lab1/PartA/real_proj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE real_matmul LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME mem_m_axi_U SOURCE {} VARIABLE {} MODULE real_matmul LOOP {} BUNDLEDNAME mem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST real_matmul MODULE2INSTS {real_matmul real_matmul real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349 real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398 real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442 real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469 real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533} INST2MODULE {real_matmul real_matmul grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349 real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398 real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442 real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469 real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533 real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS} INSTDATA {real_matmul {DEPTH 1 CHILDREN {grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349 grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398 grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442 grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469 grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533}} grp_real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS_fu_349 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT_fu_398 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS_fu_442 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE_fu_469 {DEPTH 2 CHILDREN {}} grp_real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS_fu_533 {DEPTH 2 CHILDREN {}}} MODULEDATA {real_matmul_Pipeline_MAT_A_ROWS_MAT_A_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_1_fu_526_p2 SOURCE real_matmul.cpp:35 VARIABLE add_ln35_1 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln35_fu_538_p2 SOURCE real_matmul.cpp:35 VARIABLE add_ln35 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_14_4_1_U3 SOURCE real_matmul.cpp:37 VARIABLE mul_ln37 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U2 SOURCE real_matmul.cpp:37 VARIABLE mul LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U4 SOURCE real_matmul.cpp:39 VARIABLE mul_ln39 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U4 SOURCE real_matmul.cpp:39 VARIABLE add_ln39_3 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_8ns_8ns_14_4_1_U3 SOURCE real_matmul.cpp:39 VARIABLE add_ln39 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_1_fu_658_p2 SOURCE real_matmul.cpp:39 VARIABLE add_ln39_1 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_2_fu_694_p2 SOURCE real_matmul.cpp:39 VARIABLE add_ln39_2 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_570_p2 SOURCE real_matmul.cpp:37 VARIABLE add_ln37 LOOP MAT_A_ROWS_MAT_A_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} real_matmul_Pipeline_MAT_B_ROWS_MAT_B_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_1_fu_481_p2 SOURCE real_matmul.cpp:45 VARIABLE add_ln45_1 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_493_p2 SOURCE real_matmul.cpp:45 VARIABLE add_ln45 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U33 SOURCE real_matmul.cpp:45 VARIABLE mul156 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U34 SOURCE real_matmul.cpp:49 VARIABLE mul_ln49 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U34 SOURCE real_matmul.cpp:49 VARIABLE add_ln49 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_531_p2 SOURCE real_matmul.cpp:47 VARIABLE add_ln47 LOOP MAT_B_ROWS_MAT_B_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_1_fu_446_p2 SOURCE real_matmul.cpp:56 VARIABLE add_ln56_1 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_458_p2 SOURCE real_matmul.cpp:56 VARIABLE add_ln56 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U61 SOURCE real_matmul.cpp:56 VARIABLE mul158 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U62 SOURCE real_matmul.cpp:60 VARIABLE mul_ln60 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U62 SOURCE real_matmul.cpp:60 VARIABLE add_ln60 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_512_p2 SOURCE real_matmul.cpp:58 VARIABLE add_ln58 LOOP MAT_C_ROWS_INIT_MAT_C_COLS_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} real_matmul_Pipeline_OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U84 SOURCE real_matmul.cpp:66 VARIABLE mul160 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U92 SOURCE real_matmul.cpp:68 VARIABLE mul_ln68 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U92 SOURCE real_matmul.cpp:68 VARIABLE empty_33 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_1_fu_1623_p2 SOURCE real_matmul.cpp:66 VARIABLE add_ln66_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln66_fu_1632_p2 SOURCE real_matmul.cpp:66 VARIABLE add_ln66 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U86 SOURCE real_matmul.cpp:66 VARIABLE mul164 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_4ns_9ns_16_1_1_U87 SOURCE real_matmul.cpp:66 VARIABLE empty_35 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U93 SOURCE real_matmul.cpp:66 VARIABLE empty_36 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_1783_p2 SOURCE real_matmul.cpp:68 VARIABLE add_ln68 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_4ns_8ns_8ns_11_4_1_U93 SOURCE real_matmul.cpp:66 VARIABLE empty_37 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U88 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE mul_ln232 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U94 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE mul_ln232_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U94 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:232 VARIABLE add_ln232 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U95 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_20 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U95 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_20 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U96 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U96 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U97 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U97 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U98 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_2 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U98 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_2 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U99 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_3 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U99 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_3 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U100 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_4 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U100 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_4 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U101 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_5 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U101 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_5 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U102 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_6 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U102 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_6 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U103 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_7 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U103 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_7 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U104 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_8 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U104 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_8 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U105 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_9 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U105 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_9 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U106 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_10 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U106 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_10 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U107 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_11 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U107 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_11 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U108 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_12 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U108 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_12 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U109 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_13 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U109 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_13 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U110 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_14 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U110 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_14 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U111 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_15 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U111 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_15 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U112 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_16 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U112 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_16 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U113 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_17 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U113 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_17 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U114 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_18 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U114 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_18 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U115 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE mul_ln886_19 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_16s_16s_16ns_16_4_1_U115 SOURCE /tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:886 VARIABLE add_ln886_19 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_1805_p2 SOURCE real_matmul.cpp:70 VARIABLE add_ln70 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_1678_p2 SOURCE real_matmul.cpp:68 VARIABLE add_ln68_1 LOOP OUTER_ROWS_OUTER_COLS_INNER_ROW_COL_PIPELINE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 24 BRAM 0 URAM 0}} real_matmul_Pipeline_MAT_C_ROWS_MAT_C_COLS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_451_p2 SOURCE real_matmul.cpp:86 VARIABLE add_ln86_1 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_463_p2 SOURCE real_matmul.cpp:86 VARIABLE add_ln86 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_9ns_15_1_1_U182 SOURCE real_matmul.cpp:86 VARIABLE mul_ln86 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U184 SOURCE real_matmul.cpp:86 VARIABLE mul_ln89 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_3ns_8ns_8ns_10_4_1_U184 SOURCE real_matmul.cpp:89 VARIABLE add_ln89 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_507_p2 SOURCE real_matmul.cpp:88 VARIABLE add_ln88 LOOP MAT_C_ROWS_MAT_C_COLS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} real_matmul {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_1_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_2_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_3_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_4_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_5_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_6_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_7_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_8_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_9_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_10_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_11_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_12_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_13_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_14_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_15_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_16_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_17_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_18_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME MatA_V_19_U SOURCE real_matmul.cpp:25 VARIABLE MatA_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_1_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_2_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_3_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_4_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_5_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_6_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_7_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_8_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_9_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_10_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_11_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_12_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_13_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_14_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_15_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_16_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_17_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_18_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME MatB_V_19_U SOURCE real_matmul.cpp:26 VARIABLE MatB_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_1_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_2_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_3_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_4_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_5_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_6_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_7_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_8_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_9_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_10_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_11_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_12_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_13_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_14_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_15_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_16_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_17_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_18_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME MatC_V_19_U SOURCE real_matmul.cpp:27 VARIABLE MatC_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_s2p}}} AREA {DSP 29 BRAM 120 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  
INFO: [HLS 200-1603] Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 910.938 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for real_matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for real_matmul.
Execute       syn_report -model real_matmul -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 6.99 sec.
Command   csynth_design done; 16.11 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 12.09 seconds. CPU system time: 0.78 seconds. Elapsed time: 16.11 seconds; current allocated memory: 150.383 MB.
Execute   cleanup_all 
