<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
should_fail: 0
tags: utd-sv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/lsu_qdp1.v.html" target="file-frame">third_party/tests/utd-sv/lsu_qdp1.v</a>
time_elapsed: 0.598s
ram usage: 17816 KB
</pre>
<pre class="log">

module lsu_qdp1 (
	so,
	lsu_va_match_b47_b32_m,
	lsu_va_match_b31_b3_m,
	lsu_va_wtchpt_addr,
	spc_pcx_data_pa,
	dtag_wdata_m,
	lmq0_byp_misc_sz,
	lmq1_byp_misc_sz,
	lmq2_byp_misc_sz,
	lmq3_byp_misc_sz,
	lsu_byp_misc_sz_e,
	lsu_l2fill_sign_extend_m,
	lsu_l2fill_bendian_m,
	lmq0_l2fill_fpld,
	lmq1_l2fill_fpld,
	lmq2_l2fill_fpld,
	lmq3_l2fill_fpld,
	lmq_ld_rd1,
	lmq0_ncache_ld,
	lmq1_ncache_ld,
	lmq2_ncache_ld,
	lmq3_ncache_ld,
	lmq0_ld_rq_type,
	lmq1_ld_rq_type,
	lmq2_ld_rq_type,
	lmq3_ld_rq_type,
	lmq0_ldd_vld,
	lmq1_ldd_vld,
	lmq2_ldd_vld,
	lmq3_ldd_vld,
	ld_sec_hit_thrd0,
	ld_sec_hit_thrd1,
	ld_sec_hit_thrd2,
	ld_sec_hit_thrd3,
	lmq0_pcx_pkt_addr,
	lmq1_pcx_pkt_addr,
	lmq2_pcx_pkt_addr,
	lmq3_pcx_pkt_addr,
	lsu_mmu_rs3_data_g,
	lsu_tlu_rs3_data_g,
	lsu_diagnstc_wr_data_b0,
	lsu_diagnstc_wr_data_e,
	lsu_ifu_stxa_data,
	lsu_ifu_ld_icache_index,
	lsu_ifu_ld_pcxpkt_tid,
	lsu_error_pa_m,
	lsu_pref_pcx_req,
	st_rs3_data_g,
	lsu_ldst_va_way_g,
	dcache_alt_data_w0_m,
	rclk,
	si,
	se,
	lsu_dcache_iob_rd_w,
	lsu_ramtest_rd_w,
	lsu_pcx_rq_sz_b3,
	lsu_diagnstc_data_sel,
	pcx_pkt_src_sel,
	lsu_stb_pcx_rvld_d1,
	imiss_pcx_mx_sel,
	fwd_int_fp_pcx_mx_sel,
	spu_lsu_ldst_pckt,
	tlu_lsu_pcxpkt,
	const_cpuid,
	ifu_pcx_pkt,
	lmq_byp_data_en_w2,
	lmq_byp_data_sel0,
	lmq_byp_data_sel1,
	lmq_byp_data_sel2,
	lmq_byp_data_sel3,
	lmq_byp_ldxa_sel0,
	lmq_byp_ldxa_sel1,
	lmq_byp_ldxa_sel2,
	lmq_byp_ldxa_sel3,
	lmq_byp_data_fmx_sel,
	exu_lsu_rs3_data_e,
	ifu_lsu_ldxa_data_w2,
	tlu_lsu_int_ldxa_data_w2,
	spu_lsu_ldxa_data_w2,
	stb_rdata_ramd,
	stb_rdata_ramc,
	lmq_byp_misc_sel,
	dfq_byp_sel,
	ld_pcx_rq_sel,
	ld_pcx_thrd,
	lmq_enable,
	ld_pcx_pkt_g,
	ffu_lsu_data,
	lsu_tlb_st_sel_m,
	lsu_pcx_fwd_pkt,
	lsu_pcx_fwd_reply,
	lsu_diagnstc_dtagv_prty_invrt_e,
	lsu_misc_rdata_w2,
	lsu_stb_rd_tid,
	lsu_iobrdge_rply_data_sel,
	lsu_iobrdge_rd_data,
	lsu_atomic_pkt2_bsel_g,
	lsu_pcx_ld_dtag_perror_w2,
	lsu_dcache_rdata_w,
	lsu_va_wtchpt0_wr_en_l,
	lsu_va_wtchpt1_wr_en_l,
	lsu_va_wtchpt2_wr_en_l,
	lsu_va_wtchpt3_wr_en_l,
	thread0_m,
	thread1_m,
	thread2_m,
	thread3_m,
	lsu_thread_g,
	lsu_ldst_va_m,
	tlb_pgnum,
	lsu_bld_pcx_rq,
	lsu_bld_rq_addr,
	lmq0_pcx_pkt_way,
	lmq1_pcx_pkt_way,
	lmq2_pcx_pkt_way,
	lmq3_pcx_pkt_way,
	lsu_dfq_ld_vld,
	lsu_ifu_asi_data_en_l,
	lsu_ld0_spec_vld_kill_w2,
	lsu_ld1_spec_vld_kill_w2,
	lsu_ld2_spec_vld_kill_w2,
	lsu_ld3_spec_vld_kill_w2,
	lsu_fwd_rply_sz1_unc,
	rst_tri_en,
	lsu_l2fill_data,
	l2fill_vld_m,
	ld_thrd_byp_sel_m,
	sehold
);
	input rclk;
	input si;
	input se;
	input sehold;
	output so;
	input lsu_dcache_iob_rd_w;
	input lsu_ramtest_rd_w;
	input lsu_pcx_rq_sz_b3;
	input [3:0] lsu_diagnstc_data_sel;
	input [3:0] pcx_pkt_src_sel;
	input lsu_stb_pcx_rvld_d1;
	input imiss_pcx_mx_sel;
	input [2:0] fwd_int_fp_pcx_mx_sel;
	input [123:0] spu_lsu_ldst_pckt;
	input [25:0] tlu_lsu_pcxpkt;
	input [2:0] const_cpuid;
	input [51:0] ifu_pcx_pkt;
	input [3:0] lmq_byp_data_en_w2;
	input [3:0] lmq_byp_data_sel0;
	input [3:0] lmq_byp_data_sel1;
	input [3:0] lmq_byp_data_sel2;
	input [3:0] lmq_byp_data_sel3;
	input [2:0] lmq_byp_ldxa_sel0;
	input [2:0] lmq_byp_ldxa_sel1;
	input [2:0] lmq_byp_ldxa_sel2;
	input [2:0] lmq_byp_ldxa_sel3;
	input [3:0] lmq_byp_data_fmx_sel;
	input [63:0] exu_lsu_rs3_data_e;
	input [63:0] ifu_lsu_ldxa_data_w2;
	input [63:0] tlu_lsu_int_ldxa_data_w2;
	input [63:0] spu_lsu_ldxa_data_w2;
	input [75:0] stb_rdata_ramd;
	input [44:9] stb_rdata_ramc;
	input [3:0] lmq_byp_misc_sel;
	input [3:0] dfq_byp_sel;
	input [3:0] ld_pcx_rq_sel;
	input [1:0] ld_pcx_thrd;
	input [3:0] lmq_enable;
	input [64:40] ld_pcx_pkt_g;
	input [80:0] ffu_lsu_data;
	input [3:0] lsu_tlb_st_sel_m;
	input [107:0] lsu_pcx_fwd_pkt;
	input lsu_pcx_fwd_reply;
	input lsu_diagnstc_dtagv_prty_invrt_e;
	input [63:0] lsu_misc_rdata_w2;
	input [1:0] lsu_stb_rd_tid;
	input [2:0] lsu_iobrdge_rply_data_sel;
	input [43:0] lsu_iobrdge_rd_data;
	input [2:0] lsu_atomic_pkt2_bsel_g;
	input lsu_pcx_ld_dtag_perror_w2;
	input [63:0] lsu_dcache_rdata_w;
	input lsu_va_wtchpt0_wr_en_l;
	input lsu_va_wtchpt1_wr_en_l;
	input lsu_va_wtchpt2_wr_en_l;
	input lsu_va_wtchpt3_wr_en_l;
	input thread0_m;
	input thread1_m;
	input thread2_m;
	input thread3_m;
	input [3:0] lsu_thread_g;
	input [47:0] lsu_ldst_va_m;
	input [39:13] tlb_pgnum;
	input lsu_bld_pcx_rq;
	input [1:0] lsu_bld_rq_addr;
	input [1:0] lmq0_pcx_pkt_way;
	input [1:0] lmq1_pcx_pkt_way;
	input [1:0] lmq2_pcx_pkt_way;
	input [1:0] lmq3_pcx_pkt_way;
	input lsu_dfq_ld_vld;
	input lsu_ifu_asi_data_en_l;
	input lsu_ld0_spec_vld_kill_w2;
	input lsu_ld1_spec_vld_kill_w2;
	input lsu_ld2_spec_vld_kill_w2;
	input lsu_ld3_spec_vld_kill_w2;
	input lsu_fwd_rply_sz1_unc;
	input rst_tri_en;
	output lsu_va_match_b47_b32_m;
	output lsu_va_match_b31_b3_m;
	output [47:3] lsu_va_wtchpt_addr;
	output [123:0] spc_pcx_data_pa;
	output [29:0] dtag_wdata_m;
	output [1:0] lmq0_byp_misc_sz;
	output [1:0] lmq1_byp_misc_sz;
	output [1:0] lmq2_byp_misc_sz;
	output [1:0] lmq3_byp_misc_sz;
	output [1:0] lsu_byp_misc_sz_e;
	output lsu_l2fill_sign_extend_m;
	output lsu_l2fill_bendian_m;
	output lmq0_l2fill_fpld;
	output lmq1_l2fill_fpld;
	output lmq2_l2fill_fpld;
	output lmq3_l2fill_fpld;
	output [4:0] lmq_ld_rd1;
	output lmq0_ncache_ld;
	output lmq1_ncache_ld;
	output lmq2_ncache_ld;
	output lmq3_ncache_ld;
	output [2:0] lmq0_ld_rq_type;
	output [2:0] lmq1_ld_rq_type;
	output [2:0] lmq2_ld_rq_type;
	output [2:0] lmq3_ld_rq_type;
	output lmq0_ldd_vld;
	output lmq1_ldd_vld;
	output lmq2_ldd_vld;
	output lmq3_ldd_vld;
	output ld_sec_hit_thrd0;
	output ld_sec_hit_thrd1;
	output ld_sec_hit_thrd2;
	output ld_sec_hit_thrd3;
	output [10:0] lmq0_pcx_pkt_addr;
	output [10:0] lmq1_pcx_pkt_addr;
	output [10:0] lmq2_pcx_pkt_addr;
	output [10:0] lmq3_pcx_pkt_addr;
	output [63:0] lsu_mmu_rs3_data_g;
	output [63:0] lsu_tlu_rs3_data_g;
	output lsu_diagnstc_wr_data_b0;
	output [63:0] lsu_diagnstc_wr_data_e;
	output [47:0] lsu_ifu_stxa_data;
	output [11:5] lsu_ifu_ld_icache_index;
	output [1:0] lsu_ifu_ld_pcxpkt_tid;
	output [28:0] lsu_error_pa_m;
	output lsu_pref_pcx_req;
	output [63:0] st_rs3_data_g;
	output [1:0] lsu_ldst_va_way_g;
	input [63:0] lsu_l2fill_data;
	input l2fill_vld_m;
	input [3:0] ld_thrd_byp_sel_m;
	output [63:0] dcache_alt_data_w0_m;
	wire [114:0] store_pcx_pkt;
	wire [123:0] pcx_pkt_data;
	wire [114:0] stb_pcx_pkt;
	wire [123:0] imiss_strm_pcx_pkt;
	wire [123:0] intrpt_full_pcxpkt;
	wire [123:0] ifu_full_pcx_pkt_e;
	wire [51:0] ifu_pcx_pkt_e;
	wire [63:0] cas_pkt2_data;
	wire [63:0] lmq0_bypass_data_in;
	wire [63:0] lmq1_bypass_data_in;
	wire [63:0] lmq2_bypass_data_in;
	wire [63:0] lmq3_bypass_data_in;
	wire [63:0] lmq0_bypass_data;
	wire [63:0] lmq1_bypass_data;
	wire [63:0] lmq2_bypass_data;
	wire [63:0] lmq3_bypass_data;
	wire [39:0] lmq_ld_addr;
	wire [65:0] load_pcx_pkt;
	wire [64:0] lmq0_pcx_pkt;
	wire [64:0] lmq1_pcx_pkt;
	wire [64:0] lmq2_pcx_pkt;
	wire [64:0] lmq3_pcx_pkt;
	wire [123:0] fpop_full_pcxpkt;
	wire [63:0] tlb_st_data;
	wire [63:0] lmq0_bypass_ldxa_data;
	wire [63:0] lmq1_bypass_ldxa_data;
	wire [63:0] lmq2_bypass_ldxa_data;
	wire [63:0] lmq3_bypass_ldxa_data;
	wire [123:0] fwd_full_pcxpkt;
	wire [47:3] lsu_tlu_st_rs3_data_g;
	wire clk;
	assign clk = rclk;
	wire thread0_g;
	wire thread1_g;
	wire thread2_g;
	wire thread3_g;
	assign thread0_g = lsu_thread_g[0];
	assign thread1_g = lsu_thread_g[1];
	assign thread2_g = lsu_thread_g[2];
	assign thread3_g = lsu_thread_g[3];
	wire [12:0] ldst_va_g;
	dff_s #(13) ff_ldst_va_g(
		.din(lsu_ldst_va_m[12:0]),
		.q(ldst_va_g[12:0]),
		.clk(clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	assign lsu_ldst_va_way_g[1:0] = ldst_va_g[12:11];
	wire [64:0] ld_pcx_pkt_g_tmp;
	assign ld_pcx_pkt_g_tmp[64:0] = {ld_pcx_pkt_g[64:44], 2&#39;b00, ld_pcx_pkt_g[41:40], tlb_pgnum[39:13], ldst_va_g[12:0]};
	wire lmq0_clk;
	clken_buf lmq0_clkbuf(
		.rclk(clk),
		.enb_l(~lmq_enable[0]),
		.tmb_l(~se),
		.clk(lmq0_clk)
	);
	wire [64:0] lmq0_pcx_pkt_tmp;
	dff_s #(65) lmq0(
		.din(ld_pcx_pkt_g_tmp[64:0]),
		.q(lmq0_pcx_pkt_tmp[64:0]),
		.clk(lmq0_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire lmq0_pcx_pkt_vld;
	assign lmq0_pcx_pkt_vld = (lmq0_pcx_pkt_tmp[64] &amp; ~lsu_ld0_spec_vld_kill_w2);
	assign lmq0_pcx_pkt[64:0] = {lmq0_pcx_pkt_vld, lmq0_pcx_pkt_tmp[63:44], lmq0_pcx_pkt_way[1:0], lmq0_pcx_pkt_tmp[41:0]};
	assign ld_sec_hit_thrd0 = (ld_pcx_pkt_g_tmp[39:4] == lmq0_pcx_pkt[39:4]);
	wire lmq1_clk;
	clken_buf lmq1_clkbuf(
		.rclk(clk),
		.enb_l(~lmq_enable[1]),
		.tmb_l(~se),
		.clk(lmq1_clk)
	);
	wire [64:0] lmq1_pcx_pkt_tmp;
	dff_s #(65) lmq1(
		.din(ld_pcx_pkt_g_tmp[64:0]),
		.q(lmq1_pcx_pkt_tmp[64:0]),
		.clk(lmq1_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire lmq1_pcx_pkt_vld;
	assign lmq1_pcx_pkt_vld = (lmq1_pcx_pkt_tmp[64] &amp; ~lsu_ld1_spec_vld_kill_w2);
	assign lmq1_pcx_pkt[64:0] = {lmq1_pcx_pkt_vld, lmq1_pcx_pkt_tmp[63:44], lmq1_pcx_pkt_way[1:0], lmq1_pcx_pkt_tmp[41:0]};
	assign ld_sec_hit_thrd1 = (ld_pcx_pkt_g_tmp[39:4] == lmq1_pcx_pkt[39:4]);
	wire lmq2_clk;
	clken_buf lmq2_clkbuf(
		.rclk(clk),
		.enb_l(~lmq_enable[2]),
		.tmb_l(~se),
		.clk(lmq2_clk)
	);
	wire [64:0] lmq2_pcx_pkt_tmp;
	dff_s #(65) lmq2(
		.din(ld_pcx_pkt_g_tmp[64:0]),
		.q(lmq2_pcx_pkt_tmp[64:0]),
		.clk(lmq2_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire lmq2_pcx_pkt_vld;
	assign lmq2_pcx_pkt_vld = (lmq2_pcx_pkt_tmp[64] &amp; ~lsu_ld2_spec_vld_kill_w2);
	assign lmq2_pcx_pkt[64:0] = {lmq2_pcx_pkt_vld, lmq2_pcx_pkt_tmp[63:44], lmq2_pcx_pkt_way[1:0], lmq2_pcx_pkt_tmp[41:0]};
	assign ld_sec_hit_thrd2 = (ld_pcx_pkt_g_tmp[39:4] == lmq2_pcx_pkt[39:4]);
	wire lmq3_clk;
	clken_buf lmq3_clkbuf(
		.rclk(clk),
		.enb_l(~lmq_enable[3]),
		.tmb_l(~se),
		.clk(lmq3_clk)
	);
	wire [64:0] lmq3_pcx_pkt_tmp;
	dff_s #(65) lmq3(
		.din(ld_pcx_pkt_g_tmp[64:0]),
		.q(lmq3_pcx_pkt_tmp[64:0]),
		.clk(lmq3_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire lmq3_pcx_pkt_vld;
	assign lmq3_pcx_pkt_vld = (lmq3_pcx_pkt_tmp[64] &amp; ~lsu_ld3_spec_vld_kill_w2);
	assign lmq3_pcx_pkt[64:0] = {lmq3_pcx_pkt_vld, lmq3_pcx_pkt_tmp[63:44], lmq3_pcx_pkt_way[1:0], lmq3_pcx_pkt_tmp[41:0]};
	assign ld_sec_hit_thrd3 = (ld_pcx_pkt_g_tmp[39:4] == lmq3_pcx_pkt[39:4]);
	mux4ds #(65) lmq_pthrd_sel(
		.in0(lmq0_pcx_pkt[64:0]),
		.in1(lmq1_pcx_pkt[64:0]),
		.in2(lmq2_pcx_pkt[64:0]),
		.in3(lmq3_pcx_pkt[64:0]),
		.sel0(ld_pcx_rq_sel[0]),
		.sel1(ld_pcx_rq_sel[1]),
		.sel2(ld_pcx_rq_sel[2]),
		.sel3(ld_pcx_rq_sel[3]),
		.dout(load_pcx_pkt[64:0])
	);
	assign lsu_pref_pcx_req = load_pcx_pkt[62];
	assign lmq0_ldd_vld = lmq0_pcx_pkt[53];
	assign lmq1_ldd_vld = lmq1_pcx_pkt[53];
	assign lmq2_ldd_vld = lmq2_pcx_pkt[53];
	assign lmq3_ldd_vld = lmq3_pcx_pkt[53];
	assign lmq0_pcx_pkt_addr[10:0] = lmq0_pcx_pkt[10:0];
	assign lmq1_pcx_pkt_addr[10:0] = lmq1_pcx_pkt[10:0];
	assign lmq2_pcx_pkt_addr[10:0] = lmq2_pcx_pkt[10:0];
	assign lmq3_pcx_pkt_addr[10:0] = lmq3_pcx_pkt[10:0];
	assign lmq0_ld_rq_type[2:0] = lmq0_pcx_pkt[47:45];
	assign lmq1_ld_rq_type[2:0] = lmq1_pcx_pkt[47:45];
	assign lmq2_ld_rq_type[2:0] = lmq2_pcx_pkt[47:45];
	assign lmq3_ld_rq_type[2:0] = lmq3_pcx_pkt[47:45];
	assign lmq0_l2fill_fpld = lmq0_pcx_pkt[61];
	assign lmq1_l2fill_fpld = lmq1_pcx_pkt[61];
	assign lmq2_l2fill_fpld = lmq2_pcx_pkt[61];
	assign lmq3_l2fill_fpld = lmq3_pcx_pkt[61];
	assign lmq0_ncache_ld = lmq0_pcx_pkt[44];
	assign lmq1_ncache_ld = lmq1_pcx_pkt[44];
	assign lmq2_ncache_ld = lmq2_pcx_pkt[44];
	assign lmq3_ncache_ld = lmq3_pcx_pkt[44];
	mux4ds #(42) lmq_dthrd_sel1(
		.in0({lmq0_pcx_pkt[39:0], lmq0_pcx_pkt[41:40]}),
		.in1({lmq1_pcx_pkt[39:0], lmq1_pcx_pkt[41:40]}),
		.in2({lmq2_pcx_pkt[39:0], lmq2_pcx_pkt[41:40]}),
		.in3({lmq3_pcx_pkt[39:0], lmq3_pcx_pkt[41:40]}),
		.sel0(dfq_byp_sel[0]),
		.sel1(dfq_byp_sel[1]),
		.sel2(dfq_byp_sel[2]),
		.sel3(dfq_byp_sel[3]),
		.dout({lmq_ld_addr[39:0], lsu_byp_misc_sz_e[1:0]})
	);
	mux4ds #(7) lmq_dthrd_sel2(
		.in0({lmq0_pcx_pkt[58:54], lmq0_pcx_pkt[59], lmq0_pcx_pkt[60]}),
		.in1({lmq1_pcx_pkt[58:54], lmq1_pcx_pkt[59], lmq1_pcx_pkt[60]}),
		.in2({lmq2_pcx_pkt[58:54], lmq2_pcx_pkt[59], lmq2_pcx_pkt[60]}),
		.in3({lmq3_pcx_pkt[58:54], lmq3_pcx_pkt[59], lmq3_pcx_pkt[60]}),
		.sel0(lmq_byp_misc_sel[0]),
		.sel1(lmq_byp_misc_sel[1]),
		.sel2(lmq_byp_misc_sel[2]),
		.sel3(lmq_byp_misc_sel[3]),
		.dout({lmq_ld_rd1[4:0], lsu_l2fill_bendian_m, lsu_l2fill_sign_extend_m})
	);
	assign lmq0_byp_misc_sz[1:0] = lmq0_pcx_pkt[41:40];
	assign lmq1_byp_misc_sz[1:0] = lmq1_pcx_pkt[41:40];
	assign lmq2_byp_misc_sz[1:0] = lmq2_pcx_pkt[41:40];
	assign lmq3_byp_misc_sz[1:0] = lmq3_pcx_pkt[41:40];
	wire [28:0] dtag_wdata_e;
	assign dtag_wdata_e[28:0] = (~lsu_dfq_ld_vld ? lsu_diagnstc_wr_data_e[29:1] : lmq_ld_addr[39:11]);
	wire dtag_wr_parity;
	wire dtag_wr_parity_7_0;
	wire dtag_wr_parity_15_8;
	wire dtag_wr_parity_23_16;
	wire dtag_wr_parity_28_24;
	assign dtag_wr_parity_7_0 = ^dtag_wdata_e[7:0];
	assign dtag_wr_parity_15_8 = ^dtag_wdata_e[15:8];
	assign dtag_wr_parity_23_16 = ^dtag_wdata_e[23:16];
	assign dtag_wr_parity_28_24 = ^dtag_wdata_e[28:24];
	wire dtag_wr_parity_28_24_with_invrt;
	assign dtag_wr_parity_28_24_with_invrt = (^dtag_wdata_e[28:24] ^ lsu_diagnstc_dtagv_prty_invrt_e);
	wire dtag_wr_parity_7_0_m;
	wire dtag_wr_parity_15_8_m;
	wire dtag_wr_parity_23_16_m;
	wire dtag_wr_parity_28_24_m;
	wire lsu_dfq_ld_vld_m;
	wire dtag_wr_parity_28_24_with_invrt_m;
	wire dtag_wr_parity_7_0_din;
	wire dtag_wr_parity_15_8_din;
	wire dtag_wr_parity_23_16_din;
	wire dtag_wr_parity_28_24_din;
	assign dtag_wr_parity_7_0_din = (sehold ? dtag_wr_parity_7_0_m : dtag_wr_parity_7_0);
	assign dtag_wr_parity_15_8_din = (sehold ? dtag_wr_parity_15_8_m : dtag_wr_parity_15_8);
	assign dtag_wr_parity_23_16_din = (sehold ? dtag_wr_parity_23_16_m : dtag_wr_parity_23_16);
	assign dtag_wr_parity_28_24_din = (sehold ? dtag_wr_parity_28_24_m : dtag_wr_parity_28_24);
	dff_s #(6) tag_parity_m(
		.din({dtag_wr_parity_7_0_din, dtag_wr_parity_15_8_din, dtag_wr_parity_23_16_din, dtag_wr_parity_28_24_din, lsu_dfq_ld_vld, dtag_wr_parity_28_24_with_invrt}),
		.q({dtag_wr_parity_7_0_m, dtag_wr_parity_15_8_m, dtag_wr_parity_23_16_m, dtag_wr_parity_28_24_m, lsu_dfq_ld_vld_m, dtag_wr_parity_28_24_with_invrt_m}),
		.clk(clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	assign dtag_wr_parity = (((dtag_wr_parity_7_0_m ^ dtag_wr_parity_15_8_m) ^ dtag_wr_parity_23_16_m) ^ dtag_wr_parity_28_24_m);
	wire dtag_wr_parity_with_invrt;
	assign dtag_wr_parity_with_invrt = (((dtag_wr_parity_7_0_m ^ dtag_wr_parity_15_8_m) ^ dtag_wr_parity_23_16_m) ^ dtag_wr_parity_28_24_with_invrt_m);
	wire [29:0] dtag_wdata_m;
	assign dtag_wdata_m[29] = (~(lsu_dfq_ld_vld_m | sehold) ? dtag_wr_parity_with_invrt : dtag_wr_parity);
	wire [28:0] dtag_wdata_e_din;
	assign dtag_wdata_e_din[28:0] = (sehold ? dtag_wdata_m[28:0] : dtag_wdata_e[28:0]);
	dff_s #(29) tag_stgm(
		.din(dtag_wdata_e_din[28:0]),
		.q(dtag_wdata_m[28:0]),
		.clk(clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	assign lsu_error_pa_m[28:0] = dtag_wdata_m[28:0];
	wire [7:0] rs3_byte0;
	wire [7:0] rs3_byte1;
	wire [7:0] rs3_byte2;
	wire [7:0] rs3_byte3;
	wire [7:0] rs3_byte4;
	wire [7:0] rs3_byte5;
	wire [7:0] rs3_byte6;
	wire [7:0] rs3_byte7;
	wire [63:0] atm_byte_g;
	wire [63:0] st_rs3_data_m;
	wire [63:0] st_rs3_data_g;
	dff_s #(64) rs3_stgm(
		.din(exu_lsu_rs3_data_e[63:0]),
		.q(st_rs3_data_m[63:0]),
		.clk(clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	dff_s #(64) rs3_stgg(
		.din(st_rs3_data_m[63:0]),
		.q(st_rs3_data_g[63:0]),
		.clk(clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	assign rs3_byte0[7:0] = st_rs3_data_g[7:0];
	assign rs3_byte1[7:0] = st_rs3_data_g[15:8];
	assign rs3_byte2[7:0] = st_rs3_data_g[23:16];
	assign rs3_byte3[7:0] = st_rs3_data_g[31:24];
	assign rs3_byte4[7:0] = st_rs3_data_g[39:32];
	assign rs3_byte5[7:0] = st_rs3_data_g[47:40];
	assign rs3_byte6[7:0] = st_rs3_data_g[55:48];
	assign rs3_byte7[7:0] = st_rs3_data_g[63:56];
	mux3ds #(8) mx_atm_byte_g_7_0(
		.in0(rs3_byte0[7:0]),
		.in1(rs3_byte3[7:0]),
		.in2(rs3_byte7[7:0]),
		.sel0(lsu_atomic_pkt2_bsel_g[2]),
		.sel1(lsu_atomic_pkt2_bsel_g[1]),
		.sel2(lsu_atomic_pkt2_bsel_g[0]),
		.dout(atm_byte_g[7:0])
	);
	mux3ds #(8) mx_atm_byte_g_15_8(
		.in0(rs3_byte1[7:0]),
		.in1(rs3_byte2[7:0]),
		.in2(rs3_byte6[7:0]),
		.sel0(lsu_atomic_pkt2_bsel_g[2]),
		.sel1(lsu_atomic_pkt2_bsel_g[1]),
		.sel2(lsu_atomic_pkt2_bsel_g[0]),
		.dout(atm_byte_g[15:8])
	);
	mux3ds #(8) mx_atm_byte_g_23_16(
		.in0(rs3_byte2[7:0]),
		.in1(rs3_byte1[7:0]),
		.in2(rs3_byte5[7:0]),
		.sel0(lsu_atomic_pkt2_bsel_g[2]),
		.sel1(lsu_atomic_pkt2_bsel_g[1]),
		.sel2(lsu_atomic_pkt2_bsel_g[0]),
		.dout(atm_byte_g[23:16])
	);
	mux3ds #(8) mx_atm_byte_g_31_24(
		.in0(rs3_byte3[7:0]),
		.in1(rs3_byte0[7:0]),
		.in2(rs3_byte4[7:0]),
		.sel0(lsu_atomic_pkt2_bsel_g[2]),
		.sel1(lsu_atomic_pkt2_bsel_g[1]),
		.sel2(lsu_atomic_pkt2_bsel_g[0]),
		.dout(atm_byte_g[31:24])
	);
	mux3ds #(8) mx_atm_byte_g_39_32(
		.in0(rs3_byte4[7:0]),
		.in1(rs3_byte0[7:0]),
		.in2(rs3_byte3[7:0]),
		.sel0(lsu_atomic_pkt2_bsel_g[2]),
		.sel1(lsu_atomic_pkt2_bsel_g[1]),
		.sel2(lsu_atomic_pkt2_bsel_g[0]),
		.dout(atm_byte_g[39:32])
	);
	mux3ds #(8) mx_atm_byte_g_47_40(
		.in0(rs3_byte5[7:0]),
		.in1(rs3_byte1[7:0]),
		.in2(rs3_byte2[7:0]),
		.sel0(lsu_atomic_pkt2_bsel_g[2]),
		.sel1(lsu_atomic_pkt2_bsel_g[1]),
		.sel2(lsu_atomic_pkt2_bsel_g[0]),
		.dout(atm_byte_g[47:40])
	);
	mux3ds #(8) mx_atm_byte_g_55_48(
		.in0(rs3_byte6[7:0]),
		.in1(rs3_byte2[7:0]),
		.in2(rs3_byte1[7:0]),
		.sel0(lsu_atomic_pkt2_bsel_g[2]),
		.sel1(lsu_atomic_pkt2_bsel_g[1]),
		.sel2(lsu_atomic_pkt2_bsel_g[0]),
		.dout(atm_byte_g[55:48])
	);
	mux3ds #(8) mx_atm_byte_g_63_56(
		.in0(rs3_byte7[7:0]),
		.in1(rs3_byte3[7:0]),
		.in2(rs3_byte0[7:0]),
		.sel0(lsu_atomic_pkt2_bsel_g[2]),
		.sel1(lsu_atomic_pkt2_bsel_g[1]),
		.sel2(lsu_atomic_pkt2_bsel_g[0]),
		.dout(atm_byte_g[63:56])
	);
	wire [2:0] lmq_byp_ldxa_sel0_1hot;
	assign lmq_byp_ldxa_sel0_1hot[0] = (lmq_byp_ldxa_sel0[0] &amp; ~rst_tri_en);
	assign lmq_byp_ldxa_sel0_1hot[1] = (lmq_byp_ldxa_sel0[1] &amp; ~rst_tri_en);
	assign lmq_byp_ldxa_sel0_1hot[2] = (lmq_byp_ldxa_sel0[2] | rst_tri_en);
	mux3ds #(64) ldbyp0_ldxa_mx(
		.in0(ifu_lsu_ldxa_data_w2[63:0]),
		.in1(spu_lsu_ldxa_data_w2[63:0]),
		.in2(lsu_misc_rdata_w2[63:0]),
		.sel0(lmq_byp_ldxa_sel0_1hot[0]),
		.sel1(lmq_byp_ldxa_sel0_1hot[1]),
		.sel2(lmq_byp_ldxa_sel0_1hot[2]),
		.dout(lmq0_bypass_ldxa_data[63:0])
	);
	wire [3:0] lmq_byp_data_sel0_1hot;
	assign lmq_byp_data_sel0_1hot[0] = lmq_byp_data_sel0[0];
	assign lmq_byp_data_sel0_1hot[1] = lmq_byp_data_sel0[1];
	assign lmq_byp_data_sel0_1hot[2] = lmq_byp_data_sel0[2];
	assign lmq_byp_data_sel0_1hot[3] = lmq_byp_data_sel0[3];
	wire [63:0] lmq0_bypass_misc_data;
	mux4ds #(64) ldbyp0_data_mx(
		.in0(stb_rdata_ramd[63:0]),
		.in1(exu_lsu_rs3_data_e[63:0]),
		.in2(atm_byte_g[63:0]),
		.in3(lmq0_bypass_ldxa_data[63:0]),
		.sel0(lmq_byp_data_sel0_1hot[0]),
		.sel1(lmq_byp_data_sel0_1hot[1]),
		.sel2(lmq_byp_data_sel0_1hot[2]),
		.sel3(lmq_byp_data_sel0_1hot[3]),
		.dout(lmq0_bypass_misc_data[63:0])
	);
	mux2ds #(64) ldbyp0_fmx(
		.in0(lmq0_bypass_misc_data[63:0]),
		.in1(tlu_lsu_int_ldxa_data_w2[63:0]),
		.sel0(~lmq_byp_data_fmx_sel[0]),
		.sel1(lmq_byp_data_fmx_sel[0]),
		.dout(lmq0_bypass_data_in[63:0])
	);
	wire ldbyp0_data_clk;
	clken_buf ldbyp0_data_clkbuf(
		.rclk(clk),
		.enb_l(~lmq_byp_data_en_w2[0]),
		.tmb_l(~se),
		.clk(ldbyp0_data_clk)
	);
	dff_s #(64) ldbyp0_data_ff(
		.din(lmq0_bypass_data_in[63:0]),
		.q(lmq0_bypass_data[63:0]),
		.clk(ldbyp0_data_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire [2:0] lmq_byp_ldxa_sel1_1hot;
	assign lmq_byp_ldxa_sel1_1hot[0] = (lmq_byp_ldxa_sel1[0] &amp; ~rst_tri_en);
	assign lmq_byp_ldxa_sel1_1hot[1] = (lmq_byp_ldxa_sel1[1] &amp; ~rst_tri_en);
	assign lmq_byp_ldxa_sel1_1hot[2] = (lmq_byp_ldxa_sel1[2] | rst_tri_en);
	mux3ds #(64) ldbyp1_ldxa_mx(
		.in0(ifu_lsu_ldxa_data_w2[63:0]),
		.in1(spu_lsu_ldxa_data_w2[63:0]),
		.in2(lsu_misc_rdata_w2[63:0]),
		.sel0(lmq_byp_ldxa_sel1_1hot[0]),
		.sel1(lmq_byp_ldxa_sel1_1hot[1]),
		.sel2(lmq_byp_ldxa_sel1_1hot[2]),
		.dout(lmq1_bypass_ldxa_data[63:0])
	);
	wire [3:0] lmq_byp_data_sel1_1hot;
	assign lmq_byp_data_sel1_1hot[0] = lmq_byp_data_sel1[0];
	assign lmq_byp_data_sel1_1hot[1] = lmq_byp_data_sel1[1];
	assign lmq_byp_data_sel1_1hot[2] = lmq_byp_data_sel1[2];
	assign lmq_byp_data_sel1_1hot[3] = lmq_byp_data_sel1[3];
	wire [63:0] lmq1_bypass_misc_data;
	mux4ds #(64) ldbyp1_data_mx(
		.in0(stb_rdata_ramd[63:0]),
		.in1(exu_lsu_rs3_data_e[63:0]),
		.in2(atm_byte_g[63:0]),
		.in3(lmq1_bypass_ldxa_data[63:0]),
		.sel0(lmq_byp_data_sel1_1hot[0]),
		.sel1(lmq_byp_data_sel1_1hot[1]),
		.sel2(lmq_byp_data_sel1_1hot[2]),
		.sel3(lmq_byp_data_sel1_1hot[3]),
		.dout(lmq1_bypass_misc_data[63:0])
	);
	mux2ds #(64) ldbyp1_fmx(
		.in0(lmq1_bypass_misc_data[63:0]),
		.in1(tlu_lsu_int_ldxa_data_w2[63:0]),
		.sel0(~lmq_byp_data_fmx_sel[1]),
		.sel1(lmq_byp_data_fmx_sel[1]),
		.dout(lmq1_bypass_data_in[63:0])
	);
	wire ldbyp1_data_clk;
	clken_buf ldbyp1_data_clkbuf(
		.rclk(clk),
		.enb_l(~lmq_byp_data_en_w2[1]),
		.tmb_l(~se),
		.clk(ldbyp1_data_clk)
	);
	dff_s #(64) ldbyp1_data_ff(
		.din(lmq1_bypass_data_in[63:0]),
		.q(lmq1_bypass_data[63:0]),
		.clk(ldbyp1_data_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire [2:0] lmq_byp_ldxa_sel2_1hot;
	assign lmq_byp_ldxa_sel2_1hot[0] = (lmq_byp_ldxa_sel2[0] &amp; ~rst_tri_en);
	assign lmq_byp_ldxa_sel2_1hot[1] = (lmq_byp_ldxa_sel2[1] &amp; ~rst_tri_en);
	assign lmq_byp_ldxa_sel2_1hot[2] = (lmq_byp_ldxa_sel2[2] | rst_tri_en);
	mux3ds #(64) ldbyp2_data_mx(
		.in0(ifu_lsu_ldxa_data_w2[63:0]),
		.in1(spu_lsu_ldxa_data_w2[63:0]),
		.in2(lsu_misc_rdata_w2[63:0]),
		.sel0(lmq_byp_ldxa_sel2_1hot[0]),
		.sel1(lmq_byp_ldxa_sel2_1hot[1]),
		.sel2(lmq_byp_ldxa_sel2_1hot[2]),
		.dout(lmq2_bypass_ldxa_data[63:0])
	);
	wire [3:0] lmq_byp_data_sel2_1hot;
	assign lmq_byp_data_sel2_1hot[0] = lmq_byp_data_sel2[0];
	assign lmq_byp_data_sel2_1hot[1] = lmq_byp_data_sel2[1];
	assign lmq_byp_data_sel2_1hot[2] = lmq_byp_data_sel2[2];
	assign lmq_byp_data_sel2_1hot[3] = lmq_byp_data_sel2[3];
	wire [63:0] lmq2_bypass_misc_data;
	mux4ds #(64) ldbyp2_ldxa_mx(
		.in0(stb_rdata_ramd[63:0]),
		.in1(exu_lsu_rs3_data_e[63:0]),
		.in2(atm_byte_g[63:0]),
		.in3(lmq2_bypass_ldxa_data[63:0]),
		.sel0(lmq_byp_data_sel2_1hot[0]),
		.sel1(lmq_byp_data_sel2_1hot[1]),
		.sel2(lmq_byp_data_sel2_1hot[2]),
		.sel3(lmq_byp_data_sel2_1hot[3]),
		.dout(lmq2_bypass_misc_data[63:0])
	);
	mux2ds #(64) ldbyp2_fmx(
		.in0(lmq2_bypass_misc_data[63:0]),
		.in1(tlu_lsu_int_ldxa_data_w2[63:0]),
		.sel0(~lmq_byp_data_fmx_sel[2]),
		.sel1(lmq_byp_data_fmx_sel[2]),
		.dout(lmq2_bypass_data_in[63:0])
	);
	wire ldbyp2_data_clk;
	clken_buf ldbyp2_data_clkbuf(
		.rclk(clk),
		.enb_l(~lmq_byp_data_en_w2[2]),
		.tmb_l(~se),
		.clk(ldbyp2_data_clk)
	);
	dff_s #(64) ldbyp2_data_ff(
		.din(lmq2_bypass_data_in[63:0]),
		.q(lmq2_bypass_data[63:0]),
		.clk(ldbyp2_data_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire [2:0] lmq_byp_ldxa_sel3_1hot;
	assign lmq_byp_ldxa_sel3_1hot[0] = (lmq_byp_ldxa_sel3[0] &amp; ~rst_tri_en);
	assign lmq_byp_ldxa_sel3_1hot[1] = (lmq_byp_ldxa_sel3[1] &amp; ~rst_tri_en);
	assign lmq_byp_ldxa_sel3_1hot[2] = (lmq_byp_ldxa_sel3[2] | rst_tri_en);
	mux3ds #(64) ldbyp3_data_mx(
		.in0(ifu_lsu_ldxa_data_w2[63:0]),
		.in1(spu_lsu_ldxa_data_w2[63:0]),
		.in2(lsu_misc_rdata_w2[63:0]),
		.sel0(lmq_byp_ldxa_sel3_1hot[0]),
		.sel1(lmq_byp_ldxa_sel3_1hot[1]),
		.sel2(lmq_byp_ldxa_sel3_1hot[2]),
		.dout(lmq3_bypass_ldxa_data[63:0])
	);
	wire [3:0] lmq_byp_data_sel3_1hot;
	assign lmq_byp_data_sel3_1hot[0] = lmq_byp_data_sel3[0];
	assign lmq_byp_data_sel3_1hot[1] = lmq_byp_data_sel3[1];
	assign lmq_byp_data_sel3_1hot[2] = lmq_byp_data_sel3[2];
	assign lmq_byp_data_sel3_1hot[3] = lmq_byp_data_sel3[3];
	wire [63:0] lmq3_bypass_misc_data;
	mux4ds #(64) ldbyp3_ldxa_mx(
		.in0(stb_rdata_ramd[63:0]),
		.in1(exu_lsu_rs3_data_e[63:0]),
		.in2(atm_byte_g[63:0]),
		.in3(lmq3_bypass_ldxa_data[63:0]),
		.sel0(lmq_byp_data_sel3_1hot[0]),
		.sel1(lmq_byp_data_sel3_1hot[1]),
		.sel2(lmq_byp_data_sel3_1hot[2]),
		.sel3(lmq_byp_data_sel3_1hot[3]),
		.dout(lmq3_bypass_misc_data[63:0])
	);
	mux2ds #(64) ldbyp3_fmx(
		.in0(lmq3_bypass_misc_data[63:0]),
		.in1(tlu_lsu_int_ldxa_data_w2[63:0]),
		.sel0(~lmq_byp_data_fmx_sel[3]),
		.sel1(lmq_byp_data_fmx_sel[3]),
		.dout(lmq3_bypass_data_in[63:0])
	);
	wire ldbyp3_data_clk;
	clken_buf ldbyp3_data_clkbuf(
		.rclk(clk),
		.enb_l(~lmq_byp_data_en_w2[3]),
		.tmb_l(~se),
		.clk(ldbyp3_data_clk)
	);
	dff_s #(64) ldbyp3_data_ff(
		.din(lmq3_bypass_data_in[63:0]),
		.q(lmq3_bypass_data[63:0]),
		.clk(ldbyp3_data_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	mux4ds #(64) ld_byp_cas_mx(
		.in0(lmq0_bypass_data[63:0]),
		.in1(lmq1_bypass_data[63:0]),
		.in2(lmq2_bypass_data[63:0]),
		.in3(lmq3_bypass_data[63:0]),
		.sel0(ld_pcx_rq_sel[0]),
		.sel1(ld_pcx_rq_sel[1]),
		.sel2(ld_pcx_rq_sel[2]),
		.sel3(ld_pcx_rq_sel[3]),
		.dout(cas_pkt2_data[63:0])
	);
	mux4ds #(64) tlb_st_mx(
		.in0(lmq0_bypass_data[63:0]),
		.in1(lmq1_bypass_data[63:0]),
		.in2(lmq2_bypass_data[63:0]),
		.in3(lmq3_bypass_data[63:0]),
		.sel0(lsu_tlb_st_sel_m[0]),
		.sel1(lsu_tlb_st_sel_m[1]),
		.sel2(lsu_tlb_st_sel_m[2]),
		.sel3(lsu_tlb_st_sel_m[3]),
		.dout(tlb_st_data[63:0])
	);
	wire [63:0] tlb_st_data_d1;
	dff_s #(64) std_d1(
		.din(tlb_st_data[63:0]),
		.q(tlb_st_data_d1[63:0]),
		.clk(clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire asi_data_clk;
	clken_buf asid_clkbuf(
		.rclk(clk),
		.enb_l(lsu_ifu_asi_data_en_l),
		.tmb_l(~se),
		.clk(asi_data_clk)
	);
	dff_s #(48) ifu_std_d1(
		.din(tlb_st_data[47:0]),
		.q(lsu_ifu_stxa_data[47:0]),
		.clk(asi_data_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire [3:0] lsu_diagnstc_data_sel_1hot;
	assign lsu_diagnstc_data_sel_1hot[0] = (lsu_diagnstc_data_sel[0] &amp; ~rst_tri_en);
	assign lsu_diagnstc_data_sel_1hot[1] = (lsu_diagnstc_data_sel[1] &amp; ~rst_tri_en);
	assign lsu_diagnstc_data_sel_1hot[2] = (lsu_diagnstc_data_sel[2] &amp; ~rst_tri_en);
	assign lsu_diagnstc_data_sel_1hot[3] = (lsu_diagnstc_data_sel[3] | rst_tri_en);
	mux4ds #(64) diag_st_mx(
		.in0(lmq0_bypass_data[63:0]),
		.in1(lmq1_bypass_data[63:0]),
		.in2(lmq2_bypass_data[63:0]),
		.in3(lmq3_bypass_data[63:0]),
		.sel0(lsu_diagnstc_data_sel_1hot[0]),
		.sel1(lsu_diagnstc_data_sel_1hot[1]),
		.sel2(lsu_diagnstc_data_sel_1hot[2]),
		.sel3(lsu_diagnstc_data_sel_1hot[3]),
		.dout(lsu_diagnstc_wr_data_e[63:0])
	);
	assign lsu_diagnstc_wr_data_b0 = lsu_diagnstc_wr_data_e[0];
	assign lsu_tlu_st_rs3_data_g[47:3] = tlb_st_data_d1[47:3];
	assign lsu_mmu_rs3_data_g[63:0] = tlb_st_data_d1[63:0];
	assign lsu_tlu_rs3_data_g[63:0] = tlb_st_data_d1[63:0];
	assign ifu_pcx_pkt_e[51:0] = ifu_pcx_pkt[51:0];
	assign ifu_full_pcx_pkt_e[123] = ifu_pcx_pkt_e[51];
	assign ifu_full_pcx_pkt_e[122:118] = ifu_pcx_pkt_e[48:44];
	assign ifu_full_pcx_pkt_e[117] = ifu_pcx_pkt_e[49];
	assign ifu_full_pcx_pkt_e[116:114] = const_cpuid[2:0];
	assign ifu_full_pcx_pkt_e[113:112] = ifu_pcx_pkt_e[41:40];
	assign ifu_full_pcx_pkt_e[111] = ifu_pcx_pkt_e[50];
	assign ifu_full_pcx_pkt_e[110:109] = 2&#39;b00;
	assign ifu_full_pcx_pkt_e[108:107] = ifu_pcx_pkt_e[43:42];
	assign ifu_full_pcx_pkt_e[106:104] = 3&#39;b000;
	assign ifu_full_pcx_pkt_e[103:64] = ifu_pcx_pkt_e[39:0];
	assign ifu_full_pcx_pkt_e[63:0] = 64&#39;d0;
	assign intrpt_full_pcxpkt[123] = tlu_lsu_pcxpkt[25];
	assign intrpt_full_pcxpkt[122:118] = tlu_lsu_pcxpkt[24:20];
	assign intrpt_full_pcxpkt[117] = 1&#39;b0;
	assign intrpt_full_pcxpkt[116:114] = tlu_lsu_pcxpkt[12:10];
	assign intrpt_full_pcxpkt[113:112] = tlu_lsu_pcxpkt[19:18];
	assign intrpt_full_pcxpkt[111:109] = 3&#39;b000;
	assign intrpt_full_pcxpkt[108:107] = 2&#39;b00;
	assign intrpt_full_pcxpkt[106:104] = 3&#39;b000;
	assign intrpt_full_pcxpkt[103:64] = 40&#39;d0;
	assign intrpt_full_pcxpkt[63:0] = {46&#39;d0, tlu_lsu_pcxpkt[17:0]};
	assign fpop_full_pcxpkt[123] = ffu_lsu_data[80];
	assign fpop_full_pcxpkt[122:118] = {4&#39;b0101, ffu_lsu_data[78]};
	assign fpop_full_pcxpkt[117] = 1&#39;b0;
	assign fpop_full_pcxpkt[116:114] = const_cpuid[2:0];
	assign fpop_full_pcxpkt[113:112] = ffu_lsu_data[77:76];
	assign fpop_full_pcxpkt[111:104] = 8&#39;d0;
	assign fpop_full_pcxpkt[103:80] = 24&#39;d0;
	assign fpop_full_pcxpkt[79:72] = ffu_lsu_data[75:68];
	assign fpop_full_pcxpkt[71:68] = 4&#39;b0000;
	assign fpop_full_pcxpkt[67:64] = ffu_lsu_data[67:64];
	assign fpop_full_pcxpkt[63:0] = ffu_lsu_data[63:0];
	wire cacherd_clk;
	clken_buf cacherd_clkbuf(
		.rclk(clk),
		.enb_l(~lsu_ramtest_rd_w),
		.tmb_l(~se),
		.clk(cacherd_clk)
	);
	wire [63:0] cache_rdata_w;
	wire [63:0] cache_rdata_w2;
	mux2ds #(64) cacherd_sel(
		.in0(ifu_lsu_ldxa_data_w2[63:0]),
		.in1(lsu_dcache_rdata_w[63:0]),
		.sel0(~lsu_dcache_iob_rd_w),
		.sel1(lsu_dcache_iob_rd_w),
		.dout(cache_rdata_w[63:0])
	);
	dff_s #(64) cachedata(
		.din(cache_rdata_w[63:0]),
		.q(cache_rdata_w2[63:0]),
		.clk(cacherd_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	assign fwd_full_pcxpkt[123] = 1&#39;b1;
	assign fwd_full_pcxpkt[122:118] = {3&#39;b011, lsu_pcx_fwd_reply, ~lsu_pcx_fwd_reply};
	assign fwd_full_pcxpkt[117] = lsu_pcx_fwd_pkt[107];
	assign fwd_full_pcxpkt[116:114] = lsu_pcx_fwd_pkt[106:104];
	assign fwd_full_pcxpkt[113:112] = 2&#39;b00;
	assign fwd_full_pcxpkt[111:104] = {6&#39;b000000, lsu_fwd_rply_sz1_unc, 1&#39;b1};
	assign fwd_full_pcxpkt[103:64] = lsu_pcx_fwd_pkt[103:64];
	mux3ds #(64) mx_fwd_full_pcxpkt(
		.in0({20&#39;d0, lsu_iobrdge_rd_data[43:0]}),
		.in1(cache_rdata_w2[63:0]),
		.in2(lsu_pcx_fwd_pkt[63:0]),
		.sel0(lsu_iobrdge_rply_data_sel[0]),
		.sel1(lsu_iobrdge_rply_data_sel[1]),
		.sel2(lsu_iobrdge_rply_data_sel[2]),
		.dout(fwd_full_pcxpkt[63:0])
	);
	wire [123:0] spu_lsu_ldst_pckt_d1;
	dff_s #(124) ff_spu_lsu_ldst_pckt_d1(
		.din(spu_lsu_ldst_pckt[123:0]),
		.q(spu_lsu_ldst_pckt_d1[123:0]),
		.clk(clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	assign imiss_strm_pcx_pkt[123:0] = (imiss_pcx_mx_sel ? ifu_full_pcx_pkt_e[123:0] : spu_lsu_ldst_pckt_d1[123:0]);
	wire [123:0] fwd_int_fp_pcx_pkt;
	mux3ds #(124) mux_fwd_int_fp_pcx_pkt(
		.in0(fwd_full_pcxpkt[123:0]),
		.in1(intrpt_full_pcxpkt[123:0]),
		.in2(fpop_full_pcxpkt[123:0]),
		.sel0(fwd_int_fp_pcx_mx_sel[0]),
		.sel1(fwd_int_fp_pcx_mx_sel[1]),
		.sel2(fwd_int_fp_pcx_mx_sel[2]),
		.dout(fwd_int_fp_pcx_pkt[123:0])
	);
	assign stb_pcx_pkt[114] = lsu_stb_pcx_rvld_d1;
	assign stb_pcx_pkt[113:111] = stb_rdata_ramd[74:72];
	assign stb_pcx_pkt[110] = ((stb_rdata_ramd[74] | stb_rdata_ramd[73]) | stb_rdata_ramd[71]);
	assign stb_pcx_pkt[109:108] = lsu_stb_rd_tid[1:0];
	assign stb_pcx_pkt[107] = stb_rdata_ramd[71];
	assign stb_pcx_pkt[106] = 1&#39;b0;
	assign stb_pcx_pkt[105:104] = stb_rdata_ramd[69:68];
	assign stb_pcx_pkt[103:64] = {stb_rdata_ramc[44:9], stb_rdata_ramd[67:64]};
	assign stb_pcx_pkt[63:0] = stb_rdata_ramd[63:0];
	assign store_pcx_pkt[114:0] = stb_pcx_pkt[114:0];
	wire [1:0] bld_addr_b54;
	assign bld_addr_b54[1:0] = (lsu_bld_pcx_rq ? lsu_bld_rq_addr[1:0] : load_pcx_pkt[5:4]);
	mux4ds #(124) pcx_pkt_src(
		.in0({load_pcx_pkt[64], 2&#39;b00, load_pcx_pkt[47:45], load_pcx_pkt[44], const_cpuid[2:0], ld_pcx_thrd[1:0], lsu_pcx_ld_dtag_perror_w2, load_pcx_pkt[62], load_pcx_pkt[63], load_pcx_pkt[43:42], lsu_pcx_rq_sz_b3, load_pcx_pkt[41:6], bld_addr_b54[1:0], load_pcx_pkt[3:0], cas_pkt2_data[63:0]}),
		.in1({store_pcx_pkt[114], 1&#39;b0, store_pcx_pkt[107], store_pcx_pkt[113:111], store_pcx_pkt[110], const_cpuid[2:0], store_pcx_pkt[109:108], 1&#39;b0, stb_rdata_ramd[70], stb_rdata_ramd[75], 2&#39;b00, 1&#39;b0, store_pcx_pkt[105:0]}),
		.in2(imiss_strm_pcx_pkt[123:0]),
		.in3(fwd_int_fp_pcx_pkt[123:0]),
		.sel0(pcx_pkt_src_sel[0]),
		.sel1(pcx_pkt_src_sel[1]),
		.sel2(pcx_pkt_src_sel[2]),
		.sel3(pcx_pkt_src_sel[3]),
		.dout(pcx_pkt_data[123:0])
	);
	dff_s #(124) pcx_xmit_ff(
		.din(pcx_pkt_data[123:0]),
		.q(spc_pcx_data_pa[123:0]),
		.clk(clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	dff_s #(9) stg_icindx(
		.din({pcx_pkt_data[75:69], pcx_pkt_data[113:112]}),
		.q({lsu_ifu_ld_icache_index[11:5], lsu_ifu_ld_pcxpkt_tid[1:0]}),
		.clk(clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire va_wtchpt0_clk;
	wire [47:3] va_wtchpt0_addr;
	clken_buf clkbf_va_wtchpt0(
		.rclk(clk),
		.enb_l(lsu_va_wtchpt0_wr_en_l),
		.tmb_l(~se),
		.clk(va_wtchpt0_clk)
	);
	dff_s #(45) va_wtchpt0_ff(
		.din(lsu_tlu_st_rs3_data_g[47:3]),
		.q(va_wtchpt0_addr[47:3]),
		.clk(va_wtchpt0_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire va_wtchpt1_clk;
	wire [47:3] va_wtchpt1_addr;
	clken_buf clkbf_va_wtchpt1(
		.rclk(clk),
		.enb_l(lsu_va_wtchpt1_wr_en_l),
		.tmb_l(~se),
		.clk(va_wtchpt1_clk)
	);
	dff_s #(45) va_wtchpt1_ff(
		.din(lsu_tlu_st_rs3_data_g[47:3]),
		.q(va_wtchpt1_addr[47:3]),
		.clk(va_wtchpt1_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire va_wtchpt2_clk;
	wire [47:3] va_wtchpt2_addr;
	clken_buf clkbf_va_wtchpt2(
		.rclk(clk),
		.enb_l(lsu_va_wtchpt2_wr_en_l),
		.tmb_l(~se),
		.clk(va_wtchpt2_clk)
	);
	dff_s #(45) va_wtchpt2_ff(
		.din(lsu_tlu_st_rs3_data_g[47:3]),
		.q(va_wtchpt2_addr[47:3]),
		.clk(va_wtchpt2_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire va_wtchpt3_clk;
	wire [47:3] va_wtchpt3_addr;
	clken_buf clkbf_va_wtchpt3(
		.rclk(clk),
		.enb_l(lsu_va_wtchpt3_wr_en_l),
		.tmb_l(~se),
		.clk(va_wtchpt3_clk)
	);
	dff_s #(45) va_wtchpt3_ff(
		.din(lsu_tlu_st_rs3_data_g[47:3]),
		.q(va_wtchpt3_addr[47:3]),
		.clk(va_wtchpt3_clk),
		.se(1&#39;b0),
		.si(),
		.so()
	);
	wire [47:3] va_wtchpt_addr;
	mux4ds #(45) va_wtchpt_mx_m(
		.in0(va_wtchpt0_addr[47:3]),
		.in1(va_wtchpt1_addr[47:3]),
		.in2(va_wtchpt2_addr[47:3]),
		.in3(va_wtchpt3_addr[47:3]),
		.sel0(thread0_m),
		.sel1(thread1_m),
		.sel2(thread2_m),
		.sel3(thread3_m),
		.dout(va_wtchpt_addr[47:3])
	);
	mux4ds #(45) va_wtchpt_mx_g(
		.in0(va_wtchpt0_addr[47:3]),
		.in1(va_wtchpt1_addr[47:3]),
		.in2(va_wtchpt2_addr[47:3]),
		.in3(va_wtchpt3_addr[47:3]),
		.sel0(thread0_g),
		.sel1(thread1_g),
		.sel2(thread2_g),
		.sel3(thread3_g),
		.dout(lsu_va_wtchpt_addr[47:3])
	);
	assign lsu_va_match_b47_b32_m = (lsu_ldst_va_m[47:32] == va_wtchpt_addr[47:32]);
	assign lsu_va_match_b31_b3_m = (lsu_ldst_va_m[31:3] == va_wtchpt_addr[31:3]);
	wire [63:0] l2fill_data_m;
	assign l2fill_data_m[63:0] = lsu_l2fill_data[63:0];
	wire [63:0] ld_byp_data_m;
	mux4ds #(64) ld_byp_mx(
		.in0(lmq0_bypass_data[63:0]),
		.in1(lmq1_bypass_data[63:0]),
		.in2(lmq2_bypass_data[63:0]),
		.in3(lmq3_bypass_data[63:0]),
		.sel0(ld_thrd_byp_sel_m[0]),
		.sel1(ld_thrd_byp_sel_m[1]),
		.sel2(ld_thrd_byp_sel_m[2]),
		.sel3(ld_thrd_byp_sel_m[3]),
		.dout(ld_byp_data_m[63:0])
	);
	assign dcache_alt_data_w0_m[63:0] = (l2fill_vld_m ? l2fill_data_m[63:0] : ld_byp_data_m[63:0]);
endmodule

</pre>
</body>