Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Aug 27 16:18:11 2025
| Host         : RAM running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
| Design       : top
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 9
+----------+------------------+------------------------------------------------+--------+
| Rule     | Severity         | Description                                    | Checks |
+----------+------------------+------------------------------------------------+--------+
| NSTD-1   | Critical Warning | Unspecified I/O Standard                       | 1      |
| PDRC-132 | Warning          | SLICE_PairEqSame_A6A5_WARN                     | 2      |
| PDRC-134 | Warning          | SLICE_PairEqSame_B6B5_WARN                     | 2      |
| PDRC-136 | Warning          | SLICE_PairEqSame_C6C5_WARN                     | 1      |
| PDRC-138 | Warning          | SLICE_PairEqSame_D6D5_WARN                     | 1      |
| PLIO-3   | Warning          | Placement Constraints Check for IO constraints | 1      |
| UCIO-1   | Warning          | Unconstrained Logical Port                     | 1      |
+----------+------------------+------------------------------------------------+--------+

2. REPORT DETAILS
-----------------
NSTD-1#1 Critical Warning
Unspecified I/O Standard  
16 out of 34 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: data_mem_RAM_21[17], data_mem_RAM_21[18], data_mem_RAM_21[19],
data_mem_RAM_21[20], data_mem_RAM_21[21], data_mem_RAM_21[22],
data_mem_RAM_21[23], data_mem_RAM_21[24], data_mem_RAM_21[25],
data_mem_RAM_21[26], data_mem_RAM_21[27], data_mem_RAM_21[28],
data_mem_RAM_21[29], data_mem_RAM_21[30], data_mem_RAM_21[31]
 (the first 15 of 16 listed).
Related violations: <none>

PDRC-132#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X27Y183 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#2 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X31Y182 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X27Y183 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X31Y182 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X27Y183 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X27Y183 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PLIO-3#1 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus data_mem_RAM_21[31:0] are not locked:  data_mem_RAM_21[31] data_mem_RAM_21[30] data_mem_RAM_21[29] data_mem_RAM_21[28] data_mem_RAM_21[27] data_mem_RAM_21[26] data_mem_RAM_21[25] data_mem_RAM_21[24] data_mem_RAM_21[23] data_mem_RAM_21[22] data_mem_RAM_21[21] data_mem_RAM_21[20] data_mem_RAM_21[19] data_mem_RAM_21[18] data_mem_RAM_21[17] data_mem_RAM_21[16]
Related violations: <none>

UCIO-1#1 Warning
Unconstrained Logical Port  
16 out of 34 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: data_mem_RAM_21[17], data_mem_RAM_21[18], data_mem_RAM_21[19],
data_mem_RAM_21[20], data_mem_RAM_21[21], data_mem_RAM_21[22],
data_mem_RAM_21[23], data_mem_RAM_21[24], data_mem_RAM_21[25],
data_mem_RAM_21[26], data_mem_RAM_21[27], data_mem_RAM_21[28],
data_mem_RAM_21[29], data_mem_RAM_21[30], data_mem_RAM_21[31]
 (the first 15 of 16 listed).
Related violations: <none>


