path = "cpus"

[[definition]]
type = "cpu.riscv32im.vexriscv_smallest"
width = 32
gateware = "vexriscv/vexriscv_smallest.toml"
supplier_prefix = ["dBus_", "iBus_"]