<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="converter" solutionName="solution1" date="2019-04-25T02:31:18.722+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx_2017_2/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="converter" solutionName="solution1" date="2019-04-25T02:31:18.387+0000" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[0]) is unused and will be removed from module converter.&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 1627.266 ; gain = 466.062 ; free physical = 194 ; free virtual = 4268&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:01:02 . Memory (MB): peak = 1679.266 ; gain = 518.062 ; free physical = 115 ; free virtual = 4103&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 1690.281 ; gain = 529.078 ; free physical = 141 ; free virtual = 4101&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:03 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 139 ; free virtual = 4100&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report Check Netlist: &#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|      |Item              |Errors |Warnings |Status |Description       |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |&#xA;+------+------------------+-------+---------+-------+------------------+&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report RTL Partitions: &#xA;+-+--------------+------------+----------+&#xA;| |RTL Partition |Replication |Instances |&#xA;+-+--------------+------------+----------+&#xA;+-+--------------+------------+----------+&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100&#xA;---------------------------------------------------------------------------------&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+-+--------------+----------+&#xA;| |BlackBox name |Instances |&#xA;+-+--------------+----------+&#xA;+-+--------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+----------+------+&#xA;|      |Cell      |Count |&#xA;+------+----------+------+&#xA;|1     |CARRY4    |     6|&#xA;|2     |DSP48E1   |     1|&#xA;|3     |DSP48E1_1 |     1|&#xA;|4     |DSP48E1_2 |     1|&#xA;|5     |LUT1      |    32|&#xA;|6     |LUT2      |    20|&#xA;|7     |LUT3      |   102|&#xA;|8     |LUT4      |    19|&#xA;|9     |LUT5      |    67|&#xA;|10    |LUT6      |    96|&#xA;|11    |MUXCY     |    16|&#xA;|12    |SRL16E    |     1|&#xA;|13    |XORCY     |     8|&#xA;|14    |FDRE      |   275|&#xA;+------+----------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 1701.297 ; gain = 540.094 ; free physical = 140 ; free virtual = 4100&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1701.297 ; gain = 248.543 ; free physical = 207 ; free virtual = 4167&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1701.305 ; gain = 540.094 ; free physical = 210 ; free virtual = 4170" projectName="converter" solutionName="solution1" date="2019-04-25T02:34:18.574+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[1]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:59.382+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[2]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:59.325+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[3]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:59.279+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[4]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:59.233+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[5]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:59.195+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[6]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:59.138+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_B_reg[7]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:59.090+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[0]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:59.010+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[1]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:58.981+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[2]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:58.943+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[3]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:58.900+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[4]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:58.856+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[5]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:58.817+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[6]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:58.779+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (out_V_1_payload_A_reg[7]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:58.710+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (ap_CS_fsm_reg[0]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:58.652+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (converter_fmul_32bkb_U1/din1_buf1_reg[30]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:58.596+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (converter_fmul_32bkb_U1/din1_buf1_reg[31]) is unused and will be removed from module converter." projectName="converter" solutionName="solution1" date="2019-04-25T02:33:58.552+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized7 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:32.606+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:32.542+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.927+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.877+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.845+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized11 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.800+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.755+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.705+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.677+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.649+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized9 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.626+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.604+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.585+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.563+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.534+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized17 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.495+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design special_detect has unconnected port A[31]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.434+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design compare_eq_im has unconnected port CARRYS_OUT[0]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.380+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.313+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.264+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized23 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.234+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.206+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.185+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized25 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.159+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized27 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.124+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized27 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.093+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized27 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:31.023+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.966+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.943+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized29 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.923+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.904+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.885+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized31 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.872+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.847+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.826+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.782+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.758+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized33 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.725+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.674+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.646+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.617+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.584+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized35 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.561+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.523+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.492+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.462+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.408+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized21 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.369+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.329+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.299+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.273+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.214+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized37 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.158+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.098+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.059+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:30.015+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.996+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized19 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.957+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_round_dsp_opt_full has unconnected port SIGN" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.930+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design dsp48e1_wrapper__parameterized1 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.898+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.862+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.823+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.789+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.755+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized1 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.708+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.670+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.591+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.578+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.563+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized3 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.543+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.503+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.465+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.435+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.417+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized5 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.401+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.388+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.370+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.351+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.339+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized15 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.313+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.275+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.253+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.224+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.201+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized39 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.167+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.147+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.121+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.081+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.058+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized41 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:29.018+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SINIT" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.989+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SSET" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.958+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port SCLR" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.941+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CE" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.915+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized13 has unconnected port CLK" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.886+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DIVIDE_BY_ZERO_IN" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.861+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[8]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.822+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[9]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.775+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[10]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.724+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op_lat has unconnected port DEC_OP_STATE[11]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.686+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:431]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.670+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state8_pp0_stage0_iter7_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:451]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.646+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_pp0_stage0_iter1_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:437]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.618+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:423]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.599+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element out_V_TDATA_blk_n_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:401]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.565+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element in_V_TDATA_blk_n_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:377]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.549+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:345]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.538+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:526]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.518+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:506]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.497+0000" type="Warning"/>
        <logs message="WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/hildeb47/proj/ECE1373_GhostSynth/mods/converter/converter/solution1/impl/verilog/converter.v:460]" projectName="converter" solutionName="solution1" date="2019-04-25T02:33:28.470+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'converter_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="converter" solutionName="solution1" date="2019-04-25T02:32:55.617+0000" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'converter_ap_fmul_2_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="converter" solutionName="solution1" date="2019-04-25T02:32:33.419+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library 'xilinx/null/null'." projectName="converter" solutionName="solution1" date="2019-04-25T02:32:12.685+0000" type="Warning"/>
        <logs message="WARNING: [HLS 200-40] Cannot find library '/opt/Xilinx_2017_2/Vivado_HLS/2017.2/common/technology/xilinx/null/null.lib'." projectName="converter" solutionName="solution1" date="2019-04-25T02:32:12.301+0000" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
