\hypertarget{struct_r_t_c___type_def}{}\doxysection{RTC\+\_\+\+Type\+Def Struct Reference}
\label{struct_r_t_c___type_def}\index{RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a2e8783857f8644a4eb80ebc51e1cba42}{TR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a8750eae683cb3d382476dc7cdcd92b96}{DR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_aefbd38be87117d1fced289bf9c534414}{SSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_af43f7546896a819802a0fcab1f639e57}{ICSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a5f43a11e0873212f598e41db5f2dcf6a}{PRER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ad93017bb0a778a2aad9cd71211fc770a}{WUTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a731d9209ce40dce6ea61fcc6f818c892}{CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a150d3ec74c7a8884d87bc15b9e878055}{RESERVED0}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a761d5a0c208032613dad3fcc674907b7}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ad54765af56784498a3ae08686b79a1ff}{WPR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_aea66ea813830c2f3ff207464794397a4}{CALR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a6082856c9191f5003b6163c0d3afcaff}{SHIFTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a1ddbb2a5eaa54ff43835026dec99ae1c}{TSTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_aa4633dbcdb5dd41a714020903fd67c82}{TSDR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a1e8b4b987496ee1c0c6f16b0a94ea1a1}{TSSSR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_afddb6b2f393c94ea6c68780fe04f298f}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ad7e54d5c5a4b9fd1e26aca85b1e36c7f}{ALRMAR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ac5b2e3c0dcdcb569f3fe15dfe3794bc1}{ALRMASSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a9816616e1f00955c8982469d0dd9c953}{ALRMBR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a249009cd672e7bcd52df1a41de4619e1}{ALRMBSSR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a30ffddf472908515fc4a9fbaa50f0002}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a878bd9d2b218adcfc300048196fa5826}{MISR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_ab8970cf003966d22733fd660df6e74d7}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_r_t_c___type_def_a016959db2999d047a83d66aa225bc876}{SCR}}
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_r_t_c___type_def_ad7e54d5c5a4b9fd1e26aca85b1e36c7f}\label{struct_r_t_c___type_def_ad7e54d5c5a4b9fd1e26aca85b1e36c7f}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMAR@{ALRMAR}}
\index{ALRMAR@{ALRMAR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRMAR}{ALRMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+ALRMAR}

RTC alarm A register, Address offset\+: 0x40 \mbox{\Hypertarget{struct_r_t_c___type_def_ac5b2e3c0dcdcb569f3fe15dfe3794bc1}\label{struct_r_t_c___type_def_ac5b2e3c0dcdcb569f3fe15dfe3794bc1}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMASSR@{ALRMASSR}}
\index{ALRMASSR@{ALRMASSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRMASSR}{ALRMASSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+ALRMASSR}

RTC alarm A sub second register, Address offset\+: 0x44 \mbox{\Hypertarget{struct_r_t_c___type_def_a9816616e1f00955c8982469d0dd9c953}\label{struct_r_t_c___type_def_a9816616e1f00955c8982469d0dd9c953}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMBR@{ALRMBR}}
\index{ALRMBR@{ALRMBR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRMBR}{ALRMBR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+ALRMBR}

RTC alarm B register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_r_t_c___type_def_a249009cd672e7bcd52df1a41de4619e1}\label{struct_r_t_c___type_def_a249009cd672e7bcd52df1a41de4619e1}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ALRMBSSR@{ALRMBSSR}}
\index{ALRMBSSR@{ALRMBSSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ALRMBSSR}{ALRMBSSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+ALRMBSSR}

RTC alarm B sub second register, Address offset\+: 0x4C \mbox{\Hypertarget{struct_r_t_c___type_def_aea66ea813830c2f3ff207464794397a4}\label{struct_r_t_c___type_def_aea66ea813830c2f3ff207464794397a4}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CALR@{CALR}}
\index{CALR@{CALR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CALR}{CALR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+CALR}

RTC calibration register, Address offset\+: 0x28 \mbox{\Hypertarget{struct_r_t_c___type_def_a731d9209ce40dce6ea61fcc6f818c892}\label{struct_r_t_c___type_def_a731d9209ce40dce6ea61fcc6f818c892}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+CR}

RTC control register, Address offset\+: 0x18 \mbox{\Hypertarget{struct_r_t_c___type_def_a8750eae683cb3d382476dc7cdcd92b96}\label{struct_r_t_c___type_def_a8750eae683cb3d382476dc7cdcd92b96}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+DR}

RTC date register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_r_t_c___type_def_af43f7546896a819802a0fcab1f639e57}\label{struct_r_t_c___type_def_af43f7546896a819802a0fcab1f639e57}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!ICSR@{ICSR}}
\index{ICSR@{ICSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICSR}{ICSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+ICSR}

RTC initialization control and status register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_r_t_c___type_def_a878bd9d2b218adcfc300048196fa5826}\label{struct_r_t_c___type_def_a878bd9d2b218adcfc300048196fa5826}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MISR}{MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+MISR}

RTC Masked Interrupt Status register, Address offset\+: 0x54 \mbox{\Hypertarget{struct_r_t_c___type_def_a5f43a11e0873212f598e41db5f2dcf6a}\label{struct_r_t_c___type_def_a5f43a11e0873212f598e41db5f2dcf6a}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!PRER@{PRER}}
\index{PRER@{PRER}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PRER}{PRER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+PRER}

RTC prescaler register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_r_t_c___type_def_a150d3ec74c7a8884d87bc15b9e878055}\label{struct_r_t_c___type_def_a150d3ec74c7a8884d87bc15b9e878055}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+RESERVED0}

Reserved Address offset\+: 0x1C \mbox{\Hypertarget{struct_r_t_c___type_def_a761d5a0c208032613dad3fcc674907b7}\label{struct_r_t_c___type_def_a761d5a0c208032613dad3fcc674907b7}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved Address offset\+: 0x20 \mbox{\Hypertarget{struct_r_t_c___type_def_afddb6b2f393c94ea6c68780fe04f298f}\label{struct_r_t_c___type_def_afddb6b2f393c94ea6c68780fe04f298f}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved Address offset\+: 0x3C \mbox{\Hypertarget{struct_r_t_c___type_def_ab8970cf003966d22733fd660df6e74d7}\label{struct_r_t_c___type_def_ab8970cf003966d22733fd660df6e74d7}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved Address offset\+: 0x58 \mbox{\Hypertarget{struct_r_t_c___type_def_a016959db2999d047a83d66aa225bc876}\label{struct_r_t_c___type_def_a016959db2999d047a83d66aa225bc876}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+SCR}

RTC Status Clear register, Address offset\+: 0x5C \mbox{\Hypertarget{struct_r_t_c___type_def_a6082856c9191f5003b6163c0d3afcaff}\label{struct_r_t_c___type_def_a6082856c9191f5003b6163c0d3afcaff}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!SHIFTR@{SHIFTR}}
\index{SHIFTR@{SHIFTR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SHIFTR}{SHIFTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+SHIFTR}

RTC shift control register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_r_t_c___type_def_a30ffddf472908515fc4a9fbaa50f0002}\label{struct_r_t_c___type_def_a30ffddf472908515fc4a9fbaa50f0002}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!SR@{SR}}
\index{SR@{SR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+SR}

RTC Status register, Address offset\+: 0x50 \mbox{\Hypertarget{struct_r_t_c___type_def_aefbd38be87117d1fced289bf9c534414}\label{struct_r_t_c___type_def_aefbd38be87117d1fced289bf9c534414}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!SSR@{SSR}}
\index{SSR@{SSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SSR}{SSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+SSR}

RTC sub second register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_r_t_c___type_def_a2e8783857f8644a4eb80ebc51e1cba42}\label{struct_r_t_c___type_def_a2e8783857f8644a4eb80ebc51e1cba42}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TR@{TR}}
\index{TR@{TR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TR}{TR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+TR}

RTC time register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_r_t_c___type_def_aa4633dbcdb5dd41a714020903fd67c82}\label{struct_r_t_c___type_def_aa4633dbcdb5dd41a714020903fd67c82}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TSDR@{TSDR}}
\index{TSDR@{TSDR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TSDR}{TSDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+TSDR}

RTC time stamp date register, Address offset\+: 0x34 \mbox{\Hypertarget{struct_r_t_c___type_def_a1e8b4b987496ee1c0c6f16b0a94ea1a1}\label{struct_r_t_c___type_def_a1e8b4b987496ee1c0c6f16b0a94ea1a1}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TSSSR@{TSSSR}}
\index{TSSSR@{TSSSR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TSSSR}{TSSSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+TSSSR}

RTC time-\/stamp sub second register, Address offset\+: 0x38 \mbox{\Hypertarget{struct_r_t_c___type_def_a1ddbb2a5eaa54ff43835026dec99ae1c}\label{struct_r_t_c___type_def_a1ddbb2a5eaa54ff43835026dec99ae1c}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!TSTR@{TSTR}}
\index{TSTR@{TSTR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TSTR}{TSTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+TSTR}

RTC time stamp time register, Address offset\+: 0x30 \mbox{\Hypertarget{struct_r_t_c___type_def_ad54765af56784498a3ae08686b79a1ff}\label{struct_r_t_c___type_def_ad54765af56784498a3ae08686b79a1ff}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!WPR@{WPR}}
\index{WPR@{WPR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WPR}{WPR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+WPR}

RTC write protection register, Address offset\+: 0x24 \mbox{\Hypertarget{struct_r_t_c___type_def_ad93017bb0a778a2aad9cd71211fc770a}\label{struct_r_t_c___type_def_ad93017bb0a778a2aad9cd71211fc770a}} 
\index{RTC\_TypeDef@{RTC\_TypeDef}!WUTR@{WUTR}}
\index{WUTR@{WUTR}!RTC\_TypeDef@{RTC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WUTR}{WUTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RTC\+\_\+\+Type\+Def\+::\+WUTR}

RTC wakeup timer register, Address offset\+: 0x14 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
