INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/ARM-LEGv8-master/ARM-LEGv8-master/Pipeline-With-Hazard-And-Forwarding/ARM_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ARM_CPU
INFO: [VRFC 10-2458] undeclared symbol MEMWB_mem2reg, assumed default net type wire [C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/ARM-LEGv8-master/ARM-LEGv8-master/Pipeline-With-Hazard-And-Forwarding/ARM_CPU.v:139]
WARNING: [VRFC 10-3380] identifier 'PCSrc_wire' is used before its declaration [C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/ARM-LEGv8-master/ARM-LEGv8-master/Pipeline-With-Hazard-And-Forwarding/ARM_CPU.v:27]
WARNING: [VRFC 10-3380] identifier 'jump_PC_wire' is used before its declaration [C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/ARM-LEGv8-master/ARM-LEGv8-master/Pipeline-With-Hazard-And-Forwarding/ARM_CPU.v:28]
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-311] analyzing module IFID
INFO: [VRFC 10-311] analyzing module IDEX
INFO: [VRFC 10-311] analyzing module EXMEM
INFO: [VRFC 10-311] analyzing module MEMWB
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module IC
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-311] analyzing module Control_Mux
INFO: [VRFC 10-311] analyzing module Forward_ALU_Mux
INFO: [VRFC 10-311] analyzing module ALU_Mux
INFO: [VRFC 10-311] analyzing module ID_Mux
INFO: [VRFC 10-311] analyzing module WB_Mux
INFO: [VRFC 10-311] analyzing module Shift_Left
INFO: [VRFC 10-311] analyzing module SignExtend
INFO: [VRFC 10-311] analyzing module Branch
INFO: [VRFC 10-311] analyzing module ARM_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/new/address_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module address_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/new/data_splitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_splitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/new/rmemsplitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rmemsplitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/new/wmemsplitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wmemsplitter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/pre_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/SCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCM1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/SCM2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCM2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/SCM3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCM3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/SCM4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCM4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/SCM5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCM5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/SCM6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SCM6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/new/CONV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CONV
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/imports/Documents/Cristina_YodaNN/Cristina_YodaNN.srcs/sources_1/new/pixtodata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixtodata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/new/check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module check
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_ARM_CPU_0_0/sim/design_yodann_ARM_CPU_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_ARM_CPU_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_IC_0_0/sim/design_yodann_IC_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_IC_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_address_splitter_0_0/sim/design_yodann_address_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_address_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_data_splitter_0_0/sim/design_yodann_data_splitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_data_splitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_rmemsplitter_0_0/sim/design_yodann_rmemsplitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_rmemsplitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_wmemsplitter_0_0/sim/design_yodann_wmemsplitter_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_wmemsplitter_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_pre_decoder_0_0/sim/design_yodann_pre_decoder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_pre_decoder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_0_0/sim/design_yodann_SCM1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_1_0/sim/design_yodann_SCM1_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_2_0/sim/design_yodann_SCM1_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_3_0/sim/design_yodann_SCM1_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_4_0/sim/design_yodann_SCM1_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_5_0/sim/design_yodann_SCM1_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_6_0/sim/design_yodann_SCM1_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM1_7_0/sim/design_yodann_SCM1_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM1_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_0_0/sim/design_yodann_SCM2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_1_0/sim/design_yodann_SCM2_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_2_0/sim/design_yodann_SCM2_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_3_0/sim/design_yodann_SCM2_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_4_0/sim/design_yodann_SCM2_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_5_0/sim/design_yodann_SCM2_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_6_0/sim/design_yodann_SCM2_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM2_7_0/sim/design_yodann_SCM2_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM2_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_0_0/sim/design_yodann_SCM3_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_0_0/sim/design_yodann_SCM4_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_0_0/sim/design_yodann_SCM5_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_0_0/sim/design_yodann_SCM6_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_1_0/sim/design_yodann_SCM3_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_1_0/sim/design_yodann_SCM4_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_1_0/sim/design_yodann_SCM5_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_1_0/sim/design_yodann_SCM6_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_2_0/sim/design_yodann_SCM3_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_2_0/sim/design_yodann_SCM4_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_2_0/sim/design_yodann_SCM5_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_2_0/sim/design_yodann_SCM6_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_3_0/sim/design_yodann_SCM3_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_3_0/sim/design_yodann_SCM4_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_3_0/sim/design_yodann_SCM5_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_3_0/sim/design_yodann_SCM6_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_4_0/sim/design_yodann_SCM3_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_4_0/sim/design_yodann_SCM4_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_4_0/sim/design_yodann_SCM5_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_4_0/sim/design_yodann_SCM6_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_5_0/sim/design_yodann_SCM3_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_5_0/sim/design_yodann_SCM4_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_5_0/sim/design_yodann_SCM5_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_5_0/sim/design_yodann_SCM6_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_6_0/sim/design_yodann_SCM3_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_6_0/sim/design_yodann_SCM4_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_6_0/sim/design_yodann_SCM5_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_6_0/sim/design_yodann_SCM6_6_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_6_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM3_7_0/sim/design_yodann_SCM3_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM3_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM4_7_0/sim/design_yodann_SCM4_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM4_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM5_7_0/sim/design_yodann_SCM5_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM5_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_SCM6_7_0/sim/design_yodann_SCM6_7_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_SCM6_7_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_adder_0_0/sim/design_yodann_adder_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_adder_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_adder_1_0/sim/design_yodann_adder_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_adder_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_adder_2_0/sim/design_yodann_adder_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_adder_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_adder_3_0/sim/design_yodann_adder_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_adder_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_adder_4_0/sim/design_yodann_adder_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_adder_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_adder_5_0/sim/design_yodann_adder_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_adder_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_CONV_0_0/sim/design_yodann_CONV_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_CONV_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_pixtodata_0_0/sim/design_yodann_pixtodata_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_pixtodata_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/sim/design_yodann.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_Data_Memory_0_0/sim/design_yodann_Data_Memory_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_Data_Memory_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.ip_user_files/bd/design_yodann/ip/design_yodann_check_0_0/sim/design_yodann_check_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_check_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sources_1/bd/design_yodann/hdl/design_yodann_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_yodann_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexandra.chirita98/Documents/YodaNN/YodaNN.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
