Warning: Design 'riscv' has '2' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : design
Design : riscv
Version: J-2014.09-SP4
Date   : Sun Mar 18 11:32:53 2018
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    saed32lvt_tt1p05vn40c (File: /users/ugrad2/2012/spring/pooriam/libraries/saed32lvt_tt1p05vn40c.db)

Local Link Library:

    {/users/ugrad2/2012/spring/pooriam/libraries//saed32lvt_tt1p05vn40c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt1p05vn40c
    Library : saed32lvt_tt1p05vn40c
    Process :   1.00
    Temperature : -40.00
    Voltage :  1.050
    Interconnect Model : balanced_tree

Wire Loading Model:

    Selected automatically from the total cell area.

Name           :   8000
Location       :   saed32lvt_tt1p05vn40c
Resistance     :   0.0015727
Capacitance    :   0.000312
Area           :   0.01
Slope          :   90.6464
Fanout   Length   Points Average Cap Std Deviation
--------------------------------------------------------------
     1    13.94
     2    31.80
     3    51.61
     4    73.61
     5    98.05
     6   125.17
     7   155.23
     8   188.46
     9   225.12
    10   265.45
    11   309.71
    12   358.13
    13   410.96
    14   468.46
    15   530.86
    16   598.42
    17   671.38
    18   749.98
    19   834.49
    20   925.13



Wire Loading Model Mode: enclosed.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.

Information: This design contains black box (unknown) components. (RPT-8)
1
