
#include "vpss_reg_hifoneb02.h"
#include "vpss_reg_stt.h"
#include "vpss_common.h"
#ifdef __cplusplus
#if __cplusplus
extern "C" {
#endif
#endif

HI_S32 VPSS_REG_RegWrite(volatile HI_U32 *a, HI_U32 b)
{
    *a = b;
    return HI_SUCCESS;
}

HI_U32 VPSS_REG_RegRead(volatile HI_U32 *a)
{
    return (*(a));
}

HI_S32 VPSS_REG_ReSetCRG(HI_U32 u32Type)
{
    U_PERI_CRG60 PERI_CRG60;

    PERI_CRG60.u32 = g_pstRegCrg->PERI_CRG60.u32;
    PERI_CRG60.bits.vpss_cken = 1;
    PERI_CRG60.bits.vpss_srst_req = 1;
    g_pstRegCrg->PERI_CRG60.u32 = PERI_CRG60.u32;
    /*wait for reg ready*/
    udelay(1);
    PERI_CRG60.u32 = g_pstRegCrg->PERI_CRG60.u32;
    PERI_CRG60.bits.vpss_cken = 1;
    PERI_CRG60.bits.vpss_srst_req = 0;
    g_pstRegCrg->PERI_CRG60.u32 = PERI_CRG60.u32;
    udelay(1);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_BaseRegInit(VPSS_REG_S **ppstPhyReg)
{
    *ppstPhyReg = (VPSS_REG_S * )IO_ADDRESS(VPSS_BASE_ADDR);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_AppRegInit(VPSS_REG_S **ppstAppReg, HI_U32 u32VirAddr)
{
    *ppstAppReg = (VPSS_REG_S * )u32VirAddr;

    return HI_SUCCESS;
}

//HI_S32 VPSS_REG_SttRegInit(VPSS_REG_S **ppstAppReg,HI_U32 u32VirAddr)
HI_S32 VPSS_REG_SttRegInit(S_STT_REGS_TYPE **ppstAppReg, HI_U32 u32VirAddr)
{
    *ppstAppReg = (S_STT_REGS_TYPE * )u32VirAddr;

    return HI_SUCCESS;
}

//tqy
#if 0
/*配置结点重置*/
HI_S32 VPSS_REG_ResetAppReg(HI_U32 u32AppAddr, HI_U32 u32AppVirAddr)
{
    VPSS_REG_S *pstReg;
    VPSS_REG_S *pstVirReg;

#if defined(CFG_HI_OUTSTANDING_TEST_SURPORT)
    U_VPSS_MISCELLANEOUS VPSS_MISCELLANEOUS;
    HI_U32 u32Random;
#endif
    pstReg = (VPSS_REG_S *)u32AppAddr;

    pstVirReg = (VPSS_REG_S *)u32AppVirAddr;
    memset((void *)pstVirReg, 0, sizeof(VPSS_REG_S));

    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_TIMEOUT), 0xffffffff);

    // TODO:VPSS_MISCELLANEOUS.bit.ck_gt_en_calc
    VPSS_REG_RegWrite(&(pstReg->VPSS_MISCELLANEOUS.u32), 0x3006466);

#if defined(CFG_HI_OUTSTANDING_TEST_SURPORT)
    VPSS_MISCELLANEOUS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_MISCELLANEOUS.u32));
    get_random_bytes((HI_VOID *)&u32Random, 8);
    VPSS_MISCELLANEOUS.bits.routstanding = (u32Random % 0x7);
    get_random_bytes((HI_VOID *)&u32Random, 8);
    VPSS_MISCELLANEOUS.bits.woutstanding = (u32Random % 0x7);
    //VPSS_INFO("[%s][%d] VPSS outstanding VPSS_MISCELLANEOUS : %#x.\n",__FUNCTION__,__LINE__,VPSS_MISCELLANEOUS.u32);
    VPSS_REG_RegWrite(&(pstReg->VPSS_MISCELLANEOUS.u32), VPSS_MISCELLANEOUS.u32);
#endif

    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_PNEXT), 0x0);

    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstVirReg->VPSS_INTMASK.u32), 0xff);

    return HI_SUCCESS;
}
#endif
HI_S32 VPSS_REG_ResetAppReg(HI_U32 u32AppAddr, VPSS_REG_S *pstPqReg)
{
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    memset((void *)pstReg, 0, sizeof(VPSS_REG_S));
    if (pstPqReg)
    {
        memcpy(pstReg, pstPqReg, sizeof(VPSS_REG_S));
    }
    VPSS_REG_RegWrite(&(pstReg->VPSS_MISCELLANEOUS.u32), 0x3003244);
    VPSS_REG_RegWrite(&(pstReg->VPSS_PNEXT), 0x0);
    VPSS_REG_RegWrite(&(pstReg->VPSS_INTMASK.u32), 0xff);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetClockEn(HI_BOOL bClkEn)
{
    U_PERI_CRG60 PERI_CRG60;


    PERI_CRG60.u32 = g_pstRegCrg->PERI_CRG60.u32;
    PERI_CRG60.bits.vpss_cken = bClkEn;
    PERI_CRG60.bits.vpss_srst_req = 1;
    g_pstRegCrg->PERI_CRG60.u32 = PERI_CRG60.u32;
    /*wait for reg ready*/
    udelay(1);
    PERI_CRG60.u32 = g_pstRegCrg->PERI_CRG60.u32;
    PERI_CRG60.bits.vpss_cken = bClkEn;
    PERI_CRG60.bits.vpss_srst_req = 0;
    g_pstRegCrg->PERI_CRG60.u32 = PERI_CRG60.u32;
    udelay(1);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_CloseClock(HI_VOID)
{
    U_PERI_CRG60 PERI_CRG60;

    PERI_CRG60.u32 = g_pstRegCrg->PERI_CRG60.u32;
    PERI_CRG60.bits.vpss_cken = 0;
    g_pstRegCrg->PERI_CRG60.u32 = PERI_CRG60.u32;
    /*wait for reg ready*/
    udelay(1);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_OpenClock(HI_VOID)
{
    U_PERI_CRG60 PERI_CRG60;

    PERI_CRG60.u32 = g_pstRegCrg->PERI_CRG60.u32;
    PERI_CRG60.bits.vpss_cken = 1;
    g_pstRegCrg->PERI_CRG60.u32 = PERI_CRG60.u32;
    /*wait for reg ready*/
    udelay(1);
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_GetClockState(HI_BOOL *pbOpened)
{
    U_PERI_CRG60 PERI_CRG60;

    PERI_CRG60.u32 = g_pstRegCrg->PERI_CRG60.u32;
    if (PERI_CRG60.bits.vpss_cken == 1)
    {
        *pbOpened = HI_TRUE;
    }
    else
    {
        *pbOpened = HI_FALSE;
    }
    return HI_SUCCESS;

}



HI_S32 VPSS_REG_SetIntMask(HI_U32 u32AppAddr, HI_U32 u32Mask)
{
    // TODO:新增解压错误、TUNNEL中断
    U_VPSS_INTMASK VPSS_INTMASK;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_INTMASK.u32 = u32Mask;

    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_INTMASK.u32), VPSS_INTMASK.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_GetIntMask(HI_U32 u32AppAddr, HI_U32 *pu32Mask)
{
    VPSS_REG_S *pstReg;

    U_VPSS_INTMASK VPSS_INTMASK;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_INTMASK.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_INTMASK.u32));


    *pu32Mask = VPSS_INTMASK.u32;

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_GetIntState(HI_U32 u32AppAddr, HI_U32 *pu32Int)
{
    U_VPSS_INTSTATE VPSS_INTSTATE;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_INTSTATE.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_INTSTATE.u32));

    *pu32Int = VPSS_INTSTATE.u32;

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_GetRawIntState(HI_U32 u32AppAddr, HI_U32 *pu32RawInt)
{
    U_VPSS_RAWINT VPSS_RAWINT;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_RAWINT.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_RAWINT.u32));

    *pu32RawInt = VPSS_RAWINT.u32;

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_ClearIntState(HI_U32 u32AppAddr, HI_U32 u32Data)
{
    U_VPSS_INTCLR VPSS_INTCLR;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_INTCLR.u32 = u32Data;

    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_INTCLR.u32), VPSS_INTCLR.u32);

    return HI_SUCCESS;
}
/********************************/



/**************   TUNL  ******************/

HI_S32 VPSS_REG_SetCurTunlAddr(HI_U32 u32AppAddr, REG_FRAMEPOS_E  ePort, HI_U32 u32TunlAddr)
{
    HI_U32  VPSS_CUR_TUNL_ADDR;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case CUR_FRAME:
            VPSS_CUR_TUNL_ADDR = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_CUR_TUNL_ADDR));
            VPSS_CUR_TUNL_ADDR = u32TunlAddr;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_CUR_TUNL_ADDR), VPSS_CUR_TUNL_ADDR);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetCurTunlEn(HI_U32 u32AppAddr, REG_CHANELPOS_E ePort, HI_BOOL u32TunlEn)
{
    U_VPSS_TUNL_CTRL0  VPSS_TUNL_CTRL0;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case CUR_CHANEL:
            VPSS_TUNL_CTRL0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32));
            VPSS_TUNL_CTRL0.bits.read_tunl_sel = 0;
            VPSS_TUNL_CTRL0.bits.read_tunl_en = u32TunlEn;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32), VPSS_TUNL_CTRL0.u32);
            break;
        case NEXT1_CHANEL:
            VPSS_TUNL_CTRL0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32));
            VPSS_TUNL_CTRL0.bits.read_tunl_sel = 1;
            VPSS_TUNL_CTRL0.bits.read_tunl_en = u32TunlEn;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32), VPSS_TUNL_CTRL0.u32);
            break;
        case NEXT2_CHANEL:
            VPSS_TUNL_CTRL0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32));
            VPSS_TUNL_CTRL0.bits.read_tunl_sel = 2;
            VPSS_TUNL_CTRL0.bits.read_tunl_en = u32TunlEn;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32), VPSS_TUNL_CTRL0.u32);
            break;
        case REF_CHANEL:
            VPSS_TUNL_CTRL0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32));
            VPSS_TUNL_CTRL0.bits.read_tunl_sel = 3;
            VPSS_TUNL_CTRL0.bits.read_tunl_en = u32TunlEn;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32), VPSS_TUNL_CTRL0.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetCurTunlInterval(HI_U32 u32AppAddr, REG_FRAMEPOS_E ePort, HI_S32  s32CurTunlInterval)
{
    U_VPSS_TUNL_CTRL0  VPSS_TUNL_CTRL0;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    /*
        s32CurTunlInterval meas every s32CurTunlInterval  * cycle *1000 to read CUR_TUNL_ADDR
    */
    switch (ePort)
    {
        case CUR_FRAME:
            VPSS_TUNL_CTRL0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32));
            VPSS_TUNL_CTRL0.bits.read_tunl_rd_interval = s32CurTunlInterval;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32), VPSS_TUNL_CTRL0.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetTunlAddr(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32TunlAddr)
{
    HI_U32  VPSS_VHD0_TUNL_ADDR;

    HI_U32  VPSS_VSD_TUNL_ADDR;
    /*
        HI_U32  VPSS_STR_TUNL_ADDR;
    */

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_TUNL_ADDR = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_VHD0_TUNL_ADDR));
            VPSS_VHD0_TUNL_ADDR = u32TunlAddr;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_VHD0_TUNL_ADDR), VPSS_VHD0_TUNL_ADDR);
            break;
            /*
                    case VPSS_REG_STR:
                        VPSS_STR_TUNL_ADDR = VPSS_REG_RegRead(&(pstReg->VPSS_STR_TUNL_ADDR));
                        VPSS_STR_TUNL_ADDR = u32TunlAddr;
                        VPSS_REG_RegWrite(&(pstReg->VPSS_STR_TUNL_ADDR), VPSS_STR_TUNL_ADDR);
                        break;
            */
        case VPSS_REG_SD:
            VPSS_VSD_TUNL_ADDR = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_VSD_TUNL_ADDR));
            VPSS_VSD_TUNL_ADDR = u32TunlAddr;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_VSD_TUNL_ADDR), VPSS_VSD_TUNL_ADDR);
            break;

        default:
            VPSS_FATAL("\nReg Error\n");
    }



    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetTunlEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  bEnTunl)
{
    U_VPSS_TUNL_CTRL0  VPSS_TUNL_CTRL0;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_TUNL_CTRL0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32));
            VPSS_TUNL_CTRL0.bits.vhd0_tunl_en = bEnTunl;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32), VPSS_TUNL_CTRL0.u32);
            break;
            /*
                    case VPSS_REG_STR:
                        VPSS_TUNL_CTRL0.u32 = VPSS_REG_RegRead((volatile HI_U32*)&(pstReg->VPSS_TUNL_CTRL0.u32));
                        VPSS_TUNL_CTRL0.bits.vsd_tunl_en = bEnTunl;
                        VPSS_REG_RegWrite((volatile HI_U32*)&(pstReg->VPSS_TUNL_CTRL0.u32), VPSS_TUNL_CTRL0.u32);
                        break;
            */
        case VPSS_REG_SD:
            VPSS_TUNL_CTRL0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_TUNL_CTRL0.u32));
            VPSS_TUNL_CTRL0.bits.vsd_tunl_en = bEnTunl;
            VPSS_REG_RegWrite(&(pstReg->VPSS_TUNL_CTRL0.u32), VPSS_TUNL_CTRL0.u32);
            break;

        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetTunlFinishLine(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_S32  s32FinishLine)
{
    U_VPSS_TUNL_CTRL0  VPSS_TUNL_CTRL0;
    U_VPSS_TUNL_CTRL1  VPSS_TUNL_CTRL1;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_TUNL_CTRL0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32));
            VPSS_TUNL_CTRL0.bits.vhd0_tunl_finish_line = s32FinishLine;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32), VPSS_TUNL_CTRL0.u32);
            break;
            /*
            case VPSS_REG_STR:
            VPSS_TUNL_CTRL1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_TUNL_CTRL1.u32));
            VPSS_TUNL_CTRL1.bits.str_tunl_finish_line = s32FinishLine;
            VPSS_REG_RegWrite(&(pstReg->VPSS_TUNL_CTRL1.u32), VPSS_TUNL_CTRL1.u32);
            break;
            */
        case VPSS_REG_SD:
            VPSS_TUNL_CTRL1.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL1.u32));
            VPSS_TUNL_CTRL1.bits.vsd_tunl_finish_line = s32FinishLine;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL1.u32), VPSS_TUNL_CTRL1.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetTunlMode(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, REG_TUNLPOS_E  s32TunlMode)
{
    U_VPSS_TUNL_CTRL0  VPSS_TUNL_CTRL0;
    U_VPSS_TUNL_CTRL1  VPSS_TUNL_CTRL1;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_TUNL_CTRL0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32));
            VPSS_TUNL_CTRL0.bits.vhd0_tunl_mode = s32TunlMode;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL0.u32), VPSS_TUNL_CTRL0.u32);
            break;
            /*
            case VPSS_REG_STR:
            VPSS_TUNL_CTRL1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_TUNL_CTRL1.u32));
            VPSS_TUNL_CTRL1.bits.str_tunl_mode = s32TunlMode;
            VPSS_REG_RegWrite(&(pstReg->VPSS_TUNL_CTRL1.u32), VPSS_TUNL_CTRL1.u32);
            break;
            */

        case VPSS_REG_SD:
            VPSS_TUNL_CTRL1.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL1.u32));
            VPSS_TUNL_CTRL1.bits.vsd_tunl_mode = s32TunlMode;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_TUNL_CTRL1.u32), VPSS_TUNL_CTRL1.u32);
            break;

        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}

/********************************/




/************** Stt_W/R_Addr ******************/

HI_S32 VPSS_REG_SetSttWrAddr(HI_U32 u32AppAddr, HI_U32 u32SttWrAddr)
{

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_STT_W_ADDR), u32SttWrAddr);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetStWrAddr(HI_U32 u32AppAddr, HI_U32 u32Addr)
{
    HI_U32 VPSS_STWADDR;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_STWADDR = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_STWADDR));
    VPSS_STWADDR = u32Addr;
    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_STWADDR), VPSS_STWADDR);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetStRdAddr(HI_U32 u32AppAddr, HI_U32 u32Addr)
{
    HI_U32 VPSS_STRADDR;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_STRADDR = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_STRADDR));
    VPSS_STRADDR = u32Addr;
    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_STRADDR), VPSS_STRADDR);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetStStride(HI_U32 u32AppAddr, HI_U32 u32Stride)
{
    U_VPSS_STSTRIDE VPSS_STSTRIDE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_STSTRIDE.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_STSTRIDE.u32));
    VPSS_STSTRIDE.bits.st_stride = u32Stride;
    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_STSTRIDE.u32), VPSS_STSTRIDE.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDeiParaAddr(HI_U32 u32AppAddr, HI_U32 u32ParaPhyAddr)
{
    HI_U32 VPSS_DEI_ADDR;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DEI_ADDR = u32ParaPhyAddr;

    VPSS_REG_RegWrite(&(pstReg->VPSS_DEI_ADDR), VPSS_DEI_ADDR);

    return HI_SUCCESS;

}



/********************************/


/**************PORT  CONFIG******************/

HI_S32 VPSS_REG_SetPortMirrorEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL bMirrorEn)
{

    U_VPSS_VHD0CTRL VPSS_VHD0CTRL;
    U_VPSS_VSDCTRL VPSS_VSDCTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    //U_VPSS_CTRL2 VPSS_CTRL2;

    switch (ePort)
    {
        case VPSS_REG_SD:
            VPSS_VSDCTRL.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_VSDCTRL.u32));
            VPSS_VSDCTRL.bits.vsd_mirror = bMirrorEn;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_VSDCTRL.u32), VPSS_VSDCTRL.u32);
            break;
        case VPSS_REG_HD:
            VPSS_VHD0CTRL.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_VHD0CTRL.u32));
            VPSS_VHD0CTRL.bits.vhd0_mirror = bMirrorEn;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_VHD0CTRL.u32), VPSS_VHD0CTRL.u32);
            break;
            /*
            case VPSS_REG_STR:
            VPSS_STRCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCTRL.u32));
            VPSS_STRCTRL.bits.str_mirror = bMirrorEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCTRL.u32), VPSS_STRCTRL.u32);
            break;
            */
        default:
            VPSS_FATAL("Reg Error\n");
    }

    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetPortFlipEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL bFlipEn)
{

    U_VPSS_VHD0CTRL VPSS_VHD0CTRL;
    U_VPSS_VSDCTRL VPSS_VSDCTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_SD:
            VPSS_VSDCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDCTRL.u32));
            VPSS_VSDCTRL.bits.vsd_flip = bFlipEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDCTRL.u32), VPSS_VSDCTRL.u32);
            break;
        case VPSS_REG_HD:
            VPSS_VHD0CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0CTRL.u32));
            VPSS_VHD0CTRL.bits.vhd0_flip = bFlipEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0CTRL.u32), VPSS_VHD0CTRL.u32);
            break;
            /*
            case VPSS_REG_STR:
            VPSS_STRCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCTRL.u32));
            VPSS_STRCTRL.bits.str_flip = bFlipEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCTRL.u32), VPSS_STRCTRL.u32);
            break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetPortPixBitW(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_DRV_PIXEL_BITWIDTH_E ePixBitW)
{

    U_VPSS_VHD0CTRL VPSS_VHD0CTRL;
    U_VPSS_VSDCTRL VPSS_VSDCTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_SD:
            VPSS_VSDCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDCTRL.u32));
            VPSS_VSDCTRL.bits.vsd_pix_bitw = ePixBitW;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDCTRL.u32), VPSS_VSDCTRL.u32);
            break;
        case VPSS_REG_HD:
            VPSS_VHD0CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0CTRL.u32));
            VPSS_VHD0CTRL.bits.vhd0_pix_bitw = ePixBitW;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0CTRL.u32), VPSS_VHD0CTRL.u32);
            break;
            /*
            case VPSS_REG_STR:
            VPSS_STRCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCTRL.u32));
            VPSS_STRCTRL.bits.str_flip = bFlipEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCTRL.u32), VPSS_STRCTRL.u32);
            break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetPortDitherEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL bDitherEn)
{

    U_VPSS_VHD0CTRL VPSS_VHD0CTRL;
    U_VPSS_VSDCTRL VPSS_VSDCTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_SD:
            VPSS_VSDCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDCTRL.u32));
            VPSS_VSDCTRL.bits.vsd_dither_en = bDitherEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDCTRL.u32), VPSS_VSDCTRL.u32);
            break;
        case VPSS_REG_HD:
            VPSS_VHD0CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0CTRL.u32));
            VPSS_VHD0CTRL.bits.vhd0_dither_en = bDitherEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0CTRL.u32), VPSS_VHD0CTRL.u32);
            break;
            /*
            case VPSS_REG_STR:
            VPSS_STRCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCTRL.u32));
            VPSS_STRCTRL.bits.str_flip = bFlipEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCTRL.u32), VPSS_STRCTRL.u32);
            break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetPortUVInvert(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL bUVInvert)
{

    U_VPSS_VHD0CTRL VPSS_VHD0CTRL;
    U_VPSS_VSDCTRL VPSS_VSDCTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_SD:
            VPSS_VSDCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDCTRL.u32));
            VPSS_VSDCTRL.bits.vsd_uv_invert = bUVInvert;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDCTRL.u32), VPSS_VSDCTRL.u32);
            break;
        case VPSS_REG_HD:
            VPSS_VHD0CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0CTRL.u32));
            VPSS_VHD0CTRL.bits.vhd0_uv_invert = bUVInvert;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0CTRL.u32), VPSS_VHD0CTRL.u32);
            break;
            /*
            case VPSS_REG_STR:
            VPSS_STRCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCTRL.u32));
            VPSS_STRCTRL.bits.str_flip = bFlipEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCTRL.u32), VPSS_STRCTRL.u32);
            break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetPortDitherMode(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, REG_DITHER_MODE_E eDitherMode)
{

    U_VPSS_VHD0CTRL VPSS_VHD0CTRL;
    U_VPSS_VSDCTRL VPSS_VSDCTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_SD:
            VPSS_VSDCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDCTRL.u32));
            VPSS_VSDCTRL.bits.vsd_dither_mode = eDitherMode;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDCTRL.u32), VPSS_VSDCTRL.u32);
            break;
        case VPSS_REG_HD:
            VPSS_VHD0CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0CTRL.u32));
            VPSS_VHD0CTRL.bits.vhd0_dither_mode = eDitherMode;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0CTRL.u32), VPSS_VHD0CTRL.u32);
            break;
            /*
            case VPSS_REG_STR:
            VPSS_STRCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCTRL.u32));
            VPSS_STRCTRL.bits.str_flip = bFlipEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCTRL.u32), VPSS_STRCTRL.u32);
            break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetPortLCmpEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL bLCmpEn)
{

    U_VPSS_VHD0CTRL VPSS_VHD0CTRL;
    //  U_VPSS_VSDCTRL VPSS_VSDCTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
            /*
                case VPSS_REG_SD:
                    VPSS_VSDCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDCTRL.u32));
                    VPSS_VSDCTRL.bits.vsd_dither_en = bDitherEn;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSDCTRL.u32), VPSS_VSDCTRL.u32);
                    break;
                    */
        case VPSS_REG_HD:
            VPSS_VHD0CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0CTRL.u32));
            VPSS_VHD0CTRL.bits.vhd0_lcmp_en = bLCmpEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0CTRL.u32), VPSS_VHD0CTRL.u32);
            break;
            /*
            case VPSS_REG_STR:
            VPSS_STRCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCTRL.u32));
            VPSS_STRCTRL.bits.str_flip = bFlipEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCTRL.u32), VPSS_STRCTRL.u32);
            break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetFrmSize(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32Height, HI_U32 u32Width)
{
    U_VPSS_VHD0SIZE VPSS_VHD0SIZE;
    U_VPSS_VSDSIZE VPSS_VSDSIZE;
    //U_VPSS_STRSIZE VPSS_STRSIZE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0SIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0SIZE.u32));
            VPSS_VHD0SIZE.bits.vhd0_height = u32Height - 1;
            VPSS_VHD0SIZE.bits.vhd0_width = u32Width - 1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0SIZE.u32), VPSS_VHD0SIZE.u32);

            break;

        case VPSS_REG_SD ://SD
            VPSS_VSDSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDSIZE.u32));
            VPSS_VSDSIZE.bits.vsd_height = u32Height - 1;
            VPSS_VSDSIZE.bits.vsd_width = u32Width - 1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDSIZE.u32), VPSS_VSDSIZE.u32);
            break;
            /*
            case VPSS_REG_STR://STR
            VPSS_STRSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRSIZE.u32));
            VPSS_STRSIZE.bits.str_height = u32Height-1;
            VPSS_STRSIZE.bits.str_width = u32Width-1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRSIZE.u32), VPSS_STRSIZE.u32);
            break;
            */
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }
    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetFrmAddr(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32Yaddr, HI_U32 u32Caddr)
{
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    //VPSS_INFO("REG : u32Yaddr :0x%x, u32Caddr : 0x%x \n", u32Yaddr, u32Caddr);
    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0YADDR), u32Yaddr);
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0CADDR), u32Caddr);
            break;
            /*
            case VPSS_REG_STR://STR
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRYADDR), u32Yaddr);
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCADDR), u32Caddr);
            break;
            */
        case VPSS_REG_SD://SD
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDYADDR), u32Yaddr);
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDCADDR), u32Caddr);
            break;
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetFrmStride(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32YStride, HI_U32 u32CStride)
{
    U_VPSS_VHD0STRIDE VPSS_VHD0STRIDE;
    U_VPSS_VSDSTRIDE VPSS_VSDSTRIDE;
    //U_VPSS_STRSTRIDE VPSS_STRSTRIDE;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0STRIDE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0STRIDE.u32));
            VPSS_VHD0STRIDE.bits.vhd0y_stride = u32YStride;
            VPSS_VHD0STRIDE.bits.vhd0c_stride = u32CStride;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0STRIDE.u32), VPSS_VHD0STRIDE.u32);

            break;
            /*
            case VPSS_REG_STR://SD
            VPSS_STRSTRIDE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRSTRIDE.u32));
            VPSS_STRSTRIDE.bits.stry_stride = u32YStride;
            VPSS_STRSTRIDE.bits.strc_stride = u32CStride;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRSTRIDE.u32), VPSS_STRSTRIDE.u32);
            break;
            */
        case VPSS_REG_SD://STR
            VPSS_VSDSTRIDE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDSTRIDE.u32));
            VPSS_VSDSTRIDE.bits.vsdy_stride = u32YStride;
            VPSS_VSDSTRIDE.bits.vsdc_stride = u32CStride;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDSTRIDE.u32), VPSS_VSDSTRIDE.u32);
            break;
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }
    return HI_SUCCESS;
}

/********************************/


/**************IMAGE  CONFIG******************/
HI_S32 VPSS_REG_SetImgPackage(HI_U32 u32AppAddr, REG_FIELDPOS_E ePos, HI_U32 EnPackage)
{

    U_VPSS_REF_CTRL VPSS_REF_CTRL;
    U_VPSS_CUR_CTRL VPSS_CUR_CTRL;
    //    U_VPSS_NXT1_CTRL VPSS_NXT1_CTRL;
    //    U_VPSS_NXT2_CTRL VPSS_NXT2_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePos)
    {
        case LAST_FIELD:
            VPSS_REF_CTRL.u32 = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_REF_CTRL));

            VPSS_REF_CTRL.bits.ref_package422 = EnPackage;

            VPSS_REG_RegWrite((volatile HI_U32 * ) & (pstReg->VPSS_REF_CTRL), VPSS_REF_CTRL.u32 );
            break;

        case CUR_FIELD:
            VPSS_CUR_CTRL.u32 = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_CUR_CTRL));

            VPSS_CUR_CTRL.bits.cur_package422 = EnPackage;

            VPSS_REG_RegWrite((volatile HI_U32 * ) & (pstReg->VPSS_CUR_CTRL), VPSS_CUR_CTRL.u32 );
            break;

        default:
            VPSS_FATAL("FIELD ERROR\n");
    }

    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetImgTile(HI_U32 u32AppAddr, REG_FIELDPOS_E ePos, HI_U32 EnTile)
{

    U_VPSS_REF_CTRL VPSS_REF_CTRL;
    U_VPSS_CUR_CTRL VPSS_CUR_CTRL;
    U_VPSS_NXT1_CTRL VPSS_NXT1_CTRL;
    U_VPSS_NXT2_CTRL VPSS_NXT2_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePos)
    {
        case LAST_FIELD:
            VPSS_REF_CTRL.u32 = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_REF_CTRL.u32));

            VPSS_REF_CTRL.bits.ref_tile_format = EnTile;

            VPSS_REG_RegWrite(&(pstReg->VPSS_REF_CTRL.u32), VPSS_REF_CTRL.u32 );
            break;

        case CUR_FIELD:
            VPSS_CUR_CTRL.u32 = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_CUR_CTRL.u32));

            VPSS_CUR_CTRL.bits.cur_tile_format = EnTile;

            VPSS_REG_RegWrite(&(pstReg->VPSS_CUR_CTRL.u32), VPSS_CUR_CTRL.u32 );
            break;
        case NEXT1_FIELD:
            VPSS_NXT1_CTRL.u32 = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_NXT1_CTRL.u32));

            VPSS_NXT1_CTRL.bits.nxt1_tile_format = EnTile;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1_CTRL.u32), VPSS_NXT1_CTRL.u32 );
            break;
        case NEXT2_FIELD:
            VPSS_NXT2_CTRL.u32 = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_NXT2_CTRL.u32));

            VPSS_NXT2_CTRL.bits.nxt2_tile_format = EnTile;

            VPSS_REG_RegWrite((volatile HI_U32 * ) & (pstReg->VPSS_NXT2_CTRL.u32), VPSS_NXT2_CTRL.u32 );
            break;

        default:
            VPSS_FATAL("FIELD ERROR\n");
    }

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetImgOffset(HI_U32 u32AppAddr, REG_FIELDPOS_E ePos, HI_U32 u32HorOffset, HI_U32 u32VerOffset)
{

    U_VPSS_REF_CTRL VPSS_REF_CTRL;
    U_VPSS_CUR_CTRL VPSS_CUR_CTRL;
    U_VPSS_NXT1_CTRL VPSS_NXT1_CTRL;
    U_VPSS_NXT2_CTRL VPSS_NXT2_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePos)
    {
        case LAST_FIELD:
            VPSS_REF_CTRL.u32 = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_REF_CTRL));

            VPSS_REF_CTRL.bits.ref_ver_offset = u32VerOffset;
            VPSS_REF_CTRL.bits.ref_hor_offset = u32HorOffset;

            VPSS_REG_RegWrite((volatile HI_U32 * ) & (pstReg->VPSS_REF_CTRL), VPSS_REF_CTRL.u32 );
            break;

        case CUR_FIELD:
            VPSS_CUR_CTRL.u32 = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_CUR_CTRL));

            VPSS_CUR_CTRL.bits.cur_ver_offset = u32VerOffset;
            VPSS_CUR_CTRL.bits.cur_hor_offset = u32HorOffset;

            VPSS_REG_RegWrite((volatile HI_U32 * ) & (pstReg->VPSS_CUR_CTRL), VPSS_CUR_CTRL.u32 );
            break;
        case NEXT1_FIELD:
            VPSS_NXT1_CTRL.u32 = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_NXT1_CTRL));

            VPSS_NXT1_CTRL.bits.nxt1_ver_offset = u32VerOffset;
            VPSS_NXT1_CTRL.bits.nxt1_hor_offset = u32HorOffset;

            VPSS_REG_RegWrite((volatile HI_U32 * ) & (pstReg->VPSS_NXT1_CTRL), VPSS_NXT1_CTRL.u32 );
            break;
        case NEXT2_FIELD:
            VPSS_NXT2_CTRL.u32 = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_NXT2_CTRL));

            VPSS_NXT2_CTRL.bits.nxt2_ver_offset = u32VerOffset;
            VPSS_NXT2_CTRL.bits.nxt2_hor_offset = u32HorOffset;

            VPSS_REG_RegWrite((volatile HI_U32 * ) & (pstReg->VPSS_NXT2_CTRL), VPSS_NXT2_CTRL.u32 );
            break;

        default:
            VPSS_FATAL("FIELD ERROR\n");
    }

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetImgAddr(HI_U32 u32AppAddr, REG_FIELDPOS_E ePos, HI_U32 u32Yaddr, HI_U32 u32Cbaddr, HI_U32 u32Craddr)
{
    /*
    HI_U32 VPSS_CURYADDR;
    HI_U32 VPSS_CURCADDR;
    HI_U32 VPSS_CURCRADDR;

    HI_U32 VPSS_LASTYADDR;
    HI_U32 VPSS_LASTCBADDR;
    HI_U32 VPSS_LASTCRADDR;

    HI_U32 VPSS_NEXTYADDR;
    HI_U32 VPSS_NEXTCBADDR;
    HI_U32 VPSS_NEXTCRADDR;
    */
    HI_U32 VPSS_REFYADDR;
    HI_U32 VPSS_REFCADDR;
    HI_U32 VPSS_REFCRADDR;

    HI_U32 VPSS_CURYADDR;
    HI_U32 VPSS_CURCADDR;
    HI_U32 VPSS_CURCRADDR;

    HI_U32 VPSS_NXT1YADDR;
    HI_U32 VPSS_NXT1CADDR;
    HI_U32 VPSS_NXT1CRADDR;

    HI_U32 VPSS_NXT2YADDR;
    HI_U32 VPSS_NXT2CADDR;
    HI_U32 VPSS_NXT2CRADDR;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePos)
    {
        case LAST_FIELD:
            VPSS_REFYADDR = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_REFYADDR));
            VPSS_REFCADDR = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_REFCADDR));
            VPSS_REFCRADDR = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_REFCRADDR));

            VPSS_REFYADDR = u32Yaddr;
            VPSS_REFCADDR = u32Cbaddr;
            VPSS_REFCRADDR = u32Craddr;

            VPSS_REG_RegWrite(&(pstReg->VPSS_REFYADDR), VPSS_REFYADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_REFCADDR), VPSS_REFCADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_REFCRADDR), VPSS_REFCRADDR);
            break;

        case CUR_FIELD:
            VPSS_CURYADDR = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_CURYADDR));
            VPSS_CURCADDR = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_CURCADDR));
            VPSS_CURCRADDR = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_CURCRADDR));

            VPSS_CURYADDR     = u32Yaddr;
            VPSS_CURCADDR  = u32Cbaddr;
            VPSS_CURCRADDR  = u32Craddr;


            VPSS_REG_RegWrite(&(pstReg->VPSS_CURYADDR), VPSS_CURYADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_CURCADDR), VPSS_CURCADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_CURCRADDR), VPSS_CURCRADDR);
            break;
        case NEXT1_FIELD:
            VPSS_NXT1YADDR = VPSS_REG_RegRead(&(pstReg->VPSS_NXT1YADDR));
            VPSS_NXT1CADDR = VPSS_REG_RegRead(&(pstReg->VPSS_NXT1CADDR));
            VPSS_NXT1CRADDR = VPSS_REG_RegRead(&(pstReg->VPSS_NXT1CRADDR));

            VPSS_NXT1YADDR = u32Yaddr;
            VPSS_NXT1CADDR = u32Cbaddr;
            VPSS_NXT1CRADDR = u32Craddr;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1YADDR), VPSS_NXT1YADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1CADDR), VPSS_NXT1CADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1CRADDR), VPSS_NXT1CRADDR);
            break;
        case NEXT2_FIELD:
            VPSS_NXT2YADDR = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_NXT2YADDR));
            VPSS_NXT2CADDR = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_NXT2CADDR));
            VPSS_NXT2CRADDR = VPSS_REG_RegRead((volatile HI_U32 * ) & (pstReg->VPSS_NXT2CRADDR));

            VPSS_NXT2YADDR = u32Yaddr;
            VPSS_NXT2CADDR = u32Cbaddr;
            VPSS_NXT2CRADDR = u32Craddr;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2YADDR), VPSS_NXT2YADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2CADDR), VPSS_NXT2CADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2CRADDR), VPSS_NXT2CRADDR);
            break;

        default:
            VPSS_FATAL("FIELD ERROR\n");
    }

    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetImgAddrLB(HI_U32 u32AppAddr, REG_FIELDPOS_E ePos, HI_U32 u32Yaddr, HI_U32 u32Cbaddr, HI_U32 u32Craddr)
{
    /*
    HI_U32 VPSS_CURYADDR;
    HI_U32 VPSS_CURCADDR;
    HI_U32 VPSS_CURCRADDR;

    HI_U32 VPSS_LASTYADDR;
    HI_U32 VPSS_LASTCBADDR;
    HI_U32 VPSS_LASTCRADDR;

    HI_U32 VPSS_NEXTYADDR;
    HI_U32 VPSS_NEXTCBADDR;
    HI_U32 VPSS_NEXTCRADDR;
    */
    HI_U32 VPSS_REFYADDR_LB;
    HI_U32 VPSS_REFCADDR_LB;
    //    HI_U32 VPSS_REFCRADDR_LB;

    HI_U32 VPSS_CURYADDR_LB;
    HI_U32 VPSS_CURCADDR_LB;
    //    HI_U32 VPSS_CURCRADDR_LB;

    HI_U32 VPSS_NXT1YADDR_LB;
    HI_U32 VPSS_NXT1CADDR_LB;
    //    HI_U32 VPSS_NXT1CRADDR_LB;

    HI_U32 VPSS_NXT2YADDR_LB;
    HI_U32 VPSS_NXT2CADDR_LB;
    //    HI_U32 VPSS_NXT2CRADDR_LB;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePos)
    {
        case LAST_FIELD:
            VPSS_REFYADDR_LB = VPSS_REG_RegRead(&(pstReg->VPSS_REFYADDR_LB));
            VPSS_REFCADDR_LB = VPSS_REG_RegRead(&(pstReg->VPSS_REFCADDR_LB));

            VPSS_REFYADDR_LB = u32Yaddr;
            VPSS_REFCADDR_LB = u32Cbaddr;

            VPSS_REG_RegWrite(&(pstReg->VPSS_REFYADDR_LB), VPSS_REFYADDR_LB);
            VPSS_REG_RegWrite(&(pstReg->VPSS_REFCADDR_LB), VPSS_REFCADDR_LB);
            break;

        case CUR_FIELD:
            VPSS_CURYADDR_LB = VPSS_REG_RegRead(&(pstReg->VPSS_CURYADDR_LB));
            VPSS_CURCADDR_LB = VPSS_REG_RegRead(&(pstReg->VPSS_CURCADDR_LB));

            VPSS_CURYADDR_LB     = u32Yaddr;
            VPSS_CURCADDR_LB  = u32Cbaddr;


            VPSS_REG_RegWrite(&(pstReg->VPSS_CURYADDR_LB), VPSS_CURYADDR_LB);
            VPSS_REG_RegWrite(&(pstReg->VPSS_CURCADDR_LB), VPSS_CURCADDR_LB);
            break;
        case NEXT1_FIELD:
            VPSS_NXT1YADDR_LB = VPSS_REG_RegRead(&(pstReg->VPSS_NXT1YADDR_LB));
            VPSS_NXT1CADDR_LB = VPSS_REG_RegRead(&(pstReg->VPSS_NXT1CADDR_LB));

            VPSS_NXT1YADDR_LB = u32Yaddr;
            VPSS_NXT1CADDR_LB = u32Cbaddr;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1YADDR_LB), VPSS_NXT1YADDR_LB);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1CADDR_LB), VPSS_NXT1CADDR_LB);
            break;
        case NEXT2_FIELD:
            VPSS_NXT2YADDR_LB = VPSS_REG_RegRead(&(pstReg->VPSS_NXT2YADDR_LB));
            VPSS_NXT2CADDR_LB = VPSS_REG_RegRead(&(pstReg->VPSS_NXT2CADDR_LB));

            VPSS_NXT2YADDR_LB = u32Yaddr;
            VPSS_NXT2CADDR_LB = u32Cbaddr;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2YADDR_LB), VPSS_NXT2YADDR_LB);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2CADDR_LB), VPSS_NXT2CADDR_LB);
            break;

        default:
            VPSS_FATAL("FIELD ERROR\n");
    }

    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetImgStride(HI_U32 u32AppAddr, REG_FIELDPOS_E ePos, HI_U32 u32YStride, HI_U32 u32CStride)
{
    U_VPSS_CURSTRIDE    VPSS_CURSTRIDE;
    U_VPSS_REFSTRIDE    VPSS_REFSTRIDE;//U_VPSS_LASTSTRIDE VPSS_LASTSTRIDE;
    U_VPSS_NXT1STRIDE   VPSS_NXT1STRIDE;//U_VPSS_NEXTSTRIDE VPSS_NEXTSTRIDE;
    U_VPSS_NXT2STRIDE   VPSS_NXT2STRIDE;

    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32AppAddr;
    switch (ePos)
    {
        case LAST_FIELD:
            VPSS_REFSTRIDE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_REFSTRIDE.u32));

            VPSS_REFSTRIDE.bits.refy_stride = u32YStride;
            VPSS_REFSTRIDE.bits.refc_stride = u32CStride;

            VPSS_REG_RegWrite(&(pstReg->VPSS_REFSTRIDE.u32), VPSS_REFSTRIDE.u32);
            break;
        case CUR_FIELD:
            VPSS_CURSTRIDE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CURSTRIDE.u32));

            VPSS_CURSTRIDE.bits.cury_stride = u32YStride;
            VPSS_CURSTRIDE.bits.curc_stride = u32CStride;

            VPSS_REG_RegWrite(&(pstReg->VPSS_CURSTRIDE.u32), VPSS_CURSTRIDE.u32);
            break;
        case NEXT1_FIELD:
            VPSS_NXT1STRIDE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_NXT1STRIDE.u32));

            VPSS_NXT1STRIDE.bits.nxt1y_stride = u32YStride;
            VPSS_NXT1STRIDE.bits.nxt1c_stride = u32CStride;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1STRIDE.u32), VPSS_NXT1STRIDE.u32);
            break;
        case NEXT2_FIELD:
            VPSS_NXT2STRIDE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_NXT2STRIDE.u32));

            VPSS_NXT2STRIDE.bits.nxt2y_stride = u32YStride;
            VPSS_NXT2STRIDE.bits.nxt2c_stride = u32CStride;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2STRIDE.u32), VPSS_NXT2STRIDE.u32);
            break;
        default:
            VPSS_FATAL("REG ERROR\n");
    }
    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetImgStrideLB(HI_U32 u32AppAddr, REG_FIELDPOS_E ePos, HI_U32 u32YStride, HI_U32 u32CStride)
{
    U_VPSS_CURSTRIDE_LB    VPSS_CURSTRIDE_LB;
    U_VPSS_REFSTRIDE_LB    VPSS_REFSTRIDE_LB;//U_VPSS_LASTSTRIDE VPSS_LASTSTRIDE;
    U_VPSS_NXT1STRIDE_LB   VPSS_NXT1STRIDE_LB;//U_VPSS_NEXTSTRIDE VPSS_NEXTSTRIDE;
    U_VPSS_NXT2STRIDE_LB   VPSS_NXT2STRIDE_LB;

    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32AppAddr;
    switch (ePos)
    {
        case LAST_FIELD:
            VPSS_REFSTRIDE_LB.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_REFSTRIDE_LB.u32));

            VPSS_REFSTRIDE_LB.bits.refy_stride_lb = u32YStride;
            VPSS_REFSTRIDE_LB.bits.refc_stride_lb = u32CStride;

            VPSS_REG_RegWrite(&(pstReg->VPSS_REFSTRIDE_LB.u32), VPSS_REFSTRIDE_LB.u32);
            break;
        case CUR_FIELD:
            VPSS_CURSTRIDE_LB.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CURSTRIDE_LB.u32));

            VPSS_CURSTRIDE_LB.bits.cury_stride_lb = u32YStride;
            VPSS_CURSTRIDE_LB.bits.curc_stride_lb = u32CStride;

            VPSS_REG_RegWrite(&(pstReg->VPSS_CURSTRIDE_LB.u32), VPSS_CURSTRIDE_LB.u32);
            break;
        case NEXT1_FIELD:
            VPSS_NXT1STRIDE_LB.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_NXT1STRIDE_LB.u32));

            VPSS_NXT1STRIDE_LB.bits.nxt1y_stride_lb = u32YStride;
            VPSS_NXT1STRIDE_LB.bits.nxt1c_stride_lb = u32CStride;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1STRIDE_LB.u32), VPSS_NXT1STRIDE_LB.u32);
            break;
        case NEXT2_FIELD:
            VPSS_NXT2STRIDE_LB.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_NXT2STRIDE_LB.u32));

            VPSS_NXT2STRIDE_LB.bits.nxt2y_stride_lb = u32YStride;
            VPSS_NXT2STRIDE_LB.bits.nxt2c_stride_lb = u32CStride;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2STRIDE_LB.u32), VPSS_NXT2STRIDE_LB.u32);
            break;
        default:
            VPSS_FATAL("REG ERROR\n");
    }
    return HI_SUCCESS;
}

/**************MAC  CONFIG******************/
HI_S32 VPSS_REG_SetAxiID(HI_U32 u32AppAddr, REG_AXI_CHN_E eChn, HI_U32 u32AxiID)
{
    U_VPSS_AXIID  VPSS_AXIID;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (eChn)
    {
        case REG_AXI_AR:
            VPSS_AXIID.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_AXIID.u32));
            VPSS_AXIID.bits.arid_cfg0 = u32AxiID;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_AXIID.u32), VPSS_AXIID.u32);
            break;

        case REG_AXI_AW:
            VPSS_AXIID.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_AXIID.u32));
            VPSS_AXIID.bits.awid_cfg0 = u32AxiID;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_AXIID.u32), VPSS_AXIID.u32);
            break;

        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetAxiRID(HI_U32 u32AppAddr, REG_AXI_RID_CHN_E eChn, HI_U32 u32AxiRID)
{
    U_VPSS_AXI_RID0  VPSS_AXI_RID0;
    U_VPSS_AXI_RID1  VPSS_AXI_RID1;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (eChn)
    {
        case REG_NX2C_RID:
            VPSS_AXI_RID0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32));
            VPSS_AXI_RID0.bits.nx2c_rid = u32AxiRID;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32), VPSS_AXI_RID0.u32);
            break;
        case REG_NX2Y_RID:
            VPSS_AXI_RID0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32));
            VPSS_AXI_RID0.bits.nx2y_rid = u32AxiRID;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32), VPSS_AXI_RID0.u32);
            break;
        case REG_NX1C_RID:
            VPSS_AXI_RID0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32));
            VPSS_AXI_RID0.bits.nx1c_rid = u32AxiRID;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32), VPSS_AXI_RID0.u32);
            break;
        case REG_NX1Y_RID:
            VPSS_AXI_RID0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32));
            VPSS_AXI_RID0.bits.nx1y_rid = u32AxiRID;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32), VPSS_AXI_RID0.u32);
            break;
        case REG_REFC_RID:
            VPSS_AXI_RID0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32));
            VPSS_AXI_RID0.bits.refc_rid = u32AxiRID;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32), VPSS_AXI_RID0.u32);
            break;
        case REG_REFY_RID:
            VPSS_AXI_RID0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32));
            VPSS_AXI_RID0.bits.refy_rid = u32AxiRID;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32), VPSS_AXI_RID0.u32);
            break;
        case REG_CURC_RID:
            VPSS_AXI_RID0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32));
            VPSS_AXI_RID0.bits.curc_rid = u32AxiRID;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32), VPSS_AXI_RID0.u32);
            break;
        case REG_CURY_RID:
            VPSS_AXI_RID0.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32));
            VPSS_AXI_RID0.bits.cury_rid = u32AxiRID;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID0.u32), VPSS_AXI_RID0.u32);
            break;
        case REG_CAS_RID:
            VPSS_AXI_RID1.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID1.u32));
            VPSS_AXI_RID1.bits.cas_rid = u32AxiRID;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID1.u32), VPSS_AXI_RID1.u32);
            break;
        case REG_RST_RID:
            VPSS_AXI_RID1.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID1.u32));
            VPSS_AXI_RID1.bits.rst_rid = u32AxiRID;
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_AXI_RID1.u32), VPSS_AXI_RID1.u32);
            break;
        default:
            VPSS_FATAL("Reg Error\n");
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetNodeID(HI_U32 u32AppAddr, HI_U32 u32NodeID)
{
    HI_U32 VPSS_NODEID;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_NODEID = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_NODEID));
    VPSS_NODEID = u32NodeID;
    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_NODEID), VPSS_NODEID);

    return HI_SUCCESS;
}


/**************DNR  CONFIG******************/



HI_S32 VPSS_REG_SetDnrInfo(HI_U32 u32AppAddr, HI_U32  u32Rcnt, HI_U32  u32Bcnt, HI_U32  u32MaxGrad, HI_U32  u32Cntrst8)
{
    U_VPSS_DNR_INFO VPSS_DNR_INFO;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DNR_INFO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DNR_INFO.u32));
    VPSS_DNR_INFO.bits.thdcntrst8 = u32Cntrst8;
    VPSS_DNR_INFO.bits.thdmaxgrad = u32MaxGrad;
    VPSS_DNR_INFO.bits.thrintlcnt = u32Rcnt;
    VPSS_DNR_INFO.bits.thrintlcolcnt = u32Bcnt;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DNR_INFO.u32), VPSS_DNR_INFO.u32);
    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetDNREn(HI_U32 u32AppAddr, HI_BOOL  bEnDR)
{
    U_VPSS_CTRL VPSS_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.dnr_en = bEnDR;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetDNRDemoEn(HI_U32 u32AppAddr, HI_BOOL  bEnDRDemo)
{
    U_VPSS_DR_CFG1 VPSS_DR_CFG1;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DR_CFG1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DR_CFG1.u32));
    VPSS_DR_CFG1.bits.dr_demo_en = bEnDRDemo;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DR_CFG1.u32), VPSS_DR_CFG1.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDNRPara(HI_U32 u32AppAddr, HI_S32  s32FlatThd, HI_S32  s32SimiThd,
                           HI_S32 s32AlphaScale, HI_S32 s32BetaScale)
{
    U_VPSS_DR_CFG0 VPSS_DR_CFG0;
    U_VPSS_DR_CFG1 VPSS_DR_CFG1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DR_CFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DR_CFG0.u32));
    VPSS_DR_CFG0.bits.drthrflat3x3zone = s32FlatThd;
    VPSS_DR_CFG0.bits.drthrmaxsimilarpixdiff = s32SimiThd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DR_CFG0.u32), VPSS_DR_CFG0.u32);

    VPSS_DR_CFG1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DR_CFG1.u32));
    VPSS_DR_CFG1.bits.dralphascale = s32AlphaScale;
    VPSS_DR_CFG1.bits.drbetascale = s32BetaScale;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DR_CFG1.u32), VPSS_DR_CFG1.u32);
    return HI_SUCCESS;

}

/**************STREAM DETECTOR  CONFIG******************/

HI_VOID VPSS_REG_SetDetEn(HI_U32 u32AppAddr, HI_BOOL bEnable)
{

    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead((volatile HI_U32 *) & (pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.str_det_en = bEnable;
    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    //  VPSS_FATAL("not suport VPSS_REG_SetDetEn!\n");
    return;
}


HI_VOID VPSS_REG_SetDetMode(HI_U32 u32AppAddr, HI_U32 u32Mode)
{
    U_STR_DET_VIDCTRL STR_DET_VIDCTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    STR_DET_VIDCTRL.u32 = VPSS_REG_RegRead(&(pstReg->STR_DET_VIDCTRL.u32));
    STR_DET_VIDCTRL.bits.vid_mode = u32Mode;
    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->STR_DET_VIDCTRL.u32), STR_DET_VIDCTRL.u32);

    return;
}
HI_VOID VPSS_REG_SetDetBlk(HI_U32 u32AppAddr, HI_U32 blk_id, HI_U32 *pu32Addr)
{
    U_STR_DET_VIDBLKPOS0_1 STR_DET_VIDBLKPOS0_1;
    U_STR_DET_VIDBLKPOS2_3 STR_DET_VIDBLKPOS2_3;
    U_STR_DET_VIDBLKPOS4_5 STR_DET_VIDBLKPOS4_5;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    switch (blk_id)
    {
        case 0:
        {
            STR_DET_VIDBLKPOS0_1.u32 = VPSS_REG_RegRead(&(pstReg->STR_DET_VIDBLKPOS0_1.u32));

            STR_DET_VIDBLKPOS0_1.bits.blk0_xlpos = pu32Addr[0];
            STR_DET_VIDBLKPOS0_1.bits.blk0_ylpos = pu32Addr[1];

            VPSS_REG_RegWrite(&(pstReg->STR_DET_VIDBLKPOS0_1.u32), STR_DET_VIDBLKPOS0_1.u32);
            break;
        }
        case 1:
        {
            STR_DET_VIDBLKPOS0_1.u32 = VPSS_REG_RegRead(&(pstReg->STR_DET_VIDBLKPOS0_1.u32));

            STR_DET_VIDBLKPOS0_1.bits.blk1_xlpos = pu32Addr[0];
            STR_DET_VIDBLKPOS0_1.bits.blk1_ylpos = pu32Addr[1];

            VPSS_REG_RegWrite(&(pstReg->STR_DET_VIDBLKPOS0_1.u32), STR_DET_VIDBLKPOS0_1.u32);

            break;
        }
        case 2:
        {
            STR_DET_VIDBLKPOS2_3.u32 = VPSS_REG_RegRead(&(pstReg->STR_DET_VIDBLKPOS2_3.u32));

            STR_DET_VIDBLKPOS2_3.bits.blk2_xlpos = pu32Addr[0];
            STR_DET_VIDBLKPOS2_3.bits.blk2_ylpos = pu32Addr[1];

            VPSS_REG_RegWrite(&(pstReg->STR_DET_VIDBLKPOS2_3.u32), STR_DET_VIDBLKPOS2_3.u32);
            break;
        }
        case 3:
        {
            STR_DET_VIDBLKPOS2_3.u32 = VPSS_REG_RegRead(&(pstReg->STR_DET_VIDBLKPOS2_3.u32));

            STR_DET_VIDBLKPOS2_3.bits.blk3_xlpos = pu32Addr[0];
            STR_DET_VIDBLKPOS2_3.bits.blk3_ylpos = pu32Addr[1];

            VPSS_REG_RegWrite(&(pstReg->STR_DET_VIDBLKPOS2_3.u32), STR_DET_VIDBLKPOS2_3.u32);

            break;
        }
        case 4:
        {
            STR_DET_VIDBLKPOS4_5.u32 = VPSS_REG_RegRead(&(pstReg->STR_DET_VIDBLKPOS4_5.u32));

            STR_DET_VIDBLKPOS4_5.bits.blk4_xlpos = pu32Addr[0];
            STR_DET_VIDBLKPOS4_5.bits.blk4_ylpos = pu32Addr[1];

            VPSS_REG_RegWrite(&(pstReg->STR_DET_VIDBLKPOS4_5.u32), STR_DET_VIDBLKPOS4_5.u32);
            break;
        }
        case 5:
        {
            STR_DET_VIDBLKPOS4_5.u32 = VPSS_REG_RegRead(&(pstReg->STR_DET_VIDBLKPOS4_5.u32));

            STR_DET_VIDBLKPOS4_5.bits.blk5_xlpos = pu32Addr[0];
            STR_DET_VIDBLKPOS4_5.bits.blk5_ylpos = pu32Addr[1];

            VPSS_REG_RegWrite(&(pstReg->STR_DET_VIDBLKPOS4_5.u32), STR_DET_VIDBLKPOS4_5.u32);

            break;
        }

        default:
        {
            VPSS_FATAL("Error! Wrong Vou_SetViDetBlk() ID Select\n");
            return ;
        }
    }

    return ;

}



/**************LBA  CONFIG******************/
HI_S32 VPSS_REG_SetLBAEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL bEnLba)
{
    U_VPSS_CTRL3 VPSS_CTRL3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_CTRL3.bits.vhd0_lba_en = bEnLba;
            break;

        case VPSS_REG_SD:
            VPSS_CTRL3.bits.vsd_lba_en = bEnLba;
            break;
            /*
            case VPSS_REG_STR:
                VPSS_CTRL3.bits.str_lba_en = bEnLba;
                break;
                */
        default:
            VPSS_FATAL("\nReg Error\n");
            return HI_FAILURE;
    }
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetLBABg(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32Color, HI_U32 u32Alpha)
{
    U_VPSS_VSDLBA_BK VPSS_VSDLBA_BK;
    U_VPSS_VHD0LBA_BK VPSS_VHD0LBA_BK;
    /*
    U_VPSS_STRLBA_BK VPSS_STRLBA_BK;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0LBA_BK.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0LBA_BK.u32));
            //    VPSS_VHD0LBA_BK.bits.vbk_alpha = u32Alpha;
            VPSS_VHD0LBA_BK.bits.vbk_y = (u32Color & 0x3fd00000) >> 20;
            VPSS_VHD0LBA_BK.bits.vbk_cb = (u32Color & 0xf7c00) >> 10;
            VPSS_VHD0LBA_BK.bits.vbk_cr = u32Color & 0x3ff;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0LBA_BK.u32), VPSS_VHD0LBA_BK.u32);
            break;
        case VPSS_REG_SD:
            VPSS_VSDLBA_BK.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDLBA_BK.u32));
            //    VPSS_VSDLBA_BK.bits.vbk_alpha = u32Alpha;
            VPSS_VSDLBA_BK.bits.vbk_y = (u32Color & 0x3fd00000) >> 20;
            VPSS_VSDLBA_BK.bits.vbk_cb = (u32Color & 0xf7c00) >> 10;
            VPSS_VSDLBA_BK.bits.vbk_cr = u32Color & 0x3ff;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDLBA_BK.u32), VPSS_VSDLBA_BK.u32);
            break;
            /*
            case VPSS_REG_STR:
            VPSS_STRLBA_BK.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRLBA_BK.u32));
            VPSS_STRLBA_BK.bits.vbk_alpha = u32Alpha;
            VPSS_STRLBA_BK.bits.vbk_y = (u32Color & 0xff0000) >> 16;
            VPSS_STRLBA_BK.bits.vbk_cb = (u32Color & 0xff00) >> 8;
            VPSS_STRLBA_BK.bits.vbk_cr = u32Color & 0xff;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRLBA_BK.u32), VPSS_STRLBA_BK.u32);
            break;

            */
        default:
            VPSS_FATAL("Reg Error\n");
            return HI_FAILURE;
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetLBADispPos(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32XFPos, HI_U32 u32YFPos,
                              HI_U32 u32Height, HI_U32 u32Width)
{
    VPSS_REG_S *pstReg;
    //U_VPSS_VSDLBA_DFPOS VPSS_VSDLBA_DFPOS;
    U_VPSS_VSDLBA_DSIZE VPSS_VSDLBA_DSIZE;

    //U_VPSS_VHDLBA_DFPOS VPSS_VHDLBA_DFPOS;
    U_VPSS_VHD0LBA_DSIZE VPSS_VHD0LBA_DSIZE;
    /*
    U_VPSS_STRLBA_DFPOS VPSS_STRLBA_DFPOS;
    U_VPSS_STRLBA_DSIZE VPSS_STRLBA_DSIZE;
    */
    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            //VPSS_VHDLBA_DFPOS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDLBA_DFPOS.u32));
            VPSS_VHD0LBA_DSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0LBA_DSIZE.u32));

            //VPSS_VHDLBA_DFPOS.bits.disp_xfpos = u32XFPos;
            //VPSS_VHDLBA_DFPOS.bits.disp_yfpos = u32YFPos;

            VPSS_VHD0LBA_DSIZE.bits.vhd0_lba_width = u32Width - 1;
            VPSS_VHD0LBA_DSIZE.bits.vhd0_lba_height = u32Height - 1;

            //VPSS_REG_RegWrite(&(pstReg->VPSS_VHDLBA_DFPOS.u32), VPSS_VHDLBA_DFPOS.u32);
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0LBA_DSIZE.u32), VPSS_VHD0LBA_DSIZE.u32);

            break;
        case VPSS_REG_SD:
            //VPSS_VSDLBA_DFPOS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDLBA_DFPOS.u32));
            VPSS_VSDLBA_DSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDLBA_DSIZE.u32));

            //VPSS_VSDLBA_DFPOS.bits.disp_xfpos = u32XFPos;
            //VPSS_VSDLBA_DFPOS.bits.disp_yfpos = u32YFPos;

            VPSS_VSDLBA_DSIZE.bits.vsd_lba_width = u32Width - 1;
            VPSS_VSDLBA_DSIZE.bits.vsd_lba_height = u32Height - 1;

            //VPSS_REG_RegWrite(&(pstReg->VPSS_VSDLBA_DFPOS.u32), VPSS_VSDLBA_DFPOS.u32);
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDLBA_DSIZE.u32), VPSS_VSDLBA_DSIZE.u32);
            break;
            /*
            case VPSS_REG_STR:
            VPSS_STRLBA_DFPOS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRLBA_DFPOS.u32));
            VPSS_STRLBA_DSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRLBA_DSIZE.u32));

            VPSS_STRLBA_DFPOS.bits.disp_xfpos = u32XFPos;
            VPSS_STRLBA_DFPOS.bits.disp_yfpos = u32YFPos;

            VPSS_STRLBA_DSIZE.bits.disp_width = u32Width -1;
            VPSS_STRLBA_DSIZE.bits.disp_height = u32Height -1;

            VPSS_REG_RegWrite(&(pstReg->VPSS_STRLBA_DFPOS.u32), VPSS_STRLBA_DFPOS.u32);
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRLBA_DSIZE.u32), VPSS_STRLBA_DSIZE.u32);
            break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetLBAVidPos(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32XFPos, HI_U32 u32YFPos,
                             HI_U32 u32Height, HI_U32 u32Width)
{
    U_VPSS_VSDLBA_VFPOS VPSS_VSDLBA_VFPOS;
    //U_VPSS_VSDLBA_VSIZE  VPSS_VSDLBA_VSIZE;

    U_VPSS_VHD0LBA_VFPOS VPSS_VHD0LBA_VFPOS;
    //U_VPSS_VHDLBA_VSIZE  VPSS_VHDLBA_VSIZE;
    /*
    U_VPSS_STRLBA_VFPOS VPSS_STRLBA_VFPOS;
    U_VPSS_STRLBA_VSIZE  VPSS_STRLBA_VSIZE;
        */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0LBA_VFPOS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0LBA_VFPOS.u32));
            //VPSS_VHDLBA_VSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDLBA_VSIZE.u32));

            VPSS_VHD0LBA_VFPOS.bits.vhd0_lba_xfpos = u32XFPos;
            VPSS_VHD0LBA_VFPOS.bits.vhd0_lba_yfpos = u32YFPos;
            //VPSS_VHDLBA_VSIZE.bits.video_width =  u32Width -1;
            //VPSS_VHDLBA_VSIZE.bits.video_height = u32Height - 1;


            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0LBA_VFPOS.u32), VPSS_VHD0LBA_VFPOS.u32);
            //VPSS_REG_RegWrite(&(pstReg->VPSS_VHDLBA_VSIZE.u32), VPSS_VHDLBA_VSIZE.u32);
            break;
        case VPSS_REG_SD:
            VPSS_VSDLBA_VFPOS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDLBA_VFPOS.u32));
            //VPSS_VSDLBA_VSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDLBA_VSIZE.u32));

            VPSS_VSDLBA_VFPOS.bits.vsd_lba_xfpos = u32XFPos;
            VPSS_VSDLBA_VFPOS.bits.vsd_lba_yfpos = u32YFPos;
            //VPSS_VSDLBA_VSIZE.bits.video_width = u32Width -1;
            //VPSS_VSDLBA_VSIZE.bits.video_height = u32Height- 1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDLBA_VFPOS.u32), VPSS_VSDLBA_VFPOS.u32);
            //VPSS_REG_RegWrite(&(pstReg->VPSS_VSDLBA_VSIZE.u32), VPSS_VSDLBA_VSIZE.u32);
            break;
            /*
            case VPSS_REG_STR:
            VPSS_STRLBA_VFPOS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRLBA_VFPOS.u32));
            VPSS_STRLBA_VSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRLBA_VSIZE.u32));

            VPSS_STRLBA_VFPOS.bits.video_xfpos = u32XFPos;
            VPSS_STRLBA_VFPOS.bits.video_yfpos = u32YFPos;
            VPSS_STRLBA_VSIZE.bits.video_width = u32Width -1;
            VPSS_STRLBA_VSIZE.bits.video_height = u32Height -1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRLBA_VFPOS.u32), VPSS_STRLBA_VFPOS.u32);
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRLBA_VSIZE.u32), VPSS_STRLBA_VSIZE.u32);
            break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;

}



/**************LBA  CONFIG******************/


HI_S32 VPSS_REG_SetOutCropVidPos(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort,
                                 HI_U32 u32XFPos, HI_U32 u32YFPos,
                                 HI_U32 u32Height, HI_U32 u32Width)
{
    U_VPSS_VHD0CROP_POS VPSS_VHD0CROP_POS;
    U_VPSS_VHD0CROP_SIZE  VPSS_VHD0CROP_SIZE;
    U_VPSS_VSDCROP_POS VPSS_VSDCROP_POS;
    U_VPSS_VSDCROP_SIZE  VPSS_VSDCROP_SIZE;

    /*
    U_VPSS_STRCROP_POS VPSS_STRCROP_POS;
    U_VPSS_STRCROP_SIZE  VPSS_STRCROP_SIZE;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0CROP_POS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0CROP_POS.u32));
            VPSS_VHD0CROP_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0CROP_SIZE.u32));

            VPSS_VHD0CROP_POS.bits.vhd0_crop_x = u32XFPos;
            VPSS_VHD0CROP_POS.bits.vhd0_crop_y = u32YFPos;

            VPSS_VHD0CROP_SIZE.bits.vhd0_crop_width =  u32Width - 1;
            VPSS_VHD0CROP_SIZE.bits.vhd0_crop_height = u32Height - 1;

            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0CROP_POS.u32), VPSS_VHD0CROP_POS.u32);
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0CROP_SIZE.u32), VPSS_VHD0CROP_SIZE.u32);
            break;
        case VPSS_REG_SD:
            VPSS_VSDCROP_POS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDCROP_POS.u32));
            VPSS_VSDCROP_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDCROP_SIZE.u32));

            VPSS_VSDCROP_POS.bits.vsd_crop_x = u32XFPos;
            VPSS_VSDCROP_POS.bits.vsd_crop_y = u32YFPos;

            VPSS_VSDCROP_SIZE.bits.vsd_crop_width =  u32Width - 1;
            VPSS_VSDCROP_SIZE.bits.vsd_crop_height = u32Height - 1;


            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDCROP_POS.u32), VPSS_VSDCROP_POS.u32);
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSDCROP_SIZE.u32), VPSS_VSDCROP_SIZE.u32);
            break;

            /*
            case VPSS_REG_STR:
                VPSS_STRCROP_POS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCROP_POS.u32));
                VPSS_STRCROP_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCROP_SIZE.u32));

                VPSS_STRCROP_POS.bits.str_crop_x = u32XFPos;
                VPSS_STRCROP_POS.bits.str_crop_y = u32YFPos;
                VPSS_STRCROP_SIZE.bits.str_crop_en = HI_TRUE;
                VPSS_STRCROP_SIZE.bits.str_crop_width =  u32Width -1;
                VPSS_STRCROP_SIZE.bits.str_crop_height = u32Height - 1;


                VPSS_REG_RegWrite(&(pstReg->VPSS_STRCROP_POS.u32), VPSS_STRCROP_POS.u32);
                VPSS_REG_RegWrite(&(pstReg->VPSS_STRCROP_SIZE.u32), VPSS_STRCROP_SIZE.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;

}

HI_S32 VPSS_REG_SetInCropEn(HI_U32 u32AppAddr, HI_BOOL bInCropEn)
{
    U_VPSS_CTRL3 VPSS_CTRL3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
    VPSS_CTRL3.bits.in_crop_en = bInCropEn;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetInCropPos(HI_U32 u32AppAddr, HI_U32 u32InCropY, HI_U32 u32InCropX)
{
    U_VPSS_INCROP_POS VPSS_INCROP_POS;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_INCROP_POS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_INCROP_POS.u32));
    VPSS_INCROP_POS.bits.in_crop_y = u32InCropY - 1;
    VPSS_INCROP_POS.bits.in_crop_x  = u32InCropX - 1;
    VPSS_REG_RegWrite(&(pstReg->VPSS_INCROP_POS.u32), VPSS_INCROP_POS.u32);

    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetInCropSize(HI_U32 u32AppAddr, HI_U32 u32InCropHeight, HI_U32 u32InCropWidth)
{
    U_VPSS_INCROP_SIZE VPSS_INCROP_SIZE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_INCROP_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_INCROP_SIZE.u32));
    VPSS_INCROP_SIZE.bits.in_crop_height = u32InCropHeight - 1;
    VPSS_INCROP_SIZE.bits.in_crop_width  = u32InCropWidth - 1;
    VPSS_REG_RegWrite(&(pstReg->VPSS_INCROP_SIZE.u32), VPSS_INCROP_SIZE.u32);

    return HI_SUCCESS;
}


/********************************/
HI_S32 VPSS_REG_SetImgSize(HI_U32 u32AppAddr, HI_U32 u32Width , HI_U32 u32Height, HI_BOOL bProgressive)
{
    U_VPSS_IMGSIZE VPSS_IMGSIZE;
    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_IMGSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_IMGSIZE.u32));
    //Frame High not filed High
    VPSS_IMGSIZE.bits.imgheight = u32Height - 1;
    VPSS_IMGSIZE.bits.imgwidth = u32Width - 1;

    VPSS_REG_RegWrite(&(pstReg->VPSS_IMGSIZE.u32), VPSS_IMGSIZE.u32);
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetPortCropEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL bPortCropEn)
{
    U_VPSS_CTRL3 VPSS_CTRL3;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_SD:
            VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
            VPSS_CTRL3.bits.vsd_crop_en = bPortCropEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);
            break;
        case VPSS_REG_HD:
            VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
            VPSS_CTRL3.bits.vhd0_crop_en = bPortCropEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);
            break;
            /*
            case VPSS_REG_STR:
            VPSS_STRCROP_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCROP_SIZE.u32));
            VPSS_STRCROP_SIZE.bits.str_crop_en = bPortCropEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCROP_SIZE.u32), VPSS_STRCROP_SIZE.u32);
            break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetPreHfirEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL bHfirEn)
{
    U_VPSS_CTRL3 VPSS_CTRL3;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_SD:

            VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
            VPSS_CTRL3.bits.vsd_pre_hfir_en = bHfirEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);

            break;
        case VPSS_REG_HD:
            VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
            VPSS_CTRL3.bits.vhd0_pre_hfir_en = bHfirEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetPreHfirMode(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32HfirMode)
{
    U_VPSS_CTRL3 VPSS_CTRL3;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_SD:

            VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
            VPSS_CTRL3.bits.vsd_pre_hfir_mode = u32HfirMode;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);

            break;
        case VPSS_REG_HD:
            VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
            VPSS_CTRL3.bits.vhd0_pre_hfir_mode = u32HfirMode;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetPreVfirEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL bVfirEn)
{
    U_VPSS_CTRL3 VPSS_CTRL3;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_SD:

            VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
            VPSS_CTRL3.bits.vsd_pre_vfir_en = bVfirEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);

            break;
        case VPSS_REG_HD:
            VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
            VPSS_CTRL3.bits.vhd0_pre_vfir_en = bVfirEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetPreVfirMode(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32VfirMode)
{
    U_VPSS_CTRL3 VPSS_CTRL3;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_SD:
            VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
            VPSS_CTRL3.bits.vsd_pre_vfir_mode = u32VfirMode;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);
            break;
        case VPSS_REG_HD:
            VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
            VPSS_CTRL3.bits.vhd0_pre_vfir_mode = u32VfirMode;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetZmeEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32ZmeEn)
{
    U_VPSS_CTRL3 VPSS_CTRL3;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
            VPSS_CTRL3.bits.zme_vhd0_en = u32ZmeEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);
            break;
        case VPSS_REG_SD:
            VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));
            VPSS_CTRL3.bits.zme_vsd_en = u32ZmeEn;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetUVConvertEn(HI_U32 u32AppAddr, HI_U32 u32EnUV)
{
    U_VPSS_CTRL2 VPSS_CTRL2;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_CTRL2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL2.u32));
    VPSS_CTRL2.bits.uv_invert = u32EnUV;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL2.u32), VPSS_CTRL2.u32);
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetPixBitW(HI_U32 u32AppAddr, HI_DRV_PIXEL_BITWIDTH_E ePixBitW)
{
    U_VPSS_CTRL2 VPSS_CTRL2;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_CTRL2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL2.u32));
    VPSS_CTRL2.bits.in_pix_bitw = ePixBitW;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL2.u32), VPSS_CTRL2.u32);
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetImgFormat(HI_U32 u32AppAddr, HI_DRV_PIX_FORMAT_E eFormat)
{
    U_VPSS_CTRL2 VPSS_CTRL2;
    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_CTRL2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL2.u32));

    switch (eFormat)
    {

        case HI_DRV_PIX_FMT_NV12_TILE:
        case HI_DRV_PIX_FMT_NV21_TILE:
        case HI_DRV_PIX_FMT_NV21_TILE_CMP:
        case HI_DRV_PIX_FMT_NV12_TILE_CMP:

        case HI_DRV_PIX_FMT_NV21:
        case HI_DRV_PIX_FMT_NV12:
        case HI_DRV_PIX_FMT_NV12_CMP:
        case HI_DRV_PIX_FMT_NV21_CMP:
            VPSS_CTRL2.bits.in_format = 0x0;
            break;
            /*
            case HI_DRV_PIX_FMT_NV12_TILE:
            case HI_DRV_PIX_FMT_NV21_TILE:
            case HI_DRV_PIX_FMT_NV21_TILE_CMP:
            case HI_DRV_PIX_FMT_NV12_TILE_CMP:
                VPSS_CTRL2.bits.in_format = 0x1;
                break;
            */
        case HI_DRV_PIX_FMT_NV16_2X1:
        case HI_DRV_PIX_FMT_NV61_2X1:
            VPSS_CTRL2.bits.in_format = 0x1;
            break;
            /*
            case HI_DRV_PIX_FMT_NV16:
            case HI_DRV_PIX_FMT_NV61:
                VPSS_CTRL2.bits.in_format = 0x3;
                break;
            */
        case HI_DRV_PIX_FMT_YUV400:
            VPSS_CTRL2.bits.in_format = 0x4;
            break;
        case HI_DRV_PIX_FMT_YUV_444:
            VPSS_CTRL2.bits.in_format = 0x5;
            break;
        case HI_DRV_PIX_FMT_YUV422_2X1:
            VPSS_CTRL2.bits.in_format = 0x6;
            break;
            /*
            case HI_DRV_PIX_FMT_YUV422_1X2:
                VPSS_CTRL2.bits.in_format = 0x7;
                break;
            */
        case HI_DRV_PIX_FMT_YUV420p:
            VPSS_CTRL2.bits.in_format = 0x8;
            break;
        case HI_DRV_PIX_FMT_YUV411:
            VPSS_CTRL2.bits.in_format = 0x9;
            break;
        case HI_DRV_PIX_FMT_YUV410p:
            VPSS_CTRL2.bits.in_format = 0xa;
            break;
        case HI_DRV_PIX_FMT_YUYV:
            VPSS_CTRL2.bits.in_format = 0xb;
            break;
        case HI_DRV_PIX_FMT_YVYU:
            VPSS_CTRL2.bits.in_format = 0xc;
            break;
        case HI_DRV_PIX_FMT_UYVY:
            VPSS_CTRL2.bits.in_format = 0xd;
            break;
            /*
            case HI_DRV_PIX_FMT_ARGB8888:
                VPSS_CTRL2.bits.in_format = 0xe;
                break;
            case HI_DRV_PIX_FMT_ABGR8888:
                VPSS_CTRL2.bits.in_format = 0xf;
                break;
            case HI_DRV_PIX_FMT_ARGB1555:
                VPSS_CTRL2.bits.in_format = 0x10;
                break;
            case HI_DRV_PIX_FMT_ABGR1555:
                VPSS_CTRL2.bits.in_format = 0x11;
                break;
            case HI_DRV_PIX_FMT_RGB565:
                VPSS_CTRL2.bits.in_format = 0x12;
                break;
            #if 0
            case HI_DRV_PIX_FMT_BGR565:
                VPSS_CTRL2.bits.in_format = 0x13;
                break;
            case HI_DRV_PIX_FMT_YUV400_TILE:
            case HI_DRV_PIX_FMT_YUV400_TILE_CMP:
                VPSS_CTRL2.bits.in_format = 0x14;
                break;
            #endif
            */

        default:
            VPSS_FATAL("REG ERROR %d\n", eFormat);
    }

    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL2.u32), VPSS_CTRL2.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetFrmFormat(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_DRV_PIX_FORMAT_E eFormat)
{
    U_VPSS_CTRL2 VPSS_CTRL2;
    HI_U32 u32Format = 0;
    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (eFormat)
    {
        case HI_DRV_PIX_FMT_NV21:
        case HI_DRV_PIX_FMT_NV12:
        case HI_DRV_PIX_FMT_NV12_CMP:
        case HI_DRV_PIX_FMT_NV21_CMP:
            u32Format = 0x0;
            break;
        case HI_DRV_PIX_FMT_NV61_2X1:
        case HI_DRV_PIX_FMT_NV16_2X1:
        case HI_DRV_PIX_FMT_NV16_2X1_CMP:
        case HI_DRV_PIX_FMT_NV61_2X1_CMP:
            u32Format = 0x1;
            break;
            /*
            case HI_DRV_PIX_FMT_YUYV:
            //case HI_DRV_PIX_FMT_YUYV_CMP:
                u32Format= 0x2;
                break;
            case HI_DRV_PIX_FMT_YVYU:
            //case HI_DRV_PIX_FMT_YVYU_CMP:
                u32Format = 0x3;
                break;
            case HI_DRV_PIX_FMT_UYVY:
            //case HI_DRV_PIX_FMT_UYVY_CMP:
                u32Format= 0x4;
                break;
            case HI_DRV_PIX_FMT_ARGB8888:
            //case HI_DRV_PIX_FMT_ARGB8888_CMP:
                u32Format = 0x5;
                break;
            case HI_DRV_PIX_FMT_ABGR8888:
            //case HI_DRV_PIX_FMT_ABGR8888_CMP:
                u32Format = 0x6;
                break;
            //case HI_DRV_PIX_FMT_KBGR8888:
            //case HI_DRV_PIX_FMT_KBGR8888_CMP:
            //    u32Format = 0x7;
            //    break;
            */
        default:
            VPSS_FATAL("REG ERROR\n");
            return HI_FAILURE;
    }

    VPSS_CTRL2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL2.u32));
    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_CTRL2.bits.vhd0_format = u32Format;

            break;
        case VPSS_REG_SD://SD
            VPSS_CTRL2.bits.vsd_format = u32Format;
            break;
            /*
            case VPSS_REG_SD://STR
                VPSS_CTRL2.bits.vsd_format = u32Format;
                break;
            */
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }

    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL2.u32), VPSS_CTRL2.u32);
    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetImgReadMod(HI_U32 u32AppAddr, HI_BOOL bField)
{
    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.bfield = bField;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);
    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetRotation(HI_U32 u32AppAddr, HI_U32 u32Angle, HI_U32 u32ProMode)
{
    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.rotate_en = 0x1;
    VPSS_CTRL.bits.rotate_angle = u32Angle;
    VPSS_CTRL.bits.img_pro_mode = u32ProMode;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetiGlbEn(HI_U32 u32AppAddr, HI_U32 u32EniGlb)
{
    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));

    VPSS_CTRL.bits.iglb_en = u32EniGlb;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetiFmdEn(HI_U32 u32AppAddr, HI_U32 u32EniFmd)
{
    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));

    VPSS_CTRL.bits.ifmd_en = u32EniFmd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);
    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetProtEn(HI_U32 u32AppAddr, HI_U32 u32Prot)
{
    U_VPSS_CTRL VPSS_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.prot = u32Prot;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetTwoPix(HI_U32 u32AppAddr, HI_U32 u32En2Pix)
{
    U_VPSS_CTRL VPSS_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.two_pix_en = u32En2Pix;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    return HI_SUCCESS;
}




HI_S32 VPSS_REG_SetHspEn(HI_U32 u32AppAddr, HI_U32 u32EnHsp)
{
    U_VPSS_CTRL VPSS_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.hsp_en = u32EnHsp;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetChkSumEn(HI_U32 u32AppAddr, HI_U32 u32EnCSum)
{
    U_VPSS_CTRL VPSS_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.chk_sum_en = u32EnCSum;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    return HI_SUCCESS;
}

/*

HI_S32 VPSS_REG_EnDei(HI_U32 u32AppAddr,HI_BOOL bEnDei)
{
    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.dei_en = bEnDei;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    return HI_SUCCESS;
}
*/
HI_S32 VPSS_REG_SetVc1En(HI_U32 u32AppAddr, HI_U32 u32EnVc1)
{
    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));

    VPSS_CTRL.bits.vc1_en = u32EnVc1;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_EnPort(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL bEnable)
{
    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_CTRL.bits.vhd0_en = bEnable;
            break;
            /*
            case VPSS_REG_STR:
            VPSS_CTRL.bits.str_en = bEnable;
            break;
            */
        case VPSS_REG_SD:
            VPSS_CTRL.bits.vsd_en = bEnable;
            break;
        default:
            VPSS_FATAL("ePort = %d Error\n", ePort);
    }

    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    return HI_SUCCESS;
}

//-------------------------------by tqy --------------------------------------------------

//98m
HI_S32 VPSS_REG_StartLogic(HI_U32 u32AppAddr, HI_U32 u32PhyAddr)
{
    U_VPSS_START VPSS_START;
    VPSS_REG_S *pstReg;

    VPSS_INFO("u32AppAddr : %#x, u32PhyAddr %#x.\n", u32AppAddr, u32PhyAddr);
    pstReg = (VPSS_REG_S *)u32PhyAddr;
    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_PNEXT), u32AppAddr);


    VPSS_START.u32 = 0x1;
    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_START), VPSS_START.u32);

    VPSS_INFO("VPSS_START : %#x.\n", (HI_U32) & (pstReg->VPSS_START));

    return HI_SUCCESS;
}




/*

HI_S32 VPSS_REG_SetZmeCoefAddr(HI_U32 u32AppAddr,VPSS_REG_PORT_E ePort,
                                        HI_U32  LHAddr, HI_U32 LVAddr,
                                        HI_U32 CHAddr,HI_U32 CVAddr)
{
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD :
            VPSS_REG_RegWrite((volatile HI_U32*)&(pstReg->VPSS_VHD0_ZME_LHADDR), LHAddr);
            VPSS_REG_RegWrite((volatile HI_U32*)&(pstReg->VPSS_VHD0_ZME_LVADDR), LVAddr);
            VPSS_REG_RegWrite((volatile HI_U32*)&(pstReg->VPSS_VHD0_ZME_CHADDR), CHAddr);
            VPSS_REG_RegWrite((volatile HI_U32*)&(pstReg->VPSS_VHD0_ZME_CVADDR), CVAddr);
            break;

        case VPSS_REG_SD:
            VPSS_REG_RegWrite((volatile HI_U32*)&(pstReg->VPSS_VSD_ZME_LHADDR), LHAddr);
            VPSS_REG_RegWrite((volatile HI_U32*)&(pstReg->VPSS_VSD_ZME_LVADDR), LVAddr);
            VPSS_REG_RegWrite((volatile HI_U32*)&(pstReg->VPSS_VSD_ZME_CHADDR), CHAddr);
            VPSS_REG_RegWrite((volatile HI_U32*)&(pstReg->VPSS_VSD_ZME_CVADDR), CVAddr);
            break;

        default:
            VPSS_FATAL("Port type not surport!");
            break;
    }

    return HI_SUCCESS;
}


*/



HI_S32 VPSS_REG_SetAddr(HI_U32 u32AppAddr, VPSS_REG_ADDR_E eType, HI_U32 u32Addr)
{
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (eType)
    {

        case REG_VPSS_VC1_STR_ADDR:
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_VC1_STR_ADDR), u32Addr);
            break;

        case REG_VPSS_ZME_ADDR:
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_ZME_ADDR), u32Addr);
            break;

        case REG_VPSS_HSP_ADDR:
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_HSP_ADDR), u32Addr);
            break;

        case REG_VPSS_DB_ADDR:
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_DB_ADDR), u32Addr);
            break;

        case REG_VPSS_DR_ADDR:
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_DR_ADDR), u32Addr);
            break;

        case REG_VPSS_DEI_ADDR:
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_DEI_ADDR), u32Addr);
            break;

        case REG_VPSS_CHK_SUM_W_ADDR:
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_CHK_SUM_W_ADDR), u32Addr);
            break;

        case REG_VPSS_VHD0_LCMP_ADDR:
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_VHD0_LCMP_ADDR), u32Addr);
            break;

        case REG_VPSS_PNEXT_ADDR:
            VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_PNEXT), u32Addr);
            break;

        default:
            VPSS_FATAL("un-know VPSS_REG_ADDR_E!\n");
            break;
    }

    return HI_SUCCESS;
}


/*
    98m (98m读错)
    VPSS_PFCNT
*/
HI_S32 VPSS_REG_GetReg(HI_U32 u32AppAddr, HI_U32 *pu32Int)
{
    HI_U32  VPSS_PFCNT;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_PFCNT = VPSS_REG_RegRead(&(pstReg->VPSS_PFCNT));

    *pu32Int = VPSS_PFCNT;

    return HI_SUCCESS;
}
/* 98m */
HI_S32 VPSS_REG_SetMisCellaneous(HI_U32 u32AppAddr, HI_U32 u32Value)
{
    U_VPSS_MISCELLANEOUS VPSS_MISCELLANEOUS;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;


    VPSS_MISCELLANEOUS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_MISCELLANEOUS.u32));

    VPSS_MISCELLANEOUS.u32 = u32Value;

    VPSS_REG_RegWrite(&(pstReg->VPSS_MISCELLANEOUS.u32), VPSS_MISCELLANEOUS.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetMacCfg(HI_U32 u32AppAddr, HI_U32 u32Value)
{
    //HI_U32 VPSS_MACCFG;
    VPSS_REG_S *pstReg;
    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_REG_RegWrite(&(pstReg->VPSS_MACCFG), u32Value);

    return HI_SUCCESS;

}
/* 98m */
HI_S32 VPSS_REG_SetTimeOut(HI_U32 u32AppAddr, HI_U32 u32Data)
{
    HI_U32 VPSS_TIMEOUT;
    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_TIMEOUT = u32Data;

    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_TIMEOUT), VPSS_TIMEOUT);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_GetEofcnt(HI_U32 u32AppAddr, HI_U32 *pu32Eofcnt)
{
    HI_U32  VPSS_EOFCNT;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_EOFCNT = VPSS_REG_RegRead(&(pstReg->VPSS_EOFCNT));

    *pu32Eofcnt = VPSS_EOFCNT;

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_GetVersion(HI_U32 u32AppAddr, HI_U32 *pu32Version)
{
    HI_U32 VPSS_VERSION;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VERSION = VPSS_REG_RegRead(&(pstReg->VPSS_VERSION));

    *pu32Version = VPSS_VERSION;

    return HI_SUCCESS;
}




/*0：有损定带宽模式   1：无损压缩模式*/
HI_S32 VPSS_REG_SetLossLess_Y(HI_U32 u32AppVAddr, HI_BOOL bIsLossLess)
{
    VPSS_REG_S *pstReg;
    U_VPSS_VHD0_LCMP_YINFO VPSS_VHD0_LCMP_YINFO;

    pstReg = (VPSS_REG_S *)u32AppVAddr;


    VPSS_VHD0_LCMP_YINFO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YINFO.u32));
    VPSS_VHD0_LCMP_YINFO.bits.is_lossless  = bIsLossLess;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YINFO.u32), VPSS_VHD0_LCMP_YINFO.u32);

    return HI_SUCCESS;
}
/*0：有损定带宽模式   1：无损压缩模式*/
HI_S32 VPSS_REG_SetLossLess_C(HI_U32 u32AppVAddr, HI_BOOL bIsLossLess)
{
    VPSS_REG_S *pstReg;
    U_VPSS_VHD0_LCMP_CINFO VPSS_VHD0_LCMP_CINFO;

    pstReg = (VPSS_REG_S *)u32AppVAddr;

    VPSS_VHD0_LCMP_CINFO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CINFO.u32));
    VPSS_VHD0_LCMP_CINFO.bits.is_lossless  = bIsLossLess;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CINFO.u32), VPSS_VHD0_LCMP_CINFO.u32);

    return HI_SUCCESS;
}

/*压缩模式，0: 压缩   1：raw模式*/
HI_S32 VPSS_REG_SetVhd0CmpMode_Y(HI_U32 u32AppVAddr, HI_BOOL bIsCmpRaw)
{
    VPSS_REG_S *pstReg;
    U_VPSS_VHD0_LCMP_YINFO VPSS_VHD0_LCMP_YINFO;

    pstReg = (VPSS_REG_S *)u32AppVAddr;

    VPSS_VHD0_LCMP_YINFO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YINFO.u32));
    VPSS_VHD0_LCMP_YINFO.bits.cmp_mode  = bIsCmpRaw;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YINFO.u32), VPSS_VHD0_LCMP_YINFO.u32);

    return HI_SUCCESS;
}


/*压缩模式，0: 压缩   1：raw模式*/
HI_S32 VPSS_REG_SetVhd0CmpMode_C(HI_U32 u32AppVAddr, HI_BOOL bIsCmpRaw)
{
    VPSS_REG_S *pstReg;
    U_VPSS_VHD0_LCMP_CINFO VPSS_VHD0_LCMP_CINFO;

    pstReg = (VPSS_REG_S *)u32AppVAddr;

    VPSS_VHD0_LCMP_CINFO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CINFO.u32));
    VPSS_VHD0_LCMP_CINFO.bits.cmp_mode  = bIsCmpRaw;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CINFO.u32), VPSS_VHD0_LCMP_CINFO.u32);

    return HI_SUCCESS;
}


/*输入像素精度，0: 10 bit   1: 8bit*/
HI_S32 VPSS_REG_SetVhd0DwMode_Y(HI_U32 u32AppVAddr, HI_BOOL bBitMode)
{
    VPSS_REG_S *pstReg;
    U_VPSS_VHD0_LCMP_YINFO VPSS_VHD0_LCMP_YINFO;

    pstReg = (VPSS_REG_S *)u32AppVAddr;

    VPSS_VHD0_LCMP_YINFO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YINFO.u32));
    VPSS_VHD0_LCMP_YINFO.bits.dw_mode  = bBitMode;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YINFO.u32), VPSS_VHD0_LCMP_YINFO.u32);

    return HI_SUCCESS;
}


/*输入像素精度，0: 10 bit   1: 8bit*/
HI_S32 VPSS_REG_SetVhd0DwMode_C(HI_U32 u32AppVAddr, HI_BOOL bBitMode)
{
    VPSS_REG_S *pstReg;
    U_VPSS_VHD0_LCMP_CINFO VPSS_VHD0_LCMP_CINFO;

    pstReg = (VPSS_REG_S *)u32AppVAddr;

    VPSS_VHD0_LCMP_CINFO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CINFO.u32));
    VPSS_VHD0_LCMP_CINFO.bits.dw_mode  = bBitMode;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CINFO.u32), VPSS_VHD0_LCMP_CINFO.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetVhd0LcmpSize_Y(HI_U32 u32AppAddr, HI_U32 u32LcmpWidth, HI_U32 u32LcmpHeight)
{

    U_VPSS_VHD0_LCMP_YSIZE VPSS_VHD0_LCMP_YSIZE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YSIZE.u32));
    VPSS_VHD0_LCMP_YSIZE.bits.frame_height = u32LcmpHeight - 1;
    VPSS_VHD0_LCMP_YSIZE.bits.frame_width = u32LcmpWidth - 1;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YSIZE.u32), VPSS_VHD0_LCMP_YSIZE.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVhd0LcmpSize_C(HI_U32 u32AppAddr, HI_U32 u32LcmpWidth, HI_U32 u32LcmpHeight)
{
    U_VPSS_VHD0_LCMP_CSIZE VPSS_VHD0_LCMP_CSIZE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CSIZE.u32));
    VPSS_VHD0_LCMP_CSIZE.bits.frame_height = u32LcmpHeight - 1;
    VPSS_VHD0_LCMP_CSIZE.bits.frame_width = u32LcmpWidth - 1;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CSIZE.u32), VPSS_VHD0_LCMP_CSIZE.u32);

    return HI_SUCCESS;
}

/*================= VPSS_VHD0_LCMP_YRCCFG0 =============*/
HI_S32 VPSS_REG_SetVhd0LcmpMbBit_Y(HI_U32 u32AppAddr, HI_U32 mb_bits)
{

    U_VPSS_VHD0_LCMP_YRCCFG0 VPSS_VHD0_LCMP_YRCCFG0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG0.u32));
    VPSS_VHD0_LCMP_YRCCFG0.bits.mb_bits = mb_bits ;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG0.u32), VPSS_VHD0_LCMP_YRCCFG0.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVhd0LcmpMbBit_C(HI_U32 u32AppAddr, HI_U32 mb_bits)
{

    U_VPSS_VHD0_LCMP_CRCCFG0 VPSS_VHD0_LCMP_CRCCFG0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG0.u32));
    VPSS_VHD0_LCMP_CRCCFG0.bits.mb_bits = mb_bits ;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG0.u32), VPSS_VHD0_LCMP_CRCCFG0.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVhd0LcmpRiBit_Y(HI_U32 u32AppAddr, HI_U32 ri_bits)
{

    U_VPSS_VHD0_LCMP_YRCCFG0 VPSS_VHD0_LCMP_YRCCFG0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG0.u32));
    VPSS_VHD0_LCMP_YRCCFG0.bits.ri_bits = ri_bits;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG0.u32), VPSS_VHD0_LCMP_YRCCFG0.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetVhd0LcmpRiBit_C(HI_U32 u32AppAddr, HI_U32 ri_bits)
{

    U_VPSS_VHD0_LCMP_CRCCFG0 VPSS_VHD0_LCMP_CRCCFG0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG0.u32));
    VPSS_VHD0_LCMP_CRCCFG0.bits.ri_bits = ri_bits;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG0.u32), VPSS_VHD0_LCMP_CRCCFG0.u32);

    return HI_SUCCESS;
}




HI_S32 VPSS_REG_SetVhd0LcmpMaxRg_Y(HI_U32 u32AppAddr, HI_U32 max_rg_comp_bits)
{

    U_VPSS_VHD0_LCMP_YRCCFG0 VPSS_VHD0_LCMP_YRCCFG0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG0.u32));
    VPSS_VHD0_LCMP_YRCCFG0.bits.max_rg_comp_bits = max_rg_comp_bits;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG0.u32), VPSS_VHD0_LCMP_YRCCFG0.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpMaxRg_C(HI_U32 u32AppAddr, HI_U32 max_rg_comp_bits)
{

    U_VPSS_VHD0_LCMP_CRCCFG0 VPSS_VHD0_LCMP_CRCCFG0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG0.u32));
    VPSS_VHD0_LCMP_CRCCFG0.bits.max_rg_comp_bits = max_rg_comp_bits;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG0.u32), VPSS_VHD0_LCMP_CRCCFG0.u32);

    return HI_SUCCESS;
}

/*================= VPSS_VHD0_LCMP_YRCCFG1 =============*/
HI_S32 VPSS_REG_SetVhd0LcmpMaxQp_Y(HI_U32 u32AppAddr, HI_U32 max_qp)
{

    U_VPSS_VHD0_LCMP_YRCCFG1 VPSS_VHD0_LCMP_YRCCFG1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG1.u32));
    VPSS_VHD0_LCMP_YRCCFG1.bits.max_qp = max_qp;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG1.u32), VPSS_VHD0_LCMP_YRCCFG1.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpMaxQp_C(HI_U32 u32AppAddr, HI_U32 max_qp)
{

    U_VPSS_VHD0_LCMP_CRCCFG1 VPSS_VHD0_LCMP_CRCCFG1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG1.u32));
    VPSS_VHD0_LCMP_CRCCFG1.bits.max_qp = max_qp;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG1.u32), VPSS_VHD0_LCMP_CRCCFG1.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetVhd0LcmpSadBit_Y(HI_U32 u32AppAddr, HI_U32 sad_bits_ngain )
{

    U_VPSS_VHD0_LCMP_YRCCFG1 VPSS_VHD0_LCMP_YRCCFG1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG1.u32));
    VPSS_VHD0_LCMP_YRCCFG1.bits.sad_bits_ngain  = sad_bits_ngain ;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG1.u32), VPSS_VHD0_LCMP_YRCCFG1.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpSadBit_C(HI_U32 u32AppAddr, HI_U32 sad_bits_ngain )
{

    U_VPSS_VHD0_LCMP_CRCCFG1 VPSS_VHD0_LCMP_CRCCFG1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG1.u32));
    VPSS_VHD0_LCMP_CRCCFG1.bits.sad_bits_ngain  = sad_bits_ngain ;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG1.u32), VPSS_VHD0_LCMP_CRCCFG1.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpRcSmth_Y(HI_U32 u32AppAddr, HI_U32 rc_smth_ngain )
{

    U_VPSS_VHD0_LCMP_YRCCFG1 VPSS_VHD0_LCMP_YRCCFG1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG1.u32));
    VPSS_VHD0_LCMP_YRCCFG1.bits.rc_smth_ngain  = rc_smth_ngain;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG1.u32), VPSS_VHD0_LCMP_YRCCFG1.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpRcSmth_C(HI_U32 u32AppAddr, HI_U32 rc_smth_ngain )
{

    U_VPSS_VHD0_LCMP_CRCCFG1 VPSS_VHD0_LCMP_CRCCFG1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG1.u32));
    VPSS_VHD0_LCMP_CRCCFG1.bits.rc_smth_ngain  = rc_smth_ngain ;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG1.u32), VPSS_VHD0_LCMP_CRCCFG1.u32);

    return HI_SUCCESS;
}


/*================= VPSS_VHD0_LCMP_YRCCFG2 =============*/

HI_S32 VPSS_REG_SetVhd0LcmpSmthThr_Y(HI_U32 u32AppAddr, HI_U32 smth_thr )
{

    U_VPSS_VHD0_LCMP_YRCCFG2 VPSS_VHD0_LCMP_YRCCFG2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG2.u32));
    VPSS_VHD0_LCMP_YRCCFG2.bits.smth_thr  = smth_thr;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG2.u32), VPSS_VHD0_LCMP_YRCCFG2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpSmthThr_C(HI_U32 u32AppAddr, HI_U32 smth_thr )
{

    U_VPSS_VHD0_LCMP_CRCCFG2 VPSS_VHD0_LCMP_CRCCFG2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG2.u32));
    VPSS_VHD0_LCMP_CRCCFG2.bits.smth_thr  = smth_thr ;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG2.u32), VPSS_VHD0_LCMP_CRCCFG2.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetVhd0LcmpSmthPixNum_Y(HI_U32 u32AppAddr, HI_U32 smth_pix_num_thr)
{

    U_VPSS_VHD0_LCMP_YRCCFG2 VPSS_VHD0_LCMP_YRCCFG2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG2.u32));
    VPSS_VHD0_LCMP_YRCCFG2.bits.smth_pix_num_thr  = smth_pix_num_thr;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG2.u32), VPSS_VHD0_LCMP_YRCCFG2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpSmthPixNum_C(HI_U32 u32AppAddr, HI_U32 smth_pix_num_thr )
{

    U_VPSS_VHD0_LCMP_CRCCFG2 VPSS_VHD0_LCMP_CRCCFG2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG2.u32));
    VPSS_VHD0_LCMP_CRCCFG2.bits.smth_pix_num_thr  = smth_pix_num_thr ;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG2.u32), VPSS_VHD0_LCMP_CRCCFG2.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVhd0LcmpPixDiff_Y(HI_U32 u32AppAddr, HI_U32 pix_diff_thr )
{

    U_VPSS_VHD0_LCMP_YRCCFG2 VPSS_VHD0_LCMP_YRCCFG2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG2.u32));
    VPSS_VHD0_LCMP_YRCCFG2.bits.pix_diff_thr  = pix_diff_thr;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG2.u32), VPSS_VHD0_LCMP_YRCCFG2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpPixDiff_C(HI_U32 u32AppAddr, HI_U32 pix_diff_thr )
{

    U_VPSS_VHD0_LCMP_CRCCFG2 VPSS_VHD0_LCMP_CRCCFG2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG2.u32));
    VPSS_VHD0_LCMP_CRCCFG2.bits.pix_diff_thr  = pix_diff_thr ;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG2.u32), VPSS_VHD0_LCMP_CRCCFG2.u32);

    return HI_SUCCESS;
}

/*================= VPSS_VHD0_LCMP_YRCCFG3 =============*/


HI_S32 VPSS_REG_SetVhd0LcmpAdjSad_Y(HI_U32 u32AppAddr, HI_U32 adj_sad_thr )
{

    U_VPSS_VHD0_LCMP_YRCCFG3 VPSS_VHD0_LCMP_YRCCFG3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG3.u32));
    VPSS_VHD0_LCMP_YRCCFG3.bits.adj_sad_thr  = adj_sad_thr;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG3.u32), VPSS_VHD0_LCMP_YRCCFG3.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpAdjSad_C(HI_U32 u32AppAddr, HI_U32 adj_sad_thr )
{

    U_VPSS_VHD0_LCMP_CRCCFG3 VPSS_VHD0_LCMP_CRCCFG3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG3.u32));
    VPSS_VHD0_LCMP_CRCCFG3.bits.adj_sad_thr  = adj_sad_thr ;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG3.u32), VPSS_VHD0_LCMP_CRCCFG3.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVhd0LcmpAdjBit_Y(HI_U32 u32AppAddr, HI_U32 adj_sad_bit_thr )
{

    U_VPSS_VHD0_LCMP_YRCCFG3 VPSS_VHD0_LCMP_YRCCFG3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG3.u32));
    VPSS_VHD0_LCMP_YRCCFG3.bits.adj_sad_bit_thr  = adj_sad_bit_thr;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG3.u32), VPSS_VHD0_LCMP_YRCCFG3.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpAdjBit_C(HI_U32 u32AppAddr, HI_U32 adj_sad_bit_thr)
{

    U_VPSS_VHD0_LCMP_CRCCFG3 VPSS_VHD0_LCMP_CRCCFG3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG3.u32));
    VPSS_VHD0_LCMP_CRCCFG3.bits.adj_sad_bit_thr = adj_sad_bit_thr ;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG3.u32), VPSS_VHD0_LCMP_CRCCFG3.u32);

    return HI_SUCCESS;
}

/*================= VPSS_VHD0_LCMP_YRCCFG4 =============*/

HI_S32 VPSS_REG_SetVhd0LcmpQpChg1_Y(HI_U32 u32AppAddr, HI_U32 qp_chg1_bits_thr )
{

    U_VPSS_VHD0_LCMP_YRCCFG4 VPSS_VHD0_LCMP_YRCCFG4;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG4.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG4.u32));
    VPSS_VHD0_LCMP_YRCCFG4.bits.qp_chg1_bits_thr  = qp_chg1_bits_thr;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG4.u32), VPSS_VHD0_LCMP_YRCCFG4.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpQpChg1_C(HI_U32 u32AppAddr, HI_U32 qp_chg1_bits_thr)
{

    U_VPSS_VHD0_LCMP_CRCCFG4 VPSS_VHD0_LCMP_CRCCFG4;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG4.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG4.u32));
    VPSS_VHD0_LCMP_CRCCFG4.bits.qp_chg1_bits_thr = qp_chg1_bits_thr ;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG4.u32), VPSS_VHD0_LCMP_CRCCFG4.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVhd0LcmpQpChg2_Y(HI_U32 u32AppAddr, HI_U32 qp_chg2_bits_thr )
{

    U_VPSS_VHD0_LCMP_YRCCFG4 VPSS_VHD0_LCMP_YRCCFG4;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG4.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG4.u32));
    VPSS_VHD0_LCMP_YRCCFG4.bits.qp_chg2_bits_thr  = qp_chg2_bits_thr;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG4.u32), VPSS_VHD0_LCMP_YRCCFG4.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpQpChg2_C(HI_U32 u32AppAddr, HI_U32 qp_chg2_bits_thr)
{

    U_VPSS_VHD0_LCMP_CRCCFG4 VPSS_VHD0_LCMP_CRCCFG4;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG4.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG4.u32));
    VPSS_VHD0_LCMP_CRCCFG4.bits.qp_chg2_bits_thr = qp_chg2_bits_thr ;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG4.u32), VPSS_VHD0_LCMP_CRCCFG4.u32);

    return HI_SUCCESS;
}

/*================= VPSS_VHD0_LCMP_YRCCFG5 =============*/

HI_S32 VPSS_REG_SetVhd0LcmpSmthQp0_Y(HI_U32 u32AppAddr, HI_U32 smth_qp0 )
{

    U_VPSS_VHD0_LCMP_YRCCFG5 VPSS_VHD0_LCMP_YRCCFG5;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG5.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG5.u32));
    VPSS_VHD0_LCMP_YRCCFG5.bits.smth_qp0  = smth_qp0;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG5.u32), VPSS_VHD0_LCMP_YRCCFG5.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpSmthQp0_C(HI_U32 u32AppAddr, HI_U32 smth_qp0)
{

    U_VPSS_VHD0_LCMP_CRCCFG5 VPSS_VHD0_LCMP_CRCCFG5;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG5.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG5.u32));
    VPSS_VHD0_LCMP_CRCCFG5.bits.smth_qp0 = smth_qp0 ;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG5.u32), VPSS_VHD0_LCMP_CRCCFG5.u32);

    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetVhd0LcmpSmthQp1_Y(HI_U32 u32AppAddr, HI_U32 smth_qp1 )
{

    U_VPSS_VHD0_LCMP_YRCCFG5 VPSS_VHD0_LCMP_YRCCFG5;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG5.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG5.u32));
    VPSS_VHD0_LCMP_YRCCFG5.bits.smth_qp1  = smth_qp1;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG5.u32), VPSS_VHD0_LCMP_YRCCFG5.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpSmthQp1_C(HI_U32 u32AppAddr, HI_U32 smth_qp1)
{

    U_VPSS_VHD0_LCMP_CRCCFG5 VPSS_VHD0_LCMP_CRCCFG5;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG5.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG5.u32));
    VPSS_VHD0_LCMP_CRCCFG5.bits.smth_qp1 = smth_qp1 ;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG5.u32), VPSS_VHD0_LCMP_CRCCFG5.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVhd0LcmpSmthThr0_Y(HI_U32 u32AppAddr, HI_U32 smth_lftbits_thr0 )
{

    U_VPSS_VHD0_LCMP_YRCCFG5 VPSS_VHD0_LCMP_YRCCFG5;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG5.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG5.u32));
    VPSS_VHD0_LCMP_YRCCFG5.bits.smth_lftbits_thr0  = smth_lftbits_thr0;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG5.u32), VPSS_VHD0_LCMP_YRCCFG5.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpSmthThr0_C(HI_U32 u32AppAddr, HI_U32 smth_lftbits_thr0)
{

    U_VPSS_VHD0_LCMP_CRCCFG5 VPSS_VHD0_LCMP_CRCCFG5;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG5.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG5.u32));
    VPSS_VHD0_LCMP_CRCCFG5.bits.smth_lftbits_thr0 = smth_lftbits_thr0 ;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG5.u32), VPSS_VHD0_LCMP_CRCCFG5.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVhd0LcmpSmthThr1_Y(HI_U32 u32AppAddr, HI_U32 smth_lftbits_thr1 )
{

    U_VPSS_VHD0_LCMP_YRCCFG5 VPSS_VHD0_LCMP_YRCCFG5;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YRCCFG5.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YRCCFG5.u32));
    VPSS_VHD0_LCMP_YRCCFG5.bits.smth_lftbits_thr1  = smth_lftbits_thr1;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YRCCFG5.u32), VPSS_VHD0_LCMP_YRCCFG5.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVhd0LcmpSmthThr1_C(HI_U32 u32AppAddr, HI_U32 smth_lftbits_thr1)
{

    U_VPSS_VHD0_LCMP_CRCCFG5 VPSS_VHD0_LCMP_CRCCFG5;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CRCCFG5.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CRCCFG5.u32));
    VPSS_VHD0_LCMP_CRCCFG5.bits.smth_lftbits_thr1 = smth_lftbits_thr1 ;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CRCCFG5.u32), VPSS_VHD0_LCMP_CRCCFG5.u32);

    return HI_SUCCESS;
}
/*================= VPSS_VHD0_LCMP_YMAXLEN =============*/

HI_S32 VPSS_REG_SetVhd0LcmpMaxRowL_Y(HI_U32 u32AppAddr, HI_U32 max_row_len)
{

    U_VPSS_VHD0_LCMP_YMAXLEN VPSS_VHD0_LCMP_YMAXLEN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_YMAXLEN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_YMAXLEN.u32));
    VPSS_VHD0_LCMP_YMAXLEN.bits.max_row_len = max_row_len ;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_YMAXLEN.u32), VPSS_VHD0_LCMP_YMAXLEN.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetVhd0LcmpMaxRowL_C(HI_U32 u32AppAddr, HI_U32 max_row_len)
{

    U_VPSS_VHD0_LCMP_CMAXLEN VPSS_VHD0_LCMP_CMAXLEN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_VHD0_LCMP_CMAXLEN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_LCMP_CMAXLEN.u32));
    VPSS_VHD0_LCMP_CMAXLEN.bits.max_row_len = max_row_len ;
    VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_LCMP_CMAXLEN.u32), VPSS_VHD0_LCMP_CMAXLEN.u32);

    return HI_SUCCESS;
}


/* 98m */
/*************************************************************************************************/

/*DEI*/
HI_S32 VPSS_REG_EnDei(HI_U32 u32AppAddr, HI_BOOL bEnDei)
{
    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.dei_en = bEnDei;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_RstDei(HI_U32 u32AppAddr, HI_BOOL bRst, HI_U32 u32RstValue)
{
    U_VPSS_DIECTRL VPSS_DIECTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIECTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECTRL.u32));
    VPSS_DIECTRL.bits.die_rst = bRst;
    VPSS_DIECTRL.bits.st_rst_value = u32RstValue;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECTRL.u32), VPSS_DIECTRL.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDeiTopFirst(HI_U32 u32AppAddr, HI_BOOL bTopFirst)
{
    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.bfield_first = !bTopFirst;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetDeiFieldMode(HI_U32 u32AppAddr, HI_BOOL bBottom)
{
    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.bfield_mode = bBottom;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetDeiAddr(HI_U32 u32AppAddr, REG_FRAMEPOS_E eField, HI_U32 u32YAddr, HI_U32 u32CAddr, HI_U32 u32CrAddr)
{
    HI_U32 VPSS_REFYADDR;//VPSS_REFYADDR;
    HI_U32 VPSS_REFCADDR;//VPSS_LASTCADDR;
    HI_U32 VPSS_REFCRADDR;//VPSS_LASTCRADDR;

    HI_U32 VPSS_CURYADDR;//VPSS_CURYADDR;
    HI_U32 VPSS_CURCADDR;//VPSS_CURCADDR;
    HI_U32 VPSS_CURCRADDR;//VPSS_CURCRADDR;

    HI_U32 VPSS_NXT1YADDR;//VPSS_NEXTYADDR;
    HI_U32 VPSS_NXT1CADDR;//VPSS_NEXTCADDR;
    HI_U32 VPSS_NXT1CRADDR;//VPSS_NEXTCRADDR;

    HI_U32 VPSS_NXT2YADDR;
    HI_U32 VPSS_NXT2CADDR;
    HI_U32 VPSS_NXT2CRADDR;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (eField)
    {
            /*
                    case LAST_FRAME:
                    //VPSS_INFO("efield %d, u32YAddr :0x%x, u32CAddr 0x%x \n", eField, u32YAddr, u32CAddr);
                        VPSS_LASTYADDR = u32YAddr;
                        VPSS_LASTCADDR = u32CAddr;
                        VPSS_LASTCRADDR = u32CrAddr;
                        //VPSS_REG_RegWrite(&(pstReg->VPSS_LASTYADDR), VPSS_LASTYADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_REFYADDR), VPSS_REFYADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_LASTCBADDR), VPSS_LASTCADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_LASTCRADDR), VPSS_LASTCRADDR);
                        break;

                    case CUR_FRAME:
                        VPSS_CURYADDR = u32YAddr;
                        VPSS_CURCADDR = u32CAddr;
                        VPSS_CURCRADDR = u32CrAddr;
                        VPSS_REG_RegWrite(&(pstReg->VPSS_CURYADDR), VPSS_CURYADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_CURCBADDR), VPSS_CURCADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_CURCRADDR), VPSS_CURCRADDR);
                        break;

                    case NEXT_FRAME:
                        VPSS_NEXTYADDR = u32YAddr;
                        VPSS_NEXTCADDR = u32CAddr;
                        VPSS_NEXTCRADDR = u32CrAddr;
                        VPSS_REG_RegWrite(&(pstReg->VPSS_NEXTYADDR), VPSS_NEXTYADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_NEXTCBADDR), VPSS_NEXTCADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_NEXTCRADDR), VPSS_NEXTCRADDR);
                        break;
            */

        case LAST_FIELD:
            //VPSS_INFO("efield %d, u32YAddr :0x%x, u32CAddr 0x%x \n", eField, u32YAddr, u32CAddr);
            VPSS_REFYADDR = u32YAddr;
            VPSS_REFCADDR = u32CAddr;
            VPSS_REFCRADDR = u32CrAddr;
            //VPSS_REG_RegWrite(&(pstReg->VPSS_LASTYADDR), VPSS_LASTYADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_REFYADDR), VPSS_REFYADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_REFCADDR), VPSS_REFCADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_REFCRADDR), VPSS_REFCRADDR);
            break;

        case CUR_FIELD:
            VPSS_CURYADDR = u32YAddr;
            VPSS_CURCADDR = u32CAddr;
            VPSS_CURCRADDR = u32CrAddr;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CURYADDR), VPSS_CURYADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_CURCADDR), VPSS_CURCADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_CURCRADDR), VPSS_CURCRADDR);
            break;

        case NEXT1_FIELD:
            VPSS_NXT1YADDR = u32YAddr;
            VPSS_NXT1CADDR = u32CAddr;
            VPSS_NXT1CRADDR = u32CrAddr;
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1YADDR), VPSS_NXT1YADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1CADDR), VPSS_NXT1CADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1CRADDR), VPSS_NXT1CRADDR);
            break;

        case NEXT2_FIELD:
            VPSS_NXT2YADDR = u32YAddr;
            VPSS_NXT2CADDR = u32CAddr;
            VPSS_NXT2CRADDR = u32CrAddr;
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2YADDR), VPSS_NXT2YADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2CADDR), VPSS_NXT2CADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2CRADDR), VPSS_NXT2CRADDR);
            break;

        default:
            VPSS_FATAL("REG ERROR\n");

    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetDeiStride(HI_U32 u32AppAddr, REG_FRAMEPOS_E eField, HI_U32 u32YStride, HI_U32 u32CStride)
{
    /*
        U_VPSS_LASTSTRIDE   VPSS_LASTSTRIDE;
        U_VPSS_CURSTRIDE   VPSS_CURSTRIDE;
        U_VPSS_NEXTSTRIDE VPSS_NEXTSTRIDE;
        */
    U_VPSS_REFSTRIDE    VPSS_REFSTRIDE;
    U_VPSS_CURSTRIDE    VPSS_CURSTRIDE;
    U_VPSS_NXT1STRIDE   VPSS_NXT1STRIDE;
    U_VPSS_NXT2STRIDE   VPSS_NXT2STRIDE;


    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (eField)
    {
        case LAST_FIELD:
            VPSS_REFSTRIDE.bits.refy_stride = u32YStride;
            VPSS_REFSTRIDE.bits.refc_stride = u32CStride;
            VPSS_REG_RegWrite(&(pstReg->VPSS_REFSTRIDE.u32), VPSS_REFSTRIDE.u32);
            break;

        case CUR_FIELD:
            VPSS_CURSTRIDE.bits.cury_stride = u32YStride;
            VPSS_CURSTRIDE.bits.curc_stride = u32CStride;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CURSTRIDE.u32), VPSS_CURSTRIDE.u32);
            break;

        case NEXT1_FIELD:
            VPSS_NXT1STRIDE.bits.nxt1y_stride = u32YStride;
            VPSS_NXT1STRIDE.bits.nxt1c_stride = u32CStride;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1STRIDE.u32), VPSS_NXT1STRIDE.u32);
            break;

        case NEXT2_FIELD:
            VPSS_NXT2STRIDE.bits.nxt2y_stride = u32YStride;
            VPSS_NXT2STRIDE.bits.nxt2c_stride = u32CStride;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2STRIDE.u32), VPSS_NXT2STRIDE.u32);
            break;

        default:
            VPSS_FATAL("REG ERROR\n");

    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetModeEn(HI_U32 u32AppAddr, REG_DIE_MODE_E eDieMode, HI_BOOL bEnMode)
{
#if 0
    U_VPSS_DIECTRL VPSS_DIECTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIECTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECTRL.u32));
    if (eDieMode == REG_DIE_MODE_CHROME || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIECTRL.bits.die_chroma_en = bEnMode;
    }
    if (eDieMode == REG_DIE_MODE_LUMA || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIECTRL.bits.die_luma_en = bEnMode;
    }
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECTRL.u32), VPSS_DIECTRL.u32);
#endif
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetOutSel(HI_U32 u32AppAddr, REG_DIE_MODE_E eDieMode, HI_BOOL bEnMode)
{
    U_VPSS_DIECTRL VPSS_DIECTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIECTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECTRL.u32));
    if (eDieMode == REG_DIE_MODE_CHROME || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIECTRL.bits.die_out_sel_c = bEnMode;
    }
    if (eDieMode == REG_DIE_MODE_LUMA || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIECTRL.bits.die_out_sel_l = bEnMode;
    }
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECTRL.u32), VPSS_DIECTRL.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMode(HI_U32 u32AppAddr, REG_DIE_MODE_E eDieMode, HI_U32  u32Mode)
{
    U_VPSS_DIECTRL VPSS_DIECTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIECTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECTRL.u32));
    if (eDieMode == REG_DIE_MODE_CHROME || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIECTRL.bits.die_chmmode = u32Mode;
    }
    if (eDieMode == REG_DIE_MODE_LUMA || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIECTRL.bits.die_lmmode = u32Mode;
    }
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECTRL.u32), VPSS_DIECTRL.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetStInfo(HI_U32 u32AppAddr, HI_BOOL bStop)

{
    /*
    U_VPSS_DIECTRL VPSS_DIECTRL;
    VPSS_REG_S *pstReg;
    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_DIECTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECTRL.u32));

    VPSS_DIECTRL.bits.stinfo_stop = bStop;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECTRL.u32), VPSS_DIECTRL.u32);
    */
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMfMax(HI_U32 u32AppAddr, REG_DIE_MODE_E eDieMode, HI_BOOL bMax)
{
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    if (eDieMode == REG_DIE_MODE_CHROME || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIELMA2.bits.chroma_mf_max = bMax;
    }
    if (eDieMode == REG_DIE_MODE_LUMA || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIELMA2.bits.luma_mf_max = bMax;
    }
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetLuSceSdfMax(HI_U32 u32AppAddr, HI_BOOL bMax)
{
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.luma_scesdf_max = bMax;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetRecModeEn(HI_U32 u32AppAddr, HI_BOOL bEnMode)
{
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.rec_mode_en = bEnMode;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMotionIIrEn(HI_U32 u32AppAddr, HI_BOOL bEnIIr)
{
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.motion_iir_en = bEnIIr;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMotionSmoothEn(HI_U32 u32AppAddr, HI_BOOL bEnSmooth)
{
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.frame_motion_smooth_en = bEnSmooth;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMotionBlendEn(HI_U32 u32AppAddr, HI_BOOL bEnBlend)
{
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.recmode_frmfld_blend_mode = bEnBlend;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetStMode(HI_U32 u32AppVAddr, HI_BOOL bLumaMax, HI_BOOL bChromaMax)
{
    VPSS_REG_S *pstReg;
    U_VPSS_DIELMA2 VPSS_DIELMA2;

    pstReg = (VPSS_REG_S *)u32AppVAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.chroma_mf_max = bChromaMax;
    VPSS_DIELMA2.bits.luma_mf_max = bLumaMax;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetChromeOffset(HI_U32 u32AppAddr, HI_U8 u8Offset)
{
    /*
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;
    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.chroma_mf_offset = u8Offset;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);
    */
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMinIntern(HI_U32 u32AppAddr, HI_U32 u32MinIntern)
{
    U_VPSS_DIEINTEN VPSS_DIEINTEN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEINTEN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEINTEN.u32));
    VPSS_DIEINTEN.bits.ver_min_inten = u32MinIntern;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEINTEN.u32), VPSS_DIEINTEN.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetInternVer(HI_U32 u32AppAddr, HI_U32 u32InternVer)
{
    U_VPSS_DIEINTEN VPSS_DIEINTEN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEINTEN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEINTEN.u32));
    VPSS_DIEINTEN.bits.dir_inten_ver = u32InternVer;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEINTEN.u32), VPSS_DIEINTEN.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetRangeScale(HI_U32 u32AppAddr, HI_U32 u32Scale)
{
    U_VPSS_DIESCALE VPSS_DIESCALE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIESCALE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEINTEN.u32));
    VPSS_DIESCALE.bits.range_scale = u32Scale;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIESCALE.u32), VPSS_DIESCALE.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetCK1(HI_U32 u32AppAddr, HI_U32 u32Gain, HI_U32 u32Range, HI_U32 u32Max)
{
    U_VPSS_DIECHECK1 VPSS_DIECHECK1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIECHECK1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECHECK1.u32));
    VPSS_DIECHECK1.bits.ck1_gain = u32Gain;
    VPSS_DIECHECK1.bits.ck1_range_gain = u32Range;
    VPSS_DIECHECK1.bits.ck1_max_range = u32Max;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECHECK1.u32), VPSS_DIECHECK1.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetCK2(HI_U32 u32AppAddr, HI_U32 u32Gain, HI_U32 u32Range, HI_U32 u32Max)
{
    U_VPSS_DIECHECK2 VPSS_DIECHECK2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIECHECK2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECHECK2.u32));
    VPSS_DIECHECK2.bits.ck2_gain = u32Gain;
    VPSS_DIECHECK2.bits.ck2_range_gain =  u32Range;
    VPSS_DIECHECK2.bits.ck2_max_range = u32Max;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECHECK2.u32), VPSS_DIECHECK2.u32);

    return HI_SUCCESS;
}

//==================================================new add
/*98m========================VPSS_DIEDIR0_3~ VPSS_DIEDIR12_14*/

HI_S32 VPSS_REG_SetDIR(HI_U32 u32AppAddr, HI_S32 *ps32MultDir)
{
    U_VPSS_DIEDIR0_3 VPSS_DIEDIR0_3;
    U_VPSS_DIEDIR4_7 VPSS_DIEDIR4_7;
    U_VPSS_DIEDIR8_11 VPSS_DIEDIR8_11;
    U_VPSS_DIEDIR12_14 VPSS_DIEDIR12_14;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEDIR0_3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIR0_3.u32));
    VPSS_DIEDIR0_3.bits.dir0_mult = ps32MultDir[0];
    VPSS_DIEDIR0_3.bits.dir1_mult = ps32MultDir[1];
    VPSS_DIEDIR0_3.bits.dir2_mult = ps32MultDir[2];
    VPSS_DIEDIR0_3.bits.dir3_mult = ps32MultDir[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIR0_3.u32), VPSS_DIEDIR0_3.u32);

    VPSS_DIEDIR4_7.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIR4_7.u32));
    VPSS_DIEDIR4_7.bits.dir4_mult = ps32MultDir[4];
    VPSS_DIEDIR4_7.bits.dir5_mult = ps32MultDir[5];
    VPSS_DIEDIR4_7.bits.dir6_mult = ps32MultDir[6];
    VPSS_DIEDIR4_7.bits.dir7_mult = ps32MultDir[7];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIR4_7.u32), VPSS_DIEDIR4_7.u32);

    VPSS_DIEDIR8_11.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIR8_11.u32));
    VPSS_DIEDIR8_11.bits.dir8_mult = ps32MultDir[8];
    VPSS_DIEDIR8_11.bits.dir9_mult = ps32MultDir[9];
    VPSS_DIEDIR8_11.bits.dir10_mult = ps32MultDir[10];
    VPSS_DIEDIR8_11.bits.dir11_mult = ps32MultDir[11];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIR8_11.u32), VPSS_DIEDIR8_11.u32);

    VPSS_DIEDIR12_14.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIR12_14.u32));
    VPSS_DIEDIR12_14.bits.dir12_mult = ps32MultDir[12];
    VPSS_DIEDIR12_14.bits.dir13_mult = ps32MultDir[13];
    VPSS_DIEDIR12_14.bits.dir14_mult = ps32MultDir[14];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIR12_14.u32), VPSS_DIEDIR12_14.u32);

    return HI_SUCCESS;
}


/*98m no========================VPSS_DIESTA*/

HI_S32 VPSS_REG_GetDieCurState(HI_U32 u32AppAddr, HI_U32 *pcur_state)
{
    U_VPSS_DIESTA          VPSS_DIESTA;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIESTA.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIESTA.u32));
    *pcur_state = VPSS_DIESTA.bits.cur_state;

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_GetDieCurCstate(HI_U32 u32AppAddr, HI_U32 *pcur_cstate)
{
    U_VPSS_DIESTA          VPSS_DIESTA;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIESTA.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIESTA.u32));
    *pcur_cstate = VPSS_DIESTA.bits.cur_cstate;

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_GetDieHeightCnt(HI_U32 u32AppAddr, \
                                HI_U32 *pl_height_cnt, \
                                HI_U32 *pc_height_cnt )
{
    U_VPSS_DIESTA          VPSS_DIESTA;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIESTA.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIESTA.u32));
    *pl_height_cnt = VPSS_DIESTA.bits.l_height_cnt;
    *pc_height_cnt = VPSS_DIESTA.bits.c_height_cnt;

    return HI_SUCCESS;
}




/*98m no =================VPSS_DIESTPPREADDR VPSS_DIESTPREADDR*/

HI_S32 VPSS_REG_SetDieStpreAddr(HI_U32 u32AppAddr, \
                                HI_U32 VPSS_DIESTPPREADDR, \
                                HI_U32 VPSS_DIESTPREADDR)
{

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_REG_RegWrite(&(pstReg->VPSS_DIESTPPREADDR), VPSS_DIESTPPREADDR);
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIESTPREADDR), VPSS_DIESTPREADDR);

    return HI_SUCCESS;
}

/*98m========================VPSS_DIEINTPSCL0 VPSS_DIEINTPSCL1*/

HI_S32 VPSS_REG_SetIntpSclRat(HI_U32 u32AppAddr, HI_S32 *ps32Rat)
{
    U_VPSS_DIEINTPSCL0 VPSS_DIEINTPSCL0;
    U_VPSS_DIEINTPSCL1 VPSS_DIEINTPSCL1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEINTPSCL0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEINTPSCL0.u32));
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_1 = ps32Rat[0];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_2 = ps32Rat[1];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_3 = ps32Rat[2];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_4 = ps32Rat[3];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_5 = ps32Rat[4];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_6 = ps32Rat[5];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_7 = ps32Rat[6];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_8 = ps32Rat[7];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEINTPSCL0.u32), VPSS_DIEINTPSCL0.u32);

    VPSS_DIEINTPSCL1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEINTPSCL1.u32));
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_9  = ps32Rat[8];
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_10 = ps32Rat[9];
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_11 = ps32Rat[10];
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_12 = ps32Rat[11];
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_13 = ps32Rat[12];
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_14 = ps32Rat[13];
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_15 = ps32Rat[14];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEINTPSCL1.u32), VPSS_DIEINTPSCL1.u32);

    return HI_SUCCESS;
}


/*98m========================VPSS_DIEDIRTHD*/

HI_S32 VPSS_REG_SetStrenThd(HI_U32 u32AppAddr, HI_S32 s32Thd)
{
    U_VPSS_DIEDIRTHD VPSS_DIEDIRTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEDIRTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIRTHD.u32));
    VPSS_DIEDIRTHD.bits.strength_thd = s32Thd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIRTHD.u32), VPSS_DIEDIRTHD.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetDirThd(HI_U32 u32AppAddr, HI_S32 s32Thd)
{
    U_VPSS_DIEDIRTHD VPSS_DIEDIRTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEDIRTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIRTHD.u32));
    VPSS_DIEDIRTHD.bits.dir_thd = s32Thd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIRTHD.u32), VPSS_DIEDIRTHD.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetBcGain(HI_U32 u32AppAddr, HI_S32 s32BcGain)
{
    U_VPSS_DIEDIRTHD VPSS_DIEDIRTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEDIRTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIRTHD.u32));
    VPSS_DIEDIRTHD.bits.bc_gain = s32BcGain;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIRTHD.u32), VPSS_DIEDIRTHD.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_EnHorEdge(HI_U32 u32AppAddr, HI_BOOL bEdgeEn)
{
    U_VPSS_DIEDIRTHD VPSS_DIEDIRTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEDIRTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIRTHD.u32));
    VPSS_DIEDIRTHD.bits.hor_edge_en = bEdgeEn;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIRTHD.u32), VPSS_DIEDIRTHD.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_EnEdgeMode(HI_U32 u32AppAddr, HI_BOOL bEdgeModeEn)
{
    U_VPSS_DIEDIRTHD VPSS_DIEDIRTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEDIRTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIRTHD.u32));
    VPSS_DIEDIRTHD.bits.edge_mode = bEdgeModeEn;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIRTHD.u32), VPSS_DIEDIRTHD.u32);

    return HI_SUCCESS;
}



/*98m========================VPSS_DIEJITMTN*/

HI_S32 VPSS_REG_SetJitterCoring(HI_U32 u32AppAddr, HI_S32 s32Coring)
{
    U_VPSS_DIEJITMTN VPSS_DIEJITMTN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEJITMTN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEJITMTN.u32));
    VPSS_DIEJITMTN.bits.jitter_coring = s32Coring;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEJITMTN.u32), VPSS_DIEJITMTN.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetJitterGain(HI_U32 u32AppAddr, HI_S32 s32Gain)
{
    U_VPSS_DIEJITMTN VPSS_DIEJITMTN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEJITMTN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEJITMTN.u32));
    VPSS_DIEJITMTN.bits.jitter_gain = s32Gain;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEJITMTN.u32), VPSS_DIEJITMTN.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetMotionCoring(HI_U32 u32AppAddr, HI_S32 s32Coring)
{
    U_VPSS_DIEJITMTN VPSS_DIEJITMTN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEJITMTN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEJITMTN.u32));
    VPSS_DIEJITMTN.bits.fld_motion_coring = s32Coring;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEJITMTN.u32), VPSS_DIEJITMTN.u32);

    return HI_SUCCESS;
}


/*98m========================VPSS_DIEFLDMTN*/

HI_S32 VPSS_REG_SetMotionSlope(HI_U32 u32AppAddr, HI_S32 s32Slope)
{
    U_VPSS_DIEFLDMTN VPSS_DIEFLDMTN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEFLDMTN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFLDMTN.u32));
    VPSS_DIEFLDMTN.bits.fld_motion_curve_slope = s32Slope;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFLDMTN.u32), VPSS_DIEFLDMTN.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetMotionGain(HI_U32 u32AppAddr, HI_S32 s32Gain)
{
    U_VPSS_DIEFLDMTN VPSS_DIEFLDMTN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEFLDMTN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFLDMTN.u32));
    VPSS_DIEFLDMTN.bits.fld_motion_gain = s32Gain;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFLDMTN.u32), VPSS_DIEFLDMTN.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetMotionHThd(HI_U32 u32AppAddr, HI_S32 s32HThd)
{
    U_VPSS_DIEFLDMTN VPSS_DIEFLDMTN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEFLDMTN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFLDMTN.u32));
    VPSS_DIEFLDMTN.bits.fld_motion_thd_high = s32HThd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFLDMTN.u32), VPSS_DIEFLDMTN.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetMotionLThd(HI_U32 u32AppAddr, HI_S32 s32LThd)
{
    U_VPSS_DIEFLDMTN VPSS_DIEFLDMTN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEFLDMTN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFLDMTN.u32));
    VPSS_DIEFLDMTN.bits.fld_motion_thd_low = s32LThd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFLDMTN.u32), VPSS_DIEFLDMTN.u32);

    return HI_SUCCESS;

}


/*98m========================VPSS_DIEMTNDIFFTHD0*/

HI_S32 VPSS_REG_SetMotionDiffThd(HI_U32 u32AppAddr, HI_S32 *ps32Thd)
{
    U_VPSS_DIEMTNDIFFTHD0 VPSS_DIEMTNDIFFTHD0;
    U_VPSS_DIEMTNDIFFTHD1 VPSS_DIEMTNDIFFTHD1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEMTNDIFFTHD0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEMTNDIFFTHD0.u32));
    VPSS_DIEMTNDIFFTHD0.bits.motion_diff_thd_0 = ps32Thd[0];
    VPSS_DIEMTNDIFFTHD0.bits.motion_diff_thd_1 = ps32Thd[1];
    VPSS_DIEMTNDIFFTHD0.bits.motion_diff_thd_2 = ps32Thd[2];
    VPSS_DIEMTNDIFFTHD0.bits.motion_diff_thd_3 = ps32Thd[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEMTNDIFFTHD0.u32), VPSS_DIEMTNDIFFTHD0.u32);

    VPSS_DIEMTNDIFFTHD1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEMTNDIFFTHD1.u32));
    VPSS_DIEMTNDIFFTHD1.bits.motion_diff_thd_4 = ps32Thd[4];
    VPSS_DIEMTNDIFFTHD1.bits.motion_diff_thd_5 = ps32Thd[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEMTNDIFFTHD1.u32), VPSS_DIEMTNDIFFTHD1.u32);

    return HI_SUCCESS;
}
/*98m========================VPSS_DIEMTNDIFFTHD1*/

HI_S32 VPSS_REG_SetMotionIIrRatioMaxMin(HI_U32 u32AppAddr, HI_S32 s32Max, HI_S32 s32Min)
{
    U_VPSS_DIEMTNDIFFTHD1 VPSS_DIEMTNDIFFTHD1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEMTNDIFFTHD1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEMTNDIFFTHD1.u32));
    VPSS_DIEMTNDIFFTHD1.bits.max_motion_iir_ratio = s32Max;
    VPSS_DIEMTNDIFFTHD1.bits.min_motion_iir_ratio = s32Min;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEMTNDIFFTHD1.u32), VPSS_DIEMTNDIFFTHD1.u32);

    return HI_SUCCESS;
}


/*98m========================VPSS_DIEMTNIIRSLP*/

HI_S32 VPSS_REG_SetMotionIIrSlope(HI_U32 u32AppAddr, HI_S32 *ps32Slope)
{
    U_VPSS_DIEMTNIIRSLP VPSS_DIEMTNIIRSLP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEMTNIIRSLP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEMTNIIRSLP.u32));
    VPSS_DIEMTNIIRSLP.bits.motion_iir_curve_slope_0 = ps32Slope[0];
    VPSS_DIEMTNIIRSLP.bits.motion_iir_curve_slope_1 = ps32Slope[1];
    VPSS_DIEMTNIIRSLP.bits.motion_iir_curve_slope_2 = ps32Slope[2];
    VPSS_DIEMTNIIRSLP.bits.motion_iir_curve_slope_3 = ps32Slope[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEMTNIIRSLP.u32), VPSS_DIEMTNIIRSLP.u32);

    return HI_SUCCESS;
}

/*98m========================VPSS_DIEMTNIIRRAT*/

HI_S32 VPSS_REG_SetMotionIIrRatio(HI_U32 u32AppAddr, HI_S32 *ps32Ratio)
{
    U_VPSS_DIEMTNIIRSLP VPSS_DIEMTNIIRSLP;
    U_VPSS_DIEMTNIIRRAT VPSS_DIEMTNIIRRAT;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEMTNIIRSLP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEMTNIIRSLP.u32));
    VPSS_DIEMTNIIRSLP.bits.motion_iir_curve_ratio_0 = ps32Ratio[0];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEMTNIIRSLP.u32), VPSS_DIEMTNIIRSLP.u32);

    VPSS_DIEMTNIIRRAT.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEMTNIIRRAT.u32));
    VPSS_DIEMTNIIRRAT.bits.motion_iir_curve_ratio_1 = ps32Ratio[1];
    VPSS_DIEMTNIIRRAT.bits.motion_iir_curve_ratio_2 = ps32Ratio[2];
    VPSS_DIEMTNIIRRAT.bits.motion_iir_curve_ratio_3 = ps32Ratio[3];
    VPSS_DIEMTNIIRRAT.bits.motion_iir_curve_ratio_4 = ps32Ratio[4];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEMTNIIRRAT.u32), VPSS_DIEMTNIIRRAT.u32);

    return HI_SUCCESS;
}


/*98m========================VPSS_DIEHISMODE*/

HI_S32 VPSS_REG_SetRecFldStep(HI_U32 u32AppAddr, HI_S32 *ps32Step)
{
    U_VPSS_DIEHISMODE VPSS_DIEHISMODE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEHISMODE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEHISMODE.u32));
    VPSS_DIEHISMODE.bits.rec_mode_fld_motion_step_0 = ps32Step[0];
    VPSS_DIEHISMODE.bits.rec_mode_fld_motion_step_1 = ps32Step[1];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEHISMODE.u32), VPSS_DIEHISMODE.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetRecFrmStep(HI_U32 u32AppAddr, HI_S32 *ps32Step)
{
    U_VPSS_DIEHISMODE VPSS_DIEHISMODE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEHISMODE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEHISMODE.u32));
    VPSS_DIEHISMODE.bits.rec_mode_frm_motion_step_0 = ps32Step[0];
    VPSS_DIEHISMODE.bits.rec_mode_frm_motion_step_1 = ps32Step[1];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEHISMODE.u32), VPSS_DIEHISMODE.u32);

    return HI_SUCCESS;

}

HI_S32 VPSS_REG_SetHisEn(HI_U32 u32AppAddr, HI_BOOL bEnHis)
{
    U_VPSS_DIEHISMODE VPSS_DIEHISMODE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEHISMODE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEHISMODE.u32));
    VPSS_DIEHISMODE.bits.his_motion_en = bEnHis;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEHISMODE.u32), VPSS_DIEHISMODE.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetHisInfoWrMode(HI_U32 u32AppAddr, HI_BOOL bHisMtnInfoWrMd)
{
    U_VPSS_DIEHISMODE VPSS_DIEHISMODE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEHISMODE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEHISMODE.u32));
    VPSS_DIEHISMODE.bits.his_motion_info_write_mode = bHisMtnInfoWrMd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEHISMODE.u32), VPSS_DIEHISMODE.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetHisWrMode(HI_U32 u32AppAddr, HI_BOOL bHisMtnWrMd)
{
    U_VPSS_DIEHISMODE VPSS_DIEHISMODE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEHISMODE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEHISMODE.u32));
    VPSS_DIEHISMODE.bits.his_motion_write_mode = bHisMtnWrMd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEHISMODE.u32), VPSS_DIEHISMODE.u32);

    return HI_SUCCESS;

}

HI_S32 VPSS_REG_SetHisUseMode(HI_U32 u32AppAddr, HI_BOOL bHisMtnUseMd)
{
    U_VPSS_DIEHISMODE VPSS_DIEHISMODE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEHISMODE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEHISMODE.u32));
    VPSS_DIEHISMODE.bits.his_motion_using_mode = bHisMtnUseMd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEHISMODE.u32), VPSS_DIEHISMODE.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetHisPreEn(HI_U32 u32AppAddr, HI_BOOL bEnPre)
{
    U_VPSS_DIEHISMODE VPSS_DIEHISMODE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEHISMODE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEHISMODE.u32));
    VPSS_DIEHISMODE.bits.pre_info_en = bEnPre;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEHISMODE.u32), VPSS_DIEHISMODE.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetHisPpreEn(HI_U32 u32AppAddr, HI_BOOL bEnPpre)
{
    U_VPSS_DIEHISMODE VPSS_DIEHISMODE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEHISMODE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEHISMODE.u32));
    VPSS_DIEHISMODE.bits.ppre_info_en = bEnPpre;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEHISMODE.u32), VPSS_DIEHISMODE.u32);

    return HI_SUCCESS;

}


/*98m========================VPSS_DIEMORFLT*/

HI_S32 VPSS_REG_SetMorFlt(HI_U32 u32AppAddr, HI_BOOL bEnflt, HI_S8 s8FltSize, HI_S8 s8FltThd)
{
    U_VPSS_DIEMORFLT VPSS_DIEMORFLT;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIEMORFLT.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEMORFLT.u32));

    VPSS_DIEMORFLT.bits.mor_flt_en   = bEnflt;
    VPSS_DIEMORFLT.bits.mor_flt_size = s8FltSize;
    VPSS_DIEMORFLT.bits.mor_flt_thd  = s8FltThd;

    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEMORFLT.u32), VPSS_DIEMORFLT.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetBlendEn(HI_U32 u32AppAddr, HI_BOOL bEnBlend)
{
    U_VPSS_DIEMORFLT VPSS_DIEMORFLT;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIEMORFLT.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEMORFLT.u32));
    VPSS_DIEMORFLT.bits.med_blend_en = bEnBlend;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEMORFLT.u32), VPSS_DIEMORFLT.u32);

    return HI_SUCCESS;
}


/*98m========================VPSS_DIECOMBCHK0*/

HI_S32 VPSS_REG_SetCombLimit(HI_U32 u32AppAddr, HI_S32  s32UpLimit, HI_S32  s32LowLimit)
{
    U_VPSS_DIECOMBCHK0 VPSS_DIECOMBCHK0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIECOMBCHK0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECOMBCHK0.u32));
    VPSS_DIECOMBCHK0.bits.comb_chk_lower_limit = s32LowLimit;
    VPSS_DIECOMBCHK0.bits.comb_chk_upper_limit = s32UpLimit;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECOMBCHK0.u32), VPSS_DIECOMBCHK0.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetCombThd(HI_U32 u32AppAddr, HI_S32  s32Hthd, HI_S32  s32Vthd)
{
    U_VPSS_DIECOMBCHK0 VPSS_DIECOMBCHK0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIECOMBCHK0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECOMBCHK0.u32));
    VPSS_DIECOMBCHK0.bits.comb_chk_min_hthd = s32Hthd;
    VPSS_DIECOMBCHK0.bits.comb_chk_min_vthd = s32Vthd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECOMBCHK0.u32), VPSS_DIECOMBCHK0.u32);

    return HI_SUCCESS;

}


/*98m========================VPSS_DIECOMBCHK1*/

HI_S32 VPSS_REG_SetCombEn(HI_U32 u32AppAddr, HI_BOOL bEnComb)
{
    U_VPSS_DIECOMBCHK1 VPSS_DIECOMBCHK1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIECOMBCHK1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECOMBCHK1.u32));
    VPSS_DIECOMBCHK1.bits.comb_chk_en = bEnComb;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECOMBCHK1.u32), VPSS_DIECOMBCHK1.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetCombMdThd(HI_U32 u32AppAddr, HI_S32 s32MdThd)
{
    U_VPSS_DIECOMBCHK1 VPSS_DIECOMBCHK1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIECOMBCHK1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECOMBCHK1.u32));
    VPSS_DIECOMBCHK1.bits.comb_chk_md_thd = s32MdThd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECOMBCHK1.u32), VPSS_DIECOMBCHK1.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetCombEdgeThd(HI_U32 u32AppAddr, HI_S32 s32EdgeThd)
{
    U_VPSS_DIECOMBCHK1 VPSS_DIECOMBCHK1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIECOMBCHK1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECOMBCHK1.u32));
    VPSS_DIECOMBCHK1.bits.comb_chk_edge_thd = s32EdgeThd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECOMBCHK1.u32), VPSS_DIECOMBCHK1.u32);

    return HI_SUCCESS;

}



/*98m========================VPSS_DIEFRMMTNSMTHTHD0*/

HI_S32 VPSS_REG_SetSmoothDiffThd(HI_U32 u32AppAddr, HI_S32 *ps32Thd)
{
    U_VPSS_DIEFRMMTNSMTHTHD0 VPSS_DIEFRMMTNSMTHTHD0;
    U_VPSS_DIEFRMMTNSMTHTHD1 VPSS_DIEFRMMTNSMTHTHD1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEFRMMTNSMTHTHD0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFRMMTNSMTHTHD0.u32));
    VPSS_DIEFRMMTNSMTHTHD0.bits.frame_motion_smooth_thd0 = ps32Thd[0];
    VPSS_DIEFRMMTNSMTHTHD0.bits.frame_motion_smooth_thd1 = ps32Thd[1];
    VPSS_DIEFRMMTNSMTHTHD0.bits.frame_motion_smooth_thd2 = ps32Thd[2];
    VPSS_DIEFRMMTNSMTHTHD0.bits.frame_motion_smooth_thd3 = ps32Thd[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFRMMTNSMTHTHD0.u32), VPSS_DIEFRMMTNSMTHTHD0.u32);

    VPSS_DIEFRMMTNSMTHTHD1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFRMMTNSMTHTHD1.u32));
    VPSS_DIEFRMMTNSMTHTHD1.bits.frame_motion_smooth_thd4 = ps32Thd[4];
    VPSS_DIEFRMMTNSMTHTHD1.bits.frame_motion_smooth_thd5 = ps32Thd[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFRMMTNSMTHTHD1.u32), VPSS_DIEFRMMTNSMTHTHD1.u32);

    return HI_SUCCESS;
}
/*98m========================VPSS_DIEFRMMTNSMTHTHD1*/

HI_S32 VPSS_REG_SetSmoothRatioMaxMin(HI_U32 u32AppAddr, HI_S32 s32Max, HI_S32 s32Min)
{
    U_VPSS_DIEFRMMTNSMTHTHD1 VPSS_DIEFRMMTNSMTHTHD1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEFRMMTNSMTHTHD1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFRMMTNSMTHTHD1.u32));
    VPSS_DIEFRMMTNSMTHTHD1.bits.frame_motion_smooth_ratio_max = s32Max;
    VPSS_DIEFRMMTNSMTHTHD1.bits.frame_motion_smooth_ratio_min = s32Min;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFRMMTNSMTHTHD1.u32), VPSS_DIEFRMMTNSMTHTHD1.u32);

    return HI_SUCCESS;
}


/*98m========================VPSS_DIEFRMMTNSMTHSLP*/

HI_S32 VPSS_REG_SetSmoothSlope(HI_U32 u32AppAddr, HI_S32 *ps32Slope)
{
    U_VPSS_DIEFRMMTNSMTHSLP VPSS_DIEFRMMTNSMTHSLP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEFRMMTNSMTHSLP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFRMMTNSMTHSLP.u32));
    VPSS_DIEFRMMTNSMTHSLP.bits.frame_motion_smooth_slope0 = ps32Slope[0];
    VPSS_DIEFRMMTNSMTHSLP.bits.frame_motion_smooth_slope1 = ps32Slope[1];
    VPSS_DIEFRMMTNSMTHSLP.bits.frame_motion_smooth_slope2 = ps32Slope[2];
    VPSS_DIEFRMMTNSMTHSLP.bits.frame_motion_smooth_slope3 = ps32Slope[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFRMMTNSMTHSLP.u32), VPSS_DIEFRMMTNSMTHSLP.u32);

    return HI_SUCCESS;
}


/*98m========================VPSS_DIEFRMMTNSMTHRAT*/
HI_S32 VPSS_REG_SetSmoothRatio(HI_U32 u32AppAddr, HI_S32 *ps32Ratio)
{
    U_VPSS_DIEFRMMTNSMTHSLP VPSS_DIEFRMMTNSMTHSLP;
    U_VPSS_DIEFRMMTNSMTHRAT VPSS_DIEFRMMTNSMTHRAT;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEFRMMTNSMTHSLP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFRMMTNSMTHSLP.u32));
    VPSS_DIEFRMMTNSMTHSLP.bits.frame_motion_smooth_ratio0 = ps32Ratio[0];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFRMMTNSMTHSLP.u32), VPSS_DIEFRMMTNSMTHSLP.u32);

    VPSS_DIEFRMMTNSMTHRAT.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFRMMTNSMTHRAT.u32));
    VPSS_DIEFRMMTNSMTHRAT.bits.frame_motion_smooth_ratio1 = ps32Ratio[1];
    VPSS_DIEFRMMTNSMTHRAT.bits.frame_motion_smooth_ratio2 = ps32Ratio[2];
    VPSS_DIEFRMMTNSMTHRAT.bits.frame_motion_smooth_ratio3 = ps32Ratio[3];
    VPSS_DIEFRMMTNSMTHRAT.bits.frame_motion_smooth_ratio4 = ps32Ratio[4];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFRMMTNSMTHRAT.u32), VPSS_DIEFRMMTNSMTHRAT.u32);

    return HI_SUCCESS;
}


/*98m========================VPSS_DIEFRMFLDBLENDTHD0*/

HI_S32 VPSS_REG_SetBlendDiffThd(HI_U32 u32AppAddr, HI_S32 *ps32Thd)
{
    U_VPSS_DIEFRMFLDBLENDTHD0 VPSS_DIEFRMFLDBLENDTHD0;
    U_VPSS_DIEFRMFLDBLENDTHD1 VPSS_DIEFRMFLDBLENDTHD1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEFRMFLDBLENDTHD0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFRMFLDBLENDTHD0.u32));
    VPSS_DIEFRMFLDBLENDTHD0.bits.frame_field_blend_thd0 = ps32Thd[0];
    VPSS_DIEFRMFLDBLENDTHD0.bits.frame_field_blend_thd1 = ps32Thd[1];
    VPSS_DIEFRMFLDBLENDTHD0.bits.frame_field_blend_thd2 = ps32Thd[2];
    VPSS_DIEFRMFLDBLENDTHD0.bits.frame_field_blend_thd3 = ps32Thd[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFRMFLDBLENDTHD0.u32), VPSS_DIEFRMFLDBLENDTHD0.u32);

    VPSS_DIEFRMFLDBLENDTHD1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFRMFLDBLENDTHD1.u32));
    VPSS_DIEFRMFLDBLENDTHD1.bits.frame_field_blend_thd4 = ps32Thd[4];
    VPSS_DIEFRMFLDBLENDTHD1.bits.frame_field_blend_thd5 = ps32Thd[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFRMFLDBLENDTHD1.u32), VPSS_DIEFRMFLDBLENDTHD1.u32);

    return HI_SUCCESS;
}
/*98m========================VPSS_DIEFRMFLDBLENDTHD1*/
HI_S32 VPSS_REG_SetBlendRatioMaxMin(HI_U32 u32AppAddr, HI_S32 s32Max, HI_S32 s32Min)
{
    U_VPSS_DIEFRMFLDBLENDTHD1 VPSS_DIEFRMFLDBLENDTHD1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEFRMFLDBLENDTHD1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFRMFLDBLENDTHD1.u32));
    VPSS_DIEFRMFLDBLENDTHD1.bits.frame_field_blend_ratio_max = s32Max;
    VPSS_DIEFRMFLDBLENDTHD1.bits.frame_field_blend_ratio_min = s32Min;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFRMFLDBLENDTHD1.u32), VPSS_DIEFRMFLDBLENDTHD1.u32);

    return HI_SUCCESS;
}

/*98m========================VPSS_DIEMTNADJ*/
HI_S32 VPSS_REG_SetMotionAdj(HI_U32 u32AppAddr, HI_S32 s32Gain, HI_S32 s32Chom, HI_S32 s32Coring)
{
    U_VPSS_DIEMTNADJ VPSS_DIEMTNADJ;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIEMTNADJ.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEMTNADJ.u32));

    VPSS_DIEMTNADJ.bits.motion_adjust_gain   = s32Gain;
    VPSS_DIEMTNADJ.bits.motion_adjust_coring = s32Coring;
    VPSS_DIEMTNADJ.bits.motion_adjust_gain_chr  = s32Chom;

    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEMTNADJ.u32), VPSS_DIEMTNADJ.u32);

    return HI_SUCCESS;
}
/*98m========================VPSS_DIEFRMFLDBLENDSLP*/

HI_S32 VPSS_REG_SetBlendSlope(HI_U32 u32AppAddr, HI_S32 *ps32Slope)
{
    U_VPSS_DIEFRMFLDBLENDSLP VPSS_DIEFRMFLDBLENDSLP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEFRMFLDBLENDSLP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFRMFLDBLENDSLP.u32));
    VPSS_DIEFRMFLDBLENDSLP.bits.frame_field_blend_slope0 = ps32Slope[0];
    VPSS_DIEFRMFLDBLENDSLP.bits.frame_field_blend_slope1 = ps32Slope[1];
    VPSS_DIEFRMFLDBLENDSLP.bits.frame_field_blend_slope2 = ps32Slope[2];
    VPSS_DIEFRMFLDBLENDSLP.bits.frame_field_blend_slope3 = ps32Slope[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFRMFLDBLENDSLP.u32), VPSS_DIEFRMFLDBLENDSLP.u32);

    return HI_SUCCESS;
}

/*98m========================VPSS_DIEFRMFLDBLENDRAT*/

HI_S32 VPSS_REG_SetBlendRatio(HI_U32 u32AppAddr, HI_S32 *ps32Ratio)
{
    U_VPSS_DIEFRMFLDBLENDSLP VPSS_DIEFRMFLDBLENDSLP;
    U_VPSS_DIEFRMFLDBLENDRAT VPSS_DIEFRMFLDBLENDRAT;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEFRMFLDBLENDSLP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFRMFLDBLENDSLP.u32));
    VPSS_DIEFRMFLDBLENDSLP.bits.frame_field_blend_ratio0 = ps32Ratio[0];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFRMFLDBLENDSLP.u32), VPSS_DIEFRMFLDBLENDSLP.u32);

    VPSS_DIEFRMFLDBLENDRAT.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEFRMFLDBLENDRAT.u32));
    VPSS_DIEFRMFLDBLENDRAT.bits.frame_field_blend_ratio1 = ps32Ratio[1];
    VPSS_DIEFRMFLDBLENDRAT.bits.frame_field_blend_ratio2 = ps32Ratio[2];
    VPSS_DIEFRMFLDBLENDRAT.bits.frame_field_blend_ratio3 = ps32Ratio[3];
    VPSS_DIEFRMFLDBLENDRAT.bits.frame_field_blend_ratio4 = ps32Ratio[4];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEFRMFLDBLENDRAT.u32), VPSS_DIEFRMFLDBLENDRAT.u32);

    return HI_SUCCESS;
}



/*98m no =================VPSS_DIEGLBMTNTHD0 VPSS_DIEGLBMTNTHD1*/
HI_S32 VPSS_REG_SetGlbMtnthd(HI_U32 u32AppAddr,
                             HI_U32  motion_thd0,
                             HI_U32 motion_thd1,
                             HI_U32  motion_thd2,
                             HI_U32 motion_thd3)
{
    U_VPSS_DIEGLBMTNTHD0    VPSS_DIEGLBMTNTHD0;
    U_VPSS_DIEGLBMTNTHD1   VPSS_DIEGLBMTNTHD1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEGLBMTNTHD0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEGLBMTNTHD0.u32));
    VPSS_DIEGLBMTNTHD0.bits.motion_thd0 = motion_thd0;
    VPSS_DIEGLBMTNTHD0.bits.motion_thd1 = motion_thd1;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEGLBMTNTHD0.u32), VPSS_DIEGLBMTNTHD0.u32);

    VPSS_DIEGLBMTNTHD1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEGLBMTNTHD1.u32));
    VPSS_DIEGLBMTNTHD1.bits.motion_thd2 = motion_thd2;
    VPSS_DIEGLBMTNTHD1.bits.motion_thd3 = motion_thd3;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEGLBMTNTHD1.u32), VPSS_DIEGLBMTNTHD1.u32);

    return HI_SUCCESS;
}
//==================================================new add end





HI_S32 VPSS_REG_SetCcEn(HI_U32 u32AppAddr, HI_BOOL bEnCc)
{
    U_VPSS_CCRSCLR0 VPSS_CCRSCLR0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CCRSCLR0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CCRSCLR0.u32));
    VPSS_CCRSCLR0.bits.chroma_ccr_en = bEnCc;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CCRSCLR0.u32), VPSS_CCRSCLR0.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetCcOffset(HI_U32 u32AppAddr, HI_S32 s32Offset)
{
    U_VPSS_CCRSCLR0 VPSS_CCRSCLR0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CCRSCLR0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CCRSCLR0.u32));
    VPSS_CCRSCLR0.bits.chroma_ma_offset = s32Offset;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CCRSCLR0.u32), VPSS_CCRSCLR0.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetCcDetMax(HI_U32 u32AppAddr, HI_S32 s32Max)
{
    U_VPSS_CCRSCLR0 VPSS_CCRSCLR0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CCRSCLR0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CCRSCLR0.u32));
    VPSS_CCRSCLR0.bits.no_ccr_detect_max = s32Max;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CCRSCLR0.u32), VPSS_CCRSCLR0.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetCcDetThd(HI_U32 u32AppAddr, HI_S32 s32Thd)
{
    U_VPSS_CCRSCLR0 VPSS_CCRSCLR0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CCRSCLR0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CCRSCLR0.u32));
    VPSS_CCRSCLR0.bits.no_ccr_detect_thd = s32Thd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CCRSCLR0.u32), VPSS_CCRSCLR0.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetSimiMax(HI_U32 u32AppAddr, HI_S32 s32SimiMax)
{
    U_VPSS_CCRSCLR1 VPSS_CCRSCLR1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CCRSCLR1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CCRSCLR1.u32));
    VPSS_CCRSCLR1.bits.similar_max = s32SimiMax;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CCRSCLR1.u32), VPSS_CCRSCLR1.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetSimiThd(HI_U32 u32AppAddr, HI_S32 s32SimiThd)
{
    U_VPSS_CCRSCLR1 VPSS_CCRSCLR1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CCRSCLR1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CCRSCLR1.u32));
    VPSS_CCRSCLR1.bits.similar_thd = s32SimiThd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CCRSCLR1.u32), VPSS_CCRSCLR1.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetDetBlend(HI_U32 u32AppAddr, HI_S32 s32DetBlend)
{
    U_VPSS_CCRSCLR1 VPSS_CCRSCLR1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CCRSCLR1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CCRSCLR1.u32));
    VPSS_CCRSCLR1.bits.no_ccr_detect_blend = s32DetBlend;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CCRSCLR1.u32), VPSS_CCRSCLR1.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetMaxXChroma(HI_U32 u32AppAddr, HI_S32 s32Max)
{
    U_VPSS_CCRSCLR1 VPSS_CCRSCLR1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CCRSCLR1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CCRSCLR1.u32));
    VPSS_CCRSCLR1.bits.max_xchroma = s32Max;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CCRSCLR1.u32), VPSS_CCRSCLR1.u32);

    return HI_SUCCESS;

}
HI_S32 VPSS_REG_SetDeiHistThd(HI_U32 u32AppAddr, HI_S8 *pu8Data)
{
    U_VPSS_PDPHISTTHD1  VPSS_PDPHISTTHD1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_PDPHISTTHD1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDPHISTTHD1.u32));
    VPSS_PDPHISTTHD1.bits.hist_thd0 = pu8Data[0];
    VPSS_PDPHISTTHD1.bits.hist_thd1 = pu8Data[1];
    VPSS_PDPHISTTHD1.bits.hist_thd2 = pu8Data[2];
    VPSS_PDPHISTTHD1.bits.hist_thd3 = pu8Data[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDPHISTTHD1.u32), VPSS_PDPHISTTHD1.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetDeiMovCoring(HI_U32 u32AppAddr, HI_S8 s8Blk, HI_S8 s8Norm, HI_S8 s8Tkr)
{
    U_VPSS_PDPCCMOV VPSS_PDPCCMOV;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDPCCMOV.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDPCCMOV.u32));
    VPSS_PDPCCMOV.bits.mov_coring_blk = s8Blk;
    VPSS_PDPCCMOV.bits.mov_coring_norm = s8Norm;
    VPSS_PDPCCMOV.bits.mov_coring_tkr = s8Tkr;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDPCCMOV.u32), VPSS_PDPCCMOV.u32);
    //VPSS_INFO("\n VPSS_PDPCCCORING.u32 = %x\n",pstReg->VPSS_PDPCCMOV.u32);
    return HI_SUCCESS;
}
/*98m*/
/*====================VPSS_PDICHD====================*/

HI_S32 VPSS_REG_GetPdIchd(HI_U32 u32AppAddr, HI_S32 *pstData)
{
    HI_S32 VPSS_PDICHD;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_PDICHD = VPSS_REG_RegRead(&(pstReg->VPSS_PDICHD));

    *pstData = VPSS_PDICHD;

    return HI_SUCCESS;
}
/*98m ====================VPSS_PDCTRL====================*/
HI_S32 VPSS_REG_SetDeiEdgeSmoothRatio(HI_U32 u32AppAddr, HI_S8 u8Data)
{
    U_VPSS_PDCTRL VPSS_PDCTRL;
    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDCTRL.u32));
    VPSS_PDCTRL.bits.edge_smooth_ratio = u8Data;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDCTRL.u32), VPSS_PDCTRL.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDeiPdBitMove(HI_U32 u32AppAddr, HI_S32  s32Data)
{
    U_VPSS_PDCTRL VPSS_PDCTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDCTRL.u32));
    VPSS_PDCTRL.bits.bitsmov2r = s32Data + 6;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDCTRL.u32), VPSS_PDCTRL.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDeiDirMch(HI_U32 u32AppAddr, HI_BOOL  bNext)
{
    U_VPSS_PDCTRL VPSS_PDCTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDCTRL.u32));
    VPSS_PDCTRL.bits.dir_mch_l = bNext;
    VPSS_PDCTRL.bits.dir_mch_c = bNext;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDCTRL.u32), VPSS_PDCTRL.u32);
    //  VPSS_INFO("\ndir_mch_l %x\n",pstReg->VPSS_PDCTRL.bits.dir_mch_l);
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetEdgeSmooth(HI_U32 u32AppAddr, HI_BOOL  bEdgeSmooth)
{
    U_VPSS_PDCTRL VPSS_PDCTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDCTRL.u32));
    VPSS_PDCTRL.bits.edge_smooth_en = bEdgeSmooth;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDCTRL.u32), VPSS_PDCTRL.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetLasiMode(HI_U32 u32AppAddr, HI_U32  lasi_mode )
{
    U_VPSS_PDCTRL VPSS_PDCTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDCTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDCTRL.u32));
    VPSS_PDCTRL.bits.lasi_mode  = lasi_mode ;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDCTRL.u32), VPSS_PDCTRL.u32);

    return HI_SUCCESS;
}

/*98m 错=============VPSS_PDBLKTHD*/
HI_S32 VPSS_REG_SetDeiStillBlkThd(HI_U32 u32AppAddr, HI_S8 stillblk_thd)
{
    U_VPSS_PDBLKTHD VPSS_PDBLKTHD;
    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDBLKTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDBLKTHD.u32));
    VPSS_PDBLKTHD.bits.stillblk_thd = stillblk_thd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDBLKTHD.u32), VPSS_PDBLKTHD.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetDeiDiffMovThd(HI_U32 u32AppAddr, HI_S8 diff_movblk_thd)
{
    U_VPSS_PDBLKTHD VPSS_PDBLKTHD;
    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDBLKTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDBLKTHD.u32));
    VPSS_PDBLKTHD.bits.diff_movblk_thd = diff_movblk_thd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDBLKTHD.u32), VPSS_PDBLKTHD.u32);

    return HI_SUCCESS;
}

/*=======================VPSS_PDHISTTHD*/
HI_S32 VPSS_REG_SetMonTkrThd(HI_U32 u32AppAddr, HI_U32 mon_tkr_thr)
{
    U_VPSS_PDHISTTHD       VPSS_PDHISTTHD;
    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDHISTTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDHISTTHD.u32));
    VPSS_PDHISTTHD.bits.mon_tkr_thr = mon_tkr_thr;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDHISTTHD.u32), VPSS_PDHISTTHD.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMonStartIdx(HI_U32 u32AppAddr, HI_U32 mon_start_idx )
{
    U_VPSS_PDHISTTHD       VPSS_PDHISTTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_PDHISTTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDHISTTHD.u32));
    VPSS_PDHISTTHD.bits.mon_start_idx  = mon_start_idx ;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDHISTTHD.u32), VPSS_PDHISTTHD.u32);

    return HI_SUCCESS;
}
/*98m =======================VPSS_PDUMTHD*/

HI_S32 VPSS_REG_SetDeiUmThd(HI_U32 u32AppAddr, HI_S8 *pu8Data)
{
    U_VPSS_PDUMTHD VPSS_PDUMTHD;
    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDUMTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDUMTHD.u32));
    VPSS_PDUMTHD.bits.um_thd0 = pu8Data[0];
    VPSS_PDUMTHD.bits.um_thd1 = pu8Data[1];
    VPSS_PDUMTHD.bits.um_thd2 = pu8Data[2];
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDUMTHD.u32), VPSS_PDUMTHD.u32);

    return HI_SUCCESS;
}
/*98m =======================VPSS_PDPCCCORING*/

HI_S32 VPSS_REG_SetDeiCoring(HI_U32 u32AppAddr, HI_S8 s8CorBlk, HI_S8 s8CorNorm, HI_S8 s8CorTkr)
{
    U_VPSS_PDPCCCORING VPSS_PDPCCCORING;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDPCCCORING.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDPCCCORING.u32));
    VPSS_PDPCCCORING.bits.coring_blk = s8CorBlk;
    VPSS_PDPCCCORING.bits.coring_norm = s8CorNorm;
    VPSS_PDPCCCORING.bits.coring_tkr = s8CorTkr;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDPCCCORING.u32), VPSS_PDPCCCORING.u32);

    return HI_SUCCESS;
}
/*98m =======================VPSS_PDPCCHTHD*/

HI_S32 VPSS_REG_SetDeiPccHThd(HI_U32 u32AppAddr, HI_S8 s8Data)
{
    U_VPSS_PDPCCHTHD VPSS_PDPCCHTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDPCCHTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDPCCHTHD.u32));
    VPSS_PDPCCHTHD.bits.pcc_hthd = s8Data;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDPCCHTHD.u32), VPSS_PDPCCHTHD.u32);

    return HI_SUCCESS;
}
/*98m =======================VPSS_PDPCCVTHD*/

HI_S32 VPSS_REG_SetDeiPccVThd(HI_U32 u32AppAddr, HI_S8 *ps8Data)
{
    U_VPSS_PDPCCVTHD VPSS_PDPCCVTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDPCCVTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDPCCVTHD.u32));
    VPSS_PDPCCVTHD.bits.pcc_vthd0 = ps8Data[0];
    VPSS_PDPCCVTHD.bits.pcc_vthd1 = ps8Data[1];
    VPSS_PDPCCVTHD.bits.pcc_vthd2 = ps8Data[2];
    VPSS_PDPCCVTHD.bits.pcc_vthd3 = ps8Data[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDPCCVTHD.u32), VPSS_PDPCCVTHD.u32);

    return HI_SUCCESS;
}
/*98m =======================VPSS_PDITDIFFVTHD*/

HI_S32 VPSS_REG_SetDeiItDiff(HI_U32 u32AppAddr, HI_S8 *ps8Data)
{
    U_VPSS_PDITDIFFVTHD VPSS_PDITDIFFVTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDITDIFFVTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDITDIFFVTHD.u32));
    VPSS_PDITDIFFVTHD.bits.itdiff_vthd0 = ps8Data[0];
    VPSS_PDITDIFFVTHD.bits.itdiff_vthd1 = ps8Data[1];
    VPSS_PDITDIFFVTHD.bits.itdiff_vthd2 = ps8Data[2];
    VPSS_PDITDIFFVTHD.bits.itdiff_vthd3 = ps8Data[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDITDIFFVTHD.u32), VPSS_PDITDIFFVTHD.u32);

    return HI_SUCCESS;
}

/*98m =======================VPSS_PDLASITHD*/

HI_S32 VPSS_REG_SetDeiLasiCtrl(HI_U32 u32AppAddr, HI_S8 s8Thr, HI_S8 s8EdgeThr, HI_S8 s8lasiThr)
{
    //modify by zz
    U_VPSS_PDLASITHD VPSS_PDLASITHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDLASITHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDLASITHD.u32));
    VPSS_PDLASITHD.bits.lasi_mov_thd = s8lasiThr;
    VPSS_PDLASITHD.bits.lasi_edge_thd = s8EdgeThr;
    VPSS_PDLASITHD.bits.lasi_coring_thd = s8Thr;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDLASITHD.u32), VPSS_PDLASITHD.u32);

    return HI_SUCCESS;
}

/* =======================VPSS_PDLASIMODE0COEF*/

HI_S32 VPSS_REG_SetPdLasiMode0(HI_U32 u32AppAddr, HI_S8 lasi_txt_alpha, HI_S8 lasi_txt_coring )
{

    U_VPSS_PDLASIMODE0COEF VPSS_PDLASIMODE0COEF;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDLASIMODE0COEF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDLASIMODE0COEF.u32));
    VPSS_PDLASIMODE0COEF.bits.lasi_txt_alpha = lasi_txt_alpha;
    VPSS_PDLASIMODE0COEF.bits.lasi_txt_coring  = lasi_txt_coring ;

    VPSS_REG_RegWrite(&(pstReg->VPSS_PDLASIMODE0COEF.u32), VPSS_PDLASIMODE0COEF.u32);

    return HI_SUCCESS;
}
/* =======================VPSS_PDLASIMODE1COEF*/


HI_S32 VPSS_REG_SetPdLasiMode1(HI_U32 u32AppAddr, HI_S8 *ps8Data )
{

    U_VPSS_PDLASIMODE1COEF VPSS_PDLASIMODE1COEF;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_PDLASIMODE1COEF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDLASIMODE1COEF.u32));
    VPSS_PDLASIMODE1COEF.bits.lasi_txt_thd0 = ps8Data[0];
    VPSS_PDLASIMODE1COEF.bits.lasi_txt_thd1  = ps8Data[1];
    VPSS_PDLASIMODE1COEF.bits.lasi_txt_thd2 = ps8Data[2];
    VPSS_PDLASIMODE1COEF.bits.lasi_txt_thd3  = ps8Data[3];

    VPSS_REG_RegWrite(&(pstReg->VPSS_PDLASIMODE1COEF.u32), VPSS_PDLASIMODE1COEF.u32);

    return HI_SUCCESS;
}


/* =======================VPSS_PDREGION*/
HI_S32 VPSS_REG_SetPdRegion(HI_U32 u32AppAddr, HI_U32 region1_y_end, HI_U32  region1_y_stt)
{

    U_VPSS_PDREGION        VPSS_PDREGION;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_PDREGION.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDREGION.u32));
    VPSS_PDREGION.bits.region1_y_end = region1_y_end;
    VPSS_PDREGION.bits.region1_y_stt  = region1_y_stt;
    VPSS_REG_RegWrite(&(pstReg->VPSS_PDREGION.u32), VPSS_PDREGION.u32);

    return HI_SUCCESS;
}



/* =======================VPSS_VHD0_HSP*/

HI_S32 VPSS_REG_SetHspHratio(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32  hratio)
{

    U_VPSS_VHD0_HSP        VPSS_VHD0_HSP;
    U_VPSS_VSD_HSP        VPSS_VSD_HSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_HSP.u32));
            VPSS_VHD0_HSP.bits.hratio = hratio;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_HSP.u32), VPSS_VHD0_HSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
            VPSS_VSD_HSP.bits.hratio = hratio;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;

    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetHspHfirOrder(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  hfir_order)
{

    U_VPSS_VHD0_HSP        VPSS_VHD0_HSP;
    U_VPSS_VSD_HSP        VPSS_VSD_HSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_HSP.u32));
            VPSS_VHD0_HSP.bits.hfir_order = hfir_order;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_HSP.u32), VPSS_VHD0_HSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
            VPSS_VSD_HSP.bits.hfir_order = hfir_order;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;

    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetHspHchfirEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  hchfir_en)
{

    U_VPSS_VHD0_HSP        VPSS_VHD0_HSP;
    U_VPSS_VSD_HSP        VPSS_VSD_HSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_HSP.u32));
            VPSS_VHD0_HSP.bits.hchfir_en = hchfir_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_HSP.u32), VPSS_VHD0_HSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
            VPSS_VSD_HSP.bits.hchfir_en = hchfir_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;

    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetHspHlfirEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  hlfir_en)
{

    U_VPSS_VHD0_HSP        VPSS_VHD0_HSP;
    U_VPSS_VSD_HSP        VPSS_VSD_HSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_HSP.u32));
            VPSS_VHD0_HSP.bits.hlfir_en = hlfir_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_HSP.u32), VPSS_VHD0_HSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
            VPSS_VSD_HSP.bits.hlfir_en = hlfir_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;

    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetHspHchmidEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  hchmid_en)
{

    U_VPSS_VHD0_HSP        VPSS_VHD0_HSP;
    U_VPSS_VSD_HSP        VPSS_VSD_HSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_HSP.u32));
            VPSS_VHD0_HSP.bits.hchmid_en = hchmid_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_HSP.u32), VPSS_VHD0_HSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
            VPSS_VSD_HSP.bits.hchmid_en = hchmid_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetHspHlmidEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  hlmid_en)
{

    U_VPSS_VHD0_HSP        VPSS_VHD0_HSP;
    U_VPSS_VSD_HSP        VPSS_VSD_HSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_HSP.u32));
            VPSS_VHD0_HSP.bits.hlmid_en = hlmid_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_HSP.u32), VPSS_VHD0_HSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
            VPSS_VSD_HSP.bits.hlmid_en = hlmid_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetHspHchmscEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  hchmsc_en)
{

    U_VPSS_VHD0_HSP        VPSS_VHD0_HSP;
    U_VPSS_VSD_HSP        VPSS_VSD_HSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_HSP.u32));
            VPSS_VHD0_HSP.bits.hchmsc_en = hchmsc_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_HSP.u32), VPSS_VHD0_HSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
            VPSS_VSD_HSP.bits.hchmsc_en = hchmsc_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetHspHlmscEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  hlmsc_en)
{

    U_VPSS_VHD0_HSP        VPSS_VHD0_HSP;
    U_VPSS_VSD_HSP        VPSS_VSD_HSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_HSP.u32));
            VPSS_VHD0_HSP.bits.hlmsc_en = hlmsc_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_HSP.u32), VPSS_VHD0_HSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
            VPSS_VSD_HSP.bits.hlmsc_en = hlmsc_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}
#if 0
/*===========================VPSS_VHD0_HLOFFSET*/
HI_S32 VPSS_REG_SetHspOffSet(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, \
                             HI_U32 hor_loffset, HI_U32 hor_coffset)
{

    U_VPSS_VHD0_HLOFFSET    VPSS_VHD0_HLOFFSET;
    U_VPSS_VSD_HLOFFSET    VPSS_VSD_HLOFFSET;

    U_VPSS_VHD0_HCOFFSET    VPSS_VHD0_HCOFFSET;
    U_VPSS_VSD_HCOFFSET    VPSS_VSD_HCOFFSET;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_HLOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_HLOFFSET.u32));
            VPSS_VHD0_HLOFFSET.bits.hor_loffset = hor_loffset;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_HLOFFSET.u32), VPSS_VHD0_HLOFFSET.u32);

            VPSS_VHD0_HCOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_HCOFFSET.u32));
            VPSS_VHD0_HCOFFSET.bits.hor_coffset = hor_coffset;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_HCOFFSET.u32), VPSS_VHD0_HCOFFSET.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_HLOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HLOFFSET.u32));
            VPSS_VSD_HLOFFSET.bits.hor_loffset = hor_loffset;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HLOFFSET.u32), VPSS_VSD_HLOFFSET.u32);

            VPSS_VSD_HCOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HCOFFSET.u32));
            VPSS_VSD_HCOFFSET.bits.hor_coffset = hor_coffset;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HCOFFSET.u32), VPSS_VSD_HCOFFSET.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}





/*===========================VPSS_VHD0_VSP*/


HI_S32 VPSS_REG_SetVspZmeInFmt(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, VPSS_REG_ZME_FMT_E  zme_in_fmt)
{

    U_VPSS_VHD0_VSP        VPSS_VHD0_VSP;
    U_VPSS_VSD_VSP        VPSS_VSD_VSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_VSP.u32));
            VPSS_VHD0_VSP.bits.zme_in_fmt = zme_in_fmt;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_VSP.u32), VPSS_VHD0_VSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
            VPSS_VSD_VSP.bits.zme_in_fmt = zme_in_fmt;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVspZmeOutFmt(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, VPSS_REG_ZME_FMT_E  zme_out_fmt)
{

    U_VPSS_VHD0_VSP        VPSS_VHD0_VSP;
    U_VPSS_VSD_VSP        VPSS_VSD_VSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_VSP.u32));
            VPSS_VHD0_VSP.bits.zme_out_fmt = zme_out_fmt;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_VSP.u32), VPSS_VHD0_VSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
            VPSS_VSD_VSP.bits.zme_out_fmt = zme_out_fmt;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVspVchfir_En(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  vchfir_en)
{

    U_VPSS_VHD0_VSP        VPSS_VHD0_VSP;
    U_VPSS_VSD_VSP        VPSS_VSD_VSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_VSP.u32));
            VPSS_VHD0_VSP.bits.vchfir_en = vchfir_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_VSP.u32), VPSS_VHD0_VSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
            VPSS_VSD_VSP.bits.vchfir_en = vchfir_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVspVlfir_En(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  vlfir_en)
{

    U_VPSS_VHD0_VSP        VPSS_VHD0_VSP;
    U_VPSS_VSD_VSP        VPSS_VSD_VSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_VSP.u32));
            VPSS_VHD0_VSP.bits.vlfir_en = vlfir_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_VSP.u32), VPSS_VHD0_VSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
            VPSS_VSD_VSP.bits.vlfir_en = vlfir_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVspVchmid_En(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  vchmid_en)
{

    U_VPSS_VHD0_VSP        VPSS_VHD0_VSP;
    U_VPSS_VSD_VSP        VPSS_VSD_VSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_VSP.u32));
            VPSS_VHD0_VSP.bits.vchmid_en = vchmid_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_VSP.u32), VPSS_VHD0_VSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
            VPSS_VSD_VSP.bits.vchmid_en = vchmid_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVspVlmid_En(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  vlmid_en)
{

    U_VPSS_VHD0_VSP        VPSS_VHD0_VSP;
    U_VPSS_VSD_VSP        VPSS_VSD_VSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_VSP.u32));
            VPSS_VHD0_VSP.bits.vlmid_en = vlmid_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_VSP.u32), VPSS_VHD0_VSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
            VPSS_VSD_VSP.bits.vlmid_en = vlmid_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetVspVchmsc_En(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  vchmsc_en)
{

    U_VPSS_VHD0_VSP        VPSS_VHD0_VSP;
    U_VPSS_VSD_VSP        VPSS_VSD_VSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_VSP.u32));
            VPSS_VHD0_VSP.bits.vchmsc_en = vchmsc_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_VSP.u32), VPSS_VHD0_VSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
            VPSS_VSD_VSP.bits.vchmsc_en = vchmsc_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVspVlmsc_En(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  vlmsc_en)
{

    U_VPSS_VHD0_VSP        VPSS_VHD0_VSP;
    U_VPSS_VSD_VSP        VPSS_VSD_VSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_VSP.u32));
            VPSS_VHD0_VSP.bits.vlmsc_en = vlmsc_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_VSP.u32), VPSS_VHD0_VSP.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
            VPSS_VSD_VSP.bits.vlmsc_en = vlmsc_en;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}

/*=======================VPSS_VHD0_VSR*/
HI_S32 VPSS_REG_SetVspVratio_En(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32  vratio )
{

    U_VPSS_VSD_VSR        VPSS_VHD0_VSR;
    U_VPSS_VSD_VSR         VPSS_VSD_VSR;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_VSR.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_VSR.u32));
            VPSS_VHD0_VSR.bits.vratio = vratio;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_VSR.u32), VPSS_VHD0_VSR.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_VSR.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSR.u32));
            VPSS_VSD_VSR.bits.vratio = vratio;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSR.u32), VPSS_VSD_VSR.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}


/*=======================VPSS_VHD0_VSR*/
HI_S32 VPSS_REG_SetVoffset(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, \
                           HI_U32 vchroma_offset, HI_U32 vluma_offset )
{
    U_VPSS_VHD0_VOFFSET    VPSS_VHD0_VOFFSET;
    U_VPSS_VSD_VOFFSET     VPSS_VSD_VOFFSET;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD0_VOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD0_VOFFSET.u32));
            VPSS_VHD0_VOFFSET.bits.vchroma_offset = vchroma_offset;
            VPSS_VHD0_VOFFSET.bits.vluma_offset = vluma_offset;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD0_VOFFSET.u32), VPSS_VHD0_VOFFSET.u32);
            break;

        case VPSS_REG_SD:
            VPSS_VSD_VOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VOFFSET.u32));
            VPSS_VSD_VOFFSET.bits.vchroma_offset = vchroma_offset;
            VPSS_VSD_VOFFSET.bits.vluma_offset = vluma_offset;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VOFFSET.u32), VPSS_VSD_VOFFSET.u32);
            break;

        default:
            VPSS_FATAL("un-known VPSS_REG_PORT_E!\n");
            break;
    }

    return HI_SUCCESS;
}
#endif
//================================================================================

/********************************/


/*=======================VPSS_HSPCFG1*/
HI_S32 VPSS_REG_SetHspCfg1(HI_U32 u32AppAddr, HI_S8 const *pData )
{
    U_VPSS_HSPCFG1         VPSS_HSPCFG1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG1.u32));
    VPSS_HSPCFG1.bits.hsp_hf0_tmp0 = pData[0];
    VPSS_HSPCFG1.bits.hsp_hf0_tmp1 = pData[1];
    VPSS_HSPCFG1.bits.hsp_hf0_tmp2 = pData[2];
    VPSS_HSPCFG1.bits.hsp_hf0_tmp3 = pData[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG1.u32), VPSS_HSPCFG1.u32);

    return HI_SUCCESS;
}

/*=======================VPSS_HSPCFG2*/
HI_S32 VPSS_REG_SetHspCfg2(HI_U32 u32AppAddr, HI_U32 hsp_hf0_coring )
{
    U_VPSS_HSPCFG2         VPSS_HSPCFG2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG2.u32));
    VPSS_HSPCFG2.bits.hsp_hf0_coring = hsp_hf0_coring;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG2.u32), VPSS_HSPCFG2.u32);

    return HI_SUCCESS;
}
/*=======================VPSS_HSPCFG3*/
HI_S32 VPSS_RSEG_SetHspCfg3(HI_U32 u32AppAddr, \
                            HI_S32 hsp_hf0_gainpos, \
                            HI_S32 hsp_hf0_gainneg  )
{
    U_VPSS_HSPCFG3         VPSS_HSPCFG3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG3.u32));
    VPSS_HSPCFG3.bits.hsp_hf0_gainpos = hsp_hf0_gainpos;
    VPSS_HSPCFG3.bits.hsp_hf0_gainneg = hsp_hf0_gainneg;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG3.u32), VPSS_HSPCFG3.u32);

    return HI_SUCCESS;
}

/*=======================VPSS_HSPCFG4*/
HI_S32 VPSS_RSEG_SetHspCfg4(HI_U32 u32AppAddr, \
                            HI_U8 hsp_hf0_overth, \
                            HI_U8 hsp_hf0_underth, \
                            HI_U8 hsp_hf0_mixratio, \
                            HI_U8 hsp_hf0_winsize, \
                            HI_BOOL hsp_hf0_adpshoot_en)
{
    U_VPSS_HSPCFG4        VPSS_HSPCFG4;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG4.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG4.u32));
    VPSS_HSPCFG4.bits.hsp_hf0_overth = hsp_hf0_overth;
    VPSS_HSPCFG4.bits.hsp_hf0_underth = hsp_hf0_underth;
    VPSS_HSPCFG4.bits.hsp_hf0_mixratio = hsp_hf0_mixratio;
    VPSS_HSPCFG4.bits.hsp_hf0_winsize = hsp_hf0_winsize;
    VPSS_HSPCFG4.bits.hsp_hf0_adpshoot_en = hsp_hf0_adpshoot_en;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG4.u32), VPSS_HSPCFG4.u32);

    return HI_SUCCESS;
}
/*=======================VPSS_HSPCFG5*/
HI_S32 VPSS_REG_SetHspCfg5(HI_U32 u32AppAddr, HI_S8 const *pData )
{
    U_VPSS_HSPCFG5         VPSS_HSPCFG5;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG5.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG5.u32));
    VPSS_HSPCFG5.bits.hsp_hf1_tmp0 = pData[0];
    VPSS_HSPCFG5.bits.hsp_hf1_tmp1 = pData[1];
    VPSS_HSPCFG5.bits.hsp_hf1_tmp2 = pData[2];
    VPSS_HSPCFG5.bits.hsp_hf1_tmp3 = pData[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG5.u32), VPSS_HSPCFG5.u32);

    return HI_SUCCESS;
}


/*=======================VPSS_HSPCFG6*/
HI_S32 VPSS_REG_SetHspCfg6(HI_U32 u32AppAddr, HI_U32 hsp_hf1_coring )
{
    U_VPSS_HSPCFG6         VPSS_HSPCFG6;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG6.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG6.u32));
    VPSS_HSPCFG6.bits.hsp_hf1_coring = hsp_hf1_coring;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG6.u32), VPSS_HSPCFG6.u32);

    return HI_SUCCESS;
}

/*=======================VPSS_HSPCFG7*/
HI_S32 VPSS_REG_SetHspCfg7(HI_U32 u32AppAddr, \
                           HI_S32 hsp_hf1_gainpos, \
                           HI_S32 hsp_hf1_gainneg )
{
    U_VPSS_HSPCFG7         VPSS_HSPCFG7;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG7.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG7.u32));
    VPSS_HSPCFG7.bits.hsp_hf1_gainpos = hsp_hf1_gainpos;
    VPSS_HSPCFG7.bits.hsp_hf1_gainneg = hsp_hf1_gainneg;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG7.u32), VPSS_HSPCFG7.u32);

    return HI_SUCCESS;
}

/*=======================VPSS_HSPCFG8*/
HI_S32 VPSS_RSEG_SetHspCfg8(HI_U32 u32AppAddr, \
                            HI_U8 hsp_hf1_overth, \
                            HI_U8 hsp_hf1_underth, \
                            HI_U8 hsp_hf1_mixratio, \
                            HI_U8 hsp_hf1_winsize, \
                            HI_BOOL hsp_hf1_adpshoot_en)
{
    U_VPSS_HSPCFG8        VPSS_HSPCFG8;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG8.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG8.u32));
    VPSS_HSPCFG8.bits.hsp_hf1_overth = hsp_hf1_overth;
    VPSS_HSPCFG8.bits.hsp_hf1_underth = hsp_hf1_underth;
    VPSS_HSPCFG8.bits.hsp_hf1_mixratio = hsp_hf1_mixratio;
    VPSS_HSPCFG8.bits.hsp_hf1_winsize = hsp_hf1_winsize;
    VPSS_HSPCFG8.bits.hsp_hf1_adpshoot_en = hsp_hf1_adpshoot_en;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG8.u32), VPSS_HSPCFG8.u32);

    return HI_SUCCESS;
}
/*=======================VPSS_HSPCFG9*/
HI_S32 VPSS_RSEG_SetHspCfg9(HI_U32 u32AppAddr, \
                            HI_U8   hsp_cdti_gain, \
                            HI_U8    hsp_ldti_gain, \
                            HI_U8    hsp_lti_ratio, \
                            HI_U8    hsp_hf_shootdiv)
{
    U_VPSS_HSPCFG9        VPSS_HSPCFG9;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG9.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG9.u32));
    VPSS_HSPCFG9.bits.hsp_cdti_gain = hsp_cdti_gain;
    VPSS_HSPCFG9.bits.hsp_ldti_gain = hsp_ldti_gain;
    VPSS_HSPCFG9.bits.hsp_lti_ratio = hsp_lti_ratio;
    VPSS_HSPCFG9.bits.hsp_hf_shootdiv = hsp_hf_shootdiv;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG9.u32), VPSS_HSPCFG9.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_RSEG_SetHspCfg9Ct_En(HI_U32 u32AppAddr, HI_BOOL hsp_ctih_en)
{
    U_VPSS_HSPCFG9        VPSS_HSPCFG9;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG9.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG9.u32));
    VPSS_HSPCFG9.bits.hsp_ctih_en = hsp_ctih_en;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG9.u32), VPSS_HSPCFG9.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_RSEG_SetHspCfg9Lt_En(HI_U32 u32AppAddr, HI_BOOL hsp_ltih_en)
{
    U_VPSS_HSPCFG9        VPSS_HSPCFG9;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG9.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG9.u32));
    VPSS_HSPCFG9.bits.hsp_ltih_en = hsp_ltih_en;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG9.u32), VPSS_HSPCFG9.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_RSEG_SetHspCfg9H1_En(HI_U32 u32AppAddr, HI_BOOL hsp_h1_en)
{
    U_VPSS_HSPCFG9        VPSS_HSPCFG9;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG9.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG9.u32));
    VPSS_HSPCFG9.bits.hsp_h1_en = hsp_h1_en;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG9.u32), VPSS_HSPCFG9.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_RSEG_SetHspCfg9H0_En(HI_U32 u32AppAddr, HI_BOOL hsp_h0_en)
{
    U_VPSS_HSPCFG9        VPSS_HSPCFG9;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG9.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG9.u32));
    VPSS_HSPCFG9.bits.hsp_h0_en = hsp_h0_en;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG9.u32), VPSS_HSPCFG9.u32);

    return HI_SUCCESS;
}
/*=======================VPSS_HSPCFG10*/
HI_S32 VPSS_RSEG_SetHspCfg10(HI_U32 u32AppAddr, \
                             HI_U32 hsp_glb_underth, \
                             HI_U32 hsp_glb_overth, \
                             HI_U32 hsp_mk_mode, \
                             HI_U32 hsp_peak_ratio, \
                             HI_BOOL hsp_mk_en)
{
    U_VPSS_HSPCFG10        VPSS_HSPCFG10;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSPCFG10.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSPCFG10.u32));
    VPSS_HSPCFG10.bits.hsp_glb_underth = hsp_glb_underth;
    VPSS_HSPCFG10.bits.hsp_glb_overth = hsp_glb_overth;
    VPSS_HSPCFG10.bits.hsp_mk_mode = hsp_mk_mode;
    VPSS_HSPCFG10.bits.hsp_peak_ratio = hsp_peak_ratio;
    VPSS_HSPCFG10.bits.hsp_mk_en = hsp_mk_en;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSPCFG10.u32), VPSS_HSPCFG10.u32);

    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetDREn(HI_U32 u32AppAddr, HI_BOOL bEnDR)
{
    U_VPSS_CTRL VPSS_CTRL;
    //U_VPSS_DNR_CTRL VPSS_DNR_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.dr_en = bEnDR;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRDemoEn(HI_U32 u32AppAddr, HI_BOOL bEnDRDemo)
{
    U_VPSS_DR_CFG1 VPSS_DR_CFG1;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DR_CFG1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DR_CFG1.u32));
    VPSS_DR_CFG1.bits.dr_demo_en = bEnDRDemo;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DR_CFG1.u32), VPSS_DR_CFG1.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetDRThl(HI_U32 u32AppAddr, HI_U8 u8thrmdfangctrst, HI_U8 u8throvshtminang,
                         HI_U8 u8drstrenth, HI_U8 u8ovtstrenth)
{
    U_VPSS_DR_THR VPSS_DR_THR;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DR_THR.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DR_THR.u32));
    VPSS_DR_THR.bits.regthrmdfangctrst = u8thrmdfangctrst;
    VPSS_DR_THR.bits.regthrovshtminang = u8throvshtminang;
    VPSS_DR_THR.bits.regdrstrenth = u8drstrenth;
    VPSS_DR_THR.bits.regovtstrenth = u8ovtstrenth;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DR_THR.u32), VPSS_DR_THR.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLSWStrLUT0(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLSWSTRLUT0 VPSS_DRLSWSTRLUT0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLSWSTRLUT0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLSWSTRLUT0.u32));
    VPSS_DRLSWSTRLUT0.bits.lswstrlut00 = pu8Lut[0];
    VPSS_DRLSWSTRLUT0.bits.lswstrlut10 = pu8Lut[1];
    VPSS_DRLSWSTRLUT0.bits.lswstrlut20 = pu8Lut[2];
    VPSS_DRLSWSTRLUT0.bits.lswstrlut30 = pu8Lut[3];
    VPSS_DRLSWSTRLUT0.bits.lswstrlut40 = pu8Lut[4];
    VPSS_DRLSWSTRLUT0.bits.lswstrlut50 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLSWSTRLUT0.u32), VPSS_DRLSWSTRLUT0.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLSWStrLUT1(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLSWSTRLUT1 VPSS_DRLSWSTRLUT1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLSWSTRLUT1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLSWSTRLUT1.u32));
    VPSS_DRLSWSTRLUT1.bits.lswstrlut01 = pu8Lut[0];
    VPSS_DRLSWSTRLUT1.bits.lswstrlut11 = pu8Lut[1];
    VPSS_DRLSWSTRLUT1.bits.lswstrlut21 = pu8Lut[2];
    VPSS_DRLSWSTRLUT1.bits.lswstrlut31 = pu8Lut[3];
    VPSS_DRLSWSTRLUT1.bits.lswstrlut41 = pu8Lut[4];
    VPSS_DRLSWSTRLUT1.bits.lswstrlut51 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLSWSTRLUT1.u32), VPSS_DRLSWSTRLUT1.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLSWStrLUT2(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLSWSTRLUT2 VPSS_DRLSWSTRLUT2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLSWSTRLUT2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLSWSTRLUT2.u32));
    VPSS_DRLSWSTRLUT2.bits.lswstrlut02 = pu8Lut[0];
    VPSS_DRLSWSTRLUT2.bits.lswstrlut12 = pu8Lut[1];
    VPSS_DRLSWSTRLUT2.bits.lswstrlut22 = pu8Lut[2];
    VPSS_DRLSWSTRLUT2.bits.lswstrlut32 = pu8Lut[3];
    VPSS_DRLSWSTRLUT2.bits.lswstrlut42 = pu8Lut[4];
    VPSS_DRLSWSTRLUT2.bits.lswstrlut52 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLSWSTRLUT2.u32), VPSS_DRLSWSTRLUT2.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLSWStrLUT3(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLSWSTRLUT3 VPSS_DRLSWSTRLUT3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLSWSTRLUT3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLSWSTRLUT3.u32));
    VPSS_DRLSWSTRLUT3.bits.lswstrlut03 = pu8Lut[0];
    VPSS_DRLSWSTRLUT3.bits.lswstrlut13 = pu8Lut[1];
    VPSS_DRLSWSTRLUT3.bits.lswstrlut23 = pu8Lut[2];
    VPSS_DRLSWSTRLUT3.bits.lswstrlut33 = pu8Lut[3];
    VPSS_DRLSWSTRLUT3.bits.lswstrlut43 = pu8Lut[4];
    VPSS_DRLSWSTRLUT3.bits.lswstrlut53 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLSWSTRLUT3.u32), VPSS_DRLSWSTRLUT3.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLSWStrLUT4(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLSWSTRLUT4 VPSS_DRLSWSTRLUT4;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLSWSTRLUT4.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLSWSTRLUT4.u32));
    VPSS_DRLSWSTRLUT4.bits.lswstrlut04 = pu8Lut[0];
    VPSS_DRLSWSTRLUT4.bits.lswstrlut14 = pu8Lut[1];
    VPSS_DRLSWSTRLUT4.bits.lswstrlut24 = pu8Lut[2];
    VPSS_DRLSWSTRLUT4.bits.lswstrlut34 = pu8Lut[3];
    VPSS_DRLSWSTRLUT4.bits.lswstrlut44 = pu8Lut[4];
    VPSS_DRLSWSTRLUT4.bits.lswstrlut54 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLSWSTRLUT4.u32), VPSS_DRLSWSTRLUT4.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLSWStrLUT5(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLSWSTRLUT5 VPSS_DRLSWSTRLUT5;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLSWSTRLUT5.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLSWSTRLUT5.u32));
    VPSS_DRLSWSTRLUT5.bits.lswstrlut05 = pu8Lut[0];
    VPSS_DRLSWSTRLUT5.bits.lswstrlut15 = pu8Lut[1];
    VPSS_DRLSWSTRLUT5.bits.lswstrlut25 = pu8Lut[2];
    VPSS_DRLSWSTRLUT5.bits.lswstrlut35 = pu8Lut[3];
    VPSS_DRLSWSTRLUT5.bits.lswstrlut45 = pu8Lut[4];
    VPSS_DRLSWSTRLUT5.bits.lswstrlut55 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLSWSTRLUT5.u32), VPSS_DRLSWSTRLUT5.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLSWStrLUT6(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLSWSTRLUT6 VPSS_DRLSWSTRLUT6;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLSWSTRLUT6.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLSWSTRLUT6.u32));
    VPSS_DRLSWSTRLUT6.bits.lswstrlut06 = pu8Lut[0];
    VPSS_DRLSWSTRLUT6.bits.lswstrlut16 = pu8Lut[1];
    VPSS_DRLSWSTRLUT6.bits.lswstrlut26 = pu8Lut[2];
    VPSS_DRLSWSTRLUT6.bits.lswstrlut36 = pu8Lut[3];
    VPSS_DRLSWSTRLUT6.bits.lswstrlut46 = pu8Lut[4];
    VPSS_DRLSWSTRLUT6.bits.lswstrlut56 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLSWSTRLUT6.u32), VPSS_DRLSWSTRLUT6.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLSWStrLUT7(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLSWSTRLUT7 VPSS_DRLSWSTRLUT7;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLSWSTRLUT7.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLSWSTRLUT7.u32));
    VPSS_DRLSWSTRLUT7.bits.lswstrlut07 = pu8Lut[0];
    VPSS_DRLSWSTRLUT7.bits.lswstrlut17 = pu8Lut[1];
    VPSS_DRLSWSTRLUT7.bits.lswstrlut27 = pu8Lut[2];
    VPSS_DRLSWSTRLUT7.bits.lswstrlut37 = pu8Lut[3];
    VPSS_DRLSWSTRLUT7.bits.lswstrlut47 = pu8Lut[4];
    VPSS_DRLSWSTRLUT7.bits.lswstrlut57 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLSWSTRLUT7.u32), VPSS_DRLSWSTRLUT7.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLSWStrLUT8(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLSWSTRLUT8 VPSS_DRLSWSTRLUT8;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLSWSTRLUT8.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLSWSTRLUT8.u32));
    VPSS_DRLSWSTRLUT8.bits.lswstrlut08 = pu8Lut[0];
    VPSS_DRLSWSTRLUT8.bits.lswstrlut18 = pu8Lut[1];
    VPSS_DRLSWSTRLUT8.bits.lswstrlut28 = pu8Lut[2];
    VPSS_DRLSWSTRLUT8.bits.lswstrlut38 = pu8Lut[3];
    VPSS_DRLSWSTRLUT8.bits.lswstrlut48 = pu8Lut[4];
    VPSS_DRLSWSTRLUT8.bits.lswstrlut58 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLSWSTRLUT8.u32), VPSS_DRLSWSTRLUT8.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLRWStrLUT0(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLRWSTRLUT0 VPSS_DRLRWSTRLUT0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLRWSTRLUT0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLRWSTRLUT0.u32));
    VPSS_DRLRWSTRLUT0.bits.lrwstrlut00 = pu8Lut[0];
    VPSS_DRLRWSTRLUT0.bits.lrwstrlut10 = pu8Lut[1];
    VPSS_DRLRWSTRLUT0.bits.lrwstrlut20 = pu8Lut[2];
    VPSS_DRLRWSTRLUT0.bits.lrwstrlut30 = pu8Lut[3];
    VPSS_DRLRWSTRLUT0.bits.lrwstrlut40 = pu8Lut[4];
    VPSS_DRLRWSTRLUT0.bits.lrwstrlut50 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLRWSTRLUT0.u32), VPSS_DRLRWSTRLUT0.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLRWStrLUT1(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLRWSTRLUT1 VPSS_DRLRWSTRLUT1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLRWSTRLUT1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLRWSTRLUT1.u32));
    VPSS_DRLRWSTRLUT1.bits.lrwstrlut01 = pu8Lut[0];
    VPSS_DRLRWSTRLUT1.bits.lrwstrlut11 = pu8Lut[1];
    VPSS_DRLRWSTRLUT1.bits.lrwstrlut21 = pu8Lut[2];
    VPSS_DRLRWSTRLUT1.bits.lrwstrlut31 = pu8Lut[3];
    VPSS_DRLRWSTRLUT1.bits.lrwstrlut41 = pu8Lut[4];
    VPSS_DRLRWSTRLUT1.bits.lrwstrlut51 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLRWSTRLUT1.u32), VPSS_DRLRWSTRLUT1.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLRWStrLUT2(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLRWSTRLUT2 VPSS_DRLRWSTRLUT2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLRWSTRLUT2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLRWSTRLUT2.u32));
    VPSS_DRLRWSTRLUT2.bits.lrwstrlut02 = pu8Lut[0];
    VPSS_DRLRWSTRLUT2.bits.lrwstrlut12 = pu8Lut[1];
    VPSS_DRLRWSTRLUT2.bits.lrwstrlut22 = pu8Lut[2];
    VPSS_DRLRWSTRLUT2.bits.lrwstrlut32 = pu8Lut[3];
    VPSS_DRLRWSTRLUT2.bits.lrwstrlut42 = pu8Lut[4];
    VPSS_DRLRWSTRLUT2.bits.lrwstrlut52 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLRWSTRLUT2.u32), VPSS_DRLRWSTRLUT2.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLRWStrLUT3(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLRWSTRLUT3 VPSS_DRLRWSTRLUT3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLRWSTRLUT3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLRWSTRLUT3.u32));
    VPSS_DRLRWSTRLUT3.bits.lrwstrlut03 = pu8Lut[0];
    VPSS_DRLRWSTRLUT3.bits.lrwstrlut13 = pu8Lut[1];
    VPSS_DRLRWSTRLUT3.bits.lrwstrlut23 = pu8Lut[2];
    VPSS_DRLRWSTRLUT3.bits.lrwstrlut33 = pu8Lut[3];
    VPSS_DRLRWSTRLUT3.bits.lrwstrlut43 = pu8Lut[4];
    VPSS_DRLRWSTRLUT3.bits.lrwstrlut53 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLRWSTRLUT3.u32), VPSS_DRLRWSTRLUT3.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLRWStrLUT4(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLRWSTRLUT4 VPSS_DRLRWSTRLUT4;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLRWSTRLUT4.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLRWSTRLUT4.u32));
    VPSS_DRLRWSTRLUT4.bits.lrwstrlut04 = pu8Lut[0];
    VPSS_DRLRWSTRLUT4.bits.lrwstrlut14 = pu8Lut[1];
    VPSS_DRLRWSTRLUT4.bits.lrwstrlut24 = pu8Lut[2];
    VPSS_DRLRWSTRLUT4.bits.lrwstrlut34 = pu8Lut[3];
    VPSS_DRLRWSTRLUT4.bits.lrwstrlut44 = pu8Lut[4];
    VPSS_DRLRWSTRLUT4.bits.lrwstrlut54 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLRWSTRLUT4.u32), VPSS_DRLRWSTRLUT4.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLRWStrLUT5(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLRWSTRLUT5 VPSS_DRLRWSTRLUT5;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLRWSTRLUT5.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLRWSTRLUT5.u32));
    VPSS_DRLRWSTRLUT5.bits.lrwstrlut05 = pu8Lut[0];
    VPSS_DRLRWSTRLUT5.bits.lrwstrlut15 = pu8Lut[1];
    VPSS_DRLRWSTRLUT5.bits.lrwstrlut25 = pu8Lut[2];
    VPSS_DRLRWSTRLUT5.bits.lrwstrlut35 = pu8Lut[3];
    VPSS_DRLRWSTRLUT5.bits.lrwstrlut45 = pu8Lut[4];
    VPSS_DRLRWSTRLUT5.bits.lrwstrlut55 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLRWSTRLUT5.u32), VPSS_DRLRWSTRLUT5.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLRWStrLUT6(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLRWSTRLUT6 VPSS_DRLRWSTRLUT6;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLRWSTRLUT6.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLRWSTRLUT6.u32));
    VPSS_DRLRWSTRLUT6.bits.lrwstrlut06 = pu8Lut[0];
    VPSS_DRLRWSTRLUT6.bits.lrwstrlut16 = pu8Lut[1];
    VPSS_DRLRWSTRLUT6.bits.lrwstrlut26 = pu8Lut[2];
    VPSS_DRLRWSTRLUT6.bits.lrwstrlut36 = pu8Lut[3];
    VPSS_DRLRWSTRLUT6.bits.lrwstrlut46 = pu8Lut[4];
    VPSS_DRLRWSTRLUT6.bits.lrwstrlut56 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLRWSTRLUT6.u32), VPSS_DRLRWSTRLUT6.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLRWStrLUT7(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLRWSTRLUT7 VPSS_DRLRWSTRLUT7;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLRWSTRLUT7.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLRWSTRLUT7.u32));
    VPSS_DRLRWSTRLUT7.bits.lrwstrlut07 = pu8Lut[0];
    VPSS_DRLRWSTRLUT7.bits.lrwstrlut17 = pu8Lut[1];
    VPSS_DRLRWSTRLUT7.bits.lrwstrlut27 = pu8Lut[2];
    VPSS_DRLRWSTRLUT7.bits.lrwstrlut37 = pu8Lut[3];
    VPSS_DRLRWSTRLUT7.bits.lrwstrlut47 = pu8Lut[4];
    VPSS_DRLRWSTRLUT7.bits.lrwstrlut57 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLRWSTRLUT7.u32), VPSS_DRLRWSTRLUT7.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLRWStrLUT8(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLRWSTRLUT8 VPSS_DRLRWSTRLUT8;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLRWSTRLUT8.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLRWSTRLUT8.u32));
    VPSS_DRLRWSTRLUT8.bits.lrwstrlut08 = pu8Lut[0];
    VPSS_DRLRWSTRLUT8.bits.lrwstrlut18 = pu8Lut[1];
    VPSS_DRLRWSTRLUT8.bits.lrwstrlut28 = pu8Lut[2];
    VPSS_DRLRWSTRLUT8.bits.lrwstrlut38 = pu8Lut[3];
    VPSS_DRLRWSTRLUT8.bits.lrwstrlut48 = pu8Lut[4];
    VPSS_DRLRWSTRLUT8.bits.lrwstrlut58 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLRWSTRLUT8.u32), VPSS_DRLRWSTRLUT8.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLSWAdjustLUT(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLSWSTRADJUSTLUT0 VPSS_DRLSWSTRADJUSTLUT0;
    U_VPSS_DRLSWSTRADJUSTLUT1 VPSS_DRLSWSTRADJUSTLUT1;
    U_VPSS_DRLSWSTRADJUSTLUT2 VPSS_DRLSWSTRADJUSTLUT2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLSWSTRADJUSTLUT0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLSWSTRADJUSTLUT0.u32));
    VPSS_DRLSWSTRADJUSTLUT0.bits.dr_lswadjlut0 = pu8Lut[0];
    VPSS_DRLSWSTRADJUSTLUT0.bits.dr_lswadjlut1 = pu8Lut[1];
    VPSS_DRLSWSTRADJUSTLUT0.bits.dr_lswadjlut2 = pu8Lut[2];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLSWSTRADJUSTLUT0.u32), VPSS_DRLSWSTRADJUSTLUT0.u32);

    VPSS_DRLSWSTRADJUSTLUT1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLSWSTRADJUSTLUT1.u32));
    VPSS_DRLSWSTRADJUSTLUT1.bits.dr_lswadjlut3 = pu8Lut[3];
    VPSS_DRLSWSTRADJUSTLUT1.bits.dr_lswadjlut4 = pu8Lut[4];
    VPSS_DRLSWSTRADJUSTLUT1.bits.dr_lswadjlut5 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLSWSTRADJUSTLUT1.u32), VPSS_DRLSWSTRADJUSTLUT1.u32);

    VPSS_DRLSWSTRADJUSTLUT2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLSWSTRADJUSTLUT2.u32));
    VPSS_DRLSWSTRADJUSTLUT2.bits.dr_lswadjlut6 = pu8Lut[6];
    VPSS_DRLSWSTRADJUSTLUT2.bits.dr_lswadjlut7 = pu8Lut[7];
    VPSS_DRLSWSTRADJUSTLUT2.bits.dr_lswadjlut8 = pu8Lut[8];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLSWSTRADJUSTLUT2.u32), VPSS_DRLSWSTRADJUSTLUT2.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRLRWAdjustLUT(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRLRWSTRADJUSTLUT0 VPSS_DRLRWSTRADJUSTLUT0;
    U_VPSS_DRLRWSTRADJUSTLUT1 VPSS_DRLRWSTRADJUSTLUT1;
    U_VPSS_DRLRWSTRADJUSTLUT2 VPSS_DRLRWSTRADJUSTLUT2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRLRWSTRADJUSTLUT0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLRWSTRADJUSTLUT0.u32));
    VPSS_DRLRWSTRADJUSTLUT0.bits.dr_lrwadjlut0 = pu8Lut[0];
    VPSS_DRLRWSTRADJUSTLUT0.bits.dr_lrwadjlut1 = pu8Lut[1];
    VPSS_DRLRWSTRADJUSTLUT0.bits.dr_lrwadjlut2 = pu8Lut[2];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLRWSTRADJUSTLUT0.u32), VPSS_DRLRWSTRADJUSTLUT0.u32);

    VPSS_DRLRWSTRADJUSTLUT1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLRWSTRADJUSTLUT1.u32));
    VPSS_DRLRWSTRADJUSTLUT1.bits.dr_lrwadjlut3 = pu8Lut[3];
    VPSS_DRLRWSTRADJUSTLUT1.bits.dr_lrwadjlut4 = pu8Lut[4];
    VPSS_DRLRWSTRADJUSTLUT1.bits.dr_lrwadjlut5 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLRWSTRADJUSTLUT1.u32), VPSS_DRLRWSTRADJUSTLUT1.u32);

    VPSS_DRLRWSTRADJUSTLUT2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRLRWSTRADJUSTLUT2.u32));
    VPSS_DRLRWSTRADJUSTLUT2.bits.dr_lrwadjlut6 = pu8Lut[6];
    VPSS_DRLRWSTRADJUSTLUT2.bits.dr_lrwadjlut7 = pu8Lut[7];
    VPSS_DRLRWSTRADJUSTLUT2.bits.dr_lrwadjlut8 = pu8Lut[8];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRLRWSTRADJUSTLUT2.u32), VPSS_DRLRWSTRADJUSTLUT2.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetDRAngAdjustLUT(HI_U32 u32AppAddr, HI_U8 const *pu8Lut)
{
    U_VPSS_DRANGADJSUTLUT0 VPSS_DRANGADJSUTLUT0;
    U_VPSS_DRANGADJSUTLUT1 VPSS_DRANGADJSUTLUT1;
    U_VPSS_DRANGADJSUTLUT2 VPSS_DRANGADJSUTLUT2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRANGADJSUTLUT0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRANGADJSUTLUT0.u32));
    VPSS_DRANGADJSUTLUT0.bits.dr_angadjlut0 = pu8Lut[0];
    VPSS_DRANGADJSUTLUT0.bits.dr_angadjlut1 = pu8Lut[1];
    VPSS_DRANGADJSUTLUT0.bits.dr_angadjlut2 = pu8Lut[2];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRANGADJSUTLUT0.u32), VPSS_DRANGADJSUTLUT0.u32);

    VPSS_DRANGADJSUTLUT1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRANGADJSUTLUT1.u32));
    VPSS_DRANGADJSUTLUT1.bits.dr_angadjlut3 = pu8Lut[3];
    VPSS_DRANGADJSUTLUT1.bits.dr_angadjlut4 = pu8Lut[4];
    VPSS_DRANGADJSUTLUT1.bits.dr_angadjlut5 = pu8Lut[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRANGADJSUTLUT1.u32), VPSS_DRANGADJSUTLUT1.u32);

    VPSS_DRANGADJSUTLUT2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRANGADJSUTLUT2.u32));
    VPSS_DRANGADJSUTLUT2.bits.dr_angadjlut6 = pu8Lut[6];
    VPSS_DRANGADJSUTLUT2.bits.dr_angadjlut7 = pu8Lut[7];
    VPSS_DRANGADJSUTLUT2.bits.dr_angadjlut8 = pu8Lut[8];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRANGADJSUTLUT2.u32), VPSS_DRANGADJSUTLUT2.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetDRAngDiffLUT(HI_U32 u32AppAddr, HI_U8 const *pu8DrAngDiffLUT)
{
    U_VPSS_DRANGLESTRLUT1_0 VPSS_DRANGLESTRLUT1_0;
    U_VPSS_DRANGLESTRLUT1_1 VPSS_DRANGLESTRLUT1_1;
    U_VPSS_DRANGLESTRLUT1_2 VPSS_DRANGLESTRLUT1_2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRANGLESTRLUT1_0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRANGLESTRLUT1_0.u32));
    VPSS_DRANGLESTRLUT1_0.bits.dr_angdifflut0 = pu8DrAngDiffLUT[0];
    VPSS_DRANGLESTRLUT1_0.bits.dr_angdifflut1 = pu8DrAngDiffLUT[1];
    VPSS_DRANGLESTRLUT1_0.bits.dr_angdifflut2 = pu8DrAngDiffLUT[2];
    VPSS_DRANGLESTRLUT1_0.bits.dr_angdifflut3 = pu8DrAngDiffLUT[3];
    VPSS_DRANGLESTRLUT1_0.bits.dr_angdifflut4 = pu8DrAngDiffLUT[4];
    VPSS_DRANGLESTRLUT1_0.bits.dr_angdifflut5 = pu8DrAngDiffLUT[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRANGLESTRLUT1_0.u32), VPSS_DRANGLESTRLUT1_0.u32);

    VPSS_DRANGLESTRLUT1_1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRANGLESTRLUT1_1.u32));
    VPSS_DRANGLESTRLUT1_1.bits.dr_angdifflut6 = pu8DrAngDiffLUT[6];
    VPSS_DRANGLESTRLUT1_1.bits.dr_angdifflut7 = pu8DrAngDiffLUT[7];
    VPSS_DRANGLESTRLUT1_1.bits.dr_angdifflut8 = pu8DrAngDiffLUT[8];
    VPSS_DRANGLESTRLUT1_1.bits.dr_angdifflut9 = pu8DrAngDiffLUT[9];
    VPSS_DRANGLESTRLUT1_1.bits.dr_angdifflut10 = pu8DrAngDiffLUT[10];
    VPSS_DRANGLESTRLUT1_1.bits.dr_angdifflut11 = pu8DrAngDiffLUT[11];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRANGLESTRLUT1_1.u32), VPSS_DRANGLESTRLUT1_1.u32);

    VPSS_DRANGLESTRLUT1_2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRANGLESTRLUT1_2.u32));
    VPSS_DRANGLESTRLUT1_2.bits.dr_angdifflut12 = pu8DrAngDiffLUT[12];
    VPSS_DRANGLESTRLUT1_2.bits.dr_angdifflut13 = pu8DrAngDiffLUT[13];
    VPSS_DRANGLESTRLUT1_2.bits.dr_angdifflut14 = pu8DrAngDiffLUT[14];
    VPSS_DRANGLESTRLUT1_2.bits.dr_angdifflut15 = pu8DrAngDiffLUT[15];
    VPSS_DRANGLESTRLUT1_2.bits.dr_angdifflut16 = pu8DrAngDiffLUT[16];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRANGLESTRLUT1_2.u32), VPSS_DRANGLESTRLUT1_2.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDRAngMinLUT(HI_U32 u32AppAddr, HI_U8 const *pu8DrAngMinLUT)
{
    U_VPSS_DRANGLESTRLUT2_0 VPSS_DRANGLESTRLUT2_0;
    U_VPSS_DRANGLESTRLUT2_1 VPSS_DRANGLESTRLUT2_1;
    U_VPSS_DRANGLESTRLUT2_2 VPSS_DRANGLESTRLUT2_2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DRANGLESTRLUT2_0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRANGLESTRLUT2_0.u32));
    VPSS_DRANGLESTRLUT2_0.bits.dr_angminlut0 = pu8DrAngMinLUT[0];
    VPSS_DRANGLESTRLUT2_0.bits.dr_angminlut1 = pu8DrAngMinLUT[1];
    VPSS_DRANGLESTRLUT2_0.bits.dr_angminlut2 = pu8DrAngMinLUT[2];
    VPSS_DRANGLESTRLUT2_0.bits.dr_angminlut3 = pu8DrAngMinLUT[3];
    VPSS_DRANGLESTRLUT2_0.bits.dr_angminlut4 = pu8DrAngMinLUT[4];
    VPSS_DRANGLESTRLUT2_0.bits.dr_angminlut5 = pu8DrAngMinLUT[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRANGLESTRLUT2_0.u32), VPSS_DRANGLESTRLUT2_0.u32);

    VPSS_DRANGLESTRLUT2_1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRANGLESTRLUT2_1.u32));
    VPSS_DRANGLESTRLUT2_1.bits.dr_angminlut6 = pu8DrAngMinLUT[6];
    VPSS_DRANGLESTRLUT2_1.bits.dr_angminlut7 = pu8DrAngMinLUT[7];
    VPSS_DRANGLESTRLUT2_1.bits.dr_angminlut8 = pu8DrAngMinLUT[8];
    VPSS_DRANGLESTRLUT2_1.bits.dr_angminlut9 = pu8DrAngMinLUT[9];
    VPSS_DRANGLESTRLUT2_1.bits.dr_angminlut10 = pu8DrAngMinLUT[10];
    VPSS_DRANGLESTRLUT2_1.bits.dr_angminlut11 = pu8DrAngMinLUT[11];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRANGLESTRLUT2_1.u32), VPSS_DRANGLESTRLUT2_1.u32);

    VPSS_DRANGLESTRLUT2_2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DRANGLESTRLUT2_2.u32));
    VPSS_DRANGLESTRLUT2_2.bits.dr_angminlut12 = pu8DrAngMinLUT[12];
    VPSS_DRANGLESTRLUT2_2.bits.dr_angminlut13 = pu8DrAngMinLUT[13];
    VPSS_DRANGLESTRLUT2_2.bits.dr_angminlut14 = pu8DrAngMinLUT[14];
    VPSS_DRANGLESTRLUT2_2.bits.dr_angminlut15 = pu8DrAngMinLUT[15];
    VPSS_DRANGLESTRLUT2_2.bits.dr_angminlut16 = pu8DrAngMinLUT[16];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DRANGLESTRLUT2_2.u32), VPSS_DRANGLESTRLUT2_2.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDROvtStrAdjustLut(HI_U32 u32AppAddr, HI_U8 const *pu8DrOvtAdjustLUT)
{
    U_VPSS_DROVTSTRADJUSTLUT0 VPSS_DROVTSTRADJUSTLUT0;
    U_VPSS_DROVTSTRADJUSTLUT1 VPSS_DROVTSTRADJUSTLUT1;
    U_VPSS_DROVTSTRADJUSTLUT2 VPSS_DROVTSTRADJUSTLUT2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DROVTSTRADJUSTLUT0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DROVTSTRADJUSTLUT0.u32));
    VPSS_DROVTSTRADJUSTLUT0.bits.dr_ovadjlut0 = pu8DrOvtAdjustLUT[0];
    VPSS_DROVTSTRADJUSTLUT0.bits.dr_ovadjlut1 = pu8DrOvtAdjustLUT[1];
    VPSS_DROVTSTRADJUSTLUT0.bits.dr_ovadjlut2 = pu8DrOvtAdjustLUT[2];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DROVTSTRADJUSTLUT0.u32), VPSS_DROVTSTRADJUSTLUT0.u32);

    VPSS_DROVTSTRADJUSTLUT1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DROVTSTRADJUSTLUT1.u32));
    VPSS_DROVTSTRADJUSTLUT1.bits.dr_ovadjlut3 = pu8DrOvtAdjustLUT[3];
    VPSS_DROVTSTRADJUSTLUT1.bits.dr_ovadjlut4 = pu8DrOvtAdjustLUT[4];
    VPSS_DROVTSTRADJUSTLUT1.bits.dr_ovadjlut5 = pu8DrOvtAdjustLUT[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DROVTSTRADJUSTLUT1.u32), VPSS_DROVTSTRADJUSTLUT1.u32);

    VPSS_DROVTSTRADJUSTLUT2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DROVTSTRADJUSTLUT2.u32));
    VPSS_DROVTSTRADJUSTLUT2.bits.dr_ovadjlut6 = pu8DrOvtAdjustLUT[6];
    VPSS_DROVTSTRADJUSTLUT2.bits.dr_ovadjlut7 = pu8DrOvtAdjustLUT[7];
    VPSS_DROVTSTRADJUSTLUT2.bits.dr_ovadjlut8 = pu8DrOvtAdjustLUT[8];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DROVTSTRADJUSTLUT2.u32), VPSS_DROVTSTRADJUSTLUT2.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDROvtStrLut(HI_U32 u32AppAddr, HI_U8 const *pu8DrOvtStrLUT)
{
    U_VPSS_DROVTSTRLUT0 VPSS_DROVTSTRLUT0;
    U_VPSS_DROVTSTRLUT1 VPSS_DROVTSTRLUT1;
    U_VPSS_DROVTSTRLUT2 VPSS_DROVTSTRLUT2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DROVTSTRLUT0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DROVTSTRLUT0.u32));
    VPSS_DROVTSTRLUT0.bits.dr_ovstrlut0 = pu8DrOvtStrLUT[0];
    VPSS_DROVTSTRLUT0.bits.dr_ovstrlut1 = pu8DrOvtStrLUT[1];
    VPSS_DROVTSTRLUT0.bits.dr_ovstrlut2 = pu8DrOvtStrLUT[2];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DROVTSTRLUT0.u32), VPSS_DROVTSTRLUT0.u32);

    VPSS_DROVTSTRLUT1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DROVTSTRLUT1.u32));
    VPSS_DROVTSTRLUT1.bits.dr_ovstrlut3 = pu8DrOvtStrLUT[3];
    VPSS_DROVTSTRLUT1.bits.dr_ovstrlut4 = pu8DrOvtStrLUT[4];
    VPSS_DROVTSTRLUT1.bits.dr_ovstrlut5 = pu8DrOvtStrLUT[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DROVTSTRLUT1.u32), VPSS_DROVTSTRLUT1.u32);

    VPSS_DROVTSTRLUT2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DROVTSTRLUT2.u32));
    VPSS_DROVTSTRLUT2.bits.dr_ovstrlut6 = pu8DrOvtStrLUT[6];
    VPSS_DROVTSTRLUT2.bits.dr_ovstrlut7 = pu8DrOvtStrLUT[7];
    VPSS_DROVTSTRLUT2.bits.dr_ovstrlut8 = pu8DrOvtStrLUT[8];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DROVTSTRLUT2.u32), VPSS_DROVTSTRLUT2.u32);

    return HI_SUCCESS;
}


/*VC1*/
HI_S32 VPSS_REG_SetVc1Profile(HI_U32 u32AppAddr, REG_FIELDPOS_E ePos, HI_U32 u32Profile)
{
    U_VPSS_VC1_CTRL0 VPSS_VC1_CTRL0;
    U_VPSS_VC1_CTRL1 VPSS_VC1_CTRL1;
    U_VPSS_VC1_CTRL2 VPSS_VC1_CTRL2;
    U_VPSS_VC1_CTRL3 VPSS_VC1_CTRL3;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;


    switch (ePos)
    {
        case LAST_FIELD:
            VPSS_VC1_CTRL0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL0.u32));
            VPSS_VC1_CTRL0.bits.fr0_vc1_profile = u32Profile;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL0.u32), VPSS_VC1_CTRL0.u32);
            break;
        case CUR_FIELD:
            VPSS_VC1_CTRL1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL1.u32));
            VPSS_VC1_CTRL1.bits.fr1_vc1_profile = u32Profile;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL1.u32), VPSS_VC1_CTRL1.u32);
            break;
        case NEXT1_FIELD:
            VPSS_VC1_CTRL2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL2.u32));
            VPSS_VC1_CTRL2.bits.fr2_vc1_profile = u32Profile;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL2.u32), VPSS_VC1_CTRL2.u32);
            break;
        case NEXT2_FIELD:
            VPSS_VC1_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL3.u32));
            VPSS_VC1_CTRL3.bits.fr3_vc1_profile = u32Profile;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL3.u32), VPSS_VC1_CTRL3.u32);
            break;
        default:
            VPSS_FATAL("REG ERR!\n");
    }
    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetVc1Map(HI_U32 u32AppAddr, REG_FIELDPOS_E ePos, HI_U32 u32MapY, HI_U32 u32MapC,
                          HI_U32 u32BMapY, HI_U32 u32BMapC)
{
    U_VPSS_VC1_CTRL0 VPSS_VC1_CTRL0;
    U_VPSS_VC1_CTRL1 VPSS_VC1_CTRL1;
    U_VPSS_VC1_CTRL2 VPSS_VC1_CTRL2;
    U_VPSS_VC1_CTRL3 VPSS_VC1_CTRL3;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;


    switch (ePos)
    {
        case LAST_FIELD:
            VPSS_VC1_CTRL0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL0.u32));
            VPSS_VC1_CTRL0.bits.fr0_vc1_mapc = u32MapC;
            VPSS_VC1_CTRL0.bits.fr0_vc1_mapy = u32MapY;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL0.u32), VPSS_VC1_CTRL0.u32);
            break;
        case CUR_FIELD:
            VPSS_VC1_CTRL1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL1.u32));
            VPSS_VC1_CTRL1.bits.fr1_vc1_mapc = u32MapC;
            VPSS_VC1_CTRL1.bits.fr1_vc1_mapy = u32MapY;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL1.u32), VPSS_VC1_CTRL1.u32);
            break;
        case NEXT1_FIELD:
            VPSS_VC1_CTRL2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL2.u32));
            VPSS_VC1_CTRL2.bits.fr2_vc1_mapc = u32MapC;
            VPSS_VC1_CTRL2.bits.fr2_vc1_mapy = u32MapY;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL2.u32), VPSS_VC1_CTRL2.u32);
            break;
        case NEXT2_FIELD:
            VPSS_VC1_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL3.u32));
            VPSS_VC1_CTRL3.bits.fr3_vc1_mapc = u32MapC;
            VPSS_VC1_CTRL3.bits.fr3_vc1_mapy = u32MapY;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL3.u32), VPSS_VC1_CTRL3.u32);
            break;
        default:
            VPSS_FATAL("REG ERR!\n");
    }
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVc1MapFlag(HI_U32 u32AppAddr, REG_FIELDPOS_E ePos, HI_U32 u32YFlag, HI_U32 u32CFlag,
                              HI_U32 u32BYFlag, HI_U32 u32BCFlag)
{
    U_VPSS_VC1_CTRL0 VPSS_VC1_CTRL0;
    U_VPSS_VC1_CTRL1 VPSS_VC1_CTRL1;
    U_VPSS_VC1_CTRL2 VPSS_VC1_CTRL2;
    U_VPSS_VC1_CTRL3 VPSS_VC1_CTRL3;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;


    switch (ePos)
    {
        case LAST_FIELD:
            VPSS_VC1_CTRL0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL0.u32));
            VPSS_VC1_CTRL0.bits.fr0_vc1_mapcflg = u32CFlag;
            VPSS_VC1_CTRL0.bits.fr0_vc1_mapyflg = u32YFlag;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL0.u32), VPSS_VC1_CTRL0.u32);
            break;
        case CUR_FIELD:
            VPSS_VC1_CTRL1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL1.u32));
            VPSS_VC1_CTRL1.bits.fr1_vc1_mapcflg = u32CFlag;
            VPSS_VC1_CTRL1.bits.fr1_vc1_mapyflg = u32YFlag;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL1.u32), VPSS_VC1_CTRL1.u32);
            break;
        case NEXT1_FIELD:
            VPSS_VC1_CTRL2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL2.u32));
            VPSS_VC1_CTRL2.bits.fr2_vc1_mapcflg = u32CFlag;
            VPSS_VC1_CTRL2.bits.fr2_vc1_mapyflg = u32YFlag;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL2.u32), VPSS_VC1_CTRL2.u32);
            break;
        case NEXT2_FIELD:
            VPSS_VC1_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL3.u32));
            VPSS_VC1_CTRL3.bits.fr3_vc1_mapcflg = u32CFlag;
            VPSS_VC1_CTRL3.bits.fr3_vc1_mapyflg = u32YFlag;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL3.u32), VPSS_VC1_CTRL3.u32);
            break;
        default:
            VPSS_FATAL("REG ERR!\n");
    }
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVc1RangeEn(HI_U32 u32AppAddr, REG_FIELDPOS_E ePos, HI_U32 u32EnVc1)
{
    U_VPSS_VC1_CTRL0 VPSS_VC1_CTRL0;
    U_VPSS_VC1_CTRL1 VPSS_VC1_CTRL1;
    U_VPSS_VC1_CTRL2 VPSS_VC1_CTRL2;
    U_VPSS_VC1_CTRL3 VPSS_VC1_CTRL3;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;


    switch (ePos)
    {
        case LAST_FIELD:
            VPSS_VC1_CTRL0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL0.u32));
            VPSS_VC1_CTRL0.bits.fr0_vc1_rangedfrm = u32EnVc1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL0.u32), VPSS_VC1_CTRL0.u32);
            break;
        case CUR_FIELD:
            VPSS_VC1_CTRL1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL1.u32));
            VPSS_VC1_CTRL1.bits.fr1_vc1_rangedfrm = u32EnVc1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL1.u32), VPSS_VC1_CTRL1.u32);
            break;
        case NEXT1_FIELD:
            VPSS_VC1_CTRL2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL2.u32));
            VPSS_VC1_CTRL2.bits.fr2_vc1_rangedfrm = u32EnVc1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL2.u32), VPSS_VC1_CTRL2.u32);
            break;
        case NEXT2_FIELD:
            VPSS_VC1_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VC1_CTRL3.u32));
            VPSS_VC1_CTRL3.bits.fr3_vc1_rangedfrm = u32EnVc1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_CTRL3.u32), VPSS_VC1_CTRL3.u32);
            break;
        default:
            VPSS_FATAL("REG ERR!\n");
    }
    return HI_SUCCESS;
}


/*DB*/
HI_S32 VPSS_REG_SetDBEn(HI_U32 u32AppAddr, HI_BOOL bEnDB)
{
    U_VPSS_CTRL VPSS_CTRL;
    U_VPSS_DB_CTRL VPSS_DB_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.db_en = bEnDB;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    VPSS_DB_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CTRL.u32));
    VPSS_DB_CTRL.bits.det_size_en = bEnDB;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CTRL.u32), VPSS_DB_CTRL.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBDemoEn(HI_U32 u32AppAddr, HI_BOOL bEnDBDemo)
{
    U_VPSS_DB_CTRL VPSS_DB_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CTRL.u32));
    VPSS_DB_CTRL.bits.db_demo_en = bEnDBDemo;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CTRL.u32), VPSS_DB_CTRL.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBBlk(HI_U32 u32AppAddr, HI_U8 u8LumHSize, HI_U8 u8LumVSize,
                         HI_U8 u8ChrHSize, HI_U8 u8ChrVSize)
{
    U_VPSS_DB_BLK VPSS_DB_BLK;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_BLK.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_BLK.u32));
    VPSS_DB_BLK.bits.lum_h_blk_size = u8LumHSize;
    VPSS_DB_BLK.bits.lum_v_blk_size = u8LumVSize;
    VPSS_DB_BLK.bits.chr_h_blk_size = u8ChrHSize;
    VPSS_DB_BLK.bits.chr_v_blk_size = u8ChrVSize;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_BLK.u32), VPSS_DB_BLK.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBRatio(HI_U32 u32AppAddr, HI_U8 u8LumHRatio, HI_U8 u8LumVRatio,
                           HI_U8 u8ChrHRatio, HI_U8 u8ChrVRatio)
{
    U_VPSS_DB_RATIO VPSS_DB_RATIO;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_RATIO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_RATIO.u32));
    VPSS_DB_RATIO.bits.lum_hor_scale_ratio = u8LumHRatio;
    VPSS_DB_RATIO.bits.lum_ver_scale_ratio = u8LumVRatio;
    VPSS_DB_RATIO.bits.chr_hor_scale_ratio = u8ChrHRatio;
    VPSS_DB_RATIO.bits.chr_ver_scale_ratio = u8ChrVRatio;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_RATIO.u32), VPSS_DB_RATIO.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBHorFilterSel(HI_U32 u32AppAddr, HI_U8 u8LumHFilterSel, HI_U8 u8ChrHFilterSel)
{
    U_VPSS_DB_RATIO VPSS_DB_RATIO;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_RATIO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_RATIO.u32));
    VPSS_DB_RATIO.bits.lum_hor_filter_sel = u8LumHFilterSel;
    VPSS_DB_RATIO.bits.chr_hor_filter_sel = u8ChrHFilterSel;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_RATIO.u32), VPSS_DB_RATIO.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBGlabalStrenth(HI_U32 u32AppAddr, HI_U8 u8LumStrenth, HI_U8 u8ChrStrenth)
{
    U_VPSS_DB_RATIO VPSS_DB_RATIO;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_RATIO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_RATIO.u32));
    VPSS_DB_RATIO.bits.glabal_db_strenth_lum = u8LumStrenth;
    VPSS_DB_RATIO.bits.glabal_db_strenth_chr = u8ChrStrenth;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_RATIO.u32), VPSS_DB_RATIO.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBLumHTxtWinSize(HI_U32 u32AppAddr, HI_U8 u8Size)
{
    U_VPSS_DB_RATIO VPSS_DB_RATIO;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_RATIO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_RATIO.u32));
    VPSS_DB_RATIO.bits.lum_hor_txt_win_size = u8Size;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_RATIO.u32), VPSS_DB_RATIO.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBLHHFGain(HI_U32 u32AppAddr, HI_U8 u8DiffGain1, HI_U8 u8DiffGain2,
                              HI_U8 u8VarGain1, HI_U8 u8VarGain2, HI_U8 u8BoadAdjGain,
                              HI_U8 u8HorAdjGain)
{
    U_VPSS_DB_LHHF VPSS_DB_LHHF;
    U_VPSS_DB_LVHF VPSS_DB_LVHF;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_LHHF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LHHF.u32));
    VPSS_DB_LHHF.bits.lum_hor_hf_diff_gain1 = u8DiffGain1;
    VPSS_DB_LHHF.bits.lum_hor_hf_diff_gain2 = u8DiffGain2;
    VPSS_DB_LHHF.bits.lum_hor_bord_adj_gain = u8BoadAdjGain;
    VPSS_DB_LHHF.bits.lum_hor_hf_var_gain1 = u8VarGain1;
    VPSS_DB_LHHF.bits.lum_hor_hf_var_gain2 = u8VarGain2;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LHHF.u32), VPSS_DB_LHHF.u32);

    VPSS_DB_LVHF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LVHF.u32));
    VPSS_DB_LVHF.bits.lum_hor_adj_gain = u8HorAdjGain;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LVHF.u32), VPSS_DB_LVHF.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBLHHFCore(HI_U32 u32AppAddr, HI_U8 u8DiffCore, HI_U8 u8VarCore)
{
    U_VPSS_DB_LHHF VPSS_DB_LHHF;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_LHHF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LHHF.u32));
    VPSS_DB_LHHF.bits.lum_hor_hf_diff_core = u8DiffCore;
    VPSS_DB_LHHF.bits.lum_hor_hf_var_core = u8VarCore;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LHHF.u32), VPSS_DB_LHHF.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBLVHFGain(HI_U32 u32AppAddr, HI_U8 u8VarGain1, HI_U8 u8VarGain2,
                              HI_U8 u8BoadAdjGain, HI_U8 u8VerAdjGain)
{
    U_VPSS_DB_LVHF VPSS_DB_LVHF;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_LVHF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LVHF.u32));
    VPSS_DB_LVHF.bits.lum_ver_bord_adj_gain = u8BoadAdjGain;
    VPSS_DB_LVHF.bits.lum_ver_hf_var_gain1 = u8VarGain1;
    VPSS_DB_LVHF.bits.lum_ver_hf_var_gain2 = u8VarGain2;
    VPSS_DB_LVHF.bits.lum_ver_adj_gain = u8VerAdjGain;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LVHF.u32), VPSS_DB_LVHF.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBLVHFCore(HI_U32 u32AppAddr, HI_U8 u8VarCore)
{
    U_VPSS_DB_LVHF VPSS_DB_LVHF;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_LVHF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LVHF.u32));
    VPSS_DB_LVHF.bits.lum_ver_hf_var_core = u8VarCore;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LVHF.u32), VPSS_DB_LVHF.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBCtrsDirSmoothMode(HI_U32 u32AppAddr, HI_U8 u8Mode)
{
    U_VPSS_DB_CTRS VPSS_DB_CTRS;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_CTRS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CTRS.u32));
    VPSS_DB_CTRS.bits.dir_smooth_mode = u8Mode;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CTRS.u32), VPSS_DB_CTRS.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBCtrsGain(HI_U32 u32AppAddr, HI_U8 u8Gain1, HI_U8 u8Gain2)
{
    U_VPSS_DB_CTRS VPSS_DB_CTRS;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_CTRS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CTRS.u32));
    VPSS_DB_CTRS.bits.ctrst_adj_gain1 = u8Gain1;
    VPSS_DB_CTRS.bits.ctrst_adj_gain2 = u8Gain2;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CTRS.u32), VPSS_DB_CTRS.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBLumHorDeltaLut(HI_U32 u32AppAddr, HI_U8 const *pu8LUT)
{
    U_VPSS_DB_LUT0 VPSS_DB_LUT0;
    U_VPSS_DB_LUT1 VPSS_DB_LUT1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_LUT0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LUT0.u32));
    VPSS_DB_LUT0.bits.lum_hor_delta_lut_p0 = pu8LUT[0];
    VPSS_DB_LUT0.bits.lum_hor_delta_lut_p1 = pu8LUT[1];
    VPSS_DB_LUT0.bits.lum_hor_delta_lut_p2 = pu8LUT[2];
    VPSS_DB_LUT0.bits.lum_hor_delta_lut_p3 = pu8LUT[3];
    VPSS_DB_LUT0.bits.lum_hor_delta_lut_p4 = pu8LUT[4];
    VPSS_DB_LUT0.bits.lum_hor_delta_lut_p5 = pu8LUT[5];
    VPSS_DB_LUT0.bits.lum_hor_delta_lut_p6 = pu8LUT[6];
    VPSS_DB_LUT0.bits.lum_hor_delta_lut_p7 = pu8LUT[7];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LUT0.u32), VPSS_DB_LUT0.u32);

    VPSS_DB_LUT1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LUT1.u32));
    VPSS_DB_LUT1.bits.lum_hor_delta_lut_p8 = pu8LUT[8];
    VPSS_DB_LUT1.bits.lum_hor_delta_lut_p9 = pu8LUT[9];
    VPSS_DB_LUT1.bits.lum_hor_delta_lut_p10 = pu8LUT[10];
    VPSS_DB_LUT1.bits.lum_hor_delta_lut_p11 = pu8LUT[11];
    VPSS_DB_LUT1.bits.lum_hor_delta_lut_p12 = pu8LUT[12];
    VPSS_DB_LUT1.bits.lum_hor_delta_lut_p13 = pu8LUT[13];
    VPSS_DB_LUT1.bits.lum_hor_delta_lut_p14 = pu8LUT[14];
    VPSS_DB_LUT1.bits.lum_hor_delta_lut_p15 = pu8LUT[15];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LUT1.u32), VPSS_DB_LUT1.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBLumVerDeltaLut(HI_U32 u32AppAddr, HI_U8 const *pu8LUT)
{
    U_VPSS_DB_LUT2 VPSS_DB_LUT2;
    U_VPSS_DB_LUT3 VPSS_DB_LUT3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_LUT2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LUT2.u32));
    VPSS_DB_LUT2.bits.lum_ver_delta_lut_p0 = pu8LUT[0];
    VPSS_DB_LUT2.bits.lum_ver_delta_lut_p1 = pu8LUT[1];
    VPSS_DB_LUT2.bits.lum_ver_delta_lut_p2 = pu8LUT[2];
    VPSS_DB_LUT2.bits.lum_ver_delta_lut_p3 = pu8LUT[3];
    VPSS_DB_LUT2.bits.lum_ver_delta_lut_p4 = pu8LUT[4];
    VPSS_DB_LUT2.bits.lum_ver_delta_lut_p5 = pu8LUT[5];
    VPSS_DB_LUT2.bits.lum_ver_delta_lut_p6 = pu8LUT[6];
    VPSS_DB_LUT2.bits.lum_ver_delta_lut_p7 = pu8LUT[7];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LUT2.u32), VPSS_DB_LUT2.u32);

    VPSS_DB_LUT3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LUT3.u32));
    VPSS_DB_LUT3.bits.lum_ver_delta_lut_p8 = pu8LUT[8];
    VPSS_DB_LUT3.bits.lum_ver_delta_lut_p9 = pu8LUT[9];
    VPSS_DB_LUT3.bits.lum_ver_delta_lut_p10 = pu8LUT[10];
    VPSS_DB_LUT3.bits.lum_ver_delta_lut_p11 = pu8LUT[11];
    VPSS_DB_LUT3.bits.lum_ver_delta_lut_p12 = pu8LUT[12];
    VPSS_DB_LUT3.bits.lum_ver_delta_lut_p13 = pu8LUT[13];
    VPSS_DB_LUT3.bits.lum_ver_delta_lut_p14 = pu8LUT[14];
    VPSS_DB_LUT3.bits.lum_ver_delta_lut_p15 = pu8LUT[15];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LUT3.u32), VPSS_DB_LUT3.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBChrHorDeltaLut(HI_U32 u32AppAddr, HI_U8 const *pu8LUT)
{
    U_VPSS_DB_LUT4 VPSS_DB_LUT4;
    U_VPSS_DB_LUT5 VPSS_DB_LUT5;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_LUT4.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LUT4.u32));
    VPSS_DB_LUT4.bits.chr_hor_delta_lut_p0 = pu8LUT[0];
    VPSS_DB_LUT4.bits.chr_hor_delta_lut_p1 = pu8LUT[1];
    VPSS_DB_LUT4.bits.chr_hor_delta_lut_p2 = pu8LUT[2];
    VPSS_DB_LUT4.bits.chr_hor_delta_lut_p3 = pu8LUT[3];
    VPSS_DB_LUT4.bits.chr_hor_delta_lut_p4 = pu8LUT[4];
    VPSS_DB_LUT4.bits.chr_hor_delta_lut_p5 = pu8LUT[5];
    VPSS_DB_LUT4.bits.chr_hor_delta_lut_p6 = pu8LUT[6];
    VPSS_DB_LUT4.bits.chr_hor_delta_lut_p7 = pu8LUT[7];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LUT4.u32), VPSS_DB_LUT4.u32);

    VPSS_DB_LUT5.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LUT5.u32));
    VPSS_DB_LUT5.bits.chr_hor_delta_lut_p8 = pu8LUT[8];
    VPSS_DB_LUT5.bits.chr_hor_delta_lut_p9 = pu8LUT[9];
    VPSS_DB_LUT5.bits.chr_hor_delta_lut_p10 = pu8LUT[10];
    VPSS_DB_LUT5.bits.chr_hor_delta_lut_p11 = pu8LUT[11];
    VPSS_DB_LUT5.bits.chr_hor_delta_lut_p12 = pu8LUT[12];
    VPSS_DB_LUT5.bits.chr_hor_delta_lut_p13 = pu8LUT[13];
    VPSS_DB_LUT5.bits.chr_hor_delta_lut_p14 = pu8LUT[14];
    VPSS_DB_LUT5.bits.chr_hor_delta_lut_p15 = pu8LUT[15];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LUT5.u32), VPSS_DB_LUT5.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBLumHStrFadeLut(HI_U32 u32AppAddr, HI_U8 const *pu8LUT)
{
    U_VPSS_DB_LUT6 VPSS_DB_LUT6;
    U_VPSS_DB_LUT9 VPSS_DB_LUT9;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_LUT6.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LUT6.u32));
    VPSS_DB_LUT6.bits.lum_h_str_fade_lut_p0 = pu8LUT[0];
    VPSS_DB_LUT6.bits.lum_h_str_fade_lut_p1 = pu8LUT[1];
    VPSS_DB_LUT6.bits.lum_h_str_fade_lut_p2 = pu8LUT[2];
    VPSS_DB_LUT6.bits.lum_h_str_fade_lut_p3 = pu8LUT[3];
    VPSS_DB_LUT6.bits.lum_h_str_fade_lut_p4 = pu8LUT[4];
    VPSS_DB_LUT6.bits.lum_h_str_fade_lut_p5 = pu8LUT[5];
    VPSS_DB_LUT6.bits.lum_h_str_fade_lut_p6 = pu8LUT[6];
    VPSS_DB_LUT6.bits.lum_h_str_fade_lut_p7 = pu8LUT[7];
    VPSS_DB_LUT6.bits.lum_h_str_fade_lut_p8 = pu8LUT[8];
    VPSS_DB_LUT6.bits.lum_h_str_fade_lut_p9 = pu8LUT[9];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LUT6.u32), VPSS_DB_LUT6.u32);

    VPSS_DB_LUT9.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LUT9.u32));
    VPSS_DB_LUT9.bits.lum_h_str_fade_lut_p10 = pu8LUT[10];
    VPSS_DB_LUT9.bits.lum_h_str_fade_lut_p11 = pu8LUT[11];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LUT9.u32), VPSS_DB_LUT9.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBLumVStrFadeLut(HI_U32 u32AppAddr, HI_U8 const *pu8LUT)
{
    U_VPSS_DB_LUT7 VPSS_DB_LUT7;
    U_VPSS_DB_LUT9 VPSS_DB_LUT9;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_LUT7.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LUT7.u32));
    VPSS_DB_LUT7.bits.lum_v_str_fade_lut_p0 = pu8LUT[0];
    VPSS_DB_LUT7.bits.lum_v_str_fade_lut_p1 = pu8LUT[1];
    VPSS_DB_LUT7.bits.lum_v_str_fade_lut_p2 = pu8LUT[2];
    VPSS_DB_LUT7.bits.lum_v_str_fade_lut_p3 = pu8LUT[3];
    VPSS_DB_LUT7.bits.lum_v_str_fade_lut_p4 = pu8LUT[4];
    VPSS_DB_LUT7.bits.lum_v_str_fade_lut_p5 = pu8LUT[5];
    VPSS_DB_LUT7.bits.lum_v_str_fade_lut_p6 = pu8LUT[6];
    VPSS_DB_LUT7.bits.lum_v_str_fade_lut_p7 = pu8LUT[7];
    VPSS_DB_LUT7.bits.lum_v_str_fade_lut_p8 = pu8LUT[8];
    VPSS_DB_LUT7.bits.lum_v_str_fade_lut_p9 = pu8LUT[9];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LUT7.u32), VPSS_DB_LUT7.u32);

    VPSS_DB_LUT9.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LUT9.u32));
    VPSS_DB_LUT9.bits.lum_v_str_fade_lut_p10 = pu8LUT[10];
    VPSS_DB_LUT9.bits.lum_v_str_fade_lut_p11 = pu8LUT[11];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LUT9.u32), VPSS_DB_LUT9.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBChrHStrFadeLut(HI_U32 u32AppAddr, HI_U8 const *pu8LUT)
{
    U_VPSS_DB_LUT8 VPSS_DB_LUT8;
    U_VPSS_DB_LUT9 VPSS_DB_LUT9;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_LUT8.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LUT8.u32));
    VPSS_DB_LUT8.bits.chr_h_str_fade_lut_p0 = pu8LUT[0];
    VPSS_DB_LUT8.bits.chr_h_str_fade_lut_p1 = pu8LUT[1];
    VPSS_DB_LUT8.bits.chr_h_str_fade_lut_p2 = pu8LUT[2];
    VPSS_DB_LUT8.bits.chr_h_str_fade_lut_p3 = pu8LUT[3];
    VPSS_DB_LUT8.bits.chr_h_str_fade_lut_p4 = pu8LUT[4];
    VPSS_DB_LUT8.bits.chr_h_str_fade_lut_p5 = pu8LUT[5];
    VPSS_DB_LUT8.bits.chr_h_str_fade_lut_p6 = pu8LUT[6];
    VPSS_DB_LUT8.bits.chr_h_str_fade_lut_p7 = pu8LUT[7];
    VPSS_DB_LUT8.bits.chr_h_str_fade_lut_p8 = pu8LUT[8];
    VPSS_DB_LUT8.bits.chr_h_str_fade_lut_p9 = pu8LUT[9];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LUT8.u32), VPSS_DB_LUT8.u32);


    VPSS_DB_LUT9.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LUT9.u32));
    VPSS_DB_LUT9.bits.chr_h_str_fade_lut_p10 = pu8LUT[10];
    VPSS_DB_LUT9.bits.chr_h_str_fade_lut_p11 = pu8LUT[11];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LUT9.u32), VPSS_DB_LUT9.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBDirStrGainLut(HI_U32 u32AppAddr, HI_U8 const *pu8LUT)
{
    U_VPSS_DB_LUT10 VPSS_DB_LUT10;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_LUT10.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_LUT10.u32));
    VPSS_DB_LUT10.bits.dir_str_gain_lut_p0 = pu8LUT[0];
    VPSS_DB_LUT10.bits.dir_str_gain_lut_p1 = pu8LUT[1];
    VPSS_DB_LUT10.bits.dir_str_gain_lut_p2 = pu8LUT[2];
    VPSS_DB_LUT10.bits.dir_str_gain_lut_p3 = pu8LUT[3];
    VPSS_DB_LUT10.bits.dir_str_gain_lut_p4 = pu8LUT[4];
    VPSS_DB_LUT10.bits.dir_str_gain_lut_p5 = pu8LUT[5];
    VPSS_DB_LUT10.bits.dir_str_gain_lut_p6 = pu8LUT[6];
    VPSS_DB_LUT10.bits.dir_str_gain_lut_p7 = pu8LUT[7];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_LUT10.u32), VPSS_DB_LUT10.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBThdEdge(HI_U32 u32AppAddr, HI_U8 u8HY, HI_U8 u8HC, HI_U8 u8VY)
{
    U_VPSS_DBD_THDEDGE VPSS_DBD_THDEDGE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DBD_THDEDGE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_THDEDGE.u32));
    VPSS_DBD_THDEDGE.bits.hy_thd_edge = u8HY;
    VPSS_DBD_THDEDGE.bits.hc_thd_edge = u8HC;
    VPSS_DBD_THDEDGE.bits.vy_thd_edge = u8VY;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_THDEDGE.u32), VPSS_DBD_THDEDGE.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBThdTxt(HI_U32 u32AppAddr, HI_U8 u8HY, HI_U8 u8HC, HI_U8 u8VY)
{
    U_VPSS_DBD_THDTXT VPSS_DBD_THDTXT;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DBD_THDTXT.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_THDTXT.u32));
    VPSS_DBD_THDTXT.bits.hy_thd_txt = u8HY;
    VPSS_DBD_THDTXT.bits.hc_thd_txt = u8HC;
    VPSS_DBD_THDTXT.bits.vy_thd_txt = u8VY;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_THDTXT.u32), VPSS_DBD_THDTXT.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBDLutWgt(HI_U32 u32AppAddr, HI_U8 const *pu8LUT)
{
    U_VPSS_DBD_LUTWGT0 VPSS_DBD_LUTWGT0;
    U_VPSS_DBD_LUTWGT1 VPSS_DBD_LUTWGT1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DBD_LUTWGT0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_LUTWGT0.u32));
    VPSS_DBD_LUTWGT0.bits.det_lut_wgt0 = pu8LUT[0];
    VPSS_DBD_LUTWGT0.bits.det_lut_wgt1 = pu8LUT[1];
    VPSS_DBD_LUTWGT0.bits.det_lut_wgt2 = pu8LUT[2];
    VPSS_DBD_LUTWGT0.bits.det_lut_wgt3 = pu8LUT[3];
    VPSS_DBD_LUTWGT0.bits.det_lut_wgt4 = pu8LUT[4];
    VPSS_DBD_LUTWGT0.bits.det_lut_wgt5 = pu8LUT[5];
    VPSS_DBD_LUTWGT0.bits.det_lut_wgt6 = pu8LUT[6];
    VPSS_DBD_LUTWGT0.bits.det_lut_wgt7 = pu8LUT[7];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_LUTWGT0.u32), VPSS_DBD_LUTWGT0.u32);

    VPSS_DBD_LUTWGT1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_LUTWGT1.u32));
    VPSS_DBD_LUTWGT1.bits.det_lut_wgt8 = pu8LUT[8];
    VPSS_DBD_LUTWGT1.bits.det_lut_wgt9 = pu8LUT[9];
    VPSS_DBD_LUTWGT1.bits.det_lut_wgt10 = pu8LUT[10];
    VPSS_DBD_LUTWGT1.bits.det_lut_wgt11 = pu8LUT[11];
    VPSS_DBD_LUTWGT1.bits.det_lut_wgt12 = pu8LUT[12];
    VPSS_DBD_LUTWGT1.bits.det_lut_wgt13 = pu8LUT[13];
    VPSS_DBD_LUTWGT1.bits.det_lut_wgt14 = pu8LUT[14];
    VPSS_DBD_LUTWGT1.bits.det_lut_wgt15 = pu8LUT[15];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_LUTWGT1.u32), VPSS_DBD_LUTWGT1.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBDRtnBdTxt(HI_U32 u32AppAddr, HI_U8 u8HY, HI_U8 u8HC, HI_U8 u8VY)
{
    U_VPSS_DBD_RTNBDTXT VPSS_DBD_RTNBDTXT;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DBD_RTNBDTXT.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_RTNBDTXT.u32));
    VPSS_DBD_RTNBDTXT.bits.hy_rtn_bd_txt = u8HY;
    VPSS_DBD_RTNBDTXT.bits.hc_rtn_bd_txt = u8HC;
    VPSS_DBD_RTNBDTXT.bits.vy_rtn_bd_txt = u8VY;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_RTNBDTXT.u32), VPSS_DBD_RTNBDTXT.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBDTstBlkNum(HI_U32 u32AppAddr, HI_U8 u8HY, HI_U8 u8HC, HI_U8 u8VY)
{
    U_VPSS_DBD_TSTBLKNUM VPSS_DBD_TSTBLKNUM;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DBD_TSTBLKNUM.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_TSTBLKNUM.u32));
    VPSS_DBD_TSTBLKNUM.bits.hy_tst_blk_num = u8HY;
    VPSS_DBD_TSTBLKNUM.bits.hc_tst_blk_num = u8HC;
    VPSS_DBD_TSTBLKNUM.bits.vy_tst_blk_num = u8VY;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_TSTBLKNUM.u32), VPSS_DBD_TSTBLKNUM.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBDHyRdxLut(HI_U32 u32AppAddr, HI_U16 const *pu16LUT)
{
    U_VPSS_DBD_HYRDX8BINLUT0 VPSS_DBD_HYRDX8BINLUT0;
    U_VPSS_DBD_HYRDX8BINLUT1 VPSS_DBD_HYRDX8BINLUT1;
    U_VPSS_DBD_HYRDX8BINLUT2 VPSS_DBD_HYRDX8BINLUT2;
    U_VPSS_DBD_HYRDX8BINLUT3 VPSS_DBD_HYRDX8BINLUT3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DBD_HYRDX8BINLUT0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_HYRDX8BINLUT0.u32));
    VPSS_DBD_HYRDX8BINLUT0.bits.hy_rdx8bin_lut0 = pu16LUT[0];
    VPSS_DBD_HYRDX8BINLUT0.bits.hy_rdx8bin_lut1 = pu16LUT[1];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_HYRDX8BINLUT0.u32), VPSS_DBD_HYRDX8BINLUT0.u32);

    VPSS_DBD_HYRDX8BINLUT1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_HYRDX8BINLUT1.u32));
    VPSS_DBD_HYRDX8BINLUT1.bits.hy_rdx8bin_lut2 = pu16LUT[2];
    VPSS_DBD_HYRDX8BINLUT1.bits.hy_rdx8bin_lut3 = pu16LUT[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_HYRDX8BINLUT1.u32), VPSS_DBD_HYRDX8BINLUT1.u32);

    VPSS_DBD_HYRDX8BINLUT2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_HYRDX8BINLUT2.u32));
    VPSS_DBD_HYRDX8BINLUT2.bits.hy_rdx8bin_lut4 = pu16LUT[4];
    VPSS_DBD_HYRDX8BINLUT2.bits.hy_rdx8bin_lut5 = pu16LUT[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_HYRDX8BINLUT2.u32), VPSS_DBD_HYRDX8BINLUT2.u32);

    VPSS_DBD_HYRDX8BINLUT3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_HYRDX8BINLUT3.u32));
    VPSS_DBD_HYRDX8BINLUT3.bits.hy_rdx8bin_lut6 = pu16LUT[6];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_HYRDX8BINLUT3.u32), VPSS_DBD_HYRDX8BINLUT3.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBDHcRdxLut(HI_U32 u32AppAddr, HI_U16 const *pu16LUT)
{
    U_VPSS_DBD_HCRDX8BINLUT0 VPSS_DBD_HCRDX8BINLUT0;
    U_VPSS_DBD_HCRDX8BINLUT1 VPSS_DBD_HCRDX8BINLUT1;
    U_VPSS_DBD_HCRDX8BINLUT2 VPSS_DBD_HCRDX8BINLUT2;
    U_VPSS_DBD_HCRDX8BINLUT3 VPSS_DBD_HCRDX8BINLUT3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DBD_HCRDX8BINLUT0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_HCRDX8BINLUT0.u32));
    VPSS_DBD_HCRDX8BINLUT0.bits.hc_rdx8bin_lut0 = pu16LUT[0];
    VPSS_DBD_HCRDX8BINLUT0.bits.hc_rdx8bin_lut1 = pu16LUT[1];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_HCRDX8BINLUT0.u32), VPSS_DBD_HCRDX8BINLUT0.u32);

    VPSS_DBD_HCRDX8BINLUT1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_HCRDX8BINLUT1.u32));
    VPSS_DBD_HCRDX8BINLUT1.bits.hc_rdx8bin_lut2 = pu16LUT[2];
    VPSS_DBD_HCRDX8BINLUT1.bits.hc_rdx8bin_lut3 = pu16LUT[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_HYRDX8BINLUT1.u32), VPSS_DBD_HCRDX8BINLUT1.u32);

    VPSS_DBD_HCRDX8BINLUT2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_HCRDX8BINLUT2.u32));
    VPSS_DBD_HCRDX8BINLUT2.bits.hc_rdx8bin_lut4 = pu16LUT[4];
    VPSS_DBD_HCRDX8BINLUT2.bits.hc_rdx8bin_lut5 = pu16LUT[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_HCRDX8BINLUT2.u32), VPSS_DBD_HCRDX8BINLUT2.u32);

    VPSS_DBD_HCRDX8BINLUT3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_HCRDX8BINLUT3.u32));
    VPSS_DBD_HCRDX8BINLUT3.bits.hc_rdx8bin_lut6 = pu16LUT[6];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_HCRDX8BINLUT3.u32), VPSS_DBD_HCRDX8BINLUT3.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBDVyRdxLut(HI_U32 u32AppAddr, HI_U16 const *pu16LUT)
{
    U_VPSS_DBD_VYRDX8BINLUT0 VPSS_DBD_VYRDX8BINLUT0;
    U_VPSS_DBD_VYRDX8BINLUT1 VPSS_DBD_VYRDX8BINLUT1;
    U_VPSS_DBD_VYRDX8BINLUT2 VPSS_DBD_VYRDX8BINLUT2;
    U_VPSS_DBD_VYRDX8BINLUT3 VPSS_DBD_VYRDX8BINLUT3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DBD_VYRDX8BINLUT0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_VYRDX8BINLUT0.u32));
    VPSS_DBD_VYRDX8BINLUT0.bits.vy_rdx8bin_lut0 = pu16LUT[0];
    VPSS_DBD_VYRDX8BINLUT0.bits.vy_rdx8bin_lut1 = pu16LUT[1];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_VYRDX8BINLUT0.u32), VPSS_DBD_VYRDX8BINLUT0.u32);

    VPSS_DBD_VYRDX8BINLUT1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_VYRDX8BINLUT1.u32));
    VPSS_DBD_VYRDX8BINLUT1.bits.vy_rdx8bin_lut2 = pu16LUT[2];
    VPSS_DBD_VYRDX8BINLUT1.bits.vy_rdx8bin_lut3 = pu16LUT[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_VYRDX8BINLUT1.u32), VPSS_DBD_VYRDX8BINLUT1.u32);

    VPSS_DBD_VYRDX8BINLUT2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_VYRDX8BINLUT2.u32));
    VPSS_DBD_VYRDX8BINLUT2.bits.vy_rdx8bin_lut4 = pu16LUT[4];
    VPSS_DBD_VYRDX8BINLUT2.bits.vy_rdx8bin_lut5 = pu16LUT[5];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_VYRDX8BINLUT2.u32), VPSS_DBD_VYRDX8BINLUT2.u32);

    VPSS_DBD_VYRDX8BINLUT3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_VYRDX8BINLUT3.u32));
    VPSS_DBD_VYRDX8BINLUT3.bits.vy_rdx8bin_lut6 = pu16LUT[6];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_VYRDX8BINLUT3.u32), VPSS_DBD_VYRDX8BINLUT3.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBMinBlkSize(HI_U32 u32AppAddr, HI_U8 u8Size)
{
    U_VPSS_DBD_BLKSIZE VPSS_DBD_BLKSIZE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DBD_BLKSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_BLKSIZE.u32));
    VPSS_DBD_BLKSIZE.bits.min_blk_size = u8Size;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_BLKSIZE.u32), VPSS_DBD_BLKSIZE.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBHyMaxBlkSize(HI_U32 u32AppAddr, HI_U8 u8Size)
{
    U_VPSS_DBD_BLKSIZE VPSS_DBD_BLKSIZE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DBD_BLKSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_BLKSIZE.u32));
    VPSS_DBD_BLKSIZE.bits.hy_max_blk_size = u8Size;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_BLKSIZE.u32), VPSS_DBD_BLKSIZE.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBHcMaxBlkSize(HI_U32 u32AppAddr, HI_U8 u8Size)
{
    U_VPSS_DBD_BLKSIZE VPSS_DBD_BLKSIZE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DBD_BLKSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_BLKSIZE.u32));
    VPSS_DBD_BLKSIZE.bits.hc_max_blk_size = u8Size;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_BLKSIZE.u32), VPSS_DBD_BLKSIZE.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDBVyMaxBlkSize(HI_U32 u32AppAddr, HI_U8 u8Size)
{
    U_VPSS_DBD_BLKSIZE VPSS_DBD_BLKSIZE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DBD_BLKSIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DBD_BLKSIZE.u32));
    VPSS_DBD_BLKSIZE.bits.vy_max_blk_size = u8Size;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DBD_BLKSIZE.u32), VPSS_DBD_BLKSIZE.u32);

    return HI_SUCCESS;
}




//======================READ STT VALUE=================================

HI_VOID VPSS_REG_GetDetPixel(HI_U32 u32AppAddr, HI_U32 BlkNum, HI_U8 *pstData)
{

    HI_U32  pixdata;
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;

    if (BlkNum > 5)
    {
        VPSS_FATAL("Error! Vou_GetDetPixel() Selected Wrong BLKNUM!\n");
        return ;
    }

    pixdata = VPSS_REG_RegRead((&(pstReg->STR_DET_VIDBLK0TOL0.u32) + BlkNum * 2 ));

    pstData[0] = (pixdata & 0xff);
    pstData[1] = (pixdata & 0xff00) >> 8;
    pstData[2] = (pixdata & 0xff0000) >> 16;
    pstData[3] = (pixdata & 0xff000000) >> 24;
    pixdata = VPSS_REG_RegRead((&(pstReg->STR_DET_VIDBLK0TOL0.u32)) + (BlkNum * 2  + 1) );

    pstData[4] = (pixdata & 0xff);
    pstData[5] = (pixdata & 0xff00) >> 8;
    pstData[6] = (pixdata & 0xff0000) >> 16;
    pstData[7] = (pixdata & 0xff000000) >> 24;

    return ;


}
/********************************/


HI_S32 VPSS_REG_GetHisBin(HI_U32 u32AppAddr, HI_S32 *pstData)
{
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;

    pstData[0] = VPSS_REG_RegRead(&(pstReg->VPSS_PDHISTBIN[0]));
    pstData[1] = VPSS_REG_RegRead(&(pstReg->VPSS_PDHISTBIN[1]));
    pstData[2] = VPSS_REG_RegRead(&(pstReg->VPSS_PDHISTBIN[2]));
    pstData[3] = VPSS_REG_RegRead(&(pstReg->VPSS_PDHISTBIN[3]));

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_GetItDiff(HI_U32 u32AppAddr, HI_S32 *pstData)
{
    HI_S32 VPSS_PDFRMITDIFF;
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;

    VPSS_PDFRMITDIFF = VPSS_REG_RegRead(&(pstReg->VPSS_PDFRMITDIFF));

    *pstData = VPSS_PDFRMITDIFF;

    return HI_SUCCESS;
}


//TODO!!!  这里只有区域0 的，没有区域1 的
HI_S32 VPSS_REG_GetPccData(HI_U32 u32AppAddr, HI_S32 *ps32FFWD,
                           HI_S32 *ps32FWD, HI_S32 *ps32BWD, HI_S32 *ps32CRSS,
                           /*HI_S32 *ps32PW,*/HI_S32 *ps32FWDTKR, HI_S32 *ps32WDTKR)
{
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;

    *ps32FFWD = VPSS_REG_RegRead(&(pstReg->VPSS_PDPCCFFWD0));
    *ps32FWD = VPSS_REG_RegRead(&(pstReg->VPSS_PDPCCFWD0));
    *ps32BWD = VPSS_REG_RegRead(&(pstReg->VPSS_PDPCCBWD0));
    *ps32CRSS = VPSS_REG_RegRead(&(pstReg->VPSS_PDPCCCRSS0));
    *ps32FWDTKR = VPSS_REG_RegRead(&(pstReg->VPSS_PDPCCFWDTKR0));
    *ps32WDTKR = VPSS_REG_RegRead(&(pstReg->VPSS_PDPCCBWDTKR0));

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_GetPdMatch(HI_U32 u32AppAddr,
                           HI_S32 *ps32Match0, HI_S32 *ps32UnMatch0,
                           HI_S32 *ps32Match1, HI_S32 *ps32UnMatch1)
{
    HI_S32 VPSS_PDUMMATCH0;
    HI_S32 VPSS_PDUMNOMATCH0;
    HI_S32 VPSS_PDUMMATCH1;
    HI_S32 VPSS_PDUMNOMATCH1;
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;


    VPSS_PDUMMATCH0 = VPSS_REG_RegRead(&(pstReg->VPSS_PDUMMATCH0));
    VPSS_PDUMNOMATCH0 = VPSS_REG_RegRead(&(pstReg->VPSS_PDUMNOMATCH0));
    VPSS_PDUMMATCH1 = VPSS_REG_RegRead(&(pstReg->VPSS_PDUMMATCH1));
    VPSS_PDUMNOMATCH1 = VPSS_REG_RegRead(&(pstReg->VPSS_PDUMNOMATCH1));

    *ps32Match0 = VPSS_PDUMMATCH0;
    *ps32UnMatch0 = VPSS_PDUMNOMATCH0;
    *ps32Match1 = VPSS_PDUMMATCH1;
    *ps32UnMatch1 = VPSS_PDUMNOMATCH1;
    return HI_SUCCESS;
}


//TODO!!!  这里只有区域0 的，没有区域1 的
HI_S32 VPSS_REG_GetLasiCnt(HI_U32 u32AppAddr,
                           HI_S32 *ps32Cnt14, HI_S32 *ps32Cnt32,
                           HI_S32 *ps32Cnt34)
{
    HI_S32 VPSS_PDLASICNT14;
    HI_S32 VPSS_PDLASICNT32;
    HI_S32 VPSS_PDLASICNT34;

    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;

    VPSS_PDLASICNT14 = VPSS_REG_RegRead(&(pstReg->VPSS_PDLASICNT140));
    VPSS_PDLASICNT32 = VPSS_REG_RegRead(&(pstReg->VPSS_PDLASICNT320));
    VPSS_PDLASICNT34 = VPSS_REG_RegRead(&(pstReg->VPSS_PDLASICNT340));

    *ps32Cnt14 = VPSS_PDLASICNT14;
    *ps32Cnt32 = VPSS_PDLASICNT32;
    *ps32Cnt34 = VPSS_PDLASICNT34;

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_GetBlkSad(HI_U32 u32AppAddr, HI_S32 *pstData)
{
    HI_S32  VPSS_PDSTLBLKSAD[16];
    HI_U32 u32Count;
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;

    for (u32Count = 0; u32Count < 16; u32Count ++)
    {
        VPSS_PDSTLBLKSAD[u32Count] = VPSS_REG_RegRead(&(pstReg->VPSS_PDSTLBLKSAD[u32Count]));
        pstData[u32Count] = VPSS_PDSTLBLKSAD[u32Count];
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_GetDbHyCnt(HI_U32 u32AppAddr, HI_U32 *pu32DbHyCnt)
{
    HI_U32 DB_HY_COUNTER;
    HI_U32 u32Count;
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;
    for (u32Count = 0; u32Count < 1920; u32Count ++)
    {
        DB_HY_COUNTER = VPSS_REG_RegRead(&(pstReg->DB_HY_COUNTER[u32Count]));
        pu32DbHyCnt[u32Count] = DB_HY_COUNTER;
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_GetDbBorder(HI_U32 u32AppAddr, HI_U32 *pu32DbBorder)
{
    HI_U32 DB_BORDER;
    HI_U32 u32Count;
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;
    for (u32Count = 0; u32Count < 128; u32Count ++)
    {
        DB_BORDER = VPSS_REG_RegRead(&(pstReg->DB_BORDER[u32Count]));
        pu32DbBorder[u32Count] = DB_BORDER;
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_GetDbHySizeHyCnt(HI_U32 u32AppAddr, HI_U32 *pu32DbHySizeHyCounter)
{
    U_DB_HY_SIZE DB_HY_SIZE;
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;

    DB_HY_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->DB_HY_SIZE.u32));

    *pu32DbHySizeHyCounter = DB_HY_SIZE.bits.hy_counter;

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_GetDbHySizeHySize(HI_U32 u32AppAddr, HI_U32 *pu32DbHySizeHySize)
{
    U_DB_HY_SIZE DB_HY_SIZE;
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;

    DB_HY_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->DB_HY_SIZE.u32));

    *pu32DbHySizeHySize = DB_HY_SIZE.bits.hy_size;

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_GetDbHcSizeHcCnt(HI_U32 u32AppAddr, HI_U32 *pu32DbHcSizeHcCounter)
{
    U_DB_HC_SIZE DB_HC_SIZE;
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;

    DB_HC_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->DB_HC_SIZE.u32));

    *pu32DbHcSizeHcCounter = DB_HC_SIZE.bits.hc_counter;

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_GetDbHcSizeHcSize(HI_U32 u32AppAddr, HI_U32 *pu32DbHcSizeHcSize)
{
    U_DB_HC_SIZE DB_HC_SIZE;
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;

    DB_HC_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->DB_HC_SIZE.u32));

    *pu32DbHcSizeHcSize = DB_HC_SIZE.bits.hc_size;

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_GetDbVySizeVyCnt(HI_U32 u32AppAddr, HI_U32 *pu32DbVySizeVyCounter)
{
    U_DB_VY_SIZE DB_VY_SIZE;
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;

    DB_VY_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->DB_VY_SIZE.u32));

    *pu32DbVySizeVyCounter = DB_VY_SIZE.bits.vy_counter;

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_GetDbVySizeVySize(HI_U32 u32AppAddr, HI_U32 *pu32DbVySizeVySize)
{
    U_DB_VY_SIZE DB_VY_SIZE;
    S_STT_REGS_TYPE *pstReg;

    pstReg = (S_STT_REGS_TYPE *)u32AppAddr;

    DB_VY_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->DB_VY_SIZE.u32));

    *pu32DbVySizeVySize = DB_VY_SIZE.bits.vy_size;

    return HI_SUCCESS;
}


#if 0

HI_S32 VPSS_REG_SetTimeOut(HI_U32 u32AppAddr, HI_U32 u32Data)
{
    HI_U32 VPSS_TIMEOUT;
    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_TIMEOUT = u32Data;

    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_TIMEOUT), VPSS_TIMEOUT);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_StartLogic(HI_U32 u32AppAddr, HI_U32 u32PhyAddr)
{
    U_VPSS_START VPSS_START;
    VPSS_REG_S *pstReg;


    pstReg = (VPSS_REG_S *)u32PhyAddr;
    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_PNEXT), u32AppAddr);

    VPSS_START.u32 = 0x1;
    VPSS_REG_RegWrite((volatile HI_U32 *) & (pstReg->VPSS_START.u32), VPSS_START.u32);
    return HI_SUCCESS;
}




/********************************/

/********************************/

/********************************/
HI_S32 VPSS_REG_SetZmeEnable(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, REG_ZME_MODE_E eMode, HI_BOOL bEnable)
{
    U_VPSS_VHD_VSP VPSS_VHD_VSP;
    //U_VPSS_VSD_VSP VPSS_VSD_VSP;
    U_VPSS_STR_VSP VPSS_STR_VSP;

    U_VPSS_VHD_HSP VPSS_VHD_HSP;
    //U_VPSS_VSD_HSP VPSS_VSD_HSP;
    U_VPSS_STR_HSP VPSS_STR_HSP;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            if ((eMode ==  REG_ZME_MODE_HORL ) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_VHD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_HSP.u32));
                VPSS_VHD_HSP.bits.hlmsc_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_HSP.u32), VPSS_VHD_HSP.u32);
            }
            if ((eMode == REG_ZME_MODE_HORC) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_VHD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_HSP.u32));
                VPSS_VHD_HSP.bits.hchmsc_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_HSP.u32), VPSS_VHD_HSP.u32);
            }
            if ((eMode == REG_ZME_MODE_VERL) || (eMode == REG_ZME_MODE_VER) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_VHD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_VSP.u32));
                VPSS_VHD_VSP.bits.vlmsc_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_VSP.u32), VPSS_VHD_VSP.u32);
            }
            if ((eMode == REG_ZME_MODE_VERC) || (eMode == REG_ZME_MODE_VER) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_VHD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_VSP.u32));
                VPSS_VHD_VSP.bits.vchmsc_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_VSP.u32), VPSS_VHD_VSP.u32);
            }
            break;
            /*
            case VPSS_REG_SD://SD
                if((eMode == REG_ZME_MODE_HORL )||(eMode == REG_ZME_MODE_HOR)||(eMode == REG_ZME_MODE_ALL))
                {
                    VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
                    VPSS_VSD_HSP.bits.hlmsc_en = bEnable;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
                }
                if((eMode == REG_ZME_MODE_HORC)||(eMode == REG_ZME_MODE_HOR)||(eMode == REG_ZME_MODE_ALL))
                {
                    VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
                    VPSS_VSD_HSP.bits.hchmsc_en = bEnable;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
                }
                if((eMode == REG_ZME_MODE_VERL)||(eMode == REG_ZME_MODE_VER)||(eMode == REG_ZME_MODE_ALL))
                {
                    VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
                    VPSS_VSD_VSP.bits.vlmsc_en = bEnable;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
                }
                if((eMode == REG_ZME_MODE_VERC)||(eMode == REG_ZME_MODE_VER)||(eMode == REG_ZME_MODE_ALL))
                {
                    VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
                    VPSS_VSD_VSP.bits.vchmsc_en = bEnable;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
                }
                break;
            */
        case VPSS_REG_STR://STR
            if ((eMode == REG_ZME_MODE_HORL ) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_STR_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_HSP.u32));
                VPSS_STR_HSP.bits.hlmsc_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_HSP.u32), VPSS_STR_HSP.u32);
            }
            if ((eMode == REG_ZME_MODE_HORC) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_STR_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_HSP.u32));
                VPSS_STR_HSP.bits.hchmsc_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_HSP.u32), VPSS_STR_HSP.u32);
            }
            if ((eMode == REG_ZME_MODE_VERL) || (eMode == REG_ZME_MODE_VER) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_STR_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_VSP.u32));
                VPSS_STR_VSP.bits.vlmsc_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_VSP.u32), VPSS_STR_VSP.u32);
            }
            if ((eMode == REG_ZME_MODE_VERC) || (eMode == REG_ZME_MODE_VER) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_STR_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_VSP.u32));
                VPSS_STR_VSP.bits.vchmsc_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_VSP.u32), VPSS_STR_VSP.u32);
            }
            break;
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetZmeInSize(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32Height, HI_U32 u32Width)
{
    VPSS_REG_S *pstReg;
    //U_VPSS_VSD_ZMEIRESO VPSS_VSD_ZMEIRESO;
    U_VPSS_VHD_ZMEIRESO VPSS_VHD_ZMEIRESO;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    switch (ePort)
    {
        case VPSS_REG_STR:
        case VPSS_REG_HD:
            VPSS_VHD_ZMEIRESO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_ZMEIRESO.u32));
            VPSS_VHD_ZMEIRESO.bits.ih = u32Height - 1;
            VPSS_VHD_ZMEIRESO.bits.iw = u32Width - 1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_ZMEIRESO.u32), VPSS_VHD_ZMEIRESO.u32);
            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_ZMEIRESO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_ZMEIRESO.u32));
                VPSS_VSD_ZMEIRESO.bits.ih = u32Height - 1;
                VPSS_VSD_ZMEIRESO.bits.iw = u32Width - 1;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_ZMEIRESO.u32), VPSS_VSD_ZMEIRESO.u32);
                break;
            */
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetZmeOutSize(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32Height, HI_U32 u32Width)
{
    //U_VPSS_VSD_ZMEORESO VPSS_VSD_ZMEORESO;
    U_VPSS_VHD_ZMEORESO VPSS_VHD_ZMEORESO;
    U_VPSS_STR_ZMEORESO VPSS_STR_ZMEORESO;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_ZMEORESO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_ZMEORESO.u32));
            VPSS_VHD_ZMEORESO.bits.oh = u32Height - 1;
            VPSS_VHD_ZMEORESO.bits.ow = u32Width - 1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_ZMEORESO.u32), VPSS_VHD_ZMEORESO.u32);
            break;
            /*
            case VPSS_REG_SD://SD
                VPSS_VSD_ZMEORESO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_ZMEORESO.u32));
                VPSS_VSD_ZMEORESO.bits.oh = u32Height - 1;
                VPSS_VSD_ZMEORESO.bits.ow = u32Width - 1;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_ZMEORESO.u32), VPSS_VSD_ZMEORESO.u32);
                break;
            */
        case VPSS_REG_STR://STR
            VPSS_STR_ZMEORESO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_ZMEORESO.u32));
            VPSS_STR_ZMEORESO.bits.oh = u32Height - 1;
            VPSS_STR_ZMEORESO.bits.ow = u32Width - 1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STR_ZMEORESO.u32), VPSS_STR_ZMEORESO.u32);
            break;
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetZmeFirEnable(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort,
                                REG_ZME_MODE_E eMode, HI_BOOL bEnable)
{
    U_VPSS_VHD_VSP VPSS_VHD_VSP;
    //U_VPSS_VSD_VSP VPSS_VSD_VSP;
    U_VPSS_STR_VSP VPSS_STR_VSP;

    U_VPSS_VHD_HSP VPSS_VHD_HSP;
    //U_VPSS_VSD_HSP VPSS_VSD_HSP;
    U_VPSS_STR_HSP VPSS_STR_HSP;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            if ((eMode ==  REG_ZME_MODE_HORL ) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_VHD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_HSP.u32));
                VPSS_VHD_HSP.bits.hlfir_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_HSP.u32), VPSS_VHD_HSP.u32);
            }
            if ((eMode == REG_ZME_MODE_HORC) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_VHD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_HSP.u32));
                VPSS_VHD_HSP.bits.hchfir_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_HSP.u32), VPSS_VHD_HSP.u32);
            }
            if ((eMode == REG_ZME_MODE_VERL) || (eMode == REG_ZME_MODE_VER) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_VHD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_VSP.u32));
                VPSS_VHD_VSP.bits.vlfir_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_VSP.u32), VPSS_VHD_VSP.u32);
            }
            if ((eMode == REG_ZME_MODE_VERC) || (eMode == REG_ZME_MODE_VER) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_VHD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_VSP.u32));
                VPSS_VHD_VSP.bits.vchfir_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_VSP.u32), VPSS_VHD_VSP.u32);
            }
            break;
            /*
            case VPSS_REG_SD://SD
                if((eMode == REG_ZME_MODE_HORL )||(eMode == REG_ZME_MODE_HOR)||(eMode == REG_ZME_MODE_ALL))
                {
                    VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
                    VPSS_VSD_HSP.bits.hlfir_en = bEnable;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
                }
                if((eMode == REG_ZME_MODE_HORC)||(eMode == REG_ZME_MODE_HOR)||(eMode == REG_ZME_MODE_ALL))
                {
                    VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
                    VPSS_VSD_HSP.bits.hchfir_en = bEnable;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
                }
                if((eMode == REG_ZME_MODE_VERL)||(eMode == REG_ZME_MODE_VER)||(eMode == REG_ZME_MODE_ALL))
                {
                    VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
                    VPSS_VSD_VSP.bits.vlfir_en = bEnable;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
                }
                if((eMode == REG_ZME_MODE_VERC)||(eMode == REG_ZME_MODE_VER)||(eMode == REG_ZME_MODE_ALL))
                {
                    VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
                    VPSS_VSD_VSP.bits.vchfir_en = bEnable;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
                }
                break;
            */
        case VPSS_REG_STR://STR
            if ((eMode == REG_ZME_MODE_HORL ) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_STR_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_HSP.u32));
                VPSS_STR_HSP.bits.hlfir_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_HSP.u32), VPSS_STR_HSP.u32);
            }
            if ((eMode == REG_ZME_MODE_HORC) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_STR_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_HSP.u32));
                VPSS_STR_HSP.bits.hchfir_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_HSP.u32), VPSS_STR_HSP.u32);
            }
            if ((eMode == REG_ZME_MODE_VERL) || (eMode == REG_ZME_MODE_VER) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_STR_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_VSP.u32));
                VPSS_STR_VSP.bits.vlfir_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_VSP.u32), VPSS_STR_VSP.u32);
            }
            if ((eMode == REG_ZME_MODE_VERC) || (eMode == REG_ZME_MODE_VER) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_STR_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_VSP.u32));
                VPSS_STR_VSP.bits.vchfir_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_VSP.u32), VPSS_STR_VSP.u32);
            }
            break;
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetZmeMidEnable(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort,
                                REG_ZME_MODE_E eMode, HI_BOOL bEnable)
{
    U_VPSS_VHD_VSP VPSS_VHD_VSP;
    //U_VPSS_VSD_VSP VPSS_VSD_VSP;
    U_VPSS_STR_VSP VPSS_STR_VSP;

    U_VPSS_VHD_HSP VPSS_VHD_HSP;
    //U_VPSS_VSD_HSP VPSS_VSD_HSP;
    U_VPSS_STR_HSP VPSS_STR_HSP;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            if ((eMode == REG_ZME_MODE_HORL) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_VHD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_HSP.u32));
                VPSS_VHD_HSP.bits.hlmid_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_HSP.u32), VPSS_VHD_HSP.u32);
            }
            if ((eMode ==  REG_ZME_MODE_HORC) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_VHD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_HSP.u32));
                VPSS_VHD_HSP.bits.hchmid_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_HSP.u32), VPSS_VHD_HSP.u32);
            }
            if ((eMode == REG_ZME_MODE_VERL) || (eMode == REG_ZME_MODE_VER) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_VHD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_VSP.u32));
                VPSS_VHD_VSP.bits.vlmid_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_VSP.u32), VPSS_VHD_VSP.u32);
            }
            if ((eMode == REG_ZME_MODE_VERC) || (eMode == REG_ZME_MODE_VER) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_VHD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_VSP.u32));
                VPSS_VHD_VSP.bits.vchmid_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_VSP.u32), VPSS_VHD_VSP.u32);
            }
            break;
            /*
            case VPSS_REG_SD://SD
                if((eMode == REG_ZME_MODE_HORL)||(eMode == REG_ZME_MODE_HOR)||(eMode == REG_ZME_MODE_ALL))
                {
                    VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
                    VPSS_VSD_HSP.bits.hlmid_en = bEnable;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
                }
                if((eMode == REG_ZME_MODE_HORC)||(eMode == REG_ZME_MODE_HOR)||(eMode == REG_ZME_MODE_ALL))
                {
                    VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
                    VPSS_VSD_HSP.bits.hchmid_en = bEnable;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
                }
                if((eMode == REG_ZME_MODE_VERL)||(eMode == REG_ZME_MODE_VER)||(eMode == REG_ZME_MODE_ALL))
                {
                    VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
                    VPSS_VSD_VSP.bits.vlmid_en = bEnable;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
                }
                if((eMode == REG_ZME_MODE_VERC)||(eMode == REG_ZME_MODE_VER)||(eMode == REG_ZME_MODE_ALL))
                {
                    VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
                    VPSS_VSD_VSP.bits.vchmid_en = bEnable;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
                }
                break;
            */
        case VPSS_REG_STR://STR
            if ((eMode == REG_ZME_MODE_HORC) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_STR_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_HSP.u32));
                VPSS_STR_HSP.bits.hchmid_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_HSP.u32), VPSS_STR_HSP.u32);
            }
            if ((eMode == REG_ZME_MODE_HORL) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_STR_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_HSP.u32));
                VPSS_STR_HSP.bits.hlmid_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_HSP.u32), VPSS_STR_HSP.u32);
            }
            if ((eMode == REG_ZME_MODE_VERL) || (eMode == REG_ZME_MODE_VER) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_STR_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_VSP.u32));
                VPSS_STR_VSP.bits.vlmid_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_VSP.u32), VPSS_STR_VSP.u32);
            }
            if ((eMode == REG_ZME_MODE_VERC) || (eMode == REG_ZME_MODE_VER) || (eMode == REG_ZME_MODE_ALL))
            {
                VPSS_STR_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_VSP.u32));
                VPSS_STR_VSP.bits.vchmid_en = bEnable;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_VSP.u32), VPSS_STR_VSP.u32);
            }
            break;
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetZmePhase(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort,
                            REG_ZME_MODE_E eMode, HI_S32 s32Phase)
{
    U_VPSS_VHD_HLOFFSET VPSS_VHD_HLOFFSET;
    U_VPSS_VHD_HCOFFSET VPSS_VHD_HCOFFSET;
    U_VPSS_VHD_VOFFSET VPSS_VHD_VOFFSET;

    //U_VPSS_VSD_HLOFFSET VPSS_VSD_HLOFFSET;
    //U_VPSS_VSD_HCOFFSET VPSS_VSD_HCOFFSET;
    //U_VPSS_VSD_VOFFSET VPSS_VSD_VOFFSET;

    U_VPSS_STR_HLOFFSET VPSS_STR_HLOFFSET;
    U_VPSS_STR_HCOFFSET VPSS_STR_HCOFFSET;
    U_VPSS_STR_VOFFSET VPSS_STR_VOFFSET;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            if (eMode == REG_ZME_MODE_HORC)
            {
                VPSS_VHD_HCOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_HCOFFSET.u32));
                VPSS_VHD_HCOFFSET.bits.hor_coffset = s32Phase;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_HCOFFSET.u32), VPSS_VHD_HCOFFSET.u32);
            }
            else if (eMode == REG_ZME_MODE_HORL)
            {
                VPSS_VHD_HLOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_HLOFFSET.u32));
                VPSS_VHD_HLOFFSET.bits.hor_loffset = s32Phase;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_HLOFFSET.u32), VPSS_VHD_HLOFFSET.u32);
            }
            else if (eMode == REG_ZME_MODE_VERC)
            {
                VPSS_VHD_VOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_VOFFSET.u32));
                VPSS_VHD_VOFFSET.bits.vchroma_offset = s32Phase;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_VOFFSET.u32), VPSS_VHD_VOFFSET.u32);
            }
            else if (eMode == REG_ZME_MODE_VERL)
            {
                VPSS_VHD_VOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_VOFFSET.u32));
                VPSS_VHD_VOFFSET.bits.vluma_offset = s32Phase;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_VOFFSET.u32), VPSS_VHD_VOFFSET.u32);
            }
            else
            {
                VPSS_FATAL("REG ERROR\n");
            }
            break;
            /*
            case VPSS_REG_SD://SD
                if (eMode == REG_ZME_MODE_HORC)
                {
                    VPSS_VSD_HCOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HCOFFSET.u32));
                    VPSS_VSD_HCOFFSET.bits.hor_coffset = s32Phase;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HCOFFSET.u32), VPSS_VSD_HCOFFSET.u32);
                }
                else if(eMode == REG_ZME_MODE_HORL)
                {
                    VPSS_VSD_HLOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HLOFFSET.u32));
                    VPSS_VSD_HLOFFSET.bits.hor_loffset = s32Phase;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HLOFFSET.u32), VPSS_VSD_HLOFFSET.u32);
                }
                else if(eMode == REG_ZME_MODE_VERC)
                {
                    VPSS_VSD_VOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VOFFSET.u32));
                    VPSS_VSD_VOFFSET.bits.vchroma_offset = s32Phase;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VOFFSET.u32), VPSS_VSD_VOFFSET.u32);
                }
                else if(eMode == REG_ZME_MODE_VERL)
                {
                    VPSS_VSD_VOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VOFFSET.u32));
                    VPSS_VSD_VOFFSET.bits.vluma_offset = s32Phase;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VOFFSET.u32), VPSS_VSD_VOFFSET.u32);
                }
                else
                {
                    VPSS_FATAL("REG ERROR\n");
                }
                break;
            */
        case VPSS_REG_STR://STR
            if (eMode == REG_ZME_MODE_HORC)
            {
                VPSS_STR_HCOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_HCOFFSET.u32));
                VPSS_STR_HCOFFSET.bits.hor_coffset = s32Phase;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_HCOFFSET.u32), VPSS_STR_HCOFFSET.u32);
            }
            else if (eMode == REG_ZME_MODE_HORL)
            {
                VPSS_STR_HLOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_HLOFFSET.u32));
                VPSS_STR_HLOFFSET.bits.hor_loffset = s32Phase;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_HLOFFSET.u32), VPSS_STR_HLOFFSET.u32);
            }
            else if (eMode == REG_ZME_MODE_VERC)
            {
                VPSS_STR_VOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_VOFFSET.u32));
                VPSS_STR_VOFFSET.bits.vchroma_offset = s32Phase;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_VOFFSET.u32), VPSS_STR_VOFFSET.u32);
            }
            else if (eMode == REG_ZME_MODE_VERL)
            {
                VPSS_STR_VOFFSET.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_VOFFSET.u32));
                VPSS_STR_VOFFSET.bits.vluma_offset = s32Phase;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_VOFFSET.u32), VPSS_STR_VOFFSET.u32);
            }
            else
            {
                VPSS_FATAL("REG ERROR\n");
            }
            break;
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetZmeRatio(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort,
                            REG_ZME_MODE_E eMode, HI_U32 u32Ratio)
{
    U_VPSS_VHD_HSP VPSS_VHD_HSP;
    U_VPSS_VHD_VSR VPSS_VHD_VSR;

    //U_VPSS_VSD_HSP VPSS_VSD_HSP;
    //U_VPSS_VSD_VSR VPSS_VSD_VSR;

    U_VPSS_STR_HSP VPSS_STR_HSP;
    U_VPSS_STR_VSP VPSS_STR_VSP;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            if (eMode == REG_ZME_MODE_HOR)
            {
                VPSS_VHD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_HSP.u32));
                VPSS_VHD_HSP.bits.hratio = u32Ratio;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_HSP.u32), VPSS_VHD_HSP.u32);
            }
            else
            {
                VPSS_VHD_VSR.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_VSR.u32));
                VPSS_VHD_VSR.bits.vratio = u32Ratio;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_VSR.u32), VPSS_VHD_VSR.u32);
            }
            break;
            /*
            case VPSS_REG_SD://SD
                if (eMode == REG_ZME_MODE_HOR)
                {
                    VPSS_VSD_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_HSP.u32));
                    VPSS_VSD_HSP.bits.hratio = u32Ratio;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_HSP.u32), VPSS_VSD_HSP.u32);
                }
                else
                {
                    VPSS_VSD_VSR.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSR.u32));
                    VPSS_VSD_VSR.bits.vratio = u32Ratio;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSR.u32), VPSS_VSD_VSR.u32);
                }
                break;
            */
        case VPSS_REG_STR://STR
            if (eMode == REG_ZME_MODE_HOR)
            {
                VPSS_STR_HSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_HSP.u32));
                VPSS_STR_HSP.bits.hratio = u32Ratio;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_HSP.u32), VPSS_STR_HSP.u32);
            }
            else
            {
                VPSS_STR_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_VSP.u32));
                VPSS_STR_VSP.bits.vratio = u32Ratio;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_VSP.u32), VPSS_STR_VSP.u32);
            }
            break;
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetZmeInFmt(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_DRV_PIX_FORMAT_E eFormat)
{
    U_VPSS_VHD_VSP VPSS_VHD_VSP;

    //U_VPSS_VSD_VSP VPSS_VSD_VSP;

    HI_U32 u32Format;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (eFormat)
    {
            //case HI_DRV_PIX_FMT_NV21_TILE_CMP:
            //case HI_DRV_PIX_FMT_NV12_TILE_CMP:
        case HI_DRV_PIX_FMT_NV21_TILE:
        case HI_DRV_PIX_FMT_NV12_TILE:
        case HI_DRV_PIX_FMT_NV21:
        case HI_DRV_PIX_FMT_NV12:
            //case HI_DRV_PIX_FMT_NV61:
            //case HI_DRV_PIX_FMT_NV16:
        case HI_DRV_PIX_FMT_YUV400:
        case HI_DRV_PIX_FMT_YUV422_1X2:
        case HI_DRV_PIX_FMT_YUV420p:
        case HI_DRV_PIX_FMT_YUV410p:
            u32Format = 0x1;
            break;
        case HI_DRV_PIX_FMT_NV61_2X1:
        case HI_DRV_PIX_FMT_NV16_2X1:
        case HI_DRV_PIX_FMT_YUV_444:
        case HI_DRV_PIX_FMT_YUV422_2X1:
        case HI_DRV_PIX_FMT_YUV411:
        case HI_DRV_PIX_FMT_YUYV:
        case HI_DRV_PIX_FMT_YVYU:
        case HI_DRV_PIX_FMT_UYVY:
            u32Format = 0x0;
            break;
        default:
            VPSS_FATAL("REG ERROR format %d\n", eFormat);
            return HI_FAILURE;
    }

    switch (ePort)
    {
        case VPSS_REG_STR:
        case VPSS_REG_HD:
            VPSS_VHD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_VSP.u32));
            VPSS_VHD_VSP.bits.zme_in_fmt = u32Format;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_VSP.u32), VPSS_VHD_VSP.u32);

            break;
            /*
            case VPSS_REG_SD://SD
                VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
                VPSS_VSD_VSP.bits.zme_in_fmt = u32Format;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
                break;
            */
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetZmeOutFmt(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_DRV_PIX_FORMAT_E eFormat)
{
    U_VPSS_VHD_VSP VPSS_VHD_VSP;

    //U_VPSS_VSD_VSP VPSS_VSD_VSP;

    U_VPSS_STR_VSP VPSS_STR_VSP;

    HI_U32 u32Format;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (eFormat)
    {
        case HI_DRV_PIX_FMT_NV21:
        case HI_DRV_PIX_FMT_NV12:
            //case HI_DRV_PIX_FMT_NV21_CMP:
            //case HI_DRV_PIX_FMT_NV12_CMP:
            //case HI_DRV_PIX_FMT_NV12_TILE:
            //case HI_DRV_PIX_FMT_NV21_TILE:
            //case HI_DRV_PIX_FMT_NV12_TILE_CMP:
            //case HI_DRV_PIX_FMT_NV21_TILE_CMP:
            u32Format = 0x1;
            break;
        case HI_DRV_PIX_FMT_NV61_2X1:
        case HI_DRV_PIX_FMT_NV16_2X1:
            //case HI_DRV_PIX_FMT_NV61_2X1_CMP:
            //case HI_DRV_PIX_FMT_NV16_2X1_CMP:
            //case HI_DRV_PIX_FMT_YUYV:
            //case HI_DRV_PIX_FMT_YVYU:
            //case HI_DRV_PIX_FMT_UYVY:
            //case HI_DRV_PIX_FMT_ARGB8888:   //sp420->sp422->csc->rgb
            //case HI_DRV_PIX_FMT_ABGR8888:
            //case HI_DRV_PIX_FMT_KBGR8888:
            u32Format = 0x0;
            break;
        default:
            VPSS_FATAL("REG ERROR format %d\n", eFormat);
            return HI_FAILURE;
    }

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_VSP.u32));
            VPSS_VHD_VSP.bits.zme_out_fmt = u32Format;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_VSP.u32), VPSS_VHD_VSP.u32);

            break;
            /*
            case VPSS_REG_SD://SD
                VPSS_VSD_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_VSP.u32));
                VPSS_VSD_VSP.bits.zme_out_fmt = u32Format;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_VSP.u32), VPSS_VSD_VSP.u32);
                break;
            */
        case VPSS_REG_STR://STR
            VPSS_STR_VSP.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_VSP.u32));
            VPSS_STR_VSP.bits.zme_out_fmt = u32Format;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STR_VSP.u32), VPSS_STR_VSP.u32);
            break;
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetZmeCoefAddr(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort,
                               REG_ZME_MODE_E eMode, HI_U32 u32Addr)
{

    HI_U32 VPSS_VHD_ZME_LHADDR;
    HI_U32 VPSS_VHD_ZME_LVADDR;
    HI_U32 VPSS_VHD_ZME_CHADDR;
    HI_U32 VPSS_VHD_ZME_CVADDR;

    //HI_U32 VPSS_VSD_ZME_LHADDR;
    //HI_U32 VPSS_VSD_ZME_LVADDR;
    //HI_U32 VPSS_VSD_ZME_CHADDR;
    //HI_U32 VPSS_VSD_ZME_CVADDR;

    HI_U32 VPSS_STR_ZME_LHADDR;
    HI_U32 VPSS_STR_ZME_LVADDR;
    HI_U32 VPSS_STR_ZME_CHADDR;
    HI_U32 VPSS_STR_ZME_CVADDR;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            if (eMode == REG_ZME_MODE_HORC)
            {
                VPSS_VHD_ZME_CHADDR = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_ZME_CHADDR));
                VPSS_VHD_ZME_CHADDR = u32Addr;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_ZME_CHADDR), VPSS_VHD_ZME_CHADDR);
            }
            else if (eMode == REG_ZME_MODE_HORL)
            {
                VPSS_VHD_ZME_LHADDR = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_ZME_LHADDR));
                VPSS_VHD_ZME_LHADDR = u32Addr;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_ZME_LHADDR), VPSS_VHD_ZME_LHADDR);
            }
            else if (eMode == REG_ZME_MODE_VERC)
            {
                VPSS_VHD_ZME_CVADDR = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_ZME_CVADDR));
                VPSS_VHD_ZME_CVADDR = u32Addr;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_ZME_CVADDR), VPSS_VHD_ZME_CVADDR);
            }
            else if (eMode == REG_ZME_MODE_VERL)
            {
                VPSS_VHD_ZME_LVADDR = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_ZME_LVADDR));
                VPSS_VHD_ZME_LVADDR = u32Addr;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_ZME_LVADDR), VPSS_VHD_ZME_LVADDR);
            }
            else
            {
                VPSS_FATAL("REG ERROR\n");
            }
            break;
            /*
            case VPSS_REG_SD://SD
                if (eMode == REG_ZME_MODE_HORC)
                {
                    VPSS_VSD_ZME_CHADDR = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_ZME_CHADDR));
                    VPSS_VSD_ZME_CHADDR = u32Addr;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_ZME_CHADDR), VPSS_VSD_ZME_CHADDR);
                }
                else if(eMode == REG_ZME_MODE_HORL)
                {
                    VPSS_VSD_ZME_LHADDR = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_ZME_LHADDR));
                    VPSS_VSD_ZME_LHADDR = u32Addr;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_ZME_LHADDR), VPSS_VSD_ZME_LHADDR);
                }
                else if(eMode == REG_ZME_MODE_VERC)
                {
                    VPSS_VSD_ZME_CVADDR = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_ZME_CVADDR));
                    VPSS_VSD_ZME_CVADDR = u32Addr;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_ZME_CVADDR), VPSS_VSD_ZME_CVADDR);
                }
                else if(eMode == REG_ZME_MODE_VERL)
                {
                    VPSS_VSD_ZME_LVADDR = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_ZME_LVADDR));
                    VPSS_VSD_ZME_LVADDR = u32Addr;
                    VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_ZME_LVADDR), VPSS_VSD_ZME_LVADDR);
                }
                else
                {
                    VPSS_FATAL("REG ERROR\n");
                }
                break;
            */
        case VPSS_REG_STR://STR
            if (eMode == REG_ZME_MODE_HORC)
            {
                VPSS_STR_ZME_CHADDR = VPSS_REG_RegRead(&(pstReg->VPSS_STR_ZME_CHADDR));
                VPSS_STR_ZME_CHADDR = u32Addr;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_ZME_CHADDR), VPSS_STR_ZME_CHADDR);
            }
            else if (eMode == REG_ZME_MODE_HORL)
            {
                VPSS_STR_ZME_LHADDR = VPSS_REG_RegRead(&(pstReg->VPSS_STR_ZME_LHADDR));
                VPSS_STR_ZME_LHADDR = u32Addr;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_ZME_LHADDR), VPSS_STR_ZME_LHADDR);
            }
            else if (eMode == REG_ZME_MODE_VERC)
            {
                VPSS_STR_ZME_CVADDR = VPSS_REG_RegRead(&(pstReg->VPSS_STR_ZME_CVADDR));
                VPSS_STR_ZME_CVADDR = u32Addr;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_ZME_CVADDR), VPSS_STR_ZME_CVADDR);
            }
            else if (eMode == REG_ZME_MODE_VERL)
            {
                VPSS_STR_ZME_LVADDR = VPSS_REG_RegRead(&(pstReg->VPSS_STR_ZME_LVADDR));
                VPSS_STR_ZME_LVADDR = u32Addr;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_ZME_LVADDR), VPSS_STR_ZME_LVADDR);
            }
            else
            {
                VPSS_FATAL("REG ERROR\n");
            }
            break;
        default:
            VPSS_FATAL("REG ERROR\n");
            break;
    }

    return HI_SUCCESS;
}

/********************************/



/*************************************************************************************************/


HI_S32 VPSS_REG_RstDei(HI_U32 u32AppAddr, HI_BOOL bRst, HI_U32 u32RstValue)
{
    U_VPSS_DIECTRL VPSS_DIECTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIECTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECTRL.u32));
    VPSS_DIECTRL.bits.die_rst = bRst;
    VPSS_DIECTRL.bits.st_rst_value = u32RstValue;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECTRL.u32), VPSS_DIECTRL.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetDeiAddr(HI_U32 u32AppAddr, REG_FRAMEPOS_E eField, HI_U32 u32YAddr, HI_U32 u32CAddr, HI_U32 u32CrAddr)
{
    HI_U32 VPSS_REFYADDR;//VPSS_REFYADDR;
    HI_U32 VPSS_REFCADDR;//VPSS_LASTCADDR;
    HI_U32 VPSS_REFCRADDR;//VPSS_LASTCRADDR;

    HI_U32 VPSS_CURYADDR;//VPSS_CURYADDR;
    HI_U32 VPSS_CURCADDR;//VPSS_CURCADDR;
    HI_U32 VPSS_CURCRADDR;//VPSS_CURCRADDR;

    HI_U32 VPSS_NXT1YADDR;//VPSS_NEXTYADDR;
    HI_U32 VPSS_NXT1CADDR;//VPSS_NEXTCADDR;
    HI_U32 VPSS_NXT1CRADDR;//VPSS_NEXTCRADDR;

    HI_U32 VPSS_NXT2YADDR;
    HI_U32 VPSS_NXT2CADDR;
    HI_U32 VPSS_NXT2CRADDR;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (eField)
    {
            /*
                    case LAST_FRAME:
                    //VPSS_INFO("efield %d, u32YAddr :0x%x, u32CAddr 0x%x \n", eField, u32YAddr, u32CAddr);
                        VPSS_LASTYADDR = u32YAddr;
                        VPSS_LASTCADDR = u32CAddr;
                        VPSS_LASTCRADDR = u32CrAddr;
                        //VPSS_REG_RegWrite(&(pstReg->VPSS_LASTYADDR), VPSS_LASTYADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_REFYADDR), VPSS_REFYADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_LASTCBADDR), VPSS_LASTCADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_LASTCRADDR), VPSS_LASTCRADDR);
                        break;

                    case CUR_FRAME:
                        VPSS_CURYADDR = u32YAddr;
                        VPSS_CURCADDR = u32CAddr;
                        VPSS_CURCRADDR = u32CrAddr;
                        VPSS_REG_RegWrite(&(pstReg->VPSS_CURYADDR), VPSS_CURYADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_CURCBADDR), VPSS_CURCADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_CURCRADDR), VPSS_CURCRADDR);
                        break;

                    case NEXT_FRAME:
                        VPSS_NEXTYADDR = u32YAddr;
                        VPSS_NEXTCADDR = u32CAddr;
                        VPSS_NEXTCRADDR = u32CrAddr;
                        VPSS_REG_RegWrite(&(pstReg->VPSS_NEXTYADDR), VPSS_NEXTYADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_NEXTCBADDR), VPSS_NEXTCADDR);
                        VPSS_REG_RegWrite(&(pstReg->VPSS_NEXTCRADDR), VPSS_NEXTCRADDR);
                        break;
            */

        case LAST_FIELD:
            //VPSS_INFO("efield %d, u32YAddr :0x%x, u32CAddr 0x%x \n", eField, u32YAddr, u32CAddr);
            VPSS_REFYADDR = u32YAddr;
            VPSS_REFCADDR = u32CAddr;
            VPSS_REFCRADDR = u32CrAddr;
            //VPSS_REG_RegWrite(&(pstReg->VPSS_LASTYADDR), VPSS_LASTYADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_REFYADDR), VPSS_REFYADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_REFCADDR), VPSS_REFCADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_REFCRADDR), VPSS_REFCRADDR);
            break;

        case CUR_FIELD:
            VPSS_CURYADDR = u32YAddr;
            VPSS_CURCADDR = u32CAddr;
            VPSS_CURCRADDR = u32CrAddr;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CURYADDR), VPSS_CURYADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_CURCADDR), VPSS_CURCADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_CURCRADDR), VPSS_CURCRADDR);
            break;

        case NEXT1_FIELD:
            VPSS_NXT1YADDR = u32YAddr;
            VPSS_NXT1CADDR = u32CAddr;
            VPSS_NXT1CRADDR = u32CrAddr;
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1YADDR), VPSS_NXT1YADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1CADDR), VPSS_NXT1CADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1CRADDR), VPSS_NXT1CRADDR);
            break;

        case NEXT2_FIELD:
            VPSS_NXT2YADDR = u32YAddr;
            VPSS_NXT2CADDR = u32CAddr;
            VPSS_NXT2CRADDR = u32CrAddr;
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2YADDR), VPSS_NXT2YADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2CADDR), VPSS_NXT2CADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2CRADDR), VPSS_NXT2CRADDR);
            break;

        default:
            VPSS_FATAL("REG ERROR\n");

    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetDeiStride(HI_U32 u32AppAddr, REG_FRAMEPOS_E eField, HI_U32 u32YStride, HI_U32 u32CStride)
{
    /*
        U_VPSS_LASTSTRIDE   VPSS_LASTSTRIDE;
        U_VPSS_CURSTRIDE   VPSS_CURSTRIDE;
        U_VPSS_NEXTSTRIDE VPSS_NEXTSTRIDE;
        */
    U_VPSS_REFSTRIDE    VPSS_REFSTRIDE;
    U_VPSS_CURSTRIDE    VPSS_CURSTRIDE;
    U_VPSS_NXT1STRIDE   VPSS_NXT1STRIDE;
    U_VPSS_NXT2STRIDE   VPSS_NXT2STRIDE;


    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (eField)
    {
        case LAST_FIELD:
            VPSS_REFSTRIDE.bits.refy_stride = u32YStride;
            VPSS_REFSTRIDE.bits.refc_stride = u32CStride;
            VPSS_REG_RegWrite(&(pstReg->VPSS_REFSTRIDE.u32), VPSS_REFSTRIDE.u32);
            break;

        case CUR_FIELD:
            VPSS_CURSTRIDE.bits.cury_stride = u32YStride;
            VPSS_CURSTRIDE.bits.curc_stride = u32CStride;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CURSTRIDE.u32), VPSS_CURSTRIDE.u32);
            break;

        case NEXT1_FIELD:
            VPSS_NXT1STRIDE.bits.nxt1y_stride = u32YStride;
            VPSS_NXT1STRIDE.bits.nxt1c_stride = u32CStride;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT1STRIDE.u32), VPSS_NXT1STRIDE.u32);
            break;

        case NEXT2_FIELD:
            VPSS_NXT2STRIDE.bits.nxt2y_stride = u32YStride;
            VPSS_NXT2STRIDE.bits.nxt2c_stride = u32CStride;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NXT2STRIDE.u32), VPSS_NXT2STRIDE.u32);
            break;

        default:
            VPSS_FATAL("REG ERROR\n");

    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetModeEn(HI_U32 u32AppAddr, REG_DIE_MODE_E eDieMode, HI_BOOL bEnMode)
{
#if 0
    U_VPSS_DIECTRL VPSS_DIECTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIECTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECTRL.u32));
    if (eDieMode == REG_DIE_MODE_CHROME || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIECTRL.bits.die_chroma_en = bEnMode;
    }
    if (eDieMode == REG_DIE_MODE_LUMA || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIECTRL.bits.die_luma_en = bEnMode;
    }
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECTRL.u32), VPSS_DIECTRL.u32);
#endif
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetOutSel(HI_U32 u32AppAddr, REG_DIE_MODE_E eDieMode, HI_BOOL bEnMode)
{
    U_VPSS_DIECTRL VPSS_DIECTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIECTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECTRL.u32));
    if (eDieMode == REG_DIE_MODE_CHROME || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIECTRL.bits.die_out_sel_c = bEnMode;
    }
    if (eDieMode == REG_DIE_MODE_LUMA || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIECTRL.bits.die_out_sel_l = bEnMode;
    }
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECTRL.u32), VPSS_DIECTRL.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMode(HI_U32 u32AppAddr, REG_DIE_MODE_E eDieMode, HI_U32  u32Mode)
{
    U_VPSS_DIECTRL VPSS_DIECTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIECTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECTRL.u32));
    if (eDieMode == REG_DIE_MODE_CHROME || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIECTRL.bits.die_chmmode = u32Mode;
    }
    if (eDieMode == REG_DIE_MODE_LUMA || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIECTRL.bits.die_lmmode = u32Mode;
    }
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECTRL.u32), VPSS_DIECTRL.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetStInfo(HI_U32 u32AppAddr, HI_BOOL bStop)

{
    U_VPSS_DIECTRL VPSS_DIECTRL;
    VPSS_REG_S *pstReg;
    /*
    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_DIECTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECTRL.u32));

    VPSS_DIECTRL.bits.stinfo_stop = bStop;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECTRL.u32), VPSS_DIECTRL.u32);
    */
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMfMax(HI_U32 u32AppAddr, REG_DIE_MODE_E eDieMode, HI_BOOL bMax)
{
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    if (eDieMode == REG_DIE_MODE_CHROME || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIELMA2.bits.chroma_mf_max = bMax;
    }
    if (eDieMode == REG_DIE_MODE_LUMA || eDieMode == REG_DIE_MODE_ALL)
    {
        VPSS_DIELMA2.bits.luma_mf_max = bMax;
    }
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetLuSceSdfMax(HI_U32 u32AppAddr, HI_BOOL bMax)
{
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.luma_scesdf_max = bMax;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetRecModeEn(HI_U32 u32AppAddr, HI_BOOL bEnMode)
{
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.rec_mode_en = bEnMode;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMotionIIrEn(HI_U32 u32AppAddr, HI_BOOL bEnIIr)
{
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.motion_iir_en = bEnIIr;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMotionSmoothEn(HI_U32 u32AppAddr, HI_BOOL bEnSmooth)
{
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.frame_motion_smooth_en = bEnSmooth;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMotionBlendEn(HI_U32 u32AppAddr, HI_BOOL bEnBlend)
{
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.recmode_frmfld_blend_mode = bEnBlend;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetChromeOffset(HI_U32 u32AppAddr, HI_U8 u8Offset)
{
    U_VPSS_DIELMA2 VPSS_DIELMA2;
    VPSS_REG_S *pstReg;
    /*
    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.chroma_mf_offset = u8Offset;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);
    */
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMinIntern(HI_U32 u32AppAddr, HI_U32 u32MinIntern)
{
    U_VPSS_DIEINTEN VPSS_DIEINTEN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEINTEN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEINTEN.u32));
    VPSS_DIEINTEN.bits.ver_min_inten = u32MinIntern;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEINTEN.u32), VPSS_DIEINTEN.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetInternVer(HI_U32 u32AppAddr, HI_U32 u32InternVer)
{
    U_VPSS_DIEINTEN VPSS_DIEINTEN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEINTEN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEINTEN.u32));
    VPSS_DIEINTEN.bits.dir_inten_ver = u32InternVer;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEINTEN.u32), VPSS_DIEINTEN.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetRangeScale(HI_U32 u32AppAddr, HI_U32 u32Scale)
{
    U_VPSS_DIESCALE VPSS_DIESCALE;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIESCALE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEINTEN.u32));
    VPSS_DIESCALE.bits.range_scale = u32Scale;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIESCALE.u32), VPSS_DIESCALE.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetCK1(HI_U32 u32AppAddr, HI_U32 u32Gain, HI_U32 u32Range, HI_U32 u32Max)
{
    U_VPSS_DIECHECK1 VPSS_DIECHECK1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIECHECK1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECHECK1.u32));
    VPSS_DIECHECK1.bits.ck1_gain = u32Gain;
    VPSS_DIECHECK1.bits.ck1_range_gain = u32Range;
    VPSS_DIECHECK1.bits.ck1_max_range = u32Max;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECHECK1.u32), VPSS_DIECHECK1.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetCK2(HI_U32 u32AppAddr, HI_U32 u32Gain, HI_U32 u32Range, HI_U32 u32Max)
{
    U_VPSS_DIECHECK2 VPSS_DIECHECK2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIECHECK2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIECHECK2.u32));
    VPSS_DIECHECK2.bits.ck2_gain = u32Gain;
    VPSS_DIECHECK2.bits.ck2_range_gain =  u32Range;
    VPSS_DIECHECK2.bits.ck2_max_range = u32Max;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIECHECK2.u32), VPSS_DIECHECK2.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetDIR(HI_U32 u32AppAddr, HI_S32 *ps32MultDir)
{
    U_VPSS_DIEDIR0_3 VPSS_DIEDIR0_3;
    U_VPSS_DIEDIR4_7 VPSS_DIEDIR4_7;
    U_VPSS_DIEDIR8_11 VPSS_DIEDIR8_11;
    U_VPSS_DIEDIR12_14 VPSS_DIEDIR12_14;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEDIR0_3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIR0_3.u32));
    VPSS_DIEDIR0_3.bits.dir0_mult = ps32MultDir[0];
    VPSS_DIEDIR0_3.bits.dir1_mult = ps32MultDir[1];
    VPSS_DIEDIR0_3.bits.dir2_mult = ps32MultDir[2];
    VPSS_DIEDIR0_3.bits.dir3_mult = ps32MultDir[3];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIR0_3.u32), VPSS_DIEDIR0_3.u32);

    VPSS_DIEDIR4_7.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIR4_7.u32));
    VPSS_DIEDIR4_7.bits.dir4_mult = ps32MultDir[4];
    VPSS_DIEDIR4_7.bits.dir5_mult = ps32MultDir[5];
    VPSS_DIEDIR4_7.bits.dir6_mult = ps32MultDir[6];
    VPSS_DIEDIR4_7.bits.dir7_mult = ps32MultDir[7];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIR4_7.u32), VPSS_DIEDIR4_7.u32);

    VPSS_DIEDIR8_11.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIR8_11.u32));
    VPSS_DIEDIR8_11.bits.dir8_mult = ps32MultDir[8];
    VPSS_DIEDIR8_11.bits.dir9_mult = ps32MultDir[9];
    VPSS_DIEDIR8_11.bits.dir10_mult = ps32MultDir[10];
    VPSS_DIEDIR8_11.bits.dir11_mult = ps32MultDir[11];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIR8_11.u32), VPSS_DIEDIR8_11.u32);

    VPSS_DIEDIR12_14.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIR12_14.u32));
    VPSS_DIEDIR12_14.bits.dir12_mult = ps32MultDir[12];
    VPSS_DIEDIR12_14.bits.dir13_mult = ps32MultDir[13];
    VPSS_DIEDIR12_14.bits.dir14_mult = ps32MultDir[14];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIR12_14.u32), VPSS_DIEDIR12_14.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetIntpSclRat(HI_U32 u32AppAddr, HI_S32 *ps32Rat)
{
    U_VPSS_DIEINTPSCL0 VPSS_DIEINTPSCL0;
    U_VPSS_DIEINTPSCL1 VPSS_DIEINTPSCL1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEINTPSCL0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEINTPSCL0.u32));
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_1 = ps32Rat[0];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_2 = ps32Rat[1];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_3 = ps32Rat[2];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_4 = ps32Rat[3];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_5 = ps32Rat[4];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_6 = ps32Rat[5];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_7 = ps32Rat[6];
    VPSS_DIEINTPSCL0.bits.intp_scale_ratio_8 = ps32Rat[7];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEINTPSCL0.u32), VPSS_DIEINTPSCL0.u32);

    VPSS_DIEINTPSCL1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEINTPSCL1.u32));
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_9  = ps32Rat[8];
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_10 = ps32Rat[9];
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_11 = ps32Rat[10];
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_12 = ps32Rat[11];
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_13 = ps32Rat[12];
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_14 = ps32Rat[13];
    VPSS_DIEINTPSCL1.bits.intp_scale_ratio_15 = ps32Rat[14];
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEINTPSCL1.u32), VPSS_DIEINTPSCL1.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetStrenThd(HI_U32 u32AppAddr, HI_S32 s32Thd)
{
    U_VPSS_DIEDIRTHD VPSS_DIEDIRTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEDIRTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIRTHD.u32));
    VPSS_DIEDIRTHD.bits.strength_thd = s32Thd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIRTHD.u32), VPSS_DIEDIRTHD.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetDirThd(HI_U32 u32AppAddr, HI_S32 s32Thd)
{
    U_VPSS_DIEDIRTHD VPSS_DIEDIRTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEDIRTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIRTHD.u32));
    VPSS_DIEDIRTHD.bits.dir_thd = s32Thd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIRTHD.u32), VPSS_DIEDIRTHD.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetBcGain(HI_U32 u32AppAddr, HI_S32 s32BcGain)
{
    U_VPSS_DIEDIRTHD VPSS_DIEDIRTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEDIRTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIRTHD.u32));
    VPSS_DIEDIRTHD.bits.bc_gain = s32BcGain;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIRTHD.u32), VPSS_DIEDIRTHD.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_EnHorEdge(HI_U32 u32AppAddr, HI_BOOL bEdgeEn)
{
    U_VPSS_DIEDIRTHD VPSS_DIEDIRTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEDIRTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIRTHD.u32));
    VPSS_DIEDIRTHD.bits.hor_edge_en = bEdgeEn;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIRTHD.u32), VPSS_DIEDIRTHD.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_EnEdgeMode(HI_U32 u32AppAddr, HI_BOOL bEdgeModeEn)
{
    U_VPSS_DIEDIRTHD VPSS_DIEDIRTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEDIRTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEDIRTHD.u32));
    VPSS_DIEDIRTHD.bits.edge_mode = bEdgeModeEn;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEDIRTHD.u32), VPSS_DIEDIRTHD.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetJitterCoring(HI_U32 u32AppAddr, HI_S32 s32Coring)
{
    U_VPSS_DIEJITMTN VPSS_DIEJITMTN;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_DIEJITMTN.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEJITMTN.u32));
    VPSS_DIEJITMTN.bits.jitter_coring = s32Coring;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEJITMTN.u32), VPSS_DIEJITMTN.u32);

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetMotionThd(HI_U32 u32AppAddr, HI_S32 s32Small, HI_S32 s32Large)
{
    //TODO!!!
#if 0
    U_VPSS_DIEGLBMTNTHD VPSS_DIEGLBMTNTHD;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DIEGLBMTNTHD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIEGLBMTNTHD.u32));

    VPSS_DIEGLBMTNTHD.bits.small_motion_thd   = s32Small;
    VPSS_DIEGLBMTNTHD.bits.large_motion_thd   = s32Large;

    VPSS_REG_RegWrite(&(pstReg->VPSS_DIEGLBMTNTHD.u32), VPSS_DIEGLBMTNTHD.u32);
#endif
    return HI_SUCCESS;
}



HI_S32 VPSS_REG_SetDeiParaAddr(HI_U32 u32AppAddr, HI_U32 u32ParaPhyAddr)
{
    HI_U32 VPSS_DEI_ADDR;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DEI_ADDR = u32ParaPhyAddr;

    VPSS_REG_RegWrite(&(pstReg->VPSS_DEI_ADDR), VPSS_DEI_ADDR);

    return HI_SUCCESS;

}







/*************************************************************************************************/






/*DB*/
HI_S32 VPSS_REG_SetDBEn(HI_U32 u32AppAddr, HI_BOOL  bEnDB)
{
#if 0
    U_VPSS_CTRL VPSS_CTRL;
    //  U_VPSS_DNR_CTRL VPSS_DNR_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.db_en = bEnDB;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);
    /*
        VPSS_DNR_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DNR_CTRL.u32));
        VPSS_DNR_CTRL.bits.db_en = bEnDB;
        VPSS_REG_RegWrite(&(pstReg->VPSS_DNR_CTRL.u32), VPSS_DNR_CTRL.u32);
    */
#endif
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetDBVH(HI_U32 u32AppAddr, HI_BOOL  bEnVert, HI_BOOL bEnHor)
{
#if 0
    U_VPSS_DB_CFG0 VPSS_DB_CFG0;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_CFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CFG0.u32));
    VPSS_DB_CFG0.bits.dbenvert = bEnVert;
    VPSS_DB_CFG0.bits.dbenhor = bEnHor;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CFG0.u32), VPSS_DB_CFG0.u32);
#endif
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetEdgeThd(HI_U32 u32AppAddr, HI_S32  s32Thd)
{
#if 0
    U_VPSS_DB_CFG0 VPSS_DB_CFG0;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_CFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CFG0.u32));
    VPSS_DB_CFG0.bits.thrdbedgethr = s32Thd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CFG0.u32), VPSS_DB_CFG0.u32);
#endif
    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetVerProg(HI_U32 u32AppAddr, HI_BOOL  bProg)
{
#if 0

    U_VPSS_DB_CFG0 VPSS_DB_CFG0;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_CFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CFG0.u32));
    VPSS_DB_CFG0.bits.dbvertasprog = bProg;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CFG0.u32), VPSS_DB_CFG0.u32);
#endif
    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetThrGrad(HI_U32 u32AppAddr, HI_BOOL  bgrad)
{
#if 0
    U_VPSS_DB_CFG0 VPSS_DB_CFG0;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DB_CFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CFG0.u32));
    VPSS_DB_CFG0.bits.dbthrmaxgrad = bgrad;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CFG0.u32), VPSS_DB_CFG0.u32);
#endif
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetTextEn(HI_U32 u32AppAddr, HI_BOOL  btexten)
{
    /*
    U_VPSS_DB_CFG0 VPSS_DB_CFG0;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_DB_CFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CFG0.u32));
    VPSS_DB_CFG0.bits.dbtexten = btexten;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CFG0.u32), VPSS_DB_CFG0.u32);
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetWeakFlt(HI_U32 u32AppAddr, HI_BOOL  bWeak)
{
    /*
    U_VPSS_DB_CFG0 VPSS_DB_CFG0;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_DB_CFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CFG0.u32));
    VPSS_DB_CFG0.bits.dbuseweakflt = bWeak;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CFG0.u32), VPSS_DB_CFG0.u32);
    */
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetMaxDiff(HI_U32 u32AppAddr, HI_S32  s32VerMax, HI_S32  s32HorMax)
{
    /*
    U_VPSS_DB_CFG1 VPSS_DB_CFG1;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_DB_CFG1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CFG1.u32));
    VPSS_DB_CFG1.bits.dbthrmaxdiffvert = s32VerMax;
    VPSS_DB_CFG1.bits.dbthrmaxdiffhor = s32HorMax;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CFG1.u32), VPSS_DB_CFG1.u32);
    */
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetLeastDiff(HI_U32 u32AppAddr, HI_S32  s32VerLeast, HI_S32  s32HorLeast)
{
    /*
    U_VPSS_DB_CFG1 VPSS_DB_CFG1;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_DB_CFG1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CFG1.u32));
    VPSS_DB_CFG1.bits.dbthrleastblkdiffvert = s32VerLeast;
    VPSS_DB_CFG1.bits.dbthrleastblkdiffhor = s32HorLeast;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CFG1.u32), VPSS_DB_CFG1.u32);
    */
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetScale(HI_U32 u32AppAddr, HI_S32  s32Alpha, HI_S32  s32Beta)
{
    /*
    U_VPSS_DB_CFG2 VPSS_DB_CFG2;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_DB_CFG2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CFG2.u32));
    VPSS_DB_CFG2.bits.dbalphascale = s32Alpha;
    VPSS_DB_CFG2.bits.dbbetascale = s32Beta;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CFG2.u32), VPSS_DB_CFG2.u32);
    */
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetSmoothThd(HI_U32 u32AppAddr, HI_S32  s32Thd)
{
    /*
    U_VPSS_DB_CFG2 VPSS_DB_CFG2;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_DB_CFG2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CFG2.u32));
    VPSS_DB_CFG2.bits.thrdblargesmooth = s32Thd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CFG2.u32), VPSS_DB_CFG2.u32);
    */
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetQpThd(HI_U32 u32AppAddr, HI_S32  s32Thd)
{
    /*
    U_VPSS_DB_CFG2 VPSS_DB_CFG2;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_DB_CFG2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CFG2.u32));
    VPSS_DB_CFG2.bits.detailimgqpthr = s32Thd;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CFG2.u32), VPSS_DB_CFG2.u32);
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetPicestQp(HI_U32 u32AppAddr, HI_S32  s32Picest)
{
    /*
    U_VPSS_DB_CFG0 VPSS_DB_CFG0;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_DB_CFG0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DB_CFG0.u32));
    VPSS_DB_CFG0.bits.picestqp = s32Picest;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_CFG0.u32), VPSS_DB_CFG0.u32);
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDnrInfo(HI_U32 u32AppAddr, HI_U32  u32Rcnt, HI_U32  u32Bcnt, HI_U32  u32MaxGrad, HI_U32  u32Cntrst8)
{
    U_VPSS_DNR_INFO VPSS_DNR_INFO;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DNR_INFO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DNR_INFO.u32));
    VPSS_DNR_INFO.bits.thdcntrst8 = u32Cntrst8;
    VPSS_DNR_INFO.bits.thdmaxgrad = u32MaxGrad;
    VPSS_DNR_INFO.bits.thrintlcnt = u32Rcnt;
    VPSS_DNR_INFO.bits.thrintlcolcnt = u32Bcnt;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DNR_INFO.u32), VPSS_DNR_INFO.u32);
    return HI_SUCCESS;
}




/*LTI/CTI*/
HI_S32 VPSS_REG_SetLTIEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  bEnLTI)
{
    U_VPSS_VHD_LTI_CTRL VPSS_VHD_LTI_CTRL;
    /*
    U_VPSS_VSD_LTI_CTRL VPSS_VSD_LTI_CTRL;
    U_VPSS_STR_LTI_CTRL VPSS_STR_LTI_CTRL;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_LTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_LTI_CTRL.u32));
            VPSS_VHD_LTI_CTRL.bits.lti_en = bEnLTI;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_LTI_CTRL.u32), VPSS_VHD_LTI_CTRL.u32);
            break;

            /*
            case VPSS_REG_SD:
                VPSS_VSD_LTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_LTI_CTRL.u32));
                VPSS_VSD_LTI_CTRL.bits.lti_en = bEnLTI;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_LTI_CTRL.u32), VPSS_VSD_LTI_CTRL.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_LTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_LTI_CTRL.u32));
                VPSS_STR_LTI_CTRL.bits.lti_en = bEnLTI;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_LTI_CTRL.u32), VPSS_STR_LTI_CTRL.u32);
                break;

            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}

/*LTI/CTI*/
HI_S32 VPSS_REG_SetLTIDemo(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  bEnDemoLTI)
{
    U_VPSS_VHD_LTI_CTRL VPSS_VHD_LTI_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_LTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_LTI_CTRL.u32));
            VPSS_VHD_LTI_CTRL.bits.lti_demo_en = bEnDemoLTI;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_LTI_CTRL.u32), VPSS_VHD_LTI_CTRL.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetLGainRatio(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_S32  s32Ratio)
{
    U_VPSS_VHD_LTI_CTRL VPSS_VHD_LTI_CTRL;
    /*
    U_VPSS_VSD_LTI_CTRL VPSS_VSD_LTI_CTRL;
    U_VPSS_STR_LTI_CTRL VPSS_STR_LTI_CTRL;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_LTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_LTI_CTRL.u32));
            VPSS_VHD_LTI_CTRL.bits.lgain_ratio = s32Ratio;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_LTI_CTRL.u32), VPSS_VHD_LTI_CTRL.u32);
            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_LTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_LTI_CTRL.u32));
                VPSS_VSD_LTI_CTRL.bits.lgain_ratio = s32Ratio;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_LTI_CTRL.u32), VPSS_VSD_LTI_CTRL.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_LTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_LTI_CTRL.u32));
                VPSS_STR_LTI_CTRL.bits.lgain_ratio = s32Ratio;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_LTI_CTRL.u32), VPSS_STR_LTI_CTRL.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetLGainCoef(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_S8  *ps8Coef)
{
    U_VPSS_VHD_LGAIN_COEF VPSS_VHD_LGAIN_COEF;

    /*
    U_VPSS_VSD_LGAIN_COEF VPSS_VSD_LGAIN_COEF;
    U_VPSS_STR_LGAIN_COEF VPSS_STR_LGAIN_COEF;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_LGAIN_COEF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_LGAIN_COEF.u32));
            VPSS_VHD_LGAIN_COEF.bits.lgain_coef0 = ps8Coef[0];
            VPSS_VHD_LGAIN_COEF.bits.lgain_coef1 = ps8Coef[1];
            VPSS_VHD_LGAIN_COEF.bits.lgain_coef2 = ps8Coef[2];
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_LGAIN_COEF.u32), VPSS_VHD_LGAIN_COEF.u32);
            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_LGAIN_COEF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_LGAIN_COEF.u32));
                VPSS_VSD_LGAIN_COEF.bits.lgain_coef0 = ps8Coef[0];
                VPSS_VSD_LGAIN_COEF.bits.lgain_coef1 = ps8Coef[1];
                VPSS_VSD_LGAIN_COEF.bits.lgain_coef2 = ps8Coef[2];
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_LGAIN_COEF.u32), VPSS_VSD_LGAIN_COEF.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_LGAIN_COEF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_LGAIN_COEF.u32));
                VPSS_STR_LGAIN_COEF.bits.lgain_coef0 = ps8Coef[0];
                VPSS_STR_LGAIN_COEF.bits.lgain_coef1 = ps8Coef[1];
                VPSS_STR_LGAIN_COEF.bits.lgain_coef2 = ps8Coef[2];
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_LGAIN_COEF.u32), VPSS_STR_LGAIN_COEF.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetLMixingRatio(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_S32  s32Ratio)
{
    U_VPSS_VHD_LTI_CTRL VPSS_VHD_LTI_CTRL;
    /*
    U_VPSS_VSD_LTI_CTRL VPSS_VSD_LTI_CTRL;
    U_VPSS_STR_LTI_CTRL VPSS_STR_LTI_CTRL;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_LTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_LTI_CTRL.u32));
            VPSS_VHD_LTI_CTRL.bits.lmixing_ratio = s32Ratio;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_LTI_CTRL.u32), VPSS_VHD_LTI_CTRL.u32);
            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_LTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_LTI_CTRL.u32));
                VPSS_VSD_LTI_CTRL.bits.lmixing_ratio = s32Ratio;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_LTI_CTRL.u32), VPSS_VSD_LTI_CTRL.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_LTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_LTI_CTRL.u32));
                VPSS_STR_LTI_CTRL.bits.lmixing_ratio = s32Ratio;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_LTI_CTRL.u32), VPSS_STR_LTI_CTRL.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetLCoringThd(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_S32  s32Thd)
{
    U_VPSS_VHD_LTI_THD VPSS_VHD_LTI_THD;
    /*
    U_VPSS_VSD_LTI_THD VPSS_VSD_LTI_THD;
    U_VPSS_STR_LTI_THD VPSS_STR_LTI_THD;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_LTI_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_LTI_THD.u32));
            VPSS_VHD_LTI_THD.bits.lcoring_thd = s32Thd;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_LTI_THD.u32), VPSS_VHD_LTI_THD.u32);
            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_LTI_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_LTI_THD.u32));
                VPSS_VSD_LTI_THD.bits.lcoring_thd = s32Thd;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_LTI_THD.u32), VPSS_VSD_LTI_THD.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_LTI_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_LTI_THD.u32));
                VPSS_STR_LTI_THD.bits.lcoring_thd = s32Thd;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_LTI_THD.u32), VPSS_STR_LTI_THD.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetLSwing(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_S32  s32Under, HI_S32  s32Over)
{
    U_VPSS_VHD_LTI_THD VPSS_VHD_LTI_THD;
    /*
    U_VPSS_VSD_LTI_THD VPSS_VSD_LTI_THD;
    U_VPSS_STR_LTI_THD VPSS_STR_LTI_THD;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_LTI_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_LTI_THD.u32));
            VPSS_VHD_LTI_THD.bits.lunder_swing = s32Under;
            VPSS_VHD_LTI_THD.bits.lover_swing = s32Over;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_LTI_THD.u32), VPSS_VHD_LTI_THD.u32);
            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_LTI_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_LTI_THD.u32));
                VPSS_VSD_LTI_THD.bits.lunder_swing = s32Under;
                VPSS_VSD_LTI_THD.bits.lover_swing = s32Over;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_LTI_THD.u32), VPSS_VSD_LTI_THD.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_LTI_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_LTI_THD.u32));
                VPSS_STR_LTI_THD.bits.lunder_swing = s32Under;
                VPSS_STR_LTI_THD.bits.lover_swing = s32Over;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_LTI_THD.u32), VPSS_STR_LTI_THD.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetLHpassCoef(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_S8  *ps8Coef)
{
    U_VPSS_VHD_LTI_CTRL VPSS_VHD_LTI_CTRL;
    U_VPSS_VHD_LHPASS_COEF VPSS_VHD_LHPASS_COEF;

    /*
    U_VPSS_VSD_LTI_CTRL VPSS_VSD_LTI_CTRL;
    U_VPSS_VSD_LHPASS_COEF VPSS_VSD_LHPASS_COEF;


    U_VPSS_STR_LTI_CTRL VPSS_STR_LTI_CTRL;
    U_VPSS_STR_LHPASS_COEF VPSS_STR_LHPASS_COEF;
    */

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_LHPASS_COEF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_LHPASS_COEF.u32));
            VPSS_VHD_LHPASS_COEF.bits.lhpass_coef0 = ps8Coef[0];
            VPSS_VHD_LHPASS_COEF.bits.lhpass_coef1 = ps8Coef[1];
            VPSS_VHD_LHPASS_COEF.bits.lhpass_coef2 = ps8Coef[2];
            VPSS_VHD_LHPASS_COEF.bits.lhpass_coef3 = ps8Coef[3];
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_LHPASS_COEF.u32), VPSS_VHD_LHPASS_COEF.u32);

            VPSS_VHD_LTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_LTI_CTRL.u32));
            VPSS_VHD_LTI_CTRL.bits.lhpass_coef4 = ps8Coef[4];
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_LTI_CTRL.u32), VPSS_VHD_LTI_CTRL.u32);

            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_LHPASS_COEF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_LHPASS_COEF.u32));
                VPSS_VSD_LHPASS_COEF.bits.lhpass_coef0 = ps8Coef[0];
                VPSS_VSD_LHPASS_COEF.bits.lhpass_coef1 = ps8Coef[1];
                VPSS_VSD_LHPASS_COEF.bits.lhpass_coef2 = ps8Coef[2];
                VPSS_VSD_LHPASS_COEF.bits.lhpass_coef3 = ps8Coef[3];
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_LHPASS_COEF.u32), VPSS_VSD_LHPASS_COEF.u32);

                VPSS_VSD_LTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_LTI_CTRL.u32));
                VPSS_VSD_LTI_CTRL.bits.lhpass_coef4 = ps8Coef[4];
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_LTI_CTRL.u32), VPSS_VSD_LTI_CTRL.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_LHPASS_COEF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_LHPASS_COEF.u32));
                VPSS_STR_LHPASS_COEF.bits.lhpass_coef0 = ps8Coef[0];
                VPSS_STR_LHPASS_COEF.bits.lhpass_coef1 = ps8Coef[1];
                VPSS_STR_LHPASS_COEF.bits.lhpass_coef2 = ps8Coef[2];
                VPSS_STR_LHPASS_COEF.bits.lhpass_coef3 = ps8Coef[3];
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_LHPASS_COEF.u32), VPSS_STR_LHPASS_COEF.u32);

                VPSS_STR_LTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_LTI_CTRL.u32));
                VPSS_STR_LTI_CTRL.bits.lhpass_coef4 = ps8Coef[4];
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_LTI_CTRL.u32), VPSS_STR_LTI_CTRL.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetLHfreqThd(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_S16  *ps16Thd)
{
    U_VPSS_VHD_LHFREQ_THD VPSS_VHD_LHFREQ_THD;
    /*
    U_VPSS_VSD_LHFREQ_THD VPSS_VSD_LHFREQ_THD;
    U_VPSS_STR_LHFREQ_THD VPSS_STR_LHFREQ_THD;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_LHFREQ_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_LHFREQ_THD.u32));
            VPSS_VHD_LHFREQ_THD.bits.lhfreq_thd0 = ps16Thd[0];
            VPSS_VHD_LHFREQ_THD.bits.lhfreq_thd1 = ps16Thd[1];
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_LHFREQ_THD.u32), VPSS_VHD_LHFREQ_THD.u32);
            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_LHFREQ_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_LHFREQ_THD.u32));
                VPSS_VSD_LHFREQ_THD.bits.lhfreq_thd0 = ps16Thd[0];
                VPSS_VSD_LHFREQ_THD.bits.lhfreq_thd1 = ps16Thd[1];
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_LHFREQ_THD.u32), VPSS_VSD_LHFREQ_THD.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_LHFREQ_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_LHFREQ_THD.u32));
                VPSS_STR_LHFREQ_THD.bits.lhfreq_thd0 = ps16Thd[0];
                VPSS_STR_LHFREQ_THD.bits.lhfreq_thd1 = ps16Thd[1];
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_LHFREQ_THD.u32), VPSS_STR_LHFREQ_THD.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetCTIEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  bEnCTI)
{
    U_VPSS_VHD_CTI_CTRL VPSS_VHD_CTI_CTRL;
    /*
    U_VPSS_VSD_CTI_CTRL VPSS_VSD_CTI_CTRL;
    U_VPSS_STR_CTI_CTRL VPSS_STR_CTI_CTRL;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_CTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_CTI_CTRL.u32));
            VPSS_VHD_CTI_CTRL.bits.cti_en = bEnCTI;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_CTI_CTRL.u32), VPSS_VHD_CTI_CTRL.u32);
            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_CTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_CTI_CTRL.u32));
                VPSS_VSD_CTI_CTRL.bits.cti_en = bEnCTI;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_CTI_CTRL.u32), VPSS_VSD_CTI_CTRL.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_CTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_CTI_CTRL.u32));
                VPSS_STR_CTI_CTRL.bits.cti_en = bEnCTI;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_CTI_CTRL.u32), VPSS_STR_CTI_CTRL.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetCTIDemo(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  bEnDemoCTI)
{
    U_VPSS_VHD_CTI_CTRL VPSS_VHD_CTI_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_CTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_CTI_CTRL.u32));
            VPSS_VHD_CTI_CTRL.bits.cti_demo_en = bEnDemoCTI;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_CTI_CTRL.u32), VPSS_VHD_CTI_CTRL.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetCGainRatio(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_S32  s32Ratio)
{
    U_VPSS_VHD_CTI_CTRL VPSS_VHD_CTI_CTRL;
    /*
    U_VPSS_VSD_CTI_CTRL VPSS_VSD_CTI_CTRL;
    U_VPSS_STR_CTI_CTRL VPSS_STR_CTI_CTRL;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_CTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_CTI_CTRL.u32));
            VPSS_VHD_CTI_CTRL.bits.cgain_ratio = s32Ratio;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_CTI_CTRL.u32), VPSS_VHD_CTI_CTRL.u32);
            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_CTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_CTI_CTRL.u32));
                VPSS_VSD_CTI_CTRL.bits.cgain_ratio = s32Ratio;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_CTI_CTRL.u32), VPSS_VSD_CTI_CTRL.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_CTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_CTI_CTRL.u32));
                VPSS_STR_CTI_CTRL.bits.cgain_ratio = s32Ratio;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_CTI_CTRL.u32), VPSS_STR_CTI_CTRL.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetCMixingRatio(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_S32  s32Ratio)
{
    U_VPSS_VHD_CTI_CTRL VPSS_VHD_CTI_CTRL;
    /*
    U_VPSS_VSD_CTI_CTRL VPSS_VSD_CTI_CTRL;
    U_VPSS_STR_CTI_CTRL VPSS_STR_CTI_CTRL;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_CTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_CTI_CTRL.u32));
            VPSS_VHD_CTI_CTRL.bits.cmixing_ratio = s32Ratio;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_CTI_CTRL.u32), VPSS_VHD_CTI_CTRL.u32);
            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_CTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_CTI_CTRL.u32));
                VPSS_VSD_CTI_CTRL.bits.cmixing_ratio = s32Ratio;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_CTI_CTRL.u32), VPSS_VSD_CTI_CTRL.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_CTI_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_CTI_CTRL.u32));
                VPSS_STR_CTI_CTRL.bits.cmixing_ratio = s32Ratio;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_CTI_CTRL.u32), VPSS_STR_CTI_CTRL.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetCCoringThd(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_S32  s32Thd)
{
    U_VPSS_VHD_CTI_THD VPSS_VHD_CTI_THD;
    /*
    U_VPSS_VSD_CTI_THD VPSS_VSD_CTI_THD;
    U_VPSS_STR_CTI_THD VPSS_STR_CTI_THD;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_CTI_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_CTI_THD.u32));
            VPSS_VHD_CTI_THD.bits.ccoring_thd = s32Thd;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_CTI_THD.u32), VPSS_VHD_CTI_THD.u32);
            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_CTI_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_CTI_THD.u32));
                VPSS_VSD_CTI_THD.bits.ccoring_thd = s32Thd;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_CTI_THD.u32), VPSS_VSD_CTI_THD.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_CTI_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_CTI_THD.u32));
                VPSS_STR_CTI_THD.bits.ccoring_thd = s32Thd;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_CTI_THD.u32), VPSS_STR_CTI_THD.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetCSwing(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_S32  s32Under, HI_S32  s32Over)
{
    U_VPSS_VHD_CTI_THD VPSS_VHD_CTI_THD;
    /*
    U_VPSS_VSD_CTI_THD VPSS_VSD_CTI_THD;
    U_VPSS_STR_CTI_THD VPSS_STR_CTI_THD;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_CTI_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_CTI_THD.u32));
            VPSS_VHD_CTI_THD.bits.cunder_swing = s32Under;
            VPSS_VHD_CTI_THD.bits.cover_swing = s32Over;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_CTI_THD.u32), VPSS_VHD_CTI_THD.u32);
            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_CTI_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_CTI_THD.u32));
                VPSS_VSD_CTI_THD.bits.cunder_swing = s32Under;
                VPSS_VSD_CTI_THD.bits.cover_swing = s32Over;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_CTI_THD.u32), VPSS_VSD_CTI_THD.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_CTI_THD.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_CTI_THD.u32));
                VPSS_STR_CTI_THD.bits.cunder_swing = s32Under;
                VPSS_STR_CTI_THD.bits.cover_swing = s32Over;
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_CTI_THD.u32), VPSS_STR_CTI_THD.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetCHpassCoef(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_S8  *ps8Coef)
{
    U_VPSS_VHD_CHPASS_COEF VPSS_VHD_CHPASS_COEF;
    /*
    U_VPSS_VSD_CHPASS_COEF VPSS_VSD_CHPASS_COEF;
    U_VPSS_STR_CHPASS_COEF VPSS_STR_CHPASS_COEF;
    */
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHD_CHPASS_COEF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_CHPASS_COEF.u32));
            VPSS_VHD_CHPASS_COEF.bits.chpass_coef0 = ps8Coef[0];
            VPSS_VHD_CHPASS_COEF.bits.chpass_coef1 = ps8Coef[1];
            VPSS_VHD_CHPASS_COEF.bits.chpass_coef2 = ps8Coef[2];
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_CHPASS_COEF.u32), VPSS_VHD_CHPASS_COEF.u32);
            break;
            /*
            case VPSS_REG_SD:
                VPSS_VSD_CHPASS_COEF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSD_CHPASS_COEF.u32));
                VPSS_VSD_CHPASS_COEF.bits.chpass_coef0 = ps8Coef[0];
                VPSS_VSD_CHPASS_COEF.bits.chpass_coef1 = ps8Coef[1];
                VPSS_VSD_CHPASS_COEF.bits.chpass_coef2 = ps8Coef[2];
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSD_CHPASS_COEF.u32), VPSS_VSD_CHPASS_COEF.u32);
                break;
            case VPSS_REG_STR:
                VPSS_STR_CHPASS_COEF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STR_CHPASS_COEF.u32));
                VPSS_STR_CHPASS_COEF.bits.chpass_coef0 = ps8Coef[0];
                VPSS_STR_CHPASS_COEF.bits.chpass_coef1 = ps8Coef[1];
                VPSS_STR_CHPASS_COEF.bits.chpass_coef2 = ps8Coef[2];
                VPSS_REG_RegWrite(&(pstReg->VPSS_STR_CHPASS_COEF.u32), VPSS_STR_CHPASS_COEF.u32);
                break;
            */
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}

////////////////////////////////////////////////////////////////////////
// add by z214841 for 3798mv100
///////////////////////////////////////////////////////////////////////

/********************************/
HI_S32 VPSS_REG_SetHsclEnable(HI_U32 u32AppAddr, REG_ZME_MODE_E eMode, HI_BOOL bEnable)
{
    U_VPSS_HSCL_CTRL VPSS_HSCL_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    if ((eMode ==  REG_ZME_MODE_HORL ) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
    {
        VPSS_HSCL_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSCL_CTRL.u32));
        VPSS_HSCL_CTRL.bits.hlmsc_en = bEnable;
        VPSS_REG_RegWrite(&(pstReg->VPSS_HSCL_CTRL.u32), VPSS_HSCL_CTRL.u32);
    }

    if ((eMode == REG_ZME_MODE_HORC) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
    {
        VPSS_HSCL_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSCL_CTRL.u32));
        VPSS_HSCL_CTRL.bits.hchmsc_en = bEnable;
        VPSS_REG_RegWrite(&(pstReg->VPSS_HSCL_CTRL.u32), VPSS_HSCL_CTRL.u32);
    }

    if ((eMode !=  REG_ZME_MODE_HORL ) && (eMode != REG_ZME_MODE_HORC)
        && (eMode != REG_ZME_MODE_HOR) && (eMode != REG_ZME_MODE_ALL))
    {
        VPSS_FATAL("REG ERROR\n");
    }

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetHsclOutSize(HI_U32 u32AppAddr, HI_U32 u32Width)
{

    U_VPSS_HSCL_ORESO VPSS_HSCL_ORESO;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSCL_ORESO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSCL_ORESO.u32));
    VPSS_HSCL_ORESO.bits.hscl_ow = u32Width - 1;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSCL_ORESO.u32), VPSS_HSCL_ORESO.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetHsclFirEnable(HI_U32 u32AppAddr, REG_ZME_MODE_E eMode, HI_BOOL bEnable)
{

    U_VPSS_HSCL_CTRL VPSS_HSCL_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    if ((eMode ==  REG_ZME_MODE_HORL ) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
    {
        VPSS_HSCL_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSCL_CTRL.u32));
        VPSS_HSCL_CTRL.bits.hlfir_en = bEnable;
        VPSS_REG_RegWrite(&(pstReg->VPSS_HSCL_CTRL.u32), VPSS_HSCL_CTRL.u32);
    }

    if ((eMode == REG_ZME_MODE_HORC) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
    {
        VPSS_HSCL_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSCL_CTRL.u32));
        VPSS_HSCL_CTRL.bits.hchfir_en = bEnable;
        VPSS_REG_RegWrite(&(pstReg->VPSS_HSCL_CTRL.u32), VPSS_HSCL_CTRL.u32);
    }

    if ((eMode !=  REG_ZME_MODE_HORL ) && (eMode != REG_ZME_MODE_HORC)
        && (eMode != REG_ZME_MODE_HOR) && (eMode != REG_ZME_MODE_ALL))
    {
        VPSS_FATAL("REG ERROR\n");
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetHsclMidEnable(HI_U32 u32AppAddr, REG_ZME_MODE_E eMode, HI_BOOL bEnable)
{
    U_VPSS_HSCL_CTRL VPSS_HSCL_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    if ((eMode == REG_ZME_MODE_HORL) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
    {
        VPSS_HSCL_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSCL_CTRL.u32));
        VPSS_HSCL_CTRL.bits.hlmid_en = bEnable;
        VPSS_REG_RegWrite(&(pstReg->VPSS_HSCL_CTRL.u32), VPSS_HSCL_CTRL.u32);
    }

    if ((eMode ==  REG_ZME_MODE_HORC) || (eMode == REG_ZME_MODE_HOR) || (eMode == REG_ZME_MODE_ALL))
    {
        VPSS_HSCL_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSCL_CTRL.u32));
        VPSS_HSCL_CTRL.bits.hchmid_en = bEnable;
        VPSS_REG_RegWrite(&(pstReg->VPSS_HSCL_CTRL.u32), VPSS_HSCL_CTRL.u32);
    }

    if ((eMode !=  REG_ZME_MODE_HORL ) && (eMode != REG_ZME_MODE_HORC)
        && (eMode != REG_ZME_MODE_HOR) && (eMode != REG_ZME_MODE_ALL))
    {
        VPSS_FATAL("REG ERROR\n");
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetHsclPhase(HI_U32 u32AppAddr, REG_ZME_MODE_E eMode, HI_S32 s32Phase)
{
    U_VPSS_HSCL_HLOFF VPSS_HSCL_HLOFF;
    U_VPSS_HSCL_HCOFF VPSS_HSCL_HCOFF;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    if (eMode == REG_ZME_MODE_HORC)
    {
        VPSS_HSCL_HCOFF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSCL_HCOFF.u32));
        VPSS_HSCL_HCOFF.bits.hscl_coffset = s32Phase;
        VPSS_REG_RegWrite(&(pstReg->VPSS_HSCL_HCOFF.u32), VPSS_HSCL_HCOFF.u32);
    }
    else if (eMode == REG_ZME_MODE_HORL)
    {
        VPSS_HSCL_HLOFF.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSCL_HLOFF.u32));
        VPSS_HSCL_HLOFF.bits.hscl_loffset = s32Phase;
        VPSS_REG_RegWrite(&(pstReg->VPSS_HSCL_HLOFF.u32), VPSS_HSCL_HLOFF.u32);
    }
    else
    {
        VPSS_FATAL("REG ERROR\n");
    }

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetHsclRatio(HI_U32 u32AppAddr, HI_U32 u32Ratio)
{
    U_VPSS_HSCL_CTRL VPSS_HSCL_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_HSCL_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_HSCL_CTRL.u32));
    VPSS_HSCL_CTRL.bits.hratio = u32Ratio;
    VPSS_REG_RegWrite(&(pstReg->VPSS_HSCL_CTRL.u32), VPSS_HSCL_CTRL.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetHsclCoefAddr(HI_U32 u32AppAddr, REG_ZME_MODE_E eMode, HI_U32 u32Addr)
{

    HI_U32 VPSS_HSCL_LADDR;
    HI_U32 VPSS_HSCL_CADDR;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    if (eMode == REG_ZME_MODE_HORC)
    {
        VPSS_HSCL_CADDR = VPSS_REG_RegRead(&(pstReg->VPSS_HSCL_CADDR));
        VPSS_HSCL_CADDR = u32Addr;
        VPSS_REG_RegWrite(&(pstReg->VPSS_HSCL_CADDR), VPSS_HSCL_CADDR);
    }
    else if (eMode == REG_ZME_MODE_HORL)
    {
        VPSS_HSCL_LADDR = VPSS_REG_RegRead(&(pstReg->VPSS_HSCL_LADDR));
        VPSS_HSCL_LADDR = u32Addr;
        VPSS_REG_RegWrite(&(pstReg->VPSS_HSCL_LADDR), VPSS_HSCL_LADDR);
    }
    else
    {
        VPSS_FATAL("REG ERROR\n");
    }

    return HI_SUCCESS;
}

/********************************/

HI_S32 VPSS_REG_SetVhdCmpEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  bEnVhdCmp)
{
    /*
    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD:
            VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
            VPSS_CTRL.bits.vhd_cmp_en = bEnVhdCmp;
            VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);
            break;
        default:
            break;
    }
    */
    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetVhdCmpAddr(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32YHeadaddr, HI_U32 u32CHeadaddr)
{
    /*
    HI_U32 VPSS_VHD_YHeadAddr;
    HI_U32 VPSS_VHD_CHeadAddr;

    VPSS_REG_S *pstReg;

    switch(ePort)
    {
        case VPSS_REG_HD:
            pstReg = (VPSS_REG_S *)u32AppAddr;

            VPSS_VHD_YHeadAddr = VPSS_REG_RegRead(&(pstReg->VPSS_VHDY_HEAD_ADDR));
            VPSS_VHD_CHeadAddr = VPSS_REG_RegRead(&(pstReg->VPSS_VHDC_HEAD_ADDR));

            VPSS_VHD_YHeadAddr = u32YHeadaddr;
            VPSS_VHD_CHeadAddr = u32CHeadaddr;

            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDY_HEAD_ADDR), VPSS_VHD_YHeadAddr);
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDC_HEAD_ADDR), VPSS_VHD_CHeadAddr);
            break;

         default:
            break;
    }
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVhdCmpDrr(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32VhdCmpDrr)
{
    /*
    U_VPSS_VHD_CMP_CTRL VPSS_VHD_CMP_CTRL;

    VPSS_REG_S *pstReg;

    switch(ePort)
    {
        case VPSS_REG_HD:
            pstReg = (VPSS_REG_S *)u32AppAddr;

            VPSS_VHD_CMP_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_CMP_CTRL.u32));

            VPSS_VHD_CMP_CTRL.bits.vhd_cmp_drr= u32VhdCmpDrr;

            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_CMP_CTRL.u32), VPSS_VHD_CMP_CTRL.u32);
            break;

         default:
            break;
    }
    */
    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetVhdCmpLossyEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  bEnVhdCmpLossy)
{
    /*
    U_VPSS_VHD_CMP_CTRL VPSS_VHD_CMP_CTRL;

    VPSS_REG_S *pstReg;

    switch(ePort)
    {
        case VPSS_REG_HD:
            pstReg = (VPSS_REG_S *)u32AppAddr;

            VPSS_VHD_CMP_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHD_CMP_CTRL.u32));

            VPSS_VHD_CMP_CTRL.bits.vhd_cmp_lossy_en = bEnVhdCmpLossy;

            VPSS_REG_RegWrite(&(pstReg->VPSS_VHD_CMP_CTRL.u32), VPSS_VHD_CMP_CTRL.u32);
            break;

         default:
            break;
    }
    */
    return HI_SUCCESS;
}






HI_S32 VPSS_REG_SetDcmpEn(HI_U32 u32AppAddr, HI_BOOL  bEnDcmp)
{
    /*
    U_VPSS_CTRL VPSS_CTRL;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.in_dcmp_en = bEnDcmp;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);
    */
    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetDcmpHeadAddr(HI_U32 u32AppAddr, REG_FIELDPOS_E ePos, HI_U32 u32YHeadaddr, HI_U32 u32CHeadaddr)
{
    /*
    HI_U32 VPSS_LASTYHEADADDR;
    HI_U32 VPSS_LASTCHEADADDR;

    HI_U32 VPSS_CURYHEADADDR;
    HI_U32 VPSS_CURCHEADADDR;

    HI_U32 VPSS_NEXTYHEADADDR;
    HI_U32 VPSS_NEXTCHEADADDR;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch(ePos)
    {
        case LAST_FIELD:
            VPSS_LASTYHEADADDR = VPSS_REG_RegRead(&(pstReg->VPSS_LASTY_HEAD_ADDR));
            VPSS_LASTCHEADADDR = VPSS_REG_RegRead(&(pstReg->VPSS_LASTC_HEAD_ADDR));

            VPSS_LASTYHEADADDR    = u32YHeadaddr;
            VPSS_LASTCHEADADDR = u32CHeadaddr;

            VPSS_REG_RegWrite(&(pstReg->VPSS_LASTY_HEAD_ADDR), VPSS_LASTYHEADADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_LASTC_HEAD_ADDR), VPSS_LASTCHEADADDR);
            break;

        case CUR_FIELD:
            VPSS_CURYHEADADDR = VPSS_REG_RegRead(&(pstReg->VPSS_CURY_HEAD_ADDR));
            VPSS_CURCHEADADDR = VPSS_REG_RegRead(&(pstReg->VPSS_CURC_HEAD_ADDR));

            VPSS_CURYHEADADDR     = u32YHeadaddr;
            VPSS_CURCHEADADDR  = u32CHeadaddr;

            VPSS_REG_RegWrite(&(pstReg->VPSS_CURY_HEAD_ADDR), VPSS_CURYHEADADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_CURC_HEAD_ADDR), VPSS_CURCHEADADDR);
            break;
        case NEXT1_FIELD:
            VPSS_NEXTYHEADADDR = VPSS_REG_RegRead(&(pstReg->VPSS_NEXTY_HEAD_ADDR));
            VPSS_NEXTCHEADADDR = VPSS_REG_RegRead(&(pstReg->VPSS_NEXTC_HEAD_ADDR));

            VPSS_NEXTYHEADADDR = u32YHeadaddr;
            VPSS_NEXTCHEADADDR = u32CHeadaddr;

            VPSS_REG_RegWrite(&(pstReg->VPSS_NEXTY_HEAD_ADDR), VPSS_NEXTYHEADADDR);
            VPSS_REG_RegWrite(&(pstReg->VPSS_NEXTC_HEAD_ADDR), VPSS_NEXTCHEADADDR);
            break;

        default:
            VPSS_FATAL("FIELD ERROR\n");
    }
    */
    return HI_SUCCESS;
}






/*CSC*/
HI_S32 VPSS_REG_SetCscEn(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_BOOL  bEnCSC)
{
    /*
    U_VPSS_VHDCSCIDC VPSS_VHDCSCIDC;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHDCSCIDC.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCSCIDC.u32));
            VPSS_VHDCSCIDC.bits.csc_en = bEnCSC;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCSCIDC.u32), VPSS_VHDCSCIDC.u32);
            break;
        #if 0
        case VPSS_REG_STR:
            VPSS_STRCSCIDC.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCSCIDC.u32));
            VPSS_STRCSCIDC.bits.csc_en = bEnCSC;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCSCIDC.u32), VPSS_STRCSCIDC.u32);
            break;
        #endif
        default:
            VPSS_FATAL("Reg Error,CSC only support HD port\n");
    }
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetCscIdc(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32CscIdc0, HI_U32 u32CscIdc1, HI_U32 u32CscIdc2)
{
    /*
    U_VPSS_STRCSCIDC VPSS_STRCSCIDC;
    U_VPSS_VHDCSCIDC VPSS_VHDCSCIDC;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHDCSCIDC.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCSCIDC.u32));
            VPSS_VHDCSCIDC.bits.cscidc0 = u32CscIdc0;
            VPSS_VHDCSCIDC.bits.cscidc1 = u32CscIdc1;
            VPSS_VHDCSCIDC.bits.cscidc2 = u32CscIdc2;

            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCSCIDC.u32), VPSS_VHDCSCIDC.u32);
            break;
        case VPSS_REG_STR:
            VPSS_STRCSCIDC.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCSCIDC.u32));
            VPSS_STRCSCIDC.bits.cscidc0 = u32CscIdc0;
            VPSS_STRCSCIDC.bits.cscidc1 = u32CscIdc1;
            VPSS_STRCSCIDC.bits.cscidc2 = u32CscIdc2;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCSCIDC.u32), VPSS_STRCSCIDC.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }
    */
    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetCscOdc(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32CscOdc0, HI_U32 u32CscOdc1, HI_U32 u32CscOdc2)
{
    /*
    U_VPSS_STRCSCODC VPSS_STRCSCODC;
    U_VPSS_VHDCSCODC VPSS_VHDCSCODC;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHDCSCODC.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCSCODC.u32));
            VPSS_VHDCSCODC.bits.cscodc0 = u32CscOdc0;
            VPSS_VHDCSCODC.bits.cscodc1 = u32CscOdc1;
            VPSS_VHDCSCODC.bits.cscodc2 = u32CscOdc2;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCSCODC.u32), VPSS_VHDCSCODC.u32);
            break;
        case VPSS_REG_STR:
            VPSS_STRCSCODC.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCSCODC.u32));
            VPSS_STRCSCODC.bits.cscodc0 = u32CscOdc0;
            VPSS_STRCSCODC.bits.cscodc1 = u32CscOdc1;
            VPSS_STRCSCODC.bits.cscodc2 = u32CscOdc2;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCSCODC.u32), VPSS_STRCSCODC.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetCscP00(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32CscP00)
{
    /*
    U_VPSS_VHDCSCP0 VPSS_VHDCSCP0;
    U_VPSS_STRCSCP0 VPSS_STRCSCP0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHDCSCP0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCSCP0.u32));
            VPSS_VHDCSCP0.bits.cscp00 = u32CscP00;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCSCP0.u32), VPSS_VHDCSCP0.u32);
            break;
        case VPSS_REG_STR:
            VPSS_STRCSCP0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCSCP0.u32));
            VPSS_STRCSCP0.bits.cscp00 = u32CscP00;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCSCP0.u32), VPSS_STRCSCP0.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetCscP01(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32CscP01)
{
    /*
    U_VPSS_VHDCSCP0 VPSS_VHDCSCP0;
    U_VPSS_STRCSCP0 VPSS_STRCSCP0;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHDCSCP0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCSCP0.u32));
            VPSS_VHDCSCP0.bits.cscp01 = u32CscP01;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCSCP0.u32), VPSS_VHDCSCP0.u32);
            break;
        case VPSS_REG_STR:
            VPSS_STRCSCP0.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCSCP0.u32));
            VPSS_STRCSCP0.bits.cscp01 = u32CscP01;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCSCP0.u32), VPSS_STRCSCP0.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetCscP02(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32CscP02)
{
    /*
    U_VPSS_VHDCSCP1 VPSS_VHDCSCP1;
    U_VPSS_STRCSCP1 VPSS_STRCSCP1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHDCSCP1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCSCP1.u32));
            VPSS_VHDCSCP1.bits.cscp02 = u32CscP02;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCSCP1.u32), VPSS_VHDCSCP1.u32);
            break;
        case VPSS_REG_STR:
            VPSS_STRCSCP1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCSCP1.u32));
            VPSS_STRCSCP1.bits.cscp02 = u32CscP02;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCSCP1.u32), VPSS_STRCSCP1.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetCscP10(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32CscP10)
{
    /*
    U_VPSS_VHDCSCP1 VPSS_VHDCSCP1;
    U_VPSS_STRCSCP1 VPSS_STRCSCP1;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHDCSCP1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCSCP1.u32));
            VPSS_VHDCSCP1.bits.cscp10 = u32CscP10;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCSCP1.u32), VPSS_VHDCSCP1.u32);
            break;
        case VPSS_REG_STR:
            VPSS_STRCSCP1.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCSCP1.u32));
            VPSS_STRCSCP1.bits.cscp10 = u32CscP10;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCSCP1.u32), VPSS_STRCSCP1.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetCscP11(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32CscP11)
{
    /*
    U_VPSS_VHDCSCP2 VPSS_VHDCSCP2;
    U_VPSS_STRCSCP2 VPSS_STRCSCP2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHDCSCP2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCSCP2.u32));
            VPSS_VHDCSCP2.bits.cscp11 = u32CscP11;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCSCP2.u32), VPSS_VHDCSCP2.u32);
            break;
        case VPSS_REG_STR:
            VPSS_STRCSCP2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCSCP2.u32));
            VPSS_STRCSCP2.bits.cscp11 = u32CscP11;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCSCP2.u32), VPSS_STRCSCP2.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetCscP12(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32CscP12)
{
    /*
    U_VPSS_VHDCSCP2 VPSS_VHDCSCP2;
    U_VPSS_STRCSCP2 VPSS_STRCSCP2;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHDCSCP2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCSCP2.u32));
            VPSS_VHDCSCP2.bits.cscp12 = u32CscP12;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCSCP2.u32), VPSS_VHDCSCP2.u32);
            break;
        case VPSS_REG_STR:
            VPSS_STRCSCP2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCSCP2.u32));
            VPSS_STRCSCP2.bits.cscp12 = u32CscP12;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCSCP2.u32), VPSS_STRCSCP2.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetCscP20(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32CscP20)
{
    /*
    U_VPSS_VHDCSCP3 VPSS_VHDCSCP3;
    U_VPSS_STRCSCP3 VPSS_STRCSCP3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHDCSCP3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCSCP3.u32));
            VPSS_VHDCSCP3.bits.cscp20 = u32CscP20;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCSCP3.u32), VPSS_VHDCSCP3.u32);
            break;
        case VPSS_REG_STR:
            VPSS_STRCSCP3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCSCP3.u32));
            VPSS_STRCSCP3.bits.cscp20 = u32CscP20;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCSCP3.u32), VPSS_STRCSCP3.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetCscP21(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32CscP21)
{
    /*
    U_VPSS_VHDCSCP3 VPSS_VHDCSCP3;
    U_VPSS_STRCSCP3 VPSS_STRCSCP3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHDCSCP3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCSCP3.u32));
            VPSS_VHDCSCP3.bits.cscp21 = u32CscP21;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCSCP3.u32), VPSS_VHDCSCP3.u32);
            break;
        case VPSS_REG_STR:
            VPSS_STRCSCP3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCSCP3.u32));
            VPSS_STRCSCP3.bits.cscp21 = u32CscP21;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCSCP3.u32), VPSS_STRCSCP3.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }
    */
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetCscP22(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32CscP22)
{
    /*
    U_VPSS_VHDCSCP4 VPSS_VHDCSCP4;
    U_VPSS_STRCSCP4 VPSS_STRCSCP4;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S*)u32AppAddr;

    switch(ePort)
    {
        case VPSS_REG_HD:
            VPSS_VHDCSCP4.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCSCP4.u32));
            VPSS_VHDCSCP4.bits.cscp22 = u32CscP22;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCSCP4.u32), VPSS_VHDCSCP4.u32);
            break;
        case VPSS_REG_STR:
            VPSS_STRCSCP4.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCSCP4.u32));
            VPSS_STRCSCP4.bits.cscp22 = u32CscP22;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCSCP4.u32), VPSS_STRCSCP4.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }
    */
    return HI_SUCCESS;
}


#if 1


HI_S32 VPSS_REG_SetInCropPos(HI_U32 u32AppAddr, HI_U32 u32InCropY, HI_U32 u32InCropX)
{
    U_VPSS_INCROP_POS VPSS_INCROP_POS;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_INCROP_POS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_INCROP_POS.u32));
    VPSS_INCROP_POS.bits.in_crop_y = u32InCropY;
    VPSS_INCROP_POS.bits.in_crop_x = u32InCropX;
    VPSS_REG_RegWrite(&(pstReg->VPSS_INCROP_POS.u32), VPSS_INCROP_POS.u32);

    return HI_SUCCESS;
}




/****PORT CROP*****/

HI_S32 VPSS_REG_SetPortCropPos(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32CropY, HI_U32 u32CropX)
{
    /*
    U_VPSS_VSDCROP_POS VPSS_VSDCROP_POS;
    */
    U_VPSS_VHDCROP_POS VPSS_VHDCROP_POS;
    U_VPSS_STRCROP_POS VPSS_STRCROP_POS;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
            /*
            case VPSS_REG_SD:
                VPSS_VSDCROP_POS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDCROP_POS.u32));
                VPSS_VSDCROP_POS.bits.vsd_crop_y = u32CropY;
                VPSS_VSDCROP_POS.bits.vsd_crop_x = u32CropX;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSDCROP_POS.u32), VPSS_VSDCROP_POS.u32);
                break;
            */
        case VPSS_REG_HD:
            VPSS_VHDCROP_POS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCROP_POS.u32));
            VPSS_VHDCROP_POS.bits.vhd_crop_y = u32CropY;
            VPSS_VHDCROP_POS.bits.vhd_crop_x = u32CropX;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCROP_POS.u32), VPSS_VHDCROP_POS.u32);
            break;
        case VPSS_REG_STR:
            VPSS_STRCROP_POS.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCROP_POS.u32));
            VPSS_STRCROP_POS.bits.str_crop_y = u32CropY;
            VPSS_STRCROP_POS.bits.str_crop_x = u32CropX;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCROP_POS.u32), VPSS_STRCROP_POS.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}


HI_S32 VPSS_REG_SetPortCropSize(HI_U32 u32AppAddr, VPSS_REG_PORT_E ePort, HI_U32 u32CropHeight, HI_U32 u32CropWidth)
{
    /*
    U_VPSS_VSDCROP_SIZE VPSS_VSDCROP_SIZE;
    */
    U_VPSS_VHDCROP_SIZE VPSS_VHDCROP_SIZE;
    U_VPSS_STRCROP_SIZE VPSS_STRCROP_SIZE;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    switch (ePort)
    {
            /*
            case VPSS_REG_SD:
                VPSS_VSDCROP_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VSDCROP_SIZE.u32));
                VPSS_VSDCROP_SIZE.bits.vsd_crop_height = u32CropHeight - 1;
                VPSS_VSDCROP_SIZE.bits.vsd_crop_width = u32CropWidth - 1;
                VPSS_REG_RegWrite(&(pstReg->VPSS_VSDCROP_SIZE.u32), VPSS_VSDCROP_SIZE.u32);
                break;
                */
        case VPSS_REG_HD:
            VPSS_VHDCROP_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_VHDCROP_SIZE.u32));
            VPSS_VHDCROP_SIZE.bits.vhd_crop_height  = u32CropHeight - 1;
            VPSS_VHDCROP_SIZE.bits.vhd_crop_width = u32CropWidth - 1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_VHDCROP_SIZE.u32), VPSS_VHDCROP_SIZE.u32);
            break;
        case VPSS_REG_STR:
            VPSS_STRCROP_SIZE.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_STRCROP_SIZE.u32));
            VPSS_STRCROP_SIZE.bits.str_crop_height = u32CropHeight - 1;
            VPSS_STRCROP_SIZE.bits.str_crop_width = u32CropWidth - 1;
            VPSS_REG_RegWrite(&(pstReg->VPSS_STRCROP_SIZE.u32), VPSS_STRCROP_SIZE.u32);
            break;
        default:
            VPSS_FATAL("\nReg Error\n");
    }

    return HI_SUCCESS;
}


#endif


#if 1



#endif


HI_S32 VPSS_REG_GetReg(HI_U32 u32AppAddr, HI_U32 *pu32Int)
{
    HI_U32  VPSS_PFCNT;

    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_PFCNT = VPSS_REG_RegRead(&(pstReg->VPSS_RAWINT.u32));

    *pu32Int = VPSS_PFCNT;

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetFidelity(HI_U32 u32AppVAddr, HI_BOOL bEnFidelity)
{
    VPSS_REG_S *pstReg;
    U_VPSS_CTRL VPSS_CTRL;

    pstReg = (VPSS_REG_S *)u32AppVAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));
    VPSS_CTRL.bits.vsd_mux = bEnFidelity;
    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetStMode(HI_U32 u32AppVAddr, HI_BOOL bLumaMax, HI_BOOL bChromaMax)
{
    VPSS_REG_S *pstReg;
    U_VPSS_DIELMA2 VPSS_DIELMA2;

    pstReg = (VPSS_REG_S *)u32AppVAddr;

    VPSS_DIELMA2.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DIELMA2.u32));
    VPSS_DIELMA2.bits.chroma_mf_max = bChromaMax;
    VPSS_DIELMA2.bits.luma_mf_max = bLumaMax;
    VPSS_REG_RegWrite(&(pstReg->VPSS_DIELMA2.u32), VPSS_DIELMA2.u32);

    return HI_SUCCESS;
}
#endif


HI_S32 VPSS_REG_SetPreZme(HI_U32 u32AppVAddr, VPSS_REG_PORT_E ePort,
                          VPSS_REG_PREZME_E enHor, VPSS_REG_PREZME_E enVer)
{
    U_VPSS_CTRL3 VPSS_CTRL3;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppVAddr;
    VPSS_CTRL3.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL3.u32));

    if (ePort == VPSS_REG_HD)
    {
        switch (enHor)
        {
            case PREZME_DISABLE:
                VPSS_CTRL3.bits.vhd0_pre_hfir_en = 0x0;
                break;
            case PREZME_2X:
                VPSS_CTRL3.bits.vhd0_pre_hfir_en = 0x1;
                VPSS_CTRL3.bits.vhd0_pre_hfir_mode = 0x0;
                break;
            case PREZME_4X:
                VPSS_CTRL3.bits.vhd0_pre_hfir_en = 0x1;
                VPSS_CTRL3.bits.vhd0_pre_hfir_mode = 0x1;
                break;
            case PREZME_8X:
                VPSS_CTRL3.bits.vhd0_pre_hfir_en = 0x1;
                VPSS_CTRL3.bits.vhd0_pre_hfir_mode = 0x2;
                break;
            case PREZME_BUTT:
                VPSS_CTRL3.bits.vhd0_pre_hfir_en = 0x0;
                break;
            default:
                VPSS_CTRL3.bits.vhd0_pre_hfir_en = 0x0;
                break;
        }

        switch (enVer)
        {
            case PREZME_DISABLE:
                VPSS_CTRL3.bits.vhd0_pre_vfir_en = 0x0;
                break;
            case PREZME_2X:
                VPSS_CTRL3.bits.vhd0_pre_vfir_en = 0x1;
                VPSS_CTRL3.bits.vhd0_pre_vfir_mode = 0x0;
                break;
            case PREZME_4X:
                VPSS_CTRL3.bits.vhd0_pre_vfir_en = 0x1;
                VPSS_CTRL3.bits.vhd0_pre_vfir_mode = 0x1;
                break;
            case PREZME_8X:
                VPSS_CTRL3.bits.vhd0_pre_vfir_en = 0x1;
                VPSS_CTRL3.bits.vhd0_pre_vfir_mode = 0x2;
                break;
            case PREZME_VFIELD:
                VPSS_CTRL3.bits.vhd0_pre_vfir_en = 0x1;
                VPSS_CTRL3.bits.vhd0_pre_vfir_mode = 0x3;
                break;
            case PREZME_BUTT:
                VPSS_CTRL3.bits.vhd0_pre_vfir_en = 0x0;
                break;
            default:
                VPSS_CTRL3.bits.vhd0_pre_vfir_en = 0x0;
                break;
        }

    }
    else if (ePort == VPSS_REG_SD)
    {

        switch (enHor)
        {
            case PREZME_DISABLE:
                VPSS_CTRL3.bits.vsd_pre_hfir_en = 0x0;
                break;
            case PREZME_2X:
                VPSS_CTRL3.bits.vsd_pre_hfir_en = 0x1;
                VPSS_CTRL3.bits.vsd_pre_hfir_mode = 0x0;
                break;
            case PREZME_4X:
                VPSS_CTRL3.bits.vsd_pre_hfir_en = 0x1;
                VPSS_CTRL3.bits.vsd_pre_hfir_mode = 0x1;
                break;
            case PREZME_8X:
                VPSS_CTRL3.bits.vsd_pre_hfir_en = 0x1;
                VPSS_CTRL3.bits.vsd_pre_hfir_mode = 0x2;
                break;
            case PREZME_BUTT:
                VPSS_CTRL3.bits.vsd_pre_hfir_en = 0x0;
                break;
            default:
                VPSS_CTRL3.bits.vsd_pre_hfir_en = 0x0;
                break;
        }

        switch (enVer)
        {
            case PREZME_DISABLE:
                VPSS_CTRL3.bits.vsd_pre_vfir_en = 0x0;
                break;
            case PREZME_2X:
                VPSS_CTRL3.bits.vsd_pre_vfir_en = 0x1;
                VPSS_CTRL3.bits.vsd_pre_vfir_mode = 0x0;
                break;
            case PREZME_4X:
                VPSS_CTRL3.bits.vsd_pre_vfir_en = 0x1;
                VPSS_CTRL3.bits.vsd_pre_vfir_mode = 0x1;
                break;
            case PREZME_8X:
                VPSS_CTRL3.bits.vsd_pre_vfir_en = 0x1;
                VPSS_CTRL3.bits.vsd_pre_vfir_mode = 0x2;
                break;
            case PREZME_BUTT:
                VPSS_CTRL3.bits.vsd_pre_vfir_en = 0x0;
                break;
            default:
                VPSS_CTRL3.bits.vsd_pre_vfir_en = 0x0;
                break;
        }
    }
    else
    {
        VPSS_FATAL("Port type not support!\n");
    }

    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL3.u32), VPSS_CTRL3.u32);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetVc1ParaAddr(HI_U32 u32AppAddr, HI_U32 u32ParaPhyAddr)
{
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_REG_RegWrite(&(pstReg->VPSS_VC1_STR_ADDR), u32ParaPhyAddr);

    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetZmeParaAddr(HI_U32 u32AppAddr, HI_U32 u32ParaPhyAddr)
{
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_REG_RegWrite(&(pstReg->VPSS_ZME_ADDR), u32ParaPhyAddr);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetHspParaAddr(HI_U32 u32AppAddr, HI_U32 u32ParaPhyAddr)
{
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_REG_RegWrite(&(pstReg->VPSS_HSP_ADDR), u32ParaPhyAddr);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetDbParaAddr(HI_U32 u32AppAddr, HI_U32 u32ParaPhyAddr)
{
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_REG_RegWrite(&(pstReg->VPSS_DB_ADDR), u32ParaPhyAddr);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetDrParaAddr(HI_U32 u32AppAddr, HI_U32 u32ParaPhyAddr)
{
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_REG_RegWrite(&(pstReg->VPSS_DR_ADDR), u32ParaPhyAddr);

    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetGlobalMotionEn(HI_U32 u32AppAddr, HI_BOOL bEnGlobal)
{
    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;
    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));

    VPSS_CTRL.bits.iglb_en = bEnGlobal;

    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);
    return HI_SUCCESS;
}
HI_S32 VPSS_REG_SetIfmdEn(HI_U32 u32AppAddr, HI_BOOL bEnIfmd)
{
    U_VPSS_CTRL VPSS_CTRL;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_CTRL.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_CTRL.u32));

    VPSS_CTRL.bits.ifmd_en = bEnIfmd;

    VPSS_REG_RegWrite(&(pstReg->VPSS_CTRL.u32), VPSS_CTRL.u32);
    return HI_SUCCESS;
}

HI_S32 VPSS_REG_SetDnrDitherEn(HI_U32 u32AppAddr, HI_BOOL bEnDnrDither)
{
    U_VPSS_DNR_INFO VPSS_DNR_INFO;
    VPSS_REG_S *pstReg;

    pstReg = (VPSS_REG_S *)u32AppAddr;

    VPSS_DNR_INFO.u32 = VPSS_REG_RegRead(&(pstReg->VPSS_DNR_INFO.u32));

    VPSS_DNR_INFO.bits.dnr_dither_en   = bEnDnrDither;
    //    VPSS_DNR_INFO.bits.dnr_dither_mode = bDnrDitherMode;

    VPSS_REG_RegWrite(&(pstReg->VPSS_DNR_INFO.u32), VPSS_DNR_INFO.u32);
    return HI_SUCCESS;
}


#ifdef __cplusplus
#if __cplusplus
}
#endif
#endif  /* __cplusplus */

