#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010535e0 .scope module, "And" "And" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "zero";
    .port_info 2 /OUTPUT 1 "saiAnd";
o0000000001068588 .functor BUFZ 1, C4<z>; HiZ drive
o00000000010685e8 .functor BUFZ 1, C4<z>; HiZ drive
L_0000000001012d20 .functor AND 1, o0000000001068588, o00000000010685e8, C4<1>, C4<1>;
v000000000105ed10_0 .net "branch", 0 0, o0000000001068588;  0 drivers
v000000000105df50_0 .net "saiAnd", 0 0, L_0000000001012d20;  1 drivers
v000000000105d410_0 .net "zero", 0 0, o00000000010685e8;  0 drivers
S_000000000105f1f0 .scope module, "mips" "mips" 3 22;
 .timescale 0 0;
P_0000000001055b00 .param/l "w" 0 3 24, +C4<00000000000000000000000000011111>;
L_00000000010c1090 .functor AND 1, v000000000105e6d0_0, L_0000000002958730, C4<1>, C4<1>;
v00000000010bfbc0_0 .net "ALUop", 1 0, L_0000000001012e00;  1 drivers
v00000000010c0d40_0 .net "branch", 0 0, v000000000105e6d0_0;  1 drivers
v00000000010c08e0_0 .var "clk", 0 0;
v00000000010c0700_0 .net "controle", 3 0, L_00000000010127e0;  1 drivers
v00000000010bfb20_0 .net "dadosEscrita", 31 0, L_000000000102f380;  1 drivers
v00000000010bf8a0_0 .net "dadosLeitura1", 31 0, L_0000000001013180;  1 drivers
v00000000010bfe40_0 .net "dadosLeitura2", 31 0, L_00000000010131f0;  1 drivers
v00000000010bf6c0_0 .net "deslocamento", 31 0, L_00000000010c1800;  1 drivers
v00000000010c0980_0 .net "endALU", 31 0, L_00000000010124d0;  1 drivers
v00000000010bf620_0 .net "endEntrada", 31 0, L_00000000010c1560;  1 drivers
v00000000010c0a20_0 .net "endSaida", 31 0, v00000000010bfd00_0;  1 drivers
v00000000010c0f20_0 .net "escreveMem", 0 0, L_00000000010125b0;  1 drivers
v00000000010c0ac0_0 .net "escreveReg", 0 0, L_0000000001012700;  1 drivers
v00000000010bf300_0 .net "extSinal", 31 0, L_00000000010132d0;  1 drivers
v00000000010c0ca0_0 .net "instrucao", 31 0, L_0000000001012ee0;  1 drivers
v00000000010bf760_0 .net "leMem", 0 0, L_0000000001012d90;  1 drivers
v00000000010bf800_0 .net "leituraDados", 31 0, L_000000000102f850;  1 drivers
v00000000010bf9e0_0 .net "mALU", 31 0, L_0000000001012460;  1 drivers
v00000000010bfee0_0 .net "memparaReg", 0 0, L_0000000001012770;  1 drivers
v00000000010c0b60_0 .net "origALU", 0 0, L_0000000001012a80;  1 drivers
v00000000010c05c0_0 .net "proxEndereco", 31 0, L_00000000010c0c00;  1 drivers
v00000000010bf080_0 .net "regDst", 0 0, L_0000000001012540;  1 drivers
v00000000010bff80_0 .net "regEscrita", 4 0, L_0000000001012c40;  1 drivers
v00000000010bf3a0_0 .net "resultadoSoma", 31 0, L_00000000010c12c0;  1 drivers
v00000000010c0340_0 .net "saidaAND", 0 0, L_00000000010c1090;  1 drivers
v00000000010c0e80_0 .net "zero", 0 0, L_0000000002958730;  1 drivers
L_00000000010c0160 .part L_0000000001012ee0, 26, 6;
L_00000000010c0200 .part L_0000000001012ee0, 16, 5;
L_00000000010c02a0 .part L_0000000001012ee0, 11, 5;
L_0000000002958370 .part L_0000000001012ee0, 0, 6;
L_0000000002958cd0 .part L_0000000001012ee0, 21, 5;
L_0000000002958d70 .part L_0000000001012ee0, 16, 5;
L_0000000002959450 .part L_0000000001012ee0, 0, 16;
S_00000000010251b0 .scope module, "ALU" "ALU" 3 126, 4 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dadosLe1";
    .port_info 1 /INPUT 32 "muxOut";
    .port_info 2 /INPUT 4 "controlOut";
    .port_info 3 /OUTPUT 32 "aluOut";
    .port_info 4 /OUTPUT 1 "zr";
L_00000000010124d0 .functor BUFZ 32, v000000000105db90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000002900118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000105d730_0 .net/2u *"_s2", 31 0, L_0000000002900118;  1 drivers
v000000000105d550_0 .net "aluOut", 31 0, L_00000000010124d0;  alias, 1 drivers
v000000000105d910_0 .net "controlOut", 3 0, L_00000000010127e0;  alias, 1 drivers
v000000000105e270_0 .net "dadosLe1", 31 0, L_0000000001013180;  alias, 1 drivers
v000000000105db90_0 .var "eA", 31 0;
v000000000105e630_0 .net "muxOut", 31 0, L_0000000001012460;  alias, 1 drivers
v000000000105daf0_0 .net "zr", 0 0, L_0000000002958730;  alias, 1 drivers
E_0000000001055cc0 .event edge, v000000000105d910_0;
L_0000000002958730 .cmp/eq 32, v000000000105db90_0, L_0000000002900118;
S_0000000001025340 .scope module, "adiciona" "adiciona" 3 155, 5 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "proxEnd";
    .port_info 1 /INPUT 32 "desl";
    .port_info 2 /OUTPUT 32 "result";
L_00000000010c12c0 .functor BUFZ 32, v000000000105dc30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000000000105d9b0_0 .net "desl", 31 0, L_00000000010c1800;  alias, 1 drivers
v000000000105edb0_0 .net "proxEnd", 31 0, L_00000000010c0c00;  alias, 1 drivers
v000000000105dc30_0 .var "res", 31 0;
v000000000105e450_0 .net "result", 31 0, L_00000000010c12c0;  alias, 1 drivers
E_00000000010566c0 .event edge, v000000000105d9b0_0, v000000000105edb0_0;
S_0000000001016de0 .scope module, "control" "controle" 3 79, 6 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "inst";
    .port_info 1 /OUTPUT 1 "regD";
    .port_info 2 /OUTPUT 1 "oriALU";
    .port_info 3 /OUTPUT 1 "memReg";
    .port_info 4 /OUTPUT 1 "escReg";
    .port_info 5 /OUTPUT 1 "lMem";
    .port_info 6 /OUTPUT 1 "escMem";
    .port_info 7 /OUTPUT 1 "br";
    .port_info 8 /OUTPUT 2 "ALUo";
L_0000000001012540 .functor BUFZ 1, v00000000010bc7e0_0, C4<0>, C4<0>, C4<0>;
L_0000000001012a80 .functor BUFZ 1, v00000000010bd1e0_0, C4<0>, C4<0>, C4<0>;
L_0000000001012770 .functor BUFZ 1, v00000000010bcd80_0, C4<0>, C4<0>, C4<0>;
L_0000000001012700 .functor BUFZ 1, v000000000105e810_0, C4<0>, C4<0>, C4<0>;
L_0000000001012d90 .functor BUFZ 1, v000000000105e4f0_0, C4<0>, C4<0>, C4<0>;
L_00000000010125b0 .functor BUFZ 1, v000000000105deb0_0, C4<0>, C4<0>, C4<0>;
L_0000000001012e00 .functor BUFZ 2, v000000000105e090_0, C4<00>, C4<00>, C4<00>;
v000000000105de10_0 .net "ALUo", 1 0, L_0000000001012e00;  alias, 1 drivers
v000000000105e090_0 .var "aO", 1 0;
v000000000105e6d0_0 .var "b", 0 0;
v000000000105ee50_0 .net "br", 0 0, v000000000105e6d0_0;  alias, 1 drivers
v000000000105deb0_0 .var "eM", 0 0;
v000000000105e810_0 .var "eR", 0 0;
v000000000105e1d0_0 .net "escMem", 0 0, L_00000000010125b0;  alias, 1 drivers
v000000000105e130_0 .net "escReg", 0 0, L_0000000001012700;  alias, 1 drivers
v000000000105e310_0 .net "inst", 5 0, L_00000000010c0160;  1 drivers
v000000000105e4f0_0 .var "lM", 0 0;
v0000000001034480_0 .net "lMem", 0 0, L_0000000001012d90;  alias, 1 drivers
v00000000010bcd80_0 .var "mR", 0 0;
v00000000010bd280_0 .net "memReg", 0 0, L_0000000001012770;  alias, 1 drivers
v00000000010bd1e0_0 .var "oA", 0 0;
v00000000010bd460_0 .var "opcode", 5 0;
v00000000010bcc40_0 .net "oriALU", 0 0, L_0000000001012a80;  alias, 1 drivers
v00000000010bc7e0_0 .var "rD", 0 0;
v00000000010bd320_0 .net "regD", 0 0, L_0000000001012540;  alias, 1 drivers
E_0000000001055ac0 .event edge, v000000000105e310_0;
S_0000000001016f70 .scope module, "controleALU" "aluControl" 3 98, 7 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "inst";
    .port_info 1 /INPUT 2 "ALUO";
    .port_info 2 /OUTPUT 4 "controlOut";
L_00000000010127e0 .functor BUFZ 4, v00000000010bdd20_0, C4<0000>, C4<0000>, C4<0000>;
v00000000010bce20_0 .net "ALUO", 1 0, L_0000000001012e00;  alias, 1 drivers
v00000000010bdd20_0 .var "c", 3 0;
v00000000010bcce0_0 .net "controlOut", 3 0, L_00000000010127e0;  alias, 1 drivers
v00000000010bd3c0_0 .net "inst", 5 0, L_0000000002958370;  1 drivers
E_0000000001056640 .event edge, v00000000010bd3c0_0, v000000000105de10_0;
S_0000000001014cf0 .scope module, "deslocaEsquerda" "deslocamentEsq" 3 150, 8 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "sinalExt";
    .port_info 1 /OUTPUT 32 "desl";
L_00000000010c1800 .functor BUFZ 32, v00000000010bca60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010bca60_0 .var "d", 31 0;
v00000000010bcec0_0 .net "desl", 31 0, L_00000000010c1800;  alias, 1 drivers
v00000000010bd500_0 .net "sinalExt", 31 0, L_00000000010132d0;  alias, 1 drivers
E_0000000001055fc0 .event edge, v00000000010bd500_0;
S_0000000001014e80 .scope module, "extensaoSinal" "extensorSinal" 3 114, 9 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "inst";
    .port_info 1 /OUTPUT 32 "sinalExt";
L_00000000010132d0 .functor BUFZ 32, v00000000010bd000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010bd000_0 .var "e", 31 0;
v00000000010bd5a0_0 .net "inst", 15 0, L_0000000002959450;  1 drivers
v00000000010bd960_0 .net "sinalExt", 31 0, L_00000000010132d0;  alias, 1 drivers
E_00000000010567c0 .event edge, v00000000010bd5a0_0;
S_0000000001036710 .scope module, "instructionMen" "instructionMem" 3 74, 10 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco";
    .port_info 1 /OUTPUT 32 "instrucaoOut";
L_0000000001012ee0 .functor BUFZ 32, L_00000000010c0020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010bd640_0 .net *"_s0", 31 0, L_00000000010c0020;  1 drivers
L_00000000029000d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000010bc4c0_0 .net/2u *"_s2", 31 0, L_00000000029000d0;  1 drivers
v00000000010bcf60_0 .net *"_s4", 31 0, L_00000000010c00c0;  1 drivers
v00000000010bd0a0_0 .net "endereco", 31 0, v00000000010bfd00_0;  alias, 1 drivers
v00000000010bc560 .array "instrucao", 25 0, 31 0;
v00000000010bd140_0 .net "instrucaoOut", 31 0, L_0000000001012ee0;  alias, 1 drivers
L_00000000010c0020 .array/port v00000000010bc560, L_00000000010c00c0;
L_00000000010c00c0 .arith/div 32, v00000000010bfd00_0, L_00000000029000d0;
S_00000000010368a0 .scope module, "memoriaDados" "dataMem" 3 134, 11 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "lMem";
    .port_info 2 /INPUT 1 "escMem";
    .port_info 3 /INPUT 32 "aluOut";
    .port_info 4 /INPUT 32 "dadosLe2";
    .port_info 5 /OUTPUT 32 "leDados";
L_000000000102f850 .functor BUFZ 32, v00000000010bc600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010bdc80_0 .net "aluOut", 31 0, L_00000000010124d0;  alias, 1 drivers
v00000000010bc240_0 .net "clock", 0 0, v00000000010c08e0_0;  1 drivers
v00000000010bc2e0 .array "dados", 31 0, 31 0;
v00000000010bd6e0_0 .net "dadosLe2", 31 0, L_00000000010131f0;  alias, 1 drivers
v00000000010bcb00_0 .net "escMem", 0 0, L_00000000010125b0;  alias, 1 drivers
v00000000010bc600_0 .var "lD", 31 0;
v00000000010bc920_0 .net "lMem", 0 0, L_0000000001012d90;  alias, 1 drivers
v00000000010bd820_0 .net "leDados", 31 0, L_000000000102f850;  alias, 1 drivers
E_0000000001056840 .event posedge, v00000000010bc240_0;
S_000000000102ee30 .scope module, "muxALU" "muxALU" 3 119, 12 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "dadosLe2";
    .port_info 1 /INPUT 32 "sinalExt";
    .port_info 2 /INPUT 1 "ALUScr";
    .port_info 3 /OUTPUT 32 "muxOut";
L_0000000001012460 .functor BUFZ 32, v00000000010bda00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010bd780_0 .net "ALUScr", 0 0, L_0000000001012a80;  alias, 1 drivers
v00000000010bc880_0 .net "dadosLe2", 31 0, L_00000000010131f0;  alias, 1 drivers
v00000000010bd8c0_0 .net "muxOut", 31 0, L_0000000001012460;  alias, 1 drivers
v00000000010bc9c0_0 .net "sinalExt", 31 0, L_00000000010132d0;  alias, 1 drivers
v00000000010bda00_0 .var "x", 31 0;
E_0000000001056000 .event edge, v00000000010bd500_0, v00000000010bd6e0_0, v00000000010bcc40_0;
S_000000000102efc0 .scope module, "muxDados" "muxData" 3 143, 13 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "leDados";
    .port_info 1 /INPUT 32 "aluOut";
    .port_info 2 /INPUT 1 "memtoReg";
    .port_info 3 /OUTPUT 32 "dadosEsc";
L_000000000102f380 .functor BUFZ 32, v00000000010bdaa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010bc420_0 .net "aluOut", 31 0, L_00000000010124d0;  alias, 1 drivers
v00000000010bdaa0_0 .var "dE", 31 0;
v00000000010bdb40_0 .net "dadosEsc", 31 0, L_000000000102f380;  alias, 1 drivers
v00000000010bdbe0_0 .net "leDados", 31 0, L_000000000102f850;  alias, 1 drivers
v00000000010bc6a0_0 .net "memtoReg", 0 0, L_0000000001012770;  alias, 1 drivers
E_0000000001056080 .event edge, v000000000105d550_0, v00000000010bd820_0, v00000000010bd280_0;
S_000000000103fd00 .scope module, "muxEndereco" "muxEndereco" 3 169, 14 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "proxEnd";
    .port_info 1 /INPUT 32 "result";
    .port_info 2 /INPUT 1 "saiAND";
    .port_info 3 /OUTPUT 32 "endEnt";
L_00000000010c1560 .functor BUFZ 32, v00000000010bde60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010bddc0_0 .net "endEnt", 31 0, L_00000000010c1560;  alias, 1 drivers
v00000000010bde60_0 .var "endereco", 31 0;
v00000000010bdf00_0 .net "proxEnd", 31 0, L_00000000010c0c00;  alias, 1 drivers
v00000000010bc740_0 .net "result", 31 0, L_00000000010c12c0;  alias, 1 drivers
v00000000010bc380_0 .net "saiAND", 0 0, L_00000000010c1090;  alias, 1 drivers
E_0000000001056c40 .event edge, v000000000105e450_0, v000000000105edb0_0, v00000000010bc380_0;
S_000000000103fe90 .scope module, "muxRegistrador" "muxReg" 3 91, 15 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "inst1";
    .port_info 1 /INPUT 5 "inst2";
    .port_info 2 /INPUT 1 "regD";
    .port_info 3 /OUTPUT 5 "regEsc";
L_0000000001012c40 .functor BUFZ 5, v00000000010bc060_0, C4<00000>, C4<00000>, C4<00000>;
v00000000010bc060_0 .var "escrita", 4 0;
v00000000010bc100_0 .net "inst1", 4 0, L_00000000010c0200;  1 drivers
v00000000010bcba0_0 .net "inst2", 4 0, L_00000000010c02a0;  1 drivers
v00000000010bc1a0_0 .net "regD", 0 0, L_0000000001012540;  alias, 1 drivers
v00000000010c0520_0 .net "regEsc", 4 0, L_0000000001012c40;  alias, 1 drivers
E_0000000001057840 .event edge, v00000000010bcba0_0, v00000000010bc100_0, v00000000010bd320_0;
S_000000000115d560 .scope module, "pc" "contadorPrograma" 3 63, 16 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "endIn";
    .port_info 2 /OUTPUT 32 "endOut";
v00000000010bf120_0 .net "clock", 0 0, v00000000010c08e0_0;  alias, 1 drivers
v00000000010bf440_0 .net "endIn", 31 0, L_00000000010c1560;  alias, 1 drivers
v00000000010bf580_0 .net "endOut", 31 0, v00000000010bfd00_0;  alias, 1 drivers
v00000000010bfd00_0 .var "endereco", 31 0;
S_000000000115d6f0 .scope module, "registradores" "registradores" 3 104, 17 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "regLe1";
    .port_info 1 /INPUT 5 "regLe2";
    .port_info 2 /INPUT 5 "regEsc";
    .port_info 3 /INPUT 32 "dadosEsc";
    .port_info 4 /INPUT 1 "escReg";
    .port_info 5 /OUTPUT 32 "dadosLe1";
    .port_info 6 /OUTPUT 32 "dadosLe2";
L_0000000001013180 .functor BUFZ 32, v00000000010bf940_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000010131f0 .functor BUFZ 32, v00000000010bf260_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000010c03e0_0 .net "dadosEsc", 31 0, L_000000000102f380;  alias, 1 drivers
v00000000010bf1c0_0 .net "dadosLe1", 31 0, L_0000000001013180;  alias, 1 drivers
v00000000010c07a0_0 .net "dadosLe2", 31 0, L_00000000010131f0;  alias, 1 drivers
v00000000010bfa80_0 .net "escReg", 0 0, L_0000000001012700;  alias, 1 drivers
v00000000010c0660_0 .net "regEsc", 4 0, L_0000000001012c40;  alias, 1 drivers
v00000000010bf940_0 .var "regL1", 31 0;
v00000000010bf260_0 .var "regL2", 31 0;
v00000000010c0840_0 .net "regLe1", 4 0, L_0000000002958cd0;  1 drivers
v00000000010bf4e0_0 .net "regLe2", 4 0, L_0000000002958d70;  1 drivers
v00000000010bfda0 .array "registrador", 31 0, 31 0;
E_00000000010575c0 .event edge, v00000000010bf4e0_0, v00000000010c0840_0;
S_0000000001029160 .scope module, "soma" "soma" 3 69, 18 1 0, S_000000000105f1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endSai";
    .port_info 1 /OUTPUT 32 "proxEnd";
L_0000000002900088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000010bfc60_0 .net/2u *"_s0", 31 0, L_0000000002900088;  1 drivers
v00000000010c0de0_0 .net "endSai", 31 0, v00000000010bfd00_0;  alias, 1 drivers
v00000000010c0480_0 .net "proxEnd", 31 0, L_00000000010c0c00;  alias, 1 drivers
L_00000000010c0c00 .arith/sum 32, v00000000010bfd00_0, L_0000000002900088;
    .scope S_000000000115d560;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010bfd00_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_000000000115d560;
T_1 ;
    %wait E_0000000001056840;
    %load/vec4 v00000000010bf440_0;
    %store/vec4 v00000000010bfd00_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000001036710;
T_2 ;
    %vpi_call 10 5 "$readmemb", "instrucoes.bin", v00000000010bc560 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000001016de0;
T_3 ;
    %wait E_0000000001055ac0;
    %load/vec4 v000000000105e310_0;
    %store/vec4 v00000000010bd460_0, 0, 6;
    %load/vec4 v00000000010bd460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010bc7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010bd1e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010bcd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000105e810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105e4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105e6d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000000000105e090_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010bc7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010bd1e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010bcd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000105e810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000105e4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105e6d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000105e090_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000010bc7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010bd1e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000010bcd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105e810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105e4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000105deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105e6d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000105e090_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000010bc7e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010bd1e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v00000000010bcd80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105e810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105e4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000105deb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000105e6d0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000105e090_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000103fe90;
T_4 ;
    %wait E_0000000001057840;
    %load/vec4 v00000000010bc1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000010bc060_0, 0;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v00000000010bc100_0;
    %assign/vec4 v00000000010bc060_0, 0;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v00000000010bcba0_0;
    %assign/vec4 v00000000010bc060_0, 0;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000001016f70;
T_5 ;
    %wait E_0000000001056640;
    %load/vec4 v00000000010bce20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000010bdd20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000010bce20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000010bdd20_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v00000000010bd3c0_0;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010bce20_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000010bdd20_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v00000000010bd3c0_0;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010bce20_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000010bdd20_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v00000000010bd3c0_0;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010bce20_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000010bdd20_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v00000000010bd3c0_0;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010bce20_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000010bdd20_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v00000000010bd3c0_0;
    %pushi/vec4 42, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010bce20_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000010bdd20_0, 0;
T_5.12 ;
T_5.11 ;
T_5.9 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000115d6f0;
T_6 ;
    %vpi_call 17 8 "$readmemb", "registradores.bin", v00000000010bfda0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000000000115d6f0;
T_7 ;
    %wait E_00000000010575c0;
    %load/vec4 v00000000010c0840_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000010bfda0, 4;
    %assign/vec4 v00000000010bf940_0, 0;
    %load/vec4 v00000000010bf4e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000010bfda0, 4;
    %assign/vec4 v00000000010bf260_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000115d6f0;
T_8 ;
    %load/vec4 v00000000010c03e0_0;
    %load/vec4 v00000000010c0660_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010bfda0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000000001014e80;
T_9 ;
    %wait E_00000000010567c0;
    %load/vec4 v00000000010bd5a0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v00000000010bd5a0_0;
    %pad/u 32;
    %store/vec4 v00000000010bd000_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 65535, 0, 16;
    %load/vec4 v00000000010bd5a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000010bd000_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000102ee30;
T_10 ;
    %wait E_0000000001056000;
    %load/vec4 v00000000010bd780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000010bda00_0, 0;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v00000000010bc880_0;
    %assign/vec4 v00000000010bda00_0, 0;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v00000000010bc9c0_0;
    %assign/vec4 v00000000010bda00_0, 0;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000010251b0;
T_11 ;
    %wait E_0000000001055cc0;
    %load/vec4 v000000000105d910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000105db90_0, 0;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v000000000105e270_0;
    %load/vec4 v000000000105e630_0;
    %and;
    %assign/vec4 v000000000105db90_0, 0;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v000000000105e270_0;
    %load/vec4 v000000000105e630_0;
    %or;
    %assign/vec4 v000000000105db90_0, 0;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v000000000105e270_0;
    %load/vec4 v000000000105e630_0;
    %add;
    %assign/vec4 v000000000105db90_0, 0;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v000000000105e270_0;
    %load/vec4 v000000000105e630_0;
    %sub;
    %assign/vec4 v000000000105db90_0, 0;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v000000000105e270_0;
    %load/vec4 v000000000105e630_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %assign/vec4 v000000000105db90_0, 0;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v000000000105e270_0;
    %load/vec4 v000000000105e630_0;
    %or;
    %inv;
    %assign/vec4 v000000000105db90_0, 0;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000010368a0;
T_12 ;
    %wait E_0000000001056840;
    %load/vec4 v00000000010bcb00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v00000000010bd6e0_0;
    %ix/getv 3, v00000000010bdc80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010bc2e0, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000010bc920_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.2, 4;
    %ix/getv 4, v00000000010bdc80_0;
    %load/vec4a v00000000010bc2e0, 4;
    %store/vec4 v00000000010bc600_0, 0, 32;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000102efc0;
T_13 ;
    %wait E_0000000001056080;
    %load/vec4 v00000000010bc6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000010bdaa0_0, 0;
    %jmp T_13.3;
T_13.0 ;
    %load/vec4 v00000000010bdbe0_0;
    %assign/vec4 v00000000010bdaa0_0, 0;
    %jmp T_13.3;
T_13.1 ;
    %load/vec4 v00000000010bc420_0;
    %assign/vec4 v00000000010bdaa0_0, 0;
    %jmp T_13.3;
T_13.3 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000001014cf0;
T_14 ;
    %wait E_0000000001055fc0;
    %load/vec4 v00000000010bd500_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v00000000010bca60_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000001025340;
T_15 ;
    %wait E_00000000010566c0;
    %load/vec4 v000000000105edb0_0;
    %load/vec4 v000000000105d9b0_0;
    %add;
    %assign/vec4 v000000000105dc30_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000000000103fd00;
T_16 ;
    %wait E_0000000001056c40;
    %load/vec4 v00000000010bc380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000010bde60_0, 0;
    %jmp T_16.3;
T_16.0 ;
    %load/vec4 v00000000010bdf00_0;
    %assign/vec4 v00000000010bde60_0, 0;
    %jmp T_16.3;
T_16.1 ;
    %load/vec4 v00000000010bc740_0;
    %assign/vec4 v00000000010bde60_0, 0;
    %jmp T_16.3;
T_16.3 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000000000105f1f0;
T_17 ;
    %delay 1, 0;
    %load/vec4 v00000000010c08e0_0;
    %inv;
    %assign/vec4 v00000000010c08e0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000000000105f1f0;
T_18 ;
    %vpi_call 3 182 "$monitor", "Instrucao: %b\012Saida PC: %b \012Saida ALU: %b \012", v00000000010c0ca0_0, v00000000010bf620_0, v00000000010c0980_0 {0 0 0};
    %vpi_call 3 186 "$dumpfile", "mips.vcd" {0 0 0};
    %vpi_call 3 187 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010c08e0_0, 0, 1;
    %delay 16, 0;
    %vpi_call 3 191 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "./and.v";
    "mips.v";
    "./ALU.v";
    "./adiciona.v";
    "./controle.v";
    "./aluControl.v";
    "./deslocamentEsq.v";
    "./extensorSinal.v";
    "./instructionMem.v";
    "./dataMem.v";
    "./muxALU.v";
    "./muxData.v";
    "./muxEndereco.v";
    "./muxReg.v";
    "./contadorPrograma.v";
    "./registradores.v";
    "./soma.v";
