

================================================================
== Vitis HLS Report for 'compute_linear'
================================================================
* Date:           Wed Jul 31 17:00:34 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                     |                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance              |          Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_read_in_stream_direct_fu_126     |read_in_stream_direct     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_compute_linear_on_stream_fu_136  |compute_linear_on_stream  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |call_ln344_entry_proc24_fu_153       |entry_proc24              |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        |grp_write_out_stream_direct_fu_160   |write_out_stream_direct   |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------+--------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.30>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_dim_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_dim_offset"   --->   Operation 7 'read' 'in_dim_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%src_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %src"   --->   Operation 8 'read' 'src_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_216 = trunc i32 %in_dim_offset_read"   --->   Operation 9 'trunc' 'empty_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_dim_offset_c = alloca i64 1" [Deit_cpp/src/linear.cpp:344]   --->   Operation 10 'alloca' 'out_dim_offset_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dst_c = alloca i64 1" [Deit_cpp/src/linear.cpp:344]   --->   Operation 11 'alloca' 'dst_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_stream = alloca i64 1"   --->   Operation 12 'alloca' 'in_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 48> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%out_stream = alloca i64 1"   --->   Operation 13 'alloca' 'out_stream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_1 : Operation 14 [2/2] (7.30ns)   --->   "%call_ln352 = call void @read_in_stream_direct, i512 %in_stream, i256 %inout1, i64 %src_read, i10 %empty_216" [Deit_cpp/src/linear.cpp:352]   --->   Operation 14 'call' 'call_ln352' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln352 = call void @read_in_stream_direct, i512 %in_stream, i256 %inout1, i64 %src_read, i10 %empty_216" [Deit_cpp/src/linear.cpp:352]   --->   Operation 15 'call' 'call_ln352' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.67>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%use_gelu_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %use_gelu_offset"   --->   Operation 16 'read' 'use_gelu_offset_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%out_dim_offset_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %out_dim_offset"   --->   Operation 17 'read' 'out_dim_offset_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%empty = trunc i32 %out_dim_offset_read"   --->   Operation 18 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [2/2] (3.67ns)   --->   "%call_ln354 = call void @compute_linear_on_stream, i512 %out_stream, i512 %in_stream, i4096 %weights, i288 %bias, i10 %empty, i10 %empty_216, i1 %use_gelu_offset_read, i10 %out_dim_offset_c, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/linear.cpp:354]   --->   Operation 19 'call' 'call_ln354' <Predicate = true> <Delay = 3.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.83>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%dst_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %dst"   --->   Operation 20 'read' 'dst_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (1.83ns)   --->   "%call_ln344 = call void @entry_proc24, i64 %dst_read, i64 %dst_c" [Deit_cpp/src/linear.cpp:344]   --->   Operation 21 'call' 'call_ln344' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln354 = call void @compute_linear_on_stream, i512 %out_stream, i512 %in_stream, i4096 %weights, i288 %bias, i10 %empty, i10 %empty_216, i1 %use_gelu_offset_read, i10 %out_dim_offset_c, i20 %GELU_DELTA_TABLE_V" [Deit_cpp/src/linear.cpp:354]   --->   Operation 22 'call' 'call_ln354' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln356 = call void @write_out_stream_direct, i256 %inout2, i64 %dst_c, i512 %out_stream, i10 %out_dim_offset_c" [Deit_cpp/src/linear.cpp:356]   --->   Operation 23 'call' 'call_ln356' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%empty_217 = specchannel i32 @_ssdm_op_SpecChannel, void @out_dim_OC_offset_c_str, i32 1, void @p_str, void @p_str, i32 2, i32 0, i10 %out_dim_offset_c, i10 %out_dim_offset_c" [Deit_cpp/src/linear.cpp:344]   --->   Operation 24 'specchannel' 'empty_217' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln344 = specinterface void @_ssdm_op_SpecInterface, i10 %out_dim_offset_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [Deit_cpp/src/linear.cpp:344]   --->   Operation 25 'specinterface' 'specinterface_ln344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%empty_218 = specchannel i32 @_ssdm_op_SpecChannel, void @dst_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %dst_c, i64 %dst_c" [Deit_cpp/src/linear.cpp:344]   --->   Operation 26 'specchannel' 'empty_218' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln344 = specinterface void @_ssdm_op_SpecInterface, i64 %dst_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [Deit_cpp/src/linear.cpp:344]   --->   Operation 27 'specinterface' 'specinterface_ln344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln344 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_24" [Deit_cpp/src/linear.cpp:344]   --->   Operation 28 'specdataflowpipeline' 'specdataflowpipeline_ln344' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout2, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_8, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty_219 = specchannel i32 @_ssdm_op_SpecChannel, void @in_stream_str, i32 1, void @p_str, void @p_str, i32 48, i32 48, i512 %in_stream, i512 %in_stream"   --->   Operation 31 'specchannel' 'empty_219' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %in_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%empty_220 = specchannel i32 @_ssdm_op_SpecChannel, void @out_stream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %out_stream, i512 %out_stream"   --->   Operation 33 'specchannel' 'empty_220' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %out_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln356 = call void @write_out_stream_direct, i256 %inout2, i64 %dst_c, i512 %out_stream, i10 %out_dim_offset_c" [Deit_cpp/src/linear.cpp:356]   --->   Operation 35 'call' 'call_ln356' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln358 = ret" [Deit_cpp/src/linear.cpp:358]   --->   Operation 36 'ret' 'ret_ln358' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inout2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ dst]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ src]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_dim_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_dim_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ use_gelu_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ GELU_DELTA_TABLE_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_dim_offset_read         (read                ) [ 0000000]
src_read                   (read                ) [ 0010000]
empty_216                  (trunc               ) [ 0011100]
out_dim_offset_c           (alloca              ) [ 0011111]
dst_c                      (alloca              ) [ 0011111]
in_stream                  (alloca              ) [ 0111111]
out_stream                 (alloca              ) [ 0011111]
call_ln352                 (call                ) [ 0000000]
use_gelu_offset_read       (read                ) [ 0000100]
out_dim_offset_read        (read                ) [ 0000000]
empty                      (trunc               ) [ 0000100]
dst_read                   (read                ) [ 0000000]
call_ln344                 (call                ) [ 0000000]
call_ln354                 (call                ) [ 0000000]
empty_217                  (specchannel         ) [ 0000000]
specinterface_ln344        (specinterface       ) [ 0000000]
empty_218                  (specchannel         ) [ 0000000]
specinterface_ln344        (specinterface       ) [ 0000000]
specdataflowpipeline_ln344 (specdataflowpipeline) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_219                  (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
empty_220                  (specchannel         ) [ 0000000]
specinterface_ln0          (specinterface       ) [ 0000000]
call_ln356                 (call                ) [ 0000000]
ret_ln358                  (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inout2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inout1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bias">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_dim_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_dim_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_dim_offset">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_dim_offset"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="use_gelu_offset">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="use_gelu_offset"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="GELU_DELTA_TABLE_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GELU_DELTA_TABLE_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_in_stream_direct"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_linear_on_stream"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_out_stream_direct"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_dim_OC_offset_c_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_c_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_str"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="out_dim_offset_c_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_dim_offset_c/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="dst_c_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dst_c/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="in_stream_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_stream/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="out_stream_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_stream/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in_dim_offset_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_dim_offset_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="src_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="use_gelu_offset_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="use_gelu_offset_read/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="out_dim_offset_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_dim_offset_read/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="dst_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="0"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_read/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_read_in_stream_direct_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="512" slack="0"/>
<pin id="129" dir="0" index="2" bw="256" slack="0"/>
<pin id="130" dir="0" index="3" bw="64" slack="0"/>
<pin id="131" dir="0" index="4" bw="10" slack="0"/>
<pin id="132" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln352/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_compute_linear_on_stream_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="512" slack="2"/>
<pin id="139" dir="0" index="2" bw="512" slack="2"/>
<pin id="140" dir="0" index="3" bw="4096" slack="0"/>
<pin id="141" dir="0" index="4" bw="288" slack="0"/>
<pin id="142" dir="0" index="5" bw="10" slack="0"/>
<pin id="143" dir="0" index="6" bw="10" slack="2"/>
<pin id="144" dir="0" index="7" bw="1" slack="0"/>
<pin id="145" dir="0" index="8" bw="10" slack="2"/>
<pin id="146" dir="0" index="9" bw="20" slack="0"/>
<pin id="147" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln354/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="call_ln344_entry_proc24_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="0"/>
<pin id="156" dir="0" index="2" bw="64" slack="3"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln344/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_out_stream_direct_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="256" slack="0"/>
<pin id="163" dir="0" index="2" bw="64" slack="4"/>
<pin id="164" dir="0" index="3" bw="512" slack="4"/>
<pin id="165" dir="0" index="4" bw="10" slack="4"/>
<pin id="166" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln356/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="empty_216_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_216/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="empty_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="179" class="1005" name="src_read_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="1"/>
<pin id="181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="src_read "/>
</bind>
</comp>

<comp id="184" class="1005" name="empty_216_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="1"/>
<pin id="186" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_216 "/>
</bind>
</comp>

<comp id="190" class="1005" name="out_dim_offset_c_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="2"/>
<pin id="192" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="out_dim_offset_c "/>
</bind>
</comp>

<comp id="196" class="1005" name="dst_c_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="3"/>
<pin id="198" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="dst_c "/>
</bind>
</comp>

<comp id="202" class="1005" name="in_stream_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="512" slack="0"/>
<pin id="204" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="in_stream "/>
</bind>
</comp>

<comp id="208" class="1005" name="out_stream_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="512" slack="2"/>
<pin id="210" dir="1" index="1" bw="512" slack="2"/>
</pin_list>
<bind>
<opset="out_stream "/>
</bind>
</comp>

<comp id="214" class="1005" name="use_gelu_offset_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="use_gelu_offset_read "/>
</bind>
</comp>

<comp id="219" class="1005" name="empty_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="1"/>
<pin id="221" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="22" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="102" pin="2"/><net_sink comp="126" pin=3"/></net>

<net id="148"><net_src comp="30" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="136" pin=3"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="136" pin=4"/></net>

<net id="151"><net_src comp="108" pin="2"/><net_sink comp="136" pin=7"/></net>

<net id="152"><net_src comp="18" pin="0"/><net_sink comp="136" pin=9"/></net>

<net id="158"><net_src comp="32" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="120" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="96" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="177"><net_src comp="114" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="136" pin=5"/></net>

<net id="182"><net_src comp="102" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="126" pin=3"/></net>

<net id="187"><net_src comp="169" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="126" pin=4"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="136" pin=6"/></net>

<net id="193"><net_src comp="80" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="136" pin=8"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="160" pin=4"/></net>

<net id="199"><net_src comp="84" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="201"><net_src comp="196" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="205"><net_src comp="88" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="207"><net_src comp="202" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="211"><net_src comp="92" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="160" pin=3"/></net>

<net id="217"><net_src comp="108" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="136" pin=7"/></net>

<net id="222"><net_src comp="174" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="136" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inout2 | {5 6 }
 - Input state : 
	Port: compute_linear : dst | {4 }
	Port: compute_linear : inout1 | {1 2 }
	Port: compute_linear : src | {1 }
	Port: compute_linear : weights | {3 4 }
	Port: compute_linear : bias | {3 4 }
	Port: compute_linear : out_dim_offset | {3 }
	Port: compute_linear : in_dim_offset | {1 }
	Port: compute_linear : use_gelu_offset | {3 }
	Port: compute_linear : GELU_DELTA_TABLE_V | {3 4 }
  - Chain level:
	State 1
		call_ln352 : 1
	State 2
	State 3
		call_ln354 : 1
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          |   grp_read_in_stream_direct_fu_126  |    0    |    0    |  0.854  |   1246  |   696   |    0    |
|   call   | grp_compute_linear_on_stream_fu_136 |    16   |   544   |  22.631 |   8372  |  21272  |    0    |
|          |    call_ln344_entry_proc24_fu_153   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  grp_write_out_stream_direct_fu_160 |    0    |    0    |  0.854  |   1486  |   267   |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|          |    in_dim_offset_read_read_fu_96    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         src_read_read_fu_102        |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |   use_gelu_offset_read_read_fu_108  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |   out_dim_offset_read_read_fu_114   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         dst_read_read_fu_120        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |           empty_216_fu_169          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |             empty_fu_174            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                     |    16   |   544   |  24.339 |  11104  |  22235  |    0    |
|----------|-------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|        dst_c_reg_196       |   64   |
|      empty_216_reg_184     |   10   |
|        empty_reg_219       |   10   |
|      in_stream_reg_202     |   512  |
|  out_dim_offset_c_reg_190  |   10   |
|     out_stream_reg_208     |   512  |
|      src_read_reg_179      |   64   |
|use_gelu_offset_read_reg_214|    1   |
+----------------------------+--------+
|            Total           |  1183  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------|------|------|------|--------||---------||---------|
|   grp_read_in_stream_direct_fu_126  |  p3  |   2  |  64  |   128  ||    9    |
|   grp_read_in_stream_direct_fu_126  |  p4  |   2  |  10  |   20   ||    9    |
| grp_compute_linear_on_stream_fu_136 |  p5  |   2  |  10  |   20   ||    9    |
| grp_compute_linear_on_stream_fu_136 |  p7  |   2  |   1  |    2   ||    9    |
|-------------------------------------|------|------|------|--------||---------||---------|
|                Total                |      |      |      |   170  ||  1.708  ||    36   |
|-------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   16   |   544  |   24   |  11104 |  22235 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |  1183  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   16   |   544  |   26   |  12287 |  22271 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
