$date
	Thu Aug 27 14:56:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! c $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module nand1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$var wire 1 $ d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
1!
$end
#3
1#
#9
0#
1"
#18
0!
1$
1#
#28
