# twitchcore

A RISC-V core, first in Python, then in Verilog, then on FPGA.

# TODO

* Add memory support
* Make pipelining work
* Add M instructions

# TODO (later)

* Many ROBs like M1 go very fast

