

================================================================
== Vitis HLS Report for 'straightLineProjectorFromLayerIJtoK'
================================================================
* Date:           Thu Aug  8 03:54:51 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionLC (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.172 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  18.000 ns|  18.000 ns|    6|    6|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.28>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%k_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %k"   --->   Operation 8 'read' 'k_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %j"   --->   Operation 9 'read' 'j_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 10 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_cast = zext i3 %j_read"   --->   Operation 11 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 12 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%k_cast = zext i3 %k_read"   --->   Operation 13 'zext' 'k_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.57ns)   --->   "%sub_ln160 = sub i4 %k_cast, i4 %i_cast" [patchMaker.cpp:160]   --->   Operation 14 'sub' 'sub_ln160' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i4 %sub_ln160" [patchMaker.cpp:160]   --->   Operation 15 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.57ns)   --->   "%sub_ln160_1 = sub i4 %j_cast, i4 %i_cast" [patchMaker.cpp:160]   --->   Operation 16 'sub' 'sub_ln160_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.65ns)   --->   "%icmp_ln160 = icmp_sgt  i4 %sub_ln160_1, i4 0" [patchMaker.cpp:160]   --->   Operation 17 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.65ns)   --->   "%icmp_ln160_1 = icmp_sgt  i4 %sub_ln160, i4 0" [patchMaker.cpp:160]   --->   Operation 18 'icmp' 'icmp_ln160_1' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.70ns)   --->   "%neg4 = sub i4 0, i4 %sub_ln160_1" [patchMaker.cpp:160]   --->   Operation 19 'sub' 'neg4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.17>
ST_2 : Operation 20 [1/1] (0.57ns)   --->   "%neg = sub i3 0, i3 %trunc_ln160" [patchMaker.cpp:160]   --->   Operation 20 'sub' 'neg' <Predicate = (!icmp_ln160_1)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.27ns)   --->   "%abs = select i1 %icmp_ln160_1, i3 %trunc_ln160, i3 %neg" [patchMaker.cpp:160]   --->   Operation 21 'select' 'abs' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %abs, i3 0" [patchMaker.cpp:162]   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %abs, i1 0" [patchMaker.cpp:162]   --->   Operation 23 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i4 %tmp_1" [patchMaker.cpp:162]   --->   Operation 24 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln162_2 = sub i6 %tmp, i6 %zext_ln162" [patchMaker.cpp:162]   --->   Operation 25 'sub' 'sub_ln162_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 26 [1/1] (0.35ns)   --->   "%abs6 = select i1 %icmp_ln160, i4 %sub_ln160_1, i4 %neg4" [patchMaker.cpp:160]   --->   Operation 26 'select' 'abs6' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln162_1 = sext i4 %abs6" [patchMaker.cpp:162]   --->   Operation 27 'sext' 'sext_ln162_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln162 = add i6 %sub_ln162_2, i6 %sext_ln162_1" [patchMaker.cpp:162]   --->   Operation 28 'add' 'add_ln162' <Predicate = true> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln162_1 = zext i6 %add_ln162" [patchMaker.cpp:162]   --->   Operation 29 'zext' 'zext_ln162_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%radiiDivisionList_addr = getelementptr i35 %radiiDivisionList, i64 0, i64 %zext_ln162_1" [patchMaker.cpp:162]   --->   Operation 30 'getelementptr' 'radiiDivisionList_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (0.71ns)   --->   "%radiiDivisionList_load = load i6 %radiiDivisionList_addr" [patchMaker.cpp:162]   --->   Operation 31 'load' 'radiiDivisionList_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 35> <Depth = 36> <ROM>

State 3 <SV = 2> <Delay = 0.88>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%z_j_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_j"   --->   Operation 32 'read' 'z_j_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%z_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_i"   --->   Operation 33 'read' 'z_i_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.88ns)   --->   "%sub_ln162 = sub i32 %z_j_read, i32 %z_i_read" [patchMaker.cpp:162]   --->   Operation 34 'sub' 'sub_ln162' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/2] (0.71ns)   --->   "%radiiDivisionList_load = load i6 %radiiDivisionList_addr" [patchMaker.cpp:162]   --->   Operation 35 'load' 'radiiDivisionList_load' <Predicate = true> <Delay = 0.71> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 35> <Depth = 36> <ROM>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i32 %sub_ln162" [patchMaker.cpp:162]   --->   Operation 36 'sext' 'sext_ln162' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln162_2 = zext i35 %radiiDivisionList_load" [patchMaker.cpp:162]   --->   Operation 37 'zext' 'zext_ln162_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [3/3] (2.10ns)   --->   "%mul_ln162 = mul i64 %zext_ln162_2, i64 %sext_ln162" [patchMaker.cpp:162]   --->   Operation 38 'mul' 'mul_ln162' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 39 [2/3] (2.10ns)   --->   "%mul_ln162 = mul i64 %zext_ln162_2, i64 %sext_ln162" [patchMaker.cpp:162]   --->   Operation 39 'mul' 'mul_ln162' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 40 [1/3] (2.10ns)   --->   "%mul_ln162 = mul i64 %zext_ln162_2, i64 %sext_ln162" [patchMaker.cpp:162]   --->   Operation 40 'mul' 'mul_ln162' <Predicate = true> <Delay = 2.10> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %mul_ln162, i32 32, i32 63" [patchMaker.cpp:162]   --->   Operation 41 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.10>
ST_7 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln160)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %sub_ln160, i32 3" [patchMaker.cpp:160]   --->   Operation 42 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln160)   --->   "%and_ln160 = and i1 %tmp_2, i1 %icmp_ln160" [patchMaker.cpp:160]   --->   Operation 43 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln160)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %sub_ln160_1, i32 3" [patchMaker.cpp:160]   --->   Operation 44 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln160)   --->   "%and_ln160_1 = and i1 %icmp_ln160_1, i1 %tmp_3" [patchMaker.cpp:160]   --->   Operation 45 'and' 'and_ln160_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/1] (0.88ns)   --->   "%sub_ln162_1 = sub i32 %z_i_read, i32 %trunc_ln1" [patchMaker.cpp:162]   --->   Operation 46 'sub' 'sub_ln162_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.88ns)   --->   "%add_ln166 = add i32 %trunc_ln1, i32 %z_i_read" [patchMaker.cpp:166]   --->   Operation 47 'add' 'add_ln166' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node select_ln160)   --->   "%or_ln160 = or i1 %and_ln160, i1 %and_ln160_1" [patchMaker.cpp:160]   --->   Operation 48 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 49 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln160 = select i1 %or_ln160, i32 %sub_ln162_1, i32 %add_ln166" [patchMaker.cpp:160]   --->   Operation 49 'select' 'select_ln160' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln181 = ret i32 %select_ln160" [patchMaker.cpp:181]   --->   Operation 50 'ret' 'ret_ln181' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ z_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ z_j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ j]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ k]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ radiiDivisionList]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k_read                 (read          ) [ 00000000]
j_read                 (read          ) [ 00000000]
i_read                 (read          ) [ 00000000]
j_cast                 (zext          ) [ 00000000]
i_cast                 (zext          ) [ 00000000]
k_cast                 (zext          ) [ 00000000]
sub_ln160              (sub           ) [ 00111111]
trunc_ln160            (trunc         ) [ 00100000]
sub_ln160_1            (sub           ) [ 00111111]
icmp_ln160             (icmp          ) [ 00111111]
icmp_ln160_1           (icmp          ) [ 00111111]
neg4                   (sub           ) [ 00100000]
neg                    (sub           ) [ 00000000]
abs                    (select        ) [ 00000000]
tmp                    (bitconcatenate) [ 00000000]
tmp_1                  (bitconcatenate) [ 00000000]
zext_ln162             (zext          ) [ 00000000]
sub_ln162_2            (sub           ) [ 00000000]
abs6                   (select        ) [ 00000000]
sext_ln162_1           (sext          ) [ 00000000]
add_ln162              (add           ) [ 00000000]
zext_ln162_1           (zext          ) [ 00000000]
radiiDivisionList_addr (getelementptr ) [ 00010000]
z_j_read               (read          ) [ 00000000]
z_i_read               (read          ) [ 00001111]
sub_ln162              (sub           ) [ 00001000]
radiiDivisionList_load (load          ) [ 00001000]
sext_ln162             (sext          ) [ 00000110]
zext_ln162_2           (zext          ) [ 00000110]
mul_ln162              (mul           ) [ 00000000]
trunc_ln1              (partselect    ) [ 00000001]
tmp_2                  (bitselect     ) [ 00000000]
and_ln160              (and           ) [ 00000000]
tmp_3                  (bitselect     ) [ 00000000]
and_ln160_1            (and           ) [ 00000000]
sub_ln162_1            (sub           ) [ 00000000]
add_ln166              (add           ) [ 00000000]
or_ln160               (or            ) [ 00000000]
select_ln160           (select        ) [ 00000000]
ret_ln181              (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="z_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="z_j">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="z_j"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="j">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="j"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="radiiDivisionList">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radiiDivisionList"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="k_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="3" slack="0"/>
<pin id="40" dir="0" index="1" bw="3" slack="0"/>
<pin id="41" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="k_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="j_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="3" slack="0"/>
<pin id="46" dir="0" index="1" bw="3" slack="0"/>
<pin id="47" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="j_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="i_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="3" slack="0"/>
<pin id="52" dir="0" index="1" bw="3" slack="0"/>
<pin id="53" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="z_j_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_j_read/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="z_i_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="z_i_read/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="radiiDivisionList_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="35" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="radiiDivisionList_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="6" slack="0"/>
<pin id="77" dir="0" index="1" bw="35" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="radiiDivisionList_load/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="j_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="3" slack="0"/>
<pin id="83" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="0"/>
<pin id="87" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="k_cast_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="3" slack="0"/>
<pin id="91" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="sub_ln160_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="0"/>
<pin id="96" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln160/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="trunc_ln160_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="4" slack="0"/>
<pin id="101" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="sub_ln160_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="0"/>
<pin id="105" dir="0" index="1" bw="3" slack="0"/>
<pin id="106" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln160_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="icmp_ln160_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln160_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="4" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160_1/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="neg4_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="4" slack="0"/>
<pin id="124" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg4/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="neg_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="3" slack="1"/>
<pin id="130" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="abs_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="3" slack="1"/>
<pin id="135" dir="0" index="2" bw="3" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="0"/>
<pin id="140" dir="0" index="1" bw="3" slack="0"/>
<pin id="141" dir="0" index="2" bw="1" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln162_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="0"/>
<pin id="156" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sub_ln162_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="6" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln162_2/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="abs6_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="1"/>
<pin id="166" dir="0" index="1" bw="4" slack="1"/>
<pin id="167" dir="0" index="2" bw="4" slack="1"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="abs6/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="sext_ln162_1_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln162_1/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln162_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="0" index="1" bw="4" slack="0"/>
<pin id="176" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln162/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln162_1_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="sub_ln162_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln162/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="sext_ln162_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln162/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln162_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="35" slack="1"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln162_2/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="35" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln162/4 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="7" slack="0"/>
<pin id="206" dir="0" index="3" bw="7" slack="0"/>
<pin id="207" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="6"/>
<pin id="215" dir="0" index="2" bw="3" slack="0"/>
<pin id="216" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln160_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="6"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_3_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="6"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="231" class="1004" name="and_ln160_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="6"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160_1/7 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sub_ln162_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="4"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln162_1/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln166_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="4"/>
<pin id="243" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln166/7 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln160_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/7 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln160_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln160/7 "/>
</bind>
</comp>

<comp id="258" class="1005" name="sub_ln160_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="6"/>
<pin id="260" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="sub_ln160 "/>
</bind>
</comp>

<comp id="263" class="1005" name="trunc_ln160_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="1"/>
<pin id="265" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln160 "/>
</bind>
</comp>

<comp id="269" class="1005" name="sub_ln160_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln160_1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="icmp_ln160_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln160 "/>
</bind>
</comp>

<comp id="281" class="1005" name="icmp_ln160_1_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln160_1 "/>
</bind>
</comp>

<comp id="287" class="1005" name="neg4_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="4" slack="1"/>
<pin id="289" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="neg4 "/>
</bind>
</comp>

<comp id="292" class="1005" name="radiiDivisionList_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="1"/>
<pin id="294" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="radiiDivisionList_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="z_i_read_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="4"/>
<pin id="299" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="z_i_read "/>
</bind>
</comp>

<comp id="303" class="1005" name="sub_ln162_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln162 "/>
</bind>
</comp>

<comp id="308" class="1005" name="radiiDivisionList_load_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="35" slack="1"/>
<pin id="310" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="radiiDivisionList_load "/>
</bind>
</comp>

<comp id="313" class="1005" name="sext_ln162_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln162 "/>
</bind>
</comp>

<comp id="318" class="1005" name="zext_ln162_2_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln162_2 "/>
</bind>
</comp>

<comp id="323" class="1005" name="trunc_ln1_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="26" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="44" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="88"><net_src comp="50" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="38" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="85" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="93" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="81" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="85" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="103" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="14" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="93" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="14" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="103" pin="2"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="132" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="138" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="158" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="169" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="188"><net_src comp="56" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="62" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="190" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="196" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="30" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="32" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="217"><net_src comp="34" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="36" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="248"><net_src comp="219" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="231" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="236" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="240" pin="2"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="93" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="266"><net_src comp="99" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="272"><net_src comp="103" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="278"><net_src comp="109" pin="2"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="284"><net_src comp="115" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="290"><net_src comp="121" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="295"><net_src comp="68" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="300"><net_src comp="62" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="306"><net_src comp="184" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="311"><net_src comp="75" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="316"><net_src comp="190" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="321"><net_src comp="193" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="326"><net_src comp="202" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="328"><net_src comp="323" pin="1"/><net_sink comp="240" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: straightLineProjectorFromLayerIJtoK : z_i | {3 }
	Port: straightLineProjectorFromLayerIJtoK : z_j | {3 }
	Port: straightLineProjectorFromLayerIJtoK : i | {1 }
	Port: straightLineProjectorFromLayerIJtoK : j | {1 }
	Port: straightLineProjectorFromLayerIJtoK : k | {1 }
	Port: straightLineProjectorFromLayerIJtoK : radiiDivisionList | {2 3 }
  - Chain level:
	State 1
		sub_ln160 : 1
		trunc_ln160 : 2
		sub_ln160_1 : 1
		icmp_ln160 : 2
		icmp_ln160_1 : 2
		neg4 : 2
	State 2
		abs : 1
		tmp : 2
		tmp_1 : 2
		zext_ln162 : 3
		sub_ln162_2 : 4
		sext_ln162_1 : 1
		add_ln162 : 5
		zext_ln162_1 : 6
		radiiDivisionList_addr : 7
		radiiDivisionList_load : 8
	State 3
	State 4
		mul_ln162 : 1
	State 5
	State 6
		trunc_ln1 : 1
	State 7
		and_ln160 : 1
		and_ln160_1 : 1
		or_ln160 : 1
		select_ln160 : 1
		ret_ln181 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|    mul   |      grp_fu_196     |    0    |   199   |    68   |
|----------|---------------------|---------|---------|---------|
|          |   sub_ln160_fu_93   |    0    |    0    |    10   |
|          |  sub_ln160_1_fu_103 |    0    |    0    |    10   |
|          |     neg4_fu_121     |    0    |    0    |    12   |
|    sub   |      neg_fu_127     |    0    |    0    |    10   |
|          |  sub_ln162_2_fu_158 |    0    |    0    |    13   |
|          |   sub_ln162_fu_184  |    0    |    0    |    39   |
|          |  sub_ln162_1_fu_236 |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|    add   |   add_ln162_fu_173  |    0    |    0    |    13   |
|          |   add_ln166_fu_240  |    0    |    0    |    39   |
|----------|---------------------|---------|---------|---------|
|          |      abs_fu_132     |    0    |    0    |    3    |
|  select  |     abs6_fu_164     |    0    |    0    |    4    |
|          | select_ln160_fu_250 |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln160_fu_109  |    0    |    0    |    9    |
|          | icmp_ln160_1_fu_115 |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln160_fu_219  |    0    |    0    |    2    |
|          |  and_ln160_1_fu_231 |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    or    |   or_ln160_fu_244   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |  k_read_read_fu_38  |    0    |    0    |    0    |
|          |  j_read_read_fu_44  |    0    |    0    |    0    |
|   read   |  i_read_read_fu_50  |    0    |    0    |    0    |
|          | z_j_read_read_fu_56 |    0    |    0    |    0    |
|          | z_i_read_read_fu_62 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     j_cast_fu_81    |    0    |    0    |    0    |
|          |     i_cast_fu_85    |    0    |    0    |    0    |
|   zext   |     k_cast_fu_89    |    0    |    0    |    0    |
|          |  zext_ln162_fu_154  |    0    |    0    |    0    |
|          | zext_ln162_1_fu_179 |    0    |    0    |    0    |
|          | zext_ln162_2_fu_193 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln160_fu_99  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_138     |    0    |    0    |    0    |
|          |     tmp_1_fu_146    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   | sext_ln162_1_fu_169 |    0    |    0    |    0    |
|          |  sext_ln162_fu_190  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|   trunc_ln1_fu_202  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
| bitselect|     tmp_2_fu_212    |    0    |    0    |    0    |
|          |     tmp_3_fu_224    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    0    |   199   |   316   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     icmp_ln160_1_reg_281     |    1   |
|      icmp_ln160_reg_275      |    1   |
|         neg4_reg_287         |    4   |
|radiiDivisionList_addr_reg_292|    6   |
|radiiDivisionList_load_reg_308|   35   |
|      sext_ln162_reg_313      |   64   |
|      sub_ln160_1_reg_269     |    4   |
|       sub_ln160_reg_258      |    4   |
|       sub_ln162_reg_303      |   32   |
|      trunc_ln160_reg_263     |    3   |
|       trunc_ln1_reg_323      |   32   |
|       z_i_read_reg_297       |   32   |
|     zext_ln162_2_reg_318     |   64   |
+------------------------------+--------+
|             Total            |   282  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_196    |  p0  |   2  |  35  |   70   ||    9    |
|    grp_fu_196    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   146  ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   199  |   316  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   282  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   481  |   343  |
+-----------+--------+--------+--------+--------+
