{"Source Block": ["hdl/library/common/up_gt.v@383:582@HdlStmProcess", "  assign rx_rst_done_up  = up_rx_rst_done_s;\n  assign tx_rst_done_up  = up_tx_rst_done_s;\n\n  // processor write interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_wack <= 'd0;\n      up_scratch <= 'd0;\n      up_lpm_dfe_n <= 'd0;\n      up_cpll_pd <= 'd1;\n      up_drp_resetn <= 'd0;\n      up_gt_pll_resetn <= 'd0;\n      up_gt_rx_resetn <= 'd0;\n      up_rx_resetn <= 'd0;\n      up_rx_sys_clk_sel <= 2'b11;\n      up_rx_out_clk_sel <= 3'b010;\n      up_rx_sysref_sel <= 'd0;\n      up_rx_sysref <= 'd0;\n      up_rx_sync <= 'd0;\n      up_gt_tx_resetn <= 'd0;\n      up_tx_resetn <= 'd0;\n      up_tx_sys_clk_sel <= 2'b11;\n      up_tx_out_clk_sel <= 3'b010;\n      up_tx_sysref_sel <= 'd0;\n      up_tx_sysref <= 'd0;\n      up_tx_sync <= 'd0;\n      up_drp_lanesel <= 'd0;\n      up_drp_sel_int <= 'd0;\n      up_drp_wr_int <= 'd0;\n      up_drp_status <= 'd0;\n      up_drp_rwn <= 'd0;\n      up_drp_addr_int <= 'd0;\n      up_drp_wdata_int <= 'd0;\n      up_drp_rdata_hold <= 'd0;\n      up_es_init <= 'd0;\n      up_es_stop <= 'd0;\n      up_es_stop_hold <= 'd0;\n      up_es_start <= 'd0;\n      up_es_start_hold <= 'd0;\n      up_es_prescale <= 'd0;\n      up_es_voffset_range <= 'd0;\n      up_es_voffset_step <= 'd0;\n      up_es_voffset_max <= 'd0;\n      up_es_voffset_min <= 'd0;\n      up_es_hoffset_max <= 'd0;\n      up_es_hoffset_min <= 'd0;\n      up_es_hoffset_step <= 'd0;\n      up_es_start_addr <= 'd0;\n      up_es_sdata1 <= 'd0;\n      up_es_sdata0 <= 'd0;\n      up_es_sdata3 <= 'd0;\n      up_es_sdata2 <= 'd0;\n      up_es_sdata4 <= 'd0;\n      up_es_qdata1 <= 'd0;\n      up_es_qdata0 <= 'd0;\n      up_es_qdata3 <= 'd0;\n      up_es_qdata2 <= 'd0;\n      up_es_qdata4 <= 'd0;\n      up_es_dmaerr_hold <= 'd0;\n    end else begin\n      up_wack <= up_wreq_s;\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h02)) begin\n        up_scratch <= up_wdata;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h04)) begin\n        up_lpm_dfe_n <= up_wdata[1];\n        up_cpll_pd <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h05)) begin\n        up_drp_resetn <= up_wdata[1];\n        up_gt_pll_resetn <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h08)) begin\n        up_gt_rx_resetn <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h09)) begin\n        up_rx_resetn <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h0a)) begin\n        up_rx_sys_clk_sel <= up_wdata[5:4];\n        up_rx_out_clk_sel <= up_wdata[2:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h0b)) begin\n        up_rx_sysref_sel <= up_wdata[1];\n        up_rx_sysref <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h0c)) begin\n        up_rx_sync <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h18)) begin\n        up_gt_tx_resetn <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h19)) begin\n        up_tx_resetn <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1a)) begin\n        up_tx_sys_clk_sel <= up_wdata[5:4];\n        up_tx_out_clk_sel <= up_wdata[2:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1b)) begin\n        up_tx_sysref_sel <= up_wdata[1];\n        up_tx_sysref <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1c)) begin\n        up_tx_sync <= up_wdata[0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h23)) begin\n        up_drp_lanesel <= up_wdata[7:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h24)) begin\n        up_drp_sel_int <= 1'b1;\n        up_drp_wr_int <= ~up_wdata[28];\n      end else begin\n        up_drp_sel_int <= 1'b0;\n        up_drp_wr_int <= 1'b0;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h24)) begin\n        up_drp_status <= 1'b1;\n      end else if (up_drp_ready == 1'b1) begin\n        up_drp_status <= 1'b0;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h24)) begin\n        up_drp_rwn <= up_wdata[28];\n        up_drp_addr_int <= up_wdata[27:16];\n        up_drp_wdata_int <= up_wdata[15:0];\n      end\n      if (up_drp_ready_int == 1'b1) begin\n        up_drp_rdata_hold <= up_drp_rdata_int;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h28)) begin\n        up_es_init <= up_wdata[2];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h28)) begin\n        up_es_stop <= up_wdata[1];\n        up_es_stop_hold <= up_wdata[1];\n      end else begin\n        up_es_stop <= 1'd0;\n        up_es_stop_hold <= up_es_stop_hold;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h28)) begin\n        up_es_start <= up_wdata[0];\n        up_es_start_hold <= up_wdata[0];\n      end else begin\n        up_es_start <= 1'd0;\n        up_es_start_hold <= up_es_start_hold;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h29)) begin\n        up_es_prescale <= up_wdata[4:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2a)) begin\n        up_es_voffset_range <= up_wdata[25:24];\n        up_es_voffset_step <= up_wdata[23:16];\n        up_es_voffset_max <= up_wdata[15:8];\n        up_es_voffset_min <= up_wdata[7:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2b)) begin\n        up_es_hoffset_max <= up_wdata[27:16];\n        up_es_hoffset_min <= up_wdata[11:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2c)) begin\n        up_es_hoffset_step <= up_wdata[11:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2d)) begin\n        up_es_start_addr <= up_wdata;\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2e)) begin\n        up_es_sdata1 <= up_wdata[31:16];\n        up_es_sdata0 <= up_wdata[15:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2f)) begin\n        up_es_sdata3 <= up_wdata[31:16];\n        up_es_sdata2 <= up_wdata[15:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h30)) begin\n        up_es_sdata4 <= up_wdata[15:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h31)) begin\n        up_es_qdata1 <= up_wdata[31:16];\n        up_es_qdata0 <= up_wdata[15:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h32)) begin\n        up_es_qdata3 <= up_wdata[31:16];\n        up_es_qdata2 <= up_wdata[15:0];\n      end\n      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h33)) begin\n        up_es_qdata4 <= up_wdata[15:0];\n      end\n      if (up_es_dmaerr == 1'b1) begin\n        up_es_dmaerr_hold <= 1'b1;\n      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h38)) begin\n        up_es_dmaerr_hold <= up_es_dmaerr_hold & ~up_wdata[1];\n      end\n    end\n  end\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[391, "      up_scratch <= 'd0;\n"], [392, "      up_lpm_dfe_n <= 'd0;\n"], [393, "      up_cpll_pd <= 'd1;\n"], [394, "      up_drp_resetn <= 'd0;\n"], [395, "      up_gt_pll_resetn <= 'd0;\n"], [396, "      up_gt_rx_resetn <= 'd0;\n"], [397, "      up_rx_resetn <= 'd0;\n"], [398, "      up_rx_sys_clk_sel <= 2'b11;\n"], [399, "      up_rx_out_clk_sel <= 3'b010;\n"], [400, "      up_rx_sysref_sel <= 'd0;\n"], [401, "      up_rx_sysref <= 'd0;\n"], [402, "      up_rx_sync <= 'd0;\n"], [403, "      up_gt_tx_resetn <= 'd0;\n"], [404, "      up_tx_resetn <= 'd0;\n"], [405, "      up_tx_sys_clk_sel <= 2'b11;\n"], [406, "      up_tx_out_clk_sel <= 3'b010;\n"], [407, "      up_tx_sysref_sel <= 'd0;\n"], [408, "      up_tx_sysref <= 'd0;\n"], [409, "      up_tx_sync <= 'd0;\n"], [410, "      up_drp_lanesel <= 'd0;\n"], [411, "      up_drp_sel_int <= 'd0;\n"], [412, "      up_drp_wr_int <= 'd0;\n"], [413, "      up_drp_status <= 'd0;\n"], [414, "      up_drp_rwn <= 'd0;\n"], [415, "      up_drp_addr_int <= 'd0;\n"], [416, "      up_drp_wdata_int <= 'd0;\n"], [417, "      up_drp_rdata_hold <= 'd0;\n"], [418, "      up_es_init <= 'd0;\n"], [419, "      up_es_stop <= 'd0;\n"], [420, "      up_es_stop_hold <= 'd0;\n"], [421, "      up_es_start <= 'd0;\n"], [422, "      up_es_start_hold <= 'd0;\n"], [423, "      up_es_prescale <= 'd0;\n"], [424, "      up_es_voffset_range <= 'd0;\n"], [425, "      up_es_voffset_step <= 'd0;\n"], [426, "      up_es_voffset_max <= 'd0;\n"], [427, "      up_es_voffset_min <= 'd0;\n"], [428, "      up_es_hoffset_max <= 'd0;\n"], [429, "      up_es_hoffset_min <= 'd0;\n"], [430, "      up_es_hoffset_step <= 'd0;\n"], [431, "      up_es_start_addr <= 'd0;\n"], [432, "      up_es_sdata1 <= 'd0;\n"], [433, "      up_es_sdata0 <= 'd0;\n"], [434, "      up_es_sdata3 <= 'd0;\n"], [435, "      up_es_sdata2 <= 'd0;\n"], [436, "      up_es_sdata4 <= 'd0;\n"], [437, "      up_es_qdata1 <= 'd0;\n"], [438, "      up_es_qdata0 <= 'd0;\n"], [439, "      up_es_qdata3 <= 'd0;\n"], [440, "      up_es_qdata2 <= 'd0;\n"], [441, "      up_es_qdata4 <= 'd0;\n"], [442, "      up_es_dmaerr_hold <= 'd0;\n"], [445, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h02)) begin\n"], [446, "        up_scratch <= up_wdata;\n"], [447, "      end\n"], [448, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h04)) begin\n"], [449, "        up_lpm_dfe_n <= up_wdata[1];\n"], [450, "        up_cpll_pd <= up_wdata[0];\n"], [451, "      end\n"], [452, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h05)) begin\n"], [453, "        up_drp_resetn <= up_wdata[1];\n"], [454, "        up_gt_pll_resetn <= up_wdata[0];\n"], [455, "      end\n"], [456, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h08)) begin\n"], [457, "        up_gt_rx_resetn <= up_wdata[0];\n"], [458, "      end\n"], [459, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h09)) begin\n"], [460, "        up_rx_resetn <= up_wdata[0];\n"], [461, "      end\n"], [462, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h0a)) begin\n"], [463, "        up_rx_sys_clk_sel <= up_wdata[5:4];\n"], [464, "        up_rx_out_clk_sel <= up_wdata[2:0];\n"], [465, "      end\n"], [466, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h0b)) begin\n"], [467, "        up_rx_sysref_sel <= up_wdata[1];\n"], [468, "        up_rx_sysref <= up_wdata[0];\n"], [469, "      end\n"], [470, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h0c)) begin\n"], [471, "        up_rx_sync <= up_wdata[0];\n"], [472, "      end\n"], [473, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h18)) begin\n"], [474, "        up_gt_tx_resetn <= up_wdata[0];\n"], [475, "      end\n"], [476, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h19)) begin\n"], [477, "        up_tx_resetn <= up_wdata[0];\n"], [478, "      end\n"], [479, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1a)) begin\n"], [480, "        up_tx_sys_clk_sel <= up_wdata[5:4];\n"], [481, "        up_tx_out_clk_sel <= up_wdata[2:0];\n"], [483, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1b)) begin\n"], [484, "        up_tx_sysref_sel <= up_wdata[1];\n"], [485, "        up_tx_sysref <= up_wdata[0];\n"], [487, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h1c)) begin\n"], [488, "        up_tx_sync <= up_wdata[0];\n"], [490, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h23)) begin\n"], [491, "        up_drp_lanesel <= up_wdata[7:0];\n"], [494, "        up_drp_sel_int <= 1'b1;\n"], [495, "        up_drp_wr_int <= ~up_wdata[28];\n"], [497, "        up_drp_sel_int <= 1'b0;\n"], [498, "        up_drp_wr_int <= 1'b0;\n"], [501, "        up_drp_status <= 1'b1;\n"], [502, "      end else if (up_drp_ready == 1'b1) begin\n"], [503, "        up_drp_status <= 1'b0;\n"], [506, "        up_drp_rwn <= up_wdata[28];\n"], [507, "        up_drp_addr_int <= up_wdata[27:16];\n"], [508, "        up_drp_wdata_int <= up_wdata[15:0];\n"], [509, "      end\n"], [510, "      if (up_drp_ready_int == 1'b1) begin\n"], [511, "        up_drp_rdata_hold <= up_drp_rdata_int;\n"], [512, "      end\n"], [513, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h28)) begin\n"], [514, "        up_es_init <= up_wdata[2];\n"], [515, "      end\n"], [516, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h28)) begin\n"], [517, "        up_es_stop <= up_wdata[1];\n"], [518, "        up_es_stop_hold <= up_wdata[1];\n"], [519, "      end else begin\n"], [520, "        up_es_stop <= 1'd0;\n"], [521, "        up_es_stop_hold <= up_es_stop_hold;\n"], [522, "      end\n"], [523, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h28)) begin\n"], [524, "        up_es_start <= up_wdata[0];\n"], [525, "        up_es_start_hold <= up_wdata[0];\n"], [526, "      end else begin\n"], [527, "        up_es_start <= 1'd0;\n"], [528, "        up_es_start_hold <= up_es_start_hold;\n"], [529, "      end\n"], [530, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h29)) begin\n"], [531, "        up_es_prescale <= up_wdata[4:0];\n"], [532, "      end\n"], [533, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2a)) begin\n"], [534, "        up_es_voffset_range <= up_wdata[25:24];\n"], [535, "        up_es_voffset_step <= up_wdata[23:16];\n"], [536, "        up_es_voffset_max <= up_wdata[15:8];\n"], [537, "        up_es_voffset_min <= up_wdata[7:0];\n"], [538, "      end\n"], [539, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2b)) begin\n"], [540, "        up_es_hoffset_max <= up_wdata[27:16];\n"], [541, "        up_es_hoffset_min <= up_wdata[11:0];\n"], [542, "      end\n"], [543, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2c)) begin\n"], [544, "        up_es_hoffset_step <= up_wdata[11:0];\n"], [545, "      end\n"], [546, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2d)) begin\n"], [547, "        up_es_start_addr <= up_wdata;\n"], [548, "      end\n"], [549, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2e)) begin\n"], [550, "        up_es_sdata1 <= up_wdata[31:16];\n"], [551, "        up_es_sdata0 <= up_wdata[15:0];\n"], [552, "      end\n"], [553, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h2f)) begin\n"], [554, "        up_es_sdata3 <= up_wdata[31:16];\n"], [555, "        up_es_sdata2 <= up_wdata[15:0];\n"], [556, "      end\n"], [557, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h30)) begin\n"], [558, "        up_es_sdata4 <= up_wdata[15:0];\n"], [559, "      end\n"], [560, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h31)) begin\n"], [561, "        up_es_qdata1 <= up_wdata[31:16];\n"], [562, "        up_es_qdata0 <= up_wdata[15:0];\n"], [563, "      end\n"], [564, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h32)) begin\n"], [565, "        up_es_qdata3 <= up_wdata[31:16];\n"], [566, "        up_es_qdata2 <= up_wdata[15:0];\n"], [567, "      end\n"], [568, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h33)) begin\n"], [569, "        up_es_qdata4 <= up_wdata[15:0];\n"], [571, "      if (up_es_dmaerr == 1'b1) begin\n"], [572, "        up_es_dmaerr_hold <= 1'b1;\n"], [573, "      end else if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h38)) begin\n"], [574, "        up_es_dmaerr_hold <= up_es_dmaerr_hold & ~up_wdata[1];\n"]], "Add": [[442, "      up_drp_qpll0_sel <= 'd0;\n"], [442, "      up_drp_qpll0_wr <= 'd0;\n"], [442, "      up_drp_qpll0_status <= 'd0;\n"], [442, "      up_drp_qpll0_rwn <= 'd0;\n"], [442, "      up_drp_qpll0_addr <= 'd0;\n"], [442, "      up_drp_qpll0_wdata <= 'd0;\n"], [442, "      up_drp_qpll0_rdata_hold <= 'd0;\n"], [442, "      up_drp_qpll1_sel <= 'd0;\n"], [442, "      up_drp_qpll1_wr <= 'd0;\n"], [442, "      up_drp_qpll1_status <= 'd0;\n"], [442, "      up_drp_qpll1_rwn <= 'd0;\n"], [442, "      up_drp_qpll1_addr <= 'd0;\n"], [442, "      up_drp_qpll1_wdata <= 'd0;\n"], [442, "      up_drp_qpll1_rdata_hold <= 'd0;\n"], [481, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h14)) begin\n"], [481, "        up_drp_qpll0_sel <= 1'b1;\n"], [481, "        up_drp_qpll0_wr <= ~up_wdata[28];\n"], [481, "      end else begin\n"], [481, "        up_drp_qpll0_sel <= 1'b0;\n"], [481, "        up_drp_qpll0_wr <= 1'b0;\n"], [485, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h14)) begin\n"], [485, "        up_drp_qpll0_status <= 1'b1;\n"], [485, "      end else if (up_drp_qpll0_ready == 1'b1) begin\n"], [485, "        up_drp_qpll0_status <= 1'b0;\n"], [488, "      if ((up_wreq_s == 1'b1) && (up_waddr[7:0] == 8'h14)) begin\n"], [488, "        up_drp_qpll0_rwn <= up_wdata[28];\n"], [488, "        up_drp_qpll0_addr <= up_wdata[27:16];\n"], [488, "        up_drp_qpll0_wdata <= up_wdata[15:0];\n"], [491, "      if (up_drp_qpll0_ready == 1'b1) begin\n"], [491, "        up_drp_qpll0_rdata_hold <= up_drp_qpll0_rdata;\n"], [495, "        up_drp_qpll1_sel <= 1'b1;\n"], [495, "        up_drp_qpll1_wr <= ~up_wdata[28];\n"], [498, "        up_drp_qpll1_sel <= 1'b0;\n"], [498, "        up_drp_qpll1_wr <= 1'b0;\n"], [503, "        up_drp_qpll1_status <= 1'b1;\n"], [503, "      end else if (up_drp_qpll1_ready == 1'b1) begin\n"], [503, "        up_drp_qpll1_status <= 1'b0;\n"], [569, "        up_drp_qpll1_rwn <= up_wdata[28];\n"], [569, "        up_drp_qpll1_addr <= up_wdata[27:16];\n"], [569, "        up_drp_qpll1_wdata <= up_wdata[15:0];\n"], [574, "      if (up_drp_qpll1_ready == 1'b1) begin\n"], [574, "        up_drp_qpll1_rdata_hold <= up_drp_qpll1_rdata;\n"]]}}