Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date             : Mon Nov 18 12:48:55 2019
| Host             : micro13 running 64-bit Debian GNU/Linux 10 (buster)
| Command          : report_power -file imptop_power_routed.rpt -pb imptop_power_summary_routed.pb -rpx imptop_power_routed.rpx
| Design           : imptop
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 36.269 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 35.228                           |
| Device Static (W)        | 1.041                            |
| Effective TJA (C/W)      | 11.5                             |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     5.935 |      558 |       --- |             --- |
|   LUT as Logic           |     4.601 |      327 |     53200 |            0.61 |
|   LUT as Distributed RAM |     1.197 |      104 |     17400 |            0.60 |
|   CARRY4                 |     0.125 |       24 |     13300 |            0.18 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Register               |     0.005 |        6 |    106400 |           <0.01 |
|   Others                 |     0.000 |        6 |       --- |             --- |
| Signals                  |     6.921 |      481 |       --- |             --- |
| I/O                      |    22.373 |       17 |       200 |            8.50 |
| Static Power             |     1.041 |          |           |                 |
| Total                    |    36.269 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    13.186 |      12.888 |      0.299 |
| Vccaux    |       1.800 |     0.919 |       0.819 |      0.100 |
| Vcco33    |       3.300 |     6.324 |       6.323 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.026 |       0.000 |      0.026 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| imptop                 |    35.228 |
|   dmem                 |     0.339 |
|     RAM_reg_0_63_0_0   |     0.009 |
|     RAM_reg_0_63_10_10 |     0.014 |
|     RAM_reg_0_63_11_11 |     0.010 |
|     RAM_reg_0_63_12_12 |     0.011 |
|     RAM_reg_0_63_13_13 |     0.009 |
|     RAM_reg_0_63_14_14 |     0.015 |
|     RAM_reg_0_63_15_15 |     0.009 |
|     RAM_reg_0_63_16_16 |     0.012 |
|     RAM_reg_0_63_17_17 |     0.011 |
|     RAM_reg_0_63_18_18 |     0.010 |
|     RAM_reg_0_63_19_19 |     0.010 |
|     RAM_reg_0_63_1_1   |     0.011 |
|     RAM_reg_0_63_20_20 |     0.009 |
|     RAM_reg_0_63_21_21 |     0.013 |
|     RAM_reg_0_63_22_22 |     0.013 |
|     RAM_reg_0_63_23_23 |     0.009 |
|     RAM_reg_0_63_24_24 |     0.012 |
|     RAM_reg_0_63_25_25 |     0.009 |
|     RAM_reg_0_63_26_26 |     0.013 |
|     RAM_reg_0_63_27_27 |     0.012 |
|     RAM_reg_0_63_28_28 |     0.008 |
|     RAM_reg_0_63_29_29 |     0.014 |
|     RAM_reg_0_63_2_2   |     0.010 |
|     RAM_reg_0_63_30_30 |     0.009 |
|     RAM_reg_0_63_31_31 |     0.011 |
|     RAM_reg_0_63_3_3   |     0.009 |
|     RAM_reg_0_63_4_4   |     0.009 |
|     RAM_reg_0_63_5_5   |     0.009 |
|     RAM_reg_0_63_6_6   |     0.012 |
|     RAM_reg_0_63_7_7   |     0.011 |
|     RAM_reg_0_63_8_8   |     0.009 |
|     RAM_reg_0_63_9_9   |     0.011 |
|   mips                 |    12.356 |
|     dp                 |    12.095 |
|       alu              |     0.427 |
|       pcadd1           |     0.039 |
|       pcadd2           |     0.030 |
|       pcreg            |     9.618 |
|       rf               |     1.981 |
|     regval             |     0.261 |
+------------------------+-----------+


