
G3U_DDR2_Extended_Address_Test.elf:     file format elf32-littlenios2
G3U_DDR2_Extended_Address_Test.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x41100244

Program Header:
    LOAD off    0x00001020 vaddr 0x41100020 paddr 0x41100020 align 2**12
         filesz 0x0001ad70 memsz 0x0001b2e4 flags rwx
    LOAD off    0x0001c000 vaddr 0x86020000 paddr 0x86020000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  86020000  86020000  0001c000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000224  41100020  41100020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000179a8  41100244  41100244  00001244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00001588  41117bec  41117bec  00018bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001c1c  41119174  41119174  0001a174  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000574  4111ad90  4111ad90  0001bd90  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  4111b304  4111b304  0001c000  2**0
                  CONTENTS
  7 .descriptor_memory 00000000  41200800  41200800  0001c000  2**0
                  CONTENTS
  8 .ext_flash    00000000  86020020  86020020  0001c000  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001c000  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001160  00000000  00000000  0001c028  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002a963  00000000  00000000  0001d188  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000ac90  00000000  00000000  00047aeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e3df  00000000  00000000  0005277b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000032fc  00000000  00000000  00060b5c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000052fb  00000000  00000000  00063e58  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    000192ee  00000000  00000000  00069153  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000040  00000000  00000000  00082444  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001ab0  00000000  00000000  00082488  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  000885e9  2**0
                  CONTENTS, READONLY
 20 .cpu          0000000c  00000000  00000000  000885ec  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  000885f8  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  000885f9  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  000885fa  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  000885fe  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  00088602  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   0000000b  00000000  00000000  00088606  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    0000000b  00000000  00000000  00088611  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   0000000b  00000000  00000000  0008861c  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000011  00000000  00000000  00088627  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000051  00000000  00000000  00088638  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     002212ec  00000000  00000000  00088689  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
86020000 l    d  .entry	00000000 .entry
41100020 l    d  .exceptions	00000000 .exceptions
41100244 l    d  .text	00000000 .text
41117bec l    d  .rodata	00000000 .rodata
41119174 l    d  .rwdata	00000000 .rwdata
4111ad90 l    d  .bss	00000000 .bss
4111b304 l    d  .onchip_memory	00000000 .onchip_memory
41200800 l    d  .descriptor_memory	00000000 .descriptor_memory
86020020 l    d  .ext_flash	00000000 .ext_flash
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../G3U_DDR2_Extended_Address_Test_bsp//obj/HAL/src/crt0.o
41100278 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 power_spi.c
00000000 l    df *ABS*	00000000 rtcc_spi.c
00000000 l    df *ABS*	00000000 seven_seg.c
00000000 l    df *ABS*	00000000 ddr2.c
00000000 l    df *ABS*	00000000 dma.c
00000000 l    df *ABS*	00000000 sense.c
00000000 l    df *ABS*	00000000 mebxhwt01.c
00000000 l    df *ABS*	00000000 util.c
00000000 l    df *ABS*	00000000 divsf3.c
00000000 l    df *ABS*	00000000 mulsf3.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 floatunsisf.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 extendsfdf2.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 putchar.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
41118d6e l     O .rodata	00000010 zeroes.4404
411087c0 l     F .text	000000bc __sbprintf
41118d7e l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
411089d0 l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
4110a500 l     F .text	00000008 __fp_unlock
4110a514 l     F .text	0000019c __sinit.part.1
4110a6b0 l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
41119174 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
411195b8 l     O .rwdata	00000020 lc_ctype_charset
41119598 l     O .rwdata	00000020 lc_message_charset
411195d8 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mprec.c
41118db0 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 putc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
4110dacc l     F .text	000000fc __sprint_r.part.0
41118ee4 l     O .rodata	00000010 blanks.4348
41118ed4 l     O .rodata	00000010 zeroes.4349
4110f058 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
41112598 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
411126c4 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
411126f0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_isatty.c
411127dc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
411128bc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
41112a90 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
4111ad70 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_write.c
41112eb0 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
41112fe4 l     F .text	00000034 alt_dev_reg
41119bc0 l     O .rwdata	00001060 jtag_uart_0
4111ac20 l     O .rwdata	00000030 sgdma_rx
4111ac50 l     O .rwdata	00000030 sgdma_tx
4111ac80 l     O .rwdata	00000060 dma_M1_M2
4111ace0 l     O .rwdata	00000060 dma_M2_M1
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
4111335c l     F .text	0000020c altera_avalon_jtag_uart_irq
41113568 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_sgdma.c
41113ba0 l     F .text	0000003c alt_get_errno
411147d0 l     F .text	000000bc alt_avalon_sgdma_irq
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
41114934 l     F .text	00000078 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_msgdma.c
41114a28 l     F .text	0000003c alt_get_errno
41114a64 l     F .text	00000094 alt_msgdma_write_standard_descriptor
41114af8 l     F .text	0000012c alt_msgdma_write_extended_descriptor
41114c24 l     F .text	00000184 alt_msgdma_irq
41114da8 l     F .text	0000008c alt_msgdma_construct_standard_descriptor
41114e34 l     F .text	00000154 alt_msgdma_construct_extended_descriptor
41114f88 l     F .text	000002d0 alt_msgdma_descriptor_async_transfer
41115258 l     F .text	00000378 alt_msgdma_descriptor_sync_transfer
411158a0 l     F .text	000000a4 alt_msgdma_construct_prefetcher_standard_descriptor
41115944 l     F .text	00000194 alt_msgdma_construct_prefetcher_extended_descriptor
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
41116b20 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
41116ff0 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
41117130 l     F .text	0000003c alt_get_errno
4111716c l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
4111add8 g     O .bss	00000004 alt_instruction_exception_handler
411167b4 g     F .text	0000003c alt_msgdma_standard_descriptor_async_transfer
41106428 g     F .text	00000018 putchar
4110cfa8 g     F .text	00000074 _mprec_log10
411003d4 g     F .text	00000100 I2C_Read
4110d094 g     F .text	0000008c __any_on
4110f74c g     F .text	00000054 _isatty_r
41118dbc g     O .rodata	00000028 __mprec_tinytens
411129cc g     F .text	0000007c alt_main
41106440 g     F .text	000000c0 _puts_r
4111b204 g     O .bss	00000100 alt_irq
4110f7a0 g     F .text	00000060 _lseek_r
41111840 g     F .text	00000088 .hidden __eqdf2
41102d44 g     F .text	00000044 DMA_DESCRIPTOR_BUFFER_FULL
41102284 g     F .text	00000398 DDR2_MEMORY_READ_TEST
411015c0 g     F .text	00000044 SSDP_UPDATE
41115680 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_mm_descriptor
4111b304 g       *ABS*	00000000 __alt_heap_start
4111ad9c g     O .bss	00000001 SspdConfigControl
411063e4 g     F .text	0000003c printf
41113d00 g     F .text	00000110 alt_avalon_sgdma_do_sync_transfer
4110f860 g     F .text	0000009c _wcrtomb_r
4110d98c g     F .text	0000005c __sseek
4110a850 g     F .text	00000010 __sinit
4110f114 g     F .text	00000140 __swbuf_r
4110b318 g     F .text	0000007c _setlocale_r
4111ad98 g     O .bss	00000004 LedsPainelControl
4110a6b8 g     F .text	00000068 __sfmoreglue
41112a6c g     F .text	00000024 __malloc_unlock
41103018 g     F .text	0000020c DMA_MULTIPLE_TRANSFER
41104de8 g     F .text	00000440 .hidden __divsf3
41114418 g     F .text	000003b8 alt_avalon_sgdma_construct_descriptor_burst
4110bea0 g     F .text	0000015c memmove
4110a838 g     F .text	00000018 _cleanup
4110c124 g     F .text	000000a8 _Balloc
411155d0 g     F .text	00000058 alt_msgdma_construct_standard_st_to_mm_descriptor
41102dcc g     F .text	000000a0 DMA_DISPATCHER_STOP
411118c8 g     F .text	000000dc .hidden __gtdf2
411175ec g     F .text	00000024 altera_nios2_gen2_irq_init
41100730 g     F .text	00000130 i2c_write
86020000 g     F .entry	00000000 __reset
41103460 g     F .text	000000f0 TEMP_Read
41113f68 g     F .text	00000078 alt_avalon_sgdma_construct_stream_to_mem_desc_burst
4110f6f0 g     F .text	0000005c _fstat_r
4111adbc g     O .bss	00000004 errno
4110d908 g     F .text	00000008 __seofread
4111adc4 g     O .bss	00000004 alt_argv
41122d40 g       *ABS*	00000000 _gp
41112e80 g     F .text	00000030 usleep
411160f0 g     F .text	000000d4 alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits
41119a40 g     O .rwdata	00000180 alt_fd_list
41106420 g     F .text	00000008 _putchar_r
41116cc0 g     F .text	00000090 alt_find_dev
4110626c g     F .text	00000148 memcpy
4110a508 g     F .text	0000000c _cleanup_r
41112414 g     F .text	000000dc .hidden __floatsidf
411170b4 g     F .text	0000007c alt_io_redirect
411119a4 g     F .text	000000f4 .hidden __ltdf2
41117bec g       *ABS*	00000000 __DTOR_END__
41116510 g     F .text	0000008c alt_msgdma_start_prefetcher_with_extd_desc_list
411167f0 g     F .text	0000003c alt_msgdma_extended_descriptor_async_transfer
41116760 g     F .text	00000054 alt_msgdma_register_callback
41106500 g     F .text	00000014 puts
411177bc g     F .text	0000009c alt_exception_cause_generated_bad_addr
4110d7ec g     F .text	00000074 __fpclassifyd
4110cf04 g     F .text	000000a4 __ratio
4110f03c g     F .text	0000001c __vfiprintf_internal
41114060 g     F .text	0000008c alt_avalon_sgdma_construct_mem_to_stream_desc_burst
41113760 g     F .text	0000021c altera_avalon_jtag_uart_read
41115dd0 g     F .text	000000f0 alt_msgdma_prefetcher_add_standard_desc_to_list
411063b4 g     F .text	00000030 _printf_r
411105f0 g     F .text	00000064 .hidden __udivsi3
41112818 g     F .text	000000a4 isatty
4111ad94 g     O .bss	00000001 LedsBoardControl
41118e0c g     O .rodata	000000c8 __mprec_tens
4110b394 g     F .text	0000000c __locale_charset
411004d4 g     F .text	00000158 I2C_MultipleRead
4111adb8 g     O .bss	00000004 __malloc_top_pad
41103dd4 g     F .text	00000114 TestSinc
4111ad48 g     O .rwdata	00000004 __mb_cur_max
4110b3c4 g     F .text	0000000c _localeconv_r
4110c530 g     F .text	0000003c __i2b
4110acd4 g     F .text	000004bc __sfvwrite_r
41114198 g     F .text	0000005c alt_avalon_sgdma_stop
4110d860 g     F .text	00000054 _sbrk_r
4110f800 g     F .text	00000060 _read_r
41116af8 g     F .text	00000028 alt_dcache_flush
4111ad68 g     O .rwdata	00000004 alt_max_fd
4110f3e4 g     F .text	000000f0 _fclose_r
4110a4d0 g     F .text	00000030 fflush
4111adb4 g     O .bss	00000004 __malloc_max_sbrked_mem
41105f50 g     F .text	00000110 .hidden __extendsfdf2
4110027c g     F .text	00000080 I2C_TestAdress
411106ac g     F .text	000008ac .hidden __adddf3
41103cb4 g     F .text	00000120 TestRTCC
4110ccac g     F .text	0000010c __b2d
41115b30 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor
4110ffc0 g     F .text	00000538 .hidden __umoddi3
411128f8 g     F .text	000000d4 lseek
4111ad40 g     O .rwdata	00000004 _global_impure_ptr
4110d288 g     F .text	00000564 _realloc_r
4111b304 g       *ABS*	00000000 __bss_end
41116f00 g     F .text	000000f0 alt_iic_isr_register
41113bdc g     F .text	00000124 alt_avalon_sgdma_do_async_transfer
41112d78 g     F .text	00000108 alt_tick
411165f4 g     F .text	0000016c alt_msgdma_init
4110fa48 g     F .text	00000578 .hidden __udivdi3
4110f64c g     F .text	00000024 _fputwc_r
41118de4 g     O .rodata	00000028 __mprec_bigtens
4110c314 g     F .text	00000104 __s2b
411124f0 g     F .text	000000a8 .hidden __floatunsidf
4110c9ec g     F .text	00000060 __mcmp
41116868 g     F .text	0000003c alt_msgdma_extended_descriptor_sync_transfer
4110a870 g     F .text	00000018 __fp_lock_all
41116eb4 g     F .text	0000004c alt_ic_irq_enabled
411002fc g     F .text	000000d8 I2C_Write
41112cdc g     F .text	0000009c alt_alarm_stop
41200800 g       *ABS*	00000000 __alt_mem_descriptor_memory
4111add4 g     O .bss	00000004 alt_irq_active
411000fc g     F .exceptions	000000d4 alt_irq_handler
41119a18 g     O .rwdata	00000028 alt_dev_null
41115768 g     F .text	00000090 alt_msgdma_construct_extended_mm_to_st_descriptor
411141f4 g     F .text	00000064 alt_avalon_sgdma_check_descriptor_status
4110062c g     F .text	0000008c i2c_start
41116484 g     F .text	0000008c alt_msgdma_start_prefetcher_with_std_desc_list
411126a4 g     F .text	00000020 alt_dcache_flush_all
4110c418 g     F .text	00000068 __hi0bits
41112394 g     F .text	00000080 .hidden __fixdfsi
411014f8 g     F .text	000000c8 SSDP_CONFIG
41100a30 g     F .text	00000070 LEDS_PAINEL_DRIVE
41100000 g       *ABS*	00000000 __alt_mem_onchip_memory
4111ad60 g     O .rwdata	00000008 alt_dev_list
41112eec g     F .text	000000f8 write
41114338 g     F .text	00000080 alt_avalon_sgdma_enable_desc_poll
4110d120 g     F .text	000000a0 _putc_r
4111272c g     F .text	000000b0 fstat
41102f0c g     F .text	0000010c DMA_SINGLE_TRANSFER
41104bd8 g     F .text	00000050 _reg_write
411119a4 g     F .text	000000f4 .hidden __ledf2
4110c764 g     F .text	00000140 __pow5mult
4110dbe0 g     F .text	0000145c ___vfiprintf_internal_r
4111adac g     O .bss	00000004 __nlocale_changed
41110654 g     F .text	00000058 .hidden __umodsi3
41101e60 g     F .text	00000424 DDR2_MEMORY_WRITE_TEST
41113fe0 g     F .text	00000080 alt_avalon_sgdma_construct_mem_to_stream_desc
41115b88 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor
411140ec g     F .text	00000054 alt_avalon_sgdma_register_callback
4111b304 g       *ABS*	00000000 end
4111329c g     F .text	000000c0 altera_avalon_jtag_uart_init
411001d0 g     F .exceptions	00000074 alt_instruction_exception_entry
41117bec g       *ABS*	00000000 __CTOR_LIST__
411fa000 g       *ABS*	00000000 __alt_stack_pointer
411143b8 g     F .text	00000060 alt_avalon_sgdma_disable_desc_poll
411149ac g     F .text	0000007c alt_avalon_timer_sc_init
41106208 g     F .text	00000064 .hidden __clzsi2
4111397c g     F .text	00000224 altera_avalon_jtag_uart_write
41113e10 g     F .text	00000074 alt_avalon_sgdma_construct_mem_to_mem_desc
4110a860 g     F .text	00000004 __sfp_lock_acquire
41103550 g     F .text	00000040 sense_log_temp
4110bdbc g     F .text	000000e4 memchr
411065ac g     F .text	000021f8 ___vfprintf_internal_r
41113f08 g     F .text	00000060 alt_avalon_sgdma_construct_stream_to_mem_desc
4110a9c4 g     F .text	00000310 _free_r
41117384 g     F .text	0000022c alt_printf
41104c78 g     F .text	00000104 _print_codec_status
4110b3a0 g     F .text	00000010 __locale_mb_cur_max
41102e6c g     F .text	000000a0 DMA_DISPATCHER_RESET
41117a38 g     F .text	00000180 __call_exitprocs
41101604 g     F .text	000002a4 DDR2_EEPROM_TEST
41101dd8 g     F .text	00000088 DDR2_SWITCH_MEMORY
4111ada8 g     O .bss	00000004 __mlocale_changed
4111ad4c g     O .rwdata	00000004 __malloc_sbrk_base
41100244 g     F .text	00000038 _start
4111adcc g     O .bss	00000004 _alt_tick_rate
41114258 g     F .text	00000054 alt_avalon_sgdma_open
4110c8a4 g     F .text	00000148 __lshift
41115628 g     F .text	00000058 alt_msgdma_construct_standard_mm_to_st_descriptor
4111add0 g     O .bss	00000004 _alt_nticks
41112acc g     F .text	000000fc read
41113050 g     F .text	000000e8 alt_sys_init
41105624 g     F .text	00000124 .hidden __floatsisf
41117920 g     F .text	00000118 __register_exitproc
4110c56c g     F .text	000001f8 __multiply
41113608 g     F .text	00000068 altera_avalon_jtag_uart_close
4111addc g     O .bss	00000028 __malloc_current_mallinfo
4110cdb8 g     F .text	0000014c __d2b
41100f80 g     F .text	00000578 RTCC_SPI_R_MAC
41113138 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
41117718 g     F .text	000000a4 alt_get_fd
41102c60 g     F .text	0000005c DMA_OPEN_DEVICE
411169d0 g     F .text	00000128 alt_busy_sleep
41104d7c g     F .text	0000006c _split_codec_status
4110f2cc g     F .text	00000054 _close_r
4110261c g     F .text	000002e0 DDR2_MEMORY_RANDOM_WRITE_TEST
41115ad8 g     F .text	00000058 alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor
411178a4 g     F .text	0000007c memcmp
411131f8 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
4111b304 g       *ABS*	00000000 __alt_stack_base
41113248 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
41115be0 g     F .text	000000a0 alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor
4110887c g     F .text	00000154 __swsetup_r
41103ee8 g     F .text	000005b0 TestLeds
41110f58 g     F .text	000008e8 .hidden __divdf3
4110a720 g     F .text	00000118 __sfp
41102d88 g     F .text	00000044 DMA_DESCRIPTOR_BUFFER_EMPTY
4110d01c g     F .text	00000078 __copybits
41119610 g     O .rwdata	00000408 __malloc_av_
4110a86c g     F .text	00000004 __sinit_lock_release
411006b8 g     F .text	00000078 i2c_stop
41105838 g     F .text	00000718 .hidden __muldf3
4110d8b4 g     F .text	00000054 __sread
41117610 g     F .text	00000108 alt_find_file
411009b8 g     F .text	00000078 LEDS_BOARD_DRIVE
41116b5c g     F .text	000000a4 alt_dev_llist_insert
41112a48 g     F .text	00000024 __malloc_lock
41112c2c g     F .text	000000b0 sbrk
41114140 g     F .text	00000058 alt_avalon_sgdma_start
4110a474 g     F .text	0000005c _fflush_r
4110f320 g     F .text	000000c4 _calloc_r
41102cbc g     F .text	00000044 DMA_CONFIG
4111ad90 g       *ABS*	00000000 __bss_start
4110bffc g     F .text	00000128 memset
4111659c g     F .text	00000058 alt_msgdma_open
411018a8 g     F .text	00000530 DDR2_EEPROM_DUMP
41103c34 g     F .text	00000080 main
4111adc8 g     O .bss	00000004 alt_envp
4111adb0 g     O .bss	00000004 __malloc_max_total_mem
41115ec0 g     F .text	00000198 alt_msgdma_prefetcher_add_extended_desc_to_list
41113198 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
41103224 g     F .text	0000023c POWER_Read
41100860 g     F .text	00000158 i2c_read
4110f254 g     F .text	00000018 __swbuf
4111ad7c g     O .rwdata	00000008 alt_sgdma_list
4110d9e8 g     F .text	00000008 __sclose
411fa000 g       *ABS*	00000000 __alt_heap_limit
4110f4d4 g     F .text	00000014 fclose
41106060 g     F .text	000001a8 .hidden __truncdfsf2
41108bd0 g     F .text	00001688 _dtoa_r
411161c4 g     F .text	000002c0 alt_msgdma_start_prefetcher_with_list_addr
4110b5b0 g     F .text	0000080c _malloc_r
4110f9bc g     F .text	00000030 __ascii_wctomb
4111ad6c g     O .rwdata	00000004 alt_errno
41115d18 g     F .text	000000b8 alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor
41100aa0 g     F .text	000004e0 POWER_SPI_RW
4110b190 g     F .text	000000c4 _fwalk
4111ada0 g     O .bss	00000004 InitialState
4110d1c0 g     F .text	000000c8 putc
411104f8 g     F .text	00000084 .hidden __divsi3
4110a8a0 g     F .text	00000124 _malloc_trim_r
41117bec g       *ABS*	00000000 __CTOR_END__
41105228 g     F .text	000003fc .hidden __mulsf3
4111ad90 g     O .bss	00000004 pnt_memory
4110d9f0 g     F .text	000000dc strcmp
41117bec g       *ABS*	00000000 __DTOR_LIST__
41104c28 g     F .text	00000050 _reg_read
41111840 g     F .text	00000088 .hidden __nedf2
41113018 g     F .text	00000038 alt_irq_init
41112bc8 g     F .text	00000064 alt_release_fd
4111682c g     F .text	0000003c alt_msgdma_standard_descriptor_sync_transfer
41118c27 g     O .rodata	00000100 .hidden __clz_tab
4111ada4 g     O .bss	00000004 _PathLocale
41117858 g     F .text	00000014 atexit
4110f26c g     F .text	00000060 _write_r
4110b3d0 g     F .text	00000018 setlocale
41115c80 g     F .text	00000098 alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor
4111ad44 g     O .rwdata	00000004 _impure_ptr
4111adc0 g     O .bss	00000004 alt_argc
4110a258 g     F .text	0000021c __sflush_r
4111ae04 g     O .bss	00000400 szData
41116c60 g     F .text	00000060 _do_dtors
4110b3bc g     F .text	00000008 __locale_cjk_lang
41103590 g     F .text	000006a4 sense_log
41100020 g       .exceptions	00000000 alt_irq_entry
4110cc48 g     F .text	00000064 __ulp
4110a888 g     F .text	00000018 __fp_unlock_all
4111ad58 g     O .rwdata	00000008 alt_fs_list
4110b3e8 g     F .text	0000000c localeconv
41116d50 g     F .text	00000050 alt_ic_isr_register
4111ad90 g       *ABS*	00000000 _edata
411028fc g     F .text	000002ec DDR2_MEMORY_RANDOM_READ_TEST
4111b304 g       *ABS*	00000000 _end
4110f4e8 g     F .text	00000164 __fputwc
41113670 g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
41116e28 g     F .text	0000008c alt_ic_irq_disable
411142ac g     F .text	0000008c alt_avalon_sgdma_construct_descriptor
4110d910 g     F .text	0000007c __swrite
4111ad50 g     O .rwdata	00000004 __malloc_trim_threshold
4110b3b0 g     F .text	0000000c __locale_msgcharset
4111786c g     F .text	00000038 exit
4110b254 g     F .text	000000c4 _fwalk_reent
41116058 g     F .text	00000098 alt_msgdma_prefetcher_set_std_list_own_by_hw_bits
41105748 g     F .text	000000f0 .hidden __floatunsisf
4110ca4c g     F .text	000001fc __mdiff
4111057c g     F .text	00000074 .hidden __modsi3
41104838 g     F .text	000003a0 TestDMA_M2_M1
411fa000 g       *ABS*	00000000 __alt_data_end
41100020 g     F .exceptions	00000000 alt_exception
4110a864 g     F .text	00000004 __sfp_lock_release
411157f8 g     F .text	000000a8 alt_msgdma_construct_extended_mm_to_mm_descriptor
84000000 g       *ABS*	00000000 __alt_mem_ext_flash
411156d8 g     F .text	00000090 alt_msgdma_construct_extended_st_to_mm_descriptor
41117bb8 g     F .text	00000034 _exit
411168a4 g     F .text	0000012c alt_alarm_start
4110b3f4 g     F .text	000001bc __smakebuf_r
4111ad84 g     O .rwdata	00000008 alt_msgdma_list
41106514 g     F .text	00000098 strlen
41117230 g     F .text	00000154 open
411118c8 g     F .text	000000dc .hidden __gedf2
411175b0 g     F .text	0000003c alt_putchar
4111ad54 g     O .rwdata	00000004 __wctomb
4110dbc8 g     F .text	00000018 __sprint_r
4111ad8c g     O .rwdata	00000004 alt_priority_mask
41116da0 g     F .text	00000088 alt_ic_irq_enable
411087a4 g     F .text	0000001c __vfprintf_internal
4110f9ec g     F .text	0000005c _wctomb_r
41113e84 g     F .text	00000084 alt_avalon_sgdma_construct_mem_to_mem_desc_burst
41111a98 g     F .text	000008fc .hidden __subdf3
41104498 g     F .text	000003a0 TestDMA_M1_M2
4110c480 g     F .text	000000b0 __lo0bits
4111ad74 g     O .rwdata	00000008 alt_alarm_list
41116c00 g     F .text	00000060 _do_ctors
41102d00 g     F .text	00000044 DMA_BUSY
4110f8fc g     F .text	000000c0 wcrtomb
411125d4 g     F .text	000000d0 close
41102be8 g     F .text	00000078 xorshift32
4111488c g     F .text	000000a8 alt_avalon_sgdma_init
4110f670 g     F .text	00000080 fputwc
4110a868 g     F .text	00000004 __sinit_lock_acquire
4110c1f4 g     F .text	00000120 __multadd
4110c1cc g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

41100020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
41100020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
41100024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
41100028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
4110002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
41100030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
41100034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
41100038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
4110003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
41100040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
41100044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
41100048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
4110004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
41100050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
41100054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
41100058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
4110005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
41100060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
41100064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
41100068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
4110006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
41100070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
41100074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
41100078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
4110007c:	10000326 	beq	r2,zero,4110008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
41100080:	20000226 	beq	r4,zero,4110008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
41100084:	11000fc0 	call	411000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
41100088:	00000706 	br	411000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
4110008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
41100090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
41100094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
41100098:	11001d00 	call	411001d0 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
4110009c:	1000021e 	bne	r2,zero,411000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
411000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
411000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
411000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
411000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
411000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
411000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
411000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
411000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
411000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
411000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
411000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
411000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
411000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
411000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
411000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
411000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
411000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
411000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
411000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
411000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
411000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
411000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
411000f8:	ef80083a 	eret

411000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
411000fc:	defff904 	addi	sp,sp,-28
41100100:	dfc00615 	stw	ra,24(sp)
41100104:	df000515 	stw	fp,20(sp)
41100108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
4110010c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
41100110:	0005313a 	rdctl	r2,ipending
41100114:	e0bffe15 	stw	r2,-8(fp)

  return active;
41100118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
4110011c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
41100120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
41100124:	00800044 	movi	r2,1
41100128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
4110012c:	e0fffb17 	ldw	r3,-20(fp)
41100130:	e0bffc17 	ldw	r2,-16(fp)
41100134:	1884703a 	and	r2,r3,r2
41100138:	10001426 	beq	r2,zero,4110018c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
4110013c:	009044b4 	movhi	r2,16658
41100140:	10ac8104 	addi	r2,r2,-19964
41100144:	e0fffd17 	ldw	r3,-12(fp)
41100148:	180690fa 	slli	r3,r3,3
4110014c:	10c5883a 	add	r2,r2,r3
41100150:	10c00017 	ldw	r3,0(r2)
41100154:	009044b4 	movhi	r2,16658
41100158:	10ac8104 	addi	r2,r2,-19964
4110015c:	e13ffd17 	ldw	r4,-12(fp)
41100160:	200890fa 	slli	r4,r4,3
41100164:	1105883a 	add	r2,r2,r4
41100168:	10800104 	addi	r2,r2,4
4110016c:	10800017 	ldw	r2,0(r2)
41100170:	1009883a 	mov	r4,r2
41100174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
41100178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
4110017c:	0005313a 	rdctl	r2,ipending
41100180:	e0bfff15 	stw	r2,-4(fp)

  return active;
41100184:	e0bfff17 	ldw	r2,-4(fp)
41100188:	00000706 	br	411001a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
4110018c:	e0bffc17 	ldw	r2,-16(fp)
41100190:	1085883a 	add	r2,r2,r2
41100194:	e0bffc15 	stw	r2,-16(fp)
      i++;
41100198:	e0bffd17 	ldw	r2,-12(fp)
4110019c:	10800044 	addi	r2,r2,1
411001a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
411001a4:	003fe106 	br	4110012c <__reset+0xbb0e012c>

    active = alt_irq_pending ();
411001a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
411001ac:	e0bffb17 	ldw	r2,-20(fp)
411001b0:	103fdb1e 	bne	r2,zero,41100120 <__reset+0xbb0e0120>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
411001b4:	0001883a 	nop
}
411001b8:	0001883a 	nop
411001bc:	e037883a 	mov	sp,fp
411001c0:	dfc00117 	ldw	ra,4(sp)
411001c4:	df000017 	ldw	fp,0(sp)
411001c8:	dec00204 	addi	sp,sp,8
411001cc:	f800283a 	ret

411001d0 <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
411001d0:	defffb04 	addi	sp,sp,-20
411001d4:	dfc00415 	stw	ra,16(sp)
411001d8:	df000315 	stw	fp,12(sp)
411001dc:	df000304 	addi	fp,sp,12
411001e0:	e13fff15 	stw	r4,-4(fp)
 * NIOS2_EXCEPTION_CAUSE_NOT_PRESENT. Your handling routine should
 * check the validity of the cause argument before proceeding.
 */
#ifdef NIOS2_HAS_EXTRA_EXCEPTION_INFO
  /* Get exception cause & "badaddr" */
  NIOS2_READ_EXCEPTION(cause);
411001e4:	000531fa 	rdctl	r2,exception
411001e8:	e0bffd15 	stw	r2,-12(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
411001ec:	e0bffd17 	ldw	r2,-12(fp)
411001f0:	10801f0c 	andi	r2,r2,124
411001f4:	1004d0ba 	srli	r2,r2,2
411001f8:	e0bffd15 	stw	r2,-12(fp)
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
411001fc:	0005333a 	rdctl	r2,badaddr
41100200:	e0bffe15 	stw	r2,-8(fp)
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
41100204:	d0a02617 	ldw	r2,-32616(gp)
41100208:	10000726 	beq	r2,zero,41100228 <alt_instruction_exception_entry+0x58>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
4110020c:	d0a02617 	ldw	r2,-32616(gp)
41100210:	e0fffd17 	ldw	r3,-12(fp)
41100214:	e1bffe17 	ldw	r6,-8(fp)
41100218:	e17fff17 	ldw	r5,-4(fp)
4110021c:	1809883a 	mov	r4,r3
41100220:	103ee83a 	callr	r2
41100224:	00000206 	br	41100230 <alt_instruction_exception_entry+0x60>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
41100228:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
4110022c:	0005883a 	mov	r2,zero
}
41100230:	e037883a 	mov	sp,fp
41100234:	dfc00117 	ldw	ra,4(sp)
41100238:	df000017 	ldw	fp,0(sp)
4110023c:	dec00204 	addi	sp,sp,8
41100240:	f800283a 	ret

Disassembly of section .text:

41100244 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
41100244:	06d047f4 	movhi	sp,16671
    ori sp, sp, %lo(__alt_stack_pointer)
41100248:	dee80014 	ori	sp,sp,40960
    movhi gp, %hi(_gp)
4110024c:	069044b4 	movhi	gp,16658
    ori gp, gp, %lo(_gp)
41100250:	d68b5014 	ori	gp,gp,11584
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
41100254:	00904474 	movhi	r2,16657
    ori r2, r2, %lo(__bss_start)
41100258:	10ab6414 	ori	r2,r2,44432

    movhi r3, %hi(__bss_end)
4110025c:	00d04474 	movhi	r3,16657
    ori r3, r3, %lo(__bss_end)
41100260:	18ecc114 	ori	r3,r3,45828

    beq r2, r3, 1f
41100264:	10c00326 	beq	r2,r3,41100274 <_start+0x30>

0:
    stw zero, (r2)
41100268:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
4110026c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
41100270:	10fffd36 	bltu	r2,r3,41100268 <__reset+0xbb0e0268>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
41100274:	11129cc0 	call	411129cc <alt_main>

41100278 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
41100278:	003fff06 	br	41100278 <__reset+0xbb0e0278>

4110027c <I2C_TestAdress>:
void i2c_start(alt_u32 clk_base, alt_u32 data_base);
void i2c_stop(alt_u32 clk_base, alt_u32 data_base);
bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data);
void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck);

bool I2C_TestAdress(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr){
4110027c:	defffa04 	addi	sp,sp,-24
41100280:	dfc00515 	stw	ra,20(sp)
41100284:	df000415 	stw	fp,16(sp)
41100288:	df000404 	addi	fp,sp,16
4110028c:	e13ffd15 	stw	r4,-12(fp)
41100290:	e17ffe15 	stw	r5,-8(fp)
41100294:	3005883a 	mov	r2,r6
41100298:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
4110029c:	00800044 	movi	r2,1
411002a0:	e0bffc15 	stw	r2,-16(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
411002a4:	e17ffe17 	ldw	r5,-8(fp)
411002a8:	e13ffd17 	ldw	r4,-12(fp)
411002ac:	110062c0 	call	4110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
411002b0:	e0bfff03 	ldbu	r2,-4(fp)
411002b4:	10803fcc 	andi	r2,r2,255
411002b8:	100d883a 	mov	r6,r2
411002bc:	e17ffe17 	ldw	r5,-8(fp)
411002c0:	e13ffd17 	ldw	r4,-12(fp)
411002c4:	11007300 	call	41100730 <i2c_write>
411002c8:	1000011e 	bne	r2,zero,411002d0 <I2C_TestAdress+0x54>
        bSuccess = FALSE;
411002cc:	e03ffc15 	stw	zero,-16(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
411002d0:	e17ffe17 	ldw	r5,-8(fp)
411002d4:	e13ffd17 	ldw	r4,-12(fp)
411002d8:	11006b80 	call	411006b8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
411002dc:	0106d604 	movi	r4,7000
411002e0:	1112e800 	call	41112e80 <usleep>
    
    return bSuccess;
411002e4:	e0bffc17 	ldw	r2,-16(fp)

}
411002e8:	e037883a 	mov	sp,fp
411002ec:	dfc00117 	ldw	ra,4(sp)
411002f0:	df000017 	ldw	fp,0(sp)
411002f4:	dec00204 	addi	sp,sp,8
411002f8:	f800283a 	ret

411002fc <I2C_Write>:

bool I2C_Write(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 ControlData){
411002fc:	defff804 	addi	sp,sp,-32
41100300:	dfc00715 	stw	ra,28(sp)
41100304:	df000615 	stw	fp,24(sp)
41100308:	df000604 	addi	fp,sp,24
4110030c:	e13ffb15 	stw	r4,-20(fp)
41100310:	e17ffc15 	stw	r5,-16(fp)
41100314:	3009883a 	mov	r4,r6
41100318:	3807883a 	mov	r3,r7
4110031c:	e0800217 	ldw	r2,8(fp)
41100320:	e13ffd05 	stb	r4,-12(fp)
41100324:	e0fffe05 	stb	r3,-8(fp)
41100328:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
4110032c:	00800044 	movi	r2,1
41100330:	e0bffa15 	stw	r2,-24(fp)
    //alt_u8 DeviceAddr;
    
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
41100334:	e17ffc17 	ldw	r5,-16(fp)
41100338:	e13ffb17 	ldw	r4,-20(fp)
4110033c:	110062c0 	call	4110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
41100340:	e0bffd03 	ldbu	r2,-12(fp)
41100344:	10803fcc 	andi	r2,r2,255
41100348:	100d883a 	mov	r6,r2
4110034c:	e17ffc17 	ldw	r5,-16(fp)
41100350:	e13ffb17 	ldw	r4,-20(fp)
41100354:	11007300 	call	41100730 <i2c_write>
41100358:	1000011e 	bne	r2,zero,41100360 <I2C_Write+0x64>
        bSuccess = FALSE;
4110035c:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
41100360:	e0bffa17 	ldw	r2,-24(fp)
41100364:	10000726 	beq	r2,zero,41100384 <I2C_Write+0x88>
41100368:	e0bffe03 	ldbu	r2,-8(fp)
4110036c:	100d883a 	mov	r6,r2
41100370:	e17ffc17 	ldw	r5,-16(fp)
41100374:	e13ffb17 	ldw	r4,-20(fp)
41100378:	11007300 	call	41100730 <i2c_write>
4110037c:	1000011e 	bne	r2,zero,41100384 <I2C_Write+0x88>
        bSuccess = FALSE;
41100380:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    if (bSuccess && !i2c_write(clk_base, data_base, ControlData)){  
41100384:	e0bffa17 	ldw	r2,-24(fp)
41100388:	10000726 	beq	r2,zero,411003a8 <I2C_Write+0xac>
4110038c:	e0bfff03 	ldbu	r2,-4(fp)
41100390:	100d883a 	mov	r6,r2
41100394:	e17ffc17 	ldw	r5,-16(fp)
41100398:	e13ffb17 	ldw	r4,-20(fp)
4110039c:	11007300 	call	41100730 <i2c_write>
411003a0:	1000011e 	bne	r2,zero,411003a8 <I2C_Write+0xac>
        bSuccess = FALSE;
411003a4:	e03ffa15 	stw	zero,-24(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: write NACK!\n"));
    }
    i2c_stop(clk_base, data_base);
411003a8:	e17ffc17 	ldw	r5,-16(fp)
411003ac:	e13ffb17 	ldw	r4,-20(fp)
411003b0:	11006b80 	call	411006b8 <i2c_stop>
    
    usleep(7*1000); // delay to wait EE2 ready (at least 5 ms delay is required)
411003b4:	0106d604 	movi	r4,7000
411003b8:	1112e800 	call	41112e80 <usleep>
    
    return bSuccess;
411003bc:	e0bffa17 	ldw	r2,-24(fp)

}
411003c0:	e037883a 	mov	sp,fp
411003c4:	dfc00117 	ldw	ra,4(sp)
411003c8:	df000017 	ldw	fp,0(sp)
411003cc:	dec00204 	addi	sp,sp,8
411003d0:	f800283a 	ret

411003d4 <I2C_Read>:

bool I2C_Read(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 ControlAddr, alt_u8 *pControlData){
411003d4:	defff904 	addi	sp,sp,-28
411003d8:	dfc00615 	stw	ra,24(sp)
411003dc:	df000515 	stw	fp,20(sp)
411003e0:	df000504 	addi	fp,sp,20
411003e4:	e13ffc15 	stw	r4,-16(fp)
411003e8:	e17ffd15 	stw	r5,-12(fp)
411003ec:	3007883a 	mov	r3,r6
411003f0:	3805883a 	mov	r2,r7
411003f4:	e0fffe05 	stb	r3,-8(fp)
411003f8:	e0bfff05 	stb	r2,-4(fp)
    bool bSuccess = TRUE;
411003fc:	00800044 	movi	r2,1
41100400:	e0bffb15 	stw	r2,-20(fp)
    //alt_u8 DeviceAddr;
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
41100404:	e17ffd17 	ldw	r5,-12(fp)
41100408:	e13ffc17 	ldw	r4,-16(fp)
4110040c:	110062c0 	call	4110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
41100410:	e0bffe03 	ldbu	r2,-8(fp)
41100414:	10803fcc 	andi	r2,r2,255
41100418:	100d883a 	mov	r6,r2
4110041c:	e17ffd17 	ldw	r5,-12(fp)
41100420:	e13ffc17 	ldw	r4,-16(fp)
41100424:	11007300 	call	41100730 <i2c_write>
41100428:	1000011e 	bne	r2,zero,41100430 <I2C_Read+0x5c>
        bSuccess = FALSE;
4110042c:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
41100430:	e0bffb17 	ldw	r2,-20(fp)
41100434:	10000726 	beq	r2,zero,41100454 <I2C_Read+0x80>
41100438:	e0bfff03 	ldbu	r2,-4(fp)
4110043c:	100d883a 	mov	r6,r2
41100440:	e17ffd17 	ldw	r5,-12(fp)
41100444:	e13ffc17 	ldw	r4,-16(fp)
41100448:	11007300 	call	41100730 <i2c_write>
4110044c:	1000011e 	bne	r2,zero,41100454 <I2C_Read+0x80>
        bSuccess = FALSE;
41100450:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }            
    i2c_start(clk_base, data_base);  // restart
41100454:	e17ffd17 	ldw	r5,-12(fp)
41100458:	e13ffc17 	ldw	r4,-16(fp)
4110045c:	110062c0 	call	4110062c <i2c_start>
    DeviceAddr |= 1; // Read
41100460:	e0bffe03 	ldbu	r2,-8(fp)
41100464:	10800054 	ori	r2,r2,1
41100468:	e0bffe05 	stb	r2,-8(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
4110046c:	e0bffb17 	ldw	r2,-20(fp)
41100470:	10000826 	beq	r2,zero,41100494 <I2C_Read+0xc0>
41100474:	e0bffe03 	ldbu	r2,-8(fp)
41100478:	10803fcc 	andi	r2,r2,255
4110047c:	100d883a 	mov	r6,r2
41100480:	e17ffd17 	ldw	r5,-12(fp)
41100484:	e13ffc17 	ldw	r4,-16(fp)
41100488:	11007300 	call	41100730 <i2c_write>
4110048c:	1000011e 	bne	r2,zero,41100494 <I2C_Read+0xc0>
        bSuccess = FALSE;
41100490:	e03ffb15 	stw	zero,-20(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
41100494:	e0bffb17 	ldw	r2,-20(fp)
41100498:	10000526 	beq	r2,zero,411004b0 <I2C_Read+0xdc>
        i2c_read(clk_base, data_base, pControlData, FALSE);  // read
4110049c:	000f883a 	mov	r7,zero
411004a0:	e1800217 	ldw	r6,8(fp)
411004a4:	e17ffd17 	ldw	r5,-12(fp)
411004a8:	e13ffc17 	ldw	r4,-16(fp)
411004ac:	11008600 	call	41100860 <i2c_read>
    }        
    i2c_stop(clk_base, data_base);
411004b0:	e17ffd17 	ldw	r5,-12(fp)
411004b4:	e13ffc17 	ldw	r4,-16(fp)
411004b8:	11006b80 	call	411006b8 <i2c_stop>
    
    return bSuccess;
411004bc:	e0bffb17 	ldw	r2,-20(fp)
}
411004c0:	e037883a 	mov	sp,fp
411004c4:	dfc00117 	ldw	ra,4(sp)
411004c8:	df000017 	ldw	fp,0(sp)
411004cc:	dec00204 	addi	sp,sp,8
411004d0:	f800283a 	ret

411004d4 <I2C_MultipleRead>:

bool I2C_MultipleRead(alt_u32 clk_base, alt_u32 data_base, alt_8 DeviceAddr, alt_u8 szData[], alt_u16 len){
411004d4:	defff604 	addi	sp,sp,-40
411004d8:	dfc00915 	stw	ra,36(sp)
411004dc:	df000815 	stw	fp,32(sp)
411004e0:	df000804 	addi	fp,sp,32
411004e4:	e13ffb15 	stw	r4,-20(fp)
411004e8:	e17ffc15 	stw	r5,-16(fp)
411004ec:	3007883a 	mov	r3,r6
411004f0:	e1fffe15 	stw	r7,-8(fp)
411004f4:	e0800217 	ldw	r2,8(fp)
411004f8:	e0fffd05 	stb	r3,-12(fp)
411004fc:	e0bfff0d 	sth	r2,-4(fp)
    int i;
    bool bSuccess = TRUE;
41100500:	00800044 	movi	r2,1
41100504:	e0bff915 	stw	r2,-28(fp)
    //alt_u8 DeviceAddr, 
    alt_u8 ControlAddr = 0;
41100508:	e03ffa05 	stb	zero,-24(fp)
    
   
    // device id
    //DeviceAddr = HMB_E2_I2C_ID;

    i2c_start(clk_base, data_base);
4110050c:	e17ffc17 	ldw	r5,-16(fp)
41100510:	e13ffb17 	ldw	r4,-20(fp)
41100514:	110062c0 	call	4110062c <i2c_start>
    if (!i2c_write(clk_base, data_base, DeviceAddr)){  // send ID
41100518:	e0bffd03 	ldbu	r2,-12(fp)
4110051c:	10803fcc 	andi	r2,r2,255
41100520:	100d883a 	mov	r6,r2
41100524:	e17ffc17 	ldw	r5,-16(fp)
41100528:	e13ffb17 	ldw	r4,-20(fp)
4110052c:	11007300 	call	41100730 <i2c_write>
41100530:	1000011e 	bne	r2,zero,41100538 <I2C_MultipleRead+0x64>
        bSuccess = FALSE;
41100534:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address NACK!\n"));
    }
    if (bSuccess && !i2c_write(clk_base, data_base, ControlAddr)){ // send sub-address
41100538:	e0bff917 	ldw	r2,-28(fp)
4110053c:	10000726 	beq	r2,zero,4110055c <I2C_MultipleRead+0x88>
41100540:	e0bffa03 	ldbu	r2,-24(fp)
41100544:	100d883a 	mov	r6,r2
41100548:	e17ffc17 	ldw	r5,-16(fp)
4110054c:	e13ffb17 	ldw	r4,-20(fp)
41100550:	11007300 	call	41100730 <i2c_write>
41100554:	1000011e 	bne	r2,zero,4110055c <I2C_MultipleRead+0x88>
        bSuccess = FALSE;
41100558:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: SubAddress NACK!\n"));
    }    
    if (bSuccess)        
4110055c:	e0bff917 	ldw	r2,-28(fp)
41100560:	10000326 	beq	r2,zero,41100570 <I2C_MultipleRead+0x9c>
        i2c_start(clk_base, data_base);  // restart
41100564:	e17ffc17 	ldw	r5,-16(fp)
41100568:	e13ffb17 	ldw	r4,-20(fp)
4110056c:	110062c0 	call	4110062c <i2c_start>
    DeviceAddr |= 1; // Read
41100570:	e0bffd03 	ldbu	r2,-12(fp)
41100574:	10800054 	ori	r2,r2,1
41100578:	e0bffd05 	stb	r2,-12(fp)
    if (bSuccess && !i2c_write(clk_base, data_base, DeviceAddr)){  // send id
4110057c:	e0bff917 	ldw	r2,-28(fp)
41100580:	10000826 	beq	r2,zero,411005a4 <I2C_MultipleRead+0xd0>
41100584:	e0bffd03 	ldbu	r2,-12(fp)
41100588:	10803fcc 	andi	r2,r2,255
4110058c:	100d883a 	mov	r6,r2
41100590:	e17ffc17 	ldw	r5,-16(fp)
41100594:	e13ffb17 	ldw	r4,-20(fp)
41100598:	11007300 	call	41100730 <i2c_write>
4110059c:	1000011e 	bne	r2,zero,411005a4 <I2C_MultipleRead+0xd0>
        bSuccess = FALSE;
411005a0:	e03ff915 	stw	zero,-28(fp)
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
411005a4:	e0bff917 	ldw	r2,-28(fp)
411005a8:	10001726 	beq	r2,zero,41100608 <I2C_MultipleRead+0x134>
        for(i=0;i<len && bSuccess;i++){
411005ac:	e03ff815 	stw	zero,-32(fp)
411005b0:	00001006 	br	411005f4 <I2C_MultipleRead+0x120>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
411005b4:	e0bff817 	ldw	r2,-32(fp)
411005b8:	e0fffe17 	ldw	r3,-8(fp)
411005bc:	1889883a 	add	r4,r3,r2
411005c0:	e0bfff0b 	ldhu	r2,-4(fp)
411005c4:	10ffffc4 	addi	r3,r2,-1
411005c8:	e0bff817 	ldw	r2,-32(fp)
411005cc:	1884c03a 	cmpne	r2,r3,r2
411005d0:	10803fcc 	andi	r2,r2,255
411005d4:	100f883a 	mov	r7,r2
411005d8:	200d883a 	mov	r6,r4
411005dc:	e17ffc17 	ldw	r5,-16(fp)
411005e0:	e13ffb17 	ldw	r4,-20(fp)
411005e4:	11008600 	call	41100860 <i2c_read>
        bSuccess = FALSE;
        I2C_DEBUG(("I2C HMB_E2 Fail: Address+1 NACK!\n"));
    }
    
    if (bSuccess){
        for(i=0;i<len && bSuccess;i++){
411005e8:	e0bff817 	ldw	r2,-32(fp)
411005ec:	10800044 	addi	r2,r2,1
411005f0:	e0bff815 	stw	r2,-32(fp)
411005f4:	e0bfff0b 	ldhu	r2,-4(fp)
411005f8:	e0fff817 	ldw	r3,-32(fp)
411005fc:	1880020e 	bge	r3,r2,41100608 <I2C_MultipleRead+0x134>
41100600:	e0bff917 	ldw	r2,-28(fp)
41100604:	103feb1e 	bne	r2,zero,411005b4 <__reset+0xbb0e05b4>
            i2c_read(clk_base, data_base, &szData[i], (i==(len-1))?FALSE:TRUE);  // read
        }            
    }        
    i2c_stop(clk_base, data_base);
41100608:	e17ffc17 	ldw	r5,-16(fp)
4110060c:	e13ffb17 	ldw	r4,-20(fp)
41100610:	11006b80 	call	411006b8 <i2c_stop>
    
    return bSuccess;    
41100614:	e0bff917 	ldw	r2,-28(fp)
    
}
41100618:	e037883a 	mov	sp,fp
4110061c:	dfc00117 	ldw	ra,4(sp)
41100620:	df000017 	ldw	fp,0(sp)
41100624:	dec00204 	addi	sp,sp,8
41100628:	f800283a 	ret

4110062c <i2c_start>:
///////////// Interncal function (i2cXXX) body //////////////////////////////////////////////
/////////////////////////////////////////////////////////////////////////////////////////////


//SDA 1->0 while SCL=1
void i2c_start(alt_u32 clk_base, alt_u32 data_base){
4110062c:	defffc04 	addi	sp,sp,-16
41100630:	dfc00315 	stw	ra,12(sp)
41100634:	df000215 	stw	fp,8(sp)
41100638:	df000204 	addi	fp,sp,8
4110063c:	e13ffe15 	stw	r4,-8(fp)
41100640:	e17fff15 	stw	r5,-4(fp)
    
    // make sure it is in normal state
    SDA_DIR_OUT(data_base);  // data output enabled
41100644:	e0bfff17 	ldw	r2,-4(fp)
41100648:	10800104 	addi	r2,r2,4
4110064c:	1007883a 	mov	r3,r2
41100650:	00800044 	movi	r2,1
41100654:	18800035 	stwio	r2,0(r3)
    
    
    
    // start condition
    SDA_HIGH(data_base); // data high
41100658:	e0bfff17 	ldw	r2,-4(fp)
4110065c:	00c00044 	movi	r3,1
41100660:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base);
41100664:	e0bffe17 	ldw	r2,-8(fp)
41100668:	00c00044 	movi	r3,1
4110066c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
41100670:	01000044 	movi	r4,1
41100674:	1112e800 	call	41112e80 <usleep>
     
    SDA_LOW(data_base); // data low
41100678:	e0bfff17 	ldw	r2,-4(fp)
4110067c:	0007883a 	mov	r3,zero
41100680:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; 
41100684:	01000044 	movi	r4,1
41100688:	1112e800 	call	41112e80 <usleep>
    SCL_LOW(clk_base); // clock low
4110068c:	e0bffe17 	ldw	r2,-8(fp)
41100690:	0007883a 	mov	r3,zero
41100694:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;
41100698:	01000044 	movi	r4,1
4110069c:	1112e800 	call	41112e80 <usleep>
}
411006a0:	0001883a 	nop
411006a4:	e037883a 	mov	sp,fp
411006a8:	dfc00117 	ldw	ra,4(sp)
411006ac:	df000017 	ldw	fp,0(sp)
411006b0:	dec00204 	addi	sp,sp,8
411006b4:	f800283a 	ret

411006b8 <i2c_stop>:

// SDA 0->1 while SCL=1
void i2c_stop(alt_u32 clk_base, alt_u32 data_base){
411006b8:	defffc04 	addi	sp,sp,-16
411006bc:	dfc00315 	stw	ra,12(sp)
411006c0:	df000215 	stw	fp,8(sp)
411006c4:	df000204 	addi	fp,sp,8
411006c8:	e13ffe15 	stw	r4,-8(fp)
411006cc:	e17fff15 	stw	r5,-4(fp)
    // assume SCL = 0
    
    SDA_DIR_OUT(data_base);  // data output enabled
411006d0:	e0bfff17 	ldw	r2,-4(fp)
411006d4:	10800104 	addi	r2,r2,4
411006d8:	1007883a 	mov	r3,r2
411006dc:	00800044 	movi	r2,1
411006e0:	18800035 	stwio	r2,0(r3)
    SDA_LOW(data_base); // Data Low
411006e4:	e0bfff17 	ldw	r2,-4(fp)
411006e8:	0007883a 	mov	r3,zero
411006ec:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY; 
    SCL_HIGH(clk_base);  // clock high
411006f0:	e0bffe17 	ldw	r2,-8(fp)
411006f4:	00c00044 	movi	r3,1
411006f8:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high long delay
411006fc:	01000044 	movi	r4,1
41100700:	1112e800 	call	41112e80 <usleep>
    SDA_HIGH(data_base); // data high
41100704:	e0bfff17 	ldw	r2,-4(fp)
41100708:	00c00044 	movi	r3,1
4110070c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data high delay
41100710:	01000044 	movi	r4,1
41100714:	1112e800 	call	41112e80 <usleep>
    

    
}
41100718:	0001883a 	nop
4110071c:	e037883a 	mov	sp,fp
41100720:	dfc00117 	ldw	ra,4(sp)
41100724:	df000017 	ldw	fp,0(sp)
41100728:	dec00204 	addi	sp,sp,8
4110072c:	f800283a 	ret

41100730 <i2c_write>:

bool i2c_write(alt_u32 clk_base, alt_u32 data_base, alt_u8 Data){ // return true if device response ack
41100730:	defff804 	addi	sp,sp,-32
41100734:	dfc00715 	stw	ra,28(sp)
41100738:	df000615 	stw	fp,24(sp)
4110073c:	df000604 	addi	fp,sp,24
41100740:	e13ffd15 	stw	r4,-12(fp)
41100744:	e17ffe15 	stw	r5,-8(fp)
41100748:	3005883a 	mov	r2,r6
4110074c:	e0bfff05 	stb	r2,-4(fp)
    alt_u8 Mask = 0x80;
41100750:	00bfe004 	movi	r2,-128
41100754:	e0bffa05 	stb	r2,-24(fp)
    bool bAck;
    int i;
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
41100758:	e0bffe17 	ldw	r2,-8(fp)
4110075c:	10800104 	addi	r2,r2,4
41100760:	1007883a 	mov	r3,r2
41100764:	00800044 	movi	r2,1
41100768:	18800035 	stwio	r2,0(r3)
    
    for(i=0;i<8;i++){
4110076c:	e03ffb15 	stw	zero,-20(fp)
41100770:	00001f06 	br	411007f0 <i2c_write+0xc0>
        SCL_LOW(clk_base);  // new, make sure data change at clk low
41100774:	e0bffd17 	ldw	r2,-12(fp)
41100778:	0007883a 	mov	r3,zero
4110077c:	10c00035 	stwio	r3,0(r2)
        // output data on bus
        if (Data & Mask){ // there is a delay in this command
41100780:	e0ffff03 	ldbu	r3,-4(fp)
41100784:	e0bffa03 	ldbu	r2,-24(fp)
41100788:	1884703a 	and	r2,r3,r2
4110078c:	10803fcc 	andi	r2,r2,255
41100790:	10000426 	beq	r2,zero,411007a4 <i2c_write+0x74>
            SDA_HIGH(data_base);
41100794:	e0bffe17 	ldw	r2,-8(fp)
41100798:	00c00044 	movi	r3,1
4110079c:	10c00035 	stwio	r3,0(r2)
411007a0:	00000306 	br	411007b0 <i2c_write+0x80>
        }else{    
            SDA_LOW(data_base);
411007a4:	e0bffe17 	ldw	r2,-8(fp)
411007a8:	0007883a 	mov	r3,zero
411007ac:	10c00035 	stwio	r3,0(r2)
        }
        Mask >>= 1; // there is a delay in this command
411007b0:	e0bffa03 	ldbu	r2,-24(fp)
411007b4:	1004d07a 	srli	r2,r2,1
411007b8:	e0bffa05 	stb	r2,-24(fp)
        // clock high
        SCL_HIGH(clk_base);
411007bc:	e0bffd17 	ldw	r2,-12(fp)
411007c0:	00c00044 	movi	r3,1
411007c4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
411007c8:	01000044 	movi	r4,1
411007cc:	1112e800 	call	41112e80 <usleep>
        SCL_LOW(clk_base);
411007d0:	e0bffd17 	ldw	r2,-12(fp)
411007d4:	0007883a 	mov	r3,zero
411007d8:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
411007dc:	01000044 	movi	r4,1
411007e0:	1112e800 	call	41112e80 <usleep>
    
    // assume, SCL = 0
    
    SDA_DIR_OUT(data_base);  // data write mode
    
    for(i=0;i<8;i++){
411007e4:	e0bffb17 	ldw	r2,-20(fp)
411007e8:	10800044 	addi	r2,r2,1
411007ec:	e0bffb15 	stw	r2,-20(fp)
411007f0:	e0bffb17 	ldw	r2,-20(fp)
411007f4:	10800210 	cmplti	r2,r2,8
411007f8:	103fde1e 	bne	r2,zero,41100774 <__reset+0xbb0e0774>
        SCL_LOW(clk_base);
        SCL_DELAY;
    }
    
    //===== get ack
    SDA_DIR_IN(data_base);  // data read mode
411007fc:	e0bffe17 	ldw	r2,-8(fp)
41100800:	10800104 	addi	r2,r2,4
41100804:	0007883a 	mov	r3,zero
41100808:	10c00035 	stwio	r3,0(r2)
    //SCL_DELAY;
    // clock high
    SCL_HIGH(clk_base);  // clock high
4110080c:	e0bffd17 	ldw	r2,-12(fp)
41100810:	00c00044 	movi	r3,1
41100814:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY;  // clock high delay
41100818:	01000044 	movi	r4,1
4110081c:	1112e800 	call	41112e80 <usleep>
    bAck = SDA_READ(data_base)?FALSE:TRUE;  // get ack
41100820:	e0bffe17 	ldw	r2,-8(fp)
41100824:	10800037 	ldwio	r2,0(r2)
41100828:	1005003a 	cmpeq	r2,r2,zero
4110082c:	10803fcc 	andi	r2,r2,255
41100830:	e0bffc15 	stw	r2,-16(fp)
    //SCL_DELAY;
    //SDA_DIR_OUT;
    SCL_LOW(clk_base); // clock low         
41100834:	e0bffd17 	ldw	r2,-12(fp)
41100838:	0007883a 	mov	r3,zero
4110083c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
41100840:	01000044 	movi	r4,1
41100844:	1112e800 	call	41112e80 <usleep>
    return bAck;
41100848:	e0bffc17 	ldw	r2,-16(fp)
}    
4110084c:	e037883a 	mov	sp,fp
41100850:	dfc00117 	ldw	ra,4(sp)
41100854:	df000017 	ldw	fp,0(sp)
41100858:	dec00204 	addi	sp,sp,8
4110085c:	f800283a 	ret

41100860 <i2c_read>:

void i2c_read(alt_u32 clk_base, alt_u32 data_base, alt_u8 *pData, bool bAck){ // return true if device response ack
41100860:	defff804 	addi	sp,sp,-32
41100864:	dfc00715 	stw	ra,28(sp)
41100868:	df000615 	stw	fp,24(sp)
4110086c:	df000604 	addi	fp,sp,24
41100870:	e13ffc15 	stw	r4,-16(fp)
41100874:	e17ffd15 	stw	r5,-12(fp)
41100878:	e1bffe15 	stw	r6,-8(fp)
4110087c:	e1ffff15 	stw	r7,-4(fp)
    alt_u8 Data=0;
41100880:	e03ffa05 	stb	zero,-24(fp)
    int i;
    
    // assume SCL = low
    
    SDA_DIR_IN(data_base);  // set data read mode
41100884:	e0bffd17 	ldw	r2,-12(fp)
41100888:	10800104 	addi	r2,r2,4
4110088c:	0007883a 	mov	r3,zero
41100890:	10c00035 	stwio	r3,0(r2)
    SCL_LOW(clk_base); // clock low
41100894:	e0bffc17 	ldw	r2,-16(fp)
41100898:	0007883a 	mov	r3,zero
4110089c:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
411008a0:	01000044 	movi	r4,1
411008a4:	1112e800 	call	41112e80 <usleep>

    for(i=0;i<8;i++){
411008a8:	e03ffb15 	stw	zero,-20(fp)
411008ac:	00001606 	br	41100908 <i2c_read+0xa8>
        Data <<= 1;
411008b0:	e0bffa03 	ldbu	r2,-24(fp)
411008b4:	1085883a 	add	r2,r2,r2
411008b8:	e0bffa05 	stb	r2,-24(fp)
        SCL_HIGH(clk_base);  // clock high
411008bc:	e0bffc17 	ldw	r2,-16(fp)
411008c0:	00c00044 	movi	r3,1
411008c4:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
411008c8:	01000044 	movi	r4,1
411008cc:	1112e800 	call	41112e80 <usleep>
        if (SDA_READ(data_base))  // read data   
411008d0:	e0bffd17 	ldw	r2,-12(fp)
411008d4:	10800037 	ldwio	r2,0(r2)
411008d8:	10000326 	beq	r2,zero,411008e8 <i2c_read+0x88>
            Data |= 0x01;
411008dc:	e0bffa03 	ldbu	r2,-24(fp)
411008e0:	10800054 	ori	r2,r2,1
411008e4:	e0bffa05 	stb	r2,-24(fp)
        SCL_LOW(clk_base);  // clock log  
411008e8:	e0bffc17 	ldw	r2,-16(fp)
411008ec:	0007883a 	mov	r3,zero
411008f0:	10c00035 	stwio	r3,0(r2)
        SCL_DELAY;
411008f4:	01000044 	movi	r4,1
411008f8:	1112e800 	call	41112e80 <usleep>
    
    SDA_DIR_IN(data_base);  // set data read mode
    SCL_LOW(clk_base); // clock low
    SCL_DELAY; // clock low delay

    for(i=0;i<8;i++){
411008fc:	e0bffb17 	ldw	r2,-20(fp)
41100900:	10800044 	addi	r2,r2,1
41100904:	e0bffb15 	stw	r2,-20(fp)
41100908:	e0bffb17 	ldw	r2,-20(fp)
4110090c:	10800210 	cmplti	r2,r2,8
41100910:	103fe71e 	bne	r2,zero,411008b0 <__reset+0xbb0e08b0>
        SCL_LOW(clk_base);  // clock log  
        SCL_DELAY;
    }
    
    // send ACK
    SCL_LOW(clk_base);  // new, make sure data change at clk low
41100914:	e0bffc17 	ldw	r2,-16(fp)
41100918:	0007883a 	mov	r3,zero
4110091c:	10c00035 	stwio	r3,0(r2)
    SDA_DIR_OUT(data_base);  // set data write mode
41100920:	e0bffd17 	ldw	r2,-12(fp)
41100924:	10800104 	addi	r2,r2,4
41100928:	1007883a 	mov	r3,r2
4110092c:	00800044 	movi	r2,1
41100930:	18800035 	stwio	r2,0(r3)
    if (bAck)
41100934:	e0bfff17 	ldw	r2,-4(fp)
41100938:	10000426 	beq	r2,zero,4110094c <i2c_read+0xec>
        SDA_LOW(data_base);
4110093c:	e0bffd17 	ldw	r2,-12(fp)
41100940:	0007883a 	mov	r3,zero
41100944:	10c00035 	stwio	r3,0(r2)
41100948:	00000306 	br	41100958 <i2c_read+0xf8>
    else
        SDA_HIGH(data_base);
4110094c:	e0bffd17 	ldw	r2,-12(fp)
41100950:	00c00044 	movi	r3,1
41100954:	10c00035 	stwio	r3,0(r2)
    SCL_HIGH(clk_base); // clock high
41100958:	e0bffc17 	ldw	r2,-16(fp)
4110095c:	00c00044 	movi	r3,1
41100960:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock high  delay
41100964:	01000044 	movi	r4,1
41100968:	1112e800 	call	41112e80 <usleep>
    SCL_LOW(clk_base); // clock low
4110096c:	e0bffc17 	ldw	r2,-16(fp)
41100970:	0007883a 	mov	r3,zero
41100974:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // clock low delay
41100978:	01000044 	movi	r4,1
4110097c:	1112e800 	call	41112e80 <usleep>
    SDA_LOW(data_base);  // data low
41100980:	e0bffd17 	ldw	r2,-12(fp)
41100984:	0007883a 	mov	r3,zero
41100988:	10c00035 	stwio	r3,0(r2)
    SCL_DELAY; // data low delay
4110098c:	01000044 	movi	r4,1
41100990:	1112e800 	call	41112e80 <usleep>
//    SDA_DIR_IN;  // set data read mode
    
    *pData = Data;
41100994:	e0bffe17 	ldw	r2,-8(fp)
41100998:	e0fffa03 	ldbu	r3,-24(fp)
4110099c:	10c00005 	stb	r3,0(r2)
}
411009a0:	0001883a 	nop
411009a4:	e037883a 	mov	sp,fp
411009a8:	dfc00117 	ldw	ra,4(sp)
411009ac:	df000017 	ldw	fp,0(sp)
411009b0:	dec00204 	addi	sp,sp,8
411009b4:	f800283a 	ret

411009b8 <LEDS_BOARD_DRIVE>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool LEDS_BOARD_DRIVE(bool bDRIVE, alt_u8 LedsMask){
411009b8:	defffd04 	addi	sp,sp,-12
411009bc:	df000215 	stw	fp,8(sp)
411009c0:	df000204 	addi	fp,sp,8
411009c4:	e13ffe15 	stw	r4,-8(fp)
411009c8:	2805883a 	mov	r2,r5
411009cc:	e0bfff05 	stb	r2,-4(fp)

  if (bDRIVE == LEDS_ON){
411009d0:	e0bffe17 	ldw	r2,-8(fp)
411009d4:	10800058 	cmpnei	r2,r2,1
411009d8:	1000051e 	bne	r2,zero,411009f0 <LEDS_BOARD_DRIVE+0x38>
	LedsBoardControl |= LedsMask;
411009dc:	d0e01503 	ldbu	r3,-32684(gp)
411009e0:	e0bfff03 	ldbu	r2,-4(fp)
411009e4:	1884b03a 	or	r2,r3,r2
411009e8:	d0a01505 	stb	r2,-32684(gp)
411009ec:	00000606 	br	41100a08 <LEDS_BOARD_DRIVE+0x50>
  } else {
	LedsBoardControl &= (~LedsMask);
411009f0:	e0bfff03 	ldbu	r2,-4(fp)
411009f4:	0084303a 	nor	r2,zero,r2
411009f8:	1007883a 	mov	r3,r2
411009fc:	d0a01503 	ldbu	r2,-32684(gp)
41100a00:	1884703a 	and	r2,r3,r2
41100a04:	d0a01505 	stb	r2,-32684(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_BOARD_BASE, LedsBoardControl);
41100a08:	d0a01503 	ldbu	r2,-32684(gp)
41100a0c:	10c03fcc 	andi	r3,r2,255
41100a10:	00900034 	movhi	r2,16384
41100a14:	10807004 	addi	r2,r2,448
41100a18:	10c00035 	stwio	r3,0(r2)

  return TRUE;
41100a1c:	00800044 	movi	r2,1
}
41100a20:	e037883a 	mov	sp,fp
41100a24:	df000017 	ldw	fp,0(sp)
41100a28:	dec00104 	addi	sp,sp,4
41100a2c:	f800283a 	ret

41100a30 <LEDS_PAINEL_DRIVE>:
 * @param [in] LedsMask  Mascara de leds a serem modificados
 *
 * @retval TRUE : Sucesso
 *
 */
bool LEDS_PAINEL_DRIVE(bool bDRIVE, alt_u32 LedsMask){
41100a30:	defffd04 	addi	sp,sp,-12
41100a34:	df000215 	stw	fp,8(sp)
41100a38:	df000204 	addi	fp,sp,8
41100a3c:	e13ffe15 	stw	r4,-8(fp)
41100a40:	e17fff15 	stw	r5,-4(fp)

  if (bDRIVE == LEDS_ON){
41100a44:	e0bffe17 	ldw	r2,-8(fp)
41100a48:	10800058 	cmpnei	r2,r2,1
41100a4c:	1000051e 	bne	r2,zero,41100a64 <LEDS_PAINEL_DRIVE+0x34>
	LedsPainelControl |= LedsMask;
41100a50:	d0e01617 	ldw	r3,-32680(gp)
41100a54:	e0bfff17 	ldw	r2,-4(fp)
41100a58:	1884b03a 	or	r2,r3,r2
41100a5c:	d0a01615 	stw	r2,-32680(gp)
41100a60:	00000506 	br	41100a78 <LEDS_PAINEL_DRIVE+0x48>
  } else {
	LedsPainelControl &= (~LedsMask);
41100a64:	e0bfff17 	ldw	r2,-4(fp)
41100a68:	0086303a 	nor	r3,zero,r2
41100a6c:	d0a01617 	ldw	r2,-32680(gp)
41100a70:	1884703a 	and	r2,r3,r2
41100a74:	d0a01615 	stw	r2,-32680(gp)
  }
  IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PAINEL_BASE, LedsPainelControl);
41100a78:	d0a01617 	ldw	r2,-32680(gp)
41100a7c:	1007883a 	mov	r3,r2
41100a80:	00900034 	movhi	r2,16384
41100a84:	10803004 	addi	r2,r2,192
41100a88:	10c00035 	stwio	r3,0(r2)

  return TRUE;
41100a8c:	00800044 	movi	r2,1
}
41100a90:	e037883a 	mov	sp,fp
41100a94:	df000017 	ldw	fp,0(sp)
41100a98:	dec00104 	addi	sp,sp,4
41100a9c:	f800283a 	ret

41100aa0 <POWER_SPI_RW>:
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock


// Note. SCK: typical 19.2KHZ (53 ms)
bool POWER_SPI_RW(alt_u8 IcIndex, alt_u8 NextChannel, bool bEN, bool bSIGN, bool bSGL, alt_u32 *pValue)
{
41100aa0:	defff204 	addi	sp,sp,-56
41100aa4:	dfc00d15 	stw	ra,52(sp)
41100aa8:	df000c15 	stw	fp,48(sp)
41100aac:	df000c04 	addi	fp,sp,48
41100ab0:	2007883a 	mov	r3,r4
41100ab4:	2805883a 	mov	r2,r5
41100ab8:	e1bffe15 	stw	r6,-8(fp)
41100abc:	e1ffff15 	stw	r7,-4(fp)
41100ac0:	e0fffc05 	stb	r3,-16(fp)
41100ac4:	e0bffd05 	stb	r2,-12(fp)
    bool bSuccess;
    alt_u8 Config8;
    alt_u32 Value32=0, Mask32;
41100ac8:	e03ff515 	stw	zero,-44(fp)
    int i, nWait = 0, nZeroCnt;
41100acc:	e03ff815 	stw	zero,-32(fp)
    const int nMaxWait = 1000000;
41100ad0:	008003f4 	movhi	r2,15
41100ad4:	10909004 	addi	r2,r2,16960
41100ad8:	e0bffa15 	stw	r2,-24(fp)
    
    //
    Config8 = 0x80; 
41100adc:	00bfe004 	movi	r2,-128
41100ae0:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bEN)?0x20:0x00;
41100ae4:	e0bffe17 	ldw	r2,-8(fp)
41100ae8:	10000226 	beq	r2,zero,41100af4 <POWER_SPI_RW+0x54>
41100aec:	00800804 	movi	r2,32
41100af0:	00000106 	br	41100af8 <POWER_SPI_RW+0x58>
41100af4:	0005883a 	mov	r2,zero
41100af8:	e0fff403 	ldbu	r3,-48(fp)
41100afc:	10c4b03a 	or	r2,r2,r3
41100b00:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bSGL)?0x10:0x00;
41100b04:	e0800217 	ldw	r2,8(fp)
41100b08:	10000226 	beq	r2,zero,41100b14 <POWER_SPI_RW+0x74>
41100b0c:	00800404 	movi	r2,16
41100b10:	00000106 	br	41100b18 <POWER_SPI_RW+0x78>
41100b14:	0005883a 	mov	r2,zero
41100b18:	e0fff403 	ldbu	r3,-48(fp)
41100b1c:	10c4b03a 	or	r2,r2,r3
41100b20:	e0bff405 	stb	r2,-48(fp)
    Config8 |= (bSIGN)?0x08:0x00;
41100b24:	e0bfff17 	ldw	r2,-4(fp)
41100b28:	10000226 	beq	r2,zero,41100b34 <POWER_SPI_RW+0x94>
41100b2c:	00800204 	movi	r2,8
41100b30:	00000106 	br	41100b38 <POWER_SPI_RW+0x98>
41100b34:	0005883a 	mov	r2,zero
41100b38:	e0fff403 	ldbu	r3,-48(fp)
41100b3c:	10c4b03a 	or	r2,r2,r3
41100b40:	e0bff405 	stb	r2,-48(fp)
    Config8 |= NextChannel & 0x07; // channel
41100b44:	e0bffd03 	ldbu	r2,-12(fp)
41100b48:	108001cc 	andi	r2,r2,7
41100b4c:	1007883a 	mov	r3,r2
41100b50:	e0bff403 	ldbu	r2,-48(fp)
41100b54:	1884b03a 	or	r2,r3,r2
41100b58:	e0bff405 	stb	r2,-48(fp)
    
    SPI_FO(0); // use internal conversion clock
41100b5c:	0007883a 	mov	r3,zero
41100b60:	00900034 	movhi	r2,16384
41100b64:	10803404 	addi	r2,r2,208
41100b68:	10c00035 	stwio	r3,0(r2)
    SPI_SCK(0);  // set low to active extenal serial clock mode.
41100b6c:	0007883a 	mov	r3,zero
41100b70:	00900034 	movhi	r2,16384
41100b74:	10803c04 	addi	r2,r2,240
41100b78:	10c00035 	stwio	r3,0(r2)
    SPI_CS_N(IcIndex, 0);  // chip select: active
41100b7c:	e0bffc03 	ldbu	r2,-16(fp)
41100b80:	1000021e 	bne	r2,zero,41100b8c <POWER_SPI_RW+0xec>
41100b84:	00c00084 	movi	r3,2
41100b88:	00000106 	br	41100b90 <POWER_SPI_RW+0xf0>
41100b8c:	00c00044 	movi	r3,1
41100b90:	00900034 	movhi	r2,16384
41100b94:	10803804 	addi	r2,r2,224
41100b98:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
41100b9c:	010003c4 	movi	r4,15
41100ba0:	1112e800 	call	41112e80 <usleep>
    
    // wait for converion end (when conversion done, SPI_SDO is low)
    while(SPI_SDO && nWait < nMaxWait){
41100ba4:	00000306 	br	41100bb4 <POWER_SPI_RW+0x114>
        nWait++;
41100ba8:	e0bff817 	ldw	r2,-32(fp)
41100bac:	10800044 	addi	r2,r2,1
41100bb0:	e0bff815 	stw	r2,-32(fp)
    SPI_SCK(0);  // set low to active extenal serial clock mode.
    SPI_CS_N(IcIndex, 0);  // chip select: active
    SPI_DELAY;
    
    // wait for converion end (when conversion done, SPI_SDO is low)
    while(SPI_SDO && nWait < nMaxWait){
41100bb4:	00900034 	movhi	r2,16384
41100bb8:	10804404 	addi	r2,r2,272
41100bbc:	10800037 	ldwio	r2,0(r2)
41100bc0:	1080004c 	andi	r2,r2,1
41100bc4:	10000326 	beq	r2,zero,41100bd4 <POWER_SPI_RW+0x134>
41100bc8:	e0fff817 	ldw	r3,-32(fp)
41100bcc:	e0bffa17 	ldw	r2,-24(fp)
41100bd0:	18bff516 	blt	r3,r2,41100ba8 <__reset+0xbb0e0ba8>
        nWait++;
    }
    
    if (SPI_SDO){
41100bd4:	00900034 	movhi	r2,16384
41100bd8:	10804404 	addi	r2,r2,272
41100bdc:	10800037 	ldwio	r2,0(r2)
41100be0:	1080004c 	andi	r2,r2,1
41100be4:	10000626 	beq	r2,zero,41100c00 <POWER_SPI_RW+0x160>
        SPI_CS_N(IcIndex, 1);  // chip select: inactive
41100be8:	00c000c4 	movi	r3,3
41100bec:	00900034 	movhi	r2,16384
41100bf0:	10803804 	addi	r2,r2,224
41100bf4:	10c00035 	stwio	r3,0(r2)
//        printf("Timeout \r\n");
        return FALSE;
41100bf8:	0005883a 	mov	r2,zero
41100bfc:	0000db06 	br	41100f6c <POWER_SPI_RW+0x4cc>
    }
    
    for(i=0;i<2;i++) // send config bits 7:6,
41100c00:	e03ff715 	stw	zero,-36(fp)
41100c04:	00002406 	br	41100c98 <POWER_SPI_RW+0x1f8>
    // ignore EOC/ and DMY bits
    {
        SPI_SDI((Config8 & 0x80)?1:0);//sdi=nextch.7; // put data on pin
41100c08:	e0bff403 	ldbu	r2,-48(fp)
41100c0c:	10803fcc 	andi	r2,r2,255
41100c10:	1004d1fa 	srli	r2,r2,7
41100c14:	10c03fcc 	andi	r3,r2,255
41100c18:	00900034 	movhi	r2,16384
41100c1c:	10804004 	addi	r2,r2,256
41100c20:	10c00035 	stwio	r3,0(r2)
        Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
41100c24:	e0bff403 	ldbu	r2,-48(fp)
41100c28:	1085883a 	add	r2,r2,r2
41100c2c:	e0bff405 	stb	r2,-48(fp)
        Value32 <<= 1;//result_0 = rl(result_0);// get ready to load lsb
41100c30:	e0bff517 	ldw	r2,-44(fp)
41100c34:	1085883a 	add	r2,r2,r2
41100c38:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_0.0 = sdo; // load lsb
41100c3c:	00900034 	movhi	r2,16384
41100c40:	10804404 	addi	r2,r2,272
41100c44:	10800037 	ldwio	r2,0(r2)
41100c48:	1080004c 	andi	r2,r2,1
41100c4c:	1007883a 	mov	r3,r2
41100c50:	e0bff517 	ldw	r2,-44(fp)
41100c54:	10c4b03a 	or	r2,r2,r3
41100c58:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
41100c5c:	00c00044 	movi	r3,1
41100c60:	00900034 	movhi	r2,16384
41100c64:	10803c04 	addi	r2,r2,240
41100c68:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41100c6c:	010003c4 	movi	r4,15
41100c70:	1112e800 	call	41112e80 <usleep>
        SPI_SCK(0);//sck=0; // clock low
41100c74:	0007883a 	mov	r3,zero
41100c78:	00900034 	movhi	r2,16384
41100c7c:	10803c04 	addi	r2,r2,240
41100c80:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41100c84:	010003c4 	movi	r4,15
41100c88:	1112e800 	call	41112e80 <usleep>
        SPI_CS_N(IcIndex, 1);  // chip select: inactive
//        printf("Timeout \r\n");
        return FALSE;
    }
    
    for(i=0;i<2;i++) // send config bits 7:6,
41100c8c:	e0bff717 	ldw	r2,-36(fp)
41100c90:	10800044 	addi	r2,r2,1
41100c94:	e0bff715 	stw	r2,-36(fp)
41100c98:	e0bff717 	ldw	r2,-36(fp)
41100c9c:	10800090 	cmplti	r2,r2,2
41100ca0:	103fd91e 	bne	r2,zero,41100c08 <__reset+0xbb0e0c08>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // send config, read byte 3
41100ca4:	e03ff715 	stw	zero,-36(fp)
41100ca8:	00002406 	br	41100d3c <POWER_SPI_RW+0x29c>
    {
        SPI_SDI((Config8 & 0x80)?1:0);//sdi=nextch.7; // put data on pin
41100cac:	e0bff403 	ldbu	r2,-48(fp)
41100cb0:	10803fcc 	andi	r2,r2,255
41100cb4:	1004d1fa 	srli	r2,r2,7
41100cb8:	10c03fcc 	andi	r3,r2,255
41100cbc:	00900034 	movhi	r2,16384
41100cc0:	10804004 	addi	r2,r2,256
41100cc4:	10c00035 	stwio	r3,0(r2)
        Config8 <<= 1; //nextch = rl(nextch); // get next config bit ready
41100cc8:	e0bff403 	ldbu	r2,-48(fp)
41100ccc:	1085883a 	add	r2,r2,r2
41100cd0:	e0bff405 	stb	r2,-48(fp)
        
        Value32 <<= 1; //result_3 = rl(result_3);// get ready to load lsb
41100cd4:	e0bff517 	ldw	r2,-44(fp)
41100cd8:	1085883a 	add	r2,r2,r2
41100cdc:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO; //result_3.0 = sdo; // load lsb
41100ce0:	00900034 	movhi	r2,16384
41100ce4:	10804404 	addi	r2,r2,272
41100ce8:	10800037 	ldwio	r2,0(r2)
41100cec:	1080004c 	andi	r2,r2,1
41100cf0:	1007883a 	mov	r3,r2
41100cf4:	e0bff517 	ldw	r2,-44(fp)
41100cf8:	10c4b03a 	or	r2,r2,r3
41100cfc:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
41100d00:	00c00044 	movi	r3,1
41100d04:	00900034 	movhi	r2,16384
41100d08:	10803c04 	addi	r2,r2,240
41100d0c:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41100d10:	010003c4 	movi	r4,15
41100d14:	1112e800 	call	41112e80 <usleep>
        SPI_SCK(0);//sck=0; // clock low
41100d18:	0007883a 	mov	r3,zero
41100d1c:	00900034 	movhi	r2,16384
41100d20:	10803c04 	addi	r2,r2,240
41100d24:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41100d28:	010003c4 	movi	r4,15
41100d2c:	1112e800 	call	41112e80 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // send config, read byte 3
41100d30:	e0bff717 	ldw	r2,-36(fp)
41100d34:	10800044 	addi	r2,r2,1
41100d38:	e0bff715 	stw	r2,-36(fp)
41100d3c:	e0bff717 	ldw	r2,-36(fp)
41100d40:	10800210 	cmplti	r2,r2,8
41100d44:	103fd91e 	bne	r2,zero,41100cac <__reset+0xbb0e0cac>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 2
41100d48:	e03ff715 	stw	zero,-36(fp)
41100d4c:	00001a06 	br	41100db8 <POWER_SPI_RW+0x318>
    {
        Value32 <<= 1; //result_2 = rl(result_2);// get ready to load lsb
41100d50:	e0bff517 	ldw	r2,-44(fp)
41100d54:	1085883a 	add	r2,r2,r2
41100d58:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO; //result_2.0 = sdo; // load lsb
41100d5c:	00900034 	movhi	r2,16384
41100d60:	10804404 	addi	r2,r2,272
41100d64:	10800037 	ldwio	r2,0(r2)
41100d68:	1080004c 	andi	r2,r2,1
41100d6c:	1007883a 	mov	r3,r2
41100d70:	e0bff517 	ldw	r2,-44(fp)
41100d74:	10c4b03a 	or	r2,r2,r3
41100d78:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
41100d7c:	00c00044 	movi	r3,1
41100d80:	00900034 	movhi	r2,16384
41100d84:	10803c04 	addi	r2,r2,240
41100d88:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41100d8c:	010003c4 	movi	r4,15
41100d90:	1112e800 	call	41112e80 <usleep>
        SPI_SCK(0);//sck=0; // clock low
41100d94:	0007883a 	mov	r3,zero
41100d98:	00900034 	movhi	r2,16384
41100d9c:	10803c04 	addi	r2,r2,240
41100da0:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41100da4:	010003c4 	movi	r4,15
41100da8:	1112e800 	call	41112e80 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 2
41100dac:	e0bff717 	ldw	r2,-36(fp)
41100db0:	10800044 	addi	r2,r2,1
41100db4:	e0bff715 	stw	r2,-36(fp)
41100db8:	e0bff717 	ldw	r2,-36(fp)
41100dbc:	10800210 	cmplti	r2,r2,8
41100dc0:	103fe31e 	bne	r2,zero,41100d50 <__reset+0xbb0e0d50>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 1
41100dc4:	e03ff715 	stw	zero,-36(fp)
41100dc8:	00001a06 	br	41100e34 <POWER_SPI_RW+0x394>
    {
        Value32 <<= 1; //result_1 = rl(result_1);// get ready to load lsb
41100dcc:	e0bff517 	ldw	r2,-44(fp)
41100dd0:	1085883a 	add	r2,r2,r2
41100dd4:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_1.0 = sdo; // load lsb
41100dd8:	00900034 	movhi	r2,16384
41100ddc:	10804404 	addi	r2,r2,272
41100de0:	10800037 	ldwio	r2,0(r2)
41100de4:	1080004c 	andi	r2,r2,1
41100de8:	1007883a 	mov	r3,r2
41100dec:	e0bff517 	ldw	r2,-44(fp)
41100df0:	10c4b03a 	or	r2,r2,r3
41100df4:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
41100df8:	00c00044 	movi	r3,1
41100dfc:	00900034 	movhi	r2,16384
41100e00:	10803c04 	addi	r2,r2,240
41100e04:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41100e08:	010003c4 	movi	r4,15
41100e0c:	1112e800 	call	41112e80 <usleep>
        SPI_SCK(0);//sck=0; // clock low
41100e10:	0007883a 	mov	r3,zero
41100e14:	00900034 	movhi	r2,16384
41100e18:	10803c04 	addi	r2,r2,240
41100e1c:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41100e20:	010003c4 	movi	r4,15
41100e24:	1112e800 	call	41112e80 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<8;i++) // read byte 1
41100e28:	e0bff717 	ldw	r2,-36(fp)
41100e2c:	10800044 	addi	r2,r2,1
41100e30:	e0bff715 	stw	r2,-36(fp)
41100e34:	e0bff717 	ldw	r2,-36(fp)
41100e38:	10800210 	cmplti	r2,r2,8
41100e3c:	103fe31e 	bne	r2,zero,41100dcc <__reset+0xbb0e0dcc>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<6;i++) // read byte 0
41100e40:	e03ff715 	stw	zero,-36(fp)
41100e44:	00001a06 	br	41100eb0 <POWER_SPI_RW+0x410>
    {
        Value32 <<= 1;//result_0 = rl(result_0);// get ready to load lsb
41100e48:	e0bff517 	ldw	r2,-44(fp)
41100e4c:	1085883a 	add	r2,r2,r2
41100e50:	e0bff515 	stw	r2,-44(fp)
        Value32 |= SPI_SDO;//result_0.0 = sdo; // load lsb
41100e54:	00900034 	movhi	r2,16384
41100e58:	10804404 	addi	r2,r2,272
41100e5c:	10800037 	ldwio	r2,0(r2)
41100e60:	1080004c 	andi	r2,r2,1
41100e64:	1007883a 	mov	r3,r2
41100e68:	e0bff517 	ldw	r2,-44(fp)
41100e6c:	10c4b03a 	or	r2,r2,r3
41100e70:	e0bff515 	stw	r2,-44(fp)
        
        SPI_SCK(1);//sck=1; // clock high
41100e74:	00c00044 	movi	r3,1
41100e78:	00900034 	movhi	r2,16384
41100e7c:	10803c04 	addi	r2,r2,240
41100e80:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41100e84:	010003c4 	movi	r4,15
41100e88:	1112e800 	call	41112e80 <usleep>
        SPI_SCK(0);//sck=0; // clock low
41100e8c:	0007883a 	mov	r3,zero
41100e90:	00900034 	movhi	r2,16384
41100e94:	10803c04 	addi	r2,r2,240
41100e98:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41100e9c:	010003c4 	movi	r4,15
41100ea0:	1112e800 	call	41112e80 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    
    for(i=0;i<6;i++) // read byte 0
41100ea4:	e0bff717 	ldw	r2,-36(fp)
41100ea8:	10800044 	addi	r2,r2,1
41100eac:	e0bff715 	stw	r2,-36(fp)
41100eb0:	e0bff717 	ldw	r2,-36(fp)
41100eb4:	10800190 	cmplti	r2,r2,6
41100eb8:	103fe31e 	bne	r2,zero,41100e48 <__reset+0xbb0e0e48>
        SPI_SCK(1);//sck=1; // clock high
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    SPI_SCK(1);
41100ebc:	00c00044 	movi	r3,1
41100ec0:	00900034 	movhi	r2,16384
41100ec4:	10803c04 	addi	r2,r2,240
41100ec8:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
41100ecc:	010003c4 	movi	r4,15
41100ed0:	1112e800 	call	41112e80 <usleep>
    SPI_CS_N(IcIndex, 1);  // chip select: inactive
41100ed4:	00c000c4 	movi	r3,3
41100ed8:	00900034 	movhi	r2,16384
41100edc:	10803804 	addi	r2,r2,224
41100ee0:	10c00035 	stwio	r3,0(r2)
    
    // check parity
    nZeroCnt = 0;
41100ee4:	e03ff915 	stw	zero,-28(fp)
    Mask32 = 0x01;
41100ee8:	00800044 	movi	r2,1
41100eec:	e0bff615 	stw	r2,-40(fp)
    for(i=0;i<32;i++){
41100ef0:	e03ff715 	stw	zero,-36(fp)
41100ef4:	00000d06 	br	41100f2c <POWER_SPI_RW+0x48c>
        if ((Value32 & Mask32) == 0x00){
41100ef8:	e0fff517 	ldw	r3,-44(fp)
41100efc:	e0bff617 	ldw	r2,-40(fp)
41100f00:	1884703a 	and	r2,r3,r2
41100f04:	1000031e 	bne	r2,zero,41100f14 <POWER_SPI_RW+0x474>
            nZeroCnt++;
41100f08:	e0bff917 	ldw	r2,-28(fp)
41100f0c:	10800044 	addi	r2,r2,1
41100f10:	e0bff915 	stw	r2,-28(fp)
        }
        Mask32 <<= 1;
41100f14:	e0bff617 	ldw	r2,-40(fp)
41100f18:	1085883a 	add	r2,r2,r2
41100f1c:	e0bff615 	stw	r2,-40(fp)
    SPI_CS_N(IcIndex, 1);  // chip select: inactive
    
    // check parity
    nZeroCnt = 0;
    Mask32 = 0x01;
    for(i=0;i<32;i++){
41100f20:	e0bff717 	ldw	r2,-36(fp)
41100f24:	10800044 	addi	r2,r2,1
41100f28:	e0bff715 	stw	r2,-36(fp)
41100f2c:	e0bff717 	ldw	r2,-36(fp)
41100f30:	10800810 	cmplti	r2,r2,32
41100f34:	103ff01e 	bne	r2,zero,41100ef8 <__reset+0xbb0e0ef8>
        if ((Value32 & Mask32) == 0x00){
            nZeroCnt++;
        }
        Mask32 <<= 1;
    }
    bSuccess = (nZeroCnt&0x01)?FALSE:TRUE;
41100f38:	e0bff917 	ldw	r2,-28(fp)
41100f3c:	1080004c 	andi	r2,r2,1
41100f40:	1005003a 	cmpeq	r2,r2,zero
41100f44:	10803fcc 	andi	r2,r2,255
41100f48:	e0bffb15 	stw	r2,-20(fp)
    if (!bSuccess){
41100f4c:	e0bffb17 	ldw	r2,-20(fp)
41100f50:	1000021e 	bne	r2,zero,41100f5c <POWER_SPI_RW+0x4bc>
//        printf("Parity Check Error \r\n");
        return FALSE;
41100f54:	0005883a 	mov	r2,zero
41100f58:	00000406 	br	41100f6c <POWER_SPI_RW+0x4cc>
    }        
    
    
    *pValue = Value32;
41100f5c:	e0800317 	ldw	r2,12(fp)
41100f60:	e0fff517 	ldw	r3,-44(fp)
41100f64:	10c00015 	stw	r3,0(r2)
    
    return bSuccess;
41100f68:	e0bffb17 	ldw	r2,-20(fp)
}
41100f6c:	e037883a 	mov	sp,fp
41100f70:	dfc00117 	ldw	ra,4(sp)
41100f74:	df000017 	ldw	fp,0(sp)
41100f78:	dec00204 	addi	sp,sp,8
41100f7c:	f800283a 	ret

41100f80 <RTCC_SPI_R_MAC>:
#define SPI_SDO       (IORD_ALTERA_AVALON_PIO_DATA(RTCC_SDO_BASE) & 0x01)
#define SPI_DELAY     usleep(15)  // based on 50MHZ of CPU clock

// Note. SCK: typical 19.2KHZ (53 ms)
bool RTCC_SPI_R_MAC(alt_u8 uc_EUI48_array[6])
{
41100f80:	defff404 	addi	sp,sp,-48
41100f84:	dfc00b15 	stw	ra,44(sp)
41100f88:	df000a15 	stw	fp,40(sp)
41100f8c:	df000a04 	addi	fp,sp,40
41100f90:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = FALSE;
41100f94:	e03ffc15 	stw	zero,-16(fp)

    alt_u8 uc_EUI48_B0 = 0;
41100f98:	e03ff905 	stb	zero,-28(fp)
    alt_u8 uc_EUI48_B1 = 0;
41100f9c:	e03ff945 	stb	zero,-27(fp)
    alt_u8 uc_EUI48_B2 = 0;
41100fa0:	e03ff985 	stb	zero,-26(fp)
    alt_u8 uc_EUI48_B3 = 0;
41100fa4:	e03ff9c5 	stb	zero,-25(fp)
    alt_u8 uc_EUI48_B4 = 0;
41100fa8:	e03ffa05 	stb	zero,-24(fp)
    alt_u8 uc_EUI48_B5 = 0;
41100fac:	e03ffa45 	stb	zero,-23(fp)

    alt_u8 uc_sdi_mask;

    const alt_u8 uc_EUI48_B0_addr = 0x02;
41100fb0:	00800084 	movi	r2,2
41100fb4:	e0bffd05 	stb	r2,-12(fp)
    const alt_u8 uc_EUI48_B1_addr = 0x03;
41100fb8:	008000c4 	movi	r2,3
41100fbc:	e0bffd45 	stb	r2,-11(fp)
    const alt_u8 uc_EUI48_B2_addr = 0x04;
41100fc0:	00800104 	movi	r2,4
41100fc4:	e0bffd85 	stb	r2,-10(fp)
    const alt_u8 uc_EUI48_B3_addr = 0x05;
41100fc8:	00800144 	movi	r2,5
41100fcc:	e0bffdc5 	stb	r2,-9(fp)
    const alt_u8 uc_EUI48_B4_addr = 0x06;
41100fd0:	00800184 	movi	r2,6
41100fd4:	e0bffe05 	stb	r2,-8(fp)
    const alt_u8 uc_EUI48_B5_addr = 0x07;
41100fd8:	008001c4 	movi	r2,7
41100fdc:	e0bffe45 	stb	r2,-7(fp)

    const alt_u8 uc_IDREAD_cmd = 0x33;
41100fe0:	00800cc4 	movi	r2,51
41100fe4:	e0bffe85 	stb	r2,-6(fp)

    int i = 0;
41100fe8:	e03ffb15 	stw	zero,-20(fp)
    
    //Pull CS_n Low
    SPI_SCK(0);
41100fec:	0007883a 	mov	r3,zero
41100ff0:	00900034 	movhi	r2,16384
41100ff4:	10801c04 	addi	r2,r2,112
41100ff8:	10c00035 	stwio	r3,0(r2)
    SPI_CS_N(0);
41100ffc:	0007883a 	mov	r3,zero
41101000:	00900034 	movhi	r2,16384
41101004:	10801804 	addi	r2,r2,96
41101008:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
4110100c:	010003c4 	movi	r4,15
41101010:	1112e800 	call	41112e80 <usleep>

    //Send IDREAD (0011 0011)
    uc_sdi_mask = 0x01;
41101014:	00800044 	movi	r2,1
41101018:	e0bffa85 	stb	r2,-22(fp)
    for(i=0;i<8;i++) // send IDREAD
4110101c:	e03ffb15 	stw	zero,-20(fp)
41101020:	00001b06 	br	41101090 <RTCC_SPI_R_MAC+0x110>
    {
    	SPI_SDI((uc_IDREAD_cmd & uc_sdi_mask)?1:0);
41101024:	e0fffe83 	ldbu	r3,-6(fp)
41101028:	e0bffa83 	ldbu	r2,-22(fp)
4110102c:	1884703a 	and	r2,r3,r2
41101030:	10803fcc 	andi	r2,r2,255
41101034:	1004c03a 	cmpne	r2,r2,zero
41101038:	10c03fcc 	andi	r3,r2,255
4110103c:	00900034 	movhi	r2,16384
41101040:	10802004 	addi	r2,r2,128
41101044:	10c00035 	stwio	r3,0(r2)
    	uc_sdi_mask <<= 1;
41101048:	e0bffa83 	ldbu	r2,-22(fp)
4110104c:	1085883a 	add	r2,r2,r2
41101050:	e0bffa85 	stb	r2,-22(fp)

        SPI_SCK(1);//sck=1; // clock high
41101054:	00c00044 	movi	r3,1
41101058:	00900034 	movhi	r2,16384
4110105c:	10801c04 	addi	r2,r2,112
41101060:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41101064:	010003c4 	movi	r4,15
41101068:	1112e800 	call	41112e80 <usleep>
        SPI_SCK(0);//sck=0; // clock low
4110106c:	0007883a 	mov	r3,zero
41101070:	00900034 	movhi	r2,16384
41101074:	10801c04 	addi	r2,r2,112
41101078:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
4110107c:	010003c4 	movi	r4,15
41101080:	1112e800 	call	41112e80 <usleep>
    SPI_CS_N(0);
    SPI_DELAY;

    //Send IDREAD (0011 0011)
    uc_sdi_mask = 0x01;
    for(i=0;i<8;i++) // send IDREAD
41101084:	e0bffb17 	ldw	r2,-20(fp)
41101088:	10800044 	addi	r2,r2,1
4110108c:	e0bffb15 	stw	r2,-20(fp)
41101090:	e0bffb17 	ldw	r2,-20(fp)
41101094:	10800210 	cmplti	r2,r2,8
41101098:	103fe21e 	bne	r2,zero,41101024 <__reset+0xbb0e1024>
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

    //Send Address (0x02 - 0x07)
    uc_sdi_mask = 0x01;
4110109c:	00800044 	movi	r2,1
411010a0:	e0bffa85 	stb	r2,-22(fp)
    for(i=0;i<8;i++) // send IDREAD
411010a4:	e03ffb15 	stw	zero,-20(fp)
411010a8:	00001b06 	br	41101118 <RTCC_SPI_R_MAC+0x198>
    {
    	SPI_SDI((uc_EUI48_B0_addr & uc_sdi_mask)?1:0);
411010ac:	e0fffd03 	ldbu	r3,-12(fp)
411010b0:	e0bffa83 	ldbu	r2,-22(fp)
411010b4:	1884703a 	and	r2,r3,r2
411010b8:	10803fcc 	andi	r2,r2,255
411010bc:	1004c03a 	cmpne	r2,r2,zero
411010c0:	10c03fcc 	andi	r3,r2,255
411010c4:	00900034 	movhi	r2,16384
411010c8:	10802004 	addi	r2,r2,128
411010cc:	10c00035 	stwio	r3,0(r2)
    	uc_sdi_mask <<= 1;
411010d0:	e0bffa83 	ldbu	r2,-22(fp)
411010d4:	1085883a 	add	r2,r2,r2
411010d8:	e0bffa85 	stb	r2,-22(fp)

        SPI_SCK(1);//sck=1; // clock high
411010dc:	00c00044 	movi	r3,1
411010e0:	00900034 	movhi	r2,16384
411010e4:	10801c04 	addi	r2,r2,112
411010e8:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
411010ec:	010003c4 	movi	r4,15
411010f0:	1112e800 	call	41112e80 <usleep>
        SPI_SCK(0);//sck=0; // clock low
411010f4:	0007883a 	mov	r3,zero
411010f8:	00900034 	movhi	r2,16384
411010fc:	10801c04 	addi	r2,r2,112
41101100:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41101104:	010003c4 	movi	r4,15
41101108:	1112e800 	call	41112e80 <usleep>
        SPI_DELAY;
    }

    //Send Address (0x02 - 0x07)
    uc_sdi_mask = 0x01;
    for(i=0;i<8;i++) // send IDREAD
4110110c:	e0bffb17 	ldw	r2,-20(fp)
41101110:	10800044 	addi	r2,r2,1
41101114:	e0bffb15 	stw	r2,-20(fp)
41101118:	e0bffb17 	ldw	r2,-20(fp)
4110111c:	10800210 	cmplti	r2,r2,8
41101120:	103fe21e 	bne	r2,zero,411010ac <__reset+0xbb0e10ac>
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

    //Read MAC (EUI-48, 6 bytes)
    uc_EUI48_B0 = 0;
41101124:	e03ff905 	stb	zero,-28(fp)
    for(i=0;i<8;i++) // read byte 0
41101128:	e03ffb15 	stw	zero,-20(fp)
4110112c:	00001a06 	br	41101198 <RTCC_SPI_R_MAC+0x218>
    {
    	uc_EUI48_B0 <<= 1;
41101130:	e0bff903 	ldbu	r2,-28(fp)
41101134:	1085883a 	add	r2,r2,r2
41101138:	e0bff905 	stb	r2,-28(fp)
    	uc_EUI48_B0 |= SPI_SDO;
4110113c:	00900034 	movhi	r2,16384
41101140:	10802404 	addi	r2,r2,144
41101144:	10800037 	ldwio	r2,0(r2)
41101148:	1080004c 	andi	r2,r2,1
4110114c:	1007883a 	mov	r3,r2
41101150:	e0bff903 	ldbu	r2,-28(fp)
41101154:	1884b03a 	or	r2,r3,r2
41101158:	e0bff905 	stb	r2,-28(fp)

        SPI_SCK(1);//sck=1; // clock high
4110115c:	00c00044 	movi	r3,1
41101160:	00900034 	movhi	r2,16384
41101164:	10801c04 	addi	r2,r2,112
41101168:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
4110116c:	010003c4 	movi	r4,15
41101170:	1112e800 	call	41112e80 <usleep>
        SPI_SCK(0);//sck=0; // clock low
41101174:	0007883a 	mov	r3,zero
41101178:	00900034 	movhi	r2,16384
4110117c:	10801c04 	addi	r2,r2,112
41101180:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41101184:	010003c4 	movi	r4,15
41101188:	1112e800 	call	41112e80 <usleep>
        SPI_DELAY;
    }

    //Read MAC (EUI-48, 6 bytes)
    uc_EUI48_B0 = 0;
    for(i=0;i<8;i++) // read byte 0
4110118c:	e0bffb17 	ldw	r2,-20(fp)
41101190:	10800044 	addi	r2,r2,1
41101194:	e0bffb15 	stw	r2,-20(fp)
41101198:	e0bffb17 	ldw	r2,-20(fp)
4110119c:	10800210 	cmplti	r2,r2,8
411011a0:	103fe31e 	bne	r2,zero,41101130 <__reset+0xbb0e1130>
        SPI_SCK(1);//sck=1; // clock high
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    uc_EUI48_B1 = 0;
411011a4:	e03ff945 	stb	zero,-27(fp)
    for(i=0;i<8;i++) // read byte 1
411011a8:	e03ffb15 	stw	zero,-20(fp)
411011ac:	00001a06 	br	41101218 <RTCC_SPI_R_MAC+0x298>
    {
    	uc_EUI48_B1 <<= 1;
411011b0:	e0bff943 	ldbu	r2,-27(fp)
411011b4:	1085883a 	add	r2,r2,r2
411011b8:	e0bff945 	stb	r2,-27(fp)
    	uc_EUI48_B1 |= SPI_SDO;
411011bc:	00900034 	movhi	r2,16384
411011c0:	10802404 	addi	r2,r2,144
411011c4:	10800037 	ldwio	r2,0(r2)
411011c8:	1080004c 	andi	r2,r2,1
411011cc:	1007883a 	mov	r3,r2
411011d0:	e0bff943 	ldbu	r2,-27(fp)
411011d4:	1884b03a 	or	r2,r3,r2
411011d8:	e0bff945 	stb	r2,-27(fp)

        SPI_SCK(1);//sck=1; // clock high
411011dc:	00c00044 	movi	r3,1
411011e0:	00900034 	movhi	r2,16384
411011e4:	10801c04 	addi	r2,r2,112
411011e8:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
411011ec:	010003c4 	movi	r4,15
411011f0:	1112e800 	call	41112e80 <usleep>
        SPI_SCK(0);//sck=0; // clock low
411011f4:	0007883a 	mov	r3,zero
411011f8:	00900034 	movhi	r2,16384
411011fc:	10801c04 	addi	r2,r2,112
41101200:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41101204:	010003c4 	movi	r4,15
41101208:	1112e800 	call	41112e80 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    uc_EUI48_B1 = 0;
    for(i=0;i<8;i++) // read byte 1
4110120c:	e0bffb17 	ldw	r2,-20(fp)
41101210:	10800044 	addi	r2,r2,1
41101214:	e0bffb15 	stw	r2,-20(fp)
41101218:	e0bffb17 	ldw	r2,-20(fp)
4110121c:	10800210 	cmplti	r2,r2,8
41101220:	103fe31e 	bne	r2,zero,411011b0 <__reset+0xbb0e11b0>
        SPI_SCK(1);//sck=1; // clock high
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    uc_EUI48_B2 = 0;
41101224:	e03ff985 	stb	zero,-26(fp)
    for(i=0;i<8;i++) // read byte 2
41101228:	e03ffb15 	stw	zero,-20(fp)
4110122c:	00001a06 	br	41101298 <RTCC_SPI_R_MAC+0x318>
    {
    	uc_EUI48_B2 <<= 1;
41101230:	e0bff983 	ldbu	r2,-26(fp)
41101234:	1085883a 	add	r2,r2,r2
41101238:	e0bff985 	stb	r2,-26(fp)
    	uc_EUI48_B2 |= SPI_SDO;
4110123c:	00900034 	movhi	r2,16384
41101240:	10802404 	addi	r2,r2,144
41101244:	10800037 	ldwio	r2,0(r2)
41101248:	1080004c 	andi	r2,r2,1
4110124c:	1007883a 	mov	r3,r2
41101250:	e0bff983 	ldbu	r2,-26(fp)
41101254:	1884b03a 	or	r2,r3,r2
41101258:	e0bff985 	stb	r2,-26(fp)

        SPI_SCK(1);//sck=1; // clock high
4110125c:	00c00044 	movi	r3,1
41101260:	00900034 	movhi	r2,16384
41101264:	10801c04 	addi	r2,r2,112
41101268:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
4110126c:	010003c4 	movi	r4,15
41101270:	1112e800 	call	41112e80 <usleep>
        SPI_SCK(0);//sck=0; // clock low
41101274:	0007883a 	mov	r3,zero
41101278:	00900034 	movhi	r2,16384
4110127c:	10801c04 	addi	r2,r2,112
41101280:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41101284:	010003c4 	movi	r4,15
41101288:	1112e800 	call	41112e80 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    uc_EUI48_B2 = 0;
    for(i=0;i<8;i++) // read byte 2
4110128c:	e0bffb17 	ldw	r2,-20(fp)
41101290:	10800044 	addi	r2,r2,1
41101294:	e0bffb15 	stw	r2,-20(fp)
41101298:	e0bffb17 	ldw	r2,-20(fp)
4110129c:	10800210 	cmplti	r2,r2,8
411012a0:	103fe31e 	bne	r2,zero,41101230 <__reset+0xbb0e1230>
        SPI_SCK(1);//sck=1; // clock high
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    uc_EUI48_B3 = 0;
411012a4:	e03ff9c5 	stb	zero,-25(fp)
    for(i=0;i<8;i++) // read byte 3
411012a8:	e03ffb15 	stw	zero,-20(fp)
411012ac:	00001a06 	br	41101318 <RTCC_SPI_R_MAC+0x398>
    {
    	uc_EUI48_B3 <<= 1;
411012b0:	e0bff9c3 	ldbu	r2,-25(fp)
411012b4:	1085883a 	add	r2,r2,r2
411012b8:	e0bff9c5 	stb	r2,-25(fp)
    	uc_EUI48_B3 |= SPI_SDO;
411012bc:	00900034 	movhi	r2,16384
411012c0:	10802404 	addi	r2,r2,144
411012c4:	10800037 	ldwio	r2,0(r2)
411012c8:	1080004c 	andi	r2,r2,1
411012cc:	1007883a 	mov	r3,r2
411012d0:	e0bff9c3 	ldbu	r2,-25(fp)
411012d4:	1884b03a 	or	r2,r3,r2
411012d8:	e0bff9c5 	stb	r2,-25(fp)

        SPI_SCK(1);//sck=1; // clock high
411012dc:	00c00044 	movi	r3,1
411012e0:	00900034 	movhi	r2,16384
411012e4:	10801c04 	addi	r2,r2,112
411012e8:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
411012ec:	010003c4 	movi	r4,15
411012f0:	1112e800 	call	41112e80 <usleep>
        SPI_SCK(0);//sck=0; // clock low
411012f4:	0007883a 	mov	r3,zero
411012f8:	00900034 	movhi	r2,16384
411012fc:	10801c04 	addi	r2,r2,112
41101300:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41101304:	010003c4 	movi	r4,15
41101308:	1112e800 	call	41112e80 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    uc_EUI48_B3 = 0;
    for(i=0;i<8;i++) // read byte 3
4110130c:	e0bffb17 	ldw	r2,-20(fp)
41101310:	10800044 	addi	r2,r2,1
41101314:	e0bffb15 	stw	r2,-20(fp)
41101318:	e0bffb17 	ldw	r2,-20(fp)
4110131c:	10800210 	cmplti	r2,r2,8
41101320:	103fe31e 	bne	r2,zero,411012b0 <__reset+0xbb0e12b0>
        SPI_SCK(1);//sck=1; // clock high
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    uc_EUI48_B4 = 0;
41101324:	e03ffa05 	stb	zero,-24(fp)
    for(i=0;i<8;i++) // read byte 4
41101328:	e03ffb15 	stw	zero,-20(fp)
4110132c:	00001a06 	br	41101398 <RTCC_SPI_R_MAC+0x418>
    {
    	uc_EUI48_B4 <<= 1;
41101330:	e0bffa03 	ldbu	r2,-24(fp)
41101334:	1085883a 	add	r2,r2,r2
41101338:	e0bffa05 	stb	r2,-24(fp)
    	uc_EUI48_B4 |= SPI_SDO;
4110133c:	00900034 	movhi	r2,16384
41101340:	10802404 	addi	r2,r2,144
41101344:	10800037 	ldwio	r2,0(r2)
41101348:	1080004c 	andi	r2,r2,1
4110134c:	1007883a 	mov	r3,r2
41101350:	e0bffa03 	ldbu	r2,-24(fp)
41101354:	1884b03a 	or	r2,r3,r2
41101358:	e0bffa05 	stb	r2,-24(fp)

        SPI_SCK(1);//sck=1; // clock high
4110135c:	00c00044 	movi	r3,1
41101360:	00900034 	movhi	r2,16384
41101364:	10801c04 	addi	r2,r2,112
41101368:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
4110136c:	010003c4 	movi	r4,15
41101370:	1112e800 	call	41112e80 <usleep>
        SPI_SCK(0);//sck=0; // clock low
41101374:	0007883a 	mov	r3,zero
41101378:	00900034 	movhi	r2,16384
4110137c:	10801c04 	addi	r2,r2,112
41101380:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41101384:	010003c4 	movi	r4,15
41101388:	1112e800 	call	41112e80 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    uc_EUI48_B4 = 0;
    for(i=0;i<8;i++) // read byte 4
4110138c:	e0bffb17 	ldw	r2,-20(fp)
41101390:	10800044 	addi	r2,r2,1
41101394:	e0bffb15 	stw	r2,-20(fp)
41101398:	e0bffb17 	ldw	r2,-20(fp)
4110139c:	10800210 	cmplti	r2,r2,8
411013a0:	103fe31e 	bne	r2,zero,41101330 <__reset+0xbb0e1330>
        SPI_SCK(1);//sck=1; // clock high
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    uc_EUI48_B5 = 0;
411013a4:	e03ffa45 	stb	zero,-23(fp)
    for(i=0;i<8;i++) // read byte 5
411013a8:	e03ffb15 	stw	zero,-20(fp)
411013ac:	00001a06 	br	41101418 <RTCC_SPI_R_MAC+0x498>
    {
    	uc_EUI48_B5 <<= 1;
411013b0:	e0bffa43 	ldbu	r2,-23(fp)
411013b4:	1085883a 	add	r2,r2,r2
411013b8:	e0bffa45 	stb	r2,-23(fp)
    	uc_EUI48_B5 |= SPI_SDO;
411013bc:	00900034 	movhi	r2,16384
411013c0:	10802404 	addi	r2,r2,144
411013c4:	10800037 	ldwio	r2,0(r2)
411013c8:	1080004c 	andi	r2,r2,1
411013cc:	1007883a 	mov	r3,r2
411013d0:	e0bffa43 	ldbu	r2,-23(fp)
411013d4:	1884b03a 	or	r2,r3,r2
411013d8:	e0bffa45 	stb	r2,-23(fp)

        SPI_SCK(1);//sck=1; // clock high
411013dc:	00c00044 	movi	r3,1
411013e0:	00900034 	movhi	r2,16384
411013e4:	10801c04 	addi	r2,r2,112
411013e8:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
411013ec:	010003c4 	movi	r4,15
411013f0:	1112e800 	call	41112e80 <usleep>
        SPI_SCK(0);//sck=0; // clock low
411013f4:	0007883a 	mov	r3,zero
411013f8:	00900034 	movhi	r2,16384
411013fc:	10801c04 	addi	r2,r2,112
41101400:	10c00035 	stwio	r3,0(r2)
        SPI_DELAY;
41101404:	010003c4 	movi	r4,15
41101408:	1112e800 	call	41112e80 <usleep>
        SPI_DELAY;
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }
    uc_EUI48_B5 = 0;
    for(i=0;i<8;i++) // read byte 5
4110140c:	e0bffb17 	ldw	r2,-20(fp)
41101410:	10800044 	addi	r2,r2,1
41101414:	e0bffb15 	stw	r2,-20(fp)
41101418:	e0bffb17 	ldw	r2,-20(fp)
4110141c:	10800210 	cmplti	r2,r2,8
41101420:	103fe31e 	bne	r2,zero,411013b0 <__reset+0xbb0e13b0>
        SPI_SCK(0);//sck=0; // clock low
        SPI_DELAY;
    }

    // End communication
    SPI_SCK(0);
41101424:	0007883a 	mov	r3,zero
41101428:	00900034 	movhi	r2,16384
4110142c:	10801c04 	addi	r2,r2,112
41101430:	10c00035 	stwio	r3,0(r2)
    SPI_DELAY;
41101434:	010003c4 	movi	r4,15
41101438:	1112e800 	call	41112e80 <usleep>
    SPI_CS_N(1);
4110143c:	00c00044 	movi	r3,1
41101440:	00900034 	movhi	r2,16384
41101444:	10801804 	addi	r2,r2,96
41101448:	10c00035 	stwio	r3,0(r2)

    bSuccess = TRUE;
4110144c:	00800044 	movi	r2,1
41101450:	e0bffc15 	stw	r2,-16(fp)
    
    uc_EUI48_array[0] = uc_EUI48_B0;
41101454:	e0bfff17 	ldw	r2,-4(fp)
41101458:	e0fff903 	ldbu	r3,-28(fp)
4110145c:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[1] = uc_EUI48_B1;
41101460:	e0bfff17 	ldw	r2,-4(fp)
41101464:	10800044 	addi	r2,r2,1
41101468:	e0fff943 	ldbu	r3,-27(fp)
4110146c:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[2] = uc_EUI48_B2;
41101470:	e0bfff17 	ldw	r2,-4(fp)
41101474:	10800084 	addi	r2,r2,2
41101478:	e0fff983 	ldbu	r3,-26(fp)
4110147c:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[3] = uc_EUI48_B3;
41101480:	e0bfff17 	ldw	r2,-4(fp)
41101484:	108000c4 	addi	r2,r2,3
41101488:	e0fff9c3 	ldbu	r3,-25(fp)
4110148c:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[4] = uc_EUI48_B4;
41101490:	e0bfff17 	ldw	r2,-4(fp)
41101494:	10800104 	addi	r2,r2,4
41101498:	e0fffa03 	ldbu	r3,-24(fp)
4110149c:	10c00005 	stb	r3,0(r2)
    uc_EUI48_array[5] = uc_EUI48_B5;
411014a0:	e0bfff17 	ldw	r2,-4(fp)
411014a4:	10800144 	addi	r2,r2,5
411014a8:	e0fffa43 	ldbu	r3,-23(fp)
411014ac:	10c00005 	stb	r3,0(r2)

    printf("RTCC EUI-48 MAC Address: 0x%x%x%x%x%x%x", uc_EUI48_B5, uc_EUI48_B4, uc_EUI48_B3, uc_EUI48_B2, uc_EUI48_B1, uc_EUI48_B0);
411014b0:	e17ffa43 	ldbu	r5,-23(fp)
411014b4:	e1bffa03 	ldbu	r6,-24(fp)
411014b8:	e1fff9c3 	ldbu	r7,-25(fp)
411014bc:	e0bff983 	ldbu	r2,-26(fp)
411014c0:	e0fff943 	ldbu	r3,-27(fp)
411014c4:	e13ff903 	ldbu	r4,-28(fp)
411014c8:	d9000215 	stw	r4,8(sp)
411014cc:	d8c00115 	stw	r3,4(sp)
411014d0:	d8800015 	stw	r2,0(sp)
411014d4:	01104474 	movhi	r4,16657
411014d8:	211efb04 	addi	r4,r4,31724
411014dc:	11063e40 	call	411063e4 <printf>

    return bSuccess;
411014e0:	e0bffc17 	ldw	r2,-16(fp)
}
411014e4:	e037883a 	mov	sp,fp
411014e8:	dfc00117 	ldw	ra,4(sp)
411014ec:	df000017 	ldw	fp,0(sp)
411014f0:	dec00204 	addi	sp,sp,8
411014f4:	f800283a 	ret

411014f8 <SSDP_CONFIG>:
 *
 * @retval TRUE : Sucesso
 * @retval FALSE : Configurao no especificada
 *
 */
bool SSDP_CONFIG(alt_u8 SsdpConfig){
411014f8:	defffd04 	addi	sp,sp,-12
411014fc:	df000215 	stw	fp,8(sp)
41101500:	df000204 	addi	fp,sp,8
41101504:	2005883a 	mov	r2,r4
41101508:	e0bfff05 	stb	r2,-4(fp)

    switch(SsdpConfig){
4110150c:	e0bfff03 	ldbu	r2,-4(fp)
41101510:	10c00168 	cmpgeui	r3,r2,5
41101514:	18001c1e 	bne	r3,zero,41101588 <SSDP_CONFIG+0x90>
41101518:	100690ba 	slli	r3,r2,2
4110151c:	00904434 	movhi	r2,16656
41101520:	10854c04 	addi	r2,r2,5424
41101524:	1885883a 	add	r2,r3,r2
41101528:	10800017 	ldw	r2,0(r2)
4110152c:	1000683a 	jmp	r2
41101530:	41101544 	addi	r4,r8,16469
41101534:	41101550 	cmplti	r4,r8,16469
41101538:	4110155c 	xori	r4,r8,16469
4110153c:	41101570 	cmpltui	r4,r8,16469
41101540:	41101580 	call	44110158 <__alt_mem_descriptor_memory+0x2f0f958>
	    case SSDP_NORMAL_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_UNLOCK_MASK);
41101544:	00800cc4 	movi	r2,51
41101548:	d0a01705 	stb	r2,-32676(gp)
	    break;
4110154c:	00001006 	br	41101590 <SSDP_CONFIG+0x98>
		
	    case SSDP_TEST_MODE:
	        SspdConfigControl = (SSDP_ON_MASK | SSDP_TEST_MASK);
41101550:	00801544 	movi	r2,85
41101554:	d0a01705 	stb	r2,-32676(gp)
	    break;
41101558:	00000d06 	br	41101590 <SSDP_CONFIG+0x98>
		
	    case SSDP_LOCK:
	        SspdConfigControl &= (~SSDP_UNLOCK_MASK);
4110155c:	d0e01703 	ldbu	r3,-32676(gp)
41101560:	00bff744 	movi	r2,-35
41101564:	1884703a 	and	r2,r3,r2
41101568:	d0a01705 	stb	r2,-32676(gp)
	    break;
4110156c:	00000806 	br	41101590 <SSDP_CONFIG+0x98>
		
	    case SSDP_UNLOCK:
	        SspdConfigControl |= SSDP_UNLOCK_MASK;
41101570:	d0a01703 	ldbu	r2,-32676(gp)
41101574:	10800894 	ori	r2,r2,34
41101578:	d0a01705 	stb	r2,-32676(gp)
	    break;
4110157c:	00000406 	br	41101590 <SSDP_CONFIG+0x98>
		
	    case SSDP_OFF:
	        SspdConfigControl = SSDP_OFF_MASK;
41101580:	d0201705 	stb	zero,-32676(gp)
	    break;
41101584:	00000206 	br	41101590 <SSDP_CONFIG+0x98>
		
		default:
		    return FALSE;
41101588:	0005883a 	mov	r2,zero
4110158c:	00000806 	br	411015b0 <SSDP_CONFIG+0xb8>
	}

	alt_u32 *pSsdpAddr = SSDP_BASE;
41101590:	00900034 	movhi	r2,16384
41101594:	10808004 	addi	r2,r2,512
41101598:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_CONTROL_REG_OFFSET) = (alt_u32) SspdConfigControl;
4110159c:	d0a01703 	ldbu	r2,-32676(gp)
411015a0:	10c03fcc 	andi	r3,r2,255
411015a4:	e0bffe17 	ldw	r2,-8(fp)
411015a8:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
411015ac:	00800044 	movi	r2,1
}
411015b0:	e037883a 	mov	sp,fp
411015b4:	df000017 	ldw	fp,0(sp)
411015b8:	dec00104 	addi	sp,sp,4
411015bc:	f800283a 	ret

411015c0 <SSDP_UPDATE>:
 * @param [in] SsdpData Dado a ser colocado no display de sete segmentos, do tipo unsigned char (alt_u8)
 *
 * @retval TRUE : Sucesso
 *
 */
bool SSDP_UPDATE(alt_u8 SsdpData){
411015c0:	defffd04 	addi	sp,sp,-12
411015c4:	df000215 	stw	fp,8(sp)
411015c8:	df000204 	addi	fp,sp,8
411015cc:	2005883a 	mov	r2,r4
411015d0:	e0bfff05 	stb	r2,-4(fp)

	alt_u32 *pSsdpAddr = SSDP_BASE;
411015d4:	00900034 	movhi	r2,16384
411015d8:	10808004 	addi	r2,r2,512
411015dc:	e0bffe15 	stw	r2,-8(fp)
	*(pSsdpAddr + SSDP_DATA_REG_OFFSET) = (alt_u32) SsdpData;
411015e0:	e0bffe17 	ldw	r2,-8(fp)
411015e4:	10800104 	addi	r2,r2,4
411015e8:	e0ffff03 	ldbu	r3,-4(fp)
411015ec:	10c00015 	stw	r3,0(r2)
	
	return TRUE;
411015f0:	00800044 	movi	r2,1
}
411015f4:	e037883a 	mov	sp,fp
411015f8:	df000017 	ldw	fp,0(sp)
411015fc:	dec00104 	addi	sp,sp,4
41101600:	f800283a 	ret

41101604 <DDR2_EEPROM_TEST>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_EEPROM_TEST(alt_u8 MemoryId){
41101604:	defff604 	addi	sp,sp,-40
41101608:	dfc00915 	stw	ra,36(sp)
4110160c:	df000815 	stw	fp,32(sp)
41101610:	df000804 	addi	fp,sp,32
41101614:	2005883a 	mov	r2,r4
41101618:	e0bfff05 	stb	r2,-4(fp)

  printf("===== DE4 DDR2 EEPROM Test =====\n");
4110161c:	01104474 	movhi	r4,16657
41101620:	211f0504 	addi	r4,r4,31764
41101624:	11065000 	call	41106500 <puts>
  const alt_u8 DeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
41101628:	00bfe804 	movi	r2,-96
4110162c:	e0bffd05 	stb	r2,-12(fp)
  bool bSuccess;
  alt_u32 I2cSclBase;
  alt_u32 I2cSdaBase;
  int i;
  
  bSuccess = TRUE;
41101630:	00800044 	movi	r2,1
41101634:	e0bff915 	stw	r2,-28(fp)
  switch (MemoryId) {
41101638:	e0bfff03 	ldbu	r2,-4(fp)
4110163c:	10c00060 	cmpeqi	r3,r2,1
41101640:	1800031e 	bne	r3,zero,41101650 <DDR2_EEPROM_TEST+0x4c>
41101644:	108000a0 	cmpeqi	r2,r2,2
41101648:	1000081e 	bne	r2,zero,4110166c <DDR2_EEPROM_TEST+0x68>
4110164c:	00000e06 	br	41101688 <DDR2_EEPROM_TEST+0x84>
    case DDR2_M1_ID:
      I2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
41101650:	00900034 	movhi	r2,16384
41101654:	10807804 	addi	r2,r2,480
41101658:	e0bffa15 	stw	r2,-24(fp)
      I2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
4110165c:	00900034 	movhi	r2,16384
41101660:	10807c04 	addi	r2,r2,496
41101664:	e0bffb15 	stw	r2,-20(fp)
    break;
41101668:	00000d06 	br	411016a0 <DDR2_EEPROM_TEST+0x9c>
    case DDR2_M2_ID:
      I2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
4110166c:	00900034 	movhi	r2,16384
41101670:	10804804 	addi	r2,r2,288
41101674:	e0bffa15 	stw	r2,-24(fp)
      I2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;      
41101678:	00900034 	movhi	r2,16384
4110167c:	10804c04 	addi	r2,r2,304
41101680:	e0bffb15 	stw	r2,-20(fp)
    break;
41101684:	00000606 	br	411016a0 <DDR2_EEPROM_TEST+0x9c>
    default:
      bSuccess = FALSE;
41101688:	e03ff915 	stw	zero,-28(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
4110168c:	01104474 	movhi	r4,16657
41101690:	211f0e04 	addi	r4,r4,31800
41101694:	11065000 	call	41106500 <puts>
      return bSuccess;
41101698:	e0bff917 	ldw	r2,-28(fp)
4110169c:	00007d06 	br	41101894 <DDR2_EEPROM_TEST+0x290>
  }
  
  alt_u8 ControlAddr, Value;
  printf("DDR2 EEPROM Read Test\n");
411016a0:	01104474 	movhi	r4,16657
411016a4:	211f1a04 	addi	r4,r4,31848
411016a8:	11065000 	call	41106500 <puts>
  usleep(20*1000);
411016ac:	01138804 	movi	r4,20000
411016b0:	1112e800 	call	41112e80 <usleep>
  for(i = 0; i < 256 && bSuccess; i++){
411016b4:	e03ffc15 	stw	zero,-16(fp)
411016b8:	00002006 	br	4110173c <DDR2_EEPROM_TEST+0x138>
    ControlAddr = i;
411016bc:	e0bffc17 	ldw	r2,-16(fp)
411016c0:	e0bffd45 	stb	r2,-11(fp)
    bSuccess = I2C_Read(I2cSclBase, I2cSdaBase, DeviceAddr, ControlAddr, &Value);
411016c4:	e0bffd03 	ldbu	r2,-12(fp)
411016c8:	10c03fcc 	andi	r3,r2,255
411016cc:	18c0201c 	xori	r3,r3,128
411016d0:	18ffe004 	addi	r3,r3,-128
411016d4:	e13ffd43 	ldbu	r4,-11(fp)
411016d8:	e0bffe04 	addi	r2,fp,-8
411016dc:	d8800015 	stw	r2,0(sp)
411016e0:	200f883a 	mov	r7,r4
411016e4:	180d883a 	mov	r6,r3
411016e8:	e17ffb17 	ldw	r5,-20(fp)
411016ec:	e13ffa17 	ldw	r4,-24(fp)
411016f0:	11003d40 	call	411003d4 <I2C_Read>
411016f4:	e0bff915 	stw	r2,-28(fp)
    if (bSuccess){
411016f8:	e0bff917 	ldw	r2,-28(fp)
411016fc:	10000926 	beq	r2,zero,41101724 <DDR2_EEPROM_TEST+0x120>
      printf("EEPROM[%03d]=%02Xh\n", ControlAddr, Value);
41101700:	e0bffd43 	ldbu	r2,-11(fp)
41101704:	e0fffe03 	ldbu	r3,-8(fp)
41101708:	18c03fcc 	andi	r3,r3,255
4110170c:	180d883a 	mov	r6,r3
41101710:	100b883a 	mov	r5,r2
41101714:	01104474 	movhi	r4,16657
41101718:	211f2004 	addi	r4,r4,31872
4110171c:	11063e40 	call	411063e4 <printf>
41101720:	00000306 	br	41101730 <DDR2_EEPROM_TEST+0x12c>
    }else{
      printf("Failed to read EEPROM\n");
41101724:	01104474 	movhi	r4,16657
41101728:	211f2504 	addi	r4,r4,31892
4110172c:	11065000 	call	41106500 <puts>
  }
  
  alt_u8 ControlAddr, Value;
  printf("DDR2 EEPROM Read Test\n");
  usleep(20*1000);
  for(i = 0; i < 256 && bSuccess; i++){
41101730:	e0bffc17 	ldw	r2,-16(fp)
41101734:	10800044 	addi	r2,r2,1
41101738:	e0bffc15 	stw	r2,-16(fp)
4110173c:	e0bffc17 	ldw	r2,-16(fp)
41101740:	10804008 	cmpgei	r2,r2,256
41101744:	1000021e 	bne	r2,zero,41101750 <DDR2_EEPROM_TEST+0x14c>
41101748:	e0bff917 	ldw	r2,-28(fp)
4110174c:	103fdb1e 	bne	r2,zero,411016bc <__reset+0xbb0e16bc>
      printf("EEPROM[%03d]=%02Xh\n", ControlAddr, Value);
    }else{
      printf("Failed to read EEPROM\n");
    }
  }
  if (bSuccess){
41101750:	e0bff917 	ldw	r2,-28(fp)
41101754:	10000426 	beq	r2,zero,41101768 <DDR2_EEPROM_TEST+0x164>
    printf("DDR2 EEPROM Read Test Completed\n\n");
41101758:	01104474 	movhi	r4,16657
4110175c:	211f2b04 	addi	r4,r4,31916
41101760:	11065000 	call	41106500 <puts>
41101764:	00000306 	br	41101774 <DDR2_EEPROM_TEST+0x170>
  } else {
    printf("DDR2 EEPROM Read Test Failed\n\n");
41101768:	01104474 	movhi	r4,16657
4110176c:	211f3404 	addi	r4,r4,31952
41101770:	11065000 	call	41106500 <puts>
  }
  
  printf("DDR2 EEPROM Write Test\n");
41101774:	01104474 	movhi	r4,16657
41101778:	211f3c04 	addi	r4,r4,31984
4110177c:	11065000 	call	41106500 <puts>
  alt_u8 WriteData = 0x12, TestAddr = 128;
41101780:	00800484 	movi	r2,18
41101784:	e0bffd85 	stb	r2,-10(fp)
41101788:	00bfe004 	movi	r2,-128
4110178c:	e0bffdc5 	stb	r2,-9(fp)
  alt_u8 ReadData;
  usleep(20*1000);
41101790:	01138804 	movi	r4,20000
41101794:	1112e800 	call	41112e80 <usleep>
  bSuccess = I2C_Write(I2cSclBase, I2cSdaBase, DeviceAddr, TestAddr, WriteData);
41101798:	e0bffd03 	ldbu	r2,-12(fp)
4110179c:	10c03fcc 	andi	r3,r2,255
411017a0:	18c0201c 	xori	r3,r3,128
411017a4:	18ffe004 	addi	r3,r3,-128
411017a8:	e13ffdc3 	ldbu	r4,-9(fp)
411017ac:	e0bffd83 	ldbu	r2,-10(fp)
411017b0:	d8800015 	stw	r2,0(sp)
411017b4:	200f883a 	mov	r7,r4
411017b8:	180d883a 	mov	r6,r3
411017bc:	e17ffb17 	ldw	r5,-20(fp)
411017c0:	e13ffa17 	ldw	r4,-24(fp)
411017c4:	11002fc0 	call	411002fc <I2C_Write>
411017c8:	e0bff915 	stw	r2,-28(fp)
  if (!bSuccess){
411017cc:	e0bff917 	ldw	r2,-28(fp)
411017d0:	1000041e 	bne	r2,zero,411017e4 <DDR2_EEPROM_TEST+0x1e0>
    printf("Failed to write EEPROM\n");            
411017d4:	01104474 	movhi	r4,16657
411017d8:	211f4204 	addi	r4,r4,32008
411017dc:	11065000 	call	41106500 <puts>
411017e0:	00002006 	br	41101864 <DDR2_EEPROM_TEST+0x260>
  } else {
    bSuccess = I2C_Read(I2cSclBase, I2cSdaBase, DeviceAddr, TestAddr, &ReadData);
411017e4:	e0bffd03 	ldbu	r2,-12(fp)
411017e8:	10c03fcc 	andi	r3,r2,255
411017ec:	18c0201c 	xori	r3,r3,128
411017f0:	18ffe004 	addi	r3,r3,-128
411017f4:	e13ffdc3 	ldbu	r4,-9(fp)
411017f8:	e0bffe44 	addi	r2,fp,-7
411017fc:	d8800015 	stw	r2,0(sp)
41101800:	200f883a 	mov	r7,r4
41101804:	180d883a 	mov	r6,r3
41101808:	e17ffb17 	ldw	r5,-20(fp)
4110180c:	e13ffa17 	ldw	r4,-24(fp)
41101810:	11003d40 	call	411003d4 <I2C_Read>
41101814:	e0bff915 	stw	r2,-28(fp)
    if (!bSuccess){
41101818:	e0bff917 	ldw	r2,-28(fp)
4110181c:	1000041e 	bne	r2,zero,41101830 <DDR2_EEPROM_TEST+0x22c>
      printf("Failed to read EEPROM for verify\n");            
41101820:	01104474 	movhi	r4,16657
41101824:	211f4804 	addi	r4,r4,32032
41101828:	11065000 	call	41106500 <puts>
4110182c:	00000d06 	br	41101864 <DDR2_EEPROM_TEST+0x260>
    } else {
      if (ReadData != WriteData){
41101830:	e0bffe43 	ldbu	r2,-7(fp)
41101834:	10c03fcc 	andi	r3,r2,255
41101838:	e0bffd83 	ldbu	r2,-10(fp)
4110183c:	18800926 	beq	r3,r2,41101864 <DDR2_EEPROM_TEST+0x260>
        bSuccess = FALSE;
41101840:	e03ff915 	stw	zero,-28(fp)
        printf("Verify EEPROM write fail, ReadData=%02Xh, WriteData=%02Xh\n", ReadData, WriteData);
41101844:	e0bffe43 	ldbu	r2,-7(fp)
41101848:	10803fcc 	andi	r2,r2,255
4110184c:	e0fffd83 	ldbu	r3,-10(fp)
41101850:	180d883a 	mov	r6,r3
41101854:	100b883a 	mov	r5,r2
41101858:	01104474 	movhi	r4,16657
4110185c:	211f5104 	addi	r4,r4,32068
41101860:	11063e40 	call	411063e4 <printf>
      }
    }
  }
  if (bSuccess){
41101864:	e0bff917 	ldw	r2,-28(fp)
41101868:	10000426 	beq	r2,zero,4110187c <DDR2_EEPROM_TEST+0x278>
    printf("DDR2 EEPROM Write Test Completed\n\n");
4110186c:	01104474 	movhi	r4,16657
41101870:	211f6004 	addi	r4,r4,32128
41101874:	11065000 	call	41106500 <puts>
41101878:	00000306 	br	41101888 <DDR2_EEPROM_TEST+0x284>
  } else {
    printf("DDR2 EEPROM Write Test Failed\n\n");
4110187c:	01104474 	movhi	r4,16657
41101880:	211f6904 	addi	r4,r4,32164
41101884:	11065000 	call	41106500 <puts>
  }
  printf("\n");
41101888:	01000284 	movi	r4,10
4110188c:	11064280 	call	41106428 <putchar>

  return bSuccess;
41101890:	e0bff917 	ldw	r2,-28(fp)
}
41101894:	e037883a 	mov	sp,fp
41101898:	dfc00117 	ldw	ra,4(sp)
4110189c:	df000017 	ldw	fp,0(sp)
411018a0:	dec00204 	addi	sp,sp,8
411018a4:	f800283a 	ret

411018a8 <DDR2_EEPROM_DUMP>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_EEPROM_DUMP(alt_u8 MemoryId){
411018a8:	deffb704 	addi	sp,sp,-292
411018ac:	dfc04815 	stw	ra,288(sp)
411018b0:	df004715 	stw	fp,284(sp)
411018b4:	df004704 	addi	fp,sp,284
411018b8:	2005883a 	mov	r2,r4
411018bc:	e0bfff05 	stb	r2,-4(fp)
 
  printf("===== DE4 DDR2 EEPROM Dump =====\n");
411018c0:	01104474 	movhi	r4,16657
411018c4:	211f7104 	addi	r4,r4,32196
411018c8:	11065000 	call	41106500 <puts>
  const alt_u8 DeviceAddr = DDR2_EEPROM_I2C_ADDRESS;
411018cc:	00bfe804 	movi	r2,-96
411018d0:	e0bfbd05 	stb	r2,-268(fp)
  bool bSuccess;
  alt_u32 I2cSclBase;
  alt_u32 I2cSdaBase;
  int i;
  
  bSuccess = TRUE;
411018d4:	00800044 	movi	r2,1
411018d8:	e0bfbe15 	stw	r2,-264(fp)
  switch (MemoryId) {
411018dc:	e0bfff03 	ldbu	r2,-4(fp)
411018e0:	10c00060 	cmpeqi	r3,r2,1
411018e4:	1800031e 	bne	r3,zero,411018f4 <DDR2_EEPROM_DUMP+0x4c>
411018e8:	108000a0 	cmpeqi	r2,r2,2
411018ec:	1000081e 	bne	r2,zero,41101910 <DDR2_EEPROM_DUMP+0x68>
411018f0:	00000e06 	br	4110192c <DDR2_EEPROM_DUMP+0x84>
    case DDR2_M1_ID:
      I2cSclBase = DDR2_M1_EEPROM_I2C_SCL_BASE;
411018f4:	00900034 	movhi	r2,16384
411018f8:	10807804 	addi	r2,r2,480
411018fc:	e0bfba15 	stw	r2,-280(fp)
      I2cSdaBase = DDR2_M1_EEPROM_I2C_SDA_BASE;
41101900:	00900034 	movhi	r2,16384
41101904:	10807c04 	addi	r2,r2,496
41101908:	e0bfbb15 	stw	r2,-276(fp)
    break;
4110190c:	00000d06 	br	41101944 <DDR2_EEPROM_DUMP+0x9c>
    case DDR2_M2_ID:
      I2cSclBase = DDR2_M2_EEPROM_I2C_SCL_BASE;
41101910:	00900034 	movhi	r2,16384
41101914:	10804804 	addi	r2,r2,288
41101918:	e0bfba15 	stw	r2,-280(fp)
      I2cSdaBase = DDR2_M2_EEPROM_I2C_SDA_BASE;      
4110191c:	00900034 	movhi	r2,16384
41101920:	10804c04 	addi	r2,r2,304
41101924:	e0bfbb15 	stw	r2,-276(fp)
    break;
41101928:	00000606 	br	41101944 <DDR2_EEPROM_DUMP+0x9c>
    default:
      bSuccess = FALSE;
4110192c:	e03fbe15 	stw	zero,-264(fp)
	  printf("DR2 Memory ID not identified!! Aborting Dump \n");
41101930:	01104474 	movhi	r4,16657
41101934:	211f7a04 	addi	r4,r4,32232
41101938:	11065000 	call	41106500 <puts>
      return bSuccess;
4110193c:	e0bfbe17 	ldw	r2,-264(fp)
41101940:	00012006 	br	41101dc4 <DDR2_EEPROM_DUMP+0x51c>
  }

  alt_u8 szData[256];
  bSuccess = I2C_MultipleRead(I2cSclBase, I2cSdaBase, DeviceAddr, szData, sizeof(szData));
41101944:	e0bfbd03 	ldbu	r2,-268(fp)
41101948:	10c03fcc 	andi	r3,r2,255
4110194c:	18c0201c 	xori	r3,r3,128
41101950:	18ffe004 	addi	r3,r3,-128
41101954:	e13fbf04 	addi	r4,fp,-260
41101958:	00804004 	movi	r2,256
4110195c:	d8800015 	stw	r2,0(sp)
41101960:	200f883a 	mov	r7,r4
41101964:	180d883a 	mov	r6,r3
41101968:	e17fbb17 	ldw	r5,-276(fp)
4110196c:	e13fba17 	ldw	r4,-280(fp)
41101970:	11004d40 	call	411004d4 <I2C_MultipleRead>
41101974:	e0bfbe15 	stw	r2,-264(fp)
  if (bSuccess){
41101978:	e0bfbe17 	ldw	r2,-264(fp)
4110197c:	10010b26 	beq	r2,zero,41101dac <DDR2_EEPROM_DUMP+0x504>
    for(i = 0; i < 256 && bSuccess; i++){
41101980:	e03fbc15 	stw	zero,-272(fp)
41101984:	00010306 	br	41101d94 <DDR2_EEPROM_DUMP+0x4ec>
      printf("EEPROM[%03d]=%02Xh ", i, szData[i]);
41101988:	e0ffbf04 	addi	r3,fp,-260
4110198c:	e0bfbc17 	ldw	r2,-272(fp)
41101990:	1885883a 	add	r2,r3,r2
41101994:	10800003 	ldbu	r2,0(r2)
41101998:	10803fcc 	andi	r2,r2,255
4110199c:	100d883a 	mov	r6,r2
411019a0:	e17fbc17 	ldw	r5,-272(fp)
411019a4:	01104474 	movhi	r4,16657
411019a8:	211f8604 	addi	r4,r4,32280
411019ac:	11063e40 	call	411063e4 <printf>
      if (i == 0)
411019b0:	e0bfbc17 	ldw	r2,-272(fp)
411019b4:	1000041e 	bne	r2,zero,411019c8 <DDR2_EEPROM_DUMP+0x120>
        printf("(Number of SPD Bytes Used)\n");
411019b8:	01104474 	movhi	r4,16657
411019bc:	211f8b04 	addi	r4,r4,32300
411019c0:	11065000 	call	41106500 <puts>
411019c4:	0000f006 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 1)
411019c8:	e0bfbc17 	ldw	r2,-272(fp)
411019cc:	10800058 	cmpnei	r2,r2,1
411019d0:	1000041e 	bne	r2,zero,411019e4 <DDR2_EEPROM_DUMP+0x13c>
        printf("(Total Number of Bytes in SPD Device, Log2(N))\n");
411019d4:	01104474 	movhi	r4,16657
411019d8:	211f9204 	addi	r4,r4,32328
411019dc:	11065000 	call	41106500 <puts>
411019e0:	0000e906 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 2)
411019e4:	e0bfbc17 	ldw	r2,-272(fp)
411019e8:	10800098 	cmpnei	r2,r2,2
411019ec:	1000041e 	bne	r2,zero,41101a00 <DDR2_EEPROM_DUMP+0x158>
        printf("(Basic Memory Type[08h:DDR2])\n");
411019f0:	01104474 	movhi	r4,16657
411019f4:	211f9e04 	addi	r4,r4,32376
411019f8:	11065000 	call	41106500 <puts>
411019fc:	0000e206 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 3)
41101a00:	e0bfbc17 	ldw	r2,-272(fp)
41101a04:	108000d8 	cmpnei	r2,r2,3
41101a08:	1000041e 	bne	r2,zero,41101a1c <DDR2_EEPROM_DUMP+0x174>
        printf("(Number of Row Addresses on Assembly)\n");
41101a0c:	01104474 	movhi	r4,16657
41101a10:	211fa604 	addi	r4,r4,32408
41101a14:	11065000 	call	41106500 <puts>
41101a18:	0000db06 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 4)
41101a1c:	e0bfbc17 	ldw	r2,-272(fp)
41101a20:	10800118 	cmpnei	r2,r2,4
41101a24:	1000041e 	bne	r2,zero,41101a38 <DDR2_EEPROM_DUMP+0x190>
        printf("(Number of Column Addresses on Assembly)\n");
41101a28:	01104474 	movhi	r4,16657
41101a2c:	211fb004 	addi	r4,r4,32448
41101a30:	11065000 	call	41106500 <puts>
41101a34:	0000d406 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 5)
41101a38:	e0bfbc17 	ldw	r2,-272(fp)
41101a3c:	10800158 	cmpnei	r2,r2,5
41101a40:	1000041e 	bne	r2,zero,41101a54 <DDR2_EEPROM_DUMP+0x1ac>
        printf("(DIMM Height and Module Rank Number[b2b1b0+1])\n");
41101a44:	01104474 	movhi	r4,16657
41101a48:	211fbb04 	addi	r4,r4,32492
41101a4c:	11065000 	call	41106500 <puts>
41101a50:	0000cd06 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 6)
41101a54:	e0bfbc17 	ldw	r2,-272(fp)
41101a58:	10800198 	cmpnei	r2,r2,6
41101a5c:	1000041e 	bne	r2,zero,41101a70 <DDR2_EEPROM_DUMP+0x1c8>
        printf("(Module Data Width)\n");
41101a60:	01104474 	movhi	r4,16657
41101a64:	211fc704 	addi	r4,r4,32540
41101a68:	11065000 	call	41106500 <puts>
41101a6c:	0000c606 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 7)
41101a70:	e0bfbc17 	ldw	r2,-272(fp)
41101a74:	108001d8 	cmpnei	r2,r2,7
41101a78:	1000041e 	bne	r2,zero,41101a8c <DDR2_EEPROM_DUMP+0x1e4>
        printf("(Module Data Width, Continued)\n");
41101a7c:	01104474 	movhi	r4,16657
41101a80:	211fcc04 	addi	r4,r4,32560
41101a84:	11065000 	call	41106500 <puts>
41101a88:	0000bf06 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 16)
41101a8c:	e0bfbc17 	ldw	r2,-272(fp)
41101a90:	10800418 	cmpnei	r2,r2,16
41101a94:	1000041e 	bne	r2,zero,41101aa8 <DDR2_EEPROM_DUMP+0x200>
        printf("(Burst Lengths Supported[bitmap: x x x x 8 4 x x])\n");
41101a98:	01104474 	movhi	r4,16657
41101a9c:	211fd404 	addi	r4,r4,32592
41101aa0:	11065000 	call	41106500 <puts>
41101aa4:	0000b806 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 13)
41101aa8:	e0bfbc17 	ldw	r2,-272(fp)
41101aac:	10800358 	cmpnei	r2,r2,13
41101ab0:	1000041e 	bne	r2,zero,41101ac4 <DDR2_EEPROM_DUMP+0x21c>
        printf("(Primary SDRAM width)\n");
41101ab4:	01104474 	movhi	r4,16657
41101ab8:	211fe104 	addi	r4,r4,32644
41101abc:	11065000 	call	41106500 <puts>
41101ac0:	0000b106 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 14)
41101ac4:	e0bfbc17 	ldw	r2,-272(fp)
41101ac8:	10800398 	cmpnei	r2,r2,14
41101acc:	1000041e 	bne	r2,zero,41101ae0 <DDR2_EEPROM_DUMP+0x238>
        printf("(ECC SDRAM width)\n");
41101ad0:	01104474 	movhi	r4,16657
41101ad4:	211fe704 	addi	r4,r4,32668
41101ad8:	11065000 	call	41106500 <puts>
41101adc:	0000aa06 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 17)
41101ae0:	e0bfbc17 	ldw	r2,-272(fp)
41101ae4:	10800458 	cmpnei	r2,r2,17
41101ae8:	1000041e 	bne	r2,zero,41101afc <DDR2_EEPROM_DUMP+0x254>
        printf("(Banks per SDRAM device)\n");
41101aec:	01104474 	movhi	r4,16657
41101af0:	211fec04 	addi	r4,r4,32688
41101af4:	11065000 	call	41106500 <puts>
41101af8:	0000a306 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 18)
41101afc:	e0bfbc17 	ldw	r2,-272(fp)
41101b00:	10800498 	cmpnei	r2,r2,18
41101b04:	1000041e 	bne	r2,zero,41101b18 <DDR2_EEPROM_DUMP+0x270>
        printf("(CAS lantencies supported[bitmap: x x 5 4 3 2 x x])\n");
41101b08:	01104474 	movhi	r4,16657
41101b0c:	211ff304 	addi	r4,r4,32716
41101b10:	11065000 	call	41106500 <puts>
41101b14:	00009c06 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 20)
41101b18:	e0bfbc17 	ldw	r2,-272(fp)
41101b1c:	10800518 	cmpnei	r2,r2,20
41101b20:	1000041e 	bne	r2,zero,41101b34 <DDR2_EEPROM_DUMP+0x28c>
        printf("(DIMM Type: x x Mini-UDIMM Mini-RDIMM Micro-DIMM SO-DIMM UDIMMM RDIMM)\n");
41101b24:	011044b4 	movhi	r4,16658
41101b28:	21200004 	addi	r4,r4,-32768
41101b2c:	11065000 	call	41106500 <puts>
41101b30:	00009506 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 22)
41101b34:	e0bfbc17 	ldw	r2,-272(fp)
41101b38:	10800598 	cmpnei	r2,r2,22
41101b3c:	1000041e 	bne	r2,zero,41101b50 <DDR2_EEPROM_DUMP+0x2a8>
        printf("(Memory Chip feature bitmap)\n");
41101b40:	011044b4 	movhi	r4,16658
41101b44:	21201204 	addi	r4,r4,-32696
41101b48:	11065000 	call	41106500 <puts>
41101b4c:	00008e06 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 27)
41101b50:	e0bfbc17 	ldw	r2,-272(fp)
41101b54:	108006d8 	cmpnei	r2,r2,27
41101b58:	1000041e 	bne	r2,zero,41101b6c <DDR2_EEPROM_DUMP+0x2c4>
        printf("(Minimun row precharge time[tRP;nsx4])\n");
41101b5c:	011044b4 	movhi	r4,16658
41101b60:	21201a04 	addi	r4,r4,-32664
41101b64:	11065000 	call	41106500 <puts>
41101b68:	00008706 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 28)
41101b6c:	e0bfbc17 	ldw	r2,-272(fp)
41101b70:	10800718 	cmpnei	r2,r2,28
41101b74:	1000041e 	bne	r2,zero,41101b88 <DDR2_EEPROM_DUMP+0x2e0>
        printf("(Minimun row active-row activce delay[tRRD;nsx4])\n");
41101b78:	011044b4 	movhi	r4,16658
41101b7c:	21202404 	addi	r4,r4,-32624
41101b80:	11065000 	call	41106500 <puts>
41101b84:	00008006 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 29)
41101b88:	e0bfbc17 	ldw	r2,-272(fp)
41101b8c:	10800758 	cmpnei	r2,r2,29
41101b90:	1000041e 	bne	r2,zero,41101ba4 <DDR2_EEPROM_DUMP+0x2fc>
        printf("(Minimun RAS to CAS delay[tRCD;nsx4])\n");
41101b94:	011044b4 	movhi	r4,16658
41101b98:	21203104 	addi	r4,r4,-32572
41101b9c:	11065000 	call	41106500 <puts>
41101ba0:	00007906 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 30)
41101ba4:	e0bfbc17 	ldw	r2,-272(fp)
41101ba8:	10800798 	cmpnei	r2,r2,30
41101bac:	1000041e 	bne	r2,zero,41101bc0 <DDR2_EEPROM_DUMP+0x318>
        printf("(Minimun acive to precharge time[tRAS;ns])\n");
41101bb0:	011044b4 	movhi	r4,16658
41101bb4:	21203b04 	addi	r4,r4,-32532
41101bb8:	11065000 	call	41106500 <puts>
41101bbc:	00007206 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 31)
41101bc0:	e0bfbc17 	ldw	r2,-272(fp)
41101bc4:	108007d8 	cmpnei	r2,r2,31
41101bc8:	1000041e 	bne	r2,zero,41101bdc <DDR2_EEPROM_DUMP+0x334>
        printf("(Size of each rank[bitmap:512MB,256MB,128MB,16GB,8GB,4GB,2GB,1GB)\n");
41101bcc:	011044b4 	movhi	r4,16658
41101bd0:	21204604 	addi	r4,r4,-32488
41101bd4:	11065000 	call	41106500 <puts>
41101bd8:	00006b06 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 36)
41101bdc:	e0bfbc17 	ldw	r2,-272(fp)
41101be0:	10800918 	cmpnei	r2,r2,36
41101be4:	1000041e 	bne	r2,zero,41101bf8 <DDR2_EEPROM_DUMP+0x350>
        printf("(Minimun write receovery time[tWR;nsx4])\n");
41101be8:	011044b4 	movhi	r4,16658
41101bec:	21205704 	addi	r4,r4,-32420
41101bf0:	11065000 	call	41106500 <puts>
41101bf4:	00006406 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 37)
41101bf8:	e0bfbc17 	ldw	r2,-272(fp)
41101bfc:	10800958 	cmpnei	r2,r2,37
41101c00:	1000041e 	bne	r2,zero,41101c14 <DDR2_EEPROM_DUMP+0x36c>
        printf("(Internal write to read command delay[tWTR;nsx4])\n");
41101c04:	011044b4 	movhi	r4,16658
41101c08:	21206204 	addi	r4,r4,-32376
41101c0c:	11065000 	call	41106500 <puts>
41101c10:	00005d06 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 38)
41101c14:	e0bfbc17 	ldw	r2,-272(fp)
41101c18:	10800998 	cmpnei	r2,r2,38
41101c1c:	1000041e 	bne	r2,zero,41101c30 <DDR2_EEPROM_DUMP+0x388>
        printf("(Internal read to precharge command delay[tRTP;nsx4])\n");
41101c20:	011044b4 	movhi	r4,16658
41101c24:	21206f04 	addi	r4,r4,-32324
41101c28:	11065000 	call	41106500 <puts>
41101c2c:	00005606 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 41)
41101c30:	e0bfbc17 	ldw	r2,-272(fp)
41101c34:	10800a58 	cmpnei	r2,r2,41
41101c38:	1000041e 	bne	r2,zero,41101c4c <DDR2_EEPROM_DUMP+0x3a4>
        printf("(Minimun activce to active/refresh time[tRC;ns])\n");
41101c3c:	011044b4 	movhi	r4,16658
41101c40:	21207d04 	addi	r4,r4,-32268
41101c44:	11065000 	call	41106500 <puts>
41101c48:	00004f06 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 42)
41101c4c:	e0bfbc17 	ldw	r2,-272(fp)
41101c50:	10800a98 	cmpnei	r2,r2,42
41101c54:	1000041e 	bne	r2,zero,41101c68 <DDR2_EEPROM_DUMP+0x3c0>
        printf("(Minimun refresh to active/refresh time[tRFC;ns])\n");
41101c58:	011044b4 	movhi	r4,16658
41101c5c:	21208a04 	addi	r4,r4,-32216
41101c60:	11065000 	call	41106500 <puts>
41101c64:	00004806 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 62)
41101c68:	e0bfbc17 	ldw	r2,-272(fp)
41101c6c:	10800f98 	cmpnei	r2,r2,62
41101c70:	1000041e 	bne	r2,zero,41101c84 <DDR2_EEPROM_DUMP+0x3dc>
        printf("(SPD Revision)\n");
41101c74:	011044b4 	movhi	r4,16658
41101c78:	21209704 	addi	r4,r4,-32164
41101c7c:	11065000 	call	41106500 <puts>
41101c80:	00004106 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 63)
41101c84:	e0bfbc17 	ldw	r2,-272(fp)
41101c88:	10800fd8 	cmpnei	r2,r2,63
41101c8c:	1000041e 	bne	r2,zero,41101ca0 <DDR2_EEPROM_DUMP+0x3f8>
        printf("(Checksum)\n");
41101c90:	011044b4 	movhi	r4,16658
41101c94:	21209b04 	addi	r4,r4,-32148
41101c98:	11065000 	call	41106500 <puts>
41101c9c:	00003a06 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 64)
41101ca0:	e0bfbc17 	ldw	r2,-272(fp)
41101ca4:	10801018 	cmpnei	r2,r2,64
41101ca8:	1000041e 	bne	r2,zero,41101cbc <DDR2_EEPROM_DUMP+0x414>
        printf("(64~71: Manufacturer JEDEC ID)\n");
41101cac:	011044b4 	movhi	r4,16658
41101cb0:	21209e04 	addi	r4,r4,-32136
41101cb4:	11065000 	call	41106500 <puts>
41101cb8:	00003306 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 72)
41101cbc:	e0bfbc17 	ldw	r2,-272(fp)
41101cc0:	10801218 	cmpnei	r2,r2,72
41101cc4:	1000041e 	bne	r2,zero,41101cd8 <DDR2_EEPROM_DUMP+0x430>
        printf("(Module manufacturing location[Vendor-specific code])\n");
41101cc8:	011044b4 	movhi	r4,16658
41101ccc:	2120a604 	addi	r4,r4,-32104
41101cd0:	11065000 	call	41106500 <puts>
41101cd4:	00002c06 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 73)
41101cd8:	e0bfbc17 	ldw	r2,-272(fp)
41101cdc:	10801258 	cmpnei	r2,r2,73
41101ce0:	1000041e 	bne	r2,zero,41101cf4 <DDR2_EEPROM_DUMP+0x44c>
        printf("(73~90: Moduloe part number)\n");
41101ce4:	011044b4 	movhi	r4,16658
41101ce8:	2120b404 	addi	r4,r4,-32048
41101cec:	11065000 	call	41106500 <puts>
41101cf0:	00002506 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 91)
41101cf4:	e0bfbc17 	ldw	r2,-272(fp)
41101cf8:	108016d8 	cmpnei	r2,r2,91
41101cfc:	1000041e 	bne	r2,zero,41101d10 <DDR2_EEPROM_DUMP+0x468>
        printf("(91~92: Moduloe revision code)\n");
41101d00:	011044b4 	movhi	r4,16658
41101d04:	2120bc04 	addi	r4,r4,-32016
41101d08:	11065000 	call	41106500 <puts>
41101d0c:	00001e06 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 93)
41101d10:	e0bfbc17 	ldw	r2,-272(fp)
41101d14:	10801758 	cmpnei	r2,r2,93
41101d18:	1000041e 	bne	r2,zero,41101d2c <DDR2_EEPROM_DUMP+0x484>
        printf("(Manufacture Years since 2000[0-255])\n");
41101d1c:	011044b4 	movhi	r4,16658
41101d20:	2120c404 	addi	r4,r4,-31984
41101d24:	11065000 	call	41106500 <puts>
41101d28:	00001706 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 94)
41101d2c:	e0bfbc17 	ldw	r2,-272(fp)
41101d30:	10801798 	cmpnei	r2,r2,94
41101d34:	1000041e 	bne	r2,zero,41101d48 <DDR2_EEPROM_DUMP+0x4a0>
        printf("(Manufacture Weeks[1-52])\n");
41101d38:	011044b4 	movhi	r4,16658
41101d3c:	2120ce04 	addi	r4,r4,-31944
41101d40:	11065000 	call	41106500 <puts>
41101d44:	00001006 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 95)
41101d48:	e0bfbc17 	ldw	r2,-272(fp)
41101d4c:	108017d8 	cmpnei	r2,r2,95
41101d50:	1000041e 	bne	r2,zero,41101d64 <DDR2_EEPROM_DUMP+0x4bc>
        printf("(95~98[4-bytes]: Module serial number)\n");
41101d54:	011044b4 	movhi	r4,16658
41101d58:	2120d504 	addi	r4,r4,-31916
41101d5c:	11065000 	call	41106500 <puts>
41101d60:	00000906 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else if (i == 99)
41101d64:	e0bfbc17 	ldw	r2,-272(fp)
41101d68:	108018d8 	cmpnei	r2,r2,99
41101d6c:	1000041e 	bne	r2,zero,41101d80 <DDR2_EEPROM_DUMP+0x4d8>
        printf("(99~128: Manufacturer-specific data)\n");
41101d70:	011044b4 	movhi	r4,16658
41101d74:	2120df04 	addi	r4,r4,-31876
41101d78:	11065000 	call	41106500 <puts>
41101d7c:	00000206 	br	41101d88 <DDR2_EEPROM_DUMP+0x4e0>
      else
        printf("\n");
41101d80:	01000284 	movi	r4,10
41101d84:	11064280 	call	41106428 <putchar>
  }

  alt_u8 szData[256];
  bSuccess = I2C_MultipleRead(I2cSclBase, I2cSdaBase, DeviceAddr, szData, sizeof(szData));
  if (bSuccess){
    for(i = 0; i < 256 && bSuccess; i++){
41101d88:	e0bfbc17 	ldw	r2,-272(fp)
41101d8c:	10800044 	addi	r2,r2,1
41101d90:	e0bfbc15 	stw	r2,-272(fp)
41101d94:	e0bfbc17 	ldw	r2,-272(fp)
41101d98:	10804008 	cmpgei	r2,r2,256
41101d9c:	1000061e 	bne	r2,zero,41101db8 <DDR2_EEPROM_DUMP+0x510>
41101da0:	e0bfbe17 	ldw	r2,-264(fp)
41101da4:	103ef81e 	bne	r2,zero,41101988 <__reset+0xbb0e1988>
41101da8:	00000306 	br	41101db8 <DDR2_EEPROM_DUMP+0x510>
        printf("(99~128: Manufacturer-specific data)\n");
      else
        printf("\n");
    }
  } else {
    printf("Failed to dump EEPROM\n"); 
41101dac:	011044b4 	movhi	r4,16658
41101db0:	2120e904 	addi	r4,r4,-31836
41101db4:	11065000 	call	41106500 <puts>
  }
  printf("\n");
41101db8:	01000284 	movi	r4,10
41101dbc:	11064280 	call	41106428 <putchar>

  return bSuccess;  
41101dc0:	e0bfbe17 	ldw	r2,-264(fp)
}
41101dc4:	e037883a 	mov	sp,fp
41101dc8:	dfc00117 	ldw	ra,4(sp)
41101dcc:	df000017 	ldw	fp,0(sp)
41101dd0:	dec00204 	addi	sp,sp,8
41101dd4:	f800283a 	ret

41101dd8 <DDR2_SWITCH_MEMORY>:

bool DDR2_SWITCH_MEMORY(alt_u8 MemoryId){
41101dd8:	defffb04 	addi	sp,sp,-20
41101ddc:	dfc00415 	stw	ra,16(sp)
41101de0:	df000315 	stw	fp,12(sp)
41101de4:	df000304 	addi	fp,sp,12
41101de8:	2005883a 	mov	r2,r4
41101dec:	e0bfff05 	stb	r2,-4(fp)

	bool bSuccess;
	alt_u32 *pDdr2MemAddr = DDR2_EXTENDED_ADDRESS_CONTROL_BASE;
41101df0:	00904834 	movhi	r2,16672
41101df4:	10873804 	addi	r2,r2,7392
41101df8:	e0bffe15 	stw	r2,-8(fp)

	  bSuccess = TRUE;
41101dfc:	00800044 	movi	r2,1
41101e00:	e0bffd15 	stw	r2,-12(fp)
	  switch (MemoryId) {
41101e04:	e0bfff03 	ldbu	r2,-4(fp)
41101e08:	10c00060 	cmpeqi	r3,r2,1
41101e0c:	1800031e 	bne	r3,zero,41101e1c <DDR2_SWITCH_MEMORY+0x44>
41101e10:	108000a0 	cmpeqi	r2,r2,2
41101e14:	1000041e 	bne	r2,zero,41101e28 <DDR2_SWITCH_MEMORY+0x50>
41101e18:	00000706 	br	41101e38 <DDR2_SWITCH_MEMORY+0x60>
	    case DDR2_M1_ID:
	  	  *(pDdr2MemAddr) = (alt_u32) DDR2_M1_MEMORY_WINDOWED_OFFSET;
41101e1c:	e0bffe17 	ldw	r2,-8(fp)
41101e20:	10000015 	stw	zero,0(r2)
	    break;
41101e24:	00000806 	br	41101e48 <DDR2_SWITCH_MEMORY+0x70>
	    case DDR2_M2_ID:
		  *(pDdr2MemAddr) = (alt_u32) DDR2_M2_MEMORY_WINDOWED_OFFSET;
41101e28:	e0bffe17 	ldw	r2,-8(fp)
41101e2c:	00d00034 	movhi	r3,16384
41101e30:	10c00015 	stw	r3,0(r2)
	    break;
41101e34:	00000406 	br	41101e48 <DDR2_SWITCH_MEMORY+0x70>
	    default:
	      bSuccess = FALSE;
41101e38:	e03ffd15 	stw	zero,-12(fp)
		  printf("DR2 Memory ID not identified!! Error switching memories!! \n");
41101e3c:	011044b4 	movhi	r4,16658
41101e40:	2120ef04 	addi	r4,r4,-31812
41101e44:	11065000 	call	41106500 <puts>
	  }

	  return bSuccess;
41101e48:	e0bffd17 	ldw	r2,-12(fp)
}
41101e4c:	e037883a 	mov	sp,fp
41101e50:	dfc00117 	ldw	ra,4(sp)
41101e54:	df000017 	ldw	fp,0(sp)
41101e58:	dec00204 	addi	sp,sp,8
41101e5c:	f800283a 	ret

41101e60 <DDR2_MEMORY_WRITE_TEST>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_WRITE_TEST(alt_u8 MemoryId){
41101e60:	deffe304 	addi	sp,sp,-116
41101e64:	dfc01c15 	stw	ra,112(sp)
41101e68:	df001b15 	stw	fp,108(sp)
41101e6c:	dc401a15 	stw	r17,104(sp)
41101e70:	dc001915 	stw	r16,100(sp)
41101e74:	df001b04 	addi	fp,sp,108
41101e78:	2005883a 	mov	r2,r4
41101e7c:	e0bffd05 	stb	r2,-12(fp)

  printf("===== DE4 DDR2 Memory Write Test =====\n");
41101e80:	011044b4 	movhi	r4,16658
41101e84:	2120fe04 	addi	r4,r4,-31752
41101e88:	11065000 	call	41106500 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
41101e8c:	00800044 	movi	r2,1
41101e90:	e0bfed15 	stw	r2,-76(fp)
  switch (MemoryId) {
41101e94:	e0bffd03 	ldbu	r2,-12(fp)
41101e98:	10c00060 	cmpeqi	r3,r2,1
41101e9c:	1800031e 	bne	r3,zero,41101eac <DDR2_MEMORY_WRITE_TEST+0x4c>
41101ea0:	108000a0 	cmpeqi	r2,r2,2
41101ea4:	1000081e 	bne	r2,zero,41101ec8 <DDR2_MEMORY_WRITE_TEST+0x68>
41101ea8:	00000e06 	br	41101ee4 <DDR2_MEMORY_WRITE_TEST+0x84>
    case DDR2_M1_ID:
      DDR2_SWITCH_MEMORY(MemoryId);
41101eac:	e0bffd03 	ldbu	r2,-12(fp)
41101eb0:	1009883a 	mov	r4,r2
41101eb4:	1101dd80 	call	41101dd8 <DDR2_SWITCH_MEMORY>
      Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
41101eb8:	e03fe515 	stw	zero,-108(fp)
      ByteLen = DDR2_M1_MEMORY_SIZE;
41101ebc:	00900034 	movhi	r2,16384
41101ec0:	e0bfe615 	stw	r2,-104(fp)
    break;
41101ec4:	00000d06 	br	41101efc <DDR2_MEMORY_WRITE_TEST+0x9c>
    case DDR2_M2_ID:
      DDR2_SWITCH_MEMORY(MemoryId);
41101ec8:	e0bffd03 	ldbu	r2,-12(fp)
41101ecc:	1009883a 	mov	r4,r2
41101ed0:	1101dd80 	call	41101dd8 <DDR2_SWITCH_MEMORY>
      Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
41101ed4:	e03fe515 	stw	zero,-108(fp)
      ByteLen = DDR2_M2_MEMORY_SIZE;
41101ed8:	00900034 	movhi	r2,16384
41101edc:	e0bfe615 	stw	r2,-104(fp)
    break;
41101ee0:	00000606 	br	41101efc <DDR2_MEMORY_WRITE_TEST+0x9c>
    default:
      bSuccess = FALSE;
41101ee4:	e03fed15 	stw	zero,-76(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
41101ee8:	01104474 	movhi	r4,16657
41101eec:	211f0e04 	addi	r4,r4,31800
41101ef0:	11065000 	call	41106500 <puts>
      return bSuccess;
41101ef4:	e0bfed17 	ldw	r2,-76(fp)
41101ef8:	0000db06 	br	41102268 <DDR2_MEMORY_WRITE_TEST+0x408>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
41101efc:	e0bfe617 	ldw	r2,-104(fp)
41101f00:	1004d53a 	srli	r2,r2,20
41101f04:	100b883a 	mov	r5,r2
41101f08:	011044b4 	movhi	r4,16658
41101f0c:	21210804 	addi	r4,r4,-31712
41101f10:	11063e40 	call	411063e4 <printf>

  int i, nRemainedLen, nAccessLen;
  my_data *pDes;
  
  int nItemNum, nPos;
  const int my_data_size = sizeof(my_data);
41101f14:	00800104 	movi	r2,4
41101f18:	e0bfee15 	stw	r2,-72(fp)
  int nProgressIndex = 0;
41101f1c:	e03fec15 	stw	zero,-80(fp)
  alt_u32 InitValue;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
41101f20:	e03fef15 	stw	zero,-68(fp)
  
  for(i = 0; i < 10; i++){
41101f24:	e03fe715 	stw	zero,-100(fp)
41101f28:	00001506 	br	41101f80 <DDR2_MEMORY_WRITE_TEST+0x120>
    szProgress[i] = ByteLen/10*(i+1);
41101f2c:	e0ffe617 	ldw	r3,-104(fp)
41101f30:	00b33374 	movhi	r2,52429
41101f34:	10b33344 	addi	r2,r2,-13107
41101f38:	1888383a 	mulxuu	r4,r3,r2
41101f3c:	1885383a 	mul	r2,r3,r2
41101f40:	1021883a 	mov	r16,r2
41101f44:	2023883a 	mov	r17,r4
41101f48:	8804d0fa 	srli	r2,r17,3
41101f4c:	e0ffe717 	ldw	r3,-100(fp)
41101f50:	18c00044 	addi	r3,r3,1
41101f54:	10c7383a 	mul	r3,r2,r3
41101f58:	e0bfe717 	ldw	r2,-100(fp)
41101f5c:	1085883a 	add	r2,r2,r2
41101f60:	1085883a 	add	r2,r2,r2
41101f64:	e13fe504 	addi	r4,fp,-108
41101f68:	2085883a 	add	r2,r4,r2
41101f6c:	10800e04 	addi	r2,r2,56
41101f70:	10c00015 	stw	r3,0(r2)
  int nProgressIndex = 0;
  alt_u32 InitValue;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
  
  for(i = 0; i < 10; i++){
41101f74:	e0bfe717 	ldw	r2,-100(fp)
41101f78:	10800044 	addi	r2,r2,1
41101f7c:	e0bfe715 	stw	r2,-100(fp)
41101f80:	e0bfe717 	ldw	r2,-100(fp)
41101f84:	10800290 	cmplti	r2,r2,10
41101f88:	103fe81e 	bne	r2,zero,41101f2c <__reset+0xbb0e1f2c>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
41101f8c:	d0a02417 	ldw	r2,-32624(gp)
    szProgress[i] = ByteLen/10*(i+1);
  }
  InitValue = alt_nticks();
41101f90:	e0bff015 	stw	r2,-64(fp)
  nItemNum = sizeof(szData)/sizeof(szData[0]);
41101f94:	00804004 	movi	r2,256
41101f98:	e0bfea15 	stw	r2,-88(fp)
  for(i = 0; i < nItemNum; i++){
41101f9c:	e03fe715 	stw	zero,-100(fp)
41101fa0:	00001e06 	br	4110201c <DDR2_MEMORY_WRITE_TEST+0x1bc>
    if (i == 0) {
41101fa4:	e0bfe717 	ldw	r2,-100(fp)
41101fa8:	1000091e 	bne	r2,zero,41101fd0 <DDR2_MEMORY_WRITE_TEST+0x170>
      szData[i] = InitValue;
41101fac:	009044b4 	movhi	r2,16658
41101fb0:	10ab8104 	addi	r2,r2,-20988
41101fb4:	e0ffe717 	ldw	r3,-100(fp)
41101fb8:	18c7883a 	add	r3,r3,r3
41101fbc:	18c7883a 	add	r3,r3,r3
41101fc0:	10c5883a 	add	r2,r2,r3
41101fc4:	e0fff017 	ldw	r3,-64(fp)
41101fc8:	10c00015 	stw	r3,0(r2)
41101fcc:	00001006 	br	41102010 <DDR2_MEMORY_WRITE_TEST+0x1b0>
    } else {
      szData[i] = szData[i-1] * 13;
41101fd0:	e0bfe717 	ldw	r2,-100(fp)
41101fd4:	10ffffc4 	addi	r3,r2,-1
41101fd8:	009044b4 	movhi	r2,16658
41101fdc:	10ab8104 	addi	r2,r2,-20988
41101fe0:	18c7883a 	add	r3,r3,r3
41101fe4:	18c7883a 	add	r3,r3,r3
41101fe8:	10c5883a 	add	r2,r2,r3
41101fec:	10800017 	ldw	r2,0(r2)
41101ff0:	11000364 	muli	r4,r2,13
41101ff4:	009044b4 	movhi	r2,16658
41101ff8:	10ab8104 	addi	r2,r2,-20988
41101ffc:	e0ffe717 	ldw	r3,-100(fp)
41102000:	18c7883a 	add	r3,r3,r3
41102004:	18c7883a 	add	r3,r3,r3
41102008:	10c5883a 	add	r2,r2,r3
4110200c:	11000015 	stw	r4,0(r2)
  for(i = 0; i < 10; i++){
    szProgress[i] = ByteLen/10*(i+1);
  }
  InitValue = alt_nticks();
  nItemNum = sizeof(szData)/sizeof(szData[0]);
  for(i = 0; i < nItemNum; i++){
41102010:	e0bfe717 	ldw	r2,-100(fp)
41102014:	10800044 	addi	r2,r2,1
41102018:	e0bfe715 	stw	r2,-100(fp)
4110201c:	e0ffe717 	ldw	r3,-100(fp)
41102020:	e0bfea17 	ldw	r2,-88(fp)
41102024:	18bfdf16 	blt	r3,r2,41101fa4 <__reset+0xbb0e1fa4>
      szData[i] = InitValue;
    } else {
      szData[i] = szData[i-1] * 13;
    }
  }
  szData[nItemNum-1] = 0xAAAAAAAA;
41102028:	e0bfea17 	ldw	r2,-88(fp)
4110202c:	10ffffc4 	addi	r3,r2,-1
41102030:	009044b4 	movhi	r2,16658
41102034:	10ab8104 	addi	r2,r2,-20988
41102038:	18c7883a 	add	r3,r3,r3
4110203c:	18c7883a 	add	r3,r3,r3
41102040:	10c7883a 	add	r3,r2,r3
41102044:	00aaaaf4 	movhi	r2,43691
41102048:	10aaaa84 	addi	r2,r2,-21846
4110204c:	18800015 	stw	r2,0(r3)
  szData[nItemNum-2] = 0x55555555;
41102050:	e0bfea17 	ldw	r2,-88(fp)
41102054:	10ffff84 	addi	r3,r2,-2
41102058:	009044b4 	movhi	r2,16658
4110205c:	10ab8104 	addi	r2,r2,-20988
41102060:	18c7883a 	add	r3,r3,r3
41102064:	18c7883a 	add	r3,r3,r3
41102068:	10c7883a 	add	r3,r2,r3
4110206c:	00955574 	movhi	r2,21845
41102070:	10955544 	addi	r2,r2,21845
41102074:	18800015 	stw	r2,0(r3)
  szData[nItemNum-3] = 0x00000000;
41102078:	e0bfea17 	ldw	r2,-88(fp)
4110207c:	10ffff44 	addi	r3,r2,-3
41102080:	009044b4 	movhi	r2,16658
41102084:	10ab8104 	addi	r2,r2,-20988
41102088:	18c7883a 	add	r3,r3,r3
4110208c:	18c7883a 	add	r3,r3,r3
41102090:	10c5883a 	add	r2,r2,r3
41102094:	10000015 	stw	zero,0(r2)
  szData[nItemNum-4] = 0xFFFFFFFF;
41102098:	e0bfea17 	ldw	r2,-88(fp)
4110209c:	10ffff04 	addi	r3,r2,-4
411020a0:	009044b4 	movhi	r2,16658
411020a4:	10ab8104 	addi	r2,r2,-20988
411020a8:	18c7883a 	add	r3,r3,r3
411020ac:	18c7883a 	add	r3,r3,r3
411020b0:	10c5883a 	add	r2,r2,r3
411020b4:	00ffffc4 	movi	r3,-1
411020b8:	10c00015 	stw	r3,0(r2)

  printf("Writing data...\n");
411020bc:	011044b4 	movhi	r4,16658
411020c0:	21210e04 	addi	r4,r4,-31688
411020c4:	11065000 	call	41106500 <puts>
411020c8:	d0a02417 	ldw	r2,-32624(gp)
  TimeStart = alt_nticks();
411020cc:	e0bff115 	stw	r2,-60(fp)
  pDes = (my_data *)Ddr2Base;
411020d0:	e0bfe517 	ldw	r2,-108(fp)
411020d4:	e0bfe915 	stw	r2,-92(fp)
  nAccessLen = sizeof(szData);
411020d8:	00810004 	movi	r2,1024
411020dc:	e0bfe815 	stw	r2,-96(fp)
  nItemNum = nAccessLen / my_data_size;
411020e0:	e0ffe817 	ldw	r3,-96(fp)
411020e4:	e0bfee17 	ldw	r2,-72(fp)
411020e8:	1885283a 	div	r2,r3,r2
411020ec:	e0bfea15 	stw	r2,-88(fp)
  nPos = 0;
411020f0:	e03feb15 	stw	zero,-84(fp)
  while(nPos < ByteLen){
411020f4:	00003306 	br	411021c4 <DDR2_MEMORY_WRITE_TEST+0x364>
    nRemainedLen = ByteLen - nPos;
411020f8:	e0bfeb17 	ldw	r2,-84(fp)
411020fc:	e0ffe617 	ldw	r3,-104(fp)
41102100:	1885c83a 	sub	r2,r3,r2
41102104:	e0bff215 	stw	r2,-56(fp)
    if (nAccessLen > nRemainedLen){
41102108:	e0bfe817 	ldw	r2,-96(fp)
4110210c:	e0fff217 	ldw	r3,-56(fp)
41102110:	1880060e 	bge	r3,r2,4110212c <DDR2_MEMORY_WRITE_TEST+0x2cc>
      nAccessLen = nRemainedLen;
41102114:	e0bff217 	ldw	r2,-56(fp)
41102118:	e0bfe815 	stw	r2,-96(fp)
      nItemNum = nAccessLen / my_data_size;
4110211c:	e0ffe817 	ldw	r3,-96(fp)
41102120:	e0bfee17 	ldw	r2,-72(fp)
41102124:	1885283a 	div	r2,r3,r2
41102128:	e0bfea15 	stw	r2,-88(fp)
    }
    memcpy(pDes, szData, nAccessLen);
4110212c:	e0bfe817 	ldw	r2,-96(fp)
41102130:	100d883a 	mov	r6,r2
41102134:	015044b4 	movhi	r5,16658
41102138:	296b8104 	addi	r5,r5,-20988
4110213c:	e13fe917 	ldw	r4,-92(fp)
41102140:	110626c0 	call	4110626c <memcpy>
    pDes += nItemNum;
41102144:	e0bfea17 	ldw	r2,-88(fp)
41102148:	1085883a 	add	r2,r2,r2
4110214c:	1085883a 	add	r2,r2,r2
41102150:	1007883a 	mov	r3,r2
41102154:	e0bfe917 	ldw	r2,-92(fp)
41102158:	10c5883a 	add	r2,r2,r3
4110215c:	e0bfe915 	stw	r2,-92(fp)
    nPos += nAccessLen;
41102160:	e0ffeb17 	ldw	r3,-84(fp)
41102164:	e0bfe817 	ldw	r2,-96(fp)
41102168:	1885883a 	add	r2,r3,r2
4110216c:	e0bfeb15 	stw	r2,-84(fp)
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
41102170:	e0bfec17 	ldw	r2,-80(fp)
41102174:	10800288 	cmpgei	r2,r2,10
41102178:	1000121e 	bne	r2,zero,411021c4 <DDR2_MEMORY_WRITE_TEST+0x364>
4110217c:	e0bfec17 	ldw	r2,-80(fp)
41102180:	1085883a 	add	r2,r2,r2
41102184:	1085883a 	add	r2,r2,r2
41102188:	e0ffe504 	addi	r3,fp,-108
4110218c:	1885883a 	add	r2,r3,r2
41102190:	10800e04 	addi	r2,r2,56
41102194:	10800017 	ldw	r2,0(r2)
41102198:	e0ffeb17 	ldw	r3,-84(fp)
4110219c:	18800936 	bltu	r3,r2,411021c4 <DDR2_MEMORY_WRITE_TEST+0x364>
      nProgressIndex++;
411021a0:	e0bfec17 	ldw	r2,-80(fp)
411021a4:	10800044 	addi	r2,r2,1
411021a8:	e0bfec15 	stw	r2,-80(fp)
      printf("%02d%% ", nProgressIndex*10);
411021ac:	e0bfec17 	ldw	r2,-80(fp)
411021b0:	108002a4 	muli	r2,r2,10
411021b4:	100b883a 	mov	r5,r2
411021b8:	011044b4 	movhi	r4,16658
411021bc:	21211204 	addi	r4,r4,-31672
411021c0:	11063e40 	call	411063e4 <printf>
  TimeStart = alt_nticks();
  pDes = (my_data *)Ddr2Base;
  nAccessLen = sizeof(szData);
  nItemNum = nAccessLen / my_data_size;
  nPos = 0;
  while(nPos < ByteLen){
411021c4:	e0ffeb17 	ldw	r3,-84(fp)
411021c8:	e0bfe617 	ldw	r2,-104(fp)
411021cc:	18bfca36 	bltu	r3,r2,411020f8 <__reset+0xbb0e20f8>
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
      nProgressIndex++;
      printf("%02d%% ", nProgressIndex*10);
    }
  }
  alt_dcache_flush_all();
411021d0:	11126a40 	call	411126a4 <alt_dcache_flush_all>
  printf("\n");
411021d4:	01000284 	movi	r4,10
411021d8:	11064280 	call	41106428 <putchar>
411021dc:	d0e02417 	ldw	r3,-32624(gp)

  TimeElapsed = alt_nticks() - TimeStart;
411021e0:	e0bff117 	ldw	r2,-60(fp)
411021e4:	1885c83a 	sub	r2,r3,r2
411021e8:	e0bfef15 	stw	r2,-68(fp)
  if (bSuccess){
411021ec:	e0bfed17 	ldw	r2,-76(fp)
411021f0:	10001726 	beq	r2,zero,41102250 <DDR2_MEMORY_WRITE_TEST+0x3f0>
    printf("DDR2 write test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
411021f4:	e13fef17 	ldw	r4,-68(fp)
411021f8:	11056240 	call	41105624 <__floatsisf>
411021fc:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
41102200:	d0a02317 	ldw	r2,-32628(gp)
41102204:	1009883a 	mov	r4,r2
41102208:	11057480 	call	41105748 <__floatunsisf>
4110220c:	1007883a 	mov	r3,r2
41102210:	180b883a 	mov	r5,r3
41102214:	8009883a 	mov	r4,r16
41102218:	1104de80 	call	41104de8 <__divsf3>
4110221c:	1007883a 	mov	r3,r2
41102220:	1805883a 	mov	r2,r3
41102224:	1009883a 	mov	r4,r2
41102228:	1105f500 	call	41105f50 <__extendsfdf2>
4110222c:	1009883a 	mov	r4,r2
41102230:	180b883a 	mov	r5,r3
41102234:	200d883a 	mov	r6,r4
41102238:	280f883a 	mov	r7,r5
4110223c:	e17fe617 	ldw	r5,-104(fp)
41102240:	011044b4 	movhi	r4,16658
41102244:	21211404 	addi	r4,r4,-31664
41102248:	11063e40 	call	411063e4 <printf>
4110224c:	00000306 	br	4110225c <DDR2_MEMORY_WRITE_TEST+0x3fc>
  } else {
    printf("DDR2 write test fail\n");
41102250:	011044b4 	movhi	r4,16658
41102254:	21212004 	addi	r4,r4,-31616
41102258:	11065000 	call	41106500 <puts>
  }
  printf("\n");
4110225c:	01000284 	movi	r4,10
41102260:	11064280 	call	41106428 <putchar>

  return bSuccess;
41102264:	e0bfed17 	ldw	r2,-76(fp)
}
41102268:	e6fffe04 	addi	sp,fp,-8
4110226c:	dfc00317 	ldw	ra,12(sp)
41102270:	df000217 	ldw	fp,8(sp)
41102274:	dc400117 	ldw	r17,4(sp)
41102278:	dc000017 	ldw	r16,0(sp)
4110227c:	dec00404 	addi	sp,sp,16
41102280:	f800283a 	ret

41102284 <DDR2_MEMORY_READ_TEST>:
 * @param [in] MemoryId  ID da mmoria a ser testada
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_READ_TEST(alt_u8 MemoryId){
41102284:	deffe304 	addi	sp,sp,-116
41102288:	dfc01c15 	stw	ra,112(sp)
4110228c:	df001b15 	stw	fp,108(sp)
41102290:	dc401a15 	stw	r17,104(sp)
41102294:	dc001915 	stw	r16,100(sp)
41102298:	df001b04 	addi	fp,sp,108
4110229c:	2005883a 	mov	r2,r4
411022a0:	e0bffd05 	stb	r2,-12(fp)

  printf("===== DE4 DDR2 Memory Read Test =====\n");
411022a4:	011044b4 	movhi	r4,16658
411022a8:	21212604 	addi	r4,r4,-31592
411022ac:	11065000 	call	41106500 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
411022b0:	00800044 	movi	r2,1
411022b4:	e0bfe515 	stw	r2,-108(fp)
  switch (MemoryId) {
411022b8:	e0bffd03 	ldbu	r2,-12(fp)
411022bc:	10c00060 	cmpeqi	r3,r2,1
411022c0:	1800031e 	bne	r3,zero,411022d0 <DDR2_MEMORY_READ_TEST+0x4c>
411022c4:	108000a0 	cmpeqi	r2,r2,2
411022c8:	1000081e 	bne	r2,zero,411022ec <DDR2_MEMORY_READ_TEST+0x68>
411022cc:	00000e06 	br	41102308 <DDR2_MEMORY_READ_TEST+0x84>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
411022d0:	e0bffd03 	ldbu	r2,-12(fp)
411022d4:	1009883a 	mov	r4,r2
411022d8:	1101dd80 	call	41101dd8 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
411022dc:	e03fe615 	stw	zero,-104(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
411022e0:	00900034 	movhi	r2,16384
411022e4:	e0bfe715 	stw	r2,-100(fp)
    break;
411022e8:	00000d06 	br	41102320 <DDR2_MEMORY_READ_TEST+0x9c>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
411022ec:	e0bffd03 	ldbu	r2,-12(fp)
411022f0:	1009883a 	mov	r4,r2
411022f4:	1101dd80 	call	41101dd8 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
411022f8:	e03fe615 	stw	zero,-104(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
411022fc:	00900034 	movhi	r2,16384
41102300:	e0bfe715 	stw	r2,-100(fp)
    break;
41102304:	00000606 	br	41102320 <DDR2_MEMORY_READ_TEST+0x9c>
    default:
      bSuccess = FALSE;
41102308:	e03fe515 	stw	zero,-108(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
4110230c:	01104474 	movhi	r4,16657
41102310:	211f0e04 	addi	r4,r4,31800
41102314:	11065000 	call	41106500 <puts>
      return bSuccess;
41102318:	e0bfe517 	ldw	r2,-108(fp)
4110231c:	0000b806 	br	41102600 <DDR2_MEMORY_READ_TEST+0x37c>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
41102320:	e0bfe717 	ldw	r2,-100(fp)
41102324:	1004d53a 	srli	r2,r2,20
41102328:	100b883a 	mov	r5,r2
4110232c:	011044b4 	movhi	r4,16658
41102330:	21210804 	addi	r4,r4,-31712
41102334:	11063e40 	call	411063e4 <printf>

  int i, nRemainedLen, nAccessLen;
  my_data *pDes, *pSrc;
  int nItemNum, nPos;
  nItemNum = sizeof(szData)/sizeof(szData[0]);
41102338:	00804004 	movi	r2,256
4110233c:	e0bfec15 	stw	r2,-80(fp)
  const int my_data_size = sizeof(my_data);
41102340:	00800104 	movi	r2,4
41102344:	e0bfef15 	stw	r2,-68(fp)
  nAccessLen = nItemNum * my_data_size;
41102348:	e0ffec17 	ldw	r3,-80(fp)
4110234c:	e0bfef17 	ldw	r2,-68(fp)
41102350:	1885383a 	mul	r2,r3,r2
41102354:	e0bfe915 	stw	r2,-92(fp)
  int nProgressIndex = 0;
41102358:	e03fee15 	stw	zero,-72(fp)
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;
4110235c:	e03ff015 	stw	zero,-64(fp)

  for(i=0;i<10;i++){
41102360:	e03fe815 	stw	zero,-96(fp)
41102364:	00001506 	br	411023bc <DDR2_MEMORY_READ_TEST+0x138>
    szProgress[i] = ByteLen/10*(i+1);
41102368:	e0ffe717 	ldw	r3,-100(fp)
4110236c:	00b33374 	movhi	r2,52429
41102370:	10b33344 	addi	r2,r2,-13107
41102374:	1888383a 	mulxuu	r4,r3,r2
41102378:	1885383a 	mul	r2,r3,r2
4110237c:	1021883a 	mov	r16,r2
41102380:	2023883a 	mov	r17,r4
41102384:	8804d0fa 	srli	r2,r17,3
41102388:	e0ffe817 	ldw	r3,-96(fp)
4110238c:	18c00044 	addi	r3,r3,1
41102390:	10c7383a 	mul	r3,r2,r3
41102394:	e0bfe817 	ldw	r2,-96(fp)
41102398:	1085883a 	add	r2,r2,r2
4110239c:	1085883a 	add	r2,r2,r2
411023a0:	e13fe504 	addi	r4,fp,-108
411023a4:	2085883a 	add	r2,r4,r2
411023a8:	10800e04 	addi	r2,r2,56
411023ac:	10c00015 	stw	r3,0(r2)
  nAccessLen = nItemNum * my_data_size;
  int nProgressIndex = 0;
  alt_u32 szProgress[10];
  int TimeStart, TimeElapsed = 0;

  for(i=0;i<10;i++){
411023b0:	e0bfe817 	ldw	r2,-96(fp)
411023b4:	10800044 	addi	r2,r2,1
411023b8:	e0bfe815 	stw	r2,-96(fp)
411023bc:	e0bfe817 	ldw	r2,-96(fp)
411023c0:	10800290 	cmplti	r2,r2,10
411023c4:	103fe81e 	bne	r2,zero,41102368 <__reset+0xbb0e2368>
    szProgress[i] = ByteLen/10*(i+1);
  }

  nProgressIndex = 0;
411023c8:	e03fee15 	stw	zero,-72(fp)
  printf("Reading/Verifying Data...\n");
411023cc:	011044b4 	movhi	r4,16658
411023d0:	21213004 	addi	r4,r4,-31552
411023d4:	11065000 	call	41106500 <puts>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
411023d8:	d0a02417 	ldw	r2,-32624(gp)
  TimeStart = alt_nticks();
411023dc:	e0bff115 	stw	r2,-60(fp)

  pSrc = (my_data *)Ddr2Base;
411023e0:	e0bfe617 	ldw	r2,-104(fp)
411023e4:	e0bfeb15 	stw	r2,-84(fp)
  nAccessLen = sizeof(szData);
411023e8:	00810004 	movi	r2,1024
411023ec:	e0bfe915 	stw	r2,-92(fp)
  nItemNum = nAccessLen / my_data_size;
411023f0:	e0ffe917 	ldw	r3,-92(fp)
411023f4:	e0bfef17 	ldw	r2,-68(fp)
411023f8:	1885283a 	div	r2,r3,r2
411023fc:	e0bfec15 	stw	r2,-80(fp)
  nPos = 0;
41102400:	e03fed15 	stw	zero,-76(fp)
  while(bSuccess && nPos < ByteLen){
41102404:	00005406 	br	41102558 <DDR2_MEMORY_READ_TEST+0x2d4>
    nRemainedLen = ByteLen - nPos;
41102408:	e0bfed17 	ldw	r2,-76(fp)
4110240c:	e0ffe717 	ldw	r3,-100(fp)
41102410:	1885c83a 	sub	r2,r3,r2
41102414:	e0bff215 	stw	r2,-56(fp)
    if (nAccessLen > nRemainedLen){
41102418:	e0bfe917 	ldw	r2,-92(fp)
4110241c:	e0fff217 	ldw	r3,-56(fp)
41102420:	1880060e 	bge	r3,r2,4110243c <DDR2_MEMORY_READ_TEST+0x1b8>
      nAccessLen = nRemainedLen;
41102424:	e0bff217 	ldw	r2,-56(fp)
41102428:	e0bfe915 	stw	r2,-92(fp)
      nItemNum = nAccessLen / my_data_size;
4110242c:	e0ffe917 	ldw	r3,-92(fp)
41102430:	e0bfef17 	ldw	r2,-68(fp)
41102434:	1885283a 	div	r2,r3,r2
41102438:	e0bfec15 	stw	r2,-80(fp)
    }
    pDes = szData;
4110243c:	009044b4 	movhi	r2,16658
41102440:	10ab8104 	addi	r2,r2,-20988
41102444:	e0bfea15 	stw	r2,-88(fp)
    for(i=0 ; i < nItemNum && bSuccess; i++){
41102448:	e03fe815 	stw	zero,-96(fp)
4110244c:	00002406 	br	411024e0 <DDR2_MEMORY_READ_TEST+0x25c>
      if (*pSrc++ != *pDes++){
41102450:	e0bfeb17 	ldw	r2,-84(fp)
41102454:	10c00104 	addi	r3,r2,4
41102458:	e0ffeb15 	stw	r3,-84(fp)
4110245c:	10c00017 	ldw	r3,0(r2)
41102460:	e0bfea17 	ldw	r2,-88(fp)
41102464:	11000104 	addi	r4,r2,4
41102468:	e13fea15 	stw	r4,-88(fp)
4110246c:	10800017 	ldw	r2,0(r2)
41102470:	18801826 	beq	r3,r2,411024d4 <DDR2_MEMORY_READ_TEST+0x250>
        printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n", (int)*(pSrc-1), (int)szData[i], (nPos/my_data_size)+i);
41102474:	e0bfeb17 	ldw	r2,-84(fp)
41102478:	10bfff04 	addi	r2,r2,-4
4110247c:	10800017 	ldw	r2,0(r2)
41102480:	1009883a 	mov	r4,r2
41102484:	009044b4 	movhi	r2,16658
41102488:	10ab8104 	addi	r2,r2,-20988
4110248c:	e0ffe817 	ldw	r3,-96(fp)
41102490:	18c7883a 	add	r3,r3,r3
41102494:	18c7883a 	add	r3,r3,r3
41102498:	10c5883a 	add	r2,r2,r3
4110249c:	10800017 	ldw	r2,0(r2)
411024a0:	100b883a 	mov	r5,r2
411024a4:	e0ffed17 	ldw	r3,-76(fp)
411024a8:	e0bfef17 	ldw	r2,-68(fp)
411024ac:	1887283a 	div	r3,r3,r2
411024b0:	e0bfe817 	ldw	r2,-96(fp)
411024b4:	1885883a 	add	r2,r3,r2
411024b8:	100f883a 	mov	r7,r2
411024bc:	280d883a 	mov	r6,r5
411024c0:	200b883a 	mov	r5,r4
411024c4:	011044b4 	movhi	r4,16658
411024c8:	21213704 	addi	r4,r4,-31524
411024cc:	11063e40 	call	411063e4 <printf>
        bSuccess = FALSE;
411024d0:	e03fe515 	stw	zero,-108(fp)
    if (nAccessLen > nRemainedLen){
      nAccessLen = nRemainedLen;
      nItemNum = nAccessLen / my_data_size;
    }
    pDes = szData;
    for(i=0 ; i < nItemNum && bSuccess; i++){
411024d4:	e0bfe817 	ldw	r2,-96(fp)
411024d8:	10800044 	addi	r2,r2,1
411024dc:	e0bfe815 	stw	r2,-96(fp)
411024e0:	e0ffe817 	ldw	r3,-96(fp)
411024e4:	e0bfec17 	ldw	r2,-80(fp)
411024e8:	1880020e 	bge	r3,r2,411024f4 <DDR2_MEMORY_READ_TEST+0x270>
411024ec:	e0bfe517 	ldw	r2,-108(fp)
411024f0:	103fd71e 	bne	r2,zero,41102450 <__reset+0xbb0e2450>
      if (*pSrc++ != *pDes++){
        printf("verify ng, read=%08Xh, expected=%08Xh, WordIndex=%Xh\n", (int)*(pSrc-1), (int)szData[i], (nPos/my_data_size)+i);
        bSuccess = FALSE;
      }
    }
    nPos += nAccessLen;
411024f4:	e0ffed17 	ldw	r3,-76(fp)
411024f8:	e0bfe917 	ldw	r2,-92(fp)
411024fc:	1885883a 	add	r2,r3,r2
41102500:	e0bfed15 	stw	r2,-76(fp)
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
41102504:	e0bfee17 	ldw	r2,-72(fp)
41102508:	10800288 	cmpgei	r2,r2,10
4110250c:	1000121e 	bne	r2,zero,41102558 <DDR2_MEMORY_READ_TEST+0x2d4>
41102510:	e0bfee17 	ldw	r2,-72(fp)
41102514:	1085883a 	add	r2,r2,r2
41102518:	1085883a 	add	r2,r2,r2
4110251c:	e0ffe504 	addi	r3,fp,-108
41102520:	1885883a 	add	r2,r3,r2
41102524:	10800e04 	addi	r2,r2,56
41102528:	10800017 	ldw	r2,0(r2)
4110252c:	e0ffed17 	ldw	r3,-76(fp)
41102530:	18800936 	bltu	r3,r2,41102558 <DDR2_MEMORY_READ_TEST+0x2d4>
      nProgressIndex++;
41102534:	e0bfee17 	ldw	r2,-72(fp)
41102538:	10800044 	addi	r2,r2,1
4110253c:	e0bfee15 	stw	r2,-72(fp)
      printf("%02d%% ", nProgressIndex*10);
41102540:	e0bfee17 	ldw	r2,-72(fp)
41102544:	108002a4 	muli	r2,r2,10
41102548:	100b883a 	mov	r5,r2
4110254c:	011044b4 	movhi	r4,16658
41102550:	21211204 	addi	r4,r4,-31672
41102554:	11063e40 	call	411063e4 <printf>

  pSrc = (my_data *)Ddr2Base;
  nAccessLen = sizeof(szData);
  nItemNum = nAccessLen / my_data_size;
  nPos = 0;
  while(bSuccess && nPos < ByteLen){
41102558:	e0bfe517 	ldw	r2,-108(fp)
4110255c:	10000326 	beq	r2,zero,4110256c <DDR2_MEMORY_READ_TEST+0x2e8>
41102560:	e0ffed17 	ldw	r3,-76(fp)
41102564:	e0bfe717 	ldw	r2,-100(fp)
41102568:	18bfa736 	bltu	r3,r2,41102408 <__reset+0xbb0e2408>
    if (nProgressIndex <= 9 && nPos >= szProgress[nProgressIndex]){
      nProgressIndex++;
      printf("%02d%% ", nProgressIndex*10);
    }
  }
  printf("\n");
4110256c:	01000284 	movi	r4,10
41102570:	11064280 	call	41106428 <putchar>
41102574:	d0e02417 	ldw	r3,-32624(gp)

  TimeElapsed = alt_nticks() - TimeStart;
41102578:	e0bff117 	ldw	r2,-60(fp)
4110257c:	1885c83a 	sub	r2,r3,r2
41102580:	e0bff015 	stw	r2,-64(fp)
  if (bSuccess){
41102584:	e0bfe517 	ldw	r2,-108(fp)
41102588:	10001726 	beq	r2,zero,411025e8 <DDR2_MEMORY_READ_TEST+0x364>
    printf("DDR2 read test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
4110258c:	e13ff017 	ldw	r4,-64(fp)
41102590:	11056240 	call	41105624 <__floatsisf>
41102594:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
41102598:	d0a02317 	ldw	r2,-32628(gp)
4110259c:	1009883a 	mov	r4,r2
411025a0:	11057480 	call	41105748 <__floatunsisf>
411025a4:	1007883a 	mov	r3,r2
411025a8:	180b883a 	mov	r5,r3
411025ac:	8009883a 	mov	r4,r16
411025b0:	1104de80 	call	41104de8 <__divsf3>
411025b4:	1007883a 	mov	r3,r2
411025b8:	1805883a 	mov	r2,r3
411025bc:	1009883a 	mov	r4,r2
411025c0:	1105f500 	call	41105f50 <__extendsfdf2>
411025c4:	1009883a 	mov	r4,r2
411025c8:	180b883a 	mov	r5,r3
411025cc:	200d883a 	mov	r6,r4
411025d0:	280f883a 	mov	r7,r5
411025d4:	e17fe717 	ldw	r5,-100(fp)
411025d8:	011044b4 	movhi	r4,16658
411025dc:	21214504 	addi	r4,r4,-31468
411025e0:	11063e40 	call	411063e4 <printf>
411025e4:	00000306 	br	411025f4 <DDR2_MEMORY_READ_TEST+0x370>
  } else {
    printf("DDR2 read test fail\n");
411025e8:	011044b4 	movhi	r4,16658
411025ec:	21215104 	addi	r4,r4,-31420
411025f0:	11065000 	call	41106500 <puts>
  }
  printf("\n");
411025f4:	01000284 	movi	r4,10
411025f8:	11064280 	call	41106428 <putchar>

  return bSuccess;
411025fc:	e0bfe517 	ldw	r2,-108(fp)
}
41102600:	e6fffe04 	addi	sp,fp,-8
41102604:	dfc00317 	ldw	ra,12(sp)
41102608:	df000217 	ldw	fp,8(sp)
4110260c:	dc400117 	ldw	r17,4(sp)
41102610:	dc000017 	ldw	r16,0(sp)
41102614:	dec00404 	addi	sp,sp,16
41102618:	f800283a 	ret

4110261c <DDR2_MEMORY_RANDOM_WRITE_TEST>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_RANDOM_WRITE_TEST(alt_u8 MemoryId, bool bVerbose, bool bTime){
4110261c:	deffed04 	addi	sp,sp,-76
41102620:	dfc01215 	stw	ra,72(sp)
41102624:	df001115 	stw	fp,68(sp)
41102628:	dcc01015 	stw	r19,64(sp)
4110262c:	dc800f15 	stw	r18,60(sp)
41102630:	dc400e15 	stw	r17,56(sp)
41102634:	dc000d15 	stw	r16,52(sp)
41102638:	df001104 	addi	fp,sp,68
4110263c:	2005883a 	mov	r2,r4
41102640:	e17ffa15 	stw	r5,-24(fp)
41102644:	e1bffb15 	stw	r6,-20(fp)
41102648:	e0bff905 	stb	r2,-28(fp)

  printf("===== DE4 DDR2 Memory Random Write Test =====\n");
4110264c:	011044b4 	movhi	r4,16658
41102650:	21215604 	addi	r4,r4,-31400
41102654:	11065000 	call	41106500 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
41102658:	00800044 	movi	r2,1
4110265c:	e0bff415 	stw	r2,-48(fp)
  switch (MemoryId) {
41102660:	e0bff903 	ldbu	r2,-28(fp)
41102664:	10c00060 	cmpeqi	r3,r2,1
41102668:	1800031e 	bne	r3,zero,41102678 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x5c>
4110266c:	108000a0 	cmpeqi	r2,r2,2
41102670:	1000081e 	bne	r2,zero,41102694 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x78>
41102674:	00000e06 	br	411026b0 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x94>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
41102678:	e0bff903 	ldbu	r2,-28(fp)
4110267c:	1009883a 	mov	r4,r2
41102680:	1101dd80 	call	41101dd8 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
41102684:	e03fef15 	stw	zero,-68(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
41102688:	00900034 	movhi	r2,16384
4110268c:	e0bff015 	stw	r2,-64(fp)
    break;
41102690:	00000d06 	br	411026c8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0xac>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
41102694:	e0bff903 	ldbu	r2,-28(fp)
41102698:	1009883a 	mov	r4,r2
4110269c:	1101dd80 	call	41101dd8 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
411026a0:	e03fef15 	stw	zero,-68(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
411026a4:	00900034 	movhi	r2,16384
411026a8:	e0bff015 	stw	r2,-64(fp)
    break;
411026ac:	00000606 	br	411026c8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0xac>
    default:
      bSuccess = FALSE;
411026b0:	e03ff415 	stw	zero,-48(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
411026b4:	01104474 	movhi	r4,16657
411026b8:	211f0e04 	addi	r4,r4,31800
411026bc:	11065000 	call	41106500 <puts>
      return bSuccess;
411026c0:	e0bff417 	ldw	r2,-48(fp)
411026c4:	00008406 	br	411028d8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2bc>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
411026c8:	e0bff017 	ldw	r2,-64(fp)
411026cc:	1004d53a 	srli	r2,r2,20
411026d0:	100b883a 	mov	r5,r2
411026d4:	011044b4 	movhi	r4,16658
411026d8:	21210804 	addi	r4,r4,-31712
411026dc:	11063e40 	call	411063e4 <printf>
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
411026e0:	d0a02417 	ldw	r2,-32624(gp)
  alt_u32 CurrentState;
  alt_u32 MemoryEndAddress;
  alt_u32 NextMilestone;
  alt_u8 Percentage;
  
  InitialState = alt_nticks();
411026e4:	d0a01815 	stw	r2,-32672(gp)
  CurrentState = InitialState;
411026e8:	d0a01817 	ldw	r2,-32672(gp)
411026ec:	e0bff815 	stw	r2,-32(fp)
  MemoryEndAddress = Ddr2Base + ByteLen;
411026f0:	e0ffef17 	ldw	r3,-68(fp)
411026f4:	e0bff017 	ldw	r2,-64(fp)
411026f8:	1885883a 	add	r2,r3,r2
411026fc:	e0bff515 	stw	r2,-44(fp)
  NextMilestone = Ddr2Base + ByteLen/20;
41102700:	e0fff017 	ldw	r3,-64(fp)
41102704:	00b33374 	movhi	r2,52429
41102708:	10b33344 	addi	r2,r2,-13107
4110270c:	1888383a 	mulxuu	r4,r3,r2
41102710:	1885383a 	mul	r2,r3,r2
41102714:	1025883a 	mov	r18,r2
41102718:	2027883a 	mov	r19,r4
4110271c:	9806d13a 	srli	r3,r19,4
41102720:	e0bfef17 	ldw	r2,-68(fp)
41102724:	1885883a 	add	r2,r3,r2
41102728:	e0bff215 	stw	r2,-56(fp)
  Percentage = 5;
4110272c:	00800144 	movi	r2,5
41102730:	e0bff305 	stb	r2,-52(fp)
  printf("Writing to memory...\n");
41102734:	011044b4 	movhi	r4,16658
41102738:	21216204 	addi	r4,r4,-31352
4110273c:	11065000 	call	41106500 <puts>
  if (bVerbose == DDR2_VERBOSE) {
41102740:	e0bffa17 	ldw	r2,-24(fp)
41102744:	10800058 	cmpnei	r2,r2,1
41102748:	1000031e 	bne	r2,zero,41102758 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x13c>
    printf("00%%..");
4110274c:	011044b4 	movhi	r4,16658
41102750:	21216804 	addi	r4,r4,-31328
41102754:	11063e40 	call	411063e4 <printf>
  }
  int TimeStart, TimeElapsed = 0;
41102758:	e03ff615 	stw	zero,-40(fp)
4110275c:	d0a02417 	ldw	r2,-32624(gp)

  TimeStart = alt_nticks();
41102760:	e0bff715 	stw	r2,-36(fp)
  for (pDestination = (alt_u32*)Ddr2Base; (alt_u32)pDestination < MemoryEndAddress; pDestination++){
41102764:	e0bfef17 	ldw	r2,-68(fp)
41102768:	e0bff115 	stw	r2,-60(fp)
4110276c:	00002506 	br	41102804 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x1e8>
    *pDestination = xorshift32(&CurrentState);
41102770:	e0bff804 	addi	r2,fp,-32
41102774:	1009883a 	mov	r4,r2
41102778:	1102be80 	call	41102be8 <xorshift32>
4110277c:	1007883a 	mov	r3,r2
41102780:	e0bff117 	ldw	r2,-60(fp)
41102784:	10c00015 	stw	r3,0(r2)
    if ((bVerbose == DDR2_VERBOSE) & ((alt_u32)pDestination > NextMilestone)){
41102788:	e0bffa17 	ldw	r2,-24(fp)
4110278c:	10800060 	cmpeqi	r2,r2,1
41102790:	1009883a 	mov	r4,r2
41102794:	e0bff117 	ldw	r2,-60(fp)
41102798:	e0fff217 	ldw	r3,-56(fp)
4110279c:	1885803a 	cmpltu	r2,r3,r2
411027a0:	2084703a 	and	r2,r4,r2
411027a4:	10803fcc 	andi	r2,r2,255
411027a8:	10001326 	beq	r2,zero,411027f8 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x1dc>
      printf("..%02d%%..",Percentage);
411027ac:	e0bff303 	ldbu	r2,-52(fp)
411027b0:	100b883a 	mov	r5,r2
411027b4:	011044b4 	movhi	r4,16658
411027b8:	21216a04 	addi	r4,r4,-31320
411027bc:	11063e40 	call	411063e4 <printf>
	  NextMilestone += ByteLen/20;
411027c0:	e0fff017 	ldw	r3,-64(fp)
411027c4:	00b33374 	movhi	r2,52429
411027c8:	10b33344 	addi	r2,r2,-13107
411027cc:	1888383a 	mulxuu	r4,r3,r2
411027d0:	1885383a 	mul	r2,r3,r2
411027d4:	1021883a 	mov	r16,r2
411027d8:	2023883a 	mov	r17,r4
411027dc:	8804d13a 	srli	r2,r17,4
411027e0:	e0fff217 	ldw	r3,-56(fp)
411027e4:	1885883a 	add	r2,r3,r2
411027e8:	e0bff215 	stw	r2,-56(fp)
	  Percentage += 5;
411027ec:	e0bff303 	ldbu	r2,-52(fp)
411027f0:	10800144 	addi	r2,r2,5
411027f4:	e0bff305 	stb	r2,-52(fp)
    printf("00%%..");
  }
  int TimeStart, TimeElapsed = 0;

  TimeStart = alt_nticks();
  for (pDestination = (alt_u32*)Ddr2Base; (alt_u32)pDestination < MemoryEndAddress; pDestination++){
411027f8:	e0bff117 	ldw	r2,-60(fp)
411027fc:	10800104 	addi	r2,r2,4
41102800:	e0bff115 	stw	r2,-60(fp)
41102804:	e0fff117 	ldw	r3,-60(fp)
41102808:	e0bff517 	ldw	r2,-44(fp)
4110280c:	18bfd836 	bltu	r3,r2,41102770 <__reset+0xbb0e2770>
      printf("..%02d%%..",Percentage);
	  NextMilestone += ByteLen/20;
	  Percentage += 5;
	}
  }
  alt_dcache_flush_all();
41102810:	11126a40 	call	411126a4 <alt_dcache_flush_all>
  if (bVerbose == DDR2_VERBOSE) {
41102814:	e0bffa17 	ldw	r2,-24(fp)
41102818:	10800058 	cmpnei	r2,r2,1
4110281c:	1000031e 	bne	r2,zero,4110282c <DDR2_MEMORY_RANDOM_WRITE_TEST+0x210>
    printf("..100%%\n");
41102820:	011044b4 	movhi	r4,16658
41102824:	21216d04 	addi	r4,r4,-31308
41102828:	11063e40 	call	411063e4 <printf>
  }

  if (bSuccess){
4110282c:	e0bff417 	ldw	r2,-48(fp)
41102830:	10002326 	beq	r2,zero,411028c0 <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2a4>
    if (bTime == TRUE){
41102834:	e0bffb17 	ldw	r2,-20(fp)
41102838:	10800058 	cmpnei	r2,r2,1
4110283c:	10001b1e 	bne	r2,zero,411028ac <DDR2_MEMORY_RANDOM_WRITE_TEST+0x290>
41102840:	d0e02417 	ldw	r3,-32624(gp)
      TimeElapsed = alt_nticks() - TimeStart;
41102844:	e0bff717 	ldw	r2,-36(fp)
41102848:	1885c83a 	sub	r2,r3,r2
4110284c:	e0bff615 	stw	r2,-40(fp)
      printf("DDR2 write test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
41102850:	e13ff617 	ldw	r4,-40(fp)
41102854:	11056240 	call	41105624 <__floatsisf>
41102858:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
4110285c:	d0a02317 	ldw	r2,-32628(gp)
41102860:	1009883a 	mov	r4,r2
41102864:	11057480 	call	41105748 <__floatunsisf>
41102868:	1007883a 	mov	r3,r2
4110286c:	180b883a 	mov	r5,r3
41102870:	8009883a 	mov	r4,r16
41102874:	1104de80 	call	41104de8 <__divsf3>
41102878:	1007883a 	mov	r3,r2
4110287c:	1805883a 	mov	r2,r3
41102880:	1009883a 	mov	r4,r2
41102884:	1105f500 	call	41105f50 <__extendsfdf2>
41102888:	1009883a 	mov	r4,r2
4110288c:	180b883a 	mov	r5,r3
41102890:	200d883a 	mov	r6,r4
41102894:	280f883a 	mov	r7,r5
41102898:	e17ff017 	ldw	r5,-64(fp)
4110289c:	011044b4 	movhi	r4,16658
411028a0:	21211404 	addi	r4,r4,-31664
411028a4:	11063e40 	call	411063e4 <printf>
411028a8:	00000806 	br	411028cc <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2b0>
    } else {
      printf("DDR2 write test pass, size=%d bytes\n", ByteLen);
411028ac:	e17ff017 	ldw	r5,-64(fp)
411028b0:	011044b4 	movhi	r4,16658
411028b4:	21217004 	addi	r4,r4,-31296
411028b8:	11063e40 	call	411063e4 <printf>
411028bc:	00000306 	br	411028cc <DDR2_MEMORY_RANDOM_WRITE_TEST+0x2b0>
    }
  } else {
    printf("DDR2 write test fail\n");
411028c0:	011044b4 	movhi	r4,16658
411028c4:	21212004 	addi	r4,r4,-31616
411028c8:	11065000 	call	41106500 <puts>
  }
  printf("\n");
411028cc:	01000284 	movi	r4,10
411028d0:	11064280 	call	41106428 <putchar>

  return bSuccess;
411028d4:	e0bff417 	ldw	r2,-48(fp)
}
411028d8:	e6fffc04 	addi	sp,fp,-16
411028dc:	dfc00517 	ldw	ra,20(sp)
411028e0:	df000417 	ldw	fp,16(sp)
411028e4:	dcc00317 	ldw	r19,12(sp)
411028e8:	dc800217 	ldw	r18,8(sp)
411028ec:	dc400117 	ldw	r17,4(sp)
411028f0:	dc000017 	ldw	r16,0(sp)
411028f4:	dec00604 	addi	sp,sp,24
411028f8:	f800283a 	ret

411028fc <DDR2_MEMORY_RANDOM_READ_TEST>:
 * @param [in] bTime  Controla se a durao da funo ser medida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DDR2_MEMORY_RANDOM_READ_TEST(alt_u8 MemoryId, bool bVerbose, bool bTime){
411028fc:	deffed04 	addi	sp,sp,-76
41102900:	dfc01215 	stw	ra,72(sp)
41102904:	df001115 	stw	fp,68(sp)
41102908:	dcc01015 	stw	r19,64(sp)
4110290c:	dc800f15 	stw	r18,60(sp)
41102910:	dc400e15 	stw	r17,56(sp)
41102914:	dc000d15 	stw	r16,52(sp)
41102918:	df001104 	addi	fp,sp,68
4110291c:	2005883a 	mov	r2,r4
41102920:	e17ffa15 	stw	r5,-24(fp)
41102924:	e1bffb15 	stw	r6,-20(fp)
41102928:	e0bff905 	stb	r2,-28(fp)

  printf("===== DE4 DDR2 Memory Random Read Test =====\n");
4110292c:	011044b4 	movhi	r4,16658
41102930:	21217a04 	addi	r4,r4,-31256
41102934:	11065000 	call	41106500 <puts>
  bool bSuccess;
  alt_u32 Ddr2Base;
  alt_u32 ByteLen;
  
  bSuccess = TRUE;
41102938:	00800044 	movi	r2,1
4110293c:	e0bfef15 	stw	r2,-68(fp)
  switch (MemoryId) {
41102940:	e0bff903 	ldbu	r2,-28(fp)
41102944:	10c00060 	cmpeqi	r3,r2,1
41102948:	1800031e 	bne	r3,zero,41102958 <DDR2_MEMORY_RANDOM_READ_TEST+0x5c>
4110294c:	108000a0 	cmpeqi	r2,r2,2
41102950:	1000081e 	bne	r2,zero,41102974 <DDR2_MEMORY_RANDOM_READ_TEST+0x78>
41102954:	00000e06 	br	41102990 <DDR2_MEMORY_RANDOM_READ_TEST+0x94>
    case DDR2_M1_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
41102958:	e0bff903 	ldbu	r2,-28(fp)
4110295c:	1009883a 	mov	r4,r2
41102960:	1101dd80 	call	41101dd8 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
41102964:	e03ff015 	stw	zero,-64(fp)
        ByteLen = DDR2_M1_MEMORY_SIZE;
41102968:	00900034 	movhi	r2,16384
4110296c:	e0bff115 	stw	r2,-60(fp)
    break;
41102970:	00000d06 	br	411029a8 <DDR2_MEMORY_RANDOM_READ_TEST+0xac>
    case DDR2_M2_ID:
        DDR2_SWITCH_MEMORY(MemoryId);
41102974:	e0bff903 	ldbu	r2,-28(fp)
41102978:	1009883a 	mov	r4,r2
4110297c:	1101dd80 	call	41101dd8 <DDR2_SWITCH_MEMORY>
        Ddr2Base = DDR2_EXTENDED_ADDRESS_WINDOWED_BASE;
41102980:	e03ff015 	stw	zero,-64(fp)
        ByteLen = DDR2_M2_MEMORY_SIZE;
41102984:	00900034 	movhi	r2,16384
41102988:	e0bff115 	stw	r2,-60(fp)
    break;
4110298c:	00000606 	br	411029a8 <DDR2_MEMORY_RANDOM_READ_TEST+0xac>
    default:
      bSuccess = FALSE;
41102990:	e03fef15 	stw	zero,-68(fp)
	  printf("DR2 Memory ID not identified!! Aborting Test \n");
41102994:	01104474 	movhi	r4,16657
41102998:	211f0e04 	addi	r4,r4,31800
4110299c:	11065000 	call	41106500 <puts>
      return bSuccess;
411029a0:	e0bfef17 	ldw	r2,-68(fp)
411029a4:	00008706 	br	41102bc4 <DDR2_MEMORY_RANDOM_READ_TEST+0x2c8>
  }
  
  printf("DDR2 Size: %d MBytes\n", ByteLen/1024/1024);
411029a8:	e0bff117 	ldw	r2,-60(fp)
411029ac:	1004d53a 	srli	r2,r2,20
411029b0:	100b883a 	mov	r5,r2
411029b4:	011044b4 	movhi	r4,16658
411029b8:	21210804 	addi	r4,r4,-31712
411029bc:	11063e40 	call	411063e4 <printf>
  alt_u32 CurrentState;
  alt_u32 MemoryEndAddress;
  alt_u32 NextMilestone;
  alt_u8 Percentage;
  
  CurrentState = InitialState;
411029c0:	d0a01817 	ldw	r2,-32672(gp)
411029c4:	e0bff815 	stw	r2,-32(fp)
  MemoryEndAddress = Ddr2Base + ByteLen;
411029c8:	e0fff017 	ldw	r3,-64(fp)
411029cc:	e0bff117 	ldw	r2,-60(fp)
411029d0:	1885883a 	add	r2,r3,r2
411029d4:	e0bff515 	stw	r2,-44(fp)
  NextMilestone = Ddr2Base + ByteLen/20;
411029d8:	e0fff117 	ldw	r3,-60(fp)
411029dc:	00b33374 	movhi	r2,52429
411029e0:	10b33344 	addi	r2,r2,-13107
411029e4:	1888383a 	mulxuu	r4,r3,r2
411029e8:	1885383a 	mul	r2,r3,r2
411029ec:	1025883a 	mov	r18,r2
411029f0:	2027883a 	mov	r19,r4
411029f4:	9806d13a 	srli	r3,r19,4
411029f8:	e0bff017 	ldw	r2,-64(fp)
411029fc:	1885883a 	add	r2,r3,r2
41102a00:	e0bff315 	stw	r2,-52(fp)
  Percentage = 5;
41102a04:	00800144 	movi	r2,5
41102a08:	e0bff405 	stb	r2,-48(fp)
  printf("Reading from memory...\n");
41102a0c:	011044b4 	movhi	r4,16658
41102a10:	21218604 	addi	r4,r4,-31208
41102a14:	11065000 	call	41106500 <puts>
  if (bVerbose == DDR2_VERBOSE) {
41102a18:	e0bffa17 	ldw	r2,-24(fp)
41102a1c:	10800058 	cmpnei	r2,r2,1
41102a20:	1000031e 	bne	r2,zero,41102a30 <DDR2_MEMORY_RANDOM_READ_TEST+0x134>
    printf("00%%..");
41102a24:	011044b4 	movhi	r4,16658
41102a28:	21216804 	addi	r4,r4,-31328
41102a2c:	11063e40 	call	411063e4 <printf>
  }
  
  int TimeStart, TimeElapsed = 0;
41102a30:	e03ff615 	stw	zero,-40(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
41102a34:	d0a02417 	ldw	r2,-32624(gp)

  TimeStart = alt_nticks();
41102a38:	e0bff715 	stw	r2,-36(fp)
  for (pSource = (alt_u32*)Ddr2Base; (alt_u32)pSource < MemoryEndAddress; pSource++){
41102a3c:	e0bff017 	ldw	r2,-64(fp)
41102a40:	e0bff215 	stw	r2,-56(fp)
41102a44:	00002b06 	br	41102af4 <DDR2_MEMORY_RANDOM_READ_TEST+0x1f8>
    if (xorshift32(&CurrentState) != *pSource){
41102a48:	e0bff804 	addi	r2,fp,-32
41102a4c:	1009883a 	mov	r4,r2
41102a50:	1102be80 	call	41102be8 <xorshift32>
41102a54:	1007883a 	mov	r3,r2
41102a58:	e0bff217 	ldw	r2,-56(fp)
41102a5c:	10800017 	ldw	r2,0(r2)
41102a60:	18800826 	beq	r3,r2,41102a84 <DDR2_MEMORY_RANDOM_READ_TEST+0x188>
      bSuccess = FALSE;
41102a64:	e03fef15 	stw	zero,-68(fp)
	  if (bVerbose == DDR2_VERBOSE) {
41102a68:	e0bffa17 	ldw	r2,-24(fp)
41102a6c:	10800058 	cmpnei	r2,r2,1
41102a70:	1000041e 	bne	r2,zero,41102a84 <DDR2_MEMORY_RANDOM_READ_TEST+0x188>
        printf("Failed to read adress 0x%08X\n", pSource);
41102a74:	e17ff217 	ldw	r5,-56(fp)
41102a78:	011044b4 	movhi	r4,16658
41102a7c:	21218c04 	addi	r4,r4,-31184
41102a80:	11063e40 	call	411063e4 <printf>
      }
    }
    if ((bVerbose == DDR2_VERBOSE) && ((alt_u32)pSource > NextMilestone)){
41102a84:	e0bffa17 	ldw	r2,-24(fp)
41102a88:	10800058 	cmpnei	r2,r2,1
41102a8c:	1000161e 	bne	r2,zero,41102ae8 <DDR2_MEMORY_RANDOM_READ_TEST+0x1ec>
41102a90:	e0bff217 	ldw	r2,-56(fp)
41102a94:	e0fff317 	ldw	r3,-52(fp)
41102a98:	1880132e 	bgeu	r3,r2,41102ae8 <DDR2_MEMORY_RANDOM_READ_TEST+0x1ec>
      printf("..%02d%%..",Percentage);
41102a9c:	e0bff403 	ldbu	r2,-48(fp)
41102aa0:	100b883a 	mov	r5,r2
41102aa4:	011044b4 	movhi	r4,16658
41102aa8:	21216a04 	addi	r4,r4,-31320
41102aac:	11063e40 	call	411063e4 <printf>
	  NextMilestone += ByteLen/20;
41102ab0:	e0fff117 	ldw	r3,-60(fp)
41102ab4:	00b33374 	movhi	r2,52429
41102ab8:	10b33344 	addi	r2,r2,-13107
41102abc:	1888383a 	mulxuu	r4,r3,r2
41102ac0:	1885383a 	mul	r2,r3,r2
41102ac4:	1021883a 	mov	r16,r2
41102ac8:	2023883a 	mov	r17,r4
41102acc:	8804d13a 	srli	r2,r17,4
41102ad0:	e0fff317 	ldw	r3,-52(fp)
41102ad4:	1885883a 	add	r2,r3,r2
41102ad8:	e0bff315 	stw	r2,-52(fp)
	  Percentage += 5;
41102adc:	e0bff403 	ldbu	r2,-48(fp)
41102ae0:	10800144 	addi	r2,r2,5
41102ae4:	e0bff405 	stb	r2,-48(fp)
  }
  
  int TimeStart, TimeElapsed = 0;

  TimeStart = alt_nticks();
  for (pSource = (alt_u32*)Ddr2Base; (alt_u32)pSource < MemoryEndAddress; pSource++){
41102ae8:	e0bff217 	ldw	r2,-56(fp)
41102aec:	10800104 	addi	r2,r2,4
41102af0:	e0bff215 	stw	r2,-56(fp)
41102af4:	e0fff217 	ldw	r3,-56(fp)
41102af8:	e0bff517 	ldw	r2,-44(fp)
41102afc:	18bfd236 	bltu	r3,r2,41102a48 <__reset+0xbb0e2a48>
      printf("..%02d%%..",Percentage);
	  NextMilestone += ByteLen/20;
	  Percentage += 5;
	}
  }
  if (bVerbose == DDR2_VERBOSE) {
41102b00:	e0bffa17 	ldw	r2,-24(fp)
41102b04:	10800058 	cmpnei	r2,r2,1
41102b08:	1000031e 	bne	r2,zero,41102b18 <DDR2_MEMORY_RANDOM_READ_TEST+0x21c>
    printf("..100%%\n");
41102b0c:	011044b4 	movhi	r4,16658
41102b10:	21216d04 	addi	r4,r4,-31308
41102b14:	11063e40 	call	411063e4 <printf>
  }

  if (bSuccess){
41102b18:	e0bfef17 	ldw	r2,-68(fp)
41102b1c:	10002326 	beq	r2,zero,41102bac <DDR2_MEMORY_RANDOM_READ_TEST+0x2b0>
    if (bTime == TRUE){
41102b20:	e0bffb17 	ldw	r2,-20(fp)
41102b24:	10800058 	cmpnei	r2,r2,1
41102b28:	10001b1e 	bne	r2,zero,41102b98 <DDR2_MEMORY_RANDOM_READ_TEST+0x29c>
41102b2c:	d0e02417 	ldw	r3,-32624(gp)
      TimeElapsed = alt_nticks() - TimeStart;
41102b30:	e0bff717 	ldw	r2,-36(fp)
41102b34:	1885c83a 	sub	r2,r3,r2
41102b38:	e0bff615 	stw	r2,-40(fp)
      printf("DDR2 read test pass, size=%d bytes, %.3f sec\n", ByteLen, (float)TimeElapsed/(float)alt_ticks_per_second());
41102b3c:	e13ff617 	ldw	r4,-40(fp)
41102b40:	11056240 	call	41105624 <__floatsisf>
41102b44:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
41102b48:	d0a02317 	ldw	r2,-32628(gp)
41102b4c:	1009883a 	mov	r4,r2
41102b50:	11057480 	call	41105748 <__floatunsisf>
41102b54:	1007883a 	mov	r3,r2
41102b58:	180b883a 	mov	r5,r3
41102b5c:	8009883a 	mov	r4,r16
41102b60:	1104de80 	call	41104de8 <__divsf3>
41102b64:	1007883a 	mov	r3,r2
41102b68:	1805883a 	mov	r2,r3
41102b6c:	1009883a 	mov	r4,r2
41102b70:	1105f500 	call	41105f50 <__extendsfdf2>
41102b74:	1009883a 	mov	r4,r2
41102b78:	180b883a 	mov	r5,r3
41102b7c:	200d883a 	mov	r6,r4
41102b80:	280f883a 	mov	r7,r5
41102b84:	e17ff117 	ldw	r5,-60(fp)
41102b88:	011044b4 	movhi	r4,16658
41102b8c:	21214504 	addi	r4,r4,-31468
41102b90:	11063e40 	call	411063e4 <printf>
41102b94:	00000806 	br	41102bb8 <DDR2_MEMORY_RANDOM_READ_TEST+0x2bc>
    } else {
      printf("DDR2 read test pass, size=%d bytes\n", ByteLen);
41102b98:	e17ff117 	ldw	r5,-60(fp)
41102b9c:	011044b4 	movhi	r4,16658
41102ba0:	21219404 	addi	r4,r4,-31152
41102ba4:	11063e40 	call	411063e4 <printf>
41102ba8:	00000306 	br	41102bb8 <DDR2_MEMORY_RANDOM_READ_TEST+0x2bc>
    }
  } else {
    printf("DDR2 read test fail\n");
41102bac:	011044b4 	movhi	r4,16658
41102bb0:	21215104 	addi	r4,r4,-31420
41102bb4:	11065000 	call	41106500 <puts>
  }
  printf("\n");
41102bb8:	01000284 	movi	r4,10
41102bbc:	11064280 	call	41106428 <putchar>

  return bSuccess;
41102bc0:	e0bfef17 	ldw	r2,-68(fp)
}
41102bc4:	e6fffc04 	addi	sp,fp,-16
41102bc8:	dfc00517 	ldw	ra,20(sp)
41102bcc:	df000417 	ldw	fp,16(sp)
41102bd0:	dcc00317 	ldw	r19,12(sp)
41102bd4:	dc800217 	ldw	r18,8(sp)
41102bd8:	dc400117 	ldw	r17,4(sp)
41102bdc:	dc000017 	ldw	r16,0(sp)
41102be0:	dec00604 	addi	sp,sp,24
41102be4:	f800283a 	ret

41102be8 <xorshift32>:
 * @param [in] bDRIVE  Estado atual do RNG
  *
 * @retval Nmero aleatrio resultate do RNG
 *
 */
alt_u32 xorshift32(alt_u32 *State){
41102be8:	defffd04 	addi	sp,sp,-12
41102bec:	df000215 	stw	fp,8(sp)
41102bf0:	df000204 	addi	fp,sp,8
41102bf4:	e13fff15 	stw	r4,-4(fp)

  alt_u32 x = *State;
41102bf8:	e0bfff17 	ldw	r2,-4(fp)
41102bfc:	10800017 	ldw	r2,0(r2)
41102c00:	e0bffe15 	stw	r2,-8(fp)
  x ^= x << 13;
41102c04:	e0bffe17 	ldw	r2,-8(fp)
41102c08:	1004937a 	slli	r2,r2,13
41102c0c:	e0fffe17 	ldw	r3,-8(fp)
41102c10:	1884f03a 	xor	r2,r3,r2
41102c14:	e0bffe15 	stw	r2,-8(fp)
  x ^= x >> 17;
41102c18:	e0bffe17 	ldw	r2,-8(fp)
41102c1c:	1004d47a 	srli	r2,r2,17
41102c20:	e0fffe17 	ldw	r3,-8(fp)
41102c24:	1884f03a 	xor	r2,r3,r2
41102c28:	e0bffe15 	stw	r2,-8(fp)
  x ^= x << 5;
41102c2c:	e0bffe17 	ldw	r2,-8(fp)
41102c30:	1004917a 	slli	r2,r2,5
41102c34:	e0fffe17 	ldw	r3,-8(fp)
41102c38:	1884f03a 	xor	r2,r3,r2
41102c3c:	e0bffe15 	stw	r2,-8(fp)
  *State = x;
41102c40:	e0bfff17 	ldw	r2,-4(fp)
41102c44:	e0fffe17 	ldw	r3,-8(fp)
41102c48:	10c00015 	stw	r3,0(r2)

  return x;
41102c4c:	e0bffe17 	ldw	r2,-8(fp)
}
41102c50:	e037883a 	mov	sp,fp
41102c54:	df000017 	ldw	fp,0(sp)
41102c58:	dec00104 	addi	sp,sp,4
41102c5c:	f800283a 	ret

41102c60 <DMA_OPEN_DEVICE>:
 * @param [in] DmaName  String com o nome do DMA (XXX_CSR_NAME)
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_OPEN_DEVICE(alt_msgdma_dev **DmaDevice, const char* DmaName){
41102c60:	defffb04 	addi	sp,sp,-20
41102c64:	dfc00415 	stw	ra,16(sp)
41102c68:	df000315 	stw	fp,12(sp)
41102c6c:	df000304 	addi	fp,sp,12
41102c70:	e13ffe15 	stw	r4,-8(fp)
41102c74:	e17fff15 	stw	r5,-4(fp)
  bool bSuccess = TRUE;
41102c78:	00800044 	movi	r2,1
41102c7c:	e0bffd15 	stw	r2,-12(fp)
  
  //Open DMA based on name

  *DmaDevice = alt_msgdma_open((char *)DmaName);
41102c80:	e13fff17 	ldw	r4,-4(fp)
41102c84:	111659c0 	call	4111659c <alt_msgdma_open>
41102c88:	1007883a 	mov	r3,r2
41102c8c:	e0bffe17 	ldw	r2,-8(fp)
41102c90:	10c00015 	stw	r3,0(r2)
  
  //Check if DMA opened correctly;
  if(*DmaDevice == NULL){
41102c94:	e0bffe17 	ldw	r2,-8(fp)
41102c98:	10800017 	ldw	r2,0(r2)
41102c9c:	1000011e 	bne	r2,zero,41102ca4 <DMA_OPEN_DEVICE+0x44>
    bSuccess = FALSE;
41102ca0:	e03ffd15 	stw	zero,-12(fp)
  }
  
  return bSuccess;
41102ca4:	e0bffd17 	ldw	r2,-12(fp)
}
41102ca8:	e037883a 	mov	sp,fp
41102cac:	dfc00117 	ldw	ra,4(sp)
41102cb0:	df000017 	ldw	fp,0(sp)
41102cb4:	dec00204 	addi	sp,sp,8
41102cb8:	f800283a 	ret

41102cbc <DMA_CONFIG>:
 * @param [in] ConfigMask  Mascara com as configuraes do DMA (overwrite)
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_CONFIG(alt_msgdma_dev *DmaDevice, alt_u32 ConfigMask){
41102cbc:	defffc04 	addi	sp,sp,-16
41102cc0:	df000315 	stw	fp,12(sp)
41102cc4:	df000304 	addi	fp,sp,12
41102cc8:	e13ffe15 	stw	r4,-8(fp)
41102ccc:	e17fff15 	stw	r5,-4(fp)
  bool bSuccess = TRUE;
41102cd0:	00800044 	movi	r2,1
41102cd4:	e0bffd15 	stw	r2,-12(fp)
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ConfigMask);
41102cd8:	e0bffe17 	ldw	r2,-8(fp)
41102cdc:	10800317 	ldw	r2,12(r2)
41102ce0:	10800104 	addi	r2,r2,4
41102ce4:	e0ffff17 	ldw	r3,-4(fp)
41102ce8:	10c00035 	stwio	r3,0(r2)
  return bSuccess;
41102cec:	e0bffd17 	ldw	r2,-12(fp)
}
41102cf0:	e037883a 	mov	sp,fp
41102cf4:	df000017 	ldw	fp,0(sp)
41102cf8:	dec00104 	addi	sp,sp,4
41102cfc:	f800283a 	ret

41102d00 <DMA_BUSY>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : DMA Ocupado
 *
 */
bool DMA_BUSY(alt_msgdma_dev *DmaDevice){
41102d00:	defffd04 	addi	sp,sp,-12
41102d04:	df000215 	stw	fp,8(sp)
41102d08:	df000204 	addi	fp,sp,8
41102d0c:	e13fff15 	stw	r4,-4(fp)
  bool bBusy = FALSE;
41102d10:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK){
41102d14:	e0bfff17 	ldw	r2,-4(fp)
41102d18:	10800317 	ldw	r2,12(r2)
41102d1c:	10800037 	ldwio	r2,0(r2)
41102d20:	1080004c 	andi	r2,r2,1
41102d24:	10000226 	beq	r2,zero,41102d30 <DMA_BUSY+0x30>
    bBusy = TRUE;
41102d28:	00800044 	movi	r2,1
41102d2c:	e0bffe15 	stw	r2,-8(fp)
  }
  return bBusy;
41102d30:	e0bffe17 	ldw	r2,-8(fp)
}
41102d34:	e037883a 	mov	sp,fp
41102d38:	df000017 	ldw	fp,0(sp)
41102d3c:	dec00104 	addi	sp,sp,4
41102d40:	f800283a 	ret

41102d44 <DMA_DESCRIPTOR_BUFFER_FULL>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : Buffer Cheio
 *
 */
bool DMA_DESCRIPTOR_BUFFER_FULL(alt_msgdma_dev *DmaDevice){
41102d44:	defffd04 	addi	sp,sp,-12
41102d48:	df000215 	stw	fp,8(sp)
41102d4c:	df000204 	addi	fp,sp,8
41102d50:	e13fff15 	stw	r4,-4(fp)
  bool bFull = FALSE;
41102d54:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK){
41102d58:	e0bfff17 	ldw	r2,-4(fp)
41102d5c:	10800317 	ldw	r2,12(r2)
41102d60:	10800037 	ldwio	r2,0(r2)
41102d64:	1080010c 	andi	r2,r2,4
41102d68:	10000226 	beq	r2,zero,41102d74 <DMA_DESCRIPTOR_BUFFER_FULL+0x30>
    bFull = TRUE;
41102d6c:	00800044 	movi	r2,1
41102d70:	e0bffe15 	stw	r2,-8(fp)
  }
  return bFull;
41102d74:	e0bffe17 	ldw	r2,-8(fp)
}
41102d78:	e037883a 	mov	sp,fp
41102d7c:	df000017 	ldw	fp,0(sp)
41102d80:	dec00104 	addi	sp,sp,4
41102d84:	f800283a 	ret

41102d88 <DMA_DESCRIPTOR_BUFFER_EMPTY>:
 * @param [in] DmaDevice  Ponteiro para o Device do DMA a ser utilizado
 *
 * @retval TRUE : Buffer Vazio
 *
 */
bool DMA_DESCRIPTOR_BUFFER_EMPTY(alt_msgdma_dev *DmaDevice){
41102d88:	defffd04 	addi	sp,sp,-12
41102d8c:	df000215 	stw	fp,8(sp)
41102d90:	df000204 	addi	fp,sp,8
41102d94:	e13fff15 	stw	r4,-4(fp)
  bool bEmpty = FALSE;
41102d98:	e03ffe15 	stw	zero,-8(fp)
  if (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_EMPTY_MASK){
41102d9c:	e0bfff17 	ldw	r2,-4(fp)
41102da0:	10800317 	ldw	r2,12(r2)
41102da4:	10800037 	ldwio	r2,0(r2)
41102da8:	1080008c 	andi	r2,r2,2
41102dac:	10000226 	beq	r2,zero,41102db8 <DMA_DESCRIPTOR_BUFFER_EMPTY+0x30>
    bEmpty = TRUE;
41102db0:	00800044 	movi	r2,1
41102db4:	e0bffe15 	stw	r2,-8(fp)
  }
  return bEmpty;
41102db8:	e0bffe17 	ldw	r2,-8(fp)
}
41102dbc:	e037883a 	mov	sp,fp
41102dc0:	df000017 	ldw	fp,0(sp)
41102dc4:	dec00104 	addi	sp,sp,4
41102dc8:	f800283a 	ret

41102dcc <DMA_DISPATCHER_STOP>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a funo ir verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_DISPATCHER_STOP(alt_msgdma_dev *DmaDevice, bool bWait, alt_32 WaitPeriodUs){
41102dcc:	defffa04 	addi	sp,sp,-24
41102dd0:	dfc00515 	stw	ra,20(sp)
41102dd4:	df000415 	stw	fp,16(sp)
41102dd8:	df000404 	addi	fp,sp,16
41102ddc:	e13ffd15 	stw	r4,-12(fp)
41102de0:	e17ffe15 	stw	r5,-8(fp)
41102de4:	e1bfff15 	stw	r6,-4(fp)
  bool bSuccess = TRUE;
41102de8:	00800044 	movi	r2,1
41102dec:	e0bffc15 	stw	r2,-16(fp)
  
  //Send stop command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_STOP_MASK);
41102df0:	e0bffd17 	ldw	r2,-12(fp)
41102df4:	10800317 	ldw	r2,12(r2)
41102df8:	10800104 	addi	r2,r2,4
41102dfc:	00c00044 	movi	r3,1
41102e00:	10c00035 	stwio	r3,0(r2)
  
  if (bWait == DMA_WAIT) {
41102e04:	e0bffe17 	ldw	r2,-8(fp)
41102e08:	10800058 	cmpnei	r2,r2,1
41102e0c:	10000f1e 	bne	r2,zero,41102e4c <DMA_DISPATCHER_STOP+0x80>
    //Wait stop to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_STOP_STATE_MASK) {
41102e10:	00000806 	br	41102e34 <DMA_DISPATCHER_STOP+0x68>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
41102e14:	e0bfff17 	ldw	r2,-4(fp)
41102e18:	1000031e 	bne	r2,zero,41102e28 <DMA_DISPATCHER_STOP+0x5c>
        usleep(1);
41102e1c:	01000044 	movi	r4,1
41102e20:	1112e800 	call	41112e80 <usleep>
41102e24:	00000306 	br	41102e34 <DMA_DISPATCHER_STOP+0x68>
      } else {
        usleep(WaitPeriodUs);
41102e28:	e0bfff17 	ldw	r2,-4(fp)
41102e2c:	1009883a 	mov	r4,r2
41102e30:	1112e800 	call	41112e80 <usleep>
  //Send stop command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_STOP_MASK);
  
  if (bWait == DMA_WAIT) {
    //Wait stop to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_STOP_STATE_MASK) {
41102e34:	e0bffd17 	ldw	r2,-12(fp)
41102e38:	10800317 	ldw	r2,12(r2)
41102e3c:	10800037 	ldwio	r2,0(r2)
41102e40:	1080080c 	andi	r2,r2,32
41102e44:	103ff31e 	bne	r2,zero,41102e14 <__reset+0xbb0e2e14>
41102e48:	00000206 	br	41102e54 <DMA_DISPATCHER_STOP+0x88>
      } else {
        usleep(WaitPeriodUs);
      }
    }
  } else {
    return bSuccess;
41102e4c:	e0bffc17 	ldw	r2,-16(fp)
41102e50:	00000106 	br	41102e58 <DMA_DISPATCHER_STOP+0x8c>
  }
  
  return bSuccess;
41102e54:	e0bffc17 	ldw	r2,-16(fp)
}
41102e58:	e037883a 	mov	sp,fp
41102e5c:	dfc00117 	ldw	ra,4(sp)
41102e60:	df000017 	ldw	fp,0(sp)
41102e64:	dec00204 	addi	sp,sp,8
41102e68:	f800283a 	ret

41102e6c <DMA_DISPATCHER_RESET>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a funo ir verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_DISPATCHER_RESET(alt_msgdma_dev *DmaDevice, bool bWait, alt_32 WaitPeriodUs){
41102e6c:	defffa04 	addi	sp,sp,-24
41102e70:	dfc00515 	stw	ra,20(sp)
41102e74:	df000415 	stw	fp,16(sp)
41102e78:	df000404 	addi	fp,sp,16
41102e7c:	e13ffd15 	stw	r4,-12(fp)
41102e80:	e17ffe15 	stw	r5,-8(fp)
41102e84:	e1bfff15 	stw	r6,-4(fp)
  bool bSuccess = TRUE;
41102e88:	00800044 	movi	r2,1
41102e8c:	e0bffc15 	stw	r2,-16(fp)
  
  //Send reset command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
41102e90:	e0bffd17 	ldw	r2,-12(fp)
41102e94:	10800317 	ldw	r2,12(r2)
41102e98:	10800104 	addi	r2,r2,4
41102e9c:	00c00084 	movi	r3,2
41102ea0:	10c00035 	stwio	r3,0(r2)
  
  if (bWait == DMA_WAIT) {
41102ea4:	e0bffe17 	ldw	r2,-8(fp)
41102ea8:	10800058 	cmpnei	r2,r2,1
41102eac:	10000f1e 	bne	r2,zero,41102eec <DMA_DISPATCHER_RESET+0x80>
    //Wait reset to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
41102eb0:	00000806 	br	41102ed4 <DMA_DISPATCHER_RESET+0x68>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
41102eb4:	e0bfff17 	ldw	r2,-4(fp)
41102eb8:	1000031e 	bne	r2,zero,41102ec8 <DMA_DISPATCHER_RESET+0x5c>
        usleep(1);
41102ebc:	01000044 	movi	r4,1
41102ec0:	1112e800 	call	41112e80 <usleep>
41102ec4:	00000306 	br	41102ed4 <DMA_DISPATCHER_RESET+0x68>
      } else {
        usleep(WaitPeriodUs);
41102ec8:	e0bfff17 	ldw	r2,-4(fp)
41102ecc:	1009883a 	mov	r4,r2
41102ed0:	1112e800 	call	41112e80 <usleep>
  //Send reset command
  IOWR_ALTERA_MSGDMA_CSR_CONTROL(DmaDevice->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
  
  if (bWait == DMA_WAIT) {
    //Wait reset to be finished
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_RESET_STATE_MASK) {
41102ed4:	e0bffd17 	ldw	r2,-12(fp)
41102ed8:	10800317 	ldw	r2,12(r2)
41102edc:	10800037 	ldwio	r2,0(r2)
41102ee0:	1080100c 	andi	r2,r2,64
41102ee4:	103ff31e 	bne	r2,zero,41102eb4 <__reset+0xbb0e2eb4>
41102ee8:	00000206 	br	41102ef4 <DMA_DISPATCHER_RESET+0x88>
      } else {
        usleep(WaitPeriodUs);
      }
    }
  } else {
    return bSuccess;
41102eec:	e0bffc17 	ldw	r2,-16(fp)
41102ef0:	00000106 	br	41102ef8 <DMA_DISPATCHER_RESET+0x8c>
  }
  
  return bSuccess;
41102ef4:	e0bffc17 	ldw	r2,-16(fp)
}
41102ef8:	e037883a 	mov	sp,fp
41102efc:	dfc00117 	ldw	ra,4(sp)
41102f00:	df000017 	ldw	fp,0(sp)
41102f04:	dec00204 	addi	sp,sp,8
41102f08:	f800283a 	ret

41102f0c <DMA_SINGLE_TRANSFER>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a funo ir verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_SINGLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddress, alt_u32 DestinationAddress, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
41102f0c:	defff604 	addi	sp,sp,-40
41102f10:	dfc00915 	stw	ra,36(sp)
41102f14:	df000815 	stw	fp,32(sp)
41102f18:	dc000715 	stw	r16,28(sp)
41102f1c:	df000804 	addi	fp,sp,32
41102f20:	e13ffb15 	stw	r4,-20(fp)
41102f24:	e17ffc15 	stw	r5,-16(fp)
41102f28:	e1bffd15 	stw	r6,-12(fp)
41102f2c:	e1fffe15 	stw	r7,-8(fp)
41102f30:	defff804 	addi	sp,sp,-32
41102f34:	d8800204 	addi	r2,sp,8
41102f38:	108003c4 	addi	r2,r2,15
41102f3c:	1004d13a 	srli	r2,r2,4
41102f40:	1020913a 	slli	r16,r2,4
  bool bSuccess = TRUE;
41102f44:	00800044 	movi	r2,1
41102f48:	e0bffa15 	stw	r2,-24(fp)
  alt_msgdma_standard_descriptor DmaDescriptor;

  if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddress, (alt_u32 *)DestinationAddress, TransferSize, ControlBits) != 0){
41102f4c:	e0fffc17 	ldw	r3,-16(fp)
41102f50:	e13ffd17 	ldw	r4,-12(fp)
41102f54:	e0800217 	ldw	r2,8(fp)
41102f58:	d8800115 	stw	r2,4(sp)
41102f5c:	e0bffe17 	ldw	r2,-8(fp)
41102f60:	d8800015 	stw	r2,0(sp)
41102f64:	200f883a 	mov	r7,r4
41102f68:	180d883a 	mov	r6,r3
41102f6c:	800b883a 	mov	r5,r16
41102f70:	e13ffb17 	ldw	r4,-20(fp)
41102f74:	11156800 	call	41115680 <alt_msgdma_construct_standard_mm_to_mm_descriptor>
41102f78:	10000326 	beq	r2,zero,41102f88 <DMA_SINGLE_TRANSFER+0x7c>
    bSuccess = FALSE;
41102f7c:	e03ffa15 	stw	zero,-24(fp)
    return bSuccess;
41102f80:	e0bffa17 	ldw	r2,-24(fp)
41102f84:	00001e06 	br	41103000 <DMA_SINGLE_TRANSFER+0xf4>
  } else {
    if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
41102f88:	800b883a 	mov	r5,r16
41102f8c:	e13ffb17 	ldw	r4,-20(fp)
41102f90:	11167b40 	call	411167b4 <alt_msgdma_standard_descriptor_async_transfer>
41102f94:	10000326 	beq	r2,zero,41102fa4 <DMA_SINGLE_TRANSFER+0x98>
      bSuccess = FALSE;
41102f98:	e03ffa15 	stw	zero,-24(fp)
      return bSuccess;
41102f9c:	e0bffa17 	ldw	r2,-24(fp)
41102fa0:	00001706 	br	41103000 <DMA_SINGLE_TRANSFER+0xf4>
    }
  }
  
  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
41102fa4:	e0bffa17 	ldw	r2,-24(fp)
41102fa8:	10800060 	cmpeqi	r2,r2,1
41102fac:	1007883a 	mov	r3,r2
41102fb0:	e0800317 	ldw	r2,12(fp)
41102fb4:	10800060 	cmpeqi	r2,r2,1
41102fb8:	1884703a 	and	r2,r3,r2
41102fbc:	10803fcc 	andi	r2,r2,255
41102fc0:	10000e26 	beq	r2,zero,41102ffc <DMA_SINGLE_TRANSFER+0xf0>
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
41102fc4:	00000806 	br	41102fe8 <DMA_SINGLE_TRANSFER+0xdc>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
41102fc8:	e0800417 	ldw	r2,16(fp)
41102fcc:	1000031e 	bne	r2,zero,41102fdc <DMA_SINGLE_TRANSFER+0xd0>
        usleep(1000);
41102fd0:	0100fa04 	movi	r4,1000
41102fd4:	1112e800 	call	41112e80 <usleep>
41102fd8:	00000306 	br	41102fe8 <DMA_SINGLE_TRANSFER+0xdc>
      } else {
        usleep(WaitPeriodUs);
41102fdc:	e0800417 	ldw	r2,16(fp)
41102fe0:	1009883a 	mov	r4,r2
41102fe4:	1112e800 	call	41112e80 <usleep>
      return bSuccess;
    }
  }
  
  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
41102fe8:	e0bffb17 	ldw	r2,-20(fp)
41102fec:	10800317 	ldw	r2,12(r2)
41102ff0:	10800037 	ldwio	r2,0(r2)
41102ff4:	1080004c 	andi	r2,r2,1
41102ff8:	103ff31e 	bne	r2,zero,41102fc8 <__reset+0xbb0e2fc8>
        usleep(WaitPeriodUs);
      }
    }
  }
  
  return bSuccess;
41102ffc:	e0bffa17 	ldw	r2,-24(fp)
}
41103000:	e6ffff04 	addi	sp,fp,-4
41103004:	dfc00217 	ldw	ra,8(sp)
41103008:	df000117 	ldw	fp,4(sp)
4110300c:	dc000017 	ldw	r16,0(sp)
41103010:	dec00304 	addi	sp,sp,12
41103014:	f800283a 	ret

41103018 <DMA_MULTIPLE_TRANSFER>:
 * @param [in] WaitPeriodUs  Define em qual intervalo de tempo a funo ir verificar se a transferencia foi concluida
 *
 * @retval TRUE : Sucesso
 *
 */
bool DMA_MULTIPLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressArray[], alt_u32 DestinationAddressArray[], alt_u8 TransferNumber, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
41103018:	defff504 	addi	sp,sp,-44
4110301c:	dfc00a15 	stw	ra,40(sp)
41103020:	df000915 	stw	fp,36(sp)
41103024:	dc000815 	stw	r16,32(sp)
41103028:	df000904 	addi	fp,sp,36
4110302c:	e13ffb15 	stw	r4,-20(fp)
41103030:	e17ffc15 	stw	r5,-16(fp)
41103034:	e1bffd15 	stw	r6,-12(fp)
41103038:	3805883a 	mov	r2,r7
4110303c:	e0bffe05 	stb	r2,-8(fp)
41103040:	defff804 	addi	sp,sp,-32
41103044:	d8800204 	addi	r2,sp,8
41103048:	108003c4 	addi	r2,r2,15
4110304c:	1004d13a 	srli	r2,r2,4
41103050:	1020913a 	slli	r16,r2,4
  bool bSuccess = TRUE;
41103054:	00800044 	movi	r2,1
41103058:	e0bff915 	stw	r2,-28(fp)
  alt_msgdma_standard_descriptor DmaDescriptor;
  alt_u8 i = 0;
4110305c:	e03ffa05 	stb	zero,-24(fp)

  while ((bSuccess == TRUE) & (i < (TransferNumber - 1))){
41103060:	00002506 	br	411030f8 <DMA_MULTIPLE_TRANSFER+0xe0>
    if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddressArray[i], (alt_u32 *)DestinationAddressArray[i], TransferSize, (ControlBits | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_EARLY_DONE_ENABLE_MASK)) != 0){
41103064:	e0bffa03 	ldbu	r2,-24(fp)
41103068:	1085883a 	add	r2,r2,r2
4110306c:	1085883a 	add	r2,r2,r2
41103070:	1007883a 	mov	r3,r2
41103074:	e0bffc17 	ldw	r2,-16(fp)
41103078:	10c5883a 	add	r2,r2,r3
4110307c:	10800017 	ldw	r2,0(r2)
41103080:	1009883a 	mov	r4,r2
41103084:	e0bffa03 	ldbu	r2,-24(fp)
41103088:	1085883a 	add	r2,r2,r2
4110308c:	1085883a 	add	r2,r2,r2
41103090:	1007883a 	mov	r3,r2
41103094:	e0bffd17 	ldw	r2,-12(fp)
41103098:	10c5883a 	add	r2,r2,r3
4110309c:	10800017 	ldw	r2,0(r2)
411030a0:	1007883a 	mov	r3,r2
411030a4:	e0800317 	ldw	r2,12(fp)
411030a8:	10804034 	orhi	r2,r2,256
411030ac:	d8800115 	stw	r2,4(sp)
411030b0:	e0800217 	ldw	r2,8(fp)
411030b4:	d8800015 	stw	r2,0(sp)
411030b8:	180f883a 	mov	r7,r3
411030bc:	200d883a 	mov	r6,r4
411030c0:	800b883a 	mov	r5,r16
411030c4:	e13ffb17 	ldw	r4,-20(fp)
411030c8:	11156800 	call	41115680 <alt_msgdma_construct_standard_mm_to_mm_descriptor>
411030cc:	10000226 	beq	r2,zero,411030d8 <DMA_MULTIPLE_TRANSFER+0xc0>
      bSuccess = FALSE;
411030d0:	e03ff915 	stw	zero,-28(fp)
411030d4:	00000506 	br	411030ec <DMA_MULTIPLE_TRANSFER+0xd4>
    } else {
      if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
411030d8:	800b883a 	mov	r5,r16
411030dc:	e13ffb17 	ldw	r4,-20(fp)
411030e0:	11167b40 	call	411167b4 <alt_msgdma_standard_descriptor_async_transfer>
411030e4:	10000126 	beq	r2,zero,411030ec <DMA_MULTIPLE_TRANSFER+0xd4>
        bSuccess = FALSE;
411030e8:	e03ff915 	stw	zero,-28(fp)
      }
    }
	i++;
411030ec:	e0bffa03 	ldbu	r2,-24(fp)
411030f0:	10800044 	addi	r2,r2,1
411030f4:	e0bffa05 	stb	r2,-24(fp)
bool DMA_MULTIPLE_TRANSFER(alt_msgdma_dev *DmaDevice, alt_u32 SourceAddressArray[], alt_u32 DestinationAddressArray[], alt_u8 TransferNumber, alt_u32 TransferSize, alt_u32 ControlBits, bool bWait, alt_32 WaitPeriodUs){
  bool bSuccess = TRUE;
  alt_msgdma_standard_descriptor DmaDescriptor;
  alt_u8 i = 0;

  while ((bSuccess == TRUE) & (i < (TransferNumber - 1))){
411030f8:	e0bff917 	ldw	r2,-28(fp)
411030fc:	10800060 	cmpeqi	r2,r2,1
41103100:	1009883a 	mov	r4,r2
41103104:	e0fffa03 	ldbu	r3,-24(fp)
41103108:	e0bffe03 	ldbu	r2,-8(fp)
4110310c:	10bfffc4 	addi	r2,r2,-1
41103110:	1884803a 	cmplt	r2,r3,r2
41103114:	2084703a 	and	r2,r4,r2
41103118:	10803fcc 	andi	r2,r2,255
4110311c:	103fd11e 	bne	r2,zero,41103064 <__reset+0xbb0e3064>
        bSuccess = FALSE;
      }
    }
	i++;
  }
  if (bSuccess == TRUE){
41103120:	e0bff917 	ldw	r2,-28(fp)
41103124:	10800058 	cmpnei	r2,r2,1
41103128:	1000211e 	bne	r2,zero,411031b0 <DMA_MULTIPLE_TRANSFER+0x198>
    if (alt_msgdma_construct_standard_mm_to_mm_descriptor(DmaDevice, &DmaDescriptor, (alt_u32 *)SourceAddressArray[i], (alt_u32 *)DestinationAddressArray[i], TransferSize, ControlBits) != 0){
4110312c:	e0bffa03 	ldbu	r2,-24(fp)
41103130:	1085883a 	add	r2,r2,r2
41103134:	1085883a 	add	r2,r2,r2
41103138:	1007883a 	mov	r3,r2
4110313c:	e0bffc17 	ldw	r2,-16(fp)
41103140:	10c5883a 	add	r2,r2,r3
41103144:	10800017 	ldw	r2,0(r2)
41103148:	1009883a 	mov	r4,r2
4110314c:	e0bffa03 	ldbu	r2,-24(fp)
41103150:	1085883a 	add	r2,r2,r2
41103154:	1085883a 	add	r2,r2,r2
41103158:	1007883a 	mov	r3,r2
4110315c:	e0bffd17 	ldw	r2,-12(fp)
41103160:	10c5883a 	add	r2,r2,r3
41103164:	10800017 	ldw	r2,0(r2)
41103168:	1007883a 	mov	r3,r2
4110316c:	e0800317 	ldw	r2,12(fp)
41103170:	d8800115 	stw	r2,4(sp)
41103174:	e0800217 	ldw	r2,8(fp)
41103178:	d8800015 	stw	r2,0(sp)
4110317c:	180f883a 	mov	r7,r3
41103180:	200d883a 	mov	r6,r4
41103184:	800b883a 	mov	r5,r16
41103188:	e13ffb17 	ldw	r4,-20(fp)
4110318c:	11156800 	call	41115680 <alt_msgdma_construct_standard_mm_to_mm_descriptor>
41103190:	10000226 	beq	r2,zero,4110319c <DMA_MULTIPLE_TRANSFER+0x184>
      bSuccess = FALSE;
41103194:	e03ff915 	stw	zero,-28(fp)
41103198:	00000506 	br	411031b0 <DMA_MULTIPLE_TRANSFER+0x198>
    } else {
      if (alt_msgdma_standard_descriptor_async_transfer(DmaDevice, &DmaDescriptor) != 0) {
4110319c:	800b883a 	mov	r5,r16
411031a0:	e13ffb17 	ldw	r4,-20(fp)
411031a4:	11167b40 	call	411167b4 <alt_msgdma_standard_descriptor_async_transfer>
411031a8:	10000126 	beq	r2,zero,411031b0 <DMA_MULTIPLE_TRANSFER+0x198>
        bSuccess = FALSE;
411031ac:	e03ff915 	stw	zero,-28(fp)
      }
    }
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
411031b0:	e0bff917 	ldw	r2,-28(fp)
411031b4:	10800060 	cmpeqi	r2,r2,1
411031b8:	1007883a 	mov	r3,r2
411031bc:	e0800417 	ldw	r2,16(fp)
411031c0:	10800060 	cmpeqi	r2,r2,1
411031c4:	1884703a 	and	r2,r3,r2
411031c8:	10803fcc 	andi	r2,r2,255
411031cc:	10000e26 	beq	r2,zero,41103208 <DMA_MULTIPLE_TRANSFER+0x1f0>
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
411031d0:	00000806 	br	411031f4 <DMA_MULTIPLE_TRANSFER+0x1dc>
      if (WaitPeriodUs == DMA_DEFAULT_WAIT_PERIOD){
411031d4:	e0800517 	ldw	r2,20(fp)
411031d8:	1000031e 	bne	r2,zero,411031e8 <DMA_MULTIPLE_TRANSFER+0x1d0>
    	usleep(1000);
411031dc:	0100fa04 	movi	r4,1000
411031e0:	1112e800 	call	41112e80 <usleep>
411031e4:	00000306 	br	411031f4 <DMA_MULTIPLE_TRANSFER+0x1dc>
      } else {
    	usleep(WaitPeriodUs);
411031e8:	e0800517 	ldw	r2,20(fp)
411031ec:	1009883a 	mov	r4,r2
411031f0:	1112e800 	call	41112e80 <usleep>
      }
    }
  }

  if ((bSuccess == TRUE) & (bWait == DMA_WAIT)) {
    while (IORD_ALTERA_MSGDMA_CSR_STATUS (DmaDevice->csr_base) & ALTERA_MSGDMA_CSR_BUSY_MASK) {
411031f4:	e0bffb17 	ldw	r2,-20(fp)
411031f8:	10800317 	ldw	r2,12(r2)
411031fc:	10800037 	ldwio	r2,0(r2)
41103200:	1080004c 	andi	r2,r2,1
41103204:	103ff31e 	bne	r2,zero,411031d4 <__reset+0xbb0e31d4>
    	usleep(WaitPeriodUs);
      }
    }
  }
  
  return bSuccess;
41103208:	e0bff917 	ldw	r2,-28(fp)
}
4110320c:	e6ffff04 	addi	sp,fp,-4
41103210:	dfc00217 	ldw	ra,8(sp)
41103214:	df000117 	ldw	fp,4(sp)
41103218:	dc000017 	ldw	r16,0(sp)
4110321c:	dec00304 	addi	sp,sp,12
41103220:	f800283a 	ret

41103224 <POWER_Read>:
#include "sense.h"

bool POWER_Read(alt_u32 szVol[POWER_PORT_NUM]){
41103224:	deffef04 	addi	sp,sp,-68
41103228:	dfc01015 	stw	ra,64(sp)
4110322c:	df000f15 	stw	fp,60(sp)
41103230:	df000f04 	addi	fp,sp,60
41103234:	e13fff15 	stw	r4,-4(fp)
    bool bSuccess = TRUE;
41103238:	00800044 	movi	r2,1
4110323c:	e0bff315 	stw	r2,-52(fp)
    int i,c, nPortIndex=0;
41103240:	e03ff615 	stw	zero,-40(fp)
    int szPortNum[] = {POWER_DEVICE0_PORT_NUM, POWER_DEVICE1_PORT_NUM};
41103244:	00800204 	movi	r2,8
41103248:	e0bffc15 	stw	r2,-16(fp)
4110324c:	00800104 	movi	r2,4
41103250:	e0bffd15 	stw	r2,-12(fp)
    alt_u32 Value32;
    alt_u8 NextChannel,Channel, HEAD, SIGN, SGL, PARITY;
    const bool bEN=TRUE; // alwasy update next conversion channel
41103254:	00800044 	movi	r2,1
41103258:	e0bff715 	stw	r2,-36(fp)
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
4110325c:	00800044 	movi	r2,1
41103260:	e0bff815 	stw	r2,-32(fp)
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
41103264:	e03ff915 	stw	zero,-28(fp)
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
41103268:	e03ff515 	stw	zero,-44(fp)
4110326c:	00007106 	br	41103434 <POWER_Read+0x210>
        NextChannel = 0;
41103270:	e03ffa05 	stb	zero,-24(fp)
        bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
41103274:	e0bff517 	ldw	r2,-44(fp)
41103278:	10c03fcc 	andi	r3,r2,255
4110327c:	e13ffa03 	ldbu	r4,-24(fp)
41103280:	e0bfff17 	ldw	r2,-4(fp)
41103284:	d8800115 	stw	r2,4(sp)
41103288:	e0bff917 	ldw	r2,-28(fp)
4110328c:	d8800015 	stw	r2,0(sp)
41103290:	e1fff817 	ldw	r7,-32(fp)
41103294:	e1bff717 	ldw	r6,-36(fp)
41103298:	200b883a 	mov	r5,r4
4110329c:	1809883a 	mov	r4,r3
411032a0:	1100aa00 	call	41100aa0 <POWER_SPI_RW>
411032a4:	e0bff315 	stw	r2,-52(fp)
        for(i=0;i<szPortNum[c] && bSuccess;i++){
411032a8:	e03ff415 	stw	zero,-48(fp)
411032ac:	00005306 	br	411033fc <POWER_Read+0x1d8>
            NextChannel = i + 1;
411032b0:	e0bff417 	ldw	r2,-48(fp)
411032b4:	10800044 	addi	r2,r2,1
411032b8:	e0bffa05 	stb	r2,-24(fp)
            bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &Value32);
411032bc:	e0bff517 	ldw	r2,-44(fp)
411032c0:	10c03fcc 	andi	r3,r2,255
411032c4:	e13ffa03 	ldbu	r4,-24(fp)
411032c8:	e0bffe04 	addi	r2,fp,-8
411032cc:	d8800115 	stw	r2,4(sp)
411032d0:	e0bff917 	ldw	r2,-28(fp)
411032d4:	d8800015 	stw	r2,0(sp)
411032d8:	e1fff817 	ldw	r7,-32(fp)
411032dc:	e1bff717 	ldw	r6,-36(fp)
411032e0:	200b883a 	mov	r5,r4
411032e4:	1809883a 	mov	r4,r3
411032e8:	1100aa00 	call	41100aa0 <POWER_SPI_RW>
411032ec:	e0bff315 	stw	r2,-52(fp)
            if (bSuccess){
411032f0:	e0bff317 	ldw	r2,-52(fp)
411032f4:	10003b26 	beq	r2,zero,411033e4 <POWER_Read+0x1c0>
                HEAD = (Value32 >> 30) & 0x03;
411032f8:	e0bffe17 	ldw	r2,-8(fp)
411032fc:	1004d7ba 	srli	r2,r2,30
41103300:	e0bffa45 	stb	r2,-23(fp)
                Channel = (Value32 >> 1) & 0x07;
41103304:	e0bffe17 	ldw	r2,-8(fp)
41103308:	1004d07a 	srli	r2,r2,1
4110330c:	108001cc 	andi	r2,r2,7
41103310:	e0bffa85 	stb	r2,-22(fp)
                SIGN = (Value32 >> 4 ) & 0x01;
41103314:	e0bffe17 	ldw	r2,-8(fp)
41103318:	1004d13a 	srli	r2,r2,4
4110331c:	1080004c 	andi	r2,r2,1
41103320:	e0bffac5 	stb	r2,-21(fp)
                SGL = (Value32 >> 5 ) & 0x01;
41103324:	e0bffe17 	ldw	r2,-8(fp)
41103328:	1004d17a 	srli	r2,r2,5
4110332c:	1080004c 	andi	r2,r2,1
41103330:	e0bffb05 	stb	r2,-20(fp)
                PARITY = Value32 & 0x01;
41103334:	e0bffe17 	ldw	r2,-8(fp)
41103338:	1080004c 	andi	r2,r2,1
4110333c:	e0bffb45 	stb	r2,-19(fp)
                if (HEAD != 0){
41103340:	e0bffa43 	ldbu	r2,-23(fp)
41103344:	10000626 	beq	r2,zero,41103360 <POWER_Read+0x13c>
                    printf("[%d]Unexpected HEAD\r\n",i);
41103348:	e17ff417 	ldw	r5,-48(fp)
4110334c:	011044b4 	movhi	r4,16658
41103350:	21219d04 	addi	r4,r4,-31116
41103354:	11063e40 	call	411063e4 <printf>
                    bSuccess = FALSE;
41103358:	e03ff315 	stw	zero,-52(fp)
4110335c:	00001406 	br	411033b0 <POWER_Read+0x18c>
                }else if (Channel != i){
41103360:	e0fffa83 	ldbu	r3,-22(fp)
41103364:	e0bff417 	ldw	r2,-48(fp)
41103368:	18800926 	beq	r3,r2,41103390 <POWER_Read+0x16c>
                    printf("[%d]Unexpected Channel. Expected:%d, Read:%d\r\n", i, i, Channel);
4110336c:	e0bffa83 	ldbu	r2,-22(fp)
41103370:	100f883a 	mov	r7,r2
41103374:	e1bff417 	ldw	r6,-48(fp)
41103378:	e17ff417 	ldw	r5,-48(fp)
4110337c:	011044b4 	movhi	r4,16658
41103380:	2121a304 	addi	r4,r4,-31092
41103384:	11063e40 	call	411063e4 <printf>
                    bSuccess = FALSE;
41103388:	e03ff315 	stw	zero,-52(fp)
4110338c:	00000806 	br	411033b0 <POWER_Read+0x18c>
                }else if (SIGN ^ bSIGN){
41103390:	e0fffac3 	ldbu	r3,-21(fp)
41103394:	e0bff817 	ldw	r2,-32(fp)
41103398:	18800526 	beq	r3,r2,411033b0 <POWER_Read+0x18c>
                    printf("[%d]Unexpected SIGN\r\n",i);
4110339c:	e17ff417 	ldw	r5,-48(fp)
411033a0:	011044b4 	movhi	r4,16658
411033a4:	2121af04 	addi	r4,r4,-31044
411033a8:	11063e40 	call	411063e4 <printf>
                    bSuccess = FALSE;
411033ac:	e03ff315 	stw	zero,-52(fp)
                }else if (SGL ^ SGL){
                    printf("[%d]Unexpected SGL\r\n",i);
                    bSuccess = FALSE;
                }
                if (bSuccess)
411033b0:	e0bff317 	ldw	r2,-52(fp)
411033b4:	10000e26 	beq	r2,zero,411033f0 <POWER_Read+0x1cc>
                    szVol[nPortIndex++] = Value32; //(Value32 >> 6) & 0xFFFFFF; // 24 bits
411033b8:	e0bff617 	ldw	r2,-40(fp)
411033bc:	10c00044 	addi	r3,r2,1
411033c0:	e0fff615 	stw	r3,-40(fp)
411033c4:	1085883a 	add	r2,r2,r2
411033c8:	1085883a 	add	r2,r2,r2
411033cc:	1007883a 	mov	r3,r2
411033d0:	e0bfff17 	ldw	r2,-4(fp)
411033d4:	10c5883a 	add	r2,r2,r3
411033d8:	e0fffe17 	ldw	r3,-8(fp)
411033dc:	10c00015 	stw	r3,0(r2)
411033e0:	00000306 	br	411033f0 <POWER_Read+0x1cc>
            }else{
                printf("SPI Read Error\r\n");
411033e4:	011044b4 	movhi	r4,16658
411033e8:	2121b504 	addi	r4,r4,-31020
411033ec:	11065000 	call	41106500 <puts>
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
        NextChannel = 0;
        bSuccess = POWER_SPI_RW(c, NextChannel, bEN, bSIGN, bSGL, &szVol[0]); // set conversion channel: 0
        for(i=0;i<szPortNum[c] && bSuccess;i++){
411033f0:	e0bff417 	ldw	r2,-48(fp)
411033f4:	10800044 	addi	r2,r2,1
411033f8:	e0bff415 	stw	r2,-48(fp)
411033fc:	e0bff517 	ldw	r2,-44(fp)
41103400:	1085883a 	add	r2,r2,r2
41103404:	1085883a 	add	r2,r2,r2
41103408:	e0fff304 	addi	r3,fp,-52
4110340c:	1885883a 	add	r2,r3,r2
41103410:	10800904 	addi	r2,r2,36
41103414:	10800017 	ldw	r2,0(r2)
41103418:	e0fff417 	ldw	r3,-48(fp)
4110341c:	1880020e 	bge	r3,r2,41103428 <POWER_Read+0x204>
41103420:	e0bff317 	ldw	r2,-52(fp)
41103424:	103fa21e 	bne	r2,zero,411032b0 <__reset+0xbb0e32b0>
    alt_u32 Value32;
    alt_u8 NextChannel,Channel, HEAD, SIGN, SGL, PARITY;
    const bool bEN=TRUE; // alwasy update next conversion channel
    const bool bSIGN=TRUE; // VolDrop = CH1-CH0
    const bool bSGL=FALSE; // GSGL=FALSE: Diff
    for(c=0;c<POWER_DEVICE_NUM && bSuccess;c++){
41103428:	e0bff517 	ldw	r2,-44(fp)
4110342c:	10800044 	addi	r2,r2,1
41103430:	e0bff515 	stw	r2,-44(fp)
41103434:	e0bff517 	ldw	r2,-44(fp)
41103438:	10800088 	cmpgei	r2,r2,2
4110343c:	1000021e 	bne	r2,zero,41103448 <POWER_Read+0x224>
41103440:	e0bff317 	ldw	r2,-52(fp)
41103444:	103f8a1e 	bne	r2,zero,41103270 <__reset+0xbb0e3270>
            }else{
                printf("SPI Read Error\r\n");
            }
        } // for i
    } // for c
    return bSuccess;
41103448:	e0bff317 	ldw	r2,-52(fp)
 }
4110344c:	e037883a 	mov	sp,fp
41103450:	dfc00117 	ldw	ra,4(sp)
41103454:	df000017 	ldw	fp,0(sp)
41103458:	dec00204 	addi	sp,sp,8
4110345c:	f800283a 	ret

41103460 <TEMP_Read>:

 bool TEMP_Read(alt_8 *pFpgaTemp, alt_8 *pBoardTemp){
41103460:	defff904 	addi	sp,sp,-28
41103464:	dfc00615 	stw	ra,24(sp)
41103468:	df000515 	stw	fp,20(sp)
4110346c:	df000504 	addi	fp,sp,20
41103470:	e13ffe15 	stw	r4,-8(fp)
41103474:	e17fff15 	stw	r5,-4(fp)
        bool bSuccess;
        const alt_u8 DeviceAddr = 0x30;
41103478:	00800c04 	movi	r2,48
4110347c:	e0bffd85 	stb	r2,-10(fp)
        alt_8 FpgaTemp, BoardTemp;
        char Data;

        // read local temp
        bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x00, &Data);
41103480:	e0bffd83 	ldbu	r2,-10(fp)
41103484:	10c03fcc 	andi	r3,r2,255
41103488:	18c0201c 	xori	r3,r3,128
4110348c:	18ffe004 	addi	r3,r3,-128
41103490:	e0bffdc4 	addi	r2,fp,-9
41103494:	d8800015 	stw	r2,0(sp)
41103498:	000f883a 	mov	r7,zero
4110349c:	180d883a 	mov	r6,r3
411034a0:	01500034 	movhi	r5,16384
411034a4:	29405004 	addi	r5,r5,320
411034a8:	01100034 	movhi	r4,16384
411034ac:	21005404 	addi	r4,r4,336
411034b0:	11003d40 	call	411003d4 <I2C_Read>
411034b4:	e0bffc15 	stw	r2,-16(fp)
        if (bSuccess)
411034b8:	e0bffc17 	ldw	r2,-16(fp)
411034bc:	10000226 	beq	r2,zero,411034c8 <TEMP_Read+0x68>
            BoardTemp = Data;
411034c0:	e0bffdc3 	ldbu	r2,-9(fp)
411034c4:	e0bffd45 	stb	r2,-11(fp)

        // read remote temp
        if (bSuccess){
411034c8:	e0bffc17 	ldw	r2,-16(fp)
411034cc:	10001226 	beq	r2,zero,41103518 <TEMP_Read+0xb8>
            bSuccess = I2C_Read(TEMP_SCL_BASE, TEMP_SDA_BASE, DeviceAddr, 0x01, &Data);
411034d0:	e0bffd83 	ldbu	r2,-10(fp)
411034d4:	10c03fcc 	andi	r3,r2,255
411034d8:	18c0201c 	xori	r3,r3,128
411034dc:	18ffe004 	addi	r3,r3,-128
411034e0:	e0bffdc4 	addi	r2,fp,-9
411034e4:	d8800015 	stw	r2,0(sp)
411034e8:	01c00044 	movi	r7,1
411034ec:	180d883a 	mov	r6,r3
411034f0:	01500034 	movhi	r5,16384
411034f4:	29405004 	addi	r5,r5,320
411034f8:	01100034 	movhi	r4,16384
411034fc:	21005404 	addi	r4,r4,336
41103500:	11003d40 	call	411003d4 <I2C_Read>
41103504:	e0bffc15 	stw	r2,-16(fp)
            if (bSuccess)
41103508:	e0bffc17 	ldw	r2,-16(fp)
4110350c:	10000226 	beq	r2,zero,41103518 <TEMP_Read+0xb8>
                FpgaTemp = Data;
41103510:	e0bffdc3 	ldbu	r2,-9(fp)
41103514:	e0bffd05 	stb	r2,-12(fp)
        }
        //
        if (bSuccess){
41103518:	e0bffc17 	ldw	r2,-16(fp)
4110351c:	10000626 	beq	r2,zero,41103538 <TEMP_Read+0xd8>
           *pFpgaTemp = FpgaTemp;
41103520:	e0bffe17 	ldw	r2,-8(fp)
41103524:	e0fffd03 	ldbu	r3,-12(fp)
41103528:	10c00005 	stb	r3,0(r2)
           *pBoardTemp = BoardTemp;
4110352c:	e0bfff17 	ldw	r2,-4(fp)
41103530:	e0fffd43 	ldbu	r3,-11(fp)
41103534:	10c00005 	stb	r3,0(r2)
        }

        return bSuccess;
41103538:	e0bffc17 	ldw	r2,-16(fp)
 }
4110353c:	e037883a 	mov	sp,fp
41103540:	dfc00117 	ldw	ra,4(sp)
41103544:	df000017 	ldw	fp,0(sp)
41103548:	dec00204 	addi	sp,sp,8
4110354c:	f800283a 	ret

41103550 <sense_log_temp>:


 bool sense_log_temp(alt_u8 *FpgaTemp, alt_u8 *BoardTemp){
41103550:	defffb04 	addi	sp,sp,-20
41103554:	dfc00415 	stw	ra,16(sp)
41103558:	df000315 	stw	fp,12(sp)
4110355c:	df000304 	addi	fp,sp,12
41103560:	e13ffe15 	stw	r4,-8(fp)
41103564:	e17fff15 	stw	r5,-4(fp)
	bool bSuccess;

	 // show temp
	 bSuccess = TEMP_Read(FpgaTemp, BoardTemp);
41103568:	e17fff17 	ldw	r5,-4(fp)
4110356c:	e13ffe17 	ldw	r4,-8(fp)
41103570:	11034600 	call	41103460 <TEMP_Read>
41103574:	e0bffd15 	stw	r2,-12(fp)

	 return(bSuccess);
41103578:	e0bffd17 	ldw	r2,-12(fp)
 }
4110357c:	e037883a 	mov	sp,fp
41103580:	dfc00117 	ldw	ra,4(sp)
41103584:	df000017 	ldw	fp,0(sp)
41103588:	dec00204 	addi	sp,sp,8
4110358c:	f800283a 	ret

41103590 <sense_log>:


 void sense_log(void){
41103590:	deff0504 	addi	sp,sp,-1004
41103594:	dfc0fa15 	stw	ra,1000(sp)
41103598:	df00f915 	stw	fp,996(sp)
4110359c:	dd40f815 	stw	r21,992(sp)
411035a0:	dd00f715 	stw	r20,988(sp)
411035a4:	dcc0f615 	stw	r19,984(sp)
411035a8:	dc80f515 	stw	r18,980(sp)
411035ac:	dc40f415 	stw	r17,976(sp)
411035b0:	dc00f315 	stw	r16,972(sp)
411035b4:	df00f904 	addi	fp,sp,996
 	  bool bSuccess;
 	    int i;
 	    const float fRef = 5.0; // 5.0V
411035b8:	00902834 	movhi	r2,16544
411035bc:	e0bf0e15 	stw	r2,-968(fp)
 	    float fVolDrop, fCurrent, fPower, fVol;
 	    alt_u32 szVol[POWER_PORT_NUM];
 	    alt_u32 SIG, MSB, RESULT;
 	    float szRes[] = {0.003, 0.001, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003, 0.003};
411035c0:	008ed174 	movhi	r2,15173
411035c4:	10a6e984 	addi	r2,r2,-25690
411035c8:	e0bf2215 	stw	r2,-888(fp)
411035cc:	008ea0f4 	movhi	r2,14979
411035d0:	10849bc4 	addi	r2,r2,4719
411035d4:	e0bf2315 	stw	r2,-884(fp)
411035d8:	008ed174 	movhi	r2,15173
411035dc:	10a6e984 	addi	r2,r2,-25690
411035e0:	e0bf2415 	stw	r2,-880(fp)
411035e4:	008ed174 	movhi	r2,15173
411035e8:	10a6e984 	addi	r2,r2,-25690
411035ec:	e0bf2515 	stw	r2,-876(fp)
411035f0:	008ed174 	movhi	r2,15173
411035f4:	10a6e984 	addi	r2,r2,-25690
411035f8:	e0bf2615 	stw	r2,-872(fp)
411035fc:	008ed174 	movhi	r2,15173
41103600:	10a6e984 	addi	r2,r2,-25690
41103604:	e0bf2715 	stw	r2,-868(fp)
41103608:	008ed174 	movhi	r2,15173
4110360c:	10a6e984 	addi	r2,r2,-25690
41103610:	e0bf2815 	stw	r2,-864(fp)
41103614:	008ed174 	movhi	r2,15173
41103618:	10a6e984 	addi	r2,r2,-25690
4110361c:	e0bf2915 	stw	r2,-860(fp)
41103620:	008ed174 	movhi	r2,15173
41103624:	10a6e984 	addi	r2,r2,-25690
41103628:	e0bf2a15 	stw	r2,-856(fp)
4110362c:	008ed174 	movhi	r2,15173
41103630:	10a6e984 	addi	r2,r2,-25690
41103634:	e0bf2b15 	stw	r2,-852(fp)
41103638:	008ed174 	movhi	r2,15173
4110363c:	10a6e984 	addi	r2,r2,-25690
41103640:	e0bf2c15 	stw	r2,-848(fp)
41103644:	008ed174 	movhi	r2,15173
41103648:	10a6e984 	addi	r2,r2,-25690
4110364c:	e0bf2d15 	stw	r2,-844(fp)
 	    float szRefVol[] = {0.9, 0.9, 3.0, 0.9, 1.8, 2.5, 1.8, 2.5, 1.1, 1.4, 3.3, 2.5};
41103650:	008fd9b4 	movhi	r2,16230
41103654:	10999984 	addi	r2,r2,26214
41103658:	e0bf2e15 	stw	r2,-840(fp)
4110365c:	008fd9b4 	movhi	r2,16230
41103660:	10999984 	addi	r2,r2,26214
41103664:	e0bf2f15 	stw	r2,-836(fp)
41103668:	00901034 	movhi	r2,16448
4110366c:	e0bf3015 	stw	r2,-832(fp)
41103670:	008fd9b4 	movhi	r2,16230
41103674:	10999984 	addi	r2,r2,26214
41103678:	e0bf3115 	stw	r2,-828(fp)
4110367c:	008ff9b4 	movhi	r2,16358
41103680:	10999984 	addi	r2,r2,26214
41103684:	e0bf3215 	stw	r2,-824(fp)
41103688:	00900834 	movhi	r2,16416
4110368c:	e0bf3315 	stw	r2,-820(fp)
41103690:	008ff9b4 	movhi	r2,16358
41103694:	10999984 	addi	r2,r2,26214
41103698:	e0bf3415 	stw	r2,-816(fp)
4110369c:	00900834 	movhi	r2,16416
411036a0:	e0bf3515 	stw	r2,-812(fp)
411036a4:	008fe374 	movhi	r2,16269
411036a8:	10b33344 	addi	r2,r2,-13107
411036ac:	e0bf3615 	stw	r2,-808(fp)
411036b0:	008fecf4 	movhi	r2,16307
411036b4:	108cccc4 	addi	r2,r2,13107
411036b8:	e0bf3715 	stw	r2,-804(fp)
411036bc:	009014f4 	movhi	r2,16467
411036c0:	108cccc4 	addi	r2,r2,13107
411036c4:	e0bf3815 	stw	r2,-800(fp)
411036c8:	00900834 	movhi	r2,16416
411036cc:	e0bf3915 	stw	r2,-796(fp)
 	    char szName[][64] = {
411036d0:	009044b4 	movhi	r2,16658
411036d4:	10a1edc4 	addi	r2,r2,-30793
411036d8:	e0ff3a04 	addi	r3,fp,-792
411036dc:	1009883a 	mov	r4,r2
411036e0:	0080c004 	movi	r2,768
411036e4:	100d883a 	mov	r6,r2
411036e8:	200b883a 	mov	r5,r4
411036ec:	1809883a 	mov	r4,r3
411036f0:	110626c0 	call	4110626c <memcpy>
 	        "VCC3P3_HSMC",
 	        "HSMB_VCCIO",
 	    };

 	        // show power
 	        bSuccess = POWER_Read(szVol);
411036f4:	e0bf1604 	addi	r2,fp,-936
411036f8:	1009883a 	mov	r4,r2
411036fc:	11032240 	call	41103224 <POWER_Read>
41103700:	e0bf0f15 	stw	r2,-964(fp)
 	        if (bSuccess){
41103704:	e0bf0f17 	ldw	r2,-964(fp)
41103708:	10013b26 	beq	r2,zero,41103bf8 <sense_log+0x668>
 	            for(i=0;i<POWER_PORT_NUM && bSuccess;i++){
4110370c:	e03f0c15 	stw	zero,-976(fp)
41103710:	00013006 	br	41103bd4 <sense_log+0x644>
 	                SIG = (szVol[i] >> 29) & 0x01;
41103714:	e0bf0c17 	ldw	r2,-976(fp)
41103718:	1085883a 	add	r2,r2,r2
4110371c:	1085883a 	add	r2,r2,r2
41103720:	e0ff0c04 	addi	r3,fp,-976
41103724:	1885883a 	add	r2,r3,r2
41103728:	10800a04 	addi	r2,r2,40
4110372c:	10800017 	ldw	r2,0(r2)
41103730:	1004d77a 	srli	r2,r2,29
41103734:	1080004c 	andi	r2,r2,1
41103738:	e0bf1015 	stw	r2,-960(fp)
 	                MSB = (szVol[i] >> 28) & 0x01;
4110373c:	e0bf0c17 	ldw	r2,-976(fp)
41103740:	1085883a 	add	r2,r2,r2
41103744:	1085883a 	add	r2,r2,r2
41103748:	e0ff0c04 	addi	r3,fp,-976
4110374c:	1885883a 	add	r2,r3,r2
41103750:	10800a04 	addi	r2,r2,40
41103754:	10800017 	ldw	r2,0(r2)
41103758:	1004d73a 	srli	r2,r2,28
4110375c:	1080004c 	andi	r2,r2,1
41103760:	e0bf1115 	stw	r2,-956(fp)
 	                RESULT = (szVol[i] >> 6) & 0x3FFFFF; // 22 bits
41103764:	e0bf0c17 	ldw	r2,-976(fp)
41103768:	1085883a 	add	r2,r2,r2
4110376c:	1085883a 	add	r2,r2,r2
41103770:	e0ff0c04 	addi	r3,fp,-976
41103774:	1885883a 	add	r2,r3,r2
41103778:	10800a04 	addi	r2,r2,40
4110377c:	10800017 	ldw	r2,0(r2)
41103780:	1006d1ba 	srli	r3,r2,6
41103784:	00801034 	movhi	r2,64
41103788:	10bfffc4 	addi	r2,r2,-1
4110378c:	1884703a 	and	r2,r3,r2
41103790:	e0bf1215 	stw	r2,-952(fp)
 	                if (MSB == 0)
41103794:	e0bf1117 	ldw	r2,-956(fp)
41103798:	1000091e 	bne	r2,zero,411037c0 <sense_log+0x230>
 	                    fVolDrop = (float)(RESULT)/(float)0x400000;
4110379c:	e13f1217 	ldw	r4,-952(fp)
411037a0:	11057480 	call	41105748 <__floatunsisf>
411037a4:	1007883a 	mov	r3,r2
411037a8:	0152a034 	movhi	r5,19072
411037ac:	1809883a 	mov	r4,r3
411037b0:	1104de80 	call	41104de8 <__divsf3>
411037b4:	1007883a 	mov	r3,r2
411037b8:	e0ff0d15 	stw	r3,-972(fp)
411037bc:	00000106 	br	411037c4 <sense_log+0x234>
 	                else
 	                    fVolDrop = 0.0; //always be positive in schematic // -(float)(0x400000-RESULT)/(float)0x400000;
411037c0:	e03f0d15 	stw	zero,-972(fp)
 	                if (SIG && MSB){
411037c4:	e0bf1017 	ldw	r2,-960(fp)
411037c8:	10001f26 	beq	r2,zero,41103848 <sense_log+0x2b8>
411037cc:	e0bf1117 	ldw	r2,-956(fp)
411037d0:	10001d26 	beq	r2,zero,41103848 <sense_log+0x2b8>
 	                    fVol = fRef*0.5;
411037d4:	014fc034 	movhi	r5,16128
411037d8:	e13f0e17 	ldw	r4,-968(fp)
411037dc:	11052280 	call	41105228 <__mulsf3>
411037e0:	1007883a 	mov	r3,r2
411037e4:	e0ff1315 	stw	r3,-948(fp)
 	                    printf("[%s:%06XH,Over]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
411037e8:	e0ff3a04 	addi	r3,fp,-792
411037ec:	e0bf0c17 	ldw	r2,-976(fp)
411037f0:	100491ba 	slli	r2,r2,6
411037f4:	18a1883a 	add	r16,r3,r2
411037f8:	e0bf0c17 	ldw	r2,-976(fp)
411037fc:	1085883a 	add	r2,r2,r2
41103800:	1085883a 	add	r2,r2,r2
41103804:	e0ff0c04 	addi	r3,fp,-976
41103808:	1885883a 	add	r2,r3,r2
4110380c:	10800a04 	addi	r2,r2,40
41103810:	10800017 	ldw	r2,0(r2)
41103814:	1023883a 	mov	r17,r2
41103818:	e13f1317 	ldw	r4,-948(fp)
4110381c:	1105f500 	call	41105f50 <__extendsfdf2>
41103820:	1009883a 	mov	r4,r2
41103824:	180b883a 	mov	r5,r3
41103828:	d9400015 	stw	r5,0(sp)
4110382c:	200f883a 	mov	r7,r4
41103830:	880d883a 	mov	r6,r17
41103834:	800b883a 	mov	r5,r16
41103838:	011044b4 	movhi	r4,16658
4110383c:	2121b904 	addi	r4,r4,-31004
41103840:	11063e40 	call	411063e4 <printf>
41103844:	0000e006 	br	41103bc8 <sense_log+0x638>
 	                }else if (SIG && !MSB){
41103848:	e0bf1017 	ldw	r2,-960(fp)
4110384c:	10005d26 	beq	r2,zero,411039c4 <sense_log+0x434>
41103850:	e0bf1117 	ldw	r2,-956(fp)
41103854:	10005b1e 	bne	r2,zero,411039c4 <sense_log+0x434>
 	                    fVol = fRef*0.5*fVolDrop;
41103858:	e13f0e17 	ldw	r4,-968(fp)
4110385c:	1105f500 	call	41105f50 <__extendsfdf2>
41103860:	1011883a 	mov	r8,r2
41103864:	1813883a 	mov	r9,r3
41103868:	000d883a 	mov	r6,zero
4110386c:	01cff834 	movhi	r7,16352
41103870:	4009883a 	mov	r4,r8
41103874:	480b883a 	mov	r5,r9
41103878:	11058380 	call	41105838 <__muldf3>
4110387c:	1009883a 	mov	r4,r2
41103880:	180b883a 	mov	r5,r3
41103884:	2021883a 	mov	r16,r4
41103888:	2823883a 	mov	r17,r5
4110388c:	e13f0d17 	ldw	r4,-972(fp)
41103890:	1105f500 	call	41105f50 <__extendsfdf2>
41103894:	1009883a 	mov	r4,r2
41103898:	180b883a 	mov	r5,r3
4110389c:	200d883a 	mov	r6,r4
411038a0:	280f883a 	mov	r7,r5
411038a4:	8009883a 	mov	r4,r16
411038a8:	880b883a 	mov	r5,r17
411038ac:	11058380 	call	41105838 <__muldf3>
411038b0:	1009883a 	mov	r4,r2
411038b4:	180b883a 	mov	r5,r3
411038b8:	2005883a 	mov	r2,r4
411038bc:	2807883a 	mov	r3,r5
411038c0:	1009883a 	mov	r4,r2
411038c4:	180b883a 	mov	r5,r3
411038c8:	11060600 	call	41106060 <__truncdfsf2>
411038cc:	1007883a 	mov	r3,r2
411038d0:	e0ff1315 	stw	r3,-948(fp)
 	                    fCurrent = fVolDrop / szRes[i];
411038d4:	e0bf0c17 	ldw	r2,-976(fp)
411038d8:	1085883a 	add	r2,r2,r2
411038dc:	1085883a 	add	r2,r2,r2
411038e0:	e0ff0c04 	addi	r3,fp,-976
411038e4:	1885883a 	add	r2,r3,r2
411038e8:	10801604 	addi	r2,r2,88
411038ec:	10c00017 	ldw	r3,0(r2)
411038f0:	180b883a 	mov	r5,r3
411038f4:	e13f0d17 	ldw	r4,-972(fp)
411038f8:	1104de80 	call	41104de8 <__divsf3>
411038fc:	1007883a 	mov	r3,r2
41103900:	e0ff1415 	stw	r3,-944(fp)
 	                    fPower = szRefVol[i] * fCurrent;
41103904:	e0bf0c17 	ldw	r2,-976(fp)
41103908:	1085883a 	add	r2,r2,r2
4110390c:	1085883a 	add	r2,r2,r2
41103910:	e0ff0c04 	addi	r3,fp,-976
41103914:	1885883a 	add	r2,r3,r2
41103918:	10802204 	addi	r2,r2,136
4110391c:	10c00017 	ldw	r3,0(r2)
41103920:	e17f1417 	ldw	r5,-944(fp)
41103924:	1809883a 	mov	r4,r3
41103928:	11052280 	call	41105228 <__mulsf3>
4110392c:	1007883a 	mov	r3,r2
41103930:	e0ff1515 	stw	r3,-940(fp)
 	                    printf("[%s:%06XH,Pos]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n", szName[i], (int)szVol[i], fVolDrop, fCurrent, fPower);
41103934:	e0ff3a04 	addi	r3,fp,-792
41103938:	e0bf0c17 	ldw	r2,-976(fp)
4110393c:	100491ba 	slli	r2,r2,6
41103940:	18a9883a 	add	r20,r3,r2
41103944:	e0bf0c17 	ldw	r2,-976(fp)
41103948:	1085883a 	add	r2,r2,r2
4110394c:	1085883a 	add	r2,r2,r2
41103950:	e0ff0c04 	addi	r3,fp,-976
41103954:	1885883a 	add	r2,r3,r2
41103958:	10800a04 	addi	r2,r2,40
4110395c:	10800017 	ldw	r2,0(r2)
41103960:	102b883a 	mov	r21,r2
41103964:	e13f0d17 	ldw	r4,-972(fp)
41103968:	1105f500 	call	41105f50 <__extendsfdf2>
4110396c:	1025883a 	mov	r18,r2
41103970:	1827883a 	mov	r19,r3
41103974:	e13f1417 	ldw	r4,-944(fp)
41103978:	1105f500 	call	41105f50 <__extendsfdf2>
4110397c:	1021883a 	mov	r16,r2
41103980:	1823883a 	mov	r17,r3
41103984:	e13f1517 	ldw	r4,-940(fp)
41103988:	1105f500 	call	41105f50 <__extendsfdf2>
4110398c:	1009883a 	mov	r4,r2
41103990:	180b883a 	mov	r5,r3
41103994:	d9000315 	stw	r4,12(sp)
41103998:	d9400415 	stw	r5,16(sp)
4110399c:	dc000115 	stw	r16,4(sp)
411039a0:	dc400215 	stw	r17,8(sp)
411039a4:	dcc00015 	stw	r19,0(sp)
411039a8:	900f883a 	mov	r7,r18
411039ac:	a80d883a 	mov	r6,r21
411039b0:	a00b883a 	mov	r5,r20
411039b4:	011044b4 	movhi	r4,16658
411039b8:	2121c204 	addi	r4,r4,-30968
411039bc:	11063e40 	call	411063e4 <printf>
411039c0:	00008106 	br	41103bc8 <sense_log+0x638>
 	                }else if (!SIG && MSB){
411039c4:	e0bf1017 	ldw	r2,-960(fp)
411039c8:	10005d1e 	bne	r2,zero,41103b40 <sense_log+0x5b0>
411039cc:	e0bf1117 	ldw	r2,-956(fp)
411039d0:	10005b26 	beq	r2,zero,41103b40 <sense_log+0x5b0>
 	                    fVol = fRef*0.5*fVolDrop;
411039d4:	e13f0e17 	ldw	r4,-968(fp)
411039d8:	1105f500 	call	41105f50 <__extendsfdf2>
411039dc:	1011883a 	mov	r8,r2
411039e0:	1813883a 	mov	r9,r3
411039e4:	000d883a 	mov	r6,zero
411039e8:	01cff834 	movhi	r7,16352
411039ec:	4009883a 	mov	r4,r8
411039f0:	480b883a 	mov	r5,r9
411039f4:	11058380 	call	41105838 <__muldf3>
411039f8:	1009883a 	mov	r4,r2
411039fc:	180b883a 	mov	r5,r3
41103a00:	2021883a 	mov	r16,r4
41103a04:	2823883a 	mov	r17,r5
41103a08:	e13f0d17 	ldw	r4,-972(fp)
41103a0c:	1105f500 	call	41105f50 <__extendsfdf2>
41103a10:	1009883a 	mov	r4,r2
41103a14:	180b883a 	mov	r5,r3
41103a18:	200d883a 	mov	r6,r4
41103a1c:	280f883a 	mov	r7,r5
41103a20:	8009883a 	mov	r4,r16
41103a24:	880b883a 	mov	r5,r17
41103a28:	11058380 	call	41105838 <__muldf3>
41103a2c:	1009883a 	mov	r4,r2
41103a30:	180b883a 	mov	r5,r3
41103a34:	2005883a 	mov	r2,r4
41103a38:	2807883a 	mov	r3,r5
41103a3c:	1009883a 	mov	r4,r2
41103a40:	180b883a 	mov	r5,r3
41103a44:	11060600 	call	41106060 <__truncdfsf2>
41103a48:	1007883a 	mov	r3,r2
41103a4c:	e0ff1315 	stw	r3,-948(fp)
 	                    fCurrent = fVolDrop / szRes[i];
41103a50:	e0bf0c17 	ldw	r2,-976(fp)
41103a54:	1085883a 	add	r2,r2,r2
41103a58:	1085883a 	add	r2,r2,r2
41103a5c:	e0ff0c04 	addi	r3,fp,-976
41103a60:	1885883a 	add	r2,r3,r2
41103a64:	10801604 	addi	r2,r2,88
41103a68:	10c00017 	ldw	r3,0(r2)
41103a6c:	180b883a 	mov	r5,r3
41103a70:	e13f0d17 	ldw	r4,-972(fp)
41103a74:	1104de80 	call	41104de8 <__divsf3>
41103a78:	1007883a 	mov	r3,r2
41103a7c:	e0ff1415 	stw	r3,-944(fp)
 	                    fPower = szRefVol[i] * fCurrent;
41103a80:	e0bf0c17 	ldw	r2,-976(fp)
41103a84:	1085883a 	add	r2,r2,r2
41103a88:	1085883a 	add	r2,r2,r2
41103a8c:	e0ff0c04 	addi	r3,fp,-976
41103a90:	1885883a 	add	r2,r3,r2
41103a94:	10802204 	addi	r2,r2,136
41103a98:	10c00017 	ldw	r3,0(r2)
41103a9c:	e17f1417 	ldw	r5,-944(fp)
41103aa0:	1809883a 	mov	r4,r3
41103aa4:	11052280 	call	41105228 <__mulsf3>
41103aa8:	1007883a 	mov	r3,r2
41103aac:	e0ff1515 	stw	r3,-940(fp)
 	                    printf("[%s:%06XH,Neg]\r\n  VolDrop:%f(V), Current:%f(A), Power:%f(W)\r\n", szName[i], (int)szVol[i], fVolDrop, fCurrent, fPower);
41103ab0:	e0ff3a04 	addi	r3,fp,-792
41103ab4:	e0bf0c17 	ldw	r2,-976(fp)
41103ab8:	100491ba 	slli	r2,r2,6
41103abc:	18a9883a 	add	r20,r3,r2
41103ac0:	e0bf0c17 	ldw	r2,-976(fp)
41103ac4:	1085883a 	add	r2,r2,r2
41103ac8:	1085883a 	add	r2,r2,r2
41103acc:	e0ff0c04 	addi	r3,fp,-976
41103ad0:	1885883a 	add	r2,r3,r2
41103ad4:	10800a04 	addi	r2,r2,40
41103ad8:	10800017 	ldw	r2,0(r2)
41103adc:	102b883a 	mov	r21,r2
41103ae0:	e13f0d17 	ldw	r4,-972(fp)
41103ae4:	1105f500 	call	41105f50 <__extendsfdf2>
41103ae8:	1025883a 	mov	r18,r2
41103aec:	1827883a 	mov	r19,r3
41103af0:	e13f1417 	ldw	r4,-944(fp)
41103af4:	1105f500 	call	41105f50 <__extendsfdf2>
41103af8:	1021883a 	mov	r16,r2
41103afc:	1823883a 	mov	r17,r3
41103b00:	e13f1517 	ldw	r4,-940(fp)
41103b04:	1105f500 	call	41105f50 <__extendsfdf2>
41103b08:	1009883a 	mov	r4,r2
41103b0c:	180b883a 	mov	r5,r3
41103b10:	d9000315 	stw	r4,12(sp)
41103b14:	d9400415 	stw	r5,16(sp)
41103b18:	dc000115 	stw	r16,4(sp)
41103b1c:	dc400215 	stw	r17,8(sp)
41103b20:	dcc00015 	stw	r19,0(sp)
41103b24:	900f883a 	mov	r7,r18
41103b28:	a80d883a 	mov	r6,r21
41103b2c:	a00b883a 	mov	r5,r20
41103b30:	011044b4 	movhi	r4,16658
41103b34:	2121d204 	addi	r4,r4,-30904
41103b38:	11063e40 	call	411063e4 <printf>
41103b3c:	00002206 	br	41103bc8 <sense_log+0x638>
 	                }else if (!SIG && !MSB){
41103b40:	e0bf1017 	ldw	r2,-960(fp)
41103b44:	1000201e 	bne	r2,zero,41103bc8 <sense_log+0x638>
41103b48:	e0bf1117 	ldw	r2,-956(fp)
41103b4c:	10001e1e 	bne	r2,zero,41103bc8 <sense_log+0x638>
 	                    fVol = -fRef*0.5;
41103b50:	e0bf0e17 	ldw	r2,-968(fp)
41103b54:	10a0003c 	xorhi	r2,r2,32768
41103b58:	014fc034 	movhi	r5,16128
41103b5c:	1009883a 	mov	r4,r2
41103b60:	11052280 	call	41105228 <__mulsf3>
41103b64:	1007883a 	mov	r3,r2
41103b68:	e0ff1315 	stw	r3,-948(fp)
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
41103b6c:	e0ff3a04 	addi	r3,fp,-792
41103b70:	e0bf0c17 	ldw	r2,-976(fp)
41103b74:	100491ba 	slli	r2,r2,6
41103b78:	18a1883a 	add	r16,r3,r2
41103b7c:	e0bf0c17 	ldw	r2,-976(fp)
41103b80:	1085883a 	add	r2,r2,r2
41103b84:	1085883a 	add	r2,r2,r2
41103b88:	e0ff0c04 	addi	r3,fp,-976
41103b8c:	1885883a 	add	r2,r3,r2
41103b90:	10800a04 	addi	r2,r2,40
41103b94:	10800017 	ldw	r2,0(r2)
41103b98:	1023883a 	mov	r17,r2
41103b9c:	e13f1317 	ldw	r4,-948(fp)
41103ba0:	1105f500 	call	41105f50 <__extendsfdf2>
41103ba4:	1009883a 	mov	r4,r2
41103ba8:	180b883a 	mov	r5,r3
41103bac:	d9400015 	stw	r5,0(sp)
41103bb0:	200f883a 	mov	r7,r4
41103bb4:	880d883a 	mov	r6,r17
41103bb8:	800b883a 	mov	r5,r16
41103bbc:	011044b4 	movhi	r4,16658
41103bc0:	2121e204 	addi	r4,r4,-30840
41103bc4:	11063e40 	call	411063e4 <printf>
 	    };

 	        // show power
 	        bSuccess = POWER_Read(szVol);
 	        if (bSuccess){
 	            for(i=0;i<POWER_PORT_NUM && bSuccess;i++){
41103bc8:	e0bf0c17 	ldw	r2,-976(fp)
41103bcc:	10800044 	addi	r2,r2,1
41103bd0:	e0bf0c15 	stw	r2,-976(fp)
41103bd4:	e0bf0c17 	ldw	r2,-976(fp)
41103bd8:	10800308 	cmpgei	r2,r2,12
41103bdc:	1000021e 	bne	r2,zero,41103be8 <sense_log+0x658>
41103be0:	e0bf0f17 	ldw	r2,-964(fp)
41103be4:	103ecb1e 	bne	r2,zero,41103714 <__reset+0xbb0e3714>
 	                }else if (!SIG && !MSB){
 	                    fVol = -fRef*0.5;
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
 	                }
 	            }
 	            printf("\r\n");
41103be8:	011044b4 	movhi	r4,16658
41103bec:	2121eb04 	addi	r4,r4,-30804
41103bf0:	11065000 	call	41106500 <puts>
 	        }else{
 	            printf("Error\r\n");
 	        }
 }
41103bf4:	00000306 	br	41103c04 <sense_log+0x674>
 	                    printf("[%s:%06XH,Under]\r\n  VolDrop:%f(V)\r\n", szName[i], (int)szVol[i], fVol);
 	                }
 	            }
 	            printf("\r\n");
 	        }else{
 	            printf("Error\r\n");
41103bf8:	011044b4 	movhi	r4,16658
41103bfc:	2121ec04 	addi	r4,r4,-30800
41103c00:	11065000 	call	41106500 <puts>
 	        }
 }
41103c04:	0001883a 	nop
41103c08:	e6fffa04 	addi	sp,fp,-24
41103c0c:	dfc00717 	ldw	ra,28(sp)
41103c10:	df000617 	ldw	fp,24(sp)
41103c14:	dd400517 	ldw	r21,20(sp)
41103c18:	dd000417 	ldw	r20,16(sp)
41103c1c:	dcc00317 	ldw	r19,12(sp)
41103c20:	dc800217 	ldw	r18,8(sp)
41103c24:	dc400117 	ldw	r17,4(sp)
41103c28:	dc000017 	ldw	r16,0(sp)
41103c2c:	dec00804 	addi	sp,sp,32
41103c30:	f800283a 	ret

41103c34 <main>:
void TestRTCC(void);
bool TestDMA_M1_M2(void);
bool TestDMA_M2_M1(void);

int main(void)
{
41103c34:	defffc04 	addi	sp,sp,-16
41103c38:	dfc00315 	stw	ra,12(sp)
41103c3c:	df000215 	stw	fp,8(sp)
41103c40:	df000204 	addi	fp,sp,8

  printf(" \n Nucleo de Sistemas Eletronicos Embarcados - MebX\n\n");
41103c44:	011044b4 	movhi	r4,16658
41103c48:	2122ae04 	addi	r4,r4,-30024
41103c4c:	11065000 	call	41106500 <puts>

  //Configura Display de 7 segmentos
  SSDP_CONFIG(SSDP_NORMAL_MODE);
41103c50:	0009883a 	mov	r4,zero
41103c54:	11014f80 	call	411014f8 <SSDP_CONFIG>

  //Teste inicial das memrias, para entender como o sub-windows funciona

  alt_u32 *pDdr2Addr = DDR2_ADDRESS_SPAN_EXTENDER_CNTL_BASE;
41103c58:	00904834 	movhi	r2,16672
41103c5c:	10873804 	addi	r2,r2,7392
41103c60:	e0bffe15 	stw	r2,-8(fp)
  //Teste de escrita de leitura da DDR2 M2
  //DDR2_MEMORY_RANDOM_WRITE_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME);
  //DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME);
  
  //Teste de transferencia com DMA (M1 -> M2);
  TestDMA_M1_M2();
41103c64:	11044980 	call	41104498 <TestDMA_M1_M2>
  
  //Teste de transferencia com DMA (M2 -> M1);
  TestDMA_M2_M1();
41103c68:	11048380 	call	41104838 <TestDMA_M2_M1>

  //TestLeds();
  //TestRTCC();
  //TestSinc();

	alt_8 tempFPGA = 0;
41103c6c:	e03fff05 	stb	zero,-4(fp)
	alt_8 tempBoard = 0;
41103c70:	e03fff45 	stb	zero,-3(fp)
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_POWER_MASK);
41103c74:	01400074 	movhi	r5,1
41103c78:	01000044 	movi	r4,1
41103c7c:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	while(1){

			TEMP_Read(&tempFPGA, &tempBoard);
41103c80:	e0ffff44 	addi	r3,fp,-3
41103c84:	e0bfff04 	addi	r2,fp,-4
41103c88:	180b883a 	mov	r5,r3
41103c8c:	1009883a 	mov	r4,r2
41103c90:	11034600 	call	41103460 <TEMP_Read>
			SSDP_UPDATE(tempFPGA);
41103c94:	e0bfff03 	ldbu	r2,-4(fp)
41103c98:	10803fcc 	andi	r2,r2,255
41103c9c:	1009883a 	mov	r4,r2
41103ca0:	11015c00 	call	411015c0 <SSDP_UPDATE>
			usleep(1000*1000);
41103ca4:	010003f4 	movhi	r4,15
41103ca8:	21109004 	addi	r4,r4,16960
41103cac:	1112e800 	call	41112e80 <usleep>

	}
41103cb0:	003ff306 	br	41103c80 <__reset+0xbb0e3c80>

41103cb4 <TestRTCC>:

  return 0;
}

void TestRTCC (void){
41103cb4:	defffb04 	addi	sp,sp,-20
41103cb8:	dfc00415 	stw	ra,16(sp)
41103cbc:	df000315 	stw	fp,12(sp)
41103cc0:	df000304 	addi	fp,sp,12

	bool bPass = FALSE;
41103cc4:	e03ffd15 	stw	zero,-12(fp)
	alt_u8 uc_EUI48_array[6];

	alt_8 tempFPGA = 0;
41103cc8:	e03fff85 	stb	zero,-2(fp)
	alt_8 tempBoard = 0;
41103ccc:	e03fffc5 	stb	zero,-1(fp)

	   while(1){
		TEMP_Read(&tempFPGA, &tempBoard);
41103cd0:	e0ffffc4 	addi	r3,fp,-1
41103cd4:	e0bfff84 	addi	r2,fp,-2
41103cd8:	180b883a 	mov	r5,r3
41103cdc:	1009883a 	mov	r4,r2
41103ce0:	11034600 	call	41103460 <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
41103ce4:	e0bfff83 	ldbu	r2,-2(fp)
41103ce8:	10803fcc 	andi	r2,r2,255
41103cec:	1009883a 	mov	r4,r2
41103cf0:	11015c00 	call	411015c0 <SSDP_UPDATE>
		usleep(1000*1000);
41103cf4:	010003f4 	movhi	r4,15
41103cf8:	21109004 	addi	r4,r4,16960
41103cfc:	1112e800 	call	41112e80 <usleep>

		TEMP_Read(&tempFPGA, &tempBoard);
41103d00:	e0ffffc4 	addi	r3,fp,-1
41103d04:	e0bfff84 	addi	r2,fp,-2
41103d08:	180b883a 	mov	r5,r3
41103d0c:	1009883a 	mov	r4,r2
41103d10:	11034600 	call	41103460 <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
41103d14:	e0bfff83 	ldbu	r2,-2(fp)
41103d18:	10803fcc 	andi	r2,r2,255
41103d1c:	1009883a 	mov	r4,r2
41103d20:	11015c00 	call	411015c0 <SSDP_UPDATE>
		usleep(1000*1000);
41103d24:	010003f4 	movhi	r4,15
41103d28:	21109004 	addi	r4,r4,16960
41103d2c:	1112e800 	call	41112e80 <usleep>

		TEMP_Read(&tempFPGA, &tempBoard);
41103d30:	e0ffffc4 	addi	r3,fp,-1
41103d34:	e0bfff84 	addi	r2,fp,-2
41103d38:	180b883a 	mov	r5,r3
41103d3c:	1009883a 	mov	r4,r2
41103d40:	11034600 	call	41103460 <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
41103d44:	e0bfff83 	ldbu	r2,-2(fp)
41103d48:	10803fcc 	andi	r2,r2,255
41103d4c:	1009883a 	mov	r4,r2
41103d50:	11015c00 	call	411015c0 <SSDP_UPDATE>
		usleep(1000*1000);
41103d54:	010003f4 	movhi	r4,15
41103d58:	21109004 	addi	r4,r4,16960
41103d5c:	1112e800 	call	41112e80 <usleep>

		TEMP_Read(&tempFPGA, &tempBoard);
41103d60:	e0ffffc4 	addi	r3,fp,-1
41103d64:	e0bfff84 	addi	r2,fp,-2
41103d68:	180b883a 	mov	r5,r3
41103d6c:	1009883a 	mov	r4,r2
41103d70:	11034600 	call	41103460 <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
41103d74:	e0bfff83 	ldbu	r2,-2(fp)
41103d78:	10803fcc 	andi	r2,r2,255
41103d7c:	1009883a 	mov	r4,r2
41103d80:	11015c00 	call	411015c0 <SSDP_UPDATE>
		usleep(1000*1000);
41103d84:	010003f4 	movhi	r4,15
41103d88:	21109004 	addi	r4,r4,16960
41103d8c:	1112e800 	call	41112e80 <usleep>

		TEMP_Read(&tempFPGA, &tempBoard);
41103d90:	e0ffffc4 	addi	r3,fp,-1
41103d94:	e0bfff84 	addi	r2,fp,-2
41103d98:	180b883a 	mov	r5,r3
41103d9c:	1009883a 	mov	r4,r2
41103da0:	11034600 	call	41103460 <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
41103da4:	e0bfff83 	ldbu	r2,-2(fp)
41103da8:	10803fcc 	andi	r2,r2,255
41103dac:	1009883a 	mov	r4,r2
41103db0:	11015c00 	call	411015c0 <SSDP_UPDATE>
		usleep(1000*1000);
41103db4:	010003f4 	movhi	r4,15
41103db8:	21109004 	addi	r4,r4,16960
41103dbc:	1112e800 	call	41112e80 <usleep>

		bPass = RTCC_SPI_R_MAC(uc_EUI48_array);
41103dc0:	e0bffe04 	addi	r2,fp,-8
41103dc4:	1009883a 	mov	r4,r2
41103dc8:	1100f800 	call	41100f80 <RTCC_SPI_R_MAC>
41103dcc:	e0bffd15 	stw	r2,-12(fp)

	  }
41103dd0:	003fbf06 	br	41103cd0 <__reset+0xbb0e3cd0>

41103dd4 <TestSinc>:

}

void TestSinc (void){
41103dd4:	defffd04 	addi	sp,sp,-12
41103dd8:	dfc00215 	stw	ra,8(sp)
41103ddc:	df000115 	stw	fp,4(sp)
41103de0:	df000104 	addi	fp,sp,4

	alt_u8 uc_sinc_in = 0;
41103de4:	e03fff05 	stb	zero,-4(fp)

	alt_8 tempFPGA = 0;
41103de8:	e03fff45 	stb	zero,-3(fp)
	alt_8 tempBoard = 0;
41103dec:	e03fff85 	stb	zero,-2(fp)

	while (1){
		TEMP_Read(&tempFPGA, &tempBoard);
41103df0:	e0ffff84 	addi	r3,fp,-2
41103df4:	e0bfff44 	addi	r2,fp,-3
41103df8:	180b883a 	mov	r5,r3
41103dfc:	1009883a 	mov	r4,r2
41103e00:	11034600 	call	41103460 <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
41103e04:	e0bfff43 	ldbu	r2,-3(fp)
41103e08:	10803fcc 	andi	r2,r2,255
41103e0c:	1009883a 	mov	r4,r2
41103e10:	11015c00 	call	411015c0 <SSDP_UPDATE>
		IOWR_ALTERA_AVALON_PIO_DATA(SINC_OUT_BASE, 1);
41103e14:	00c00044 	movi	r3,1
41103e18:	00900034 	movhi	r2,16384
41103e1c:	10801404 	addi	r2,r2,80
41103e20:	10c00035 	stwio	r3,0(r2)
		usleep(1000*1000);
41103e24:	010003f4 	movhi	r4,15
41103e28:	21109004 	addi	r4,r4,16960
41103e2c:	1112e800 	call	41112e80 <usleep>
		uc_sinc_in = (IORD_ALTERA_AVALON_PIO_DATA(SINC_IN_BASE) & 0x01);
41103e30:	00900034 	movhi	r2,16384
41103e34:	10801004 	addi	r2,r2,64
41103e38:	10800037 	ldwio	r2,0(r2)
41103e3c:	1080004c 	andi	r2,r2,1
41103e40:	e0bfff05 	stb	r2,-4(fp)
		if (uc_sinc_in == 1) {
41103e44:	e0bfff03 	ldbu	r2,-4(fp)
41103e48:	10800058 	cmpnei	r2,r2,1
41103e4c:	1000041e 	bne	r2,zero,41103e60 <TestSinc+0x8c>
			printf("Success");
41103e50:	011044b4 	movhi	r4,16658
41103e54:	2122bc04 	addi	r4,r4,-29968
41103e58:	11063e40 	call	411063e4 <printf>
41103e5c:	00000306 	br	41103e6c <TestSinc+0x98>
		} else {
			printf("Failure");
41103e60:	011044b4 	movhi	r4,16658
41103e64:	2122be04 	addi	r4,r4,-29960
41103e68:	11063e40 	call	411063e4 <printf>
		}
		TEMP_Read(&tempFPGA, &tempBoard);
41103e6c:	e0ffff84 	addi	r3,fp,-2
41103e70:	e0bfff44 	addi	r2,fp,-3
41103e74:	180b883a 	mov	r5,r3
41103e78:	1009883a 	mov	r4,r2
41103e7c:	11034600 	call	41103460 <TEMP_Read>
		SSDP_UPDATE(tempFPGA);
41103e80:	e0bfff43 	ldbu	r2,-3(fp)
41103e84:	10803fcc 	andi	r2,r2,255
41103e88:	1009883a 	mov	r4,r2
41103e8c:	11015c00 	call	411015c0 <SSDP_UPDATE>
		IOWR_ALTERA_AVALON_PIO_DATA(SINC_OUT_BASE, 0);
41103e90:	0007883a 	mov	r3,zero
41103e94:	00900034 	movhi	r2,16384
41103e98:	10801404 	addi	r2,r2,80
41103e9c:	10c00035 	stwio	r3,0(r2)
		usleep(1000*1000);
41103ea0:	010003f4 	movhi	r4,15
41103ea4:	21109004 	addi	r4,r4,16960
41103ea8:	1112e800 	call	41112e80 <usleep>
		uc_sinc_in = (IORD_ALTERA_AVALON_PIO_DATA(SINC_IN_BASE) & 0x01);
41103eac:	00900034 	movhi	r2,16384
41103eb0:	10801004 	addi	r2,r2,64
41103eb4:	10800037 	ldwio	r2,0(r2)
41103eb8:	1080004c 	andi	r2,r2,1
41103ebc:	e0bfff05 	stb	r2,-4(fp)
		if (uc_sinc_in == 0) {
41103ec0:	e0bfff03 	ldbu	r2,-4(fp)
41103ec4:	1000041e 	bne	r2,zero,41103ed8 <TestSinc+0x104>
			printf("Success");
41103ec8:	011044b4 	movhi	r4,16658
41103ecc:	2122bc04 	addi	r4,r4,-29968
41103ed0:	11063e40 	call	411063e4 <printf>
41103ed4:	003fc606 	br	41103df0 <__reset+0xbb0e3df0>
		} else {
			printf("Failure");
41103ed8:	011044b4 	movhi	r4,16658
41103edc:	2122be04 	addi	r4,r4,-29960
41103ee0:	11063e40 	call	411063e4 <printf>
		}
	}
41103ee4:	003fc206 	br	41103df0 <__reset+0xbb0e3df0>

41103ee8 <TestLeds>:

}

void TestLeds (void){
41103ee8:	defffd04 	addi	sp,sp,-12
41103eec:	dfc00215 	stw	ra,8(sp)
41103ef0:	df000115 	stw	fp,4(sp)
41103ef4:	df000104 	addi	fp,sp,4

	alt_8 tempFPGA = 0;
41103ef8:	e03fff05 	stb	zero,-4(fp)
	alt_8 tempBoard = 0;
41103efc:	e03fff45 	stb	zero,-3(fp)

	while(1){

	TEMP_Read(&tempFPGA, &tempBoard);
41103f00:	e0bfff44 	addi	r2,fp,-3
41103f04:	100b883a 	mov	r5,r2
41103f08:	e13fff04 	addi	r4,fp,-4
41103f0c:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
41103f10:	e0bfff03 	ldbu	r2,-4(fp)
41103f14:	10803fcc 	andi	r2,r2,255
41103f18:	1009883a 	mov	r4,r2
41103f1c:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1G_MASK);
41103f20:	01400044 	movi	r5,1
41103f24:	01000044 	movi	r4,1
41103f28:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
41103f2c:	010003f4 	movhi	r4,15
41103f30:	21109004 	addi	r4,r4,16960
41103f34:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1G_MASK);
41103f38:	01400044 	movi	r5,1
41103f3c:	0009883a 	mov	r4,zero
41103f40:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
41103f44:	e0bfff44 	addi	r2,fp,-3
41103f48:	100b883a 	mov	r5,r2
41103f4c:	e13fff04 	addi	r4,fp,-4
41103f50:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
41103f54:	e0bfff03 	ldbu	r2,-4(fp)
41103f58:	10803fcc 	andi	r2,r2,255
41103f5c:	1009883a 	mov	r4,r2
41103f60:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_1R_MASK);
41103f64:	01400084 	movi	r5,2
41103f68:	01000044 	movi	r4,1
41103f6c:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
41103f70:	010003f4 	movhi	r4,15
41103f74:	21109004 	addi	r4,r4,16960
41103f78:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_1R_MASK);
41103f7c:	01400084 	movi	r5,2
41103f80:	0009883a 	mov	r4,zero
41103f84:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
41103f88:	e0bfff44 	addi	r2,fp,-3
41103f8c:	100b883a 	mov	r5,r2
41103f90:	e13fff04 	addi	r4,fp,-4
41103f94:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
41103f98:	e0bfff03 	ldbu	r2,-4(fp)
41103f9c:	10803fcc 	andi	r2,r2,255
41103fa0:	1009883a 	mov	r4,r2
41103fa4:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2G_MASK);
41103fa8:	01400104 	movi	r5,4
41103fac:	01000044 	movi	r4,1
41103fb0:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
41103fb4:	010003f4 	movhi	r4,15
41103fb8:	21109004 	addi	r4,r4,16960
41103fbc:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_2G_MASK);
41103fc0:	01400104 	movi	r5,4
41103fc4:	0009883a 	mov	r4,zero
41103fc8:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
41103fcc:	e0bfff44 	addi	r2,fp,-3
41103fd0:	100b883a 	mov	r5,r2
41103fd4:	e13fff04 	addi	r4,fp,-4
41103fd8:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
41103fdc:	e0bfff03 	ldbu	r2,-4(fp)
41103fe0:	10803fcc 	andi	r2,r2,255
41103fe4:	1009883a 	mov	r4,r2
41103fe8:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_2R_MASK);
41103fec:	01400204 	movi	r5,8
41103ff0:	01000044 	movi	r4,1
41103ff4:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
41103ff8:	010003f4 	movhi	r4,15
41103ffc:	21109004 	addi	r4,r4,16960
41104000:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_2R_MASK);
41104004:	01400204 	movi	r5,8
41104008:	0009883a 	mov	r4,zero
4110400c:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
41104010:	e0bfff44 	addi	r2,fp,-3
41104014:	100b883a 	mov	r5,r2
41104018:	e13fff04 	addi	r4,fp,-4
4110401c:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
41104020:	e0bfff03 	ldbu	r2,-4(fp)
41104024:	10803fcc 	andi	r2,r2,255
41104028:	1009883a 	mov	r4,r2
4110402c:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3G_MASK);
41104030:	01400404 	movi	r5,16
41104034:	01000044 	movi	r4,1
41104038:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
4110403c:	010003f4 	movhi	r4,15
41104040:	21109004 	addi	r4,r4,16960
41104044:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_3G_MASK);
41104048:	01400404 	movi	r5,16
4110404c:	0009883a 	mov	r4,zero
41104050:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
41104054:	e0bfff44 	addi	r2,fp,-3
41104058:	100b883a 	mov	r5,r2
4110405c:	e13fff04 	addi	r4,fp,-4
41104060:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
41104064:	e0bfff03 	ldbu	r2,-4(fp)
41104068:	10803fcc 	andi	r2,r2,255
4110406c:	1009883a 	mov	r4,r2
41104070:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_3R_MASK);
41104074:	01400804 	movi	r5,32
41104078:	01000044 	movi	r4,1
4110407c:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
41104080:	010003f4 	movhi	r4,15
41104084:	21109004 	addi	r4,r4,16960
41104088:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_3R_MASK);
4110408c:	01400804 	movi	r5,32
41104090:	0009883a 	mov	r4,zero
41104094:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
41104098:	e0bfff44 	addi	r2,fp,-3
4110409c:	100b883a 	mov	r5,r2
411040a0:	e13fff04 	addi	r4,fp,-4
411040a4:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
411040a8:	e0bfff03 	ldbu	r2,-4(fp)
411040ac:	10803fcc 	andi	r2,r2,255
411040b0:	1009883a 	mov	r4,r2
411040b4:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4G_MASK);
411040b8:	01401004 	movi	r5,64
411040bc:	01000044 	movi	r4,1
411040c0:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
411040c4:	010003f4 	movhi	r4,15
411040c8:	21109004 	addi	r4,r4,16960
411040cc:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_4G_MASK);
411040d0:	01401004 	movi	r5,64
411040d4:	0009883a 	mov	r4,zero
411040d8:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
411040dc:	e0bfff44 	addi	r2,fp,-3
411040e0:	100b883a 	mov	r5,r2
411040e4:	e13fff04 	addi	r4,fp,-4
411040e8:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
411040ec:	e0bfff03 	ldbu	r2,-4(fp)
411040f0:	10803fcc 	andi	r2,r2,255
411040f4:	1009883a 	mov	r4,r2
411040f8:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_4R_MASK);
411040fc:	01402004 	movi	r5,128
41104100:	01000044 	movi	r4,1
41104104:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
41104108:	010003f4 	movhi	r4,15
4110410c:	21109004 	addi	r4,r4,16960
41104110:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_4R_MASK);
41104114:	01402004 	movi	r5,128
41104118:	0009883a 	mov	r4,zero
4110411c:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
41104120:	e0bfff44 	addi	r2,fp,-3
41104124:	100b883a 	mov	r5,r2
41104128:	e13fff04 	addi	r4,fp,-4
4110412c:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
41104130:	e0bfff03 	ldbu	r2,-4(fp)
41104134:	10803fcc 	andi	r2,r2,255
41104138:	1009883a 	mov	r4,r2
4110413c:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5G_MASK);
41104140:	01404004 	movi	r5,256
41104144:	01000044 	movi	r4,1
41104148:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
4110414c:	010003f4 	movhi	r4,15
41104150:	21109004 	addi	r4,r4,16960
41104154:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_5G_MASK);
41104158:	01404004 	movi	r5,256
4110415c:	0009883a 	mov	r4,zero
41104160:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
41104164:	e0bfff44 	addi	r2,fp,-3
41104168:	100b883a 	mov	r5,r2
4110416c:	e13fff04 	addi	r4,fp,-4
41104170:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
41104174:	e0bfff03 	ldbu	r2,-4(fp)
41104178:	10803fcc 	andi	r2,r2,255
4110417c:	1009883a 	mov	r4,r2
41104180:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_5R_MASK);
41104184:	01408004 	movi	r5,512
41104188:	01000044 	movi	r4,1
4110418c:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
41104190:	010003f4 	movhi	r4,15
41104194:	21109004 	addi	r4,r4,16960
41104198:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_5R_MASK);
4110419c:	01408004 	movi	r5,512
411041a0:	0009883a 	mov	r4,zero
411041a4:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
411041a8:	e0bfff44 	addi	r2,fp,-3
411041ac:	100b883a 	mov	r5,r2
411041b0:	e13fff04 	addi	r4,fp,-4
411041b4:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
411041b8:	e0bfff03 	ldbu	r2,-4(fp)
411041bc:	10803fcc 	andi	r2,r2,255
411041c0:	1009883a 	mov	r4,r2
411041c4:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6G_MASK);
411041c8:	01410004 	movi	r5,1024
411041cc:	01000044 	movi	r4,1
411041d0:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
411041d4:	010003f4 	movhi	r4,15
411041d8:	21109004 	addi	r4,r4,16960
411041dc:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_6G_MASK);
411041e0:	01410004 	movi	r5,1024
411041e4:	0009883a 	mov	r4,zero
411041e8:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
411041ec:	e0bfff44 	addi	r2,fp,-3
411041f0:	100b883a 	mov	r5,r2
411041f4:	e13fff04 	addi	r4,fp,-4
411041f8:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
411041fc:	e0bfff03 	ldbu	r2,-4(fp)
41104200:	10803fcc 	andi	r2,r2,255
41104204:	1009883a 	mov	r4,r2
41104208:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_6R_MASK);
4110420c:	01420004 	movi	r5,2048
41104210:	01000044 	movi	r4,1
41104214:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
41104218:	010003f4 	movhi	r4,15
4110421c:	21109004 	addi	r4,r4,16960
41104220:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_6R_MASK);
41104224:	01420004 	movi	r5,2048
41104228:	0009883a 	mov	r4,zero
4110422c:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
41104230:	e0bfff44 	addi	r2,fp,-3
41104234:	100b883a 	mov	r5,r2
41104238:	e13fff04 	addi	r4,fp,-4
4110423c:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
41104240:	e0bfff03 	ldbu	r2,-4(fp)
41104244:	10803fcc 	andi	r2,r2,255
41104248:	1009883a 	mov	r4,r2
4110424c:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7G_MASK);
41104250:	01440004 	movi	r5,4096
41104254:	01000044 	movi	r4,1
41104258:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
4110425c:	010003f4 	movhi	r4,15
41104260:	21109004 	addi	r4,r4,16960
41104264:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_7G_MASK);
41104268:	01440004 	movi	r5,4096
4110426c:	0009883a 	mov	r4,zero
41104270:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
41104274:	e0bfff44 	addi	r2,fp,-3
41104278:	100b883a 	mov	r5,r2
4110427c:	e13fff04 	addi	r4,fp,-4
41104280:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
41104284:	e0bfff03 	ldbu	r2,-4(fp)
41104288:	10803fcc 	andi	r2,r2,255
4110428c:	1009883a 	mov	r4,r2
41104290:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_7R_MASK);
41104294:	01480004 	movi	r5,8192
41104298:	01000044 	movi	r4,1
4110429c:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
411042a0:	010003f4 	movhi	r4,15
411042a4:	21109004 	addi	r4,r4,16960
411042a8:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_7R_MASK);
411042ac:	01480004 	movi	r5,8192
411042b0:	0009883a 	mov	r4,zero
411042b4:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
411042b8:	e0bfff44 	addi	r2,fp,-3
411042bc:	100b883a 	mov	r5,r2
411042c0:	e13fff04 	addi	r4,fp,-4
411042c4:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
411042c8:	e0bfff03 	ldbu	r2,-4(fp)
411042cc:	10803fcc 	andi	r2,r2,255
411042d0:	1009883a 	mov	r4,r2
411042d4:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8G_MASK);
411042d8:	01500004 	movi	r5,16384
411042dc:	01000044 	movi	r4,1
411042e0:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
411042e4:	010003f4 	movhi	r4,15
411042e8:	21109004 	addi	r4,r4,16960
411042ec:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8G_MASK);
411042f0:	01500004 	movi	r5,16384
411042f4:	0009883a 	mov	r4,zero
411042f8:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
411042fc:	e0bfff44 	addi	r2,fp,-3
41104300:	100b883a 	mov	r5,r2
41104304:	e13fff04 	addi	r4,fp,-4
41104308:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
4110430c:	e0bfff03 	ldbu	r2,-4(fp)
41104310:	10803fcc 	andi	r2,r2,255
41104314:	1009883a 	mov	r4,r2
41104318:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_8R_MASK);
4110431c:	01600014 	movui	r5,32768
41104320:	01000044 	movi	r4,1
41104324:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
41104328:	010003f4 	movhi	r4,15
4110432c:	21109004 	addi	r4,r4,16960
41104330:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_8R_MASK);
41104334:	01600014 	movui	r5,32768
41104338:	0009883a 	mov	r4,zero
4110433c:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
41104340:	e0bfff44 	addi	r2,fp,-3
41104344:	100b883a 	mov	r5,r2
41104348:	e13fff04 	addi	r4,fp,-4
4110434c:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
41104350:	e0bfff03 	ldbu	r2,-4(fp)
41104354:	10803fcc 	andi	r2,r2,255
41104358:	1009883a 	mov	r4,r2
4110435c:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_POWER_MASK);
41104360:	01400074 	movhi	r5,1
41104364:	01000044 	movi	r4,1
41104368:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
4110436c:	010003f4 	movhi	r4,15
41104370:	21109004 	addi	r4,r4,16960
41104374:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_POWER_MASK);
41104378:	01400074 	movhi	r5,1
4110437c:	0009883a 	mov	r4,zero
41104380:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
41104384:	e0bfff44 	addi	r2,fp,-3
41104388:	100b883a 	mov	r5,r2
4110438c:	e13fff04 	addi	r4,fp,-4
41104390:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
41104394:	e0bfff03 	ldbu	r2,-4(fp)
41104398:	10803fcc 	andi	r2,r2,255
4110439c:	1009883a 	mov	r4,r2
411043a0:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_1_MASK);
411043a4:	014000b4 	movhi	r5,2
411043a8:	01000044 	movi	r4,1
411043ac:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
411043b0:	010003f4 	movhi	r4,15
411043b4:	21109004 	addi	r4,r4,16960
411043b8:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_1_MASK);
411043bc:	014000b4 	movhi	r5,2
411043c0:	0009883a 	mov	r4,zero
411043c4:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
411043c8:	e0bfff44 	addi	r2,fp,-3
411043cc:	100b883a 	mov	r5,r2
411043d0:	e13fff04 	addi	r4,fp,-4
411043d4:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
411043d8:	e0bfff03 	ldbu	r2,-4(fp)
411043dc:	10803fcc 	andi	r2,r2,255
411043e0:	1009883a 	mov	r4,r2
411043e4:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_2_MASK);
411043e8:	01400134 	movhi	r5,4
411043ec:	01000044 	movi	r4,1
411043f0:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
411043f4:	010003f4 	movhi	r4,15
411043f8:	21109004 	addi	r4,r4,16960
411043fc:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_2_MASK);
41104400:	01400134 	movhi	r5,4
41104404:	0009883a 	mov	r4,zero
41104408:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
4110440c:	e0bfff44 	addi	r2,fp,-3
41104410:	100b883a 	mov	r5,r2
41104414:	e13fff04 	addi	r4,fp,-4
41104418:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
4110441c:	e0bfff03 	ldbu	r2,-4(fp)
41104420:	10803fcc 	andi	r2,r2,255
41104424:	1009883a 	mov	r4,r2
41104428:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_3_MASK);
4110442c:	01400234 	movhi	r5,8
41104430:	01000044 	movi	r4,1
41104434:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
41104438:	010003f4 	movhi	r4,15
4110443c:	21109004 	addi	r4,r4,16960
41104440:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_3_MASK);
41104444:	01400234 	movhi	r5,8
41104448:	0009883a 	mov	r4,zero
4110444c:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>

	TEMP_Read(&tempFPGA, &tempBoard);
41104450:	e0bfff44 	addi	r2,fp,-3
41104454:	100b883a 	mov	r5,r2
41104458:	e13fff04 	addi	r4,fp,-4
4110445c:	11034600 	call	41103460 <TEMP_Read>
	SSDP_UPDATE(tempFPGA);
41104460:	e0bfff03 	ldbu	r2,-4(fp)
41104464:	10803fcc 	andi	r2,r2,255
41104468:	1009883a 	mov	r4,r2
4110446c:	11015c00 	call	411015c0 <SSDP_UPDATE>
	LEDS_PAINEL_DRIVE(LEDS_ON, LEDS_ST_4_MASK);
41104470:	01400434 	movhi	r5,16
41104474:	01000044 	movi	r4,1
41104478:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	usleep(1000*1000);
4110447c:	010003f4 	movhi	r4,15
41104480:	21109004 	addi	r4,r4,16960
41104484:	1112e800 	call	41112e80 <usleep>
	LEDS_PAINEL_DRIVE(LEDS_OFF, LEDS_ST_4_MASK);
41104488:	01400434 	movhi	r5,16
4110448c:	0009883a 	mov	r4,zero
41104490:	1100a300 	call	41100a30 <LEDS_PAINEL_DRIVE>
	}
41104494:	003e9a06 	br	41103f00 <__reset+0xbb0e3f00>

41104498 <TestDMA_M1_M2>:
}

bool TestDMA_M1_M2(void){
41104498:	deffd404 	addi	sp,sp,-176
4110449c:	dfc02b15 	stw	ra,172(sp)
411044a0:	df002a15 	stw	fp,168(sp)
411044a4:	dc002915 	stw	r16,164(sp)
411044a8:	df002a04 	addi	fp,sp,168

  alt_msgdma_dev *DMADev = NULL;
411044ac:	e03fde15 	stw	zero,-136(fp)

  if (DMA_OPEN_DEVICE(&DMADev, (char *)DMA_M1_M2_CSR_NAME) == FALSE){
411044b0:	e0bfde04 	addi	r2,fp,-136
411044b4:	015044b4 	movhi	r5,16658
411044b8:	2962c004 	addi	r5,r5,-29952
411044bc:	1009883a 	mov	r4,r2
411044c0:	1102c600 	call	41102c60 <DMA_OPEN_DEVICE>
411044c4:	1000051e 	bne	r2,zero,411044dc <TestDMA_M1_M2+0x44>
    printf("Error Opening DMA Device");
411044c8:	011044b4 	movhi	r4,16658
411044cc:	2122c504 	addi	r4,r4,-29932
411044d0:	11063e40 	call	411063e4 <printf>
    return FALSE;
411044d4:	0005883a 	mov	r2,zero
411044d8:	0000d106 	br	41104820 <TestDMA_M1_M2+0x388>
  }

  if (DMA_DISPATCHER_RESET(DMADev, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE){
411044dc:	e0bfde17 	ldw	r2,-136(fp)
411044e0:	000d883a 	mov	r6,zero
411044e4:	01400044 	movi	r5,1
411044e8:	1009883a 	mov	r4,r2
411044ec:	1102e6c0 	call	41102e6c <DMA_DISPATCHER_RESET>
411044f0:	1000051e 	bne	r2,zero,41104508 <TestDMA_M1_M2+0x70>
    printf("Error Reseting Dispatcher");
411044f4:	011044b4 	movhi	r4,16658
411044f8:	2122cc04 	addi	r4,r4,-29904
411044fc:	11063e40 	call	411063e4 <printf>
    return FALSE;
41104500:	0005883a 	mov	r2,zero
41104504:	0000c606 	br	41104820 <TestDMA_M1_M2+0x388>
  }

  alt_u32 control_bits = 0x00000000;
41104508:	e03fda15 	stw	zero,-152(fp)
  
  const alt_u32 step = DDR2_M1_MEMORY_SIZE/16;
4110450c:	00810034 	movhi	r2,1024
41104510:	e0bfdb15 	stw	r2,-148(fp)
  alt_u32 read_addr_arr[16];
    read_addr_arr[0] = DDR2_M1_MEMORY_BASE;
41104514:	e03fdf15 	stw	zero,-132(fp)
    read_addr_arr[1] = read_addr_arr[0] + step;
41104518:	e0ffdf17 	ldw	r3,-132(fp)
4110451c:	e0bfdb17 	ldw	r2,-148(fp)
41104520:	1885883a 	add	r2,r3,r2
41104524:	e0bfe015 	stw	r2,-128(fp)
    read_addr_arr[2] = read_addr_arr[1] + step;
41104528:	e0ffe017 	ldw	r3,-128(fp)
4110452c:	e0bfdb17 	ldw	r2,-148(fp)
41104530:	1885883a 	add	r2,r3,r2
41104534:	e0bfe115 	stw	r2,-124(fp)
    read_addr_arr[3] = read_addr_arr[2] + step;
41104538:	e0ffe117 	ldw	r3,-124(fp)
4110453c:	e0bfdb17 	ldw	r2,-148(fp)
41104540:	1885883a 	add	r2,r3,r2
41104544:	e0bfe215 	stw	r2,-120(fp)
    read_addr_arr[4] = read_addr_arr[3] + step;
41104548:	e0ffe217 	ldw	r3,-120(fp)
4110454c:	e0bfdb17 	ldw	r2,-148(fp)
41104550:	1885883a 	add	r2,r3,r2
41104554:	e0bfe315 	stw	r2,-116(fp)
    read_addr_arr[5] = read_addr_arr[4] + step;
41104558:	e0ffe317 	ldw	r3,-116(fp)
4110455c:	e0bfdb17 	ldw	r2,-148(fp)
41104560:	1885883a 	add	r2,r3,r2
41104564:	e0bfe415 	stw	r2,-112(fp)
    read_addr_arr[6] = read_addr_arr[5] + step;
41104568:	e0ffe417 	ldw	r3,-112(fp)
4110456c:	e0bfdb17 	ldw	r2,-148(fp)
41104570:	1885883a 	add	r2,r3,r2
41104574:	e0bfe515 	stw	r2,-108(fp)
    read_addr_arr[7] = read_addr_arr[6] + step;
41104578:	e0ffe517 	ldw	r3,-108(fp)
4110457c:	e0bfdb17 	ldw	r2,-148(fp)
41104580:	1885883a 	add	r2,r3,r2
41104584:	e0bfe615 	stw	r2,-104(fp)
    read_addr_arr[8] = read_addr_arr[7] + step;
41104588:	e0ffe617 	ldw	r3,-104(fp)
4110458c:	e0bfdb17 	ldw	r2,-148(fp)
41104590:	1885883a 	add	r2,r3,r2
41104594:	e0bfe715 	stw	r2,-100(fp)
    read_addr_arr[9] = read_addr_arr[8] + step;
41104598:	e0ffe717 	ldw	r3,-100(fp)
4110459c:	e0bfdb17 	ldw	r2,-148(fp)
411045a0:	1885883a 	add	r2,r3,r2
411045a4:	e0bfe815 	stw	r2,-96(fp)
    read_addr_arr[10] = read_addr_arr[9] + step;
411045a8:	e0ffe817 	ldw	r3,-96(fp)
411045ac:	e0bfdb17 	ldw	r2,-148(fp)
411045b0:	1885883a 	add	r2,r3,r2
411045b4:	e0bfe915 	stw	r2,-92(fp)
    read_addr_arr[11] = read_addr_arr[10] + step;
411045b8:	e0ffe917 	ldw	r3,-92(fp)
411045bc:	e0bfdb17 	ldw	r2,-148(fp)
411045c0:	1885883a 	add	r2,r3,r2
411045c4:	e0bfea15 	stw	r2,-88(fp)
    read_addr_arr[12] = read_addr_arr[11] + step;
411045c8:	e0ffea17 	ldw	r3,-88(fp)
411045cc:	e0bfdb17 	ldw	r2,-148(fp)
411045d0:	1885883a 	add	r2,r3,r2
411045d4:	e0bfeb15 	stw	r2,-84(fp)
    read_addr_arr[13] = read_addr_arr[12] + step;
411045d8:	e0ffeb17 	ldw	r3,-84(fp)
411045dc:	e0bfdb17 	ldw	r2,-148(fp)
411045e0:	1885883a 	add	r2,r3,r2
411045e4:	e0bfec15 	stw	r2,-80(fp)
    read_addr_arr[14] = read_addr_arr[13] + step;
411045e8:	e0ffec17 	ldw	r3,-80(fp)
411045ec:	e0bfdb17 	ldw	r2,-148(fp)
411045f0:	1885883a 	add	r2,r3,r2
411045f4:	e0bfed15 	stw	r2,-76(fp)
    read_addr_arr[15] = read_addr_arr[14] + step;
411045f8:	e0ffed17 	ldw	r3,-76(fp)
411045fc:	e0bfdb17 	ldw	r2,-148(fp)
41104600:	1885883a 	add	r2,r3,r2
41104604:	e0bfee15 	stw	r2,-72(fp)

  alt_u32 write_addr_arr[16];
    write_addr_arr[0] = DDR2_M2_MEMORY_BASE;
41104608:	00900034 	movhi	r2,16384
4110460c:	e0bfef15 	stw	r2,-68(fp)
    write_addr_arr[1] = write_addr_arr[0] + step;
41104610:	e0ffef17 	ldw	r3,-68(fp)
41104614:	e0bfdb17 	ldw	r2,-148(fp)
41104618:	1885883a 	add	r2,r3,r2
4110461c:	e0bff015 	stw	r2,-64(fp)
    write_addr_arr[2] = write_addr_arr[1] + step;
41104620:	e0fff017 	ldw	r3,-64(fp)
41104624:	e0bfdb17 	ldw	r2,-148(fp)
41104628:	1885883a 	add	r2,r3,r2
4110462c:	e0bff115 	stw	r2,-60(fp)
    write_addr_arr[3] = write_addr_arr[2] + step;
41104630:	e0fff117 	ldw	r3,-60(fp)
41104634:	e0bfdb17 	ldw	r2,-148(fp)
41104638:	1885883a 	add	r2,r3,r2
4110463c:	e0bff215 	stw	r2,-56(fp)
    write_addr_arr[4] = write_addr_arr[3] + step;
41104640:	e0fff217 	ldw	r3,-56(fp)
41104644:	e0bfdb17 	ldw	r2,-148(fp)
41104648:	1885883a 	add	r2,r3,r2
4110464c:	e0bff315 	stw	r2,-52(fp)
    write_addr_arr[5] = write_addr_arr[4] + step;
41104650:	e0fff317 	ldw	r3,-52(fp)
41104654:	e0bfdb17 	ldw	r2,-148(fp)
41104658:	1885883a 	add	r2,r3,r2
4110465c:	e0bff415 	stw	r2,-48(fp)
    write_addr_arr[6] = write_addr_arr[5] + step;
41104660:	e0fff417 	ldw	r3,-48(fp)
41104664:	e0bfdb17 	ldw	r2,-148(fp)
41104668:	1885883a 	add	r2,r3,r2
4110466c:	e0bff515 	stw	r2,-44(fp)
    write_addr_arr[7] = write_addr_arr[6] + step;
41104670:	e0fff517 	ldw	r3,-44(fp)
41104674:	e0bfdb17 	ldw	r2,-148(fp)
41104678:	1885883a 	add	r2,r3,r2
4110467c:	e0bff615 	stw	r2,-40(fp)
    write_addr_arr[8] = write_addr_arr[7] + step;
41104680:	e0fff617 	ldw	r3,-40(fp)
41104684:	e0bfdb17 	ldw	r2,-148(fp)
41104688:	1885883a 	add	r2,r3,r2
4110468c:	e0bff715 	stw	r2,-36(fp)
    write_addr_arr[9] = write_addr_arr[8] + step;
41104690:	e0fff717 	ldw	r3,-36(fp)
41104694:	e0bfdb17 	ldw	r2,-148(fp)
41104698:	1885883a 	add	r2,r3,r2
4110469c:	e0bff815 	stw	r2,-32(fp)
    write_addr_arr[10] = write_addr_arr[9] + step;
411046a0:	e0fff817 	ldw	r3,-32(fp)
411046a4:	e0bfdb17 	ldw	r2,-148(fp)
411046a8:	1885883a 	add	r2,r3,r2
411046ac:	e0bff915 	stw	r2,-28(fp)
    write_addr_arr[11] = write_addr_arr[10] + step;
411046b0:	e0fff917 	ldw	r3,-28(fp)
411046b4:	e0bfdb17 	ldw	r2,-148(fp)
411046b8:	1885883a 	add	r2,r3,r2
411046bc:	e0bffa15 	stw	r2,-24(fp)
    write_addr_arr[12] = write_addr_arr[11] + step;
411046c0:	e0fffa17 	ldw	r3,-24(fp)
411046c4:	e0bfdb17 	ldw	r2,-148(fp)
411046c8:	1885883a 	add	r2,r3,r2
411046cc:	e0bffb15 	stw	r2,-20(fp)
    write_addr_arr[13] = write_addr_arr[12] + step;
411046d0:	e0fffb17 	ldw	r3,-20(fp)
411046d4:	e0bfdb17 	ldw	r2,-148(fp)
411046d8:	1885883a 	add	r2,r3,r2
411046dc:	e0bffc15 	stw	r2,-16(fp)
    write_addr_arr[14] = write_addr_arr[13] + step;
411046e0:	e0fffc17 	ldw	r3,-16(fp)
411046e4:	e0bfdb17 	ldw	r2,-148(fp)
411046e8:	1885883a 	add	r2,r3,r2
411046ec:	e0bffd15 	stw	r2,-12(fp)
    write_addr_arr[15] = write_addr_arr[14] + step;
411046f0:	e0fffd17 	ldw	r3,-12(fp)
411046f4:	e0bfdb17 	ldw	r2,-148(fp)
411046f8:	1885883a 	add	r2,r3,r2
411046fc:	e0bffe15 	stw	r2,-8(fp)

  DDR2_MEMORY_RANDOM_WRITE_TEST(DDR2_M1_ID, DDR2_VERBOSE, DDR2_TIME);
41104700:	01800044 	movi	r6,1
41104704:	01400044 	movi	r5,1
41104708:	01000044 	movi	r4,1
4110470c:	110261c0 	call	4110261c <DDR2_MEMORY_RANDOM_WRITE_TEST>
	
  DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M1_ID, DDR2_VERBOSE, DDR2_TIME);
41104710:	01800044 	movi	r6,1
41104714:	01400044 	movi	r5,1
41104718:	01000044 	movi	r4,1
4110471c:	11028fc0 	call	411028fc <DDR2_MEMORY_RANDOM_READ_TEST>

  int TimeStart, TimeElapsed = 0;
41104720:	e03fdc15 	stw	zero,-144(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
41104724:	d0a02417 	ldw	r2,-32624(gp)

  TimeStart = alt_nticks();
41104728:	e0bfdd15 	stw	r2,-140(fp)
  if (DMA_MULTIPLE_TRANSFER(DMADev, read_addr_arr, write_addr_arr, 16, step, control_bits, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE){
4110472c:	e0ffde17 	ldw	r3,-136(fp)
41104730:	e17fef04 	addi	r5,fp,-68
41104734:	e13fdf04 	addi	r4,fp,-132
41104738:	d8000315 	stw	zero,12(sp)
4110473c:	00800044 	movi	r2,1
41104740:	d8800215 	stw	r2,8(sp)
41104744:	e0bfda17 	ldw	r2,-152(fp)
41104748:	d8800115 	stw	r2,4(sp)
4110474c:	e0bfdb17 	ldw	r2,-148(fp)
41104750:	d8800015 	stw	r2,0(sp)
41104754:	01c00404 	movi	r7,16
41104758:	280d883a 	mov	r6,r5
4110475c:	200b883a 	mov	r5,r4
41104760:	1809883a 	mov	r4,r3
41104764:	11030180 	call	41103018 <DMA_MULTIPLE_TRANSFER>
41104768:	1000051e 	bne	r2,zero,41104780 <TestDMA_M1_M2+0x2e8>
    printf("Error During DMA Transfer");
4110476c:	011044b4 	movhi	r4,16658
41104770:	2122d304 	addi	r4,r4,-29876
41104774:	11063e40 	call	411063e4 <printf>
    return FALSE;
41104778:	0005883a 	mov	r2,zero
4110477c:	00002806 	br	41104820 <TestDMA_M1_M2+0x388>
41104780:	d0e02417 	ldw	r3,-32624(gp)
  }
  TimeElapsed = alt_nticks() - TimeStart;
41104784:	e0bfdd17 	ldw	r2,-140(fp)
41104788:	1885c83a 	sub	r2,r3,r2
4110478c:	e0bfdc15 	stw	r2,-144(fp)
  printf("%.3f sec\n", (float)TimeElapsed/(float)alt_ticks_per_second());
41104790:	e13fdc17 	ldw	r4,-144(fp)
41104794:	11056240 	call	41105624 <__floatsisf>
41104798:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
4110479c:	d0a02317 	ldw	r2,-32628(gp)
411047a0:	1009883a 	mov	r4,r2
411047a4:	11057480 	call	41105748 <__floatunsisf>
411047a8:	1007883a 	mov	r3,r2
411047ac:	180b883a 	mov	r5,r3
411047b0:	8009883a 	mov	r4,r16
411047b4:	1104de80 	call	41104de8 <__divsf3>
411047b8:	1007883a 	mov	r3,r2
411047bc:	1805883a 	mov	r2,r3
411047c0:	1009883a 	mov	r4,r2
411047c4:	1105f500 	call	41105f50 <__extendsfdf2>
411047c8:	100d883a 	mov	r6,r2
411047cc:	180f883a 	mov	r7,r3
411047d0:	300b883a 	mov	r5,r6
411047d4:	380d883a 	mov	r6,r7
411047d8:	011044b4 	movhi	r4,16658
411047dc:	2122da04 	addi	r4,r4,-29848
411047e0:	11063e40 	call	411063e4 <printf>

  if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME) == TRUE){
411047e4:	01800044 	movi	r6,1
411047e8:	01400044 	movi	r5,1
411047ec:	01000084 	movi	r4,2
411047f0:	11028fc0 	call	411028fc <DDR2_MEMORY_RANDOM_READ_TEST>
411047f4:	10800058 	cmpnei	r2,r2,1
411047f8:	1000051e 	bne	r2,zero,41104810 <TestDMA_M1_M2+0x378>
    printf("Transfer executed correctly\n");
411047fc:	011044b4 	movhi	r4,16658
41104800:	2122dd04 	addi	r4,r4,-29836
41104804:	11065000 	call	41106500 <puts>
  } else {
    printf("Transfer failed\n");
    return FALSE;
  }

  return TRUE;
41104808:	00800044 	movi	r2,1
4110480c:	00000406 	br	41104820 <TestDMA_M1_M2+0x388>
  printf("%.3f sec\n", (float)TimeElapsed/(float)alt_ticks_per_second());

  if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME) == TRUE){
    printf("Transfer executed correctly\n");
  } else {
    printf("Transfer failed\n");
41104810:	011044b4 	movhi	r4,16658
41104814:	2122e404 	addi	r4,r4,-29808
41104818:	11065000 	call	41106500 <puts>
    return FALSE;
4110481c:	0005883a 	mov	r2,zero
  }

  return TRUE;
}
41104820:	e6ffff04 	addi	sp,fp,-4
41104824:	dfc00217 	ldw	ra,8(sp)
41104828:	df000117 	ldw	fp,4(sp)
4110482c:	dc000017 	ldw	r16,0(sp)
41104830:	dec00304 	addi	sp,sp,12
41104834:	f800283a 	ret

41104838 <TestDMA_M2_M1>:

bool TestDMA_M2_M1(void){
41104838:	deffd404 	addi	sp,sp,-176
4110483c:	dfc02b15 	stw	ra,172(sp)
41104840:	df002a15 	stw	fp,168(sp)
41104844:	dc002915 	stw	r16,164(sp)
41104848:	df002a04 	addi	fp,sp,168

  alt_msgdma_dev *DMADev = NULL;
4110484c:	e03fde15 	stw	zero,-136(fp)

  if (DMA_OPEN_DEVICE(&DMADev, (char *)DMA_M2_M1_CSR_NAME) == FALSE){
41104850:	e0bfde04 	addi	r2,fp,-136
41104854:	015044b4 	movhi	r5,16658
41104858:	2962e804 	addi	r5,r5,-29792
4110485c:	1009883a 	mov	r4,r2
41104860:	1102c600 	call	41102c60 <DMA_OPEN_DEVICE>
41104864:	1000051e 	bne	r2,zero,4110487c <TestDMA_M2_M1+0x44>
    printf("Error Opening DMA Device");
41104868:	011044b4 	movhi	r4,16658
4110486c:	2122c504 	addi	r4,r4,-29932
41104870:	11063e40 	call	411063e4 <printf>
    return FALSE;
41104874:	0005883a 	mov	r2,zero
41104878:	0000d106 	br	41104bc0 <TestDMA_M2_M1+0x388>
  }

  if (DMA_DISPATCHER_RESET(DMADev, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE){
4110487c:	e0bfde17 	ldw	r2,-136(fp)
41104880:	000d883a 	mov	r6,zero
41104884:	01400044 	movi	r5,1
41104888:	1009883a 	mov	r4,r2
4110488c:	1102e6c0 	call	41102e6c <DMA_DISPATCHER_RESET>
41104890:	1000051e 	bne	r2,zero,411048a8 <TestDMA_M2_M1+0x70>
    printf("Error Reseting Dispatcher");
41104894:	011044b4 	movhi	r4,16658
41104898:	2122cc04 	addi	r4,r4,-29904
4110489c:	11063e40 	call	411063e4 <printf>
    return FALSE;
411048a0:	0005883a 	mov	r2,zero
411048a4:	0000c606 	br	41104bc0 <TestDMA_M2_M1+0x388>
  }

  alt_u32 control_bits = 0x00000000;
411048a8:	e03fda15 	stw	zero,-152(fp)
  
  const alt_u32 step = DDR2_M2_MEMORY_SIZE/16;
411048ac:	00810034 	movhi	r2,1024
411048b0:	e0bfdb15 	stw	r2,-148(fp)
  alt_u32 read_addr_arr[16];
    read_addr_arr[0] = DDR2_M2_MEMORY_BASE;
411048b4:	00900034 	movhi	r2,16384
411048b8:	e0bfdf15 	stw	r2,-132(fp)
    read_addr_arr[1] = read_addr_arr[0] + step;
411048bc:	e0ffdf17 	ldw	r3,-132(fp)
411048c0:	e0bfdb17 	ldw	r2,-148(fp)
411048c4:	1885883a 	add	r2,r3,r2
411048c8:	e0bfe015 	stw	r2,-128(fp)
    read_addr_arr[2] = read_addr_arr[1] + step;
411048cc:	e0ffe017 	ldw	r3,-128(fp)
411048d0:	e0bfdb17 	ldw	r2,-148(fp)
411048d4:	1885883a 	add	r2,r3,r2
411048d8:	e0bfe115 	stw	r2,-124(fp)
    read_addr_arr[3] = read_addr_arr[2] + step;
411048dc:	e0ffe117 	ldw	r3,-124(fp)
411048e0:	e0bfdb17 	ldw	r2,-148(fp)
411048e4:	1885883a 	add	r2,r3,r2
411048e8:	e0bfe215 	stw	r2,-120(fp)
    read_addr_arr[4] = read_addr_arr[3] + step;
411048ec:	e0ffe217 	ldw	r3,-120(fp)
411048f0:	e0bfdb17 	ldw	r2,-148(fp)
411048f4:	1885883a 	add	r2,r3,r2
411048f8:	e0bfe315 	stw	r2,-116(fp)
    read_addr_arr[5] = read_addr_arr[4] + step;
411048fc:	e0ffe317 	ldw	r3,-116(fp)
41104900:	e0bfdb17 	ldw	r2,-148(fp)
41104904:	1885883a 	add	r2,r3,r2
41104908:	e0bfe415 	stw	r2,-112(fp)
    read_addr_arr[6] = read_addr_arr[5] + step;
4110490c:	e0ffe417 	ldw	r3,-112(fp)
41104910:	e0bfdb17 	ldw	r2,-148(fp)
41104914:	1885883a 	add	r2,r3,r2
41104918:	e0bfe515 	stw	r2,-108(fp)
    read_addr_arr[7] = read_addr_arr[6] + step;
4110491c:	e0ffe517 	ldw	r3,-108(fp)
41104920:	e0bfdb17 	ldw	r2,-148(fp)
41104924:	1885883a 	add	r2,r3,r2
41104928:	e0bfe615 	stw	r2,-104(fp)
    read_addr_arr[8] = read_addr_arr[7] + step;
4110492c:	e0ffe617 	ldw	r3,-104(fp)
41104930:	e0bfdb17 	ldw	r2,-148(fp)
41104934:	1885883a 	add	r2,r3,r2
41104938:	e0bfe715 	stw	r2,-100(fp)
    read_addr_arr[9] = read_addr_arr[8] + step;
4110493c:	e0ffe717 	ldw	r3,-100(fp)
41104940:	e0bfdb17 	ldw	r2,-148(fp)
41104944:	1885883a 	add	r2,r3,r2
41104948:	e0bfe815 	stw	r2,-96(fp)
    read_addr_arr[10] = read_addr_arr[9] + step;
4110494c:	e0ffe817 	ldw	r3,-96(fp)
41104950:	e0bfdb17 	ldw	r2,-148(fp)
41104954:	1885883a 	add	r2,r3,r2
41104958:	e0bfe915 	stw	r2,-92(fp)
    read_addr_arr[11] = read_addr_arr[10] + step;
4110495c:	e0ffe917 	ldw	r3,-92(fp)
41104960:	e0bfdb17 	ldw	r2,-148(fp)
41104964:	1885883a 	add	r2,r3,r2
41104968:	e0bfea15 	stw	r2,-88(fp)
    read_addr_arr[12] = read_addr_arr[11] + step;
4110496c:	e0ffea17 	ldw	r3,-88(fp)
41104970:	e0bfdb17 	ldw	r2,-148(fp)
41104974:	1885883a 	add	r2,r3,r2
41104978:	e0bfeb15 	stw	r2,-84(fp)
    read_addr_arr[13] = read_addr_arr[12] + step;
4110497c:	e0ffeb17 	ldw	r3,-84(fp)
41104980:	e0bfdb17 	ldw	r2,-148(fp)
41104984:	1885883a 	add	r2,r3,r2
41104988:	e0bfec15 	stw	r2,-80(fp)
    read_addr_arr[14] = read_addr_arr[13] + step;
4110498c:	e0ffec17 	ldw	r3,-80(fp)
41104990:	e0bfdb17 	ldw	r2,-148(fp)
41104994:	1885883a 	add	r2,r3,r2
41104998:	e0bfed15 	stw	r2,-76(fp)
    read_addr_arr[15] = read_addr_arr[14] + step;
4110499c:	e0ffed17 	ldw	r3,-76(fp)
411049a0:	e0bfdb17 	ldw	r2,-148(fp)
411049a4:	1885883a 	add	r2,r3,r2
411049a8:	e0bfee15 	stw	r2,-72(fp)

  alt_u32 write_addr_arr[16];
    write_addr_arr[0] = DDR2_M1_MEMORY_BASE;
411049ac:	e03fef15 	stw	zero,-68(fp)
    write_addr_arr[1] = write_addr_arr[0] + step;
411049b0:	e0ffef17 	ldw	r3,-68(fp)
411049b4:	e0bfdb17 	ldw	r2,-148(fp)
411049b8:	1885883a 	add	r2,r3,r2
411049bc:	e0bff015 	stw	r2,-64(fp)
    write_addr_arr[2] = write_addr_arr[1] + step;
411049c0:	e0fff017 	ldw	r3,-64(fp)
411049c4:	e0bfdb17 	ldw	r2,-148(fp)
411049c8:	1885883a 	add	r2,r3,r2
411049cc:	e0bff115 	stw	r2,-60(fp)
    write_addr_arr[3] = write_addr_arr[2] + step;
411049d0:	e0fff117 	ldw	r3,-60(fp)
411049d4:	e0bfdb17 	ldw	r2,-148(fp)
411049d8:	1885883a 	add	r2,r3,r2
411049dc:	e0bff215 	stw	r2,-56(fp)
    write_addr_arr[4] = write_addr_arr[3] + step;
411049e0:	e0fff217 	ldw	r3,-56(fp)
411049e4:	e0bfdb17 	ldw	r2,-148(fp)
411049e8:	1885883a 	add	r2,r3,r2
411049ec:	e0bff315 	stw	r2,-52(fp)
    write_addr_arr[5] = write_addr_arr[4] + step;
411049f0:	e0fff317 	ldw	r3,-52(fp)
411049f4:	e0bfdb17 	ldw	r2,-148(fp)
411049f8:	1885883a 	add	r2,r3,r2
411049fc:	e0bff415 	stw	r2,-48(fp)
    write_addr_arr[6] = write_addr_arr[5] + step;
41104a00:	e0fff417 	ldw	r3,-48(fp)
41104a04:	e0bfdb17 	ldw	r2,-148(fp)
41104a08:	1885883a 	add	r2,r3,r2
41104a0c:	e0bff515 	stw	r2,-44(fp)
    write_addr_arr[7] = write_addr_arr[6] + step;
41104a10:	e0fff517 	ldw	r3,-44(fp)
41104a14:	e0bfdb17 	ldw	r2,-148(fp)
41104a18:	1885883a 	add	r2,r3,r2
41104a1c:	e0bff615 	stw	r2,-40(fp)
    write_addr_arr[8] = write_addr_arr[7] + step;
41104a20:	e0fff617 	ldw	r3,-40(fp)
41104a24:	e0bfdb17 	ldw	r2,-148(fp)
41104a28:	1885883a 	add	r2,r3,r2
41104a2c:	e0bff715 	stw	r2,-36(fp)
    write_addr_arr[9] = write_addr_arr[8] + step;
41104a30:	e0fff717 	ldw	r3,-36(fp)
41104a34:	e0bfdb17 	ldw	r2,-148(fp)
41104a38:	1885883a 	add	r2,r3,r2
41104a3c:	e0bff815 	stw	r2,-32(fp)
    write_addr_arr[10] = write_addr_arr[9] + step;
41104a40:	e0fff817 	ldw	r3,-32(fp)
41104a44:	e0bfdb17 	ldw	r2,-148(fp)
41104a48:	1885883a 	add	r2,r3,r2
41104a4c:	e0bff915 	stw	r2,-28(fp)
    write_addr_arr[11] = write_addr_arr[10] + step;
41104a50:	e0fff917 	ldw	r3,-28(fp)
41104a54:	e0bfdb17 	ldw	r2,-148(fp)
41104a58:	1885883a 	add	r2,r3,r2
41104a5c:	e0bffa15 	stw	r2,-24(fp)
    write_addr_arr[12] = write_addr_arr[11] + step;
41104a60:	e0fffa17 	ldw	r3,-24(fp)
41104a64:	e0bfdb17 	ldw	r2,-148(fp)
41104a68:	1885883a 	add	r2,r3,r2
41104a6c:	e0bffb15 	stw	r2,-20(fp)
    write_addr_arr[13] = write_addr_arr[12] + step;
41104a70:	e0fffb17 	ldw	r3,-20(fp)
41104a74:	e0bfdb17 	ldw	r2,-148(fp)
41104a78:	1885883a 	add	r2,r3,r2
41104a7c:	e0bffc15 	stw	r2,-16(fp)
    write_addr_arr[14] = write_addr_arr[13] + step;
41104a80:	e0fffc17 	ldw	r3,-16(fp)
41104a84:	e0bfdb17 	ldw	r2,-148(fp)
41104a88:	1885883a 	add	r2,r3,r2
41104a8c:	e0bffd15 	stw	r2,-12(fp)
    write_addr_arr[15] = write_addr_arr[14] + step;
41104a90:	e0fffd17 	ldw	r3,-12(fp)
41104a94:	e0bfdb17 	ldw	r2,-148(fp)
41104a98:	1885883a 	add	r2,r3,r2
41104a9c:	e0bffe15 	stw	r2,-8(fp)

  DDR2_MEMORY_RANDOM_WRITE_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME);
41104aa0:	01800044 	movi	r6,1
41104aa4:	01400044 	movi	r5,1
41104aa8:	01000084 	movi	r4,2
41104aac:	110261c0 	call	4110261c <DDR2_MEMORY_RANDOM_WRITE_TEST>

  DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M2_ID, DDR2_VERBOSE, DDR2_TIME);
41104ab0:	01800044 	movi	r6,1
41104ab4:	01400044 	movi	r5,1
41104ab8:	01000084 	movi	r4,2
41104abc:	11028fc0 	call	411028fc <DDR2_MEMORY_RANDOM_READ_TEST>
	
  int TimeStart, TimeElapsed = 0;
41104ac0:	e03fdc15 	stw	zero,-144(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
41104ac4:	d0a02417 	ldw	r2,-32624(gp)

  TimeStart = alt_nticks();
41104ac8:	e0bfdd15 	stw	r2,-140(fp)
  if (DMA_MULTIPLE_TRANSFER(DMADev, read_addr_arr, write_addr_arr, 16, step, control_bits, DMA_WAIT, DMA_DEFAULT_WAIT_PERIOD) == FALSE){
41104acc:	e0ffde17 	ldw	r3,-136(fp)
41104ad0:	e17fef04 	addi	r5,fp,-68
41104ad4:	e13fdf04 	addi	r4,fp,-132
41104ad8:	d8000315 	stw	zero,12(sp)
41104adc:	00800044 	movi	r2,1
41104ae0:	d8800215 	stw	r2,8(sp)
41104ae4:	e0bfda17 	ldw	r2,-152(fp)
41104ae8:	d8800115 	stw	r2,4(sp)
41104aec:	e0bfdb17 	ldw	r2,-148(fp)
41104af0:	d8800015 	stw	r2,0(sp)
41104af4:	01c00404 	movi	r7,16
41104af8:	280d883a 	mov	r6,r5
41104afc:	200b883a 	mov	r5,r4
41104b00:	1809883a 	mov	r4,r3
41104b04:	11030180 	call	41103018 <DMA_MULTIPLE_TRANSFER>
41104b08:	1000051e 	bne	r2,zero,41104b20 <TestDMA_M2_M1+0x2e8>
    printf("Error During DMA Transfer");
41104b0c:	011044b4 	movhi	r4,16658
41104b10:	2122d304 	addi	r4,r4,-29876
41104b14:	11063e40 	call	411063e4 <printf>
    return FALSE;
41104b18:	0005883a 	mov	r2,zero
41104b1c:	00002806 	br	41104bc0 <TestDMA_M2_M1+0x388>
41104b20:	d0e02417 	ldw	r3,-32624(gp)
  }
  TimeElapsed = alt_nticks() - TimeStart;
41104b24:	e0bfdd17 	ldw	r2,-140(fp)
41104b28:	1885c83a 	sub	r2,r3,r2
41104b2c:	e0bfdc15 	stw	r2,-144(fp)
  printf("%.3f sec\n", (float)TimeElapsed/(float)alt_ticks_per_second());
41104b30:	e13fdc17 	ldw	r4,-144(fp)
41104b34:	11056240 	call	41105624 <__floatsisf>
41104b38:	1021883a 	mov	r16,r2
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
41104b3c:	d0a02317 	ldw	r2,-32628(gp)
41104b40:	1009883a 	mov	r4,r2
41104b44:	11057480 	call	41105748 <__floatunsisf>
41104b48:	1007883a 	mov	r3,r2
41104b4c:	180b883a 	mov	r5,r3
41104b50:	8009883a 	mov	r4,r16
41104b54:	1104de80 	call	41104de8 <__divsf3>
41104b58:	1007883a 	mov	r3,r2
41104b5c:	1805883a 	mov	r2,r3
41104b60:	1009883a 	mov	r4,r2
41104b64:	1105f500 	call	41105f50 <__extendsfdf2>
41104b68:	100d883a 	mov	r6,r2
41104b6c:	180f883a 	mov	r7,r3
41104b70:	300b883a 	mov	r5,r6
41104b74:	380d883a 	mov	r6,r7
41104b78:	011044b4 	movhi	r4,16658
41104b7c:	2122da04 	addi	r4,r4,-29848
41104b80:	11063e40 	call	411063e4 <printf>

  if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M1_ID, DDR2_VERBOSE, DDR2_TIME) == TRUE){
41104b84:	01800044 	movi	r6,1
41104b88:	01400044 	movi	r5,1
41104b8c:	01000044 	movi	r4,1
41104b90:	11028fc0 	call	411028fc <DDR2_MEMORY_RANDOM_READ_TEST>
41104b94:	10800058 	cmpnei	r2,r2,1
41104b98:	1000051e 	bne	r2,zero,41104bb0 <TestDMA_M2_M1+0x378>
    printf("Transfer executed correctly\n");
41104b9c:	011044b4 	movhi	r4,16658
41104ba0:	2122dd04 	addi	r4,r4,-29836
41104ba4:	11065000 	call	41106500 <puts>
  } else {
    printf("Transfer failed\n");
    return FALSE;
  }

  return TRUE;
41104ba8:	00800044 	movi	r2,1
41104bac:	00000406 	br	41104bc0 <TestDMA_M2_M1+0x388>
  printf("%.3f sec\n", (float)TimeElapsed/(float)alt_ticks_per_second());

  if (DDR2_MEMORY_RANDOM_READ_TEST(DDR2_M1_ID, DDR2_VERBOSE, DDR2_TIME) == TRUE){
    printf("Transfer executed correctly\n");
  } else {
    printf("Transfer failed\n");
41104bb0:	011044b4 	movhi	r4,16658
41104bb4:	2122e404 	addi	r4,r4,-29808
41104bb8:	11065000 	call	41106500 <puts>
    return FALSE;
41104bbc:	0005883a 	mov	r2,zero
  }

  return TRUE;
}
41104bc0:	e6ffff04 	addi	sp,fp,-4
41104bc4:	dfc00217 	ldw	ra,8(sp)
41104bc8:	df000117 	ldw	fp,4(sp)
41104bcc:	dc000017 	ldw	r16,0(sp)
41104bd0:	dec00304 	addi	sp,sp,12
41104bd4:	f800283a 	ret

41104bd8 <_reg_write>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_write(int BASE_ADD, alt_32 REG_ADD, alt_32 REG_Dado ){
41104bd8:	defffc04 	addi	sp,sp,-16
41104bdc:	df000315 	stw	fp,12(sp)
41104be0:	df000304 	addi	fp,sp,12
41104be4:	e13ffd15 	stw	r4,-12(fp)
41104be8:	e17ffe15 	stw	r5,-8(fp)
41104bec:	e1bfff15 	stw	r6,-4(fp)

	IOWR_32DIRECT(BASE_ADD, REG_ADD << 2, REG_Dado);
41104bf0:	e0bffe17 	ldw	r2,-8(fp)
41104bf4:	1085883a 	add	r2,r2,r2
41104bf8:	1085883a 	add	r2,r2,r2
41104bfc:	1007883a 	mov	r3,r2
41104c00:	e0bffd17 	ldw	r2,-12(fp)
41104c04:	1885883a 	add	r2,r3,r2
41104c08:	1007883a 	mov	r3,r2
41104c0c:	e0bfff17 	ldw	r2,-4(fp)
41104c10:	18800035 	stwio	r2,0(r3)
	return 1;
41104c14:	00800044 	movi	r2,1

}
41104c18:	e037883a 	mov	sp,fp
41104c1c:	df000017 	ldw	fp,0(sp)
41104c20:	dec00104 	addi	sp,sp,4
41104c24:	f800283a 	ret

41104c28 <_reg_read>:
 *
 * @retval 1 : Sucesso 
 *
 */

alt_32 _reg_read(int BASE_ADD, alt_32 REG_ADD, alt_32 *REG_Dado ){
41104c28:	defffc04 	addi	sp,sp,-16
41104c2c:	df000315 	stw	fp,12(sp)
41104c30:	df000304 	addi	fp,sp,12
41104c34:	e13ffd15 	stw	r4,-12(fp)
41104c38:	e17ffe15 	stw	r5,-8(fp)
41104c3c:	e1bfff15 	stw	r6,-4(fp)

   *REG_Dado = IORD_32DIRECT(BASE_ADD, REG_ADD << 2);
41104c40:	e0bffe17 	ldw	r2,-8(fp)
41104c44:	1085883a 	add	r2,r2,r2
41104c48:	1085883a 	add	r2,r2,r2
41104c4c:	1007883a 	mov	r3,r2
41104c50:	e0bffd17 	ldw	r2,-12(fp)
41104c54:	1885883a 	add	r2,r3,r2
41104c58:	10c00037 	ldwio	r3,0(r2)
41104c5c:	e0bfff17 	ldw	r2,-4(fp)
41104c60:	10c00015 	stw	r3,0(r2)
   return 1;
41104c64:	00800044 	movi	r2,1

}
41104c68:	e037883a 	mov	sp,fp
41104c6c:	df000017 	ldw	fp,0(sp)
41104c70:	dec00104 	addi	sp,sp,4
41104c74:	f800283a 	ret

41104c78 <_print_codec_status>:
 * @param [in] codec_status
 * *
 * @retval 1 : Sucesso
 *
 */
void _print_codec_status(int codec_status){
41104c78:	defffa04 	addi	sp,sp,-24
41104c7c:	dfc00515 	stw	ra,20(sp)
41104c80:	df000415 	stw	fp,16(sp)
41104c84:	df000404 	addi	fp,sp,16
41104c88:	e13fff15 	stw	r4,-4(fp)
	int started    = (int)((codec_status >> 6) & 1);
41104c8c:	e0bfff17 	ldw	r2,-4(fp)
41104c90:	1005d1ba 	srai	r2,r2,6
41104c94:	1080004c 	andi	r2,r2,1
41104c98:	e0bffc15 	stw	r2,-16(fp)
	int connecting = (int)((codec_status >> 5) & 1);
41104c9c:	e0bfff17 	ldw	r2,-4(fp)
41104ca0:	1005d17a 	srai	r2,r2,5
41104ca4:	1080004c 	andi	r2,r2,1
41104ca8:	e0bffd15 	stw	r2,-12(fp)
	int running    = (int)((codec_status >> 4) & 1);
41104cac:	e0bfff17 	ldw	r2,-4(fp)
41104cb0:	1005d13a 	srai	r2,r2,4
41104cb4:	1080004c 	andi	r2,r2,1
41104cb8:	e0bffe15 	stw	r2,-8(fp)

	printf("-------- link status \n");
41104cbc:	011044b4 	movhi	r4,16658
41104cc0:	2122ed04 	addi	r4,r4,-29772
41104cc4:	11065000 	call	41106500 <puts>
	printf("Link started    : %s \n" , (started    == 1) ? "S":"N" );
41104cc8:	e0bffc17 	ldw	r2,-16(fp)
41104ccc:	10800058 	cmpnei	r2,r2,1
41104cd0:	1000031e 	bne	r2,zero,41104ce0 <_print_codec_status+0x68>
41104cd4:	009044b4 	movhi	r2,16658
41104cd8:	10a2f304 	addi	r2,r2,-29748
41104cdc:	00000206 	br	41104ce8 <_print_codec_status+0x70>
41104ce0:	009044b4 	movhi	r2,16658
41104ce4:	10a2f404 	addi	r2,r2,-29744
41104ce8:	100b883a 	mov	r5,r2
41104cec:	011044b4 	movhi	r4,16658
41104cf0:	2122f504 	addi	r4,r4,-29740
41104cf4:	11063e40 	call	411063e4 <printf>
	printf("Link connecting : %s \n" , (connecting == 1) ? "S":"N" );
41104cf8:	e0bffd17 	ldw	r2,-12(fp)
41104cfc:	10800058 	cmpnei	r2,r2,1
41104d00:	1000031e 	bne	r2,zero,41104d10 <_print_codec_status+0x98>
41104d04:	009044b4 	movhi	r2,16658
41104d08:	10a2f304 	addi	r2,r2,-29748
41104d0c:	00000206 	br	41104d18 <_print_codec_status+0xa0>
41104d10:	009044b4 	movhi	r2,16658
41104d14:	10a2f404 	addi	r2,r2,-29744
41104d18:	100b883a 	mov	r5,r2
41104d1c:	011044b4 	movhi	r4,16658
41104d20:	2122fb04 	addi	r4,r4,-29716
41104d24:	11063e40 	call	411063e4 <printf>
	printf("Link running    : %s \n" , (running    == 1) ? "S":"N" );
41104d28:	e0bffe17 	ldw	r2,-8(fp)
41104d2c:	10800058 	cmpnei	r2,r2,1
41104d30:	1000031e 	bne	r2,zero,41104d40 <_print_codec_status+0xc8>
41104d34:	009044b4 	movhi	r2,16658
41104d38:	10a2f304 	addi	r2,r2,-29748
41104d3c:	00000206 	br	41104d48 <_print_codec_status+0xd0>
41104d40:	009044b4 	movhi	r2,16658
41104d44:	10a2f404 	addi	r2,r2,-29744
41104d48:	100b883a 	mov	r5,r2
41104d4c:	011044b4 	movhi	r4,16658
41104d50:	21230104 	addi	r4,r4,-29692
41104d54:	11063e40 	call	411063e4 <printf>
	printf("--------  \n");
41104d58:	011044b4 	movhi	r4,16658
41104d5c:	21230704 	addi	r4,r4,-29668
41104d60:	11065000 	call	41106500 <puts>
}
41104d64:	0001883a 	nop
41104d68:	e037883a 	mov	sp,fp
41104d6c:	dfc00117 	ldw	ra,4(sp)
41104d70:	df000017 	ldw	fp,0(sp)
41104d74:	dec00204 	addi	sp,sp,8
41104d78:	f800283a 	ret

41104d7c <_split_codec_status>:
 * @param [in] codec_status
 * *
 * @retval 1 : Sucesso
 *
 */
void _split_codec_status(int codec_status, int *started, int *connecting, int *running){
41104d7c:	defffb04 	addi	sp,sp,-20
41104d80:	df000415 	stw	fp,16(sp)
41104d84:	df000404 	addi	fp,sp,16
41104d88:	e13ffc15 	stw	r4,-16(fp)
41104d8c:	e17ffd15 	stw	r5,-12(fp)
41104d90:	e1bffe15 	stw	r6,-8(fp)
41104d94:	e1ffff15 	stw	r7,-4(fp)
	*started    = (int)((codec_status >> 6) & 1);
41104d98:	e0bffc17 	ldw	r2,-16(fp)
41104d9c:	1005d1ba 	srai	r2,r2,6
41104da0:	10c0004c 	andi	r3,r2,1
41104da4:	e0bffd17 	ldw	r2,-12(fp)
41104da8:	10c00015 	stw	r3,0(r2)
	*connecting = (int)((codec_status >> 5) & 1);
41104dac:	e0bffc17 	ldw	r2,-16(fp)
41104db0:	1005d17a 	srai	r2,r2,5
41104db4:	10c0004c 	andi	r3,r2,1
41104db8:	e0bffe17 	ldw	r2,-8(fp)
41104dbc:	10c00015 	stw	r3,0(r2)
	*running    = (int)((codec_status >> 4) & 1);
41104dc0:	e0bffc17 	ldw	r2,-16(fp)
41104dc4:	1005d13a 	srai	r2,r2,4
41104dc8:	10c0004c 	andi	r3,r2,1
41104dcc:	e0bfff17 	ldw	r2,-4(fp)
41104dd0:	10c00015 	stw	r3,0(r2)
}
41104dd4:	0001883a 	nop
41104dd8:	e037883a 	mov	sp,fp
41104ddc:	df000017 	ldw	fp,0(sp)
41104de0:	dec00104 	addi	sp,sp,4
41104de4:	f800283a 	ret

41104de8 <__divsf3>:
41104de8:	defff504 	addi	sp,sp,-44
41104dec:	200cd5fa 	srli	r6,r4,23
41104df0:	dcc00415 	stw	r19,16(sp)
41104df4:	2026d7fa 	srli	r19,r4,31
41104df8:	00c02034 	movhi	r3,128
41104dfc:	dd800715 	stw	r22,28(sp)
41104e00:	dd000515 	stw	r20,20(sp)
41104e04:	dc800315 	stw	r18,12(sp)
41104e08:	18ffffc4 	addi	r3,r3,-1
41104e0c:	dfc00a15 	stw	ra,40(sp)
41104e10:	df000915 	stw	fp,36(sp)
41104e14:	ddc00815 	stw	r23,32(sp)
41104e18:	dd400615 	stw	r21,24(sp)
41104e1c:	dc400215 	stw	r17,8(sp)
41104e20:	dc000115 	stw	r16,4(sp)
41104e24:	35003fcc 	andi	r20,r6,255
41104e28:	1924703a 	and	r18,r3,r4
41104e2c:	9d803fcc 	andi	r22,r19,255
41104e30:	a0005226 	beq	r20,zero,41104f7c <__divsf3+0x194>
41104e34:	00803fc4 	movi	r2,255
41104e38:	a0802e26 	beq	r20,r2,41104ef4 <__divsf3+0x10c>
41104e3c:	91002034 	orhi	r4,r18,128
41104e40:	202490fa 	slli	r18,r4,3
41104e44:	a53fe044 	addi	r20,r20,-127
41104e48:	0021883a 	mov	r16,zero
41104e4c:	002f883a 	mov	r23,zero
41104e50:	280cd5fa 	srli	r6,r5,23
41104e54:	282ad7fa 	srli	r21,r5,31
41104e58:	00c02034 	movhi	r3,128
41104e5c:	18ffffc4 	addi	r3,r3,-1
41104e60:	31803fcc 	andi	r6,r6,255
41104e64:	1962703a 	and	r17,r3,r5
41104e68:	af003fcc 	andi	fp,r21,255
41104e6c:	30004a26 	beq	r6,zero,41104f98 <__divsf3+0x1b0>
41104e70:	00803fc4 	movi	r2,255
41104e74:	30804526 	beq	r6,r2,41104f8c <__divsf3+0x1a4>
41104e78:	89402034 	orhi	r5,r17,128
41104e7c:	282290fa 	slli	r17,r5,3
41104e80:	31bfe044 	addi	r6,r6,-127
41104e84:	000b883a 	mov	r5,zero
41104e88:	2c20b03a 	or	r16,r5,r16
41104e8c:	802090ba 	slli	r16,r16,2
41104e90:	00904434 	movhi	r2,16656
41104e94:	1093ad04 	addi	r2,r2,20148
41104e98:	80a1883a 	add	r16,r16,r2
41104e9c:	81000017 	ldw	r4,0(r16)
41104ea0:	9d46f03a 	xor	r3,r19,r21
41104ea4:	180f883a 	mov	r7,r3
41104ea8:	18803fcc 	andi	r2,r3,255
41104eac:	a18dc83a 	sub	r6,r20,r6
41104eb0:	2000683a 	jmp	r4
41104eb4:	41105098 	cmpnei	r4,r8,16706
41104eb8:	41104f1c 	xori	r4,r8,16700
41104ebc:	4110508c 	andi	r4,r8,16706
41104ec0:	41104f08 	cmpgei	r4,r8,16700
41104ec4:	4110508c 	andi	r4,r8,16706
41104ec8:	41105064 	muli	r4,r8,16705
41104ecc:	4110508c 	andi	r4,r8,16706
41104ed0:	41104f08 	cmpgei	r4,r8,16700
41104ed4:	41104f1c 	xori	r4,r8,16700
41104ed8:	41104f1c 	xori	r4,r8,16700
41104edc:	41105064 	muli	r4,r8,16705
41104ee0:	41104f08 	cmpgei	r4,r8,16700
41104ee4:	41105178 	rdprs	r4,r8,16709
41104ee8:	41105178 	rdprs	r4,r8,16709
41104eec:	41105178 	rdprs	r4,r8,16709
41104ef0:	4110512c 	andhi	r4,r8,16708
41104ef4:	9000581e 	bne	r18,zero,41105058 <__divsf3+0x270>
41104ef8:	04000204 	movi	r16,8
41104efc:	05c00084 	movi	r23,2
41104f00:	003fd306 	br	41104e50 <__reset+0xbb0e4e50>
41104f04:	0023883a 	mov	r17,zero
41104f08:	e02d883a 	mov	r22,fp
41104f0c:	282f883a 	mov	r23,r5
41104f10:	00800084 	movi	r2,2
41104f14:	b8808f1e 	bne	r23,r2,41105154 <__divsf3+0x36c>
41104f18:	b005883a 	mov	r2,r22
41104f1c:	11c0004c 	andi	r7,r2,1
41104f20:	013fffc4 	movi	r4,-1
41104f24:	000d883a 	mov	r6,zero
41104f28:	21003fcc 	andi	r4,r4,255
41104f2c:	200895fa 	slli	r4,r4,23
41104f30:	38803fcc 	andi	r2,r7,255
41104f34:	00c02034 	movhi	r3,128
41104f38:	100497fa 	slli	r2,r2,31
41104f3c:	18ffffc4 	addi	r3,r3,-1
41104f40:	30c6703a 	and	r3,r6,r3
41104f44:	1906b03a 	or	r3,r3,r4
41104f48:	1884b03a 	or	r2,r3,r2
41104f4c:	dfc00a17 	ldw	ra,40(sp)
41104f50:	df000917 	ldw	fp,36(sp)
41104f54:	ddc00817 	ldw	r23,32(sp)
41104f58:	dd800717 	ldw	r22,28(sp)
41104f5c:	dd400617 	ldw	r21,24(sp)
41104f60:	dd000517 	ldw	r20,20(sp)
41104f64:	dcc00417 	ldw	r19,16(sp)
41104f68:	dc800317 	ldw	r18,12(sp)
41104f6c:	dc400217 	ldw	r17,8(sp)
41104f70:	dc000117 	ldw	r16,4(sp)
41104f74:	dec00b04 	addi	sp,sp,44
41104f78:	f800283a 	ret
41104f7c:	90002b1e 	bne	r18,zero,4110502c <__divsf3+0x244>
41104f80:	04000104 	movi	r16,4
41104f84:	05c00044 	movi	r23,1
41104f88:	003fb106 	br	41104e50 <__reset+0xbb0e4e50>
41104f8c:	8800251e 	bne	r17,zero,41105024 <__divsf3+0x23c>
41104f90:	01400084 	movi	r5,2
41104f94:	00000206 	br	41104fa0 <__divsf3+0x1b8>
41104f98:	88001a1e 	bne	r17,zero,41105004 <__divsf3+0x21c>
41104f9c:	01400044 	movi	r5,1
41104fa0:	8160b03a 	or	r16,r16,r5
41104fa4:	802090ba 	slli	r16,r16,2
41104fa8:	00d04434 	movhi	r3,16656
41104fac:	18d3f104 	addi	r3,r3,20420
41104fb0:	80e1883a 	add	r16,r16,r3
41104fb4:	80c00017 	ldw	r3,0(r16)
41104fb8:	9d44f03a 	xor	r2,r19,r21
41104fbc:	a18dc83a 	sub	r6,r20,r6
41104fc0:	1800683a 	jmp	r3
41104fc4:	41104f1c 	xori	r4,r8,16700
41104fc8:	41104f1c 	xori	r4,r8,16700
41104fcc:	41105168 	cmpgeui	r4,r8,16709
41104fd0:	41104f04 	addi	r4,r8,16700
41104fd4:	41105168 	cmpgeui	r4,r8,16709
41104fd8:	41105064 	muli	r4,r8,16705
41104fdc:	41105168 	cmpgeui	r4,r8,16709
41104fe0:	41104f04 	addi	r4,r8,16700
41104fe4:	41104f1c 	xori	r4,r8,16700
41104fe8:	41104f1c 	xori	r4,r8,16700
41104fec:	41105064 	muli	r4,r8,16705
41104ff0:	41104f04 	addi	r4,r8,16700
41104ff4:	41105178 	rdprs	r4,r8,16709
41104ff8:	41105178 	rdprs	r4,r8,16709
41104ffc:	41105178 	rdprs	r4,r8,16709
41105000:	41105190 	cmplti	r4,r8,16710
41105004:	8809883a 	mov	r4,r17
41105008:	11062080 	call	41106208 <__clzsi2>
4110500c:	10fffec4 	addi	r3,r2,-5
41105010:	10801d84 	addi	r2,r2,118
41105014:	88e2983a 	sll	r17,r17,r3
41105018:	008dc83a 	sub	r6,zero,r2
4110501c:	000b883a 	mov	r5,zero
41105020:	003f9906 	br	41104e88 <__reset+0xbb0e4e88>
41105024:	014000c4 	movi	r5,3
41105028:	003f9706 	br	41104e88 <__reset+0xbb0e4e88>
4110502c:	9009883a 	mov	r4,r18
41105030:	d9400015 	stw	r5,0(sp)
41105034:	11062080 	call	41106208 <__clzsi2>
41105038:	10fffec4 	addi	r3,r2,-5
4110503c:	11801d84 	addi	r6,r2,118
41105040:	90e4983a 	sll	r18,r18,r3
41105044:	01a9c83a 	sub	r20,zero,r6
41105048:	0021883a 	mov	r16,zero
4110504c:	002f883a 	mov	r23,zero
41105050:	d9400017 	ldw	r5,0(sp)
41105054:	003f7e06 	br	41104e50 <__reset+0xbb0e4e50>
41105058:	04000304 	movi	r16,12
4110505c:	05c000c4 	movi	r23,3
41105060:	003f7b06 	br	41104e50 <__reset+0xbb0e4e50>
41105064:	01802034 	movhi	r6,128
41105068:	000f883a 	mov	r7,zero
4110506c:	31bfffc4 	addi	r6,r6,-1
41105070:	013fffc4 	movi	r4,-1
41105074:	003fac06 	br	41104f28 <__reset+0xbb0e4f28>
41105078:	01400044 	movi	r5,1
4110507c:	2909c83a 	sub	r4,r5,r4
41105080:	00c006c4 	movi	r3,27
41105084:	19004b0e 	bge	r3,r4,411051b4 <__divsf3+0x3cc>
41105088:	114e703a 	and	r7,r2,r5
4110508c:	0009883a 	mov	r4,zero
41105090:	000d883a 	mov	r6,zero
41105094:	003fa406 	br	41104f28 <__reset+0xbb0e4f28>
41105098:	9006917a 	slli	r3,r18,5
4110509c:	8822917a 	slli	r17,r17,5
411050a0:	1c40372e 	bgeu	r3,r17,41105180 <__divsf3+0x398>
411050a4:	31bfffc4 	addi	r6,r6,-1
411050a8:	010006c4 	movi	r4,27
411050ac:	000b883a 	mov	r5,zero
411050b0:	180f883a 	mov	r7,r3
411050b4:	294b883a 	add	r5,r5,r5
411050b8:	18c7883a 	add	r3,r3,r3
411050bc:	38000116 	blt	r7,zero,411050c4 <__divsf3+0x2dc>
411050c0:	1c400236 	bltu	r3,r17,411050cc <__divsf3+0x2e4>
411050c4:	1c47c83a 	sub	r3,r3,r17
411050c8:	29400054 	ori	r5,r5,1
411050cc:	213fffc4 	addi	r4,r4,-1
411050d0:	203ff71e 	bne	r4,zero,411050b0 <__reset+0xbb0e50b0>
411050d4:	1806c03a 	cmpne	r3,r3,zero
411050d8:	1962b03a 	or	r17,r3,r5
411050dc:	31001fc4 	addi	r4,r6,127
411050e0:	013fe50e 	bge	zero,r4,41105078 <__reset+0xbb0e5078>
411050e4:	88c001cc 	andi	r3,r17,7
411050e8:	18000426 	beq	r3,zero,411050fc <__divsf3+0x314>
411050ec:	88c003cc 	andi	r3,r17,15
411050f0:	01400104 	movi	r5,4
411050f4:	19400126 	beq	r3,r5,411050fc <__divsf3+0x314>
411050f8:	8963883a 	add	r17,r17,r5
411050fc:	88c2002c 	andhi	r3,r17,2048
41105100:	18000426 	beq	r3,zero,41105114 <__divsf3+0x32c>
41105104:	00fe0034 	movhi	r3,63488
41105108:	18ffffc4 	addi	r3,r3,-1
4110510c:	31002004 	addi	r4,r6,128
41105110:	88e2703a 	and	r17,r17,r3
41105114:	00c03f84 	movi	r3,254
41105118:	193f8016 	blt	r3,r4,41104f1c <__reset+0xbb0e4f1c>
4110511c:	880c91ba 	slli	r6,r17,6
41105120:	11c0004c 	andi	r7,r2,1
41105124:	300cd27a 	srli	r6,r6,9
41105128:	003f7f06 	br	41104f28 <__reset+0xbb0e4f28>
4110512c:	9080102c 	andhi	r2,r18,64
41105130:	10000226 	beq	r2,zero,4110513c <__divsf3+0x354>
41105134:	8880102c 	andhi	r2,r17,64
41105138:	10001826 	beq	r2,zero,4110519c <__divsf3+0x3b4>
4110513c:	00802034 	movhi	r2,128
41105140:	91801034 	orhi	r6,r18,64
41105144:	10bfffc4 	addi	r2,r2,-1
41105148:	980f883a 	mov	r7,r19
4110514c:	308c703a 	and	r6,r6,r2
41105150:	003fc706 	br	41105070 <__reset+0xbb0e5070>
41105154:	008000c4 	movi	r2,3
41105158:	b8802d26 	beq	r23,r2,41105210 <__divsf3+0x428>
4110515c:	00c00044 	movi	r3,1
41105160:	b005883a 	mov	r2,r22
41105164:	b8ffdd1e 	bne	r23,r3,411050dc <__reset+0xbb0e50dc>
41105168:	11c0004c 	andi	r7,r2,1
4110516c:	0009883a 	mov	r4,zero
41105170:	000d883a 	mov	r6,zero
41105174:	003f6c06 	br	41104f28 <__reset+0xbb0e4f28>
41105178:	9023883a 	mov	r17,r18
4110517c:	003f6406 	br	41104f10 <__reset+0xbb0e4f10>
41105180:	1c47c83a 	sub	r3,r3,r17
41105184:	01000684 	movi	r4,26
41105188:	01400044 	movi	r5,1
4110518c:	003fc806 	br	411050b0 <__reset+0xbb0e50b0>
41105190:	9080102c 	andhi	r2,r18,64
41105194:	103fe926 	beq	r2,zero,4110513c <__reset+0xbb0e513c>
41105198:	0023883a 	mov	r17,zero
4110519c:	00802034 	movhi	r2,128
411051a0:	89801034 	orhi	r6,r17,64
411051a4:	10bfffc4 	addi	r2,r2,-1
411051a8:	a80f883a 	mov	r7,r21
411051ac:	308c703a 	and	r6,r6,r2
411051b0:	003faf06 	br	41105070 <__reset+0xbb0e5070>
411051b4:	01c00804 	movi	r7,32
411051b8:	390fc83a 	sub	r7,r7,r4
411051bc:	89ce983a 	sll	r7,r17,r7
411051c0:	890ad83a 	srl	r5,r17,r4
411051c4:	380ec03a 	cmpne	r7,r7,zero
411051c8:	29cab03a 	or	r5,r5,r7
411051cc:	28c001cc 	andi	r3,r5,7
411051d0:	18000426 	beq	r3,zero,411051e4 <__divsf3+0x3fc>
411051d4:	28c003cc 	andi	r3,r5,15
411051d8:	01000104 	movi	r4,4
411051dc:	19000126 	beq	r3,r4,411051e4 <__divsf3+0x3fc>
411051e0:	290b883a 	add	r5,r5,r4
411051e4:	28c1002c 	andhi	r3,r5,1024
411051e8:	18000426 	beq	r3,zero,411051fc <__divsf3+0x414>
411051ec:	11c0004c 	andi	r7,r2,1
411051f0:	01000044 	movi	r4,1
411051f4:	000d883a 	mov	r6,zero
411051f8:	003f4b06 	br	41104f28 <__reset+0xbb0e4f28>
411051fc:	280a91ba 	slli	r5,r5,6
41105200:	11c0004c 	andi	r7,r2,1
41105204:	0009883a 	mov	r4,zero
41105208:	280cd27a 	srli	r6,r5,9
4110520c:	003f4606 	br	41104f28 <__reset+0xbb0e4f28>
41105210:	00802034 	movhi	r2,128
41105214:	89801034 	orhi	r6,r17,64
41105218:	10bfffc4 	addi	r2,r2,-1
4110521c:	b00f883a 	mov	r7,r22
41105220:	308c703a 	and	r6,r6,r2
41105224:	003f9206 	br	41105070 <__reset+0xbb0e5070>

41105228 <__mulsf3>:
41105228:	defff504 	addi	sp,sp,-44
4110522c:	dc000115 	stw	r16,4(sp)
41105230:	2020d5fa 	srli	r16,r4,23
41105234:	dd400615 	stw	r21,24(sp)
41105238:	202ad7fa 	srli	r21,r4,31
4110523c:	dc800315 	stw	r18,12(sp)
41105240:	04802034 	movhi	r18,128
41105244:	df000915 	stw	fp,36(sp)
41105248:	dd000515 	stw	r20,20(sp)
4110524c:	94bfffc4 	addi	r18,r18,-1
41105250:	dfc00a15 	stw	ra,40(sp)
41105254:	ddc00815 	stw	r23,32(sp)
41105258:	dd800715 	stw	r22,28(sp)
4110525c:	dcc00415 	stw	r19,16(sp)
41105260:	dc400215 	stw	r17,8(sp)
41105264:	84003fcc 	andi	r16,r16,255
41105268:	9124703a 	and	r18,r18,r4
4110526c:	a829883a 	mov	r20,r21
41105270:	af003fcc 	andi	fp,r21,255
41105274:	80005426 	beq	r16,zero,411053c8 <__mulsf3+0x1a0>
41105278:	00803fc4 	movi	r2,255
4110527c:	80802f26 	beq	r16,r2,4110533c <__mulsf3+0x114>
41105280:	91002034 	orhi	r4,r18,128
41105284:	202490fa 	slli	r18,r4,3
41105288:	843fe044 	addi	r16,r16,-127
4110528c:	0023883a 	mov	r17,zero
41105290:	002f883a 	mov	r23,zero
41105294:	2804d5fa 	srli	r2,r5,23
41105298:	282cd7fa 	srli	r22,r5,31
4110529c:	01002034 	movhi	r4,128
411052a0:	213fffc4 	addi	r4,r4,-1
411052a4:	10803fcc 	andi	r2,r2,255
411052a8:	2166703a 	and	r19,r4,r5
411052ac:	b1803fcc 	andi	r6,r22,255
411052b0:	10004c26 	beq	r2,zero,411053e4 <__mulsf3+0x1bc>
411052b4:	00c03fc4 	movi	r3,255
411052b8:	10c04726 	beq	r2,r3,411053d8 <__mulsf3+0x1b0>
411052bc:	99002034 	orhi	r4,r19,128
411052c0:	202690fa 	slli	r19,r4,3
411052c4:	10bfe044 	addi	r2,r2,-127
411052c8:	0007883a 	mov	r3,zero
411052cc:	80a1883a 	add	r16,r16,r2
411052d0:	010003c4 	movi	r4,15
411052d4:	1c44b03a 	or	r2,r3,r17
411052d8:	b56af03a 	xor	r21,r22,r21
411052dc:	81c00044 	addi	r7,r16,1
411052e0:	20806b36 	bltu	r4,r2,41105490 <__mulsf3+0x268>
411052e4:	100490ba 	slli	r2,r2,2
411052e8:	01104434 	movhi	r4,16656
411052ec:	2114bf04 	addi	r4,r4,21244
411052f0:	1105883a 	add	r2,r2,r4
411052f4:	10800017 	ldw	r2,0(r2)
411052f8:	1000683a 	jmp	r2
411052fc:	41105490 	cmplti	r4,r8,16722
41105300:	41105350 	cmplti	r4,r8,16717
41105304:	41105350 	cmplti	r4,r8,16717
41105308:	4110534c 	andi	r4,r8,16717
4110530c:	41105474 	orhi	r4,r8,16721
41105310:	41105474 	orhi	r4,r8,16721
41105314:	41105460 	cmpeqi	r4,r8,16721
41105318:	4110534c 	andi	r4,r8,16717
4110531c:	41105474 	orhi	r4,r8,16721
41105320:	41105460 	cmpeqi	r4,r8,16721
41105324:	41105474 	orhi	r4,r8,16721
41105328:	4110534c 	andi	r4,r8,16717
4110532c:	41105480 	call	44110548 <__alt_mem_descriptor_memory+0x2f0fd48>
41105330:	41105480 	call	44110548 <__alt_mem_descriptor_memory+0x2f0fd48>
41105334:	41105480 	call	44110548 <__alt_mem_descriptor_memory+0x2f0fd48>
41105338:	4110555c 	xori	r4,r8,16725
4110533c:	90003b1e 	bne	r18,zero,4110542c <__mulsf3+0x204>
41105340:	04400204 	movi	r17,8
41105344:	05c00084 	movi	r23,2
41105348:	003fd206 	br	41105294 <__reset+0xbb0e5294>
4110534c:	302b883a 	mov	r21,r6
41105350:	00800084 	movi	r2,2
41105354:	18802626 	beq	r3,r2,411053f0 <__mulsf3+0x1c8>
41105358:	008000c4 	movi	r2,3
4110535c:	1880ab26 	beq	r3,r2,4110560c <__mulsf3+0x3e4>
41105360:	00800044 	movi	r2,1
41105364:	1880a21e 	bne	r3,r2,411055f0 <__mulsf3+0x3c8>
41105368:	a829883a 	mov	r20,r21
4110536c:	0007883a 	mov	r3,zero
41105370:	0009883a 	mov	r4,zero
41105374:	18803fcc 	andi	r2,r3,255
41105378:	100695fa 	slli	r3,r2,23
4110537c:	a0803fcc 	andi	r2,r20,255
41105380:	100a97fa 	slli	r5,r2,31
41105384:	00802034 	movhi	r2,128
41105388:	10bfffc4 	addi	r2,r2,-1
4110538c:	2084703a 	and	r2,r4,r2
41105390:	10c4b03a 	or	r2,r2,r3
41105394:	1144b03a 	or	r2,r2,r5
41105398:	dfc00a17 	ldw	ra,40(sp)
4110539c:	df000917 	ldw	fp,36(sp)
411053a0:	ddc00817 	ldw	r23,32(sp)
411053a4:	dd800717 	ldw	r22,28(sp)
411053a8:	dd400617 	ldw	r21,24(sp)
411053ac:	dd000517 	ldw	r20,20(sp)
411053b0:	dcc00417 	ldw	r19,16(sp)
411053b4:	dc800317 	ldw	r18,12(sp)
411053b8:	dc400217 	ldw	r17,8(sp)
411053bc:	dc000117 	ldw	r16,4(sp)
411053c0:	dec00b04 	addi	sp,sp,44
411053c4:	f800283a 	ret
411053c8:	90000d1e 	bne	r18,zero,41105400 <__mulsf3+0x1d8>
411053cc:	04400104 	movi	r17,4
411053d0:	05c00044 	movi	r23,1
411053d4:	003faf06 	br	41105294 <__reset+0xbb0e5294>
411053d8:	9806c03a 	cmpne	r3,r19,zero
411053dc:	18c00084 	addi	r3,r3,2
411053e0:	003fba06 	br	411052cc <__reset+0xbb0e52cc>
411053e4:	9800141e 	bne	r19,zero,41105438 <__mulsf3+0x210>
411053e8:	00c00044 	movi	r3,1
411053ec:	003fb706 	br	411052cc <__reset+0xbb0e52cc>
411053f0:	a829883a 	mov	r20,r21
411053f4:	00ffffc4 	movi	r3,-1
411053f8:	0009883a 	mov	r4,zero
411053fc:	003fdd06 	br	41105374 <__reset+0xbb0e5374>
41105400:	9009883a 	mov	r4,r18
41105404:	d9400015 	stw	r5,0(sp)
41105408:	11062080 	call	41106208 <__clzsi2>
4110540c:	10fffec4 	addi	r3,r2,-5
41105410:	10801d84 	addi	r2,r2,118
41105414:	90e4983a 	sll	r18,r18,r3
41105418:	00a1c83a 	sub	r16,zero,r2
4110541c:	0023883a 	mov	r17,zero
41105420:	002f883a 	mov	r23,zero
41105424:	d9400017 	ldw	r5,0(sp)
41105428:	003f9a06 	br	41105294 <__reset+0xbb0e5294>
4110542c:	04400304 	movi	r17,12
41105430:	05c000c4 	movi	r23,3
41105434:	003f9706 	br	41105294 <__reset+0xbb0e5294>
41105438:	9809883a 	mov	r4,r19
4110543c:	d9800015 	stw	r6,0(sp)
41105440:	11062080 	call	41106208 <__clzsi2>
41105444:	10fffec4 	addi	r3,r2,-5
41105448:	10801d84 	addi	r2,r2,118
4110544c:	98e6983a 	sll	r19,r19,r3
41105450:	0085c83a 	sub	r2,zero,r2
41105454:	0007883a 	mov	r3,zero
41105458:	d9800017 	ldw	r6,0(sp)
4110545c:	003f9b06 	br	411052cc <__reset+0xbb0e52cc>
41105460:	01002034 	movhi	r4,128
41105464:	0029883a 	mov	r20,zero
41105468:	213fffc4 	addi	r4,r4,-1
4110546c:	00ffffc4 	movi	r3,-1
41105470:	003fc006 	br	41105374 <__reset+0xbb0e5374>
41105474:	9027883a 	mov	r19,r18
41105478:	b807883a 	mov	r3,r23
4110547c:	003fb406 	br	41105350 <__reset+0xbb0e5350>
41105480:	9027883a 	mov	r19,r18
41105484:	e02b883a 	mov	r21,fp
41105488:	b807883a 	mov	r3,r23
4110548c:	003fb006 	br	41105350 <__reset+0xbb0e5350>
41105490:	9004d43a 	srli	r2,r18,16
41105494:	9810d43a 	srli	r8,r19,16
41105498:	94bfffcc 	andi	r18,r18,65535
4110549c:	993fffcc 	andi	r4,r19,65535
411054a0:	910d383a 	mul	r6,r18,r4
411054a4:	20a7383a 	mul	r19,r4,r2
411054a8:	9225383a 	mul	r18,r18,r8
411054ac:	3006d43a 	srli	r3,r6,16
411054b0:	1211383a 	mul	r8,r2,r8
411054b4:	94e5883a 	add	r18,r18,r19
411054b8:	1c87883a 	add	r3,r3,r18
411054bc:	1cc0022e 	bgeu	r3,r19,411054c8 <__mulsf3+0x2a0>
411054c0:	00800074 	movhi	r2,1
411054c4:	4091883a 	add	r8,r8,r2
411054c8:	1804943a 	slli	r2,r3,16
411054cc:	31bfffcc 	andi	r6,r6,65535
411054d0:	1806d43a 	srli	r3,r3,16
411054d4:	1185883a 	add	r2,r2,r6
411054d8:	102691ba 	slli	r19,r2,6
411054dc:	1a07883a 	add	r3,r3,r8
411054e0:	1004d6ba 	srli	r2,r2,26
411054e4:	180891ba 	slli	r4,r3,6
411054e8:	9826c03a 	cmpne	r19,r19,zero
411054ec:	9884b03a 	or	r2,r19,r2
411054f0:	1126b03a 	or	r19,r2,r4
411054f4:	9882002c 	andhi	r2,r19,2048
411054f8:	10000426 	beq	r2,zero,4110550c <__mulsf3+0x2e4>
411054fc:	9804d07a 	srli	r2,r19,1
41105500:	9900004c 	andi	r4,r19,1
41105504:	3821883a 	mov	r16,r7
41105508:	1126b03a 	or	r19,r2,r4
4110550c:	80c01fc4 	addi	r3,r16,127
41105510:	00c0210e 	bge	zero,r3,41105598 <__mulsf3+0x370>
41105514:	988001cc 	andi	r2,r19,7
41105518:	10000426 	beq	r2,zero,4110552c <__mulsf3+0x304>
4110551c:	988003cc 	andi	r2,r19,15
41105520:	01000104 	movi	r4,4
41105524:	11000126 	beq	r2,r4,4110552c <__mulsf3+0x304>
41105528:	9927883a 	add	r19,r19,r4
4110552c:	9882002c 	andhi	r2,r19,2048
41105530:	10000426 	beq	r2,zero,41105544 <__mulsf3+0x31c>
41105534:	00be0034 	movhi	r2,63488
41105538:	10bfffc4 	addi	r2,r2,-1
4110553c:	80c02004 	addi	r3,r16,128
41105540:	98a6703a 	and	r19,r19,r2
41105544:	00803f84 	movi	r2,254
41105548:	10ffa916 	blt	r2,r3,411053f0 <__reset+0xbb0e53f0>
4110554c:	980891ba 	slli	r4,r19,6
41105550:	a829883a 	mov	r20,r21
41105554:	2008d27a 	srli	r4,r4,9
41105558:	003f8606 	br	41105374 <__reset+0xbb0e5374>
4110555c:	9080102c 	andhi	r2,r18,64
41105560:	10000826 	beq	r2,zero,41105584 <__mulsf3+0x35c>
41105564:	9880102c 	andhi	r2,r19,64
41105568:	1000061e 	bne	r2,zero,41105584 <__mulsf3+0x35c>
4110556c:	00802034 	movhi	r2,128
41105570:	99001034 	orhi	r4,r19,64
41105574:	10bfffc4 	addi	r2,r2,-1
41105578:	b029883a 	mov	r20,r22
4110557c:	2088703a 	and	r4,r4,r2
41105580:	003fba06 	br	4110546c <__reset+0xbb0e546c>
41105584:	00802034 	movhi	r2,128
41105588:	91001034 	orhi	r4,r18,64
4110558c:	10bfffc4 	addi	r2,r2,-1
41105590:	2088703a 	and	r4,r4,r2
41105594:	003fb506 	br	4110546c <__reset+0xbb0e546c>
41105598:	00800044 	movi	r2,1
4110559c:	10c7c83a 	sub	r3,r2,r3
411055a0:	008006c4 	movi	r2,27
411055a4:	10ff7016 	blt	r2,r3,41105368 <__reset+0xbb0e5368>
411055a8:	00800804 	movi	r2,32
411055ac:	10c5c83a 	sub	r2,r2,r3
411055b0:	9884983a 	sll	r2,r19,r2
411055b4:	98c6d83a 	srl	r3,r19,r3
411055b8:	1004c03a 	cmpne	r2,r2,zero
411055bc:	1884b03a 	or	r2,r3,r2
411055c0:	10c001cc 	andi	r3,r2,7
411055c4:	18000426 	beq	r3,zero,411055d8 <__mulsf3+0x3b0>
411055c8:	10c003cc 	andi	r3,r2,15
411055cc:	01000104 	movi	r4,4
411055d0:	19000126 	beq	r3,r4,411055d8 <__mulsf3+0x3b0>
411055d4:	1105883a 	add	r2,r2,r4
411055d8:	10c1002c 	andhi	r3,r2,1024
411055dc:	18000626 	beq	r3,zero,411055f8 <__mulsf3+0x3d0>
411055e0:	a829883a 	mov	r20,r21
411055e4:	00c00044 	movi	r3,1
411055e8:	0009883a 	mov	r4,zero
411055ec:	003f6106 	br	41105374 <__reset+0xbb0e5374>
411055f0:	3821883a 	mov	r16,r7
411055f4:	003fc506 	br	4110550c <__reset+0xbb0e550c>
411055f8:	100491ba 	slli	r2,r2,6
411055fc:	a829883a 	mov	r20,r21
41105600:	0007883a 	mov	r3,zero
41105604:	1008d27a 	srli	r4,r2,9
41105608:	003f5a06 	br	41105374 <__reset+0xbb0e5374>
4110560c:	00802034 	movhi	r2,128
41105610:	99001034 	orhi	r4,r19,64
41105614:	10bfffc4 	addi	r2,r2,-1
41105618:	a829883a 	mov	r20,r21
4110561c:	2088703a 	and	r4,r4,r2
41105620:	003f9206 	br	4110546c <__reset+0xbb0e546c>

41105624 <__floatsisf>:
41105624:	defffd04 	addi	sp,sp,-12
41105628:	dfc00215 	stw	ra,8(sp)
4110562c:	dc400115 	stw	r17,4(sp)
41105630:	dc000015 	stw	r16,0(sp)
41105634:	20003526 	beq	r4,zero,4110570c <__floatsisf+0xe8>
41105638:	2021883a 	mov	r16,r4
4110563c:	2022d7fa 	srli	r17,r4,31
41105640:	20003616 	blt	r4,zero,4110571c <__floatsisf+0xf8>
41105644:	8009883a 	mov	r4,r16
41105648:	11062080 	call	41106208 <__clzsi2>
4110564c:	00c02784 	movi	r3,158
41105650:	1887c83a 	sub	r3,r3,r2
41105654:	01002584 	movi	r4,150
41105658:	20c01416 	blt	r4,r3,411056ac <__floatsisf+0x88>
4110565c:	20c9c83a 	sub	r4,r4,r3
41105660:	8120983a 	sll	r16,r16,r4
41105664:	00802034 	movhi	r2,128
41105668:	10bfffc4 	addi	r2,r2,-1
4110566c:	8809883a 	mov	r4,r17
41105670:	80a0703a 	and	r16,r16,r2
41105674:	18803fcc 	andi	r2,r3,255
41105678:	100695fa 	slli	r3,r2,23
4110567c:	20803fcc 	andi	r2,r4,255
41105680:	100897fa 	slli	r4,r2,31
41105684:	00802034 	movhi	r2,128
41105688:	10bfffc4 	addi	r2,r2,-1
4110568c:	8084703a 	and	r2,r16,r2
41105690:	10c4b03a 	or	r2,r2,r3
41105694:	1104b03a 	or	r2,r2,r4
41105698:	dfc00217 	ldw	ra,8(sp)
4110569c:	dc400117 	ldw	r17,4(sp)
411056a0:	dc000017 	ldw	r16,0(sp)
411056a4:	dec00304 	addi	sp,sp,12
411056a8:	f800283a 	ret
411056ac:	01002644 	movi	r4,153
411056b0:	20c01c16 	blt	r4,r3,41105724 <__floatsisf+0x100>
411056b4:	20c9c83a 	sub	r4,r4,r3
411056b8:	8120983a 	sll	r16,r16,r4
411056bc:	013f0034 	movhi	r4,64512
411056c0:	213fffc4 	addi	r4,r4,-1
411056c4:	814001cc 	andi	r5,r16,7
411056c8:	8108703a 	and	r4,r16,r4
411056cc:	28000426 	beq	r5,zero,411056e0 <__floatsisf+0xbc>
411056d0:	840003cc 	andi	r16,r16,15
411056d4:	01400104 	movi	r5,4
411056d8:	81400126 	beq	r16,r5,411056e0 <__floatsisf+0xbc>
411056dc:	2149883a 	add	r4,r4,r5
411056e0:	2141002c 	andhi	r5,r4,1024
411056e4:	28000526 	beq	r5,zero,411056fc <__floatsisf+0xd8>
411056e8:	00c027c4 	movi	r3,159
411056ec:	1887c83a 	sub	r3,r3,r2
411056f0:	00bf0034 	movhi	r2,64512
411056f4:	10bfffc4 	addi	r2,r2,-1
411056f8:	2088703a 	and	r4,r4,r2
411056fc:	202091ba 	slli	r16,r4,6
41105700:	8809883a 	mov	r4,r17
41105704:	8020d27a 	srli	r16,r16,9
41105708:	003fda06 	br	41105674 <__reset+0xbb0e5674>
4110570c:	0009883a 	mov	r4,zero
41105710:	0007883a 	mov	r3,zero
41105714:	0021883a 	mov	r16,zero
41105718:	003fd606 	br	41105674 <__reset+0xbb0e5674>
4110571c:	0121c83a 	sub	r16,zero,r4
41105720:	003fc806 	br	41105644 <__reset+0xbb0e5644>
41105724:	01002e44 	movi	r4,185
41105728:	20c9c83a 	sub	r4,r4,r3
4110572c:	01400144 	movi	r5,5
41105730:	8108983a 	sll	r4,r16,r4
41105734:	288bc83a 	sub	r5,r5,r2
41105738:	8160d83a 	srl	r16,r16,r5
4110573c:	2008c03a 	cmpne	r4,r4,zero
41105740:	8120b03a 	or	r16,r16,r4
41105744:	003fdd06 	br	411056bc <__reset+0xbb0e56bc>

41105748 <__floatunsisf>:
41105748:	defffe04 	addi	sp,sp,-8
4110574c:	dfc00115 	stw	ra,4(sp)
41105750:	dc000015 	stw	r16,0(sp)
41105754:	20002c26 	beq	r4,zero,41105808 <__floatunsisf+0xc0>
41105758:	2021883a 	mov	r16,r4
4110575c:	11062080 	call	41106208 <__clzsi2>
41105760:	00c02784 	movi	r3,158
41105764:	1887c83a 	sub	r3,r3,r2
41105768:	01002584 	movi	r4,150
4110576c:	20c00f16 	blt	r4,r3,411057ac <__floatunsisf+0x64>
41105770:	20c9c83a 	sub	r4,r4,r3
41105774:	8108983a 	sll	r4,r16,r4
41105778:	00802034 	movhi	r2,128
4110577c:	10bfffc4 	addi	r2,r2,-1
41105780:	2088703a 	and	r4,r4,r2
41105784:	18803fcc 	andi	r2,r3,255
41105788:	100695fa 	slli	r3,r2,23
4110578c:	00802034 	movhi	r2,128
41105790:	10bfffc4 	addi	r2,r2,-1
41105794:	2084703a 	and	r2,r4,r2
41105798:	10c4b03a 	or	r2,r2,r3
4110579c:	dfc00117 	ldw	ra,4(sp)
411057a0:	dc000017 	ldw	r16,0(sp)
411057a4:	dec00204 	addi	sp,sp,8
411057a8:	f800283a 	ret
411057ac:	01002644 	movi	r4,153
411057b0:	20c01816 	blt	r4,r3,41105814 <__floatunsisf+0xcc>
411057b4:	20c9c83a 	sub	r4,r4,r3
411057b8:	8108983a 	sll	r4,r16,r4
411057bc:	017f0034 	movhi	r5,64512
411057c0:	297fffc4 	addi	r5,r5,-1
411057c4:	218001cc 	andi	r6,r4,7
411057c8:	214a703a 	and	r5,r4,r5
411057cc:	30000426 	beq	r6,zero,411057e0 <__floatunsisf+0x98>
411057d0:	210003cc 	andi	r4,r4,15
411057d4:	01800104 	movi	r6,4
411057d8:	21800126 	beq	r4,r6,411057e0 <__floatunsisf+0x98>
411057dc:	298b883a 	add	r5,r5,r6
411057e0:	2901002c 	andhi	r4,r5,1024
411057e4:	20000526 	beq	r4,zero,411057fc <__floatunsisf+0xb4>
411057e8:	00c027c4 	movi	r3,159
411057ec:	1887c83a 	sub	r3,r3,r2
411057f0:	00bf0034 	movhi	r2,64512
411057f4:	10bfffc4 	addi	r2,r2,-1
411057f8:	288a703a 	and	r5,r5,r2
411057fc:	280891ba 	slli	r4,r5,6
41105800:	2008d27a 	srli	r4,r4,9
41105804:	003fdf06 	br	41105784 <__reset+0xbb0e5784>
41105808:	0007883a 	mov	r3,zero
4110580c:	0009883a 	mov	r4,zero
41105810:	003fdc06 	br	41105784 <__reset+0xbb0e5784>
41105814:	01402e44 	movi	r5,185
41105818:	28cbc83a 	sub	r5,r5,r3
4110581c:	01000144 	movi	r4,5
41105820:	2089c83a 	sub	r4,r4,r2
41105824:	814a983a 	sll	r5,r16,r5
41105828:	8108d83a 	srl	r4,r16,r4
4110582c:	2820c03a 	cmpne	r16,r5,zero
41105830:	2408b03a 	or	r4,r4,r16
41105834:	003fe106 	br	411057bc <__reset+0xbb0e57bc>

41105838 <__muldf3>:
41105838:	defff304 	addi	sp,sp,-52
4110583c:	2804d53a 	srli	r2,r5,20
41105840:	dd800915 	stw	r22,36(sp)
41105844:	282cd7fa 	srli	r22,r5,31
41105848:	dc000315 	stw	r16,12(sp)
4110584c:	04000434 	movhi	r16,16
41105850:	dd400815 	stw	r21,32(sp)
41105854:	dc800515 	stw	r18,20(sp)
41105858:	843fffc4 	addi	r16,r16,-1
4110585c:	dfc00c15 	stw	ra,48(sp)
41105860:	df000b15 	stw	fp,44(sp)
41105864:	ddc00a15 	stw	r23,40(sp)
41105868:	dd000715 	stw	r20,28(sp)
4110586c:	dcc00615 	stw	r19,24(sp)
41105870:	dc400415 	stw	r17,16(sp)
41105874:	1481ffcc 	andi	r18,r2,2047
41105878:	2c20703a 	and	r16,r5,r16
4110587c:	b02b883a 	mov	r21,r22
41105880:	b2403fcc 	andi	r9,r22,255
41105884:	90006026 	beq	r18,zero,41105a08 <__muldf3+0x1d0>
41105888:	0081ffc4 	movi	r2,2047
4110588c:	2029883a 	mov	r20,r4
41105890:	90803626 	beq	r18,r2,4110596c <__muldf3+0x134>
41105894:	80800434 	orhi	r2,r16,16
41105898:	100490fa 	slli	r2,r2,3
4110589c:	2020d77a 	srli	r16,r4,29
411058a0:	202890fa 	slli	r20,r4,3
411058a4:	94bf0044 	addi	r18,r18,-1023
411058a8:	80a0b03a 	or	r16,r16,r2
411058ac:	0027883a 	mov	r19,zero
411058b0:	0039883a 	mov	fp,zero
411058b4:	3804d53a 	srli	r2,r7,20
411058b8:	382ed7fa 	srli	r23,r7,31
411058bc:	04400434 	movhi	r17,16
411058c0:	8c7fffc4 	addi	r17,r17,-1
411058c4:	1081ffcc 	andi	r2,r2,2047
411058c8:	3011883a 	mov	r8,r6
411058cc:	3c62703a 	and	r17,r7,r17
411058d0:	ba803fcc 	andi	r10,r23,255
411058d4:	10006d26 	beq	r2,zero,41105a8c <__muldf3+0x254>
411058d8:	00c1ffc4 	movi	r3,2047
411058dc:	10c06526 	beq	r2,r3,41105a74 <__muldf3+0x23c>
411058e0:	88c00434 	orhi	r3,r17,16
411058e4:	180690fa 	slli	r3,r3,3
411058e8:	3022d77a 	srli	r17,r6,29
411058ec:	301090fa 	slli	r8,r6,3
411058f0:	10bf0044 	addi	r2,r2,-1023
411058f4:	88e2b03a 	or	r17,r17,r3
411058f8:	000b883a 	mov	r5,zero
411058fc:	9085883a 	add	r2,r18,r2
41105900:	2cc8b03a 	or	r4,r5,r19
41105904:	00c003c4 	movi	r3,15
41105908:	bdacf03a 	xor	r22,r23,r22
4110590c:	12c00044 	addi	r11,r2,1
41105910:	19009936 	bltu	r3,r4,41105b78 <__muldf3+0x340>
41105914:	200890ba 	slli	r4,r4,2
41105918:	00d04434 	movhi	r3,16656
4110591c:	18d64b04 	addi	r3,r3,22828
41105920:	20c9883a 	add	r4,r4,r3
41105924:	20c00017 	ldw	r3,0(r4)
41105928:	1800683a 	jmp	r3
4110592c:	41105b78 	rdprs	r4,r8,16749
41105930:	4110598c 	andi	r4,r8,16742
41105934:	4110598c 	andi	r4,r8,16742
41105938:	41105988 	cmpgei	r4,r8,16742
4110593c:	41105b54 	ori	r4,r8,16749
41105940:	41105b54 	ori	r4,r8,16749
41105944:	41105b3c 	xorhi	r4,r8,16748
41105948:	41105988 	cmpgei	r4,r8,16742
4110594c:	41105b54 	ori	r4,r8,16749
41105950:	41105b3c 	xorhi	r4,r8,16748
41105954:	41105b54 	ori	r4,r8,16749
41105958:	41105988 	cmpgei	r4,r8,16742
4110595c:	41105b64 	muli	r4,r8,16749
41105960:	41105b64 	muli	r4,r8,16749
41105964:	41105b64 	muli	r4,r8,16749
41105968:	41105d80 	call	441105d8 <__alt_mem_descriptor_memory+0x2f0fdd8>
4110596c:	2404b03a 	or	r2,r4,r16
41105970:	10006f1e 	bne	r2,zero,41105b30 <__muldf3+0x2f8>
41105974:	04c00204 	movi	r19,8
41105978:	0021883a 	mov	r16,zero
4110597c:	0029883a 	mov	r20,zero
41105980:	07000084 	movi	fp,2
41105984:	003fcb06 	br	411058b4 <__reset+0xbb0e58b4>
41105988:	502d883a 	mov	r22,r10
4110598c:	00800084 	movi	r2,2
41105990:	28805726 	beq	r5,r2,41105af0 <__muldf3+0x2b8>
41105994:	008000c4 	movi	r2,3
41105998:	28816626 	beq	r5,r2,41105f34 <__muldf3+0x6fc>
4110599c:	00800044 	movi	r2,1
411059a0:	2881411e 	bne	r5,r2,41105ea8 <__muldf3+0x670>
411059a4:	b02b883a 	mov	r21,r22
411059a8:	0005883a 	mov	r2,zero
411059ac:	000b883a 	mov	r5,zero
411059b0:	0029883a 	mov	r20,zero
411059b4:	1004953a 	slli	r2,r2,20
411059b8:	a8c03fcc 	andi	r3,r21,255
411059bc:	04400434 	movhi	r17,16
411059c0:	8c7fffc4 	addi	r17,r17,-1
411059c4:	180697fa 	slli	r3,r3,31
411059c8:	2c4a703a 	and	r5,r5,r17
411059cc:	288ab03a 	or	r5,r5,r2
411059d0:	28c6b03a 	or	r3,r5,r3
411059d4:	a005883a 	mov	r2,r20
411059d8:	dfc00c17 	ldw	ra,48(sp)
411059dc:	df000b17 	ldw	fp,44(sp)
411059e0:	ddc00a17 	ldw	r23,40(sp)
411059e4:	dd800917 	ldw	r22,36(sp)
411059e8:	dd400817 	ldw	r21,32(sp)
411059ec:	dd000717 	ldw	r20,28(sp)
411059f0:	dcc00617 	ldw	r19,24(sp)
411059f4:	dc800517 	ldw	r18,20(sp)
411059f8:	dc400417 	ldw	r17,16(sp)
411059fc:	dc000317 	ldw	r16,12(sp)
41105a00:	dec00d04 	addi	sp,sp,52
41105a04:	f800283a 	ret
41105a08:	2404b03a 	or	r2,r4,r16
41105a0c:	2027883a 	mov	r19,r4
41105a10:	10004226 	beq	r2,zero,41105b1c <__muldf3+0x2e4>
41105a14:	8000fc26 	beq	r16,zero,41105e08 <__muldf3+0x5d0>
41105a18:	8009883a 	mov	r4,r16
41105a1c:	d9800215 	stw	r6,8(sp)
41105a20:	d9c00015 	stw	r7,0(sp)
41105a24:	da400115 	stw	r9,4(sp)
41105a28:	11062080 	call	41106208 <__clzsi2>
41105a2c:	d9800217 	ldw	r6,8(sp)
41105a30:	d9c00017 	ldw	r7,0(sp)
41105a34:	da400117 	ldw	r9,4(sp)
41105a38:	113ffd44 	addi	r4,r2,-11
41105a3c:	00c00704 	movi	r3,28
41105a40:	1900ed16 	blt	r3,r4,41105df8 <__muldf3+0x5c0>
41105a44:	00c00744 	movi	r3,29
41105a48:	147ffe04 	addi	r17,r2,-8
41105a4c:	1907c83a 	sub	r3,r3,r4
41105a50:	8460983a 	sll	r16,r16,r17
41105a54:	98c6d83a 	srl	r3,r19,r3
41105a58:	9c68983a 	sll	r20,r19,r17
41105a5c:	1c20b03a 	or	r16,r3,r16
41105a60:	1080fcc4 	addi	r2,r2,1011
41105a64:	00a5c83a 	sub	r18,zero,r2
41105a68:	0027883a 	mov	r19,zero
41105a6c:	0039883a 	mov	fp,zero
41105a70:	003f9006 	br	411058b4 <__reset+0xbb0e58b4>
41105a74:	3446b03a 	or	r3,r6,r17
41105a78:	1800261e 	bne	r3,zero,41105b14 <__muldf3+0x2dc>
41105a7c:	0023883a 	mov	r17,zero
41105a80:	0011883a 	mov	r8,zero
41105a84:	01400084 	movi	r5,2
41105a88:	003f9c06 	br	411058fc <__reset+0xbb0e58fc>
41105a8c:	3446b03a 	or	r3,r6,r17
41105a90:	18001c26 	beq	r3,zero,41105b04 <__muldf3+0x2cc>
41105a94:	8800ce26 	beq	r17,zero,41105dd0 <__muldf3+0x598>
41105a98:	8809883a 	mov	r4,r17
41105a9c:	d9800215 	stw	r6,8(sp)
41105aa0:	da400115 	stw	r9,4(sp)
41105aa4:	da800015 	stw	r10,0(sp)
41105aa8:	11062080 	call	41106208 <__clzsi2>
41105aac:	d9800217 	ldw	r6,8(sp)
41105ab0:	da400117 	ldw	r9,4(sp)
41105ab4:	da800017 	ldw	r10,0(sp)
41105ab8:	113ffd44 	addi	r4,r2,-11
41105abc:	00c00704 	movi	r3,28
41105ac0:	1900bf16 	blt	r3,r4,41105dc0 <__muldf3+0x588>
41105ac4:	00c00744 	movi	r3,29
41105ac8:	123ffe04 	addi	r8,r2,-8
41105acc:	1907c83a 	sub	r3,r3,r4
41105ad0:	8a22983a 	sll	r17,r17,r8
41105ad4:	30c6d83a 	srl	r3,r6,r3
41105ad8:	3210983a 	sll	r8,r6,r8
41105adc:	1c62b03a 	or	r17,r3,r17
41105ae0:	1080fcc4 	addi	r2,r2,1011
41105ae4:	0085c83a 	sub	r2,zero,r2
41105ae8:	000b883a 	mov	r5,zero
41105aec:	003f8306 	br	411058fc <__reset+0xbb0e58fc>
41105af0:	b02b883a 	mov	r21,r22
41105af4:	0081ffc4 	movi	r2,2047
41105af8:	000b883a 	mov	r5,zero
41105afc:	0029883a 	mov	r20,zero
41105b00:	003fac06 	br	411059b4 <__reset+0xbb0e59b4>
41105b04:	0023883a 	mov	r17,zero
41105b08:	0011883a 	mov	r8,zero
41105b0c:	01400044 	movi	r5,1
41105b10:	003f7a06 	br	411058fc <__reset+0xbb0e58fc>
41105b14:	014000c4 	movi	r5,3
41105b18:	003f7806 	br	411058fc <__reset+0xbb0e58fc>
41105b1c:	04c00104 	movi	r19,4
41105b20:	0021883a 	mov	r16,zero
41105b24:	0029883a 	mov	r20,zero
41105b28:	07000044 	movi	fp,1
41105b2c:	003f6106 	br	411058b4 <__reset+0xbb0e58b4>
41105b30:	04c00304 	movi	r19,12
41105b34:	070000c4 	movi	fp,3
41105b38:	003f5e06 	br	411058b4 <__reset+0xbb0e58b4>
41105b3c:	01400434 	movhi	r5,16
41105b40:	002b883a 	mov	r21,zero
41105b44:	297fffc4 	addi	r5,r5,-1
41105b48:	053fffc4 	movi	r20,-1
41105b4c:	0081ffc4 	movi	r2,2047
41105b50:	003f9806 	br	411059b4 <__reset+0xbb0e59b4>
41105b54:	8023883a 	mov	r17,r16
41105b58:	a011883a 	mov	r8,r20
41105b5c:	e00b883a 	mov	r5,fp
41105b60:	003f8a06 	br	4110598c <__reset+0xbb0e598c>
41105b64:	8023883a 	mov	r17,r16
41105b68:	a011883a 	mov	r8,r20
41105b6c:	482d883a 	mov	r22,r9
41105b70:	e00b883a 	mov	r5,fp
41105b74:	003f8506 	br	4110598c <__reset+0xbb0e598c>
41105b78:	a00ad43a 	srli	r5,r20,16
41105b7c:	401ad43a 	srli	r13,r8,16
41105b80:	a53fffcc 	andi	r20,r20,65535
41105b84:	423fffcc 	andi	r8,r8,65535
41105b88:	4519383a 	mul	r12,r8,r20
41105b8c:	4147383a 	mul	r3,r8,r5
41105b90:	6d09383a 	mul	r4,r13,r20
41105b94:	600cd43a 	srli	r6,r12,16
41105b98:	2b5d383a 	mul	r14,r5,r13
41105b9c:	20c9883a 	add	r4,r4,r3
41105ba0:	310d883a 	add	r6,r6,r4
41105ba4:	30c0022e 	bgeu	r6,r3,41105bb0 <__muldf3+0x378>
41105ba8:	00c00074 	movhi	r3,1
41105bac:	70dd883a 	add	r14,r14,r3
41105bb0:	8826d43a 	srli	r19,r17,16
41105bb4:	8bffffcc 	andi	r15,r17,65535
41105bb8:	7d23383a 	mul	r17,r15,r20
41105bbc:	7949383a 	mul	r4,r15,r5
41105bc0:	9d29383a 	mul	r20,r19,r20
41105bc4:	8814d43a 	srli	r10,r17,16
41105bc8:	3012943a 	slli	r9,r6,16
41105bcc:	a129883a 	add	r20,r20,r4
41105bd0:	633fffcc 	andi	r12,r12,65535
41105bd4:	5515883a 	add	r10,r10,r20
41105bd8:	3006d43a 	srli	r3,r6,16
41105bdc:	4b13883a 	add	r9,r9,r12
41105be0:	2ccb383a 	mul	r5,r5,r19
41105be4:	5100022e 	bgeu	r10,r4,41105bf0 <__muldf3+0x3b8>
41105be8:	01000074 	movhi	r4,1
41105bec:	290b883a 	add	r5,r5,r4
41105bf0:	802ad43a 	srli	r21,r16,16
41105bf4:	843fffcc 	andi	r16,r16,65535
41105bf8:	440d383a 	mul	r6,r8,r16
41105bfc:	4565383a 	mul	r18,r8,r21
41105c00:	8349383a 	mul	r4,r16,r13
41105c04:	500e943a 	slli	r7,r10,16
41105c08:	3010d43a 	srli	r8,r6,16
41105c0c:	5028d43a 	srli	r20,r10,16
41105c10:	2489883a 	add	r4,r4,r18
41105c14:	8abfffcc 	andi	r10,r17,65535
41105c18:	3a95883a 	add	r10,r7,r10
41105c1c:	4119883a 	add	r12,r8,r4
41105c20:	a169883a 	add	r20,r20,r5
41105c24:	1a87883a 	add	r3,r3,r10
41105c28:	6d5b383a 	mul	r13,r13,r21
41105c2c:	6480022e 	bgeu	r12,r18,41105c38 <__muldf3+0x400>
41105c30:	01000074 	movhi	r4,1
41105c34:	691b883a 	add	r13,r13,r4
41105c38:	7c25383a 	mul	r18,r15,r16
41105c3c:	7d4b383a 	mul	r5,r15,r21
41105c40:	84cf383a 	mul	r7,r16,r19
41105c44:	901ed43a 	srli	r15,r18,16
41105c48:	6008d43a 	srli	r4,r12,16
41105c4c:	6010943a 	slli	r8,r12,16
41105c50:	394f883a 	add	r7,r7,r5
41105c54:	333fffcc 	andi	r12,r6,65535
41105c58:	79df883a 	add	r15,r15,r7
41105c5c:	235b883a 	add	r13,r4,r13
41105c60:	9d63383a 	mul	r17,r19,r21
41105c64:	4309883a 	add	r4,r8,r12
41105c68:	7940022e 	bgeu	r15,r5,41105c74 <__muldf3+0x43c>
41105c6c:	01400074 	movhi	r5,1
41105c70:	8963883a 	add	r17,r17,r5
41105c74:	780a943a 	slli	r5,r15,16
41105c78:	91bfffcc 	andi	r6,r18,65535
41105c7c:	70c7883a 	add	r3,r14,r3
41105c80:	298d883a 	add	r6,r5,r6
41105c84:	1a8f803a 	cmpltu	r7,r3,r10
41105c88:	350b883a 	add	r5,r6,r20
41105c8c:	20c7883a 	add	r3,r4,r3
41105c90:	3955883a 	add	r10,r7,r5
41105c94:	1909803a 	cmpltu	r4,r3,r4
41105c98:	6a91883a 	add	r8,r13,r10
41105c9c:	780cd43a 	srli	r6,r15,16
41105ca0:	2219883a 	add	r12,r4,r8
41105ca4:	2d0b803a 	cmpltu	r5,r5,r20
41105ca8:	51cf803a 	cmpltu	r7,r10,r7
41105cac:	29ceb03a 	or	r7,r5,r7
41105cb0:	4351803a 	cmpltu	r8,r8,r13
41105cb4:	610b803a 	cmpltu	r5,r12,r4
41105cb8:	4148b03a 	or	r4,r8,r5
41105cbc:	398f883a 	add	r7,r7,r6
41105cc0:	3909883a 	add	r4,r7,r4
41105cc4:	1810927a 	slli	r8,r3,9
41105cc8:	2449883a 	add	r4,r4,r17
41105ccc:	2008927a 	slli	r4,r4,9
41105cd0:	6022d5fa 	srli	r17,r12,23
41105cd4:	1806d5fa 	srli	r3,r3,23
41105cd8:	4252b03a 	or	r9,r8,r9
41105cdc:	600a927a 	slli	r5,r12,9
41105ce0:	4810c03a 	cmpne	r8,r9,zero
41105ce4:	2462b03a 	or	r17,r4,r17
41105ce8:	40c6b03a 	or	r3,r8,r3
41105cec:	8900402c 	andhi	r4,r17,256
41105cf0:	1950b03a 	or	r8,r3,r5
41105cf4:	20000726 	beq	r4,zero,41105d14 <__muldf3+0x4dc>
41105cf8:	4006d07a 	srli	r3,r8,1
41105cfc:	880497fa 	slli	r2,r17,31
41105d00:	4200004c 	andi	r8,r8,1
41105d04:	8822d07a 	srli	r17,r17,1
41105d08:	1a10b03a 	or	r8,r3,r8
41105d0c:	1210b03a 	or	r8,r2,r8
41105d10:	5805883a 	mov	r2,r11
41105d14:	1140ffc4 	addi	r5,r2,1023
41105d18:	0140440e 	bge	zero,r5,41105e2c <__muldf3+0x5f4>
41105d1c:	40c001cc 	andi	r3,r8,7
41105d20:	18000726 	beq	r3,zero,41105d40 <__muldf3+0x508>
41105d24:	40c003cc 	andi	r3,r8,15
41105d28:	01000104 	movi	r4,4
41105d2c:	19000426 	beq	r3,r4,41105d40 <__muldf3+0x508>
41105d30:	4107883a 	add	r3,r8,r4
41105d34:	1a11803a 	cmpltu	r8,r3,r8
41105d38:	8a23883a 	add	r17,r17,r8
41105d3c:	1811883a 	mov	r8,r3
41105d40:	88c0402c 	andhi	r3,r17,256
41105d44:	18000426 	beq	r3,zero,41105d58 <__muldf3+0x520>
41105d48:	11410004 	addi	r5,r2,1024
41105d4c:	00bfc034 	movhi	r2,65280
41105d50:	10bfffc4 	addi	r2,r2,-1
41105d54:	88a2703a 	and	r17,r17,r2
41105d58:	0081ff84 	movi	r2,2046
41105d5c:	117f6416 	blt	r2,r5,41105af0 <__reset+0xbb0e5af0>
41105d60:	8828977a 	slli	r20,r17,29
41105d64:	4010d0fa 	srli	r8,r8,3
41105d68:	8822927a 	slli	r17,r17,9
41105d6c:	2881ffcc 	andi	r2,r5,2047
41105d70:	a228b03a 	or	r20,r20,r8
41105d74:	880ad33a 	srli	r5,r17,12
41105d78:	b02b883a 	mov	r21,r22
41105d7c:	003f0d06 	br	411059b4 <__reset+0xbb0e59b4>
41105d80:	8080022c 	andhi	r2,r16,8
41105d84:	10000926 	beq	r2,zero,41105dac <__muldf3+0x574>
41105d88:	8880022c 	andhi	r2,r17,8
41105d8c:	1000071e 	bne	r2,zero,41105dac <__muldf3+0x574>
41105d90:	00800434 	movhi	r2,16
41105d94:	89400234 	orhi	r5,r17,8
41105d98:	10bfffc4 	addi	r2,r2,-1
41105d9c:	b82b883a 	mov	r21,r23
41105da0:	288a703a 	and	r5,r5,r2
41105da4:	4029883a 	mov	r20,r8
41105da8:	003f6806 	br	41105b4c <__reset+0xbb0e5b4c>
41105dac:	00800434 	movhi	r2,16
41105db0:	81400234 	orhi	r5,r16,8
41105db4:	10bfffc4 	addi	r2,r2,-1
41105db8:	288a703a 	and	r5,r5,r2
41105dbc:	003f6306 	br	41105b4c <__reset+0xbb0e5b4c>
41105dc0:	147ff604 	addi	r17,r2,-40
41105dc4:	3462983a 	sll	r17,r6,r17
41105dc8:	0011883a 	mov	r8,zero
41105dcc:	003f4406 	br	41105ae0 <__reset+0xbb0e5ae0>
41105dd0:	3009883a 	mov	r4,r6
41105dd4:	d9800215 	stw	r6,8(sp)
41105dd8:	da400115 	stw	r9,4(sp)
41105ddc:	da800015 	stw	r10,0(sp)
41105de0:	11062080 	call	41106208 <__clzsi2>
41105de4:	10800804 	addi	r2,r2,32
41105de8:	da800017 	ldw	r10,0(sp)
41105dec:	da400117 	ldw	r9,4(sp)
41105df0:	d9800217 	ldw	r6,8(sp)
41105df4:	003f3006 	br	41105ab8 <__reset+0xbb0e5ab8>
41105df8:	143ff604 	addi	r16,r2,-40
41105dfc:	9c20983a 	sll	r16,r19,r16
41105e00:	0029883a 	mov	r20,zero
41105e04:	003f1606 	br	41105a60 <__reset+0xbb0e5a60>
41105e08:	d9800215 	stw	r6,8(sp)
41105e0c:	d9c00015 	stw	r7,0(sp)
41105e10:	da400115 	stw	r9,4(sp)
41105e14:	11062080 	call	41106208 <__clzsi2>
41105e18:	10800804 	addi	r2,r2,32
41105e1c:	da400117 	ldw	r9,4(sp)
41105e20:	d9c00017 	ldw	r7,0(sp)
41105e24:	d9800217 	ldw	r6,8(sp)
41105e28:	003f0306 	br	41105a38 <__reset+0xbb0e5a38>
41105e2c:	00c00044 	movi	r3,1
41105e30:	1947c83a 	sub	r3,r3,r5
41105e34:	00800e04 	movi	r2,56
41105e38:	10feda16 	blt	r2,r3,411059a4 <__reset+0xbb0e59a4>
41105e3c:	008007c4 	movi	r2,31
41105e40:	10c01b16 	blt	r2,r3,41105eb0 <__muldf3+0x678>
41105e44:	00800804 	movi	r2,32
41105e48:	10c5c83a 	sub	r2,r2,r3
41105e4c:	888a983a 	sll	r5,r17,r2
41105e50:	40c8d83a 	srl	r4,r8,r3
41105e54:	4084983a 	sll	r2,r8,r2
41105e58:	88e2d83a 	srl	r17,r17,r3
41105e5c:	2906b03a 	or	r3,r5,r4
41105e60:	1004c03a 	cmpne	r2,r2,zero
41105e64:	1886b03a 	or	r3,r3,r2
41105e68:	188001cc 	andi	r2,r3,7
41105e6c:	10000726 	beq	r2,zero,41105e8c <__muldf3+0x654>
41105e70:	188003cc 	andi	r2,r3,15
41105e74:	01000104 	movi	r4,4
41105e78:	11000426 	beq	r2,r4,41105e8c <__muldf3+0x654>
41105e7c:	1805883a 	mov	r2,r3
41105e80:	10c00104 	addi	r3,r2,4
41105e84:	1885803a 	cmpltu	r2,r3,r2
41105e88:	88a3883a 	add	r17,r17,r2
41105e8c:	8880202c 	andhi	r2,r17,128
41105e90:	10001c26 	beq	r2,zero,41105f04 <__muldf3+0x6cc>
41105e94:	b02b883a 	mov	r21,r22
41105e98:	00800044 	movi	r2,1
41105e9c:	000b883a 	mov	r5,zero
41105ea0:	0029883a 	mov	r20,zero
41105ea4:	003ec306 	br	411059b4 <__reset+0xbb0e59b4>
41105ea8:	5805883a 	mov	r2,r11
41105eac:	003f9906 	br	41105d14 <__reset+0xbb0e5d14>
41105eb0:	00bff844 	movi	r2,-31
41105eb4:	1145c83a 	sub	r2,r2,r5
41105eb8:	8888d83a 	srl	r4,r17,r2
41105ebc:	00800804 	movi	r2,32
41105ec0:	18801a26 	beq	r3,r2,41105f2c <__muldf3+0x6f4>
41105ec4:	00801004 	movi	r2,64
41105ec8:	10c5c83a 	sub	r2,r2,r3
41105ecc:	8884983a 	sll	r2,r17,r2
41105ed0:	1204b03a 	or	r2,r2,r8
41105ed4:	1004c03a 	cmpne	r2,r2,zero
41105ed8:	2084b03a 	or	r2,r4,r2
41105edc:	144001cc 	andi	r17,r2,7
41105ee0:	88000d1e 	bne	r17,zero,41105f18 <__muldf3+0x6e0>
41105ee4:	000b883a 	mov	r5,zero
41105ee8:	1028d0fa 	srli	r20,r2,3
41105eec:	b02b883a 	mov	r21,r22
41105ef0:	0005883a 	mov	r2,zero
41105ef4:	a468b03a 	or	r20,r20,r17
41105ef8:	003eae06 	br	411059b4 <__reset+0xbb0e59b4>
41105efc:	1007883a 	mov	r3,r2
41105f00:	0023883a 	mov	r17,zero
41105f04:	880a927a 	slli	r5,r17,9
41105f08:	1805883a 	mov	r2,r3
41105f0c:	8822977a 	slli	r17,r17,29
41105f10:	280ad33a 	srli	r5,r5,12
41105f14:	003ff406 	br	41105ee8 <__reset+0xbb0e5ee8>
41105f18:	10c003cc 	andi	r3,r2,15
41105f1c:	01000104 	movi	r4,4
41105f20:	193ff626 	beq	r3,r4,41105efc <__reset+0xbb0e5efc>
41105f24:	0023883a 	mov	r17,zero
41105f28:	003fd506 	br	41105e80 <__reset+0xbb0e5e80>
41105f2c:	0005883a 	mov	r2,zero
41105f30:	003fe706 	br	41105ed0 <__reset+0xbb0e5ed0>
41105f34:	00800434 	movhi	r2,16
41105f38:	89400234 	orhi	r5,r17,8
41105f3c:	10bfffc4 	addi	r2,r2,-1
41105f40:	b02b883a 	mov	r21,r22
41105f44:	288a703a 	and	r5,r5,r2
41105f48:	4029883a 	mov	r20,r8
41105f4c:	003eff06 	br	41105b4c <__reset+0xbb0e5b4c>

41105f50 <__extendsfdf2>:
41105f50:	200ad5fa 	srli	r5,r4,23
41105f54:	defffd04 	addi	sp,sp,-12
41105f58:	dc400115 	stw	r17,4(sp)
41105f5c:	29403fcc 	andi	r5,r5,255
41105f60:	29800044 	addi	r6,r5,1
41105f64:	04402034 	movhi	r17,128
41105f68:	dc000015 	stw	r16,0(sp)
41105f6c:	8c7fffc4 	addi	r17,r17,-1
41105f70:	dfc00215 	stw	ra,8(sp)
41105f74:	31803fcc 	andi	r6,r6,255
41105f78:	00800044 	movi	r2,1
41105f7c:	8922703a 	and	r17,r17,r4
41105f80:	2020d7fa 	srli	r16,r4,31
41105f84:	1180110e 	bge	r2,r6,41105fcc <__extendsfdf2+0x7c>
41105f88:	880cd0fa 	srli	r6,r17,3
41105f8c:	8822977a 	slli	r17,r17,29
41105f90:	2940e004 	addi	r5,r5,896
41105f94:	2941ffcc 	andi	r5,r5,2047
41105f98:	2804953a 	slli	r2,r5,20
41105f9c:	01400434 	movhi	r5,16
41105fa0:	800697fa 	slli	r3,r16,31
41105fa4:	297fffc4 	addi	r5,r5,-1
41105fa8:	314a703a 	and	r5,r6,r5
41105fac:	288ab03a 	or	r5,r5,r2
41105fb0:	28c6b03a 	or	r3,r5,r3
41105fb4:	8805883a 	mov	r2,r17
41105fb8:	dfc00217 	ldw	ra,8(sp)
41105fbc:	dc400117 	ldw	r17,4(sp)
41105fc0:	dc000017 	ldw	r16,0(sp)
41105fc4:	dec00304 	addi	sp,sp,12
41105fc8:	f800283a 	ret
41105fcc:	2800111e 	bne	r5,zero,41106014 <__extendsfdf2+0xc4>
41105fd0:	88001c26 	beq	r17,zero,41106044 <__extendsfdf2+0xf4>
41105fd4:	8809883a 	mov	r4,r17
41105fd8:	11062080 	call	41106208 <__clzsi2>
41105fdc:	00c00284 	movi	r3,10
41105fe0:	18801b16 	blt	r3,r2,41106050 <__extendsfdf2+0x100>
41105fe4:	018002c4 	movi	r6,11
41105fe8:	308dc83a 	sub	r6,r6,r2
41105fec:	11000544 	addi	r4,r2,21
41105ff0:	8986d83a 	srl	r3,r17,r6
41105ff4:	8922983a 	sll	r17,r17,r4
41105ff8:	0180e244 	movi	r6,905
41105ffc:	01400434 	movhi	r5,16
41106000:	3085c83a 	sub	r2,r6,r2
41106004:	297fffc4 	addi	r5,r5,-1
41106008:	194c703a 	and	r6,r3,r5
4110600c:	1141ffcc 	andi	r5,r2,2047
41106010:	003fe006 	br	41105f94 <__reset+0xbb0e5f94>
41106014:	88000826 	beq	r17,zero,41106038 <__extendsfdf2+0xe8>
41106018:	880cd0fa 	srli	r6,r17,3
4110601c:	00800434 	movhi	r2,16
41106020:	10bfffc4 	addi	r2,r2,-1
41106024:	31800234 	orhi	r6,r6,8
41106028:	8822977a 	slli	r17,r17,29
4110602c:	308c703a 	and	r6,r6,r2
41106030:	0141ffc4 	movi	r5,2047
41106034:	003fd706 	br	41105f94 <__reset+0xbb0e5f94>
41106038:	0141ffc4 	movi	r5,2047
4110603c:	000d883a 	mov	r6,zero
41106040:	003fd406 	br	41105f94 <__reset+0xbb0e5f94>
41106044:	000b883a 	mov	r5,zero
41106048:	000d883a 	mov	r6,zero
4110604c:	003fd106 	br	41105f94 <__reset+0xbb0e5f94>
41106050:	11bffd44 	addi	r6,r2,-11
41106054:	8986983a 	sll	r3,r17,r6
41106058:	0023883a 	mov	r17,zero
4110605c:	003fe606 	br	41105ff8 <__reset+0xbb0e5ff8>

41106060 <__truncdfsf2>:
41106060:	2810d53a 	srli	r8,r5,20
41106064:	01c00434 	movhi	r7,16
41106068:	39ffffc4 	addi	r7,r7,-1
4110606c:	29ce703a 	and	r7,r5,r7
41106070:	4201ffcc 	andi	r8,r8,2047
41106074:	380e90fa 	slli	r7,r7,3
41106078:	200cd77a 	srli	r6,r4,29
4110607c:	42400044 	addi	r9,r8,1
41106080:	4a41ffcc 	andi	r9,r9,2047
41106084:	00c00044 	movi	r3,1
41106088:	280ad7fa 	srli	r5,r5,31
4110608c:	31ceb03a 	or	r7,r6,r7
41106090:	200490fa 	slli	r2,r4,3
41106094:	1a40230e 	bge	r3,r9,41106124 <__truncdfsf2+0xc4>
41106098:	40ff2004 	addi	r3,r8,-896
4110609c:	01803f84 	movi	r6,254
411060a0:	30c01516 	blt	r6,r3,411060f8 <__truncdfsf2+0x98>
411060a4:	00c0380e 	bge	zero,r3,41106188 <__truncdfsf2+0x128>
411060a8:	200c91ba 	slli	r6,r4,6
411060ac:	380e90fa 	slli	r7,r7,3
411060b0:	1004d77a 	srli	r2,r2,29
411060b4:	300cc03a 	cmpne	r6,r6,zero
411060b8:	31ccb03a 	or	r6,r6,r7
411060bc:	308cb03a 	or	r6,r6,r2
411060c0:	308001cc 	andi	r2,r6,7
411060c4:	10000426 	beq	r2,zero,411060d8 <__truncdfsf2+0x78>
411060c8:	308003cc 	andi	r2,r6,15
411060cc:	01000104 	movi	r4,4
411060d0:	11000126 	beq	r2,r4,411060d8 <__truncdfsf2+0x78>
411060d4:	31800104 	addi	r6,r6,4
411060d8:	3081002c 	andhi	r2,r6,1024
411060dc:	10001626 	beq	r2,zero,41106138 <__truncdfsf2+0xd8>
411060e0:	18c00044 	addi	r3,r3,1
411060e4:	00803fc4 	movi	r2,255
411060e8:	18800326 	beq	r3,r2,411060f8 <__truncdfsf2+0x98>
411060ec:	300c91ba 	slli	r6,r6,6
411060f0:	300cd27a 	srli	r6,r6,9
411060f4:	00000206 	br	41106100 <__truncdfsf2+0xa0>
411060f8:	00ffffc4 	movi	r3,-1
411060fc:	000d883a 	mov	r6,zero
41106100:	18c03fcc 	andi	r3,r3,255
41106104:	180895fa 	slli	r4,r3,23
41106108:	00c02034 	movhi	r3,128
4110610c:	280a97fa 	slli	r5,r5,31
41106110:	18ffffc4 	addi	r3,r3,-1
41106114:	30c6703a 	and	r3,r6,r3
41106118:	1906b03a 	or	r3,r3,r4
4110611c:	1944b03a 	or	r2,r3,r5
41106120:	f800283a 	ret
41106124:	40000b1e 	bne	r8,zero,41106154 <__truncdfsf2+0xf4>
41106128:	388cb03a 	or	r6,r7,r2
4110612c:	0007883a 	mov	r3,zero
41106130:	30000426 	beq	r6,zero,41106144 <__truncdfsf2+0xe4>
41106134:	01800144 	movi	r6,5
41106138:	00803fc4 	movi	r2,255
4110613c:	300cd0fa 	srli	r6,r6,3
41106140:	18800a26 	beq	r3,r2,4110616c <__truncdfsf2+0x10c>
41106144:	00802034 	movhi	r2,128
41106148:	10bfffc4 	addi	r2,r2,-1
4110614c:	308c703a 	and	r6,r6,r2
41106150:	003feb06 	br	41106100 <__reset+0xbb0e6100>
41106154:	3888b03a 	or	r4,r7,r2
41106158:	203fe726 	beq	r4,zero,411060f8 <__reset+0xbb0e60f8>
4110615c:	380c90fa 	slli	r6,r7,3
41106160:	00c03fc4 	movi	r3,255
41106164:	31808034 	orhi	r6,r6,512
41106168:	003fd506 	br	411060c0 <__reset+0xbb0e60c0>
4110616c:	303fe226 	beq	r6,zero,411060f8 <__reset+0xbb0e60f8>
41106170:	00802034 	movhi	r2,128
41106174:	31801034 	orhi	r6,r6,64
41106178:	10bfffc4 	addi	r2,r2,-1
4110617c:	00ffffc4 	movi	r3,-1
41106180:	308c703a 	and	r6,r6,r2
41106184:	003fde06 	br	41106100 <__reset+0xbb0e6100>
41106188:	013ffa44 	movi	r4,-23
4110618c:	19000e16 	blt	r3,r4,411061c8 <__truncdfsf2+0x168>
41106190:	01000784 	movi	r4,30
41106194:	20c9c83a 	sub	r4,r4,r3
41106198:	018007c4 	movi	r6,31
4110619c:	39c02034 	orhi	r7,r7,128
411061a0:	31000b16 	blt	r6,r4,411061d0 <__truncdfsf2+0x170>
411061a4:	423f2084 	addi	r8,r8,-894
411061a8:	120c983a 	sll	r6,r2,r8
411061ac:	3a0e983a 	sll	r7,r7,r8
411061b0:	1104d83a 	srl	r2,r2,r4
411061b4:	300cc03a 	cmpne	r6,r6,zero
411061b8:	31ceb03a 	or	r7,r6,r7
411061bc:	388cb03a 	or	r6,r7,r2
411061c0:	0007883a 	mov	r3,zero
411061c4:	003fbe06 	br	411060c0 <__reset+0xbb0e60c0>
411061c8:	0007883a 	mov	r3,zero
411061cc:	003fd906 	br	41106134 <__reset+0xbb0e6134>
411061d0:	01bfff84 	movi	r6,-2
411061d4:	30cdc83a 	sub	r6,r6,r3
411061d8:	00c00804 	movi	r3,32
411061dc:	398cd83a 	srl	r6,r7,r6
411061e0:	20c00726 	beq	r4,r3,41106200 <__truncdfsf2+0x1a0>
411061e4:	423f2884 	addi	r8,r8,-862
411061e8:	3a0e983a 	sll	r7,r7,r8
411061ec:	3884b03a 	or	r2,r7,r2
411061f0:	1004c03a 	cmpne	r2,r2,zero
411061f4:	118cb03a 	or	r6,r2,r6
411061f8:	0007883a 	mov	r3,zero
411061fc:	003fb006 	br	411060c0 <__reset+0xbb0e60c0>
41106200:	000f883a 	mov	r7,zero
41106204:	003ff906 	br	411061ec <__reset+0xbb0e61ec>

41106208 <__clzsi2>:
41106208:	00bfffd4 	movui	r2,65535
4110620c:	11000536 	bltu	r2,r4,41106224 <__clzsi2+0x1c>
41106210:	00803fc4 	movi	r2,255
41106214:	11000f36 	bltu	r2,r4,41106254 <__clzsi2+0x4c>
41106218:	00800804 	movi	r2,32
4110621c:	0007883a 	mov	r3,zero
41106220:	00000506 	br	41106238 <__clzsi2+0x30>
41106224:	00804034 	movhi	r2,256
41106228:	10bfffc4 	addi	r2,r2,-1
4110622c:	11000c2e 	bgeu	r2,r4,41106260 <__clzsi2+0x58>
41106230:	00800204 	movi	r2,8
41106234:	00c00604 	movi	r3,24
41106238:	20c8d83a 	srl	r4,r4,r3
4110623c:	00d044b4 	movhi	r3,16658
41106240:	18e309c4 	addi	r3,r3,-29657
41106244:	1909883a 	add	r4,r3,r4
41106248:	20c00003 	ldbu	r3,0(r4)
4110624c:	10c5c83a 	sub	r2,r2,r3
41106250:	f800283a 	ret
41106254:	00800604 	movi	r2,24
41106258:	00c00204 	movi	r3,8
4110625c:	003ff606 	br	41106238 <__reset+0xbb0e6238>
41106260:	00800404 	movi	r2,16
41106264:	1007883a 	mov	r3,r2
41106268:	003ff306 	br	41106238 <__reset+0xbb0e6238>

4110626c <memcpy>:
4110626c:	defffd04 	addi	sp,sp,-12
41106270:	dfc00215 	stw	ra,8(sp)
41106274:	dc400115 	stw	r17,4(sp)
41106278:	dc000015 	stw	r16,0(sp)
4110627c:	00c003c4 	movi	r3,15
41106280:	2005883a 	mov	r2,r4
41106284:	1980452e 	bgeu	r3,r6,4110639c <memcpy+0x130>
41106288:	2906b03a 	or	r3,r5,r4
4110628c:	18c000cc 	andi	r3,r3,3
41106290:	1800441e 	bne	r3,zero,411063a4 <memcpy+0x138>
41106294:	347ffc04 	addi	r17,r6,-16
41106298:	8822d13a 	srli	r17,r17,4
4110629c:	28c00104 	addi	r3,r5,4
411062a0:	23400104 	addi	r13,r4,4
411062a4:	8820913a 	slli	r16,r17,4
411062a8:	2b000204 	addi	r12,r5,8
411062ac:	22c00204 	addi	r11,r4,8
411062b0:	84000504 	addi	r16,r16,20
411062b4:	2a800304 	addi	r10,r5,12
411062b8:	22400304 	addi	r9,r4,12
411062bc:	2c21883a 	add	r16,r5,r16
411062c0:	2811883a 	mov	r8,r5
411062c4:	200f883a 	mov	r7,r4
411062c8:	41000017 	ldw	r4,0(r8)
411062cc:	1fc00017 	ldw	ra,0(r3)
411062d0:	63c00017 	ldw	r15,0(r12)
411062d4:	39000015 	stw	r4,0(r7)
411062d8:	53800017 	ldw	r14,0(r10)
411062dc:	6fc00015 	stw	ra,0(r13)
411062e0:	5bc00015 	stw	r15,0(r11)
411062e4:	4b800015 	stw	r14,0(r9)
411062e8:	18c00404 	addi	r3,r3,16
411062ec:	39c00404 	addi	r7,r7,16
411062f0:	42000404 	addi	r8,r8,16
411062f4:	6b400404 	addi	r13,r13,16
411062f8:	63000404 	addi	r12,r12,16
411062fc:	5ac00404 	addi	r11,r11,16
41106300:	52800404 	addi	r10,r10,16
41106304:	4a400404 	addi	r9,r9,16
41106308:	1c3fef1e 	bne	r3,r16,411062c8 <__reset+0xbb0e62c8>
4110630c:	89c00044 	addi	r7,r17,1
41106310:	380e913a 	slli	r7,r7,4
41106314:	310003cc 	andi	r4,r6,15
41106318:	02c000c4 	movi	r11,3
4110631c:	11c7883a 	add	r3,r2,r7
41106320:	29cb883a 	add	r5,r5,r7
41106324:	5900212e 	bgeu	r11,r4,411063ac <memcpy+0x140>
41106328:	1813883a 	mov	r9,r3
4110632c:	2811883a 	mov	r8,r5
41106330:	200f883a 	mov	r7,r4
41106334:	42800017 	ldw	r10,0(r8)
41106338:	4a400104 	addi	r9,r9,4
4110633c:	39ffff04 	addi	r7,r7,-4
41106340:	4abfff15 	stw	r10,-4(r9)
41106344:	42000104 	addi	r8,r8,4
41106348:	59fffa36 	bltu	r11,r7,41106334 <__reset+0xbb0e6334>
4110634c:	213fff04 	addi	r4,r4,-4
41106350:	2008d0ba 	srli	r4,r4,2
41106354:	318000cc 	andi	r6,r6,3
41106358:	21000044 	addi	r4,r4,1
4110635c:	2109883a 	add	r4,r4,r4
41106360:	2109883a 	add	r4,r4,r4
41106364:	1907883a 	add	r3,r3,r4
41106368:	290b883a 	add	r5,r5,r4
4110636c:	30000626 	beq	r6,zero,41106388 <memcpy+0x11c>
41106370:	198d883a 	add	r6,r3,r6
41106374:	29c00003 	ldbu	r7,0(r5)
41106378:	18c00044 	addi	r3,r3,1
4110637c:	29400044 	addi	r5,r5,1
41106380:	19ffffc5 	stb	r7,-1(r3)
41106384:	19bffb1e 	bne	r3,r6,41106374 <__reset+0xbb0e6374>
41106388:	dfc00217 	ldw	ra,8(sp)
4110638c:	dc400117 	ldw	r17,4(sp)
41106390:	dc000017 	ldw	r16,0(sp)
41106394:	dec00304 	addi	sp,sp,12
41106398:	f800283a 	ret
4110639c:	2007883a 	mov	r3,r4
411063a0:	003ff206 	br	4110636c <__reset+0xbb0e636c>
411063a4:	2007883a 	mov	r3,r4
411063a8:	003ff106 	br	41106370 <__reset+0xbb0e6370>
411063ac:	200d883a 	mov	r6,r4
411063b0:	003fee06 	br	4110636c <__reset+0xbb0e636c>

411063b4 <_printf_r>:
411063b4:	defffd04 	addi	sp,sp,-12
411063b8:	2805883a 	mov	r2,r5
411063bc:	dfc00015 	stw	ra,0(sp)
411063c0:	d9800115 	stw	r6,4(sp)
411063c4:	d9c00215 	stw	r7,8(sp)
411063c8:	21400217 	ldw	r5,8(r4)
411063cc:	d9c00104 	addi	r7,sp,4
411063d0:	100d883a 	mov	r6,r2
411063d4:	11065ac0 	call	411065ac <___vfprintf_internal_r>
411063d8:	dfc00017 	ldw	ra,0(sp)
411063dc:	dec00304 	addi	sp,sp,12
411063e0:	f800283a 	ret

411063e4 <printf>:
411063e4:	defffc04 	addi	sp,sp,-16
411063e8:	dfc00015 	stw	ra,0(sp)
411063ec:	d9400115 	stw	r5,4(sp)
411063f0:	d9800215 	stw	r6,8(sp)
411063f4:	d9c00315 	stw	r7,12(sp)
411063f8:	009044b4 	movhi	r2,16658
411063fc:	10ab5104 	addi	r2,r2,-21180
41106400:	10800017 	ldw	r2,0(r2)
41106404:	200b883a 	mov	r5,r4
41106408:	d9800104 	addi	r6,sp,4
4110640c:	11000217 	ldw	r4,8(r2)
41106410:	11087a40 	call	411087a4 <__vfprintf_internal>
41106414:	dfc00017 	ldw	ra,0(sp)
41106418:	dec00404 	addi	sp,sp,16
4110641c:	f800283a 	ret

41106420 <_putchar_r>:
41106420:	21800217 	ldw	r6,8(r4)
41106424:	110d1201 	jmpi	4110d120 <_putc_r>

41106428 <putchar>:
41106428:	009044b4 	movhi	r2,16658
4110642c:	10ab5104 	addi	r2,r2,-21180
41106430:	200b883a 	mov	r5,r4
41106434:	11000017 	ldw	r4,0(r2)
41106438:	21800217 	ldw	r6,8(r4)
4110643c:	110d1201 	jmpi	4110d120 <_putc_r>

41106440 <_puts_r>:
41106440:	defff604 	addi	sp,sp,-40
41106444:	dc000715 	stw	r16,28(sp)
41106448:	2021883a 	mov	r16,r4
4110644c:	2809883a 	mov	r4,r5
41106450:	dc400815 	stw	r17,32(sp)
41106454:	dfc00915 	stw	ra,36(sp)
41106458:	2823883a 	mov	r17,r5
4110645c:	11065140 	call	41106514 <strlen>
41106460:	10c00044 	addi	r3,r2,1
41106464:	d8800115 	stw	r2,4(sp)
41106468:	009044b4 	movhi	r2,16658
4110646c:	10a34a04 	addi	r2,r2,-29400
41106470:	d8800215 	stw	r2,8(sp)
41106474:	00800044 	movi	r2,1
41106478:	d8800315 	stw	r2,12(sp)
4110647c:	00800084 	movi	r2,2
41106480:	dc400015 	stw	r17,0(sp)
41106484:	d8c00615 	stw	r3,24(sp)
41106488:	dec00415 	stw	sp,16(sp)
4110648c:	d8800515 	stw	r2,20(sp)
41106490:	80000226 	beq	r16,zero,4110649c <_puts_r+0x5c>
41106494:	80800e17 	ldw	r2,56(r16)
41106498:	10001426 	beq	r2,zero,411064ec <_puts_r+0xac>
4110649c:	81400217 	ldw	r5,8(r16)
411064a0:	2880030b 	ldhu	r2,12(r5)
411064a4:	10c8000c 	andi	r3,r2,8192
411064a8:	1800061e 	bne	r3,zero,411064c4 <_puts_r+0x84>
411064ac:	29001917 	ldw	r4,100(r5)
411064b0:	00f7ffc4 	movi	r3,-8193
411064b4:	10880014 	ori	r2,r2,8192
411064b8:	20c6703a 	and	r3,r4,r3
411064bc:	2880030d 	sth	r2,12(r5)
411064c0:	28c01915 	stw	r3,100(r5)
411064c4:	d9800404 	addi	r6,sp,16
411064c8:	8009883a 	mov	r4,r16
411064cc:	110acd40 	call	4110acd4 <__sfvwrite_r>
411064d0:	1000091e 	bne	r2,zero,411064f8 <_puts_r+0xb8>
411064d4:	00800284 	movi	r2,10
411064d8:	dfc00917 	ldw	ra,36(sp)
411064dc:	dc400817 	ldw	r17,32(sp)
411064e0:	dc000717 	ldw	r16,28(sp)
411064e4:	dec00a04 	addi	sp,sp,40
411064e8:	f800283a 	ret
411064ec:	8009883a 	mov	r4,r16
411064f0:	110a8500 	call	4110a850 <__sinit>
411064f4:	003fe906 	br	4110649c <__reset+0xbb0e649c>
411064f8:	00bfffc4 	movi	r2,-1
411064fc:	003ff606 	br	411064d8 <__reset+0xbb0e64d8>

41106500 <puts>:
41106500:	009044b4 	movhi	r2,16658
41106504:	10ab5104 	addi	r2,r2,-21180
41106508:	200b883a 	mov	r5,r4
4110650c:	11000017 	ldw	r4,0(r2)
41106510:	11064401 	jmpi	41106440 <_puts_r>

41106514 <strlen>:
41106514:	208000cc 	andi	r2,r4,3
41106518:	10002026 	beq	r2,zero,4110659c <strlen+0x88>
4110651c:	20800007 	ldb	r2,0(r4)
41106520:	10002026 	beq	r2,zero,411065a4 <strlen+0x90>
41106524:	2005883a 	mov	r2,r4
41106528:	00000206 	br	41106534 <strlen+0x20>
4110652c:	10c00007 	ldb	r3,0(r2)
41106530:	18001826 	beq	r3,zero,41106594 <strlen+0x80>
41106534:	10800044 	addi	r2,r2,1
41106538:	10c000cc 	andi	r3,r2,3
4110653c:	183ffb1e 	bne	r3,zero,4110652c <__reset+0xbb0e652c>
41106540:	10c00017 	ldw	r3,0(r2)
41106544:	01ffbff4 	movhi	r7,65279
41106548:	39ffbfc4 	addi	r7,r7,-257
4110654c:	00ca303a 	nor	r5,zero,r3
41106550:	01a02074 	movhi	r6,32897
41106554:	19c7883a 	add	r3,r3,r7
41106558:	31a02004 	addi	r6,r6,-32640
4110655c:	1946703a 	and	r3,r3,r5
41106560:	1986703a 	and	r3,r3,r6
41106564:	1800091e 	bne	r3,zero,4110658c <strlen+0x78>
41106568:	10800104 	addi	r2,r2,4
4110656c:	10c00017 	ldw	r3,0(r2)
41106570:	19cb883a 	add	r5,r3,r7
41106574:	00c6303a 	nor	r3,zero,r3
41106578:	28c6703a 	and	r3,r5,r3
4110657c:	1986703a 	and	r3,r3,r6
41106580:	183ff926 	beq	r3,zero,41106568 <__reset+0xbb0e6568>
41106584:	00000106 	br	4110658c <strlen+0x78>
41106588:	10800044 	addi	r2,r2,1
4110658c:	10c00007 	ldb	r3,0(r2)
41106590:	183ffd1e 	bne	r3,zero,41106588 <__reset+0xbb0e6588>
41106594:	1105c83a 	sub	r2,r2,r4
41106598:	f800283a 	ret
4110659c:	2005883a 	mov	r2,r4
411065a0:	003fe706 	br	41106540 <__reset+0xbb0e6540>
411065a4:	0005883a 	mov	r2,zero
411065a8:	f800283a 	ret

411065ac <___vfprintf_internal_r>:
411065ac:	deffb804 	addi	sp,sp,-288
411065b0:	dfc04715 	stw	ra,284(sp)
411065b4:	ddc04515 	stw	r23,276(sp)
411065b8:	dd404315 	stw	r21,268(sp)
411065bc:	d9002c15 	stw	r4,176(sp)
411065c0:	282f883a 	mov	r23,r5
411065c4:	302b883a 	mov	r21,r6
411065c8:	d9c02d15 	stw	r7,180(sp)
411065cc:	df004615 	stw	fp,280(sp)
411065d0:	dd804415 	stw	r22,272(sp)
411065d4:	dd004215 	stw	r20,264(sp)
411065d8:	dcc04115 	stw	r19,260(sp)
411065dc:	dc804015 	stw	r18,256(sp)
411065e0:	dc403f15 	stw	r17,252(sp)
411065e4:	dc003e15 	stw	r16,248(sp)
411065e8:	110b3c40 	call	4110b3c4 <_localeconv_r>
411065ec:	10800017 	ldw	r2,0(r2)
411065f0:	1009883a 	mov	r4,r2
411065f4:	d8803415 	stw	r2,208(sp)
411065f8:	11065140 	call	41106514 <strlen>
411065fc:	d8803715 	stw	r2,220(sp)
41106600:	d8802c17 	ldw	r2,176(sp)
41106604:	10000226 	beq	r2,zero,41106610 <___vfprintf_internal_r+0x64>
41106608:	10800e17 	ldw	r2,56(r2)
4110660c:	1000f926 	beq	r2,zero,411069f4 <___vfprintf_internal_r+0x448>
41106610:	b880030b 	ldhu	r2,12(r23)
41106614:	10c8000c 	andi	r3,r2,8192
41106618:	1800061e 	bne	r3,zero,41106634 <___vfprintf_internal_r+0x88>
4110661c:	b9001917 	ldw	r4,100(r23)
41106620:	00f7ffc4 	movi	r3,-8193
41106624:	10880014 	ori	r2,r2,8192
41106628:	20c6703a 	and	r3,r4,r3
4110662c:	b880030d 	sth	r2,12(r23)
41106630:	b8c01915 	stw	r3,100(r23)
41106634:	10c0020c 	andi	r3,r2,8
41106638:	1800c126 	beq	r3,zero,41106940 <___vfprintf_internal_r+0x394>
4110663c:	b8c00417 	ldw	r3,16(r23)
41106640:	1800bf26 	beq	r3,zero,41106940 <___vfprintf_internal_r+0x394>
41106644:	1080068c 	andi	r2,r2,26
41106648:	00c00284 	movi	r3,10
4110664c:	10c0c426 	beq	r2,r3,41106960 <___vfprintf_internal_r+0x3b4>
41106650:	d8c00404 	addi	r3,sp,16
41106654:	051044b4 	movhi	r20,16658
41106658:	d9001e04 	addi	r4,sp,120
4110665c:	a5235b84 	addi	r20,r20,-29330
41106660:	d8c01e15 	stw	r3,120(sp)
41106664:	d8002015 	stw	zero,128(sp)
41106668:	d8001f15 	stw	zero,124(sp)
4110666c:	d8003315 	stw	zero,204(sp)
41106670:	d8003615 	stw	zero,216(sp)
41106674:	d8003815 	stw	zero,224(sp)
41106678:	1811883a 	mov	r8,r3
4110667c:	d8003915 	stw	zero,228(sp)
41106680:	d8003a15 	stw	zero,232(sp)
41106684:	d8002f15 	stw	zero,188(sp)
41106688:	d9002815 	stw	r4,160(sp)
4110668c:	a8800007 	ldb	r2,0(r21)
41106690:	10027b26 	beq	r2,zero,41107080 <___vfprintf_internal_r+0xad4>
41106694:	00c00944 	movi	r3,37
41106698:	a821883a 	mov	r16,r21
4110669c:	10c0021e 	bne	r2,r3,411066a8 <___vfprintf_internal_r+0xfc>
411066a0:	00001406 	br	411066f4 <___vfprintf_internal_r+0x148>
411066a4:	10c00326 	beq	r2,r3,411066b4 <___vfprintf_internal_r+0x108>
411066a8:	84000044 	addi	r16,r16,1
411066ac:	80800007 	ldb	r2,0(r16)
411066b0:	103ffc1e 	bne	r2,zero,411066a4 <__reset+0xbb0e66a4>
411066b4:	8563c83a 	sub	r17,r16,r21
411066b8:	88000e26 	beq	r17,zero,411066f4 <___vfprintf_internal_r+0x148>
411066bc:	d8c02017 	ldw	r3,128(sp)
411066c0:	d8801f17 	ldw	r2,124(sp)
411066c4:	45400015 	stw	r21,0(r8)
411066c8:	1c47883a 	add	r3,r3,r17
411066cc:	10800044 	addi	r2,r2,1
411066d0:	d8c02015 	stw	r3,128(sp)
411066d4:	44400115 	stw	r17,4(r8)
411066d8:	d8801f15 	stw	r2,124(sp)
411066dc:	00c001c4 	movi	r3,7
411066e0:	1880a716 	blt	r3,r2,41106980 <___vfprintf_internal_r+0x3d4>
411066e4:	42000204 	addi	r8,r8,8
411066e8:	d9402f17 	ldw	r5,188(sp)
411066ec:	2c4b883a 	add	r5,r5,r17
411066f0:	d9402f15 	stw	r5,188(sp)
411066f4:	80800007 	ldb	r2,0(r16)
411066f8:	1000a826 	beq	r2,zero,4110699c <___vfprintf_internal_r+0x3f0>
411066fc:	84400047 	ldb	r17,1(r16)
41106700:	00bfffc4 	movi	r2,-1
41106704:	85400044 	addi	r21,r16,1
41106708:	d8002785 	stb	zero,158(sp)
4110670c:	0007883a 	mov	r3,zero
41106710:	000f883a 	mov	r7,zero
41106714:	d8802915 	stw	r2,164(sp)
41106718:	d8003115 	stw	zero,196(sp)
4110671c:	0025883a 	mov	r18,zero
41106720:	01401604 	movi	r5,88
41106724:	01800244 	movi	r6,9
41106728:	02800a84 	movi	r10,42
4110672c:	02401b04 	movi	r9,108
41106730:	ad400044 	addi	r21,r21,1
41106734:	88bff804 	addi	r2,r17,-32
41106738:	28830436 	bltu	r5,r2,4110734c <___vfprintf_internal_r+0xda0>
4110673c:	100490ba 	slli	r2,r2,2
41106740:	01104434 	movhi	r4,16656
41106744:	2119d504 	addi	r4,r4,26452
41106748:	1105883a 	add	r2,r2,r4
4110674c:	10800017 	ldw	r2,0(r2)
41106750:	1000683a 	jmp	r2
41106754:	4110726c 	andhi	r4,r8,16841
41106758:	4110734c 	andi	r4,r8,16845
4110675c:	4110734c 	andi	r4,r8,16845
41106760:	4110728c 	andi	r4,r8,16842
41106764:	4110734c 	andi	r4,r8,16845
41106768:	4110734c 	andi	r4,r8,16845
4110676c:	4110734c 	andi	r4,r8,16845
41106770:	4110734c 	andi	r4,r8,16845
41106774:	4110734c 	andi	r4,r8,16845
41106778:	4110734c 	andi	r4,r8,16845
4110677c:	41106a00 	call	441106a0 <__alt_mem_descriptor_memory+0x2f0fea0>
41106780:	411071a8 	cmpgeui	r4,r8,16838
41106784:	4110734c 	andi	r4,r8,16845
41106788:	411068c8 	cmpgei	r4,r8,16803
4110678c:	41106a28 	cmpgeui	r4,r8,16808
41106790:	4110734c 	andi	r4,r8,16845
41106794:	41106a68 	cmpgeui	r4,r8,16809
41106798:	41106a74 	orhi	r4,r8,16809
4110679c:	41106a74 	orhi	r4,r8,16809
411067a0:	41106a74 	orhi	r4,r8,16809
411067a4:	41106a74 	orhi	r4,r8,16809
411067a8:	41106a74 	orhi	r4,r8,16809
411067ac:	41106a74 	orhi	r4,r8,16809
411067b0:	41106a74 	orhi	r4,r8,16809
411067b4:	41106a74 	orhi	r4,r8,16809
411067b8:	41106a74 	orhi	r4,r8,16809
411067bc:	4110734c 	andi	r4,r8,16845
411067c0:	4110734c 	andi	r4,r8,16845
411067c4:	4110734c 	andi	r4,r8,16845
411067c8:	4110734c 	andi	r4,r8,16845
411067cc:	4110734c 	andi	r4,r8,16845
411067d0:	4110734c 	andi	r4,r8,16845
411067d4:	4110734c 	andi	r4,r8,16845
411067d8:	4110734c 	andi	r4,r8,16845
411067dc:	4110734c 	andi	r4,r8,16845
411067e0:	4110734c 	andi	r4,r8,16845
411067e4:	41106aa8 	cmpgeui	r4,r8,16810
411067e8:	41106b64 	muli	r4,r8,16813
411067ec:	4110734c 	andi	r4,r8,16845
411067f0:	41106b64 	muli	r4,r8,16813
411067f4:	4110734c 	andi	r4,r8,16845
411067f8:	4110734c 	andi	r4,r8,16845
411067fc:	4110734c 	andi	r4,r8,16845
41106800:	4110734c 	andi	r4,r8,16845
41106804:	41106c04 	addi	r4,r8,16816
41106808:	4110734c 	andi	r4,r8,16845
4110680c:	4110734c 	andi	r4,r8,16845
41106810:	41106c10 	cmplti	r4,r8,16816
41106814:	4110734c 	andi	r4,r8,16845
41106818:	4110734c 	andi	r4,r8,16845
4110681c:	4110734c 	andi	r4,r8,16845
41106820:	4110734c 	andi	r4,r8,16845
41106824:	4110734c 	andi	r4,r8,16845
41106828:	41107088 	cmpgei	r4,r8,16834
4110682c:	4110734c 	andi	r4,r8,16845
41106830:	4110734c 	andi	r4,r8,16845
41106834:	411070e8 	cmpgeui	r4,r8,16835
41106838:	4110734c 	andi	r4,r8,16845
4110683c:	4110734c 	andi	r4,r8,16845
41106840:	4110734c 	andi	r4,r8,16845
41106844:	4110734c 	andi	r4,r8,16845
41106848:	4110734c 	andi	r4,r8,16845
4110684c:	4110734c 	andi	r4,r8,16845
41106850:	4110734c 	andi	r4,r8,16845
41106854:	4110734c 	andi	r4,r8,16845
41106858:	4110734c 	andi	r4,r8,16845
4110685c:	4110734c 	andi	r4,r8,16845
41106860:	411072f8 	rdprs	r4,r8,16843
41106864:	41107298 	cmpnei	r4,r8,16842
41106868:	41106b64 	muli	r4,r8,16813
4110686c:	41106b64 	muli	r4,r8,16813
41106870:	41106b64 	muli	r4,r8,16813
41106874:	411072a8 	cmpgeui	r4,r8,16842
41106878:	41107298 	cmpnei	r4,r8,16842
4110687c:	4110734c 	andi	r4,r8,16845
41106880:	4110734c 	andi	r4,r8,16845
41106884:	411072b4 	orhi	r4,r8,16842
41106888:	4110734c 	andi	r4,r8,16845
4110688c:	411072c4 	addi	r4,r8,16843
41106890:	41107198 	cmpnei	r4,r8,16838
41106894:	411068d4 	ori	r4,r8,16803
41106898:	411071b8 	rdprs	r4,r8,16838
4110689c:	4110734c 	andi	r4,r8,16845
411068a0:	411071c4 	addi	r4,r8,16839
411068a4:	4110734c 	andi	r4,r8,16845
411068a8:	41107220 	cmpeqi	r4,r8,16840
411068ac:	4110734c 	andi	r4,r8,16845
411068b0:	4110734c 	andi	r4,r8,16845
411068b4:	41107230 	cmpltui	r4,r8,16840
411068b8:	d9003117 	ldw	r4,196(sp)
411068bc:	d8802d15 	stw	r2,180(sp)
411068c0:	0109c83a 	sub	r4,zero,r4
411068c4:	d9003115 	stw	r4,196(sp)
411068c8:	94800114 	ori	r18,r18,4
411068cc:	ac400007 	ldb	r17,0(r21)
411068d0:	003f9706 	br	41106730 <__reset+0xbb0e6730>
411068d4:	00800c04 	movi	r2,48
411068d8:	d9002d17 	ldw	r4,180(sp)
411068dc:	d9402917 	ldw	r5,164(sp)
411068e0:	d8802705 	stb	r2,156(sp)
411068e4:	00801e04 	movi	r2,120
411068e8:	d8802745 	stb	r2,157(sp)
411068ec:	d8002785 	stb	zero,158(sp)
411068f0:	20c00104 	addi	r3,r4,4
411068f4:	24c00017 	ldw	r19,0(r4)
411068f8:	002d883a 	mov	r22,zero
411068fc:	90800094 	ori	r2,r18,2
41106900:	28029a16 	blt	r5,zero,4110736c <___vfprintf_internal_r+0xdc0>
41106904:	00bfdfc4 	movi	r2,-129
41106908:	90a4703a 	and	r18,r18,r2
4110690c:	d8c02d15 	stw	r3,180(sp)
41106910:	94800094 	ori	r18,r18,2
41106914:	9802871e 	bne	r19,zero,41107334 <___vfprintf_internal_r+0xd88>
41106918:	009044b4 	movhi	r2,16658
4110691c:	10a35404 	addi	r2,r2,-29360
41106920:	d8803915 	stw	r2,228(sp)
41106924:	04401e04 	movi	r17,120
41106928:	d8802917 	ldw	r2,164(sp)
4110692c:	0039883a 	mov	fp,zero
41106930:	1001e926 	beq	r2,zero,411070d8 <___vfprintf_internal_r+0xb2c>
41106934:	0027883a 	mov	r19,zero
41106938:	002d883a 	mov	r22,zero
4110693c:	00020506 	br	41107154 <___vfprintf_internal_r+0xba8>
41106940:	d9002c17 	ldw	r4,176(sp)
41106944:	b80b883a 	mov	r5,r23
41106948:	110887c0 	call	4110887c <__swsetup_r>
4110694c:	1005ac1e 	bne	r2,zero,41108000 <___vfprintf_internal_r+0x1a54>
41106950:	b880030b 	ldhu	r2,12(r23)
41106954:	00c00284 	movi	r3,10
41106958:	1080068c 	andi	r2,r2,26
4110695c:	10ff3c1e 	bne	r2,r3,41106650 <__reset+0xbb0e6650>
41106960:	b880038f 	ldh	r2,14(r23)
41106964:	103f3a16 	blt	r2,zero,41106650 <__reset+0xbb0e6650>
41106968:	d9c02d17 	ldw	r7,180(sp)
4110696c:	d9002c17 	ldw	r4,176(sp)
41106970:	a80d883a 	mov	r6,r21
41106974:	b80b883a 	mov	r5,r23
41106978:	11087c00 	call	411087c0 <__sbprintf>
4110697c:	00001106 	br	411069c4 <___vfprintf_internal_r+0x418>
41106980:	d9002c17 	ldw	r4,176(sp)
41106984:	d9801e04 	addi	r6,sp,120
41106988:	b80b883a 	mov	r5,r23
4110698c:	110dbc80 	call	4110dbc8 <__sprint_r>
41106990:	1000081e 	bne	r2,zero,411069b4 <___vfprintf_internal_r+0x408>
41106994:	da000404 	addi	r8,sp,16
41106998:	003f5306 	br	411066e8 <__reset+0xbb0e66e8>
4110699c:	d8802017 	ldw	r2,128(sp)
411069a0:	10000426 	beq	r2,zero,411069b4 <___vfprintf_internal_r+0x408>
411069a4:	d9002c17 	ldw	r4,176(sp)
411069a8:	d9801e04 	addi	r6,sp,120
411069ac:	b80b883a 	mov	r5,r23
411069b0:	110dbc80 	call	4110dbc8 <__sprint_r>
411069b4:	b880030b 	ldhu	r2,12(r23)
411069b8:	1080100c 	andi	r2,r2,64
411069bc:	1005901e 	bne	r2,zero,41108000 <___vfprintf_internal_r+0x1a54>
411069c0:	d8802f17 	ldw	r2,188(sp)
411069c4:	dfc04717 	ldw	ra,284(sp)
411069c8:	df004617 	ldw	fp,280(sp)
411069cc:	ddc04517 	ldw	r23,276(sp)
411069d0:	dd804417 	ldw	r22,272(sp)
411069d4:	dd404317 	ldw	r21,268(sp)
411069d8:	dd004217 	ldw	r20,264(sp)
411069dc:	dcc04117 	ldw	r19,260(sp)
411069e0:	dc804017 	ldw	r18,256(sp)
411069e4:	dc403f17 	ldw	r17,252(sp)
411069e8:	dc003e17 	ldw	r16,248(sp)
411069ec:	dec04804 	addi	sp,sp,288
411069f0:	f800283a 	ret
411069f4:	d9002c17 	ldw	r4,176(sp)
411069f8:	110a8500 	call	4110a850 <__sinit>
411069fc:	003f0406 	br	41106610 <__reset+0xbb0e6610>
41106a00:	d8802d17 	ldw	r2,180(sp)
41106a04:	d9002d17 	ldw	r4,180(sp)
41106a08:	10800017 	ldw	r2,0(r2)
41106a0c:	d8803115 	stw	r2,196(sp)
41106a10:	20800104 	addi	r2,r4,4
41106a14:	d9003117 	ldw	r4,196(sp)
41106a18:	203fa716 	blt	r4,zero,411068b8 <__reset+0xbb0e68b8>
41106a1c:	d8802d15 	stw	r2,180(sp)
41106a20:	ac400007 	ldb	r17,0(r21)
41106a24:	003f4206 	br	41106730 <__reset+0xbb0e6730>
41106a28:	ac400007 	ldb	r17,0(r21)
41106a2c:	aac00044 	addi	r11,r21,1
41106a30:	8a872826 	beq	r17,r10,411086d4 <___vfprintf_internal_r+0x2128>
41106a34:	88bff404 	addi	r2,r17,-48
41106a38:	0009883a 	mov	r4,zero
41106a3c:	30867d36 	bltu	r6,r2,41108434 <___vfprintf_internal_r+0x1e88>
41106a40:	5c400007 	ldb	r17,0(r11)
41106a44:	210002a4 	muli	r4,r4,10
41106a48:	5d400044 	addi	r21,r11,1
41106a4c:	a817883a 	mov	r11,r21
41106a50:	2089883a 	add	r4,r4,r2
41106a54:	88bff404 	addi	r2,r17,-48
41106a58:	30bff92e 	bgeu	r6,r2,41106a40 <__reset+0xbb0e6a40>
41106a5c:	2005c916 	blt	r4,zero,41108184 <___vfprintf_internal_r+0x1bd8>
41106a60:	d9002915 	stw	r4,164(sp)
41106a64:	003f3306 	br	41106734 <__reset+0xbb0e6734>
41106a68:	94802014 	ori	r18,r18,128
41106a6c:	ac400007 	ldb	r17,0(r21)
41106a70:	003f2f06 	br	41106730 <__reset+0xbb0e6730>
41106a74:	a809883a 	mov	r4,r21
41106a78:	d8003115 	stw	zero,196(sp)
41106a7c:	88bff404 	addi	r2,r17,-48
41106a80:	0017883a 	mov	r11,zero
41106a84:	24400007 	ldb	r17,0(r4)
41106a88:	5ac002a4 	muli	r11,r11,10
41106a8c:	ad400044 	addi	r21,r21,1
41106a90:	a809883a 	mov	r4,r21
41106a94:	12d7883a 	add	r11,r2,r11
41106a98:	88bff404 	addi	r2,r17,-48
41106a9c:	30bff92e 	bgeu	r6,r2,41106a84 <__reset+0xbb0e6a84>
41106aa0:	dac03115 	stw	r11,196(sp)
41106aa4:	003f2306 	br	41106734 <__reset+0xbb0e6734>
41106aa8:	18c03fcc 	andi	r3,r3,255
41106aac:	18072b1e 	bne	r3,zero,4110875c <___vfprintf_internal_r+0x21b0>
41106ab0:	94800414 	ori	r18,r18,16
41106ab4:	9080080c 	andi	r2,r18,32
41106ab8:	10037b26 	beq	r2,zero,411078a8 <___vfprintf_internal_r+0x12fc>
41106abc:	d9402d17 	ldw	r5,180(sp)
41106ac0:	28800117 	ldw	r2,4(r5)
41106ac4:	2cc00017 	ldw	r19,0(r5)
41106ac8:	29400204 	addi	r5,r5,8
41106acc:	d9402d15 	stw	r5,180(sp)
41106ad0:	102d883a 	mov	r22,r2
41106ad4:	10044b16 	blt	r2,zero,41107c04 <___vfprintf_internal_r+0x1658>
41106ad8:	d9402917 	ldw	r5,164(sp)
41106adc:	df002783 	ldbu	fp,158(sp)
41106ae0:	2803bc16 	blt	r5,zero,411079d4 <___vfprintf_internal_r+0x1428>
41106ae4:	00ffdfc4 	movi	r3,-129
41106ae8:	9d84b03a 	or	r2,r19,r22
41106aec:	90e4703a 	and	r18,r18,r3
41106af0:	10017726 	beq	r2,zero,411070d0 <___vfprintf_internal_r+0xb24>
41106af4:	b0038326 	beq	r22,zero,41107904 <___vfprintf_internal_r+0x1358>
41106af8:	dc402a15 	stw	r17,168(sp)
41106afc:	dc001e04 	addi	r16,sp,120
41106b00:	b023883a 	mov	r17,r22
41106b04:	402d883a 	mov	r22,r8
41106b08:	9809883a 	mov	r4,r19
41106b0c:	880b883a 	mov	r5,r17
41106b10:	01800284 	movi	r6,10
41106b14:	000f883a 	mov	r7,zero
41106b18:	110ffc00 	call	4110ffc0 <__umoddi3>
41106b1c:	10800c04 	addi	r2,r2,48
41106b20:	843fffc4 	addi	r16,r16,-1
41106b24:	9809883a 	mov	r4,r19
41106b28:	880b883a 	mov	r5,r17
41106b2c:	80800005 	stb	r2,0(r16)
41106b30:	01800284 	movi	r6,10
41106b34:	000f883a 	mov	r7,zero
41106b38:	110fa480 	call	4110fa48 <__udivdi3>
41106b3c:	1027883a 	mov	r19,r2
41106b40:	10c4b03a 	or	r2,r2,r3
41106b44:	1823883a 	mov	r17,r3
41106b48:	103fef1e 	bne	r2,zero,41106b08 <__reset+0xbb0e6b08>
41106b4c:	d8c02817 	ldw	r3,160(sp)
41106b50:	dc402a17 	ldw	r17,168(sp)
41106b54:	b011883a 	mov	r8,r22
41106b58:	1c07c83a 	sub	r3,r3,r16
41106b5c:	d8c02e15 	stw	r3,184(sp)
41106b60:	00005906 	br	41106cc8 <___vfprintf_internal_r+0x71c>
41106b64:	18c03fcc 	andi	r3,r3,255
41106b68:	1806fa1e 	bne	r3,zero,41108754 <___vfprintf_internal_r+0x21a8>
41106b6c:	9080020c 	andi	r2,r18,8
41106b70:	10048a26 	beq	r2,zero,41107d9c <___vfprintf_internal_r+0x17f0>
41106b74:	d8c02d17 	ldw	r3,180(sp)
41106b78:	d9002d17 	ldw	r4,180(sp)
41106b7c:	d9402d17 	ldw	r5,180(sp)
41106b80:	18c00017 	ldw	r3,0(r3)
41106b84:	21000117 	ldw	r4,4(r4)
41106b88:	29400204 	addi	r5,r5,8
41106b8c:	d8c03615 	stw	r3,216(sp)
41106b90:	d9003815 	stw	r4,224(sp)
41106b94:	d9402d15 	stw	r5,180(sp)
41106b98:	d9003617 	ldw	r4,216(sp)
41106b9c:	d9403817 	ldw	r5,224(sp)
41106ba0:	da003d15 	stw	r8,244(sp)
41106ba4:	04000044 	movi	r16,1
41106ba8:	110d7ec0 	call	4110d7ec <__fpclassifyd>
41106bac:	da003d17 	ldw	r8,244(sp)
41106bb0:	14041f1e 	bne	r2,r16,41107c30 <___vfprintf_internal_r+0x1684>
41106bb4:	d9003617 	ldw	r4,216(sp)
41106bb8:	d9403817 	ldw	r5,224(sp)
41106bbc:	000d883a 	mov	r6,zero
41106bc0:	000f883a 	mov	r7,zero
41106bc4:	11119a40 	call	411119a4 <__ledf2>
41106bc8:	da003d17 	ldw	r8,244(sp)
41106bcc:	1005be16 	blt	r2,zero,411082c8 <___vfprintf_internal_r+0x1d1c>
41106bd0:	df002783 	ldbu	fp,158(sp)
41106bd4:	008011c4 	movi	r2,71
41106bd8:	1445330e 	bge	r2,r17,411080a8 <___vfprintf_internal_r+0x1afc>
41106bdc:	041044b4 	movhi	r16,16658
41106be0:	84234c04 	addi	r16,r16,-29392
41106be4:	00c000c4 	movi	r3,3
41106be8:	00bfdfc4 	movi	r2,-129
41106bec:	d8c02a15 	stw	r3,168(sp)
41106bf0:	90a4703a 	and	r18,r18,r2
41106bf4:	d8c02e15 	stw	r3,184(sp)
41106bf8:	d8002915 	stw	zero,164(sp)
41106bfc:	d8003215 	stw	zero,200(sp)
41106c00:	00003706 	br	41106ce0 <___vfprintf_internal_r+0x734>
41106c04:	94800214 	ori	r18,r18,8
41106c08:	ac400007 	ldb	r17,0(r21)
41106c0c:	003ec806 	br	41106730 <__reset+0xbb0e6730>
41106c10:	18c03fcc 	andi	r3,r3,255
41106c14:	1806db1e 	bne	r3,zero,41108784 <___vfprintf_internal_r+0x21d8>
41106c18:	94800414 	ori	r18,r18,16
41106c1c:	9080080c 	andi	r2,r18,32
41106c20:	1002d826 	beq	r2,zero,41107784 <___vfprintf_internal_r+0x11d8>
41106c24:	d9402d17 	ldw	r5,180(sp)
41106c28:	d8c02917 	ldw	r3,164(sp)
41106c2c:	d8002785 	stb	zero,158(sp)
41106c30:	28800204 	addi	r2,r5,8
41106c34:	2cc00017 	ldw	r19,0(r5)
41106c38:	2d800117 	ldw	r22,4(r5)
41106c3c:	18048f16 	blt	r3,zero,41107e7c <___vfprintf_internal_r+0x18d0>
41106c40:	013fdfc4 	movi	r4,-129
41106c44:	9d86b03a 	or	r3,r19,r22
41106c48:	d8802d15 	stw	r2,180(sp)
41106c4c:	9124703a 	and	r18,r18,r4
41106c50:	1802d91e 	bne	r3,zero,411077b8 <___vfprintf_internal_r+0x120c>
41106c54:	d8c02917 	ldw	r3,164(sp)
41106c58:	0039883a 	mov	fp,zero
41106c5c:	1805c326 	beq	r3,zero,4110836c <___vfprintf_internal_r+0x1dc0>
41106c60:	0027883a 	mov	r19,zero
41106c64:	002d883a 	mov	r22,zero
41106c68:	dc001e04 	addi	r16,sp,120
41106c6c:	9806d0fa 	srli	r3,r19,3
41106c70:	b008977a 	slli	r4,r22,29
41106c74:	b02cd0fa 	srli	r22,r22,3
41106c78:	9cc001cc 	andi	r19,r19,7
41106c7c:	98800c04 	addi	r2,r19,48
41106c80:	843fffc4 	addi	r16,r16,-1
41106c84:	20e6b03a 	or	r19,r4,r3
41106c88:	80800005 	stb	r2,0(r16)
41106c8c:	9d86b03a 	or	r3,r19,r22
41106c90:	183ff61e 	bne	r3,zero,41106c6c <__reset+0xbb0e6c6c>
41106c94:	90c0004c 	andi	r3,r18,1
41106c98:	18013b26 	beq	r3,zero,41107188 <___vfprintf_internal_r+0xbdc>
41106c9c:	10803fcc 	andi	r2,r2,255
41106ca0:	1080201c 	xori	r2,r2,128
41106ca4:	10bfe004 	addi	r2,r2,-128
41106ca8:	00c00c04 	movi	r3,48
41106cac:	10c13626 	beq	r2,r3,41107188 <___vfprintf_internal_r+0xbdc>
41106cb0:	80ffffc5 	stb	r3,-1(r16)
41106cb4:	d8c02817 	ldw	r3,160(sp)
41106cb8:	80bfffc4 	addi	r2,r16,-1
41106cbc:	1021883a 	mov	r16,r2
41106cc0:	1887c83a 	sub	r3,r3,r2
41106cc4:	d8c02e15 	stw	r3,184(sp)
41106cc8:	d8802e17 	ldw	r2,184(sp)
41106ccc:	d9002917 	ldw	r4,164(sp)
41106cd0:	1100010e 	bge	r2,r4,41106cd8 <___vfprintf_internal_r+0x72c>
41106cd4:	2005883a 	mov	r2,r4
41106cd8:	d8802a15 	stw	r2,168(sp)
41106cdc:	d8003215 	stw	zero,200(sp)
41106ce0:	e7003fcc 	andi	fp,fp,255
41106ce4:	e700201c 	xori	fp,fp,128
41106ce8:	e73fe004 	addi	fp,fp,-128
41106cec:	e0000326 	beq	fp,zero,41106cfc <___vfprintf_internal_r+0x750>
41106cf0:	d8c02a17 	ldw	r3,168(sp)
41106cf4:	18c00044 	addi	r3,r3,1
41106cf8:	d8c02a15 	stw	r3,168(sp)
41106cfc:	90c0008c 	andi	r3,r18,2
41106d00:	d8c02b15 	stw	r3,172(sp)
41106d04:	18000326 	beq	r3,zero,41106d14 <___vfprintf_internal_r+0x768>
41106d08:	d8c02a17 	ldw	r3,168(sp)
41106d0c:	18c00084 	addi	r3,r3,2
41106d10:	d8c02a15 	stw	r3,168(sp)
41106d14:	90c0210c 	andi	r3,r18,132
41106d18:	d8c03015 	stw	r3,192(sp)
41106d1c:	1801a31e 	bne	r3,zero,411073ac <___vfprintf_internal_r+0xe00>
41106d20:	d9003117 	ldw	r4,196(sp)
41106d24:	d8c02a17 	ldw	r3,168(sp)
41106d28:	20e7c83a 	sub	r19,r4,r3
41106d2c:	04c19f0e 	bge	zero,r19,411073ac <___vfprintf_internal_r+0xe00>
41106d30:	02400404 	movi	r9,16
41106d34:	d8c02017 	ldw	r3,128(sp)
41106d38:	d8801f17 	ldw	r2,124(sp)
41106d3c:	4cc50d0e 	bge	r9,r19,41108174 <___vfprintf_internal_r+0x1bc8>
41106d40:	015044b4 	movhi	r5,16658
41106d44:	29635f84 	addi	r5,r5,-29314
41106d48:	dc403b15 	stw	r17,236(sp)
41106d4c:	d9403515 	stw	r5,212(sp)
41106d50:	9823883a 	mov	r17,r19
41106d54:	482d883a 	mov	r22,r9
41106d58:	9027883a 	mov	r19,r18
41106d5c:	070001c4 	movi	fp,7
41106d60:	8025883a 	mov	r18,r16
41106d64:	dc002c17 	ldw	r16,176(sp)
41106d68:	00000306 	br	41106d78 <___vfprintf_internal_r+0x7cc>
41106d6c:	8c7ffc04 	addi	r17,r17,-16
41106d70:	42000204 	addi	r8,r8,8
41106d74:	b440130e 	bge	r22,r17,41106dc4 <___vfprintf_internal_r+0x818>
41106d78:	011044b4 	movhi	r4,16658
41106d7c:	18c00404 	addi	r3,r3,16
41106d80:	10800044 	addi	r2,r2,1
41106d84:	21235f84 	addi	r4,r4,-29314
41106d88:	41000015 	stw	r4,0(r8)
41106d8c:	45800115 	stw	r22,4(r8)
41106d90:	d8c02015 	stw	r3,128(sp)
41106d94:	d8801f15 	stw	r2,124(sp)
41106d98:	e0bff40e 	bge	fp,r2,41106d6c <__reset+0xbb0e6d6c>
41106d9c:	d9801e04 	addi	r6,sp,120
41106da0:	b80b883a 	mov	r5,r23
41106da4:	8009883a 	mov	r4,r16
41106da8:	110dbc80 	call	4110dbc8 <__sprint_r>
41106dac:	103f011e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41106db0:	8c7ffc04 	addi	r17,r17,-16
41106db4:	d8c02017 	ldw	r3,128(sp)
41106db8:	d8801f17 	ldw	r2,124(sp)
41106dbc:	da000404 	addi	r8,sp,16
41106dc0:	b47fed16 	blt	r22,r17,41106d78 <__reset+0xbb0e6d78>
41106dc4:	9021883a 	mov	r16,r18
41106dc8:	9825883a 	mov	r18,r19
41106dcc:	8827883a 	mov	r19,r17
41106dd0:	dc403b17 	ldw	r17,236(sp)
41106dd4:	d9403517 	ldw	r5,212(sp)
41106dd8:	98c7883a 	add	r3,r19,r3
41106ddc:	10800044 	addi	r2,r2,1
41106de0:	41400015 	stw	r5,0(r8)
41106de4:	44c00115 	stw	r19,4(r8)
41106de8:	d8c02015 	stw	r3,128(sp)
41106dec:	d8801f15 	stw	r2,124(sp)
41106df0:	010001c4 	movi	r4,7
41106df4:	2082a316 	blt	r4,r2,41107884 <___vfprintf_internal_r+0x12d8>
41106df8:	df002787 	ldb	fp,158(sp)
41106dfc:	42000204 	addi	r8,r8,8
41106e00:	e0000c26 	beq	fp,zero,41106e34 <___vfprintf_internal_r+0x888>
41106e04:	d8801f17 	ldw	r2,124(sp)
41106e08:	d9002784 	addi	r4,sp,158
41106e0c:	18c00044 	addi	r3,r3,1
41106e10:	10800044 	addi	r2,r2,1
41106e14:	41000015 	stw	r4,0(r8)
41106e18:	01000044 	movi	r4,1
41106e1c:	41000115 	stw	r4,4(r8)
41106e20:	d8c02015 	stw	r3,128(sp)
41106e24:	d8801f15 	stw	r2,124(sp)
41106e28:	010001c4 	movi	r4,7
41106e2c:	20823c16 	blt	r4,r2,41107720 <___vfprintf_internal_r+0x1174>
41106e30:	42000204 	addi	r8,r8,8
41106e34:	d8802b17 	ldw	r2,172(sp)
41106e38:	10000c26 	beq	r2,zero,41106e6c <___vfprintf_internal_r+0x8c0>
41106e3c:	d8801f17 	ldw	r2,124(sp)
41106e40:	d9002704 	addi	r4,sp,156
41106e44:	18c00084 	addi	r3,r3,2
41106e48:	10800044 	addi	r2,r2,1
41106e4c:	41000015 	stw	r4,0(r8)
41106e50:	01000084 	movi	r4,2
41106e54:	41000115 	stw	r4,4(r8)
41106e58:	d8c02015 	stw	r3,128(sp)
41106e5c:	d8801f15 	stw	r2,124(sp)
41106e60:	010001c4 	movi	r4,7
41106e64:	20823616 	blt	r4,r2,41107740 <___vfprintf_internal_r+0x1194>
41106e68:	42000204 	addi	r8,r8,8
41106e6c:	d9003017 	ldw	r4,192(sp)
41106e70:	00802004 	movi	r2,128
41106e74:	20819926 	beq	r4,r2,411074dc <___vfprintf_internal_r+0xf30>
41106e78:	d9402917 	ldw	r5,164(sp)
41106e7c:	d8802e17 	ldw	r2,184(sp)
41106e80:	28adc83a 	sub	r22,r5,r2
41106e84:	0580310e 	bge	zero,r22,41106f4c <___vfprintf_internal_r+0x9a0>
41106e88:	07000404 	movi	fp,16
41106e8c:	d8801f17 	ldw	r2,124(sp)
41106e90:	e584140e 	bge	fp,r22,41107ee4 <___vfprintf_internal_r+0x1938>
41106e94:	015044b4 	movhi	r5,16658
41106e98:	29635b84 	addi	r5,r5,-29330
41106e9c:	dc402915 	stw	r17,164(sp)
41106ea0:	d9402b15 	stw	r5,172(sp)
41106ea4:	b023883a 	mov	r17,r22
41106ea8:	04c001c4 	movi	r19,7
41106eac:	a82d883a 	mov	r22,r21
41106eb0:	902b883a 	mov	r21,r18
41106eb4:	8025883a 	mov	r18,r16
41106eb8:	dc002c17 	ldw	r16,176(sp)
41106ebc:	00000306 	br	41106ecc <___vfprintf_internal_r+0x920>
41106ec0:	8c7ffc04 	addi	r17,r17,-16
41106ec4:	42000204 	addi	r8,r8,8
41106ec8:	e440110e 	bge	fp,r17,41106f10 <___vfprintf_internal_r+0x964>
41106ecc:	18c00404 	addi	r3,r3,16
41106ed0:	10800044 	addi	r2,r2,1
41106ed4:	45000015 	stw	r20,0(r8)
41106ed8:	47000115 	stw	fp,4(r8)
41106edc:	d8c02015 	stw	r3,128(sp)
41106ee0:	d8801f15 	stw	r2,124(sp)
41106ee4:	98bff60e 	bge	r19,r2,41106ec0 <__reset+0xbb0e6ec0>
41106ee8:	d9801e04 	addi	r6,sp,120
41106eec:	b80b883a 	mov	r5,r23
41106ef0:	8009883a 	mov	r4,r16
41106ef4:	110dbc80 	call	4110dbc8 <__sprint_r>
41106ef8:	103eae1e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41106efc:	8c7ffc04 	addi	r17,r17,-16
41106f00:	d8c02017 	ldw	r3,128(sp)
41106f04:	d8801f17 	ldw	r2,124(sp)
41106f08:	da000404 	addi	r8,sp,16
41106f0c:	e47fef16 	blt	fp,r17,41106ecc <__reset+0xbb0e6ecc>
41106f10:	9021883a 	mov	r16,r18
41106f14:	a825883a 	mov	r18,r21
41106f18:	b02b883a 	mov	r21,r22
41106f1c:	882d883a 	mov	r22,r17
41106f20:	dc402917 	ldw	r17,164(sp)
41106f24:	d9002b17 	ldw	r4,172(sp)
41106f28:	1d87883a 	add	r3,r3,r22
41106f2c:	10800044 	addi	r2,r2,1
41106f30:	41000015 	stw	r4,0(r8)
41106f34:	45800115 	stw	r22,4(r8)
41106f38:	d8c02015 	stw	r3,128(sp)
41106f3c:	d8801f15 	stw	r2,124(sp)
41106f40:	010001c4 	movi	r4,7
41106f44:	2081ee16 	blt	r4,r2,41107700 <___vfprintf_internal_r+0x1154>
41106f48:	42000204 	addi	r8,r8,8
41106f4c:	9080400c 	andi	r2,r18,256
41106f50:	1001181e 	bne	r2,zero,411073b4 <___vfprintf_internal_r+0xe08>
41106f54:	d9402e17 	ldw	r5,184(sp)
41106f58:	d8801f17 	ldw	r2,124(sp)
41106f5c:	44000015 	stw	r16,0(r8)
41106f60:	1947883a 	add	r3,r3,r5
41106f64:	10800044 	addi	r2,r2,1
41106f68:	41400115 	stw	r5,4(r8)
41106f6c:	d8c02015 	stw	r3,128(sp)
41106f70:	d8801f15 	stw	r2,124(sp)
41106f74:	010001c4 	movi	r4,7
41106f78:	2081d316 	blt	r4,r2,411076c8 <___vfprintf_internal_r+0x111c>
41106f7c:	42000204 	addi	r8,r8,8
41106f80:	9480010c 	andi	r18,r18,4
41106f84:	90003226 	beq	r18,zero,41107050 <___vfprintf_internal_r+0xaa4>
41106f88:	d9403117 	ldw	r5,196(sp)
41106f8c:	d8802a17 	ldw	r2,168(sp)
41106f90:	28a1c83a 	sub	r16,r5,r2
41106f94:	04002e0e 	bge	zero,r16,41107050 <___vfprintf_internal_r+0xaa4>
41106f98:	04400404 	movi	r17,16
41106f9c:	d8801f17 	ldw	r2,124(sp)
41106fa0:	8c04a20e 	bge	r17,r16,4110822c <___vfprintf_internal_r+0x1c80>
41106fa4:	015044b4 	movhi	r5,16658
41106fa8:	29635f84 	addi	r5,r5,-29314
41106fac:	d9403515 	stw	r5,212(sp)
41106fb0:	048001c4 	movi	r18,7
41106fb4:	dcc02c17 	ldw	r19,176(sp)
41106fb8:	00000306 	br	41106fc8 <___vfprintf_internal_r+0xa1c>
41106fbc:	843ffc04 	addi	r16,r16,-16
41106fc0:	42000204 	addi	r8,r8,8
41106fc4:	8c00130e 	bge	r17,r16,41107014 <___vfprintf_internal_r+0xa68>
41106fc8:	011044b4 	movhi	r4,16658
41106fcc:	18c00404 	addi	r3,r3,16
41106fd0:	10800044 	addi	r2,r2,1
41106fd4:	21235f84 	addi	r4,r4,-29314
41106fd8:	41000015 	stw	r4,0(r8)
41106fdc:	44400115 	stw	r17,4(r8)
41106fe0:	d8c02015 	stw	r3,128(sp)
41106fe4:	d8801f15 	stw	r2,124(sp)
41106fe8:	90bff40e 	bge	r18,r2,41106fbc <__reset+0xbb0e6fbc>
41106fec:	d9801e04 	addi	r6,sp,120
41106ff0:	b80b883a 	mov	r5,r23
41106ff4:	9809883a 	mov	r4,r19
41106ff8:	110dbc80 	call	4110dbc8 <__sprint_r>
41106ffc:	103e6d1e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107000:	843ffc04 	addi	r16,r16,-16
41107004:	d8c02017 	ldw	r3,128(sp)
41107008:	d8801f17 	ldw	r2,124(sp)
4110700c:	da000404 	addi	r8,sp,16
41107010:	8c3fed16 	blt	r17,r16,41106fc8 <__reset+0xbb0e6fc8>
41107014:	d9403517 	ldw	r5,212(sp)
41107018:	1c07883a 	add	r3,r3,r16
4110701c:	10800044 	addi	r2,r2,1
41107020:	41400015 	stw	r5,0(r8)
41107024:	44000115 	stw	r16,4(r8)
41107028:	d8c02015 	stw	r3,128(sp)
4110702c:	d8801f15 	stw	r2,124(sp)
41107030:	010001c4 	movi	r4,7
41107034:	2080060e 	bge	r4,r2,41107050 <___vfprintf_internal_r+0xaa4>
41107038:	d9002c17 	ldw	r4,176(sp)
4110703c:	d9801e04 	addi	r6,sp,120
41107040:	b80b883a 	mov	r5,r23
41107044:	110dbc80 	call	4110dbc8 <__sprint_r>
41107048:	103e5a1e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
4110704c:	d8c02017 	ldw	r3,128(sp)
41107050:	d8803117 	ldw	r2,196(sp)
41107054:	d9002a17 	ldw	r4,168(sp)
41107058:	1100010e 	bge	r2,r4,41107060 <___vfprintf_internal_r+0xab4>
4110705c:	2005883a 	mov	r2,r4
41107060:	d9402f17 	ldw	r5,188(sp)
41107064:	288b883a 	add	r5,r5,r2
41107068:	d9402f15 	stw	r5,188(sp)
4110706c:	18019e1e 	bne	r3,zero,411076e8 <___vfprintf_internal_r+0x113c>
41107070:	a8800007 	ldb	r2,0(r21)
41107074:	d8001f15 	stw	zero,124(sp)
41107078:	da000404 	addi	r8,sp,16
4110707c:	103d851e 	bne	r2,zero,41106694 <__reset+0xbb0e6694>
41107080:	a821883a 	mov	r16,r21
41107084:	003d9b06 	br	411066f4 <__reset+0xbb0e66f4>
41107088:	18c03fcc 	andi	r3,r3,255
4110708c:	1805c11e 	bne	r3,zero,41108794 <___vfprintf_internal_r+0x21e8>
41107090:	94800414 	ori	r18,r18,16
41107094:	9080080c 	andi	r2,r18,32
41107098:	10020c26 	beq	r2,zero,411078cc <___vfprintf_internal_r+0x1320>
4110709c:	d8802d17 	ldw	r2,180(sp)
411070a0:	d9002917 	ldw	r4,164(sp)
411070a4:	d8002785 	stb	zero,158(sp)
411070a8:	10c00204 	addi	r3,r2,8
411070ac:	14c00017 	ldw	r19,0(r2)
411070b0:	15800117 	ldw	r22,4(r2)
411070b4:	20040f16 	blt	r4,zero,411080f4 <___vfprintf_internal_r+0x1b48>
411070b8:	013fdfc4 	movi	r4,-129
411070bc:	9d84b03a 	or	r2,r19,r22
411070c0:	d8c02d15 	stw	r3,180(sp)
411070c4:	9124703a 	and	r18,r18,r4
411070c8:	0039883a 	mov	fp,zero
411070cc:	103e891e 	bne	r2,zero,41106af4 <__reset+0xbb0e6af4>
411070d0:	d9002917 	ldw	r4,164(sp)
411070d4:	2002c11e 	bne	r4,zero,41107bdc <___vfprintf_internal_r+0x1630>
411070d8:	d8002915 	stw	zero,164(sp)
411070dc:	d8002e15 	stw	zero,184(sp)
411070e0:	dc001e04 	addi	r16,sp,120
411070e4:	003ef806 	br	41106cc8 <__reset+0xbb0e6cc8>
411070e8:	18c03fcc 	andi	r3,r3,255
411070ec:	18059d1e 	bne	r3,zero,41108764 <___vfprintf_internal_r+0x21b8>
411070f0:	015044b4 	movhi	r5,16658
411070f4:	29634f04 	addi	r5,r5,-29380
411070f8:	d9403915 	stw	r5,228(sp)
411070fc:	9080080c 	andi	r2,r18,32
41107100:	10005226 	beq	r2,zero,4110724c <___vfprintf_internal_r+0xca0>
41107104:	d8802d17 	ldw	r2,180(sp)
41107108:	14c00017 	ldw	r19,0(r2)
4110710c:	15800117 	ldw	r22,4(r2)
41107110:	10800204 	addi	r2,r2,8
41107114:	d8802d15 	stw	r2,180(sp)
41107118:	9080004c 	andi	r2,r18,1
4110711c:	10019026 	beq	r2,zero,41107760 <___vfprintf_internal_r+0x11b4>
41107120:	9d84b03a 	or	r2,r19,r22
41107124:	10036926 	beq	r2,zero,41107ecc <___vfprintf_internal_r+0x1920>
41107128:	d8c02917 	ldw	r3,164(sp)
4110712c:	00800c04 	movi	r2,48
41107130:	d8802705 	stb	r2,156(sp)
41107134:	dc402745 	stb	r17,157(sp)
41107138:	d8002785 	stb	zero,158(sp)
4110713c:	90800094 	ori	r2,r18,2
41107140:	18045d16 	blt	r3,zero,411082b8 <___vfprintf_internal_r+0x1d0c>
41107144:	00bfdfc4 	movi	r2,-129
41107148:	90a4703a 	and	r18,r18,r2
4110714c:	94800094 	ori	r18,r18,2
41107150:	0039883a 	mov	fp,zero
41107154:	d9003917 	ldw	r4,228(sp)
41107158:	dc001e04 	addi	r16,sp,120
4110715c:	988003cc 	andi	r2,r19,15
41107160:	b006973a 	slli	r3,r22,28
41107164:	2085883a 	add	r2,r4,r2
41107168:	9826d13a 	srli	r19,r19,4
4110716c:	10800003 	ldbu	r2,0(r2)
41107170:	b02cd13a 	srli	r22,r22,4
41107174:	843fffc4 	addi	r16,r16,-1
41107178:	1ce6b03a 	or	r19,r3,r19
4110717c:	80800005 	stb	r2,0(r16)
41107180:	9d84b03a 	or	r2,r19,r22
41107184:	103ff51e 	bne	r2,zero,4110715c <__reset+0xbb0e715c>
41107188:	d8c02817 	ldw	r3,160(sp)
4110718c:	1c07c83a 	sub	r3,r3,r16
41107190:	d8c02e15 	stw	r3,184(sp)
41107194:	003ecc06 	br	41106cc8 <__reset+0xbb0e6cc8>
41107198:	18c03fcc 	andi	r3,r3,255
4110719c:	183e9f26 	beq	r3,zero,41106c1c <__reset+0xbb0e6c1c>
411071a0:	d9c02785 	stb	r7,158(sp)
411071a4:	003e9d06 	br	41106c1c <__reset+0xbb0e6c1c>
411071a8:	00c00044 	movi	r3,1
411071ac:	01c00ac4 	movi	r7,43
411071b0:	ac400007 	ldb	r17,0(r21)
411071b4:	003d5e06 	br	41106730 <__reset+0xbb0e6730>
411071b8:	94800814 	ori	r18,r18,32
411071bc:	ac400007 	ldb	r17,0(r21)
411071c0:	003d5b06 	br	41106730 <__reset+0xbb0e6730>
411071c4:	d8c02d17 	ldw	r3,180(sp)
411071c8:	d8002785 	stb	zero,158(sp)
411071cc:	1c000017 	ldw	r16,0(r3)
411071d0:	1cc00104 	addi	r19,r3,4
411071d4:	80041926 	beq	r16,zero,4110823c <___vfprintf_internal_r+0x1c90>
411071d8:	d9002917 	ldw	r4,164(sp)
411071dc:	2003d016 	blt	r4,zero,41108120 <___vfprintf_internal_r+0x1b74>
411071e0:	200d883a 	mov	r6,r4
411071e4:	000b883a 	mov	r5,zero
411071e8:	8009883a 	mov	r4,r16
411071ec:	da003d15 	stw	r8,244(sp)
411071f0:	110bdbc0 	call	4110bdbc <memchr>
411071f4:	da003d17 	ldw	r8,244(sp)
411071f8:	10045426 	beq	r2,zero,4110834c <___vfprintf_internal_r+0x1da0>
411071fc:	1405c83a 	sub	r2,r2,r16
41107200:	d8802e15 	stw	r2,184(sp)
41107204:	1003cc16 	blt	r2,zero,41108138 <___vfprintf_internal_r+0x1b8c>
41107208:	df002783 	ldbu	fp,158(sp)
4110720c:	d8802a15 	stw	r2,168(sp)
41107210:	dcc02d15 	stw	r19,180(sp)
41107214:	d8002915 	stw	zero,164(sp)
41107218:	d8003215 	stw	zero,200(sp)
4110721c:	003eb006 	br	41106ce0 <__reset+0xbb0e6ce0>
41107220:	18c03fcc 	andi	r3,r3,255
41107224:	183f9b26 	beq	r3,zero,41107094 <__reset+0xbb0e7094>
41107228:	d9c02785 	stb	r7,158(sp)
4110722c:	003f9906 	br	41107094 <__reset+0xbb0e7094>
41107230:	18c03fcc 	andi	r3,r3,255
41107234:	1805551e 	bne	r3,zero,4110878c <___vfprintf_internal_r+0x21e0>
41107238:	015044b4 	movhi	r5,16658
4110723c:	29635404 	addi	r5,r5,-29360
41107240:	d9403915 	stw	r5,228(sp)
41107244:	9080080c 	andi	r2,r18,32
41107248:	103fae1e 	bne	r2,zero,41107104 <__reset+0xbb0e7104>
4110724c:	9080040c 	andi	r2,r18,16
41107250:	1002de26 	beq	r2,zero,41107dcc <___vfprintf_internal_r+0x1820>
41107254:	d8c02d17 	ldw	r3,180(sp)
41107258:	002d883a 	mov	r22,zero
4110725c:	1cc00017 	ldw	r19,0(r3)
41107260:	18c00104 	addi	r3,r3,4
41107264:	d8c02d15 	stw	r3,180(sp)
41107268:	003fab06 	br	41107118 <__reset+0xbb0e7118>
4110726c:	38803fcc 	andi	r2,r7,255
41107270:	1080201c 	xori	r2,r2,128
41107274:	10bfe004 	addi	r2,r2,-128
41107278:	1002d21e 	bne	r2,zero,41107dc4 <___vfprintf_internal_r+0x1818>
4110727c:	00c00044 	movi	r3,1
41107280:	01c00804 	movi	r7,32
41107284:	ac400007 	ldb	r17,0(r21)
41107288:	003d2906 	br	41106730 <__reset+0xbb0e6730>
4110728c:	94800054 	ori	r18,r18,1
41107290:	ac400007 	ldb	r17,0(r21)
41107294:	003d2606 	br	41106730 <__reset+0xbb0e6730>
41107298:	18c03fcc 	andi	r3,r3,255
4110729c:	183e0526 	beq	r3,zero,41106ab4 <__reset+0xbb0e6ab4>
411072a0:	d9c02785 	stb	r7,158(sp)
411072a4:	003e0306 	br	41106ab4 <__reset+0xbb0e6ab4>
411072a8:	94801014 	ori	r18,r18,64
411072ac:	ac400007 	ldb	r17,0(r21)
411072b0:	003d1f06 	br	41106730 <__reset+0xbb0e6730>
411072b4:	ac400007 	ldb	r17,0(r21)
411072b8:	8a438726 	beq	r17,r9,411080d8 <___vfprintf_internal_r+0x1b2c>
411072bc:	94800414 	ori	r18,r18,16
411072c0:	003d1b06 	br	41106730 <__reset+0xbb0e6730>
411072c4:	18c03fcc 	andi	r3,r3,255
411072c8:	1805341e 	bne	r3,zero,4110879c <___vfprintf_internal_r+0x21f0>
411072cc:	9080080c 	andi	r2,r18,32
411072d0:	1002cd26 	beq	r2,zero,41107e08 <___vfprintf_internal_r+0x185c>
411072d4:	d9402d17 	ldw	r5,180(sp)
411072d8:	d9002f17 	ldw	r4,188(sp)
411072dc:	28800017 	ldw	r2,0(r5)
411072e0:	2007d7fa 	srai	r3,r4,31
411072e4:	29400104 	addi	r5,r5,4
411072e8:	d9402d15 	stw	r5,180(sp)
411072ec:	11000015 	stw	r4,0(r2)
411072f0:	10c00115 	stw	r3,4(r2)
411072f4:	003ce506 	br	4110668c <__reset+0xbb0e668c>
411072f8:	d8c02d17 	ldw	r3,180(sp)
411072fc:	d9002d17 	ldw	r4,180(sp)
41107300:	d8002785 	stb	zero,158(sp)
41107304:	18800017 	ldw	r2,0(r3)
41107308:	21000104 	addi	r4,r4,4
4110730c:	00c00044 	movi	r3,1
41107310:	d8c02a15 	stw	r3,168(sp)
41107314:	d8801405 	stb	r2,80(sp)
41107318:	d9002d15 	stw	r4,180(sp)
4110731c:	d8c02e15 	stw	r3,184(sp)
41107320:	d8002915 	stw	zero,164(sp)
41107324:	d8003215 	stw	zero,200(sp)
41107328:	dc001404 	addi	r16,sp,80
4110732c:	0039883a 	mov	fp,zero
41107330:	003e7206 	br	41106cfc <__reset+0xbb0e6cfc>
41107334:	011044b4 	movhi	r4,16658
41107338:	21235404 	addi	r4,r4,-29360
4110733c:	0039883a 	mov	fp,zero
41107340:	d9003915 	stw	r4,228(sp)
41107344:	04401e04 	movi	r17,120
41107348:	003f8206 	br	41107154 <__reset+0xbb0e7154>
4110734c:	18c03fcc 	andi	r3,r3,255
41107350:	1805061e 	bne	r3,zero,4110876c <___vfprintf_internal_r+0x21c0>
41107354:	883d9126 	beq	r17,zero,4110699c <__reset+0xbb0e699c>
41107358:	00c00044 	movi	r3,1
4110735c:	d8c02a15 	stw	r3,168(sp)
41107360:	dc401405 	stb	r17,80(sp)
41107364:	d8002785 	stb	zero,158(sp)
41107368:	003fec06 	br	4110731c <__reset+0xbb0e731c>
4110736c:	015044b4 	movhi	r5,16658
41107370:	29635404 	addi	r5,r5,-29360
41107374:	d9403915 	stw	r5,228(sp)
41107378:	d8c02d15 	stw	r3,180(sp)
4110737c:	1025883a 	mov	r18,r2
41107380:	04401e04 	movi	r17,120
41107384:	9d84b03a 	or	r2,r19,r22
41107388:	1000fc1e 	bne	r2,zero,4110777c <___vfprintf_internal_r+0x11d0>
4110738c:	0039883a 	mov	fp,zero
41107390:	00800084 	movi	r2,2
41107394:	10803fcc 	andi	r2,r2,255
41107398:	00c00044 	movi	r3,1
4110739c:	10c20f26 	beq	r2,r3,41107bdc <___vfprintf_internal_r+0x1630>
411073a0:	00c00084 	movi	r3,2
411073a4:	10fd6326 	beq	r2,r3,41106934 <__reset+0xbb0e6934>
411073a8:	003e2d06 	br	41106c60 <__reset+0xbb0e6c60>
411073ac:	d8c02017 	ldw	r3,128(sp)
411073b0:	003e9306 	br	41106e00 <__reset+0xbb0e6e00>
411073b4:	00801944 	movi	r2,101
411073b8:	14407e0e 	bge	r2,r17,411075b4 <___vfprintf_internal_r+0x1008>
411073bc:	d9003617 	ldw	r4,216(sp)
411073c0:	d9403817 	ldw	r5,224(sp)
411073c4:	000d883a 	mov	r6,zero
411073c8:	000f883a 	mov	r7,zero
411073cc:	d8c03c15 	stw	r3,240(sp)
411073d0:	da003d15 	stw	r8,244(sp)
411073d4:	11118400 	call	41111840 <__eqdf2>
411073d8:	d8c03c17 	ldw	r3,240(sp)
411073dc:	da003d17 	ldw	r8,244(sp)
411073e0:	1000f71e 	bne	r2,zero,411077c0 <___vfprintf_internal_r+0x1214>
411073e4:	d8801f17 	ldw	r2,124(sp)
411073e8:	011044b4 	movhi	r4,16658
411073ec:	21235b04 	addi	r4,r4,-29332
411073f0:	18c00044 	addi	r3,r3,1
411073f4:	10800044 	addi	r2,r2,1
411073f8:	41000015 	stw	r4,0(r8)
411073fc:	01000044 	movi	r4,1
41107400:	41000115 	stw	r4,4(r8)
41107404:	d8c02015 	stw	r3,128(sp)
41107408:	d8801f15 	stw	r2,124(sp)
4110740c:	010001c4 	movi	r4,7
41107410:	2082b816 	blt	r4,r2,41107ef4 <___vfprintf_internal_r+0x1948>
41107414:	42000204 	addi	r8,r8,8
41107418:	d8802617 	ldw	r2,152(sp)
4110741c:	d9403317 	ldw	r5,204(sp)
41107420:	11400216 	blt	r2,r5,4110742c <___vfprintf_internal_r+0xe80>
41107424:	9080004c 	andi	r2,r18,1
41107428:	103ed526 	beq	r2,zero,41106f80 <__reset+0xbb0e6f80>
4110742c:	d8803717 	ldw	r2,220(sp)
41107430:	d9003417 	ldw	r4,208(sp)
41107434:	d9403717 	ldw	r5,220(sp)
41107438:	1887883a 	add	r3,r3,r2
4110743c:	d8801f17 	ldw	r2,124(sp)
41107440:	41000015 	stw	r4,0(r8)
41107444:	41400115 	stw	r5,4(r8)
41107448:	10800044 	addi	r2,r2,1
4110744c:	d8c02015 	stw	r3,128(sp)
41107450:	d8801f15 	stw	r2,124(sp)
41107454:	010001c4 	movi	r4,7
41107458:	20832916 	blt	r4,r2,41108100 <___vfprintf_internal_r+0x1b54>
4110745c:	42000204 	addi	r8,r8,8
41107460:	d8803317 	ldw	r2,204(sp)
41107464:	143fffc4 	addi	r16,r2,-1
41107468:	043ec50e 	bge	zero,r16,41106f80 <__reset+0xbb0e6f80>
4110746c:	04400404 	movi	r17,16
41107470:	d8801f17 	ldw	r2,124(sp)
41107474:	8c00880e 	bge	r17,r16,41107698 <___vfprintf_internal_r+0x10ec>
41107478:	015044b4 	movhi	r5,16658
4110747c:	29635b84 	addi	r5,r5,-29330
41107480:	d9402b15 	stw	r5,172(sp)
41107484:	058001c4 	movi	r22,7
41107488:	dcc02c17 	ldw	r19,176(sp)
4110748c:	00000306 	br	4110749c <___vfprintf_internal_r+0xef0>
41107490:	42000204 	addi	r8,r8,8
41107494:	843ffc04 	addi	r16,r16,-16
41107498:	8c00820e 	bge	r17,r16,411076a4 <___vfprintf_internal_r+0x10f8>
4110749c:	18c00404 	addi	r3,r3,16
411074a0:	10800044 	addi	r2,r2,1
411074a4:	45000015 	stw	r20,0(r8)
411074a8:	44400115 	stw	r17,4(r8)
411074ac:	d8c02015 	stw	r3,128(sp)
411074b0:	d8801f15 	stw	r2,124(sp)
411074b4:	b0bff60e 	bge	r22,r2,41107490 <__reset+0xbb0e7490>
411074b8:	d9801e04 	addi	r6,sp,120
411074bc:	b80b883a 	mov	r5,r23
411074c0:	9809883a 	mov	r4,r19
411074c4:	110dbc80 	call	4110dbc8 <__sprint_r>
411074c8:	103d3a1e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
411074cc:	d8c02017 	ldw	r3,128(sp)
411074d0:	d8801f17 	ldw	r2,124(sp)
411074d4:	da000404 	addi	r8,sp,16
411074d8:	003fee06 	br	41107494 <__reset+0xbb0e7494>
411074dc:	d9403117 	ldw	r5,196(sp)
411074e0:	d8802a17 	ldw	r2,168(sp)
411074e4:	28adc83a 	sub	r22,r5,r2
411074e8:	05be630e 	bge	zero,r22,41106e78 <__reset+0xbb0e6e78>
411074ec:	07000404 	movi	fp,16
411074f0:	d8801f17 	ldw	r2,124(sp)
411074f4:	e5838f0e 	bge	fp,r22,41108334 <___vfprintf_internal_r+0x1d88>
411074f8:	015044b4 	movhi	r5,16658
411074fc:	29635b84 	addi	r5,r5,-29330
41107500:	dc403015 	stw	r17,192(sp)
41107504:	d9402b15 	stw	r5,172(sp)
41107508:	b023883a 	mov	r17,r22
4110750c:	04c001c4 	movi	r19,7
41107510:	a82d883a 	mov	r22,r21
41107514:	902b883a 	mov	r21,r18
41107518:	8025883a 	mov	r18,r16
4110751c:	dc002c17 	ldw	r16,176(sp)
41107520:	00000306 	br	41107530 <___vfprintf_internal_r+0xf84>
41107524:	8c7ffc04 	addi	r17,r17,-16
41107528:	42000204 	addi	r8,r8,8
4110752c:	e440110e 	bge	fp,r17,41107574 <___vfprintf_internal_r+0xfc8>
41107530:	18c00404 	addi	r3,r3,16
41107534:	10800044 	addi	r2,r2,1
41107538:	45000015 	stw	r20,0(r8)
4110753c:	47000115 	stw	fp,4(r8)
41107540:	d8c02015 	stw	r3,128(sp)
41107544:	d8801f15 	stw	r2,124(sp)
41107548:	98bff60e 	bge	r19,r2,41107524 <__reset+0xbb0e7524>
4110754c:	d9801e04 	addi	r6,sp,120
41107550:	b80b883a 	mov	r5,r23
41107554:	8009883a 	mov	r4,r16
41107558:	110dbc80 	call	4110dbc8 <__sprint_r>
4110755c:	103d151e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107560:	8c7ffc04 	addi	r17,r17,-16
41107564:	d8c02017 	ldw	r3,128(sp)
41107568:	d8801f17 	ldw	r2,124(sp)
4110756c:	da000404 	addi	r8,sp,16
41107570:	e47fef16 	blt	fp,r17,41107530 <__reset+0xbb0e7530>
41107574:	9021883a 	mov	r16,r18
41107578:	a825883a 	mov	r18,r21
4110757c:	b02b883a 	mov	r21,r22
41107580:	882d883a 	mov	r22,r17
41107584:	dc403017 	ldw	r17,192(sp)
41107588:	d9002b17 	ldw	r4,172(sp)
4110758c:	1d87883a 	add	r3,r3,r22
41107590:	10800044 	addi	r2,r2,1
41107594:	41000015 	stw	r4,0(r8)
41107598:	45800115 	stw	r22,4(r8)
4110759c:	d8c02015 	stw	r3,128(sp)
411075a0:	d8801f15 	stw	r2,124(sp)
411075a4:	010001c4 	movi	r4,7
411075a8:	20818e16 	blt	r4,r2,41107be4 <___vfprintf_internal_r+0x1638>
411075ac:	42000204 	addi	r8,r8,8
411075b0:	003e3106 	br	41106e78 <__reset+0xbb0e6e78>
411075b4:	d9403317 	ldw	r5,204(sp)
411075b8:	00800044 	movi	r2,1
411075bc:	18c00044 	addi	r3,r3,1
411075c0:	1141530e 	bge	r2,r5,41107b10 <___vfprintf_internal_r+0x1564>
411075c4:	dc401f17 	ldw	r17,124(sp)
411075c8:	00800044 	movi	r2,1
411075cc:	40800115 	stw	r2,4(r8)
411075d0:	8c400044 	addi	r17,r17,1
411075d4:	44000015 	stw	r16,0(r8)
411075d8:	d8c02015 	stw	r3,128(sp)
411075dc:	dc401f15 	stw	r17,124(sp)
411075e0:	008001c4 	movi	r2,7
411075e4:	14416b16 	blt	r2,r17,41107b94 <___vfprintf_internal_r+0x15e8>
411075e8:	42000204 	addi	r8,r8,8
411075ec:	d8803717 	ldw	r2,220(sp)
411075f0:	d9003417 	ldw	r4,208(sp)
411075f4:	8c400044 	addi	r17,r17,1
411075f8:	10c7883a 	add	r3,r2,r3
411075fc:	40800115 	stw	r2,4(r8)
41107600:	41000015 	stw	r4,0(r8)
41107604:	d8c02015 	stw	r3,128(sp)
41107608:	dc401f15 	stw	r17,124(sp)
4110760c:	008001c4 	movi	r2,7
41107610:	14416916 	blt	r2,r17,41107bb8 <___vfprintf_internal_r+0x160c>
41107614:	45800204 	addi	r22,r8,8
41107618:	d9003617 	ldw	r4,216(sp)
4110761c:	d9403817 	ldw	r5,224(sp)
41107620:	000d883a 	mov	r6,zero
41107624:	000f883a 	mov	r7,zero
41107628:	d8c03c15 	stw	r3,240(sp)
4110762c:	11118400 	call	41111840 <__eqdf2>
41107630:	d8c03c17 	ldw	r3,240(sp)
41107634:	1000bc26 	beq	r2,zero,41107928 <___vfprintf_internal_r+0x137c>
41107638:	d9403317 	ldw	r5,204(sp)
4110763c:	84000044 	addi	r16,r16,1
41107640:	8c400044 	addi	r17,r17,1
41107644:	28bfffc4 	addi	r2,r5,-1
41107648:	1887883a 	add	r3,r3,r2
4110764c:	b0800115 	stw	r2,4(r22)
41107650:	b4000015 	stw	r16,0(r22)
41107654:	d8c02015 	stw	r3,128(sp)
41107658:	dc401f15 	stw	r17,124(sp)
4110765c:	008001c4 	movi	r2,7
41107660:	14414316 	blt	r2,r17,41107b70 <___vfprintf_internal_r+0x15c4>
41107664:	b5800204 	addi	r22,r22,8
41107668:	d9003a17 	ldw	r4,232(sp)
4110766c:	df0022c4 	addi	fp,sp,139
41107670:	8c400044 	addi	r17,r17,1
41107674:	20c7883a 	add	r3,r4,r3
41107678:	b7000015 	stw	fp,0(r22)
4110767c:	b1000115 	stw	r4,4(r22)
41107680:	d8c02015 	stw	r3,128(sp)
41107684:	dc401f15 	stw	r17,124(sp)
41107688:	008001c4 	movi	r2,7
4110768c:	14400e16 	blt	r2,r17,411076c8 <___vfprintf_internal_r+0x111c>
41107690:	b2000204 	addi	r8,r22,8
41107694:	003e3a06 	br	41106f80 <__reset+0xbb0e6f80>
41107698:	011044b4 	movhi	r4,16658
4110769c:	21235b84 	addi	r4,r4,-29330
411076a0:	d9002b15 	stw	r4,172(sp)
411076a4:	d9002b17 	ldw	r4,172(sp)
411076a8:	1c07883a 	add	r3,r3,r16
411076ac:	44000115 	stw	r16,4(r8)
411076b0:	41000015 	stw	r4,0(r8)
411076b4:	10800044 	addi	r2,r2,1
411076b8:	d8c02015 	stw	r3,128(sp)
411076bc:	d8801f15 	stw	r2,124(sp)
411076c0:	010001c4 	movi	r4,7
411076c4:	20be2d0e 	bge	r4,r2,41106f7c <__reset+0xbb0e6f7c>
411076c8:	d9002c17 	ldw	r4,176(sp)
411076cc:	d9801e04 	addi	r6,sp,120
411076d0:	b80b883a 	mov	r5,r23
411076d4:	110dbc80 	call	4110dbc8 <__sprint_r>
411076d8:	103cb61e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
411076dc:	d8c02017 	ldw	r3,128(sp)
411076e0:	da000404 	addi	r8,sp,16
411076e4:	003e2606 	br	41106f80 <__reset+0xbb0e6f80>
411076e8:	d9002c17 	ldw	r4,176(sp)
411076ec:	d9801e04 	addi	r6,sp,120
411076f0:	b80b883a 	mov	r5,r23
411076f4:	110dbc80 	call	4110dbc8 <__sprint_r>
411076f8:	103e5d26 	beq	r2,zero,41107070 <__reset+0xbb0e7070>
411076fc:	003cad06 	br	411069b4 <__reset+0xbb0e69b4>
41107700:	d9002c17 	ldw	r4,176(sp)
41107704:	d9801e04 	addi	r6,sp,120
41107708:	b80b883a 	mov	r5,r23
4110770c:	110dbc80 	call	4110dbc8 <__sprint_r>
41107710:	103ca81e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107714:	d8c02017 	ldw	r3,128(sp)
41107718:	da000404 	addi	r8,sp,16
4110771c:	003e0b06 	br	41106f4c <__reset+0xbb0e6f4c>
41107720:	d9002c17 	ldw	r4,176(sp)
41107724:	d9801e04 	addi	r6,sp,120
41107728:	b80b883a 	mov	r5,r23
4110772c:	110dbc80 	call	4110dbc8 <__sprint_r>
41107730:	103ca01e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107734:	d8c02017 	ldw	r3,128(sp)
41107738:	da000404 	addi	r8,sp,16
4110773c:	003dbd06 	br	41106e34 <__reset+0xbb0e6e34>
41107740:	d9002c17 	ldw	r4,176(sp)
41107744:	d9801e04 	addi	r6,sp,120
41107748:	b80b883a 	mov	r5,r23
4110774c:	110dbc80 	call	4110dbc8 <__sprint_r>
41107750:	103c981e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107754:	d8c02017 	ldw	r3,128(sp)
41107758:	da000404 	addi	r8,sp,16
4110775c:	003dc306 	br	41106e6c <__reset+0xbb0e6e6c>
41107760:	d8802917 	ldw	r2,164(sp)
41107764:	d8002785 	stb	zero,158(sp)
41107768:	103f0616 	blt	r2,zero,41107384 <__reset+0xbb0e7384>
4110776c:	00ffdfc4 	movi	r3,-129
41107770:	9d84b03a 	or	r2,r19,r22
41107774:	90e4703a 	and	r18,r18,r3
41107778:	103c6b26 	beq	r2,zero,41106928 <__reset+0xbb0e6928>
4110777c:	0039883a 	mov	fp,zero
41107780:	003e7406 	br	41107154 <__reset+0xbb0e7154>
41107784:	9080040c 	andi	r2,r18,16
41107788:	1001b326 	beq	r2,zero,41107e58 <___vfprintf_internal_r+0x18ac>
4110778c:	d9002d17 	ldw	r4,180(sp)
41107790:	d9402917 	ldw	r5,164(sp)
41107794:	d8002785 	stb	zero,158(sp)
41107798:	20800104 	addi	r2,r4,4
4110779c:	24c00017 	ldw	r19,0(r4)
411077a0:	002d883a 	mov	r22,zero
411077a4:	2801b516 	blt	r5,zero,41107e7c <___vfprintf_internal_r+0x18d0>
411077a8:	00ffdfc4 	movi	r3,-129
411077ac:	d8802d15 	stw	r2,180(sp)
411077b0:	90e4703a 	and	r18,r18,r3
411077b4:	983d2726 	beq	r19,zero,41106c54 <__reset+0xbb0e6c54>
411077b8:	0039883a 	mov	fp,zero
411077bc:	003d2a06 	br	41106c68 <__reset+0xbb0e6c68>
411077c0:	dc402617 	ldw	r17,152(sp)
411077c4:	0441d30e 	bge	zero,r17,41107f14 <___vfprintf_internal_r+0x1968>
411077c8:	dc403217 	ldw	r17,200(sp)
411077cc:	d8803317 	ldw	r2,204(sp)
411077d0:	1440010e 	bge	r2,r17,411077d8 <___vfprintf_internal_r+0x122c>
411077d4:	1023883a 	mov	r17,r2
411077d8:	04400a0e 	bge	zero,r17,41107804 <___vfprintf_internal_r+0x1258>
411077dc:	d8801f17 	ldw	r2,124(sp)
411077e0:	1c47883a 	add	r3,r3,r17
411077e4:	44000015 	stw	r16,0(r8)
411077e8:	10800044 	addi	r2,r2,1
411077ec:	44400115 	stw	r17,4(r8)
411077f0:	d8c02015 	stw	r3,128(sp)
411077f4:	d8801f15 	stw	r2,124(sp)
411077f8:	010001c4 	movi	r4,7
411077fc:	20826516 	blt	r4,r2,41108194 <___vfprintf_internal_r+0x1be8>
41107800:	42000204 	addi	r8,r8,8
41107804:	88026116 	blt	r17,zero,4110818c <___vfprintf_internal_r+0x1be0>
41107808:	d9003217 	ldw	r4,200(sp)
4110780c:	2463c83a 	sub	r17,r4,r17
41107810:	04407b0e 	bge	zero,r17,41107a00 <___vfprintf_internal_r+0x1454>
41107814:	05800404 	movi	r22,16
41107818:	d8801f17 	ldw	r2,124(sp)
4110781c:	b4419d0e 	bge	r22,r17,41107e94 <___vfprintf_internal_r+0x18e8>
41107820:	011044b4 	movhi	r4,16658
41107824:	21235b84 	addi	r4,r4,-29330
41107828:	d9002b15 	stw	r4,172(sp)
4110782c:	070001c4 	movi	fp,7
41107830:	dcc02c17 	ldw	r19,176(sp)
41107834:	00000306 	br	41107844 <___vfprintf_internal_r+0x1298>
41107838:	42000204 	addi	r8,r8,8
4110783c:	8c7ffc04 	addi	r17,r17,-16
41107840:	b441970e 	bge	r22,r17,41107ea0 <___vfprintf_internal_r+0x18f4>
41107844:	18c00404 	addi	r3,r3,16
41107848:	10800044 	addi	r2,r2,1
4110784c:	45000015 	stw	r20,0(r8)
41107850:	45800115 	stw	r22,4(r8)
41107854:	d8c02015 	stw	r3,128(sp)
41107858:	d8801f15 	stw	r2,124(sp)
4110785c:	e0bff60e 	bge	fp,r2,41107838 <__reset+0xbb0e7838>
41107860:	d9801e04 	addi	r6,sp,120
41107864:	b80b883a 	mov	r5,r23
41107868:	9809883a 	mov	r4,r19
4110786c:	110dbc80 	call	4110dbc8 <__sprint_r>
41107870:	103c501e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107874:	d8c02017 	ldw	r3,128(sp)
41107878:	d8801f17 	ldw	r2,124(sp)
4110787c:	da000404 	addi	r8,sp,16
41107880:	003fee06 	br	4110783c <__reset+0xbb0e783c>
41107884:	d9002c17 	ldw	r4,176(sp)
41107888:	d9801e04 	addi	r6,sp,120
4110788c:	b80b883a 	mov	r5,r23
41107890:	110dbc80 	call	4110dbc8 <__sprint_r>
41107894:	103c471e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107898:	d8c02017 	ldw	r3,128(sp)
4110789c:	df002787 	ldb	fp,158(sp)
411078a0:	da000404 	addi	r8,sp,16
411078a4:	003d5606 	br	41106e00 <__reset+0xbb0e6e00>
411078a8:	9080040c 	andi	r2,r18,16
411078ac:	10016126 	beq	r2,zero,41107e34 <___vfprintf_internal_r+0x1888>
411078b0:	d8802d17 	ldw	r2,180(sp)
411078b4:	14c00017 	ldw	r19,0(r2)
411078b8:	10800104 	addi	r2,r2,4
411078bc:	d8802d15 	stw	r2,180(sp)
411078c0:	982dd7fa 	srai	r22,r19,31
411078c4:	b005883a 	mov	r2,r22
411078c8:	003c8206 	br	41106ad4 <__reset+0xbb0e6ad4>
411078cc:	9080040c 	andi	r2,r18,16
411078d0:	10003526 	beq	r2,zero,411079a8 <___vfprintf_internal_r+0x13fc>
411078d4:	d9402d17 	ldw	r5,180(sp)
411078d8:	d8c02917 	ldw	r3,164(sp)
411078dc:	d8002785 	stb	zero,158(sp)
411078e0:	28800104 	addi	r2,r5,4
411078e4:	2cc00017 	ldw	r19,0(r5)
411078e8:	002d883a 	mov	r22,zero
411078ec:	18003716 	blt	r3,zero,411079cc <___vfprintf_internal_r+0x1420>
411078f0:	00ffdfc4 	movi	r3,-129
411078f4:	d8802d15 	stw	r2,180(sp)
411078f8:	90e4703a 	and	r18,r18,r3
411078fc:	0039883a 	mov	fp,zero
41107900:	983df326 	beq	r19,zero,411070d0 <__reset+0xbb0e70d0>
41107904:	00800244 	movi	r2,9
41107908:	14fc7b36 	bltu	r2,r19,41106af8 <__reset+0xbb0e6af8>
4110790c:	d8c02817 	ldw	r3,160(sp)
41107910:	dc001dc4 	addi	r16,sp,119
41107914:	9cc00c04 	addi	r19,r19,48
41107918:	1c07c83a 	sub	r3,r3,r16
4110791c:	dcc01dc5 	stb	r19,119(sp)
41107920:	d8c02e15 	stw	r3,184(sp)
41107924:	003ce806 	br	41106cc8 <__reset+0xbb0e6cc8>
41107928:	d8803317 	ldw	r2,204(sp)
4110792c:	143fffc4 	addi	r16,r2,-1
41107930:	043f4d0e 	bge	zero,r16,41107668 <__reset+0xbb0e7668>
41107934:	07000404 	movi	fp,16
41107938:	e400810e 	bge	fp,r16,41107b40 <___vfprintf_internal_r+0x1594>
4110793c:	015044b4 	movhi	r5,16658
41107940:	29635b84 	addi	r5,r5,-29330
41107944:	d9402b15 	stw	r5,172(sp)
41107948:	01c001c4 	movi	r7,7
4110794c:	dcc02c17 	ldw	r19,176(sp)
41107950:	00000306 	br	41107960 <___vfprintf_internal_r+0x13b4>
41107954:	b5800204 	addi	r22,r22,8
41107958:	843ffc04 	addi	r16,r16,-16
4110795c:	e4007b0e 	bge	fp,r16,41107b4c <___vfprintf_internal_r+0x15a0>
41107960:	18c00404 	addi	r3,r3,16
41107964:	8c400044 	addi	r17,r17,1
41107968:	b5000015 	stw	r20,0(r22)
4110796c:	b7000115 	stw	fp,4(r22)
41107970:	d8c02015 	stw	r3,128(sp)
41107974:	dc401f15 	stw	r17,124(sp)
41107978:	3c7ff60e 	bge	r7,r17,41107954 <__reset+0xbb0e7954>
4110797c:	d9801e04 	addi	r6,sp,120
41107980:	b80b883a 	mov	r5,r23
41107984:	9809883a 	mov	r4,r19
41107988:	d9c03c15 	stw	r7,240(sp)
4110798c:	110dbc80 	call	4110dbc8 <__sprint_r>
41107990:	d9c03c17 	ldw	r7,240(sp)
41107994:	103c071e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107998:	d8c02017 	ldw	r3,128(sp)
4110799c:	dc401f17 	ldw	r17,124(sp)
411079a0:	dd800404 	addi	r22,sp,16
411079a4:	003fec06 	br	41107958 <__reset+0xbb0e7958>
411079a8:	9080100c 	andi	r2,r18,64
411079ac:	d8002785 	stb	zero,158(sp)
411079b0:	10010e26 	beq	r2,zero,41107dec <___vfprintf_internal_r+0x1840>
411079b4:	d9002d17 	ldw	r4,180(sp)
411079b8:	d9402917 	ldw	r5,164(sp)
411079bc:	002d883a 	mov	r22,zero
411079c0:	20800104 	addi	r2,r4,4
411079c4:	24c0000b 	ldhu	r19,0(r4)
411079c8:	283fc90e 	bge	r5,zero,411078f0 <__reset+0xbb0e78f0>
411079cc:	d8802d15 	stw	r2,180(sp)
411079d0:	0039883a 	mov	fp,zero
411079d4:	9d84b03a 	or	r2,r19,r22
411079d8:	103c461e 	bne	r2,zero,41106af4 <__reset+0xbb0e6af4>
411079dc:	00800044 	movi	r2,1
411079e0:	003e6c06 	br	41107394 <__reset+0xbb0e7394>
411079e4:	d9002c17 	ldw	r4,176(sp)
411079e8:	d9801e04 	addi	r6,sp,120
411079ec:	b80b883a 	mov	r5,r23
411079f0:	110dbc80 	call	4110dbc8 <__sprint_r>
411079f4:	103bef1e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
411079f8:	d8c02017 	ldw	r3,128(sp)
411079fc:	da000404 	addi	r8,sp,16
41107a00:	d9003217 	ldw	r4,200(sp)
41107a04:	d8802617 	ldw	r2,152(sp)
41107a08:	d9403317 	ldw	r5,204(sp)
41107a0c:	8123883a 	add	r17,r16,r4
41107a10:	11400216 	blt	r2,r5,41107a1c <___vfprintf_internal_r+0x1470>
41107a14:	9100004c 	andi	r4,r18,1
41107a18:	20000d26 	beq	r4,zero,41107a50 <___vfprintf_internal_r+0x14a4>
41107a1c:	d9003717 	ldw	r4,220(sp)
41107a20:	d9403417 	ldw	r5,208(sp)
41107a24:	1907883a 	add	r3,r3,r4
41107a28:	d9001f17 	ldw	r4,124(sp)
41107a2c:	41400015 	stw	r5,0(r8)
41107a30:	d9403717 	ldw	r5,220(sp)
41107a34:	21000044 	addi	r4,r4,1
41107a38:	d8c02015 	stw	r3,128(sp)
41107a3c:	41400115 	stw	r5,4(r8)
41107a40:	d9001f15 	stw	r4,124(sp)
41107a44:	014001c4 	movi	r5,7
41107a48:	2901e816 	blt	r5,r4,411081ec <___vfprintf_internal_r+0x1c40>
41107a4c:	42000204 	addi	r8,r8,8
41107a50:	d9003317 	ldw	r4,204(sp)
41107a54:	8121883a 	add	r16,r16,r4
41107a58:	2085c83a 	sub	r2,r4,r2
41107a5c:	8461c83a 	sub	r16,r16,r17
41107a60:	1400010e 	bge	r2,r16,41107a68 <___vfprintf_internal_r+0x14bc>
41107a64:	1021883a 	mov	r16,r2
41107a68:	04000a0e 	bge	zero,r16,41107a94 <___vfprintf_internal_r+0x14e8>
41107a6c:	d9001f17 	ldw	r4,124(sp)
41107a70:	1c07883a 	add	r3,r3,r16
41107a74:	44400015 	stw	r17,0(r8)
41107a78:	21000044 	addi	r4,r4,1
41107a7c:	44000115 	stw	r16,4(r8)
41107a80:	d8c02015 	stw	r3,128(sp)
41107a84:	d9001f15 	stw	r4,124(sp)
41107a88:	014001c4 	movi	r5,7
41107a8c:	2901fb16 	blt	r5,r4,4110827c <___vfprintf_internal_r+0x1cd0>
41107a90:	42000204 	addi	r8,r8,8
41107a94:	8001f716 	blt	r16,zero,41108274 <___vfprintf_internal_r+0x1cc8>
41107a98:	1421c83a 	sub	r16,r2,r16
41107a9c:	043d380e 	bge	zero,r16,41106f80 <__reset+0xbb0e6f80>
41107aa0:	04400404 	movi	r17,16
41107aa4:	d8801f17 	ldw	r2,124(sp)
41107aa8:	8c3efb0e 	bge	r17,r16,41107698 <__reset+0xbb0e7698>
41107aac:	015044b4 	movhi	r5,16658
41107ab0:	29635b84 	addi	r5,r5,-29330
41107ab4:	d9402b15 	stw	r5,172(sp)
41107ab8:	058001c4 	movi	r22,7
41107abc:	dcc02c17 	ldw	r19,176(sp)
41107ac0:	00000306 	br	41107ad0 <___vfprintf_internal_r+0x1524>
41107ac4:	42000204 	addi	r8,r8,8
41107ac8:	843ffc04 	addi	r16,r16,-16
41107acc:	8c3ef50e 	bge	r17,r16,411076a4 <__reset+0xbb0e76a4>
41107ad0:	18c00404 	addi	r3,r3,16
41107ad4:	10800044 	addi	r2,r2,1
41107ad8:	45000015 	stw	r20,0(r8)
41107adc:	44400115 	stw	r17,4(r8)
41107ae0:	d8c02015 	stw	r3,128(sp)
41107ae4:	d8801f15 	stw	r2,124(sp)
41107ae8:	b0bff60e 	bge	r22,r2,41107ac4 <__reset+0xbb0e7ac4>
41107aec:	d9801e04 	addi	r6,sp,120
41107af0:	b80b883a 	mov	r5,r23
41107af4:	9809883a 	mov	r4,r19
41107af8:	110dbc80 	call	4110dbc8 <__sprint_r>
41107afc:	103bad1e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107b00:	d8c02017 	ldw	r3,128(sp)
41107b04:	d8801f17 	ldw	r2,124(sp)
41107b08:	da000404 	addi	r8,sp,16
41107b0c:	003fee06 	br	41107ac8 <__reset+0xbb0e7ac8>
41107b10:	9088703a 	and	r4,r18,r2
41107b14:	203eab1e 	bne	r4,zero,411075c4 <__reset+0xbb0e75c4>
41107b18:	dc401f17 	ldw	r17,124(sp)
41107b1c:	40800115 	stw	r2,4(r8)
41107b20:	44000015 	stw	r16,0(r8)
41107b24:	8c400044 	addi	r17,r17,1
41107b28:	d8c02015 	stw	r3,128(sp)
41107b2c:	dc401f15 	stw	r17,124(sp)
41107b30:	008001c4 	movi	r2,7
41107b34:	14400e16 	blt	r2,r17,41107b70 <___vfprintf_internal_r+0x15c4>
41107b38:	45800204 	addi	r22,r8,8
41107b3c:	003eca06 	br	41107668 <__reset+0xbb0e7668>
41107b40:	011044b4 	movhi	r4,16658
41107b44:	21235b84 	addi	r4,r4,-29330
41107b48:	d9002b15 	stw	r4,172(sp)
41107b4c:	d8802b17 	ldw	r2,172(sp)
41107b50:	1c07883a 	add	r3,r3,r16
41107b54:	8c400044 	addi	r17,r17,1
41107b58:	b0800015 	stw	r2,0(r22)
41107b5c:	b4000115 	stw	r16,4(r22)
41107b60:	d8c02015 	stw	r3,128(sp)
41107b64:	dc401f15 	stw	r17,124(sp)
41107b68:	008001c4 	movi	r2,7
41107b6c:	147ebd0e 	bge	r2,r17,41107664 <__reset+0xbb0e7664>
41107b70:	d9002c17 	ldw	r4,176(sp)
41107b74:	d9801e04 	addi	r6,sp,120
41107b78:	b80b883a 	mov	r5,r23
41107b7c:	110dbc80 	call	4110dbc8 <__sprint_r>
41107b80:	103b8c1e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107b84:	d8c02017 	ldw	r3,128(sp)
41107b88:	dc401f17 	ldw	r17,124(sp)
41107b8c:	dd800404 	addi	r22,sp,16
41107b90:	003eb506 	br	41107668 <__reset+0xbb0e7668>
41107b94:	d9002c17 	ldw	r4,176(sp)
41107b98:	d9801e04 	addi	r6,sp,120
41107b9c:	b80b883a 	mov	r5,r23
41107ba0:	110dbc80 	call	4110dbc8 <__sprint_r>
41107ba4:	103b831e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107ba8:	d8c02017 	ldw	r3,128(sp)
41107bac:	dc401f17 	ldw	r17,124(sp)
41107bb0:	da000404 	addi	r8,sp,16
41107bb4:	003e8d06 	br	411075ec <__reset+0xbb0e75ec>
41107bb8:	d9002c17 	ldw	r4,176(sp)
41107bbc:	d9801e04 	addi	r6,sp,120
41107bc0:	b80b883a 	mov	r5,r23
41107bc4:	110dbc80 	call	4110dbc8 <__sprint_r>
41107bc8:	103b7a1e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107bcc:	d8c02017 	ldw	r3,128(sp)
41107bd0:	dc401f17 	ldw	r17,124(sp)
41107bd4:	dd800404 	addi	r22,sp,16
41107bd8:	003e8f06 	br	41107618 <__reset+0xbb0e7618>
41107bdc:	0027883a 	mov	r19,zero
41107be0:	003f4a06 	br	4110790c <__reset+0xbb0e790c>
41107be4:	d9002c17 	ldw	r4,176(sp)
41107be8:	d9801e04 	addi	r6,sp,120
41107bec:	b80b883a 	mov	r5,r23
41107bf0:	110dbc80 	call	4110dbc8 <__sprint_r>
41107bf4:	103b6f1e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107bf8:	d8c02017 	ldw	r3,128(sp)
41107bfc:	da000404 	addi	r8,sp,16
41107c00:	003c9d06 	br	41106e78 <__reset+0xbb0e6e78>
41107c04:	04e7c83a 	sub	r19,zero,r19
41107c08:	9804c03a 	cmpne	r2,r19,zero
41107c0c:	05adc83a 	sub	r22,zero,r22
41107c10:	b0adc83a 	sub	r22,r22,r2
41107c14:	d8802917 	ldw	r2,164(sp)
41107c18:	07000b44 	movi	fp,45
41107c1c:	df002785 	stb	fp,158(sp)
41107c20:	10017b16 	blt	r2,zero,41108210 <___vfprintf_internal_r+0x1c64>
41107c24:	00bfdfc4 	movi	r2,-129
41107c28:	90a4703a 	and	r18,r18,r2
41107c2c:	003bb106 	br	41106af4 <__reset+0xbb0e6af4>
41107c30:	d9003617 	ldw	r4,216(sp)
41107c34:	d9403817 	ldw	r5,224(sp)
41107c38:	da003d15 	stw	r8,244(sp)
41107c3c:	110d7ec0 	call	4110d7ec <__fpclassifyd>
41107c40:	da003d17 	ldw	r8,244(sp)
41107c44:	1000f026 	beq	r2,zero,41108008 <___vfprintf_internal_r+0x1a5c>
41107c48:	d9002917 	ldw	r4,164(sp)
41107c4c:	05bff7c4 	movi	r22,-33
41107c50:	00bfffc4 	movi	r2,-1
41107c54:	8dac703a 	and	r22,r17,r22
41107c58:	20820026 	beq	r4,r2,4110845c <___vfprintf_internal_r+0x1eb0>
41107c5c:	008011c4 	movi	r2,71
41107c60:	b081f726 	beq	r22,r2,41108440 <___vfprintf_internal_r+0x1e94>
41107c64:	d9003817 	ldw	r4,224(sp)
41107c68:	90c04014 	ori	r3,r18,256
41107c6c:	d8c02b15 	stw	r3,172(sp)
41107c70:	20021516 	blt	r4,zero,411084c8 <___vfprintf_internal_r+0x1f1c>
41107c74:	dcc03817 	ldw	r19,224(sp)
41107c78:	d8002a05 	stb	zero,168(sp)
41107c7c:	00801984 	movi	r2,102
41107c80:	8881f926 	beq	r17,r2,41108468 <___vfprintf_internal_r+0x1ebc>
41107c84:	00801184 	movi	r2,70
41107c88:	88821c26 	beq	r17,r2,411084fc <___vfprintf_internal_r+0x1f50>
41107c8c:	00801144 	movi	r2,69
41107c90:	b081ef26 	beq	r22,r2,41108450 <___vfprintf_internal_r+0x1ea4>
41107c94:	d8c02917 	ldw	r3,164(sp)
41107c98:	d8802104 	addi	r2,sp,132
41107c9c:	d8800315 	stw	r2,12(sp)
41107ca0:	d9403617 	ldw	r5,216(sp)
41107ca4:	d8802504 	addi	r2,sp,148
41107ca8:	d9002c17 	ldw	r4,176(sp)
41107cac:	d8800215 	stw	r2,8(sp)
41107cb0:	d8802604 	addi	r2,sp,152
41107cb4:	d8c00015 	stw	r3,0(sp)
41107cb8:	d8800115 	stw	r2,4(sp)
41107cbc:	01c00084 	movi	r7,2
41107cc0:	980d883a 	mov	r6,r19
41107cc4:	d8c03c15 	stw	r3,240(sp)
41107cc8:	da003d15 	stw	r8,244(sp)
41107ccc:	1108bd00 	call	41108bd0 <_dtoa_r>
41107cd0:	1021883a 	mov	r16,r2
41107cd4:	008019c4 	movi	r2,103
41107cd8:	d8c03c17 	ldw	r3,240(sp)
41107cdc:	da003d17 	ldw	r8,244(sp)
41107ce0:	88817126 	beq	r17,r2,411082a8 <___vfprintf_internal_r+0x1cfc>
41107ce4:	008011c4 	movi	r2,71
41107ce8:	88829226 	beq	r17,r2,41108734 <___vfprintf_internal_r+0x2188>
41107cec:	80f9883a 	add	fp,r16,r3
41107cf0:	d9003617 	ldw	r4,216(sp)
41107cf4:	000d883a 	mov	r6,zero
41107cf8:	000f883a 	mov	r7,zero
41107cfc:	980b883a 	mov	r5,r19
41107d00:	da003d15 	stw	r8,244(sp)
41107d04:	11118400 	call	41111840 <__eqdf2>
41107d08:	da003d17 	ldw	r8,244(sp)
41107d0c:	10018d26 	beq	r2,zero,41108344 <___vfprintf_internal_r+0x1d98>
41107d10:	d8802117 	ldw	r2,132(sp)
41107d14:	1700062e 	bgeu	r2,fp,41107d30 <___vfprintf_internal_r+0x1784>
41107d18:	01000c04 	movi	r4,48
41107d1c:	10c00044 	addi	r3,r2,1
41107d20:	d8c02115 	stw	r3,132(sp)
41107d24:	11000005 	stb	r4,0(r2)
41107d28:	d8802117 	ldw	r2,132(sp)
41107d2c:	173ffb36 	bltu	r2,fp,41107d1c <__reset+0xbb0e7d1c>
41107d30:	1405c83a 	sub	r2,r2,r16
41107d34:	d8803315 	stw	r2,204(sp)
41107d38:	008011c4 	movi	r2,71
41107d3c:	b0817626 	beq	r22,r2,41108318 <___vfprintf_internal_r+0x1d6c>
41107d40:	00801944 	movi	r2,101
41107d44:	1442810e 	bge	r2,r17,4110874c <___vfprintf_internal_r+0x21a0>
41107d48:	d8c02617 	ldw	r3,152(sp)
41107d4c:	00801984 	movi	r2,102
41107d50:	d8c03215 	stw	r3,200(sp)
41107d54:	8881fe26 	beq	r17,r2,41108550 <___vfprintf_internal_r+0x1fa4>
41107d58:	d8c03217 	ldw	r3,200(sp)
41107d5c:	d9003317 	ldw	r4,204(sp)
41107d60:	1901dd16 	blt	r3,r4,411084d8 <___vfprintf_internal_r+0x1f2c>
41107d64:	9480004c 	andi	r18,r18,1
41107d68:	90022b1e 	bne	r18,zero,41108618 <___vfprintf_internal_r+0x206c>
41107d6c:	1805883a 	mov	r2,r3
41107d70:	18028016 	blt	r3,zero,41108774 <___vfprintf_internal_r+0x21c8>
41107d74:	d8c03217 	ldw	r3,200(sp)
41107d78:	044019c4 	movi	r17,103
41107d7c:	d8c02e15 	stw	r3,184(sp)
41107d80:	df002a07 	ldb	fp,168(sp)
41107d84:	e001531e 	bne	fp,zero,411082d4 <___vfprintf_internal_r+0x1d28>
41107d88:	df002783 	ldbu	fp,158(sp)
41107d8c:	d8802a15 	stw	r2,168(sp)
41107d90:	dc802b17 	ldw	r18,172(sp)
41107d94:	d8002915 	stw	zero,164(sp)
41107d98:	003bd106 	br	41106ce0 <__reset+0xbb0e6ce0>
41107d9c:	d8802d17 	ldw	r2,180(sp)
41107da0:	d8c02d17 	ldw	r3,180(sp)
41107da4:	d9002d17 	ldw	r4,180(sp)
41107da8:	10800017 	ldw	r2,0(r2)
41107dac:	18c00117 	ldw	r3,4(r3)
41107db0:	21000204 	addi	r4,r4,8
41107db4:	d8803615 	stw	r2,216(sp)
41107db8:	d8c03815 	stw	r3,224(sp)
41107dbc:	d9002d15 	stw	r4,180(sp)
41107dc0:	003b7506 	br	41106b98 <__reset+0xbb0e6b98>
41107dc4:	ac400007 	ldb	r17,0(r21)
41107dc8:	003a5906 	br	41106730 <__reset+0xbb0e6730>
41107dcc:	9080100c 	andi	r2,r18,64
41107dd0:	1000a826 	beq	r2,zero,41108074 <___vfprintf_internal_r+0x1ac8>
41107dd4:	d9002d17 	ldw	r4,180(sp)
41107dd8:	002d883a 	mov	r22,zero
41107ddc:	24c0000b 	ldhu	r19,0(r4)
41107de0:	21000104 	addi	r4,r4,4
41107de4:	d9002d15 	stw	r4,180(sp)
41107de8:	003ccb06 	br	41107118 <__reset+0xbb0e7118>
41107dec:	d8c02d17 	ldw	r3,180(sp)
41107df0:	d9002917 	ldw	r4,164(sp)
41107df4:	002d883a 	mov	r22,zero
41107df8:	18800104 	addi	r2,r3,4
41107dfc:	1cc00017 	ldw	r19,0(r3)
41107e00:	203ebb0e 	bge	r4,zero,411078f0 <__reset+0xbb0e78f0>
41107e04:	003ef106 	br	411079cc <__reset+0xbb0e79cc>
41107e08:	9080040c 	andi	r2,r18,16
41107e0c:	1000921e 	bne	r2,zero,41108058 <___vfprintf_internal_r+0x1aac>
41107e10:	9480100c 	andi	r18,r18,64
41107e14:	90013926 	beq	r18,zero,411082fc <___vfprintf_internal_r+0x1d50>
41107e18:	d9002d17 	ldw	r4,180(sp)
41107e1c:	d9402f17 	ldw	r5,188(sp)
41107e20:	20800017 	ldw	r2,0(r4)
41107e24:	21000104 	addi	r4,r4,4
41107e28:	d9002d15 	stw	r4,180(sp)
41107e2c:	1140000d 	sth	r5,0(r2)
41107e30:	003a1606 	br	4110668c <__reset+0xbb0e668c>
41107e34:	9080100c 	andi	r2,r18,64
41107e38:	10008026 	beq	r2,zero,4110803c <___vfprintf_internal_r+0x1a90>
41107e3c:	d8c02d17 	ldw	r3,180(sp)
41107e40:	1cc0000f 	ldh	r19,0(r3)
41107e44:	18c00104 	addi	r3,r3,4
41107e48:	d8c02d15 	stw	r3,180(sp)
41107e4c:	982dd7fa 	srai	r22,r19,31
41107e50:	b005883a 	mov	r2,r22
41107e54:	003b1f06 	br	41106ad4 <__reset+0xbb0e6ad4>
41107e58:	9080100c 	andi	r2,r18,64
41107e5c:	d8002785 	stb	zero,158(sp)
41107e60:	10008a1e 	bne	r2,zero,4110808c <___vfprintf_internal_r+0x1ae0>
41107e64:	d9402d17 	ldw	r5,180(sp)
41107e68:	d8c02917 	ldw	r3,164(sp)
41107e6c:	002d883a 	mov	r22,zero
41107e70:	28800104 	addi	r2,r5,4
41107e74:	2cc00017 	ldw	r19,0(r5)
41107e78:	183e4b0e 	bge	r3,zero,411077a8 <__reset+0xbb0e77a8>
41107e7c:	9d86b03a 	or	r3,r19,r22
41107e80:	d8802d15 	stw	r2,180(sp)
41107e84:	183e4c1e 	bne	r3,zero,411077b8 <__reset+0xbb0e77b8>
41107e88:	0039883a 	mov	fp,zero
41107e8c:	0005883a 	mov	r2,zero
41107e90:	003d4006 	br	41107394 <__reset+0xbb0e7394>
41107e94:	015044b4 	movhi	r5,16658
41107e98:	29635b84 	addi	r5,r5,-29330
41107e9c:	d9402b15 	stw	r5,172(sp)
41107ea0:	d9402b17 	ldw	r5,172(sp)
41107ea4:	1c47883a 	add	r3,r3,r17
41107ea8:	10800044 	addi	r2,r2,1
41107eac:	41400015 	stw	r5,0(r8)
41107eb0:	44400115 	stw	r17,4(r8)
41107eb4:	d8c02015 	stw	r3,128(sp)
41107eb8:	d8801f15 	stw	r2,124(sp)
41107ebc:	010001c4 	movi	r4,7
41107ec0:	20bec816 	blt	r4,r2,411079e4 <__reset+0xbb0e79e4>
41107ec4:	42000204 	addi	r8,r8,8
41107ec8:	003ecd06 	br	41107a00 <__reset+0xbb0e7a00>
41107ecc:	d9002917 	ldw	r4,164(sp)
41107ed0:	d8002785 	stb	zero,158(sp)
41107ed4:	203d2d16 	blt	r4,zero,4110738c <__reset+0xbb0e738c>
41107ed8:	00bfdfc4 	movi	r2,-129
41107edc:	90a4703a 	and	r18,r18,r2
41107ee0:	003a9106 	br	41106928 <__reset+0xbb0e6928>
41107ee4:	011044b4 	movhi	r4,16658
41107ee8:	21235b84 	addi	r4,r4,-29330
41107eec:	d9002b15 	stw	r4,172(sp)
41107ef0:	003c0c06 	br	41106f24 <__reset+0xbb0e6f24>
41107ef4:	d9002c17 	ldw	r4,176(sp)
41107ef8:	d9801e04 	addi	r6,sp,120
41107efc:	b80b883a 	mov	r5,r23
41107f00:	110dbc80 	call	4110dbc8 <__sprint_r>
41107f04:	103aab1e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107f08:	d8c02017 	ldw	r3,128(sp)
41107f0c:	da000404 	addi	r8,sp,16
41107f10:	003d4106 	br	41107418 <__reset+0xbb0e7418>
41107f14:	d8801f17 	ldw	r2,124(sp)
41107f18:	015044b4 	movhi	r5,16658
41107f1c:	01000044 	movi	r4,1
41107f20:	18c00044 	addi	r3,r3,1
41107f24:	10800044 	addi	r2,r2,1
41107f28:	29635b04 	addi	r5,r5,-29332
41107f2c:	41000115 	stw	r4,4(r8)
41107f30:	41400015 	stw	r5,0(r8)
41107f34:	d8c02015 	stw	r3,128(sp)
41107f38:	d8801f15 	stw	r2,124(sp)
41107f3c:	010001c4 	movi	r4,7
41107f40:	20805c16 	blt	r4,r2,411080b4 <___vfprintf_internal_r+0x1b08>
41107f44:	42000204 	addi	r8,r8,8
41107f48:	8800041e 	bne	r17,zero,41107f5c <___vfprintf_internal_r+0x19b0>
41107f4c:	d8803317 	ldw	r2,204(sp)
41107f50:	1000021e 	bne	r2,zero,41107f5c <___vfprintf_internal_r+0x19b0>
41107f54:	9080004c 	andi	r2,r18,1
41107f58:	103c0926 	beq	r2,zero,41106f80 <__reset+0xbb0e6f80>
41107f5c:	d9003717 	ldw	r4,220(sp)
41107f60:	d8801f17 	ldw	r2,124(sp)
41107f64:	d9403417 	ldw	r5,208(sp)
41107f68:	20c7883a 	add	r3,r4,r3
41107f6c:	10800044 	addi	r2,r2,1
41107f70:	41000115 	stw	r4,4(r8)
41107f74:	41400015 	stw	r5,0(r8)
41107f78:	d8c02015 	stw	r3,128(sp)
41107f7c:	d8801f15 	stw	r2,124(sp)
41107f80:	010001c4 	movi	r4,7
41107f84:	20812116 	blt	r4,r2,4110840c <___vfprintf_internal_r+0x1e60>
41107f88:	42000204 	addi	r8,r8,8
41107f8c:	0463c83a 	sub	r17,zero,r17
41107f90:	0440730e 	bge	zero,r17,41108160 <___vfprintf_internal_r+0x1bb4>
41107f94:	05800404 	movi	r22,16
41107f98:	b440860e 	bge	r22,r17,411081b4 <___vfprintf_internal_r+0x1c08>
41107f9c:	015044b4 	movhi	r5,16658
41107fa0:	29635b84 	addi	r5,r5,-29330
41107fa4:	d9402b15 	stw	r5,172(sp)
41107fa8:	070001c4 	movi	fp,7
41107fac:	dcc02c17 	ldw	r19,176(sp)
41107fb0:	00000306 	br	41107fc0 <___vfprintf_internal_r+0x1a14>
41107fb4:	42000204 	addi	r8,r8,8
41107fb8:	8c7ffc04 	addi	r17,r17,-16
41107fbc:	b440800e 	bge	r22,r17,411081c0 <___vfprintf_internal_r+0x1c14>
41107fc0:	18c00404 	addi	r3,r3,16
41107fc4:	10800044 	addi	r2,r2,1
41107fc8:	45000015 	stw	r20,0(r8)
41107fcc:	45800115 	stw	r22,4(r8)
41107fd0:	d8c02015 	stw	r3,128(sp)
41107fd4:	d8801f15 	stw	r2,124(sp)
41107fd8:	e0bff60e 	bge	fp,r2,41107fb4 <__reset+0xbb0e7fb4>
41107fdc:	d9801e04 	addi	r6,sp,120
41107fe0:	b80b883a 	mov	r5,r23
41107fe4:	9809883a 	mov	r4,r19
41107fe8:	110dbc80 	call	4110dbc8 <__sprint_r>
41107fec:	103a711e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41107ff0:	d8c02017 	ldw	r3,128(sp)
41107ff4:	d8801f17 	ldw	r2,124(sp)
41107ff8:	da000404 	addi	r8,sp,16
41107ffc:	003fee06 	br	41107fb8 <__reset+0xbb0e7fb8>
41108000:	00bfffc4 	movi	r2,-1
41108004:	003a6f06 	br	411069c4 <__reset+0xbb0e69c4>
41108008:	008011c4 	movi	r2,71
4110800c:	1440b816 	blt	r2,r17,411082f0 <___vfprintf_internal_r+0x1d44>
41108010:	041044b4 	movhi	r16,16658
41108014:	84234d04 	addi	r16,r16,-29388
41108018:	00c000c4 	movi	r3,3
4110801c:	00bfdfc4 	movi	r2,-129
41108020:	d8c02a15 	stw	r3,168(sp)
41108024:	90a4703a 	and	r18,r18,r2
41108028:	df002783 	ldbu	fp,158(sp)
4110802c:	d8c02e15 	stw	r3,184(sp)
41108030:	d8002915 	stw	zero,164(sp)
41108034:	d8003215 	stw	zero,200(sp)
41108038:	003b2906 	br	41106ce0 <__reset+0xbb0e6ce0>
4110803c:	d9002d17 	ldw	r4,180(sp)
41108040:	24c00017 	ldw	r19,0(r4)
41108044:	21000104 	addi	r4,r4,4
41108048:	d9002d15 	stw	r4,180(sp)
4110804c:	982dd7fa 	srai	r22,r19,31
41108050:	b005883a 	mov	r2,r22
41108054:	003a9f06 	br	41106ad4 <__reset+0xbb0e6ad4>
41108058:	d9402d17 	ldw	r5,180(sp)
4110805c:	d8c02f17 	ldw	r3,188(sp)
41108060:	28800017 	ldw	r2,0(r5)
41108064:	29400104 	addi	r5,r5,4
41108068:	d9402d15 	stw	r5,180(sp)
4110806c:	10c00015 	stw	r3,0(r2)
41108070:	00398606 	br	4110668c <__reset+0xbb0e668c>
41108074:	d9402d17 	ldw	r5,180(sp)
41108078:	002d883a 	mov	r22,zero
4110807c:	2cc00017 	ldw	r19,0(r5)
41108080:	29400104 	addi	r5,r5,4
41108084:	d9402d15 	stw	r5,180(sp)
41108088:	003c2306 	br	41107118 <__reset+0xbb0e7118>
4110808c:	d8c02d17 	ldw	r3,180(sp)
41108090:	d9002917 	ldw	r4,164(sp)
41108094:	002d883a 	mov	r22,zero
41108098:	18800104 	addi	r2,r3,4
4110809c:	1cc0000b 	ldhu	r19,0(r3)
411080a0:	203dc10e 	bge	r4,zero,411077a8 <__reset+0xbb0e77a8>
411080a4:	003f7506 	br	41107e7c <__reset+0xbb0e7e7c>
411080a8:	041044b4 	movhi	r16,16658
411080ac:	84234b04 	addi	r16,r16,-29396
411080b0:	003acc06 	br	41106be4 <__reset+0xbb0e6be4>
411080b4:	d9002c17 	ldw	r4,176(sp)
411080b8:	d9801e04 	addi	r6,sp,120
411080bc:	b80b883a 	mov	r5,r23
411080c0:	110dbc80 	call	4110dbc8 <__sprint_r>
411080c4:	103a3b1e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
411080c8:	dc402617 	ldw	r17,152(sp)
411080cc:	d8c02017 	ldw	r3,128(sp)
411080d0:	da000404 	addi	r8,sp,16
411080d4:	003f9c06 	br	41107f48 <__reset+0xbb0e7f48>
411080d8:	ac400043 	ldbu	r17,1(r21)
411080dc:	94800814 	ori	r18,r18,32
411080e0:	ad400044 	addi	r21,r21,1
411080e4:	8c403fcc 	andi	r17,r17,255
411080e8:	8c40201c 	xori	r17,r17,128
411080ec:	8c7fe004 	addi	r17,r17,-128
411080f0:	00398f06 	br	41106730 <__reset+0xbb0e6730>
411080f4:	d8c02d15 	stw	r3,180(sp)
411080f8:	0039883a 	mov	fp,zero
411080fc:	003e3506 	br	411079d4 <__reset+0xbb0e79d4>
41108100:	d9002c17 	ldw	r4,176(sp)
41108104:	d9801e04 	addi	r6,sp,120
41108108:	b80b883a 	mov	r5,r23
4110810c:	110dbc80 	call	4110dbc8 <__sprint_r>
41108110:	103a281e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41108114:	d8c02017 	ldw	r3,128(sp)
41108118:	da000404 	addi	r8,sp,16
4110811c:	003cd006 	br	41107460 <__reset+0xbb0e7460>
41108120:	8009883a 	mov	r4,r16
41108124:	da003d15 	stw	r8,244(sp)
41108128:	11065140 	call	41106514 <strlen>
4110812c:	d8802e15 	stw	r2,184(sp)
41108130:	da003d17 	ldw	r8,244(sp)
41108134:	103c340e 	bge	r2,zero,41107208 <__reset+0xbb0e7208>
41108138:	0005883a 	mov	r2,zero
4110813c:	003c3206 	br	41107208 <__reset+0xbb0e7208>
41108140:	d9002c17 	ldw	r4,176(sp)
41108144:	d9801e04 	addi	r6,sp,120
41108148:	b80b883a 	mov	r5,r23
4110814c:	110dbc80 	call	4110dbc8 <__sprint_r>
41108150:	103a181e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41108154:	d8c02017 	ldw	r3,128(sp)
41108158:	d8801f17 	ldw	r2,124(sp)
4110815c:	da000404 	addi	r8,sp,16
41108160:	d9403317 	ldw	r5,204(sp)
41108164:	10800044 	addi	r2,r2,1
41108168:	44000015 	stw	r16,0(r8)
4110816c:	28c7883a 	add	r3,r5,r3
41108170:	003b7d06 	br	41106f68 <__reset+0xbb0e6f68>
41108174:	011044b4 	movhi	r4,16658
41108178:	21235f84 	addi	r4,r4,-29314
4110817c:	d9003515 	stw	r4,212(sp)
41108180:	003b1406 	br	41106dd4 <__reset+0xbb0e6dd4>
41108184:	013fffc4 	movi	r4,-1
41108188:	003a3506 	br	41106a60 <__reset+0xbb0e6a60>
4110818c:	0023883a 	mov	r17,zero
41108190:	003d9d06 	br	41107808 <__reset+0xbb0e7808>
41108194:	d9002c17 	ldw	r4,176(sp)
41108198:	d9801e04 	addi	r6,sp,120
4110819c:	b80b883a 	mov	r5,r23
411081a0:	110dbc80 	call	4110dbc8 <__sprint_r>
411081a4:	103a031e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
411081a8:	d8c02017 	ldw	r3,128(sp)
411081ac:	da000404 	addi	r8,sp,16
411081b0:	003d9406 	br	41107804 <__reset+0xbb0e7804>
411081b4:	011044b4 	movhi	r4,16658
411081b8:	21235b84 	addi	r4,r4,-29330
411081bc:	d9002b15 	stw	r4,172(sp)
411081c0:	d9002b17 	ldw	r4,172(sp)
411081c4:	1c47883a 	add	r3,r3,r17
411081c8:	10800044 	addi	r2,r2,1
411081cc:	41000015 	stw	r4,0(r8)
411081d0:	44400115 	stw	r17,4(r8)
411081d4:	d8c02015 	stw	r3,128(sp)
411081d8:	d8801f15 	stw	r2,124(sp)
411081dc:	010001c4 	movi	r4,7
411081e0:	20bfd716 	blt	r4,r2,41108140 <__reset+0xbb0e8140>
411081e4:	42000204 	addi	r8,r8,8
411081e8:	003fdd06 	br	41108160 <__reset+0xbb0e8160>
411081ec:	d9002c17 	ldw	r4,176(sp)
411081f0:	d9801e04 	addi	r6,sp,120
411081f4:	b80b883a 	mov	r5,r23
411081f8:	110dbc80 	call	4110dbc8 <__sprint_r>
411081fc:	1039ed1e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41108200:	d8802617 	ldw	r2,152(sp)
41108204:	d8c02017 	ldw	r3,128(sp)
41108208:	da000404 	addi	r8,sp,16
4110820c:	003e1006 	br	41107a50 <__reset+0xbb0e7a50>
41108210:	00800044 	movi	r2,1
41108214:	10803fcc 	andi	r2,r2,255
41108218:	00c00044 	movi	r3,1
4110821c:	10fa3526 	beq	r2,r3,41106af4 <__reset+0xbb0e6af4>
41108220:	00c00084 	movi	r3,2
41108224:	10fbcb26 	beq	r2,r3,41107154 <__reset+0xbb0e7154>
41108228:	003a8f06 	br	41106c68 <__reset+0xbb0e6c68>
4110822c:	011044b4 	movhi	r4,16658
41108230:	21235f84 	addi	r4,r4,-29314
41108234:	d9003515 	stw	r4,212(sp)
41108238:	003b7606 	br	41107014 <__reset+0xbb0e7014>
4110823c:	d8802917 	ldw	r2,164(sp)
41108240:	00c00184 	movi	r3,6
41108244:	1880012e 	bgeu	r3,r2,4110824c <___vfprintf_internal_r+0x1ca0>
41108248:	1805883a 	mov	r2,r3
4110824c:	d8802e15 	stw	r2,184(sp)
41108250:	1000ef16 	blt	r2,zero,41108610 <___vfprintf_internal_r+0x2064>
41108254:	041044b4 	movhi	r16,16658
41108258:	d8802a15 	stw	r2,168(sp)
4110825c:	dcc02d15 	stw	r19,180(sp)
41108260:	d8002915 	stw	zero,164(sp)
41108264:	d8003215 	stw	zero,200(sp)
41108268:	84235904 	addi	r16,r16,-29340
4110826c:	0039883a 	mov	fp,zero
41108270:	003aa206 	br	41106cfc <__reset+0xbb0e6cfc>
41108274:	0021883a 	mov	r16,zero
41108278:	003e0706 	br	41107a98 <__reset+0xbb0e7a98>
4110827c:	d9002c17 	ldw	r4,176(sp)
41108280:	d9801e04 	addi	r6,sp,120
41108284:	b80b883a 	mov	r5,r23
41108288:	110dbc80 	call	4110dbc8 <__sprint_r>
4110828c:	1039c91e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41108290:	d8802617 	ldw	r2,152(sp)
41108294:	d9403317 	ldw	r5,204(sp)
41108298:	d8c02017 	ldw	r3,128(sp)
4110829c:	da000404 	addi	r8,sp,16
411082a0:	2885c83a 	sub	r2,r5,r2
411082a4:	003dfb06 	br	41107a94 <__reset+0xbb0e7a94>
411082a8:	9080004c 	andi	r2,r18,1
411082ac:	103e8f1e 	bne	r2,zero,41107cec <__reset+0xbb0e7cec>
411082b0:	d8802117 	ldw	r2,132(sp)
411082b4:	003e9e06 	br	41107d30 <__reset+0xbb0e7d30>
411082b8:	1025883a 	mov	r18,r2
411082bc:	0039883a 	mov	fp,zero
411082c0:	00800084 	movi	r2,2
411082c4:	003fd306 	br	41108214 <__reset+0xbb0e8214>
411082c8:	07000b44 	movi	fp,45
411082cc:	df002785 	stb	fp,158(sp)
411082d0:	003a4006 	br	41106bd4 <__reset+0xbb0e6bd4>
411082d4:	00c00b44 	movi	r3,45
411082d8:	d8c02785 	stb	r3,158(sp)
411082dc:	d8802a15 	stw	r2,168(sp)
411082e0:	dc802b17 	ldw	r18,172(sp)
411082e4:	d8002915 	stw	zero,164(sp)
411082e8:	07000b44 	movi	fp,45
411082ec:	003a8006 	br	41106cf0 <__reset+0xbb0e6cf0>
411082f0:	041044b4 	movhi	r16,16658
411082f4:	84234e04 	addi	r16,r16,-29384
411082f8:	003f4706 	br	41108018 <__reset+0xbb0e8018>
411082fc:	d8c02d17 	ldw	r3,180(sp)
41108300:	d9002f17 	ldw	r4,188(sp)
41108304:	18800017 	ldw	r2,0(r3)
41108308:	18c00104 	addi	r3,r3,4
4110830c:	d8c02d15 	stw	r3,180(sp)
41108310:	11000015 	stw	r4,0(r2)
41108314:	0038dd06 	br	4110668c <__reset+0xbb0e668c>
41108318:	dd802617 	ldw	r22,152(sp)
4110831c:	00bfff44 	movi	r2,-3
41108320:	b0801c16 	blt	r22,r2,41108394 <___vfprintf_internal_r+0x1de8>
41108324:	d9402917 	ldw	r5,164(sp)
41108328:	2d801a16 	blt	r5,r22,41108394 <___vfprintf_internal_r+0x1de8>
4110832c:	dd803215 	stw	r22,200(sp)
41108330:	003e8906 	br	41107d58 <__reset+0xbb0e7d58>
41108334:	011044b4 	movhi	r4,16658
41108338:	21235b84 	addi	r4,r4,-29330
4110833c:	d9002b15 	stw	r4,172(sp)
41108340:	003c9106 	br	41107588 <__reset+0xbb0e7588>
41108344:	e005883a 	mov	r2,fp
41108348:	003e7906 	br	41107d30 <__reset+0xbb0e7d30>
4110834c:	d9402917 	ldw	r5,164(sp)
41108350:	df002783 	ldbu	fp,158(sp)
41108354:	dcc02d15 	stw	r19,180(sp)
41108358:	d9402a15 	stw	r5,168(sp)
4110835c:	d9402e15 	stw	r5,184(sp)
41108360:	d8002915 	stw	zero,164(sp)
41108364:	d8003215 	stw	zero,200(sp)
41108368:	003a5d06 	br	41106ce0 <__reset+0xbb0e6ce0>
4110836c:	9080004c 	andi	r2,r18,1
41108370:	0039883a 	mov	fp,zero
41108374:	10000426 	beq	r2,zero,41108388 <___vfprintf_internal_r+0x1ddc>
41108378:	00800c04 	movi	r2,48
4110837c:	dc001dc4 	addi	r16,sp,119
41108380:	d8801dc5 	stb	r2,119(sp)
41108384:	003b8006 	br	41107188 <__reset+0xbb0e7188>
41108388:	d8002e15 	stw	zero,184(sp)
4110838c:	dc001e04 	addi	r16,sp,120
41108390:	003a4d06 	br	41106cc8 <__reset+0xbb0e6cc8>
41108394:	8c7fff84 	addi	r17,r17,-2
41108398:	b5bfffc4 	addi	r22,r22,-1
4110839c:	dd802615 	stw	r22,152(sp)
411083a0:	dc4022c5 	stb	r17,139(sp)
411083a4:	b000bf16 	blt	r22,zero,411086a4 <___vfprintf_internal_r+0x20f8>
411083a8:	00800ac4 	movi	r2,43
411083ac:	d8802305 	stb	r2,140(sp)
411083b0:	00800244 	movi	r2,9
411083b4:	15807016 	blt	r2,r22,41108578 <___vfprintf_internal_r+0x1fcc>
411083b8:	00800c04 	movi	r2,48
411083bc:	b5800c04 	addi	r22,r22,48
411083c0:	d8802345 	stb	r2,141(sp)
411083c4:	dd802385 	stb	r22,142(sp)
411083c8:	d88023c4 	addi	r2,sp,143
411083cc:	df0022c4 	addi	fp,sp,139
411083d0:	d8c03317 	ldw	r3,204(sp)
411083d4:	1739c83a 	sub	fp,r2,fp
411083d8:	d9003317 	ldw	r4,204(sp)
411083dc:	e0c7883a 	add	r3,fp,r3
411083e0:	df003a15 	stw	fp,232(sp)
411083e4:	d8c02e15 	stw	r3,184(sp)
411083e8:	00800044 	movi	r2,1
411083ec:	1100b30e 	bge	r2,r4,411086bc <___vfprintf_internal_r+0x2110>
411083f0:	d8c02e17 	ldw	r3,184(sp)
411083f4:	18c00044 	addi	r3,r3,1
411083f8:	d8c02e15 	stw	r3,184(sp)
411083fc:	1805883a 	mov	r2,r3
41108400:	1800ac16 	blt	r3,zero,411086b4 <___vfprintf_internal_r+0x2108>
41108404:	d8003215 	stw	zero,200(sp)
41108408:	003e5d06 	br	41107d80 <__reset+0xbb0e7d80>
4110840c:	d9002c17 	ldw	r4,176(sp)
41108410:	d9801e04 	addi	r6,sp,120
41108414:	b80b883a 	mov	r5,r23
41108418:	110dbc80 	call	4110dbc8 <__sprint_r>
4110841c:	1039651e 	bne	r2,zero,411069b4 <__reset+0xbb0e69b4>
41108420:	dc402617 	ldw	r17,152(sp)
41108424:	d8c02017 	ldw	r3,128(sp)
41108428:	d8801f17 	ldw	r2,124(sp)
4110842c:	da000404 	addi	r8,sp,16
41108430:	003ed606 	br	41107f8c <__reset+0xbb0e7f8c>
41108434:	582b883a 	mov	r21,r11
41108438:	d8002915 	stw	zero,164(sp)
4110843c:	0038bd06 	br	41106734 <__reset+0xbb0e6734>
41108440:	d8802917 	ldw	r2,164(sp)
41108444:	103e071e 	bne	r2,zero,41107c64 <__reset+0xbb0e7c64>
41108448:	dc002915 	stw	r16,164(sp)
4110844c:	003e0506 	br	41107c64 <__reset+0xbb0e7c64>
41108450:	d9002917 	ldw	r4,164(sp)
41108454:	20c00044 	addi	r3,r4,1
41108458:	003e0f06 	br	41107c98 <__reset+0xbb0e7c98>
4110845c:	01400184 	movi	r5,6
41108460:	d9402915 	stw	r5,164(sp)
41108464:	003dff06 	br	41107c64 <__reset+0xbb0e7c64>
41108468:	d8802104 	addi	r2,sp,132
4110846c:	d8800315 	stw	r2,12(sp)
41108470:	d8802504 	addi	r2,sp,148
41108474:	d8800215 	stw	r2,8(sp)
41108478:	d8802604 	addi	r2,sp,152
4110847c:	d8800115 	stw	r2,4(sp)
41108480:	d8802917 	ldw	r2,164(sp)
41108484:	d9403617 	ldw	r5,216(sp)
41108488:	d9002c17 	ldw	r4,176(sp)
4110848c:	d8800015 	stw	r2,0(sp)
41108490:	01c000c4 	movi	r7,3
41108494:	980d883a 	mov	r6,r19
41108498:	da003d15 	stw	r8,244(sp)
4110849c:	1108bd00 	call	41108bd0 <_dtoa_r>
411084a0:	d8c02917 	ldw	r3,164(sp)
411084a4:	da003d17 	ldw	r8,244(sp)
411084a8:	1021883a 	mov	r16,r2
411084ac:	10f9883a 	add	fp,r2,r3
411084b0:	81000007 	ldb	r4,0(r16)
411084b4:	00800c04 	movi	r2,48
411084b8:	20805e26 	beq	r4,r2,41108634 <___vfprintf_internal_r+0x2088>
411084bc:	d8c02617 	ldw	r3,152(sp)
411084c0:	e0f9883a 	add	fp,fp,r3
411084c4:	003e0a06 	br	41107cf0 <__reset+0xbb0e7cf0>
411084c8:	00c00b44 	movi	r3,45
411084cc:	24e0003c 	xorhi	r19,r4,32768
411084d0:	d8c02a05 	stb	r3,168(sp)
411084d4:	003de906 	br	41107c7c <__reset+0xbb0e7c7c>
411084d8:	d8c03217 	ldw	r3,200(sp)
411084dc:	00c07a0e 	bge	zero,r3,411086c8 <___vfprintf_internal_r+0x211c>
411084e0:	00800044 	movi	r2,1
411084e4:	d9003317 	ldw	r4,204(sp)
411084e8:	1105883a 	add	r2,r2,r4
411084ec:	d8802e15 	stw	r2,184(sp)
411084f0:	10004e16 	blt	r2,zero,4110862c <___vfprintf_internal_r+0x2080>
411084f4:	044019c4 	movi	r17,103
411084f8:	003e2106 	br	41107d80 <__reset+0xbb0e7d80>
411084fc:	d9002917 	ldw	r4,164(sp)
41108500:	d8802104 	addi	r2,sp,132
41108504:	d8800315 	stw	r2,12(sp)
41108508:	d9000015 	stw	r4,0(sp)
4110850c:	d8802504 	addi	r2,sp,148
41108510:	d9403617 	ldw	r5,216(sp)
41108514:	d9002c17 	ldw	r4,176(sp)
41108518:	d8800215 	stw	r2,8(sp)
4110851c:	d8802604 	addi	r2,sp,152
41108520:	d8800115 	stw	r2,4(sp)
41108524:	01c000c4 	movi	r7,3
41108528:	980d883a 	mov	r6,r19
4110852c:	da003d15 	stw	r8,244(sp)
41108530:	1108bd00 	call	41108bd0 <_dtoa_r>
41108534:	d8c02917 	ldw	r3,164(sp)
41108538:	da003d17 	ldw	r8,244(sp)
4110853c:	1021883a 	mov	r16,r2
41108540:	00801184 	movi	r2,70
41108544:	80f9883a 	add	fp,r16,r3
41108548:	88bfd926 	beq	r17,r2,411084b0 <__reset+0xbb0e84b0>
4110854c:	003de806 	br	41107cf0 <__reset+0xbb0e7cf0>
41108550:	d9002917 	ldw	r4,164(sp)
41108554:	00c04d0e 	bge	zero,r3,4110868c <___vfprintf_internal_r+0x20e0>
41108558:	2000441e 	bne	r4,zero,4110866c <___vfprintf_internal_r+0x20c0>
4110855c:	9480004c 	andi	r18,r18,1
41108560:	9000421e 	bne	r18,zero,4110866c <___vfprintf_internal_r+0x20c0>
41108564:	1805883a 	mov	r2,r3
41108568:	18007016 	blt	r3,zero,4110872c <___vfprintf_internal_r+0x2180>
4110856c:	d8c03217 	ldw	r3,200(sp)
41108570:	d8c02e15 	stw	r3,184(sp)
41108574:	003e0206 	br	41107d80 <__reset+0xbb0e7d80>
41108578:	df0022c4 	addi	fp,sp,139
4110857c:	dc002915 	stw	r16,164(sp)
41108580:	4027883a 	mov	r19,r8
41108584:	e021883a 	mov	r16,fp
41108588:	b009883a 	mov	r4,r22
4110858c:	01400284 	movi	r5,10
41108590:	111057c0 	call	4111057c <__modsi3>
41108594:	10800c04 	addi	r2,r2,48
41108598:	843fffc4 	addi	r16,r16,-1
4110859c:	b009883a 	mov	r4,r22
411085a0:	01400284 	movi	r5,10
411085a4:	80800005 	stb	r2,0(r16)
411085a8:	11104f80 	call	411104f8 <__divsi3>
411085ac:	102d883a 	mov	r22,r2
411085b0:	00800244 	movi	r2,9
411085b4:	15bff416 	blt	r2,r22,41108588 <__reset+0xbb0e8588>
411085b8:	9811883a 	mov	r8,r19
411085bc:	b0800c04 	addi	r2,r22,48
411085c0:	8027883a 	mov	r19,r16
411085c4:	997fffc4 	addi	r5,r19,-1
411085c8:	98bfffc5 	stb	r2,-1(r19)
411085cc:	dc002917 	ldw	r16,164(sp)
411085d0:	2f006a2e 	bgeu	r5,fp,4110877c <___vfprintf_internal_r+0x21d0>
411085d4:	d9c02384 	addi	r7,sp,142
411085d8:	3ccfc83a 	sub	r7,r7,r19
411085dc:	d9002344 	addi	r4,sp,141
411085e0:	e1cf883a 	add	r7,fp,r7
411085e4:	00000106 	br	411085ec <___vfprintf_internal_r+0x2040>
411085e8:	28800003 	ldbu	r2,0(r5)
411085ec:	20800005 	stb	r2,0(r4)
411085f0:	21000044 	addi	r4,r4,1
411085f4:	29400044 	addi	r5,r5,1
411085f8:	393ffb1e 	bne	r7,r4,411085e8 <__reset+0xbb0e85e8>
411085fc:	d8802304 	addi	r2,sp,140
41108600:	14c5c83a 	sub	r2,r2,r19
41108604:	d8c02344 	addi	r3,sp,141
41108608:	1885883a 	add	r2,r3,r2
4110860c:	003f7006 	br	411083d0 <__reset+0xbb0e83d0>
41108610:	0005883a 	mov	r2,zero
41108614:	003f0f06 	br	41108254 <__reset+0xbb0e8254>
41108618:	d8c03217 	ldw	r3,200(sp)
4110861c:	18c00044 	addi	r3,r3,1
41108620:	d8c02e15 	stw	r3,184(sp)
41108624:	1805883a 	mov	r2,r3
41108628:	183fb20e 	bge	r3,zero,411084f4 <__reset+0xbb0e84f4>
4110862c:	0005883a 	mov	r2,zero
41108630:	003fb006 	br	411084f4 <__reset+0xbb0e84f4>
41108634:	d9003617 	ldw	r4,216(sp)
41108638:	000d883a 	mov	r6,zero
4110863c:	000f883a 	mov	r7,zero
41108640:	980b883a 	mov	r5,r19
41108644:	d8c03c15 	stw	r3,240(sp)
41108648:	da003d15 	stw	r8,244(sp)
4110864c:	11118400 	call	41111840 <__eqdf2>
41108650:	d8c03c17 	ldw	r3,240(sp)
41108654:	da003d17 	ldw	r8,244(sp)
41108658:	103f9826 	beq	r2,zero,411084bc <__reset+0xbb0e84bc>
4110865c:	00800044 	movi	r2,1
41108660:	10c7c83a 	sub	r3,r2,r3
41108664:	d8c02615 	stw	r3,152(sp)
41108668:	003f9506 	br	411084c0 <__reset+0xbb0e84c0>
4110866c:	d9002917 	ldw	r4,164(sp)
41108670:	d8c03217 	ldw	r3,200(sp)
41108674:	20800044 	addi	r2,r4,1
41108678:	1885883a 	add	r2,r3,r2
4110867c:	d8802e15 	stw	r2,184(sp)
41108680:	103dbf0e 	bge	r2,zero,41107d80 <__reset+0xbb0e7d80>
41108684:	0005883a 	mov	r2,zero
41108688:	003dbd06 	br	41107d80 <__reset+0xbb0e7d80>
4110868c:	2000211e 	bne	r4,zero,41108714 <___vfprintf_internal_r+0x2168>
41108690:	9480004c 	andi	r18,r18,1
41108694:	90001f1e 	bne	r18,zero,41108714 <___vfprintf_internal_r+0x2168>
41108698:	00800044 	movi	r2,1
4110869c:	d8802e15 	stw	r2,184(sp)
411086a0:	003db706 	br	41107d80 <__reset+0xbb0e7d80>
411086a4:	00800b44 	movi	r2,45
411086a8:	05adc83a 	sub	r22,zero,r22
411086ac:	d8802305 	stb	r2,140(sp)
411086b0:	003f3f06 	br	411083b0 <__reset+0xbb0e83b0>
411086b4:	0005883a 	mov	r2,zero
411086b8:	003f5206 	br	41108404 <__reset+0xbb0e8404>
411086bc:	90a4703a 	and	r18,r18,r2
411086c0:	903f4e26 	beq	r18,zero,411083fc <__reset+0xbb0e83fc>
411086c4:	003f4a06 	br	411083f0 <__reset+0xbb0e83f0>
411086c8:	00800084 	movi	r2,2
411086cc:	10c5c83a 	sub	r2,r2,r3
411086d0:	003f8406 	br	411084e4 <__reset+0xbb0e84e4>
411086d4:	d8802d17 	ldw	r2,180(sp)
411086d8:	d9002d17 	ldw	r4,180(sp)
411086dc:	ac400043 	ldbu	r17,1(r21)
411086e0:	10800017 	ldw	r2,0(r2)
411086e4:	582b883a 	mov	r21,r11
411086e8:	d8802915 	stw	r2,164(sp)
411086ec:	20800104 	addi	r2,r4,4
411086f0:	d9002917 	ldw	r4,164(sp)
411086f4:	d8802d15 	stw	r2,180(sp)
411086f8:	203e7a0e 	bge	r4,zero,411080e4 <__reset+0xbb0e80e4>
411086fc:	8c403fcc 	andi	r17,r17,255
41108700:	00bfffc4 	movi	r2,-1
41108704:	8c40201c 	xori	r17,r17,128
41108708:	d8802915 	stw	r2,164(sp)
4110870c:	8c7fe004 	addi	r17,r17,-128
41108710:	00380706 	br	41106730 <__reset+0xbb0e6730>
41108714:	d8c02917 	ldw	r3,164(sp)
41108718:	18c00084 	addi	r3,r3,2
4110871c:	d8c02e15 	stw	r3,184(sp)
41108720:	1805883a 	mov	r2,r3
41108724:	183d960e 	bge	r3,zero,41107d80 <__reset+0xbb0e7d80>
41108728:	003fd606 	br	41108684 <__reset+0xbb0e8684>
4110872c:	0005883a 	mov	r2,zero
41108730:	003f8e06 	br	4110856c <__reset+0xbb0e856c>
41108734:	9080004c 	andi	r2,r18,1
41108738:	103f811e 	bne	r2,zero,41108540 <__reset+0xbb0e8540>
4110873c:	d8802117 	ldw	r2,132(sp)
41108740:	1405c83a 	sub	r2,r2,r16
41108744:	d8803315 	stw	r2,204(sp)
41108748:	b47ef326 	beq	r22,r17,41108318 <__reset+0xbb0e8318>
4110874c:	dd802617 	ldw	r22,152(sp)
41108750:	003f1106 	br	41108398 <__reset+0xbb0e8398>
41108754:	d9c02785 	stb	r7,158(sp)
41108758:	00390406 	br	41106b6c <__reset+0xbb0e6b6c>
4110875c:	d9c02785 	stb	r7,158(sp)
41108760:	0038d306 	br	41106ab0 <__reset+0xbb0e6ab0>
41108764:	d9c02785 	stb	r7,158(sp)
41108768:	003a6106 	br	411070f0 <__reset+0xbb0e70f0>
4110876c:	d9c02785 	stb	r7,158(sp)
41108770:	003af806 	br	41107354 <__reset+0xbb0e7354>
41108774:	0005883a 	mov	r2,zero
41108778:	003d7e06 	br	41107d74 <__reset+0xbb0e7d74>
4110877c:	d8802344 	addi	r2,sp,141
41108780:	003f1306 	br	411083d0 <__reset+0xbb0e83d0>
41108784:	d9c02785 	stb	r7,158(sp)
41108788:	00392306 	br	41106c18 <__reset+0xbb0e6c18>
4110878c:	d9c02785 	stb	r7,158(sp)
41108790:	003aa906 	br	41107238 <__reset+0xbb0e7238>
41108794:	d9c02785 	stb	r7,158(sp)
41108798:	003a3d06 	br	41107090 <__reset+0xbb0e7090>
4110879c:	d9c02785 	stb	r7,158(sp)
411087a0:	003aca06 	br	411072cc <__reset+0xbb0e72cc>

411087a4 <__vfprintf_internal>:
411087a4:	009044b4 	movhi	r2,16658
411087a8:	10ab5104 	addi	r2,r2,-21180
411087ac:	300f883a 	mov	r7,r6
411087b0:	280d883a 	mov	r6,r5
411087b4:	200b883a 	mov	r5,r4
411087b8:	11000017 	ldw	r4,0(r2)
411087bc:	11065ac1 	jmpi	411065ac <___vfprintf_internal_r>

411087c0 <__sbprintf>:
411087c0:	2880030b 	ldhu	r2,12(r5)
411087c4:	2ac01917 	ldw	r11,100(r5)
411087c8:	2a80038b 	ldhu	r10,14(r5)
411087cc:	2a400717 	ldw	r9,28(r5)
411087d0:	2a000917 	ldw	r8,36(r5)
411087d4:	defee204 	addi	sp,sp,-1144
411087d8:	00c10004 	movi	r3,1024
411087dc:	dc011a15 	stw	r16,1128(sp)
411087e0:	10bfff4c 	andi	r2,r2,65533
411087e4:	2821883a 	mov	r16,r5
411087e8:	d8cb883a 	add	r5,sp,r3
411087ec:	dc811c15 	stw	r18,1136(sp)
411087f0:	dc411b15 	stw	r17,1132(sp)
411087f4:	dfc11d15 	stw	ra,1140(sp)
411087f8:	2025883a 	mov	r18,r4
411087fc:	d881030d 	sth	r2,1036(sp)
41108800:	dac11915 	stw	r11,1124(sp)
41108804:	da81038d 	sth	r10,1038(sp)
41108808:	da410715 	stw	r9,1052(sp)
4110880c:	da010915 	stw	r8,1060(sp)
41108810:	dec10015 	stw	sp,1024(sp)
41108814:	dec10415 	stw	sp,1040(sp)
41108818:	d8c10215 	stw	r3,1032(sp)
4110881c:	d8c10515 	stw	r3,1044(sp)
41108820:	d8010615 	stw	zero,1048(sp)
41108824:	11065ac0 	call	411065ac <___vfprintf_internal_r>
41108828:	1023883a 	mov	r17,r2
4110882c:	10000416 	blt	r2,zero,41108840 <__sbprintf+0x80>
41108830:	d9410004 	addi	r5,sp,1024
41108834:	9009883a 	mov	r4,r18
41108838:	110a4740 	call	4110a474 <_fflush_r>
4110883c:	10000d1e 	bne	r2,zero,41108874 <__sbprintf+0xb4>
41108840:	d881030b 	ldhu	r2,1036(sp)
41108844:	1080100c 	andi	r2,r2,64
41108848:	10000326 	beq	r2,zero,41108858 <__sbprintf+0x98>
4110884c:	8080030b 	ldhu	r2,12(r16)
41108850:	10801014 	ori	r2,r2,64
41108854:	8080030d 	sth	r2,12(r16)
41108858:	8805883a 	mov	r2,r17
4110885c:	dfc11d17 	ldw	ra,1140(sp)
41108860:	dc811c17 	ldw	r18,1136(sp)
41108864:	dc411b17 	ldw	r17,1132(sp)
41108868:	dc011a17 	ldw	r16,1128(sp)
4110886c:	dec11e04 	addi	sp,sp,1144
41108870:	f800283a 	ret
41108874:	047fffc4 	movi	r17,-1
41108878:	003ff106 	br	41108840 <__reset+0xbb0e8840>

4110887c <__swsetup_r>:
4110887c:	009044b4 	movhi	r2,16658
41108880:	defffd04 	addi	sp,sp,-12
41108884:	10ab5104 	addi	r2,r2,-21180
41108888:	dc400115 	stw	r17,4(sp)
4110888c:	2023883a 	mov	r17,r4
41108890:	11000017 	ldw	r4,0(r2)
41108894:	dc000015 	stw	r16,0(sp)
41108898:	dfc00215 	stw	ra,8(sp)
4110889c:	2821883a 	mov	r16,r5
411088a0:	20000226 	beq	r4,zero,411088ac <__swsetup_r+0x30>
411088a4:	20800e17 	ldw	r2,56(r4)
411088a8:	10003126 	beq	r2,zero,41108970 <__swsetup_r+0xf4>
411088ac:	8080030b 	ldhu	r2,12(r16)
411088b0:	10c0020c 	andi	r3,r2,8
411088b4:	1009883a 	mov	r4,r2
411088b8:	18000f26 	beq	r3,zero,411088f8 <__swsetup_r+0x7c>
411088bc:	80c00417 	ldw	r3,16(r16)
411088c0:	18001526 	beq	r3,zero,41108918 <__swsetup_r+0x9c>
411088c4:	1100004c 	andi	r4,r2,1
411088c8:	20001c1e 	bne	r4,zero,4110893c <__swsetup_r+0xc0>
411088cc:	1080008c 	andi	r2,r2,2
411088d0:	1000291e 	bne	r2,zero,41108978 <__swsetup_r+0xfc>
411088d4:	80800517 	ldw	r2,20(r16)
411088d8:	80800215 	stw	r2,8(r16)
411088dc:	18001c26 	beq	r3,zero,41108950 <__swsetup_r+0xd4>
411088e0:	0005883a 	mov	r2,zero
411088e4:	dfc00217 	ldw	ra,8(sp)
411088e8:	dc400117 	ldw	r17,4(sp)
411088ec:	dc000017 	ldw	r16,0(sp)
411088f0:	dec00304 	addi	sp,sp,12
411088f4:	f800283a 	ret
411088f8:	2080040c 	andi	r2,r4,16
411088fc:	10002e26 	beq	r2,zero,411089b8 <__swsetup_r+0x13c>
41108900:	2080010c 	andi	r2,r4,4
41108904:	10001e1e 	bne	r2,zero,41108980 <__swsetup_r+0x104>
41108908:	80c00417 	ldw	r3,16(r16)
4110890c:	20800214 	ori	r2,r4,8
41108910:	8080030d 	sth	r2,12(r16)
41108914:	183feb1e 	bne	r3,zero,411088c4 <__reset+0xbb0e88c4>
41108918:	1100a00c 	andi	r4,r2,640
4110891c:	01408004 	movi	r5,512
41108920:	217fe826 	beq	r4,r5,411088c4 <__reset+0xbb0e88c4>
41108924:	800b883a 	mov	r5,r16
41108928:	8809883a 	mov	r4,r17
4110892c:	110b3f40 	call	4110b3f4 <__smakebuf_r>
41108930:	8080030b 	ldhu	r2,12(r16)
41108934:	80c00417 	ldw	r3,16(r16)
41108938:	003fe206 	br	411088c4 <__reset+0xbb0e88c4>
4110893c:	80800517 	ldw	r2,20(r16)
41108940:	80000215 	stw	zero,8(r16)
41108944:	0085c83a 	sub	r2,zero,r2
41108948:	80800615 	stw	r2,24(r16)
4110894c:	183fe41e 	bne	r3,zero,411088e0 <__reset+0xbb0e88e0>
41108950:	80c0030b 	ldhu	r3,12(r16)
41108954:	0005883a 	mov	r2,zero
41108958:	1900200c 	andi	r4,r3,128
4110895c:	203fe126 	beq	r4,zero,411088e4 <__reset+0xbb0e88e4>
41108960:	18c01014 	ori	r3,r3,64
41108964:	80c0030d 	sth	r3,12(r16)
41108968:	00bfffc4 	movi	r2,-1
4110896c:	003fdd06 	br	411088e4 <__reset+0xbb0e88e4>
41108970:	110a8500 	call	4110a850 <__sinit>
41108974:	003fcd06 	br	411088ac <__reset+0xbb0e88ac>
41108978:	0005883a 	mov	r2,zero
4110897c:	003fd606 	br	411088d8 <__reset+0xbb0e88d8>
41108980:	81400c17 	ldw	r5,48(r16)
41108984:	28000626 	beq	r5,zero,411089a0 <__swsetup_r+0x124>
41108988:	80801004 	addi	r2,r16,64
4110898c:	28800326 	beq	r5,r2,4110899c <__swsetup_r+0x120>
41108990:	8809883a 	mov	r4,r17
41108994:	110a9c40 	call	4110a9c4 <_free_r>
41108998:	8100030b 	ldhu	r4,12(r16)
4110899c:	80000c15 	stw	zero,48(r16)
411089a0:	80c00417 	ldw	r3,16(r16)
411089a4:	00bff6c4 	movi	r2,-37
411089a8:	1108703a 	and	r4,r2,r4
411089ac:	80000115 	stw	zero,4(r16)
411089b0:	80c00015 	stw	r3,0(r16)
411089b4:	003fd506 	br	4110890c <__reset+0xbb0e890c>
411089b8:	00800244 	movi	r2,9
411089bc:	88800015 	stw	r2,0(r17)
411089c0:	20801014 	ori	r2,r4,64
411089c4:	8080030d 	sth	r2,12(r16)
411089c8:	00bfffc4 	movi	r2,-1
411089cc:	003fc506 	br	411088e4 <__reset+0xbb0e88e4>

411089d0 <quorem>:
411089d0:	defff704 	addi	sp,sp,-36
411089d4:	dc800215 	stw	r18,8(sp)
411089d8:	20800417 	ldw	r2,16(r4)
411089dc:	2c800417 	ldw	r18,16(r5)
411089e0:	dfc00815 	stw	ra,32(sp)
411089e4:	ddc00715 	stw	r23,28(sp)
411089e8:	dd800615 	stw	r22,24(sp)
411089ec:	dd400515 	stw	r21,20(sp)
411089f0:	dd000415 	stw	r20,16(sp)
411089f4:	dcc00315 	stw	r19,12(sp)
411089f8:	dc400115 	stw	r17,4(sp)
411089fc:	dc000015 	stw	r16,0(sp)
41108a00:	14807116 	blt	r2,r18,41108bc8 <quorem+0x1f8>
41108a04:	94bfffc4 	addi	r18,r18,-1
41108a08:	94ad883a 	add	r22,r18,r18
41108a0c:	b5ad883a 	add	r22,r22,r22
41108a10:	2c400504 	addi	r17,r5,20
41108a14:	8da9883a 	add	r20,r17,r22
41108a18:	25400504 	addi	r21,r4,20
41108a1c:	282f883a 	mov	r23,r5
41108a20:	adad883a 	add	r22,r21,r22
41108a24:	a1400017 	ldw	r5,0(r20)
41108a28:	2021883a 	mov	r16,r4
41108a2c:	b1000017 	ldw	r4,0(r22)
41108a30:	29400044 	addi	r5,r5,1
41108a34:	11105f00 	call	411105f0 <__udivsi3>
41108a38:	1027883a 	mov	r19,r2
41108a3c:	10002c26 	beq	r2,zero,41108af0 <quorem+0x120>
41108a40:	a813883a 	mov	r9,r21
41108a44:	880b883a 	mov	r5,r17
41108a48:	0009883a 	mov	r4,zero
41108a4c:	000d883a 	mov	r6,zero
41108a50:	2a000017 	ldw	r8,0(r5)
41108a54:	49c00017 	ldw	r7,0(r9)
41108a58:	29400104 	addi	r5,r5,4
41108a5c:	40bfffcc 	andi	r2,r8,65535
41108a60:	14c5383a 	mul	r2,r2,r19
41108a64:	4010d43a 	srli	r8,r8,16
41108a68:	38ffffcc 	andi	r3,r7,65535
41108a6c:	1105883a 	add	r2,r2,r4
41108a70:	1008d43a 	srli	r4,r2,16
41108a74:	44d1383a 	mul	r8,r8,r19
41108a78:	198d883a 	add	r6,r3,r6
41108a7c:	10ffffcc 	andi	r3,r2,65535
41108a80:	30c7c83a 	sub	r3,r6,r3
41108a84:	380ed43a 	srli	r7,r7,16
41108a88:	4105883a 	add	r2,r8,r4
41108a8c:	180dd43a 	srai	r6,r3,16
41108a90:	113fffcc 	andi	r4,r2,65535
41108a94:	390fc83a 	sub	r7,r7,r4
41108a98:	398d883a 	add	r6,r7,r6
41108a9c:	300e943a 	slli	r7,r6,16
41108aa0:	18ffffcc 	andi	r3,r3,65535
41108aa4:	1008d43a 	srli	r4,r2,16
41108aa8:	38ceb03a 	or	r7,r7,r3
41108aac:	49c00015 	stw	r7,0(r9)
41108ab0:	300dd43a 	srai	r6,r6,16
41108ab4:	4a400104 	addi	r9,r9,4
41108ab8:	a17fe52e 	bgeu	r20,r5,41108a50 <__reset+0xbb0e8a50>
41108abc:	b0800017 	ldw	r2,0(r22)
41108ac0:	10000b1e 	bne	r2,zero,41108af0 <quorem+0x120>
41108ac4:	b0bfff04 	addi	r2,r22,-4
41108ac8:	a880082e 	bgeu	r21,r2,41108aec <quorem+0x11c>
41108acc:	b0ffff17 	ldw	r3,-4(r22)
41108ad0:	18000326 	beq	r3,zero,41108ae0 <quorem+0x110>
41108ad4:	00000506 	br	41108aec <quorem+0x11c>
41108ad8:	10c00017 	ldw	r3,0(r2)
41108adc:	1800031e 	bne	r3,zero,41108aec <quorem+0x11c>
41108ae0:	10bfff04 	addi	r2,r2,-4
41108ae4:	94bfffc4 	addi	r18,r18,-1
41108ae8:	a8bffb36 	bltu	r21,r2,41108ad8 <__reset+0xbb0e8ad8>
41108aec:	84800415 	stw	r18,16(r16)
41108af0:	b80b883a 	mov	r5,r23
41108af4:	8009883a 	mov	r4,r16
41108af8:	110c9ec0 	call	4110c9ec <__mcmp>
41108afc:	10002616 	blt	r2,zero,41108b98 <quorem+0x1c8>
41108b00:	9cc00044 	addi	r19,r19,1
41108b04:	a805883a 	mov	r2,r21
41108b08:	000b883a 	mov	r5,zero
41108b0c:	11000017 	ldw	r4,0(r2)
41108b10:	89800017 	ldw	r6,0(r17)
41108b14:	10800104 	addi	r2,r2,4
41108b18:	20ffffcc 	andi	r3,r4,65535
41108b1c:	194b883a 	add	r5,r3,r5
41108b20:	30ffffcc 	andi	r3,r6,65535
41108b24:	28c7c83a 	sub	r3,r5,r3
41108b28:	300cd43a 	srli	r6,r6,16
41108b2c:	2008d43a 	srli	r4,r4,16
41108b30:	180bd43a 	srai	r5,r3,16
41108b34:	18ffffcc 	andi	r3,r3,65535
41108b38:	2189c83a 	sub	r4,r4,r6
41108b3c:	2149883a 	add	r4,r4,r5
41108b40:	200c943a 	slli	r6,r4,16
41108b44:	8c400104 	addi	r17,r17,4
41108b48:	200bd43a 	srai	r5,r4,16
41108b4c:	30c6b03a 	or	r3,r6,r3
41108b50:	10ffff15 	stw	r3,-4(r2)
41108b54:	a47fed2e 	bgeu	r20,r17,41108b0c <__reset+0xbb0e8b0c>
41108b58:	9485883a 	add	r2,r18,r18
41108b5c:	1085883a 	add	r2,r2,r2
41108b60:	a887883a 	add	r3,r21,r2
41108b64:	18800017 	ldw	r2,0(r3)
41108b68:	10000b1e 	bne	r2,zero,41108b98 <quorem+0x1c8>
41108b6c:	18bfff04 	addi	r2,r3,-4
41108b70:	a880082e 	bgeu	r21,r2,41108b94 <quorem+0x1c4>
41108b74:	18ffff17 	ldw	r3,-4(r3)
41108b78:	18000326 	beq	r3,zero,41108b88 <quorem+0x1b8>
41108b7c:	00000506 	br	41108b94 <quorem+0x1c4>
41108b80:	10c00017 	ldw	r3,0(r2)
41108b84:	1800031e 	bne	r3,zero,41108b94 <quorem+0x1c4>
41108b88:	10bfff04 	addi	r2,r2,-4
41108b8c:	94bfffc4 	addi	r18,r18,-1
41108b90:	a8bffb36 	bltu	r21,r2,41108b80 <__reset+0xbb0e8b80>
41108b94:	84800415 	stw	r18,16(r16)
41108b98:	9805883a 	mov	r2,r19
41108b9c:	dfc00817 	ldw	ra,32(sp)
41108ba0:	ddc00717 	ldw	r23,28(sp)
41108ba4:	dd800617 	ldw	r22,24(sp)
41108ba8:	dd400517 	ldw	r21,20(sp)
41108bac:	dd000417 	ldw	r20,16(sp)
41108bb0:	dcc00317 	ldw	r19,12(sp)
41108bb4:	dc800217 	ldw	r18,8(sp)
41108bb8:	dc400117 	ldw	r17,4(sp)
41108bbc:	dc000017 	ldw	r16,0(sp)
41108bc0:	dec00904 	addi	sp,sp,36
41108bc4:	f800283a 	ret
41108bc8:	0005883a 	mov	r2,zero
41108bcc:	003ff306 	br	41108b9c <__reset+0xbb0e8b9c>

41108bd0 <_dtoa_r>:
41108bd0:	20801017 	ldw	r2,64(r4)
41108bd4:	deffde04 	addi	sp,sp,-136
41108bd8:	df002015 	stw	fp,128(sp)
41108bdc:	dcc01b15 	stw	r19,108(sp)
41108be0:	dc801a15 	stw	r18,104(sp)
41108be4:	dc401915 	stw	r17,100(sp)
41108be8:	dc001815 	stw	r16,96(sp)
41108bec:	dfc02115 	stw	ra,132(sp)
41108bf0:	ddc01f15 	stw	r23,124(sp)
41108bf4:	dd801e15 	stw	r22,120(sp)
41108bf8:	dd401d15 	stw	r21,116(sp)
41108bfc:	dd001c15 	stw	r20,112(sp)
41108c00:	d9c00315 	stw	r7,12(sp)
41108c04:	2039883a 	mov	fp,r4
41108c08:	3023883a 	mov	r17,r6
41108c0c:	2825883a 	mov	r18,r5
41108c10:	dc002417 	ldw	r16,144(sp)
41108c14:	3027883a 	mov	r19,r6
41108c18:	10000826 	beq	r2,zero,41108c3c <_dtoa_r+0x6c>
41108c1c:	21801117 	ldw	r6,68(r4)
41108c20:	00c00044 	movi	r3,1
41108c24:	100b883a 	mov	r5,r2
41108c28:	1986983a 	sll	r3,r3,r6
41108c2c:	11800115 	stw	r6,4(r2)
41108c30:	10c00215 	stw	r3,8(r2)
41108c34:	110c1cc0 	call	4110c1cc <_Bfree>
41108c38:	e0001015 	stw	zero,64(fp)
41108c3c:	88002e16 	blt	r17,zero,41108cf8 <_dtoa_r+0x128>
41108c40:	80000015 	stw	zero,0(r16)
41108c44:	889ffc2c 	andhi	r2,r17,32752
41108c48:	00dffc34 	movhi	r3,32752
41108c4c:	10c01c26 	beq	r2,r3,41108cc0 <_dtoa_r+0xf0>
41108c50:	000d883a 	mov	r6,zero
41108c54:	000f883a 	mov	r7,zero
41108c58:	9009883a 	mov	r4,r18
41108c5c:	980b883a 	mov	r5,r19
41108c60:	11118400 	call	41111840 <__eqdf2>
41108c64:	10002b1e 	bne	r2,zero,41108d14 <_dtoa_r+0x144>
41108c68:	d9c02317 	ldw	r7,140(sp)
41108c6c:	00800044 	movi	r2,1
41108c70:	38800015 	stw	r2,0(r7)
41108c74:	d8802517 	ldw	r2,148(sp)
41108c78:	10019e26 	beq	r2,zero,411092f4 <_dtoa_r+0x724>
41108c7c:	d8c02517 	ldw	r3,148(sp)
41108c80:	009044b4 	movhi	r2,16658
41108c84:	10a35b44 	addi	r2,r2,-29331
41108c88:	18800015 	stw	r2,0(r3)
41108c8c:	10bfffc4 	addi	r2,r2,-1
41108c90:	dfc02117 	ldw	ra,132(sp)
41108c94:	df002017 	ldw	fp,128(sp)
41108c98:	ddc01f17 	ldw	r23,124(sp)
41108c9c:	dd801e17 	ldw	r22,120(sp)
41108ca0:	dd401d17 	ldw	r21,116(sp)
41108ca4:	dd001c17 	ldw	r20,112(sp)
41108ca8:	dcc01b17 	ldw	r19,108(sp)
41108cac:	dc801a17 	ldw	r18,104(sp)
41108cb0:	dc401917 	ldw	r17,100(sp)
41108cb4:	dc001817 	ldw	r16,96(sp)
41108cb8:	dec02204 	addi	sp,sp,136
41108cbc:	f800283a 	ret
41108cc0:	d8c02317 	ldw	r3,140(sp)
41108cc4:	0089c3c4 	movi	r2,9999
41108cc8:	18800015 	stw	r2,0(r3)
41108ccc:	90017726 	beq	r18,zero,411092ac <_dtoa_r+0x6dc>
41108cd0:	009044b4 	movhi	r2,16658
41108cd4:	10a36704 	addi	r2,r2,-29284
41108cd8:	d9002517 	ldw	r4,148(sp)
41108cdc:	203fec26 	beq	r4,zero,41108c90 <__reset+0xbb0e8c90>
41108ce0:	10c000c7 	ldb	r3,3(r2)
41108ce4:	1801781e 	bne	r3,zero,411092c8 <_dtoa_r+0x6f8>
41108ce8:	10c000c4 	addi	r3,r2,3
41108cec:	d9802517 	ldw	r6,148(sp)
41108cf0:	30c00015 	stw	r3,0(r6)
41108cf4:	003fe606 	br	41108c90 <__reset+0xbb0e8c90>
41108cf8:	04e00034 	movhi	r19,32768
41108cfc:	9cffffc4 	addi	r19,r19,-1
41108d00:	00800044 	movi	r2,1
41108d04:	8ce6703a 	and	r19,r17,r19
41108d08:	80800015 	stw	r2,0(r16)
41108d0c:	9823883a 	mov	r17,r19
41108d10:	003fcc06 	br	41108c44 <__reset+0xbb0e8c44>
41108d14:	d8800204 	addi	r2,sp,8
41108d18:	d8800015 	stw	r2,0(sp)
41108d1c:	d9c00104 	addi	r7,sp,4
41108d20:	900b883a 	mov	r5,r18
41108d24:	980d883a 	mov	r6,r19
41108d28:	e009883a 	mov	r4,fp
41108d2c:	8820d53a 	srli	r16,r17,20
41108d30:	110cdb80 	call	4110cdb8 <__d2b>
41108d34:	d8800915 	stw	r2,36(sp)
41108d38:	8001651e 	bne	r16,zero,411092d0 <_dtoa_r+0x700>
41108d3c:	dd800217 	ldw	r22,8(sp)
41108d40:	dc000117 	ldw	r16,4(sp)
41108d44:	00800804 	movi	r2,32
41108d48:	b421883a 	add	r16,r22,r16
41108d4c:	80c10c84 	addi	r3,r16,1074
41108d50:	10c2d10e 	bge	r2,r3,41109898 <_dtoa_r+0xcc8>
41108d54:	00801004 	movi	r2,64
41108d58:	81010484 	addi	r4,r16,1042
41108d5c:	10c7c83a 	sub	r3,r2,r3
41108d60:	9108d83a 	srl	r4,r18,r4
41108d64:	88e2983a 	sll	r17,r17,r3
41108d68:	2448b03a 	or	r4,r4,r17
41108d6c:	11124f00 	call	411124f0 <__floatunsidf>
41108d70:	017f8434 	movhi	r5,65040
41108d74:	01800044 	movi	r6,1
41108d78:	1009883a 	mov	r4,r2
41108d7c:	194b883a 	add	r5,r3,r5
41108d80:	843fffc4 	addi	r16,r16,-1
41108d84:	d9801115 	stw	r6,68(sp)
41108d88:	000d883a 	mov	r6,zero
41108d8c:	01cffe34 	movhi	r7,16376
41108d90:	1111a980 	call	41111a98 <__subdf3>
41108d94:	0198dbf4 	movhi	r6,25455
41108d98:	01cff4f4 	movhi	r7,16339
41108d9c:	3190d844 	addi	r6,r6,17249
41108da0:	39e1e9c4 	addi	r7,r7,-30809
41108da4:	1009883a 	mov	r4,r2
41108da8:	180b883a 	mov	r5,r3
41108dac:	11058380 	call	41105838 <__muldf3>
41108db0:	01a2d874 	movhi	r6,35681
41108db4:	01cff1f4 	movhi	r7,16327
41108db8:	31b22cc4 	addi	r6,r6,-14157
41108dbc:	39e28a04 	addi	r7,r7,-30168
41108dc0:	180b883a 	mov	r5,r3
41108dc4:	1009883a 	mov	r4,r2
41108dc8:	11106ac0 	call	411106ac <__adddf3>
41108dcc:	8009883a 	mov	r4,r16
41108dd0:	1029883a 	mov	r20,r2
41108dd4:	1823883a 	mov	r17,r3
41108dd8:	11124140 	call	41112414 <__floatsidf>
41108ddc:	019427f4 	movhi	r6,20639
41108de0:	01cff4f4 	movhi	r7,16339
41108de4:	319e7ec4 	addi	r6,r6,31227
41108de8:	39d104c4 	addi	r7,r7,17427
41108dec:	1009883a 	mov	r4,r2
41108df0:	180b883a 	mov	r5,r3
41108df4:	11058380 	call	41105838 <__muldf3>
41108df8:	100d883a 	mov	r6,r2
41108dfc:	180f883a 	mov	r7,r3
41108e00:	a009883a 	mov	r4,r20
41108e04:	880b883a 	mov	r5,r17
41108e08:	11106ac0 	call	411106ac <__adddf3>
41108e0c:	1009883a 	mov	r4,r2
41108e10:	180b883a 	mov	r5,r3
41108e14:	1029883a 	mov	r20,r2
41108e18:	1823883a 	mov	r17,r3
41108e1c:	11123940 	call	41112394 <__fixdfsi>
41108e20:	000d883a 	mov	r6,zero
41108e24:	000f883a 	mov	r7,zero
41108e28:	a009883a 	mov	r4,r20
41108e2c:	880b883a 	mov	r5,r17
41108e30:	d8800515 	stw	r2,20(sp)
41108e34:	11119a40 	call	411119a4 <__ledf2>
41108e38:	10028716 	blt	r2,zero,41109858 <_dtoa_r+0xc88>
41108e3c:	d8c00517 	ldw	r3,20(sp)
41108e40:	00800584 	movi	r2,22
41108e44:	10c27536 	bltu	r2,r3,4110981c <_dtoa_r+0xc4c>
41108e48:	180490fa 	slli	r2,r3,3
41108e4c:	00d044b4 	movhi	r3,16658
41108e50:	18e38304 	addi	r3,r3,-29172
41108e54:	1885883a 	add	r2,r3,r2
41108e58:	11000017 	ldw	r4,0(r2)
41108e5c:	11400117 	ldw	r5,4(r2)
41108e60:	900d883a 	mov	r6,r18
41108e64:	980f883a 	mov	r7,r19
41108e68:	11118c80 	call	411118c8 <__gedf2>
41108e6c:	00828d0e 	bge	zero,r2,411098a4 <_dtoa_r+0xcd4>
41108e70:	d9000517 	ldw	r4,20(sp)
41108e74:	d8000e15 	stw	zero,56(sp)
41108e78:	213fffc4 	addi	r4,r4,-1
41108e7c:	d9000515 	stw	r4,20(sp)
41108e80:	b42dc83a 	sub	r22,r22,r16
41108e84:	b5bfffc4 	addi	r22,r22,-1
41108e88:	b0026f16 	blt	r22,zero,41109848 <_dtoa_r+0xc78>
41108e8c:	d8000815 	stw	zero,32(sp)
41108e90:	d9c00517 	ldw	r7,20(sp)
41108e94:	38026416 	blt	r7,zero,41109828 <_dtoa_r+0xc58>
41108e98:	b1ed883a 	add	r22,r22,r7
41108e9c:	d9c00d15 	stw	r7,52(sp)
41108ea0:	d8000a15 	stw	zero,40(sp)
41108ea4:	d9800317 	ldw	r6,12(sp)
41108ea8:	00800244 	movi	r2,9
41108eac:	11811436 	bltu	r2,r6,41109300 <_dtoa_r+0x730>
41108eb0:	00800144 	movi	r2,5
41108eb4:	1184e10e 	bge	r2,r6,4110a23c <_dtoa_r+0x166c>
41108eb8:	31bfff04 	addi	r6,r6,-4
41108ebc:	d9800315 	stw	r6,12(sp)
41108ec0:	0023883a 	mov	r17,zero
41108ec4:	d9800317 	ldw	r6,12(sp)
41108ec8:	008000c4 	movi	r2,3
41108ecc:	30836726 	beq	r6,r2,41109c6c <_dtoa_r+0x109c>
41108ed0:	1183410e 	bge	r2,r6,41109bd8 <_dtoa_r+0x1008>
41108ed4:	d9c00317 	ldw	r7,12(sp)
41108ed8:	00800104 	movi	r2,4
41108edc:	38827c26 	beq	r7,r2,411098d0 <_dtoa_r+0xd00>
41108ee0:	00800144 	movi	r2,5
41108ee4:	3884c41e 	bne	r7,r2,4110a1f8 <_dtoa_r+0x1628>
41108ee8:	00800044 	movi	r2,1
41108eec:	d8800b15 	stw	r2,44(sp)
41108ef0:	d8c00517 	ldw	r3,20(sp)
41108ef4:	d9002217 	ldw	r4,136(sp)
41108ef8:	1907883a 	add	r3,r3,r4
41108efc:	19800044 	addi	r6,r3,1
41108f00:	d8c00c15 	stw	r3,48(sp)
41108f04:	d9800615 	stw	r6,24(sp)
41108f08:	0183a40e 	bge	zero,r6,41109d9c <_dtoa_r+0x11cc>
41108f0c:	d9800617 	ldw	r6,24(sp)
41108f10:	3021883a 	mov	r16,r6
41108f14:	e0001115 	stw	zero,68(fp)
41108f18:	008005c4 	movi	r2,23
41108f1c:	1184c92e 	bgeu	r2,r6,4110a244 <_dtoa_r+0x1674>
41108f20:	00c00044 	movi	r3,1
41108f24:	00800104 	movi	r2,4
41108f28:	1085883a 	add	r2,r2,r2
41108f2c:	11000504 	addi	r4,r2,20
41108f30:	180b883a 	mov	r5,r3
41108f34:	18c00044 	addi	r3,r3,1
41108f38:	313ffb2e 	bgeu	r6,r4,41108f28 <__reset+0xbb0e8f28>
41108f3c:	e1401115 	stw	r5,68(fp)
41108f40:	e009883a 	mov	r4,fp
41108f44:	110c1240 	call	4110c124 <_Balloc>
41108f48:	d8800715 	stw	r2,28(sp)
41108f4c:	e0801015 	stw	r2,64(fp)
41108f50:	00800384 	movi	r2,14
41108f54:	1400f736 	bltu	r2,r16,41109334 <_dtoa_r+0x764>
41108f58:	8800f626 	beq	r17,zero,41109334 <_dtoa_r+0x764>
41108f5c:	d9c00517 	ldw	r7,20(sp)
41108f60:	01c39a0e 	bge	zero,r7,41109dcc <_dtoa_r+0x11fc>
41108f64:	388003cc 	andi	r2,r7,15
41108f68:	100490fa 	slli	r2,r2,3
41108f6c:	382bd13a 	srai	r21,r7,4
41108f70:	00d044b4 	movhi	r3,16658
41108f74:	18e38304 	addi	r3,r3,-29172
41108f78:	1885883a 	add	r2,r3,r2
41108f7c:	a8c0040c 	andi	r3,r21,16
41108f80:	12400017 	ldw	r9,0(r2)
41108f84:	12000117 	ldw	r8,4(r2)
41108f88:	18037926 	beq	r3,zero,41109d70 <_dtoa_r+0x11a0>
41108f8c:	009044b4 	movhi	r2,16658
41108f90:	10a37904 	addi	r2,r2,-29212
41108f94:	11800817 	ldw	r6,32(r2)
41108f98:	11c00917 	ldw	r7,36(r2)
41108f9c:	9009883a 	mov	r4,r18
41108fa0:	980b883a 	mov	r5,r19
41108fa4:	da001715 	stw	r8,92(sp)
41108fa8:	da401615 	stw	r9,88(sp)
41108fac:	1110f580 	call	41110f58 <__divdf3>
41108fb0:	da001717 	ldw	r8,92(sp)
41108fb4:	da401617 	ldw	r9,88(sp)
41108fb8:	ad4003cc 	andi	r21,r21,15
41108fbc:	040000c4 	movi	r16,3
41108fc0:	1023883a 	mov	r17,r2
41108fc4:	1829883a 	mov	r20,r3
41108fc8:	a8001126 	beq	r21,zero,41109010 <_dtoa_r+0x440>
41108fcc:	05d044b4 	movhi	r23,16658
41108fd0:	bde37904 	addi	r23,r23,-29212
41108fd4:	4805883a 	mov	r2,r9
41108fd8:	4007883a 	mov	r3,r8
41108fdc:	a980004c 	andi	r6,r21,1
41108fe0:	1009883a 	mov	r4,r2
41108fe4:	a82bd07a 	srai	r21,r21,1
41108fe8:	180b883a 	mov	r5,r3
41108fec:	30000426 	beq	r6,zero,41109000 <_dtoa_r+0x430>
41108ff0:	b9800017 	ldw	r6,0(r23)
41108ff4:	b9c00117 	ldw	r7,4(r23)
41108ff8:	84000044 	addi	r16,r16,1
41108ffc:	11058380 	call	41105838 <__muldf3>
41109000:	bdc00204 	addi	r23,r23,8
41109004:	a83ff51e 	bne	r21,zero,41108fdc <__reset+0xbb0e8fdc>
41109008:	1013883a 	mov	r9,r2
4110900c:	1811883a 	mov	r8,r3
41109010:	480d883a 	mov	r6,r9
41109014:	400f883a 	mov	r7,r8
41109018:	8809883a 	mov	r4,r17
4110901c:	a00b883a 	mov	r5,r20
41109020:	1110f580 	call	41110f58 <__divdf3>
41109024:	d8800f15 	stw	r2,60(sp)
41109028:	d8c01015 	stw	r3,64(sp)
4110902c:	d8c00e17 	ldw	r3,56(sp)
41109030:	18000626 	beq	r3,zero,4110904c <_dtoa_r+0x47c>
41109034:	d9000f17 	ldw	r4,60(sp)
41109038:	d9401017 	ldw	r5,64(sp)
4110903c:	000d883a 	mov	r6,zero
41109040:	01cffc34 	movhi	r7,16368
41109044:	11119a40 	call	411119a4 <__ledf2>
41109048:	10040b16 	blt	r2,zero,4110a078 <_dtoa_r+0x14a8>
4110904c:	8009883a 	mov	r4,r16
41109050:	11124140 	call	41112414 <__floatsidf>
41109054:	d9800f17 	ldw	r6,60(sp)
41109058:	d9c01017 	ldw	r7,64(sp)
4110905c:	1009883a 	mov	r4,r2
41109060:	180b883a 	mov	r5,r3
41109064:	11058380 	call	41105838 <__muldf3>
41109068:	000d883a 	mov	r6,zero
4110906c:	01d00734 	movhi	r7,16412
41109070:	1009883a 	mov	r4,r2
41109074:	180b883a 	mov	r5,r3
41109078:	11106ac0 	call	411106ac <__adddf3>
4110907c:	1021883a 	mov	r16,r2
41109080:	d8800617 	ldw	r2,24(sp)
41109084:	047f3034 	movhi	r17,64704
41109088:	1c63883a 	add	r17,r3,r17
4110908c:	10031826 	beq	r2,zero,41109cf0 <_dtoa_r+0x1120>
41109090:	d8c00517 	ldw	r3,20(sp)
41109094:	db000617 	ldw	r12,24(sp)
41109098:	d8c01315 	stw	r3,76(sp)
4110909c:	d9000b17 	ldw	r4,44(sp)
411090a0:	20038f26 	beq	r4,zero,41109ee0 <_dtoa_r+0x1310>
411090a4:	60bfffc4 	addi	r2,r12,-1
411090a8:	100490fa 	slli	r2,r2,3
411090ac:	00d044b4 	movhi	r3,16658
411090b0:	18e38304 	addi	r3,r3,-29172
411090b4:	1885883a 	add	r2,r3,r2
411090b8:	11800017 	ldw	r6,0(r2)
411090bc:	11c00117 	ldw	r7,4(r2)
411090c0:	d8800717 	ldw	r2,28(sp)
411090c4:	0009883a 	mov	r4,zero
411090c8:	014ff834 	movhi	r5,16352
411090cc:	db001615 	stw	r12,88(sp)
411090d0:	15c00044 	addi	r23,r2,1
411090d4:	1110f580 	call	41110f58 <__divdf3>
411090d8:	800d883a 	mov	r6,r16
411090dc:	880f883a 	mov	r7,r17
411090e0:	1009883a 	mov	r4,r2
411090e4:	180b883a 	mov	r5,r3
411090e8:	1111a980 	call	41111a98 <__subdf3>
411090ec:	d9401017 	ldw	r5,64(sp)
411090f0:	d9000f17 	ldw	r4,60(sp)
411090f4:	102b883a 	mov	r21,r2
411090f8:	d8c01215 	stw	r3,72(sp)
411090fc:	11123940 	call	41112394 <__fixdfsi>
41109100:	1009883a 	mov	r4,r2
41109104:	1029883a 	mov	r20,r2
41109108:	11124140 	call	41112414 <__floatsidf>
4110910c:	d9000f17 	ldw	r4,60(sp)
41109110:	d9401017 	ldw	r5,64(sp)
41109114:	100d883a 	mov	r6,r2
41109118:	180f883a 	mov	r7,r3
4110911c:	1111a980 	call	41111a98 <__subdf3>
41109120:	1823883a 	mov	r17,r3
41109124:	d8c00717 	ldw	r3,28(sp)
41109128:	d9401217 	ldw	r5,72(sp)
4110912c:	a2000c04 	addi	r8,r20,48
41109130:	1021883a 	mov	r16,r2
41109134:	1a000005 	stb	r8,0(r3)
41109138:	800d883a 	mov	r6,r16
4110913c:	880f883a 	mov	r7,r17
41109140:	a809883a 	mov	r4,r21
41109144:	4029883a 	mov	r20,r8
41109148:	11118c80 	call	411118c8 <__gedf2>
4110914c:	00841d16 	blt	zero,r2,4110a1c4 <_dtoa_r+0x15f4>
41109150:	800d883a 	mov	r6,r16
41109154:	880f883a 	mov	r7,r17
41109158:	0009883a 	mov	r4,zero
4110915c:	014ffc34 	movhi	r5,16368
41109160:	1111a980 	call	41111a98 <__subdf3>
41109164:	d9401217 	ldw	r5,72(sp)
41109168:	100d883a 	mov	r6,r2
4110916c:	180f883a 	mov	r7,r3
41109170:	a809883a 	mov	r4,r21
41109174:	11118c80 	call	411118c8 <__gedf2>
41109178:	db001617 	ldw	r12,88(sp)
4110917c:	00840e16 	blt	zero,r2,4110a1b8 <_dtoa_r+0x15e8>
41109180:	00800044 	movi	r2,1
41109184:	13006b0e 	bge	r2,r12,41109334 <_dtoa_r+0x764>
41109188:	d9000717 	ldw	r4,28(sp)
4110918c:	dd800f15 	stw	r22,60(sp)
41109190:	dcc01015 	stw	r19,64(sp)
41109194:	2319883a 	add	r12,r4,r12
41109198:	dcc01217 	ldw	r19,72(sp)
4110919c:	602d883a 	mov	r22,r12
411091a0:	dc801215 	stw	r18,72(sp)
411091a4:	b825883a 	mov	r18,r23
411091a8:	00000906 	br	411091d0 <_dtoa_r+0x600>
411091ac:	1111a980 	call	41111a98 <__subdf3>
411091b0:	a80d883a 	mov	r6,r21
411091b4:	980f883a 	mov	r7,r19
411091b8:	1009883a 	mov	r4,r2
411091bc:	180b883a 	mov	r5,r3
411091c0:	11119a40 	call	411119a4 <__ledf2>
411091c4:	1003e816 	blt	r2,zero,4110a168 <_dtoa_r+0x1598>
411091c8:	b825883a 	mov	r18,r23
411091cc:	bd83e926 	beq	r23,r22,4110a174 <_dtoa_r+0x15a4>
411091d0:	a809883a 	mov	r4,r21
411091d4:	980b883a 	mov	r5,r19
411091d8:	000d883a 	mov	r6,zero
411091dc:	01d00934 	movhi	r7,16420
411091e0:	11058380 	call	41105838 <__muldf3>
411091e4:	000d883a 	mov	r6,zero
411091e8:	01d00934 	movhi	r7,16420
411091ec:	8009883a 	mov	r4,r16
411091f0:	880b883a 	mov	r5,r17
411091f4:	102b883a 	mov	r21,r2
411091f8:	1827883a 	mov	r19,r3
411091fc:	11058380 	call	41105838 <__muldf3>
41109200:	180b883a 	mov	r5,r3
41109204:	1009883a 	mov	r4,r2
41109208:	1821883a 	mov	r16,r3
4110920c:	1023883a 	mov	r17,r2
41109210:	11123940 	call	41112394 <__fixdfsi>
41109214:	1009883a 	mov	r4,r2
41109218:	1029883a 	mov	r20,r2
4110921c:	11124140 	call	41112414 <__floatsidf>
41109220:	8809883a 	mov	r4,r17
41109224:	800b883a 	mov	r5,r16
41109228:	100d883a 	mov	r6,r2
4110922c:	180f883a 	mov	r7,r3
41109230:	1111a980 	call	41111a98 <__subdf3>
41109234:	a5000c04 	addi	r20,r20,48
41109238:	a80d883a 	mov	r6,r21
4110923c:	980f883a 	mov	r7,r19
41109240:	1009883a 	mov	r4,r2
41109244:	180b883a 	mov	r5,r3
41109248:	95000005 	stb	r20,0(r18)
4110924c:	1021883a 	mov	r16,r2
41109250:	1823883a 	mov	r17,r3
41109254:	11119a40 	call	411119a4 <__ledf2>
41109258:	bdc00044 	addi	r23,r23,1
4110925c:	800d883a 	mov	r6,r16
41109260:	880f883a 	mov	r7,r17
41109264:	0009883a 	mov	r4,zero
41109268:	014ffc34 	movhi	r5,16368
4110926c:	103fcf0e 	bge	r2,zero,411091ac <__reset+0xbb0e91ac>
41109270:	d8c01317 	ldw	r3,76(sp)
41109274:	d8c00515 	stw	r3,20(sp)
41109278:	d9400917 	ldw	r5,36(sp)
4110927c:	e009883a 	mov	r4,fp
41109280:	110c1cc0 	call	4110c1cc <_Bfree>
41109284:	d9000517 	ldw	r4,20(sp)
41109288:	d9802317 	ldw	r6,140(sp)
4110928c:	d9c02517 	ldw	r7,148(sp)
41109290:	b8000005 	stb	zero,0(r23)
41109294:	20800044 	addi	r2,r4,1
41109298:	30800015 	stw	r2,0(r6)
4110929c:	3802aa26 	beq	r7,zero,41109d48 <_dtoa_r+0x1178>
411092a0:	3dc00015 	stw	r23,0(r7)
411092a4:	d8800717 	ldw	r2,28(sp)
411092a8:	003e7906 	br	41108c90 <__reset+0xbb0e8c90>
411092ac:	00800434 	movhi	r2,16
411092b0:	10bfffc4 	addi	r2,r2,-1
411092b4:	88a2703a 	and	r17,r17,r2
411092b8:	883e851e 	bne	r17,zero,41108cd0 <__reset+0xbb0e8cd0>
411092bc:	009044b4 	movhi	r2,16658
411092c0:	10a36404 	addi	r2,r2,-29296
411092c4:	003e8406 	br	41108cd8 <__reset+0xbb0e8cd8>
411092c8:	10c00204 	addi	r3,r2,8
411092cc:	003e8706 	br	41108cec <__reset+0xbb0e8cec>
411092d0:	01400434 	movhi	r5,16
411092d4:	297fffc4 	addi	r5,r5,-1
411092d8:	994a703a 	and	r5,r19,r5
411092dc:	9009883a 	mov	r4,r18
411092e0:	843f0044 	addi	r16,r16,-1023
411092e4:	294ffc34 	orhi	r5,r5,16368
411092e8:	dd800217 	ldw	r22,8(sp)
411092ec:	d8001115 	stw	zero,68(sp)
411092f0:	003ea506 	br	41108d88 <__reset+0xbb0e8d88>
411092f4:	009044b4 	movhi	r2,16658
411092f8:	10a35b04 	addi	r2,r2,-29332
411092fc:	003e6406 	br	41108c90 <__reset+0xbb0e8c90>
41109300:	e0001115 	stw	zero,68(fp)
41109304:	000b883a 	mov	r5,zero
41109308:	e009883a 	mov	r4,fp
4110930c:	110c1240 	call	4110c124 <_Balloc>
41109310:	01bfffc4 	movi	r6,-1
41109314:	01c00044 	movi	r7,1
41109318:	d8800715 	stw	r2,28(sp)
4110931c:	d9800c15 	stw	r6,48(sp)
41109320:	e0801015 	stw	r2,64(fp)
41109324:	d8000315 	stw	zero,12(sp)
41109328:	d9c00b15 	stw	r7,44(sp)
4110932c:	d9800615 	stw	r6,24(sp)
41109330:	d8002215 	stw	zero,136(sp)
41109334:	d8800117 	ldw	r2,4(sp)
41109338:	10008916 	blt	r2,zero,41109560 <_dtoa_r+0x990>
4110933c:	d9000517 	ldw	r4,20(sp)
41109340:	00c00384 	movi	r3,14
41109344:	19008616 	blt	r3,r4,41109560 <_dtoa_r+0x990>
41109348:	200490fa 	slli	r2,r4,3
4110934c:	00d044b4 	movhi	r3,16658
41109350:	d9802217 	ldw	r6,136(sp)
41109354:	18e38304 	addi	r3,r3,-29172
41109358:	1885883a 	add	r2,r3,r2
4110935c:	14000017 	ldw	r16,0(r2)
41109360:	14400117 	ldw	r17,4(r2)
41109364:	30016316 	blt	r6,zero,411098f4 <_dtoa_r+0xd24>
41109368:	800d883a 	mov	r6,r16
4110936c:	880f883a 	mov	r7,r17
41109370:	9009883a 	mov	r4,r18
41109374:	980b883a 	mov	r5,r19
41109378:	1110f580 	call	41110f58 <__divdf3>
4110937c:	180b883a 	mov	r5,r3
41109380:	1009883a 	mov	r4,r2
41109384:	11123940 	call	41112394 <__fixdfsi>
41109388:	1009883a 	mov	r4,r2
4110938c:	102b883a 	mov	r21,r2
41109390:	11124140 	call	41112414 <__floatsidf>
41109394:	800d883a 	mov	r6,r16
41109398:	880f883a 	mov	r7,r17
4110939c:	1009883a 	mov	r4,r2
411093a0:	180b883a 	mov	r5,r3
411093a4:	11058380 	call	41105838 <__muldf3>
411093a8:	100d883a 	mov	r6,r2
411093ac:	180f883a 	mov	r7,r3
411093b0:	9009883a 	mov	r4,r18
411093b4:	980b883a 	mov	r5,r19
411093b8:	1111a980 	call	41111a98 <__subdf3>
411093bc:	d9c00717 	ldw	r7,28(sp)
411093c0:	1009883a 	mov	r4,r2
411093c4:	a8800c04 	addi	r2,r21,48
411093c8:	38800005 	stb	r2,0(r7)
411093cc:	3dc00044 	addi	r23,r7,1
411093d0:	d9c00617 	ldw	r7,24(sp)
411093d4:	01800044 	movi	r6,1
411093d8:	180b883a 	mov	r5,r3
411093dc:	2005883a 	mov	r2,r4
411093e0:	39803826 	beq	r7,r6,411094c4 <_dtoa_r+0x8f4>
411093e4:	000d883a 	mov	r6,zero
411093e8:	01d00934 	movhi	r7,16420
411093ec:	11058380 	call	41105838 <__muldf3>
411093f0:	000d883a 	mov	r6,zero
411093f4:	000f883a 	mov	r7,zero
411093f8:	1009883a 	mov	r4,r2
411093fc:	180b883a 	mov	r5,r3
41109400:	1025883a 	mov	r18,r2
41109404:	1827883a 	mov	r19,r3
41109408:	11118400 	call	41111840 <__eqdf2>
4110940c:	103f9a26 	beq	r2,zero,41109278 <__reset+0xbb0e9278>
41109410:	d9c00617 	ldw	r7,24(sp)
41109414:	d8c00717 	ldw	r3,28(sp)
41109418:	b829883a 	mov	r20,r23
4110941c:	38bfffc4 	addi	r2,r7,-1
41109420:	18ad883a 	add	r22,r3,r2
41109424:	00000a06 	br	41109450 <_dtoa_r+0x880>
41109428:	11058380 	call	41105838 <__muldf3>
4110942c:	000d883a 	mov	r6,zero
41109430:	000f883a 	mov	r7,zero
41109434:	1009883a 	mov	r4,r2
41109438:	180b883a 	mov	r5,r3
4110943c:	1025883a 	mov	r18,r2
41109440:	1827883a 	mov	r19,r3
41109444:	b829883a 	mov	r20,r23
41109448:	11118400 	call	41111840 <__eqdf2>
4110944c:	103f8a26 	beq	r2,zero,41109278 <__reset+0xbb0e9278>
41109450:	800d883a 	mov	r6,r16
41109454:	880f883a 	mov	r7,r17
41109458:	9009883a 	mov	r4,r18
4110945c:	980b883a 	mov	r5,r19
41109460:	1110f580 	call	41110f58 <__divdf3>
41109464:	180b883a 	mov	r5,r3
41109468:	1009883a 	mov	r4,r2
4110946c:	11123940 	call	41112394 <__fixdfsi>
41109470:	1009883a 	mov	r4,r2
41109474:	102b883a 	mov	r21,r2
41109478:	11124140 	call	41112414 <__floatsidf>
4110947c:	800d883a 	mov	r6,r16
41109480:	880f883a 	mov	r7,r17
41109484:	1009883a 	mov	r4,r2
41109488:	180b883a 	mov	r5,r3
4110948c:	11058380 	call	41105838 <__muldf3>
41109490:	100d883a 	mov	r6,r2
41109494:	180f883a 	mov	r7,r3
41109498:	9009883a 	mov	r4,r18
4110949c:	980b883a 	mov	r5,r19
411094a0:	1111a980 	call	41111a98 <__subdf3>
411094a4:	aa000c04 	addi	r8,r21,48
411094a8:	a2000005 	stb	r8,0(r20)
411094ac:	000d883a 	mov	r6,zero
411094b0:	01d00934 	movhi	r7,16420
411094b4:	1009883a 	mov	r4,r2
411094b8:	180b883a 	mov	r5,r3
411094bc:	a5c00044 	addi	r23,r20,1
411094c0:	b53fd91e 	bne	r22,r20,41109428 <__reset+0xbb0e9428>
411094c4:	100d883a 	mov	r6,r2
411094c8:	180f883a 	mov	r7,r3
411094cc:	1009883a 	mov	r4,r2
411094d0:	180b883a 	mov	r5,r3
411094d4:	11106ac0 	call	411106ac <__adddf3>
411094d8:	100d883a 	mov	r6,r2
411094dc:	180f883a 	mov	r7,r3
411094e0:	8009883a 	mov	r4,r16
411094e4:	880b883a 	mov	r5,r17
411094e8:	1027883a 	mov	r19,r2
411094ec:	1825883a 	mov	r18,r3
411094f0:	11119a40 	call	411119a4 <__ledf2>
411094f4:	10000816 	blt	r2,zero,41109518 <_dtoa_r+0x948>
411094f8:	980d883a 	mov	r6,r19
411094fc:	900f883a 	mov	r7,r18
41109500:	8009883a 	mov	r4,r16
41109504:	880b883a 	mov	r5,r17
41109508:	11118400 	call	41111840 <__eqdf2>
4110950c:	103f5a1e 	bne	r2,zero,41109278 <__reset+0xbb0e9278>
41109510:	ad40004c 	andi	r21,r21,1
41109514:	a83f5826 	beq	r21,zero,41109278 <__reset+0xbb0e9278>
41109518:	bd3fffc3 	ldbu	r20,-1(r23)
4110951c:	b8bfffc4 	addi	r2,r23,-1
41109520:	1007883a 	mov	r3,r2
41109524:	01400e44 	movi	r5,57
41109528:	d9800717 	ldw	r6,28(sp)
4110952c:	00000506 	br	41109544 <_dtoa_r+0x974>
41109530:	18ffffc4 	addi	r3,r3,-1
41109534:	11824726 	beq	r2,r6,41109e54 <_dtoa_r+0x1284>
41109538:	1d000003 	ldbu	r20,0(r3)
4110953c:	102f883a 	mov	r23,r2
41109540:	10bfffc4 	addi	r2,r2,-1
41109544:	a1003fcc 	andi	r4,r20,255
41109548:	2100201c 	xori	r4,r4,128
4110954c:	213fe004 	addi	r4,r4,-128
41109550:	217ff726 	beq	r4,r5,41109530 <__reset+0xbb0e9530>
41109554:	a2000044 	addi	r8,r20,1
41109558:	12000005 	stb	r8,0(r2)
4110955c:	003f4606 	br	41109278 <__reset+0xbb0e9278>
41109560:	d9000b17 	ldw	r4,44(sp)
41109564:	2000c826 	beq	r4,zero,41109888 <_dtoa_r+0xcb8>
41109568:	d9800317 	ldw	r6,12(sp)
4110956c:	00c00044 	movi	r3,1
41109570:	1980f90e 	bge	r3,r6,41109958 <_dtoa_r+0xd88>
41109574:	d8800617 	ldw	r2,24(sp)
41109578:	d8c00a17 	ldw	r3,40(sp)
4110957c:	157fffc4 	addi	r21,r2,-1
41109580:	1d41f316 	blt	r3,r21,41109d50 <_dtoa_r+0x1180>
41109584:	1d6bc83a 	sub	r21,r3,r21
41109588:	d9c00617 	ldw	r7,24(sp)
4110958c:	3802aa16 	blt	r7,zero,4110a038 <_dtoa_r+0x1468>
41109590:	dd000817 	ldw	r20,32(sp)
41109594:	d8800617 	ldw	r2,24(sp)
41109598:	d8c00817 	ldw	r3,32(sp)
4110959c:	01400044 	movi	r5,1
411095a0:	e009883a 	mov	r4,fp
411095a4:	1887883a 	add	r3,r3,r2
411095a8:	d8c00815 	stw	r3,32(sp)
411095ac:	b0ad883a 	add	r22,r22,r2
411095b0:	110c5300 	call	4110c530 <__i2b>
411095b4:	1023883a 	mov	r17,r2
411095b8:	a0000826 	beq	r20,zero,411095dc <_dtoa_r+0xa0c>
411095bc:	0580070e 	bge	zero,r22,411095dc <_dtoa_r+0xa0c>
411095c0:	a005883a 	mov	r2,r20
411095c4:	b500b916 	blt	r22,r20,411098ac <_dtoa_r+0xcdc>
411095c8:	d9000817 	ldw	r4,32(sp)
411095cc:	a0a9c83a 	sub	r20,r20,r2
411095d0:	b0adc83a 	sub	r22,r22,r2
411095d4:	2089c83a 	sub	r4,r4,r2
411095d8:	d9000815 	stw	r4,32(sp)
411095dc:	d9800a17 	ldw	r6,40(sp)
411095e0:	0181810e 	bge	zero,r6,41109be8 <_dtoa_r+0x1018>
411095e4:	d9c00b17 	ldw	r7,44(sp)
411095e8:	3800b326 	beq	r7,zero,411098b8 <_dtoa_r+0xce8>
411095ec:	a800b226 	beq	r21,zero,411098b8 <_dtoa_r+0xce8>
411095f0:	880b883a 	mov	r5,r17
411095f4:	a80d883a 	mov	r6,r21
411095f8:	e009883a 	mov	r4,fp
411095fc:	110c7640 	call	4110c764 <__pow5mult>
41109600:	d9800917 	ldw	r6,36(sp)
41109604:	100b883a 	mov	r5,r2
41109608:	e009883a 	mov	r4,fp
4110960c:	1023883a 	mov	r17,r2
41109610:	110c56c0 	call	4110c56c <__multiply>
41109614:	1021883a 	mov	r16,r2
41109618:	d8800a17 	ldw	r2,40(sp)
4110961c:	d9400917 	ldw	r5,36(sp)
41109620:	e009883a 	mov	r4,fp
41109624:	1545c83a 	sub	r2,r2,r21
41109628:	d8800a15 	stw	r2,40(sp)
4110962c:	110c1cc0 	call	4110c1cc <_Bfree>
41109630:	d8c00a17 	ldw	r3,40(sp)
41109634:	18009f1e 	bne	r3,zero,411098b4 <_dtoa_r+0xce4>
41109638:	05c00044 	movi	r23,1
4110963c:	e009883a 	mov	r4,fp
41109640:	b80b883a 	mov	r5,r23
41109644:	110c5300 	call	4110c530 <__i2b>
41109648:	d9000d17 	ldw	r4,52(sp)
4110964c:	102b883a 	mov	r21,r2
41109650:	2000ce26 	beq	r4,zero,4110998c <_dtoa_r+0xdbc>
41109654:	200d883a 	mov	r6,r4
41109658:	100b883a 	mov	r5,r2
4110965c:	e009883a 	mov	r4,fp
41109660:	110c7640 	call	4110c764 <__pow5mult>
41109664:	d9800317 	ldw	r6,12(sp)
41109668:	102b883a 	mov	r21,r2
4110966c:	b981810e 	bge	r23,r6,41109c74 <_dtoa_r+0x10a4>
41109670:	0027883a 	mov	r19,zero
41109674:	a8800417 	ldw	r2,16(r21)
41109678:	05c00804 	movi	r23,32
4110967c:	10800104 	addi	r2,r2,4
41109680:	1085883a 	add	r2,r2,r2
41109684:	1085883a 	add	r2,r2,r2
41109688:	a885883a 	add	r2,r21,r2
4110968c:	11000017 	ldw	r4,0(r2)
41109690:	110c4180 	call	4110c418 <__hi0bits>
41109694:	b885c83a 	sub	r2,r23,r2
41109698:	1585883a 	add	r2,r2,r22
4110969c:	108007cc 	andi	r2,r2,31
411096a0:	1000b326 	beq	r2,zero,41109970 <_dtoa_r+0xda0>
411096a4:	00c00804 	movi	r3,32
411096a8:	1887c83a 	sub	r3,r3,r2
411096ac:	01000104 	movi	r4,4
411096b0:	20c2cd0e 	bge	r4,r3,4110a1e8 <_dtoa_r+0x1618>
411096b4:	00c00704 	movi	r3,28
411096b8:	1885c83a 	sub	r2,r3,r2
411096bc:	d8c00817 	ldw	r3,32(sp)
411096c0:	a0a9883a 	add	r20,r20,r2
411096c4:	b0ad883a 	add	r22,r22,r2
411096c8:	1887883a 	add	r3,r3,r2
411096cc:	d8c00815 	stw	r3,32(sp)
411096d0:	d9800817 	ldw	r6,32(sp)
411096d4:	0180040e 	bge	zero,r6,411096e8 <_dtoa_r+0xb18>
411096d8:	800b883a 	mov	r5,r16
411096dc:	e009883a 	mov	r4,fp
411096e0:	110c8a40 	call	4110c8a4 <__lshift>
411096e4:	1021883a 	mov	r16,r2
411096e8:	0580050e 	bge	zero,r22,41109700 <_dtoa_r+0xb30>
411096ec:	a80b883a 	mov	r5,r21
411096f0:	b00d883a 	mov	r6,r22
411096f4:	e009883a 	mov	r4,fp
411096f8:	110c8a40 	call	4110c8a4 <__lshift>
411096fc:	102b883a 	mov	r21,r2
41109700:	d9c00e17 	ldw	r7,56(sp)
41109704:	3801211e 	bne	r7,zero,41109b8c <_dtoa_r+0xfbc>
41109708:	d9800617 	ldw	r6,24(sp)
4110970c:	0181380e 	bge	zero,r6,41109bf0 <_dtoa_r+0x1020>
41109710:	d8c00b17 	ldw	r3,44(sp)
41109714:	1800ab1e 	bne	r3,zero,411099c4 <_dtoa_r+0xdf4>
41109718:	dc800717 	ldw	r18,28(sp)
4110971c:	dcc00617 	ldw	r19,24(sp)
41109720:	9029883a 	mov	r20,r18
41109724:	00000206 	br	41109730 <_dtoa_r+0xb60>
41109728:	110c1f40 	call	4110c1f4 <__multadd>
4110972c:	1021883a 	mov	r16,r2
41109730:	a80b883a 	mov	r5,r21
41109734:	8009883a 	mov	r4,r16
41109738:	11089d00 	call	411089d0 <quorem>
4110973c:	10800c04 	addi	r2,r2,48
41109740:	90800005 	stb	r2,0(r18)
41109744:	94800044 	addi	r18,r18,1
41109748:	9507c83a 	sub	r3,r18,r20
4110974c:	000f883a 	mov	r7,zero
41109750:	01800284 	movi	r6,10
41109754:	800b883a 	mov	r5,r16
41109758:	e009883a 	mov	r4,fp
4110975c:	1cfff216 	blt	r3,r19,41109728 <__reset+0xbb0e9728>
41109760:	1011883a 	mov	r8,r2
41109764:	d8800617 	ldw	r2,24(sp)
41109768:	0082370e 	bge	zero,r2,4110a048 <_dtoa_r+0x1478>
4110976c:	d9000717 	ldw	r4,28(sp)
41109770:	0025883a 	mov	r18,zero
41109774:	20af883a 	add	r23,r4,r2
41109778:	01800044 	movi	r6,1
4110977c:	800b883a 	mov	r5,r16
41109780:	e009883a 	mov	r4,fp
41109784:	da001715 	stw	r8,92(sp)
41109788:	110c8a40 	call	4110c8a4 <__lshift>
4110978c:	a80b883a 	mov	r5,r21
41109790:	1009883a 	mov	r4,r2
41109794:	d8800915 	stw	r2,36(sp)
41109798:	110c9ec0 	call	4110c9ec <__mcmp>
4110979c:	da001717 	ldw	r8,92(sp)
411097a0:	0081800e 	bge	zero,r2,41109da4 <_dtoa_r+0x11d4>
411097a4:	b93fffc3 	ldbu	r4,-1(r23)
411097a8:	b8bfffc4 	addi	r2,r23,-1
411097ac:	1007883a 	mov	r3,r2
411097b0:	01800e44 	movi	r6,57
411097b4:	d9c00717 	ldw	r7,28(sp)
411097b8:	00000506 	br	411097d0 <_dtoa_r+0xc00>
411097bc:	18ffffc4 	addi	r3,r3,-1
411097c0:	11c12326 	beq	r2,r7,41109c50 <_dtoa_r+0x1080>
411097c4:	19000003 	ldbu	r4,0(r3)
411097c8:	102f883a 	mov	r23,r2
411097cc:	10bfffc4 	addi	r2,r2,-1
411097d0:	21403fcc 	andi	r5,r4,255
411097d4:	2940201c 	xori	r5,r5,128
411097d8:	297fe004 	addi	r5,r5,-128
411097dc:	29bff726 	beq	r5,r6,411097bc <__reset+0xbb0e97bc>
411097e0:	21000044 	addi	r4,r4,1
411097e4:	11000005 	stb	r4,0(r2)
411097e8:	a80b883a 	mov	r5,r21
411097ec:	e009883a 	mov	r4,fp
411097f0:	110c1cc0 	call	4110c1cc <_Bfree>
411097f4:	883ea026 	beq	r17,zero,41109278 <__reset+0xbb0e9278>
411097f8:	90000426 	beq	r18,zero,4110980c <_dtoa_r+0xc3c>
411097fc:	94400326 	beq	r18,r17,4110980c <_dtoa_r+0xc3c>
41109800:	900b883a 	mov	r5,r18
41109804:	e009883a 	mov	r4,fp
41109808:	110c1cc0 	call	4110c1cc <_Bfree>
4110980c:	880b883a 	mov	r5,r17
41109810:	e009883a 	mov	r4,fp
41109814:	110c1cc0 	call	4110c1cc <_Bfree>
41109818:	003e9706 	br	41109278 <__reset+0xbb0e9278>
4110981c:	01800044 	movi	r6,1
41109820:	d9800e15 	stw	r6,56(sp)
41109824:	003d9606 	br	41108e80 <__reset+0xbb0e8e80>
41109828:	d8800817 	ldw	r2,32(sp)
4110982c:	d8c00517 	ldw	r3,20(sp)
41109830:	d8000d15 	stw	zero,52(sp)
41109834:	10c5c83a 	sub	r2,r2,r3
41109838:	00c9c83a 	sub	r4,zero,r3
4110983c:	d8800815 	stw	r2,32(sp)
41109840:	d9000a15 	stw	r4,40(sp)
41109844:	003d9706 	br	41108ea4 <__reset+0xbb0e8ea4>
41109848:	05adc83a 	sub	r22,zero,r22
4110984c:	dd800815 	stw	r22,32(sp)
41109850:	002d883a 	mov	r22,zero
41109854:	003d8e06 	br	41108e90 <__reset+0xbb0e8e90>
41109858:	d9000517 	ldw	r4,20(sp)
4110985c:	11124140 	call	41112414 <__floatsidf>
41109860:	100d883a 	mov	r6,r2
41109864:	180f883a 	mov	r7,r3
41109868:	a009883a 	mov	r4,r20
4110986c:	880b883a 	mov	r5,r17
41109870:	11118400 	call	41111840 <__eqdf2>
41109874:	103d7126 	beq	r2,zero,41108e3c <__reset+0xbb0e8e3c>
41109878:	d9c00517 	ldw	r7,20(sp)
4110987c:	39ffffc4 	addi	r7,r7,-1
41109880:	d9c00515 	stw	r7,20(sp)
41109884:	003d6d06 	br	41108e3c <__reset+0xbb0e8e3c>
41109888:	dd400a17 	ldw	r21,40(sp)
4110988c:	dd000817 	ldw	r20,32(sp)
41109890:	0023883a 	mov	r17,zero
41109894:	003f4806 	br	411095b8 <__reset+0xbb0e95b8>
41109898:	10e3c83a 	sub	r17,r2,r3
4110989c:	9448983a 	sll	r4,r18,r17
411098a0:	003d3206 	br	41108d6c <__reset+0xbb0e8d6c>
411098a4:	d8000e15 	stw	zero,56(sp)
411098a8:	003d7506 	br	41108e80 <__reset+0xbb0e8e80>
411098ac:	b005883a 	mov	r2,r22
411098b0:	003f4506 	br	411095c8 <__reset+0xbb0e95c8>
411098b4:	dc000915 	stw	r16,36(sp)
411098b8:	d9800a17 	ldw	r6,40(sp)
411098bc:	d9400917 	ldw	r5,36(sp)
411098c0:	e009883a 	mov	r4,fp
411098c4:	110c7640 	call	4110c764 <__pow5mult>
411098c8:	1021883a 	mov	r16,r2
411098cc:	003f5a06 	br	41109638 <__reset+0xbb0e9638>
411098d0:	01c00044 	movi	r7,1
411098d4:	d9c00b15 	stw	r7,44(sp)
411098d8:	d8802217 	ldw	r2,136(sp)
411098dc:	0081280e 	bge	zero,r2,41109d80 <_dtoa_r+0x11b0>
411098e0:	100d883a 	mov	r6,r2
411098e4:	1021883a 	mov	r16,r2
411098e8:	d8800c15 	stw	r2,48(sp)
411098ec:	d8800615 	stw	r2,24(sp)
411098f0:	003d8806 	br	41108f14 <__reset+0xbb0e8f14>
411098f4:	d8800617 	ldw	r2,24(sp)
411098f8:	00be9b16 	blt	zero,r2,41109368 <__reset+0xbb0e9368>
411098fc:	10010f1e 	bne	r2,zero,41109d3c <_dtoa_r+0x116c>
41109900:	880b883a 	mov	r5,r17
41109904:	000d883a 	mov	r6,zero
41109908:	01d00534 	movhi	r7,16404
4110990c:	8009883a 	mov	r4,r16
41109910:	11058380 	call	41105838 <__muldf3>
41109914:	900d883a 	mov	r6,r18
41109918:	980f883a 	mov	r7,r19
4110991c:	1009883a 	mov	r4,r2
41109920:	180b883a 	mov	r5,r3
41109924:	11118c80 	call	411118c8 <__gedf2>
41109928:	002b883a 	mov	r21,zero
4110992c:	0023883a 	mov	r17,zero
41109930:	1000bf16 	blt	r2,zero,41109c30 <_dtoa_r+0x1060>
41109934:	d9802217 	ldw	r6,136(sp)
41109938:	ddc00717 	ldw	r23,28(sp)
4110993c:	018c303a 	nor	r6,zero,r6
41109940:	d9800515 	stw	r6,20(sp)
41109944:	a80b883a 	mov	r5,r21
41109948:	e009883a 	mov	r4,fp
4110994c:	110c1cc0 	call	4110c1cc <_Bfree>
41109950:	883e4926 	beq	r17,zero,41109278 <__reset+0xbb0e9278>
41109954:	003fad06 	br	4110980c <__reset+0xbb0e980c>
41109958:	d9c01117 	ldw	r7,68(sp)
4110995c:	3801bc26 	beq	r7,zero,4110a050 <_dtoa_r+0x1480>
41109960:	10810cc4 	addi	r2,r2,1075
41109964:	dd400a17 	ldw	r21,40(sp)
41109968:	dd000817 	ldw	r20,32(sp)
4110996c:	003f0a06 	br	41109598 <__reset+0xbb0e9598>
41109970:	00800704 	movi	r2,28
41109974:	d9000817 	ldw	r4,32(sp)
41109978:	a0a9883a 	add	r20,r20,r2
4110997c:	b0ad883a 	add	r22,r22,r2
41109980:	2089883a 	add	r4,r4,r2
41109984:	d9000815 	stw	r4,32(sp)
41109988:	003f5106 	br	411096d0 <__reset+0xbb0e96d0>
4110998c:	d8c00317 	ldw	r3,12(sp)
41109990:	b8c1fc0e 	bge	r23,r3,4110a184 <_dtoa_r+0x15b4>
41109994:	0027883a 	mov	r19,zero
41109998:	b805883a 	mov	r2,r23
4110999c:	003f3e06 	br	41109698 <__reset+0xbb0e9698>
411099a0:	880b883a 	mov	r5,r17
411099a4:	e009883a 	mov	r4,fp
411099a8:	000f883a 	mov	r7,zero
411099ac:	01800284 	movi	r6,10
411099b0:	110c1f40 	call	4110c1f4 <__multadd>
411099b4:	d9000c17 	ldw	r4,48(sp)
411099b8:	1023883a 	mov	r17,r2
411099bc:	0102040e 	bge	zero,r4,4110a1d0 <_dtoa_r+0x1600>
411099c0:	d9000615 	stw	r4,24(sp)
411099c4:	0500050e 	bge	zero,r20,411099dc <_dtoa_r+0xe0c>
411099c8:	880b883a 	mov	r5,r17
411099cc:	a00d883a 	mov	r6,r20
411099d0:	e009883a 	mov	r4,fp
411099d4:	110c8a40 	call	4110c8a4 <__lshift>
411099d8:	1023883a 	mov	r17,r2
411099dc:	9801241e 	bne	r19,zero,41109e70 <_dtoa_r+0x12a0>
411099e0:	8829883a 	mov	r20,r17
411099e4:	d9000617 	ldw	r4,24(sp)
411099e8:	dcc00717 	ldw	r19,28(sp)
411099ec:	9480004c 	andi	r18,r18,1
411099f0:	20bfffc4 	addi	r2,r4,-1
411099f4:	9885883a 	add	r2,r19,r2
411099f8:	d8800415 	stw	r2,16(sp)
411099fc:	dc800615 	stw	r18,24(sp)
41109a00:	a80b883a 	mov	r5,r21
41109a04:	8009883a 	mov	r4,r16
41109a08:	11089d00 	call	411089d0 <quorem>
41109a0c:	880b883a 	mov	r5,r17
41109a10:	8009883a 	mov	r4,r16
41109a14:	102f883a 	mov	r23,r2
41109a18:	110c9ec0 	call	4110c9ec <__mcmp>
41109a1c:	a80b883a 	mov	r5,r21
41109a20:	a00d883a 	mov	r6,r20
41109a24:	e009883a 	mov	r4,fp
41109a28:	102d883a 	mov	r22,r2
41109a2c:	110ca4c0 	call	4110ca4c <__mdiff>
41109a30:	1007883a 	mov	r3,r2
41109a34:	10800317 	ldw	r2,12(r2)
41109a38:	bc800c04 	addi	r18,r23,48
41109a3c:	180b883a 	mov	r5,r3
41109a40:	10004e1e 	bne	r2,zero,41109b7c <_dtoa_r+0xfac>
41109a44:	8009883a 	mov	r4,r16
41109a48:	d8c01615 	stw	r3,88(sp)
41109a4c:	110c9ec0 	call	4110c9ec <__mcmp>
41109a50:	d8c01617 	ldw	r3,88(sp)
41109a54:	e009883a 	mov	r4,fp
41109a58:	d8801615 	stw	r2,88(sp)
41109a5c:	180b883a 	mov	r5,r3
41109a60:	110c1cc0 	call	4110c1cc <_Bfree>
41109a64:	d8801617 	ldw	r2,88(sp)
41109a68:	1000041e 	bne	r2,zero,41109a7c <_dtoa_r+0xeac>
41109a6c:	d9800317 	ldw	r6,12(sp)
41109a70:	3000021e 	bne	r6,zero,41109a7c <_dtoa_r+0xeac>
41109a74:	d8c00617 	ldw	r3,24(sp)
41109a78:	18003726 	beq	r3,zero,41109b58 <_dtoa_r+0xf88>
41109a7c:	b0002016 	blt	r22,zero,41109b00 <_dtoa_r+0xf30>
41109a80:	b000041e 	bne	r22,zero,41109a94 <_dtoa_r+0xec4>
41109a84:	d9000317 	ldw	r4,12(sp)
41109a88:	2000021e 	bne	r4,zero,41109a94 <_dtoa_r+0xec4>
41109a8c:	d8c00617 	ldw	r3,24(sp)
41109a90:	18001b26 	beq	r3,zero,41109b00 <_dtoa_r+0xf30>
41109a94:	00810716 	blt	zero,r2,41109eb4 <_dtoa_r+0x12e4>
41109a98:	d8c00417 	ldw	r3,16(sp)
41109a9c:	9d800044 	addi	r22,r19,1
41109aa0:	9c800005 	stb	r18,0(r19)
41109aa4:	b02f883a 	mov	r23,r22
41109aa8:	98c10626 	beq	r19,r3,41109ec4 <_dtoa_r+0x12f4>
41109aac:	800b883a 	mov	r5,r16
41109ab0:	000f883a 	mov	r7,zero
41109ab4:	01800284 	movi	r6,10
41109ab8:	e009883a 	mov	r4,fp
41109abc:	110c1f40 	call	4110c1f4 <__multadd>
41109ac0:	1021883a 	mov	r16,r2
41109ac4:	000f883a 	mov	r7,zero
41109ac8:	01800284 	movi	r6,10
41109acc:	880b883a 	mov	r5,r17
41109ad0:	e009883a 	mov	r4,fp
41109ad4:	8d002526 	beq	r17,r20,41109b6c <_dtoa_r+0xf9c>
41109ad8:	110c1f40 	call	4110c1f4 <__multadd>
41109adc:	a00b883a 	mov	r5,r20
41109ae0:	000f883a 	mov	r7,zero
41109ae4:	01800284 	movi	r6,10
41109ae8:	e009883a 	mov	r4,fp
41109aec:	1023883a 	mov	r17,r2
41109af0:	110c1f40 	call	4110c1f4 <__multadd>
41109af4:	1029883a 	mov	r20,r2
41109af8:	b027883a 	mov	r19,r22
41109afc:	003fc006 	br	41109a00 <__reset+0xbb0e9a00>
41109b00:	9011883a 	mov	r8,r18
41109b04:	00800e0e 	bge	zero,r2,41109b40 <_dtoa_r+0xf70>
41109b08:	800b883a 	mov	r5,r16
41109b0c:	01800044 	movi	r6,1
41109b10:	e009883a 	mov	r4,fp
41109b14:	da001715 	stw	r8,92(sp)
41109b18:	110c8a40 	call	4110c8a4 <__lshift>
41109b1c:	a80b883a 	mov	r5,r21
41109b20:	1009883a 	mov	r4,r2
41109b24:	1021883a 	mov	r16,r2
41109b28:	110c9ec0 	call	4110c9ec <__mcmp>
41109b2c:	da001717 	ldw	r8,92(sp)
41109b30:	0081960e 	bge	zero,r2,4110a18c <_dtoa_r+0x15bc>
41109b34:	00800e44 	movi	r2,57
41109b38:	40817026 	beq	r8,r2,4110a0fc <_dtoa_r+0x152c>
41109b3c:	ba000c44 	addi	r8,r23,49
41109b40:	8825883a 	mov	r18,r17
41109b44:	9dc00044 	addi	r23,r19,1
41109b48:	9a000005 	stb	r8,0(r19)
41109b4c:	a023883a 	mov	r17,r20
41109b50:	dc000915 	stw	r16,36(sp)
41109b54:	003f2406 	br	411097e8 <__reset+0xbb0e97e8>
41109b58:	00800e44 	movi	r2,57
41109b5c:	9011883a 	mov	r8,r18
41109b60:	90816626 	beq	r18,r2,4110a0fc <_dtoa_r+0x152c>
41109b64:	05bff516 	blt	zero,r22,41109b3c <__reset+0xbb0e9b3c>
41109b68:	003ff506 	br	41109b40 <__reset+0xbb0e9b40>
41109b6c:	110c1f40 	call	4110c1f4 <__multadd>
41109b70:	1023883a 	mov	r17,r2
41109b74:	1029883a 	mov	r20,r2
41109b78:	003fdf06 	br	41109af8 <__reset+0xbb0e9af8>
41109b7c:	e009883a 	mov	r4,fp
41109b80:	110c1cc0 	call	4110c1cc <_Bfree>
41109b84:	00800044 	movi	r2,1
41109b88:	003fbc06 	br	41109a7c <__reset+0xbb0e9a7c>
41109b8c:	a80b883a 	mov	r5,r21
41109b90:	8009883a 	mov	r4,r16
41109b94:	110c9ec0 	call	4110c9ec <__mcmp>
41109b98:	103edb0e 	bge	r2,zero,41109708 <__reset+0xbb0e9708>
41109b9c:	800b883a 	mov	r5,r16
41109ba0:	000f883a 	mov	r7,zero
41109ba4:	01800284 	movi	r6,10
41109ba8:	e009883a 	mov	r4,fp
41109bac:	110c1f40 	call	4110c1f4 <__multadd>
41109bb0:	1021883a 	mov	r16,r2
41109bb4:	d8800517 	ldw	r2,20(sp)
41109bb8:	d8c00b17 	ldw	r3,44(sp)
41109bbc:	10bfffc4 	addi	r2,r2,-1
41109bc0:	d8800515 	stw	r2,20(sp)
41109bc4:	183f761e 	bne	r3,zero,411099a0 <__reset+0xbb0e99a0>
41109bc8:	d9000c17 	ldw	r4,48(sp)
41109bcc:	0101730e 	bge	zero,r4,4110a19c <_dtoa_r+0x15cc>
41109bd0:	d9000615 	stw	r4,24(sp)
41109bd4:	003ed006 	br	41109718 <__reset+0xbb0e9718>
41109bd8:	00800084 	movi	r2,2
41109bdc:	3081861e 	bne	r6,r2,4110a1f8 <_dtoa_r+0x1628>
41109be0:	d8000b15 	stw	zero,44(sp)
41109be4:	003f3c06 	br	411098d8 <__reset+0xbb0e98d8>
41109be8:	dc000917 	ldw	r16,36(sp)
41109bec:	003e9206 	br	41109638 <__reset+0xbb0e9638>
41109bf0:	d9c00317 	ldw	r7,12(sp)
41109bf4:	00800084 	movi	r2,2
41109bf8:	11fec50e 	bge	r2,r7,41109710 <__reset+0xbb0e9710>
41109bfc:	d9000617 	ldw	r4,24(sp)
41109c00:	20013c1e 	bne	r4,zero,4110a0f4 <_dtoa_r+0x1524>
41109c04:	a80b883a 	mov	r5,r21
41109c08:	000f883a 	mov	r7,zero
41109c0c:	01800144 	movi	r6,5
41109c10:	e009883a 	mov	r4,fp
41109c14:	110c1f40 	call	4110c1f4 <__multadd>
41109c18:	100b883a 	mov	r5,r2
41109c1c:	8009883a 	mov	r4,r16
41109c20:	102b883a 	mov	r21,r2
41109c24:	110c9ec0 	call	4110c9ec <__mcmp>
41109c28:	dc000915 	stw	r16,36(sp)
41109c2c:	00bf410e 	bge	zero,r2,41109934 <__reset+0xbb0e9934>
41109c30:	d9c00717 	ldw	r7,28(sp)
41109c34:	00800c44 	movi	r2,49
41109c38:	38800005 	stb	r2,0(r7)
41109c3c:	d8800517 	ldw	r2,20(sp)
41109c40:	3dc00044 	addi	r23,r7,1
41109c44:	10800044 	addi	r2,r2,1
41109c48:	d8800515 	stw	r2,20(sp)
41109c4c:	003f3d06 	br	41109944 <__reset+0xbb0e9944>
41109c50:	d9800517 	ldw	r6,20(sp)
41109c54:	d9c00717 	ldw	r7,28(sp)
41109c58:	00800c44 	movi	r2,49
41109c5c:	31800044 	addi	r6,r6,1
41109c60:	d9800515 	stw	r6,20(sp)
41109c64:	38800005 	stb	r2,0(r7)
41109c68:	003edf06 	br	411097e8 <__reset+0xbb0e97e8>
41109c6c:	d8000b15 	stw	zero,44(sp)
41109c70:	003c9f06 	br	41108ef0 <__reset+0xbb0e8ef0>
41109c74:	903e7e1e 	bne	r18,zero,41109670 <__reset+0xbb0e9670>
41109c78:	00800434 	movhi	r2,16
41109c7c:	10bfffc4 	addi	r2,r2,-1
41109c80:	9884703a 	and	r2,r19,r2
41109c84:	1000ea1e 	bne	r2,zero,4110a030 <_dtoa_r+0x1460>
41109c88:	9cdffc2c 	andhi	r19,r19,32752
41109c8c:	9800e826 	beq	r19,zero,4110a030 <_dtoa_r+0x1460>
41109c90:	d9c00817 	ldw	r7,32(sp)
41109c94:	b5800044 	addi	r22,r22,1
41109c98:	04c00044 	movi	r19,1
41109c9c:	39c00044 	addi	r7,r7,1
41109ca0:	d9c00815 	stw	r7,32(sp)
41109ca4:	d8800d17 	ldw	r2,52(sp)
41109ca8:	103e721e 	bne	r2,zero,41109674 <__reset+0xbb0e9674>
41109cac:	00800044 	movi	r2,1
41109cb0:	003e7906 	br	41109698 <__reset+0xbb0e9698>
41109cb4:	8009883a 	mov	r4,r16
41109cb8:	11124140 	call	41112414 <__floatsidf>
41109cbc:	d9800f17 	ldw	r6,60(sp)
41109cc0:	d9c01017 	ldw	r7,64(sp)
41109cc4:	1009883a 	mov	r4,r2
41109cc8:	180b883a 	mov	r5,r3
41109ccc:	11058380 	call	41105838 <__muldf3>
41109cd0:	000d883a 	mov	r6,zero
41109cd4:	01d00734 	movhi	r7,16412
41109cd8:	1009883a 	mov	r4,r2
41109cdc:	180b883a 	mov	r5,r3
41109ce0:	11106ac0 	call	411106ac <__adddf3>
41109ce4:	047f3034 	movhi	r17,64704
41109ce8:	1021883a 	mov	r16,r2
41109cec:	1c63883a 	add	r17,r3,r17
41109cf0:	d9000f17 	ldw	r4,60(sp)
41109cf4:	d9401017 	ldw	r5,64(sp)
41109cf8:	000d883a 	mov	r6,zero
41109cfc:	01d00534 	movhi	r7,16404
41109d00:	1111a980 	call	41111a98 <__subdf3>
41109d04:	800d883a 	mov	r6,r16
41109d08:	880f883a 	mov	r7,r17
41109d0c:	1009883a 	mov	r4,r2
41109d10:	180b883a 	mov	r5,r3
41109d14:	102b883a 	mov	r21,r2
41109d18:	1829883a 	mov	r20,r3
41109d1c:	11118c80 	call	411118c8 <__gedf2>
41109d20:	00806c16 	blt	zero,r2,41109ed4 <_dtoa_r+0x1304>
41109d24:	89e0003c 	xorhi	r7,r17,32768
41109d28:	800d883a 	mov	r6,r16
41109d2c:	a809883a 	mov	r4,r21
41109d30:	a00b883a 	mov	r5,r20
41109d34:	11119a40 	call	411119a4 <__ledf2>
41109d38:	103d7e0e 	bge	r2,zero,41109334 <__reset+0xbb0e9334>
41109d3c:	002b883a 	mov	r21,zero
41109d40:	0023883a 	mov	r17,zero
41109d44:	003efb06 	br	41109934 <__reset+0xbb0e9934>
41109d48:	d8800717 	ldw	r2,28(sp)
41109d4c:	003bd006 	br	41108c90 <__reset+0xbb0e8c90>
41109d50:	d9000a17 	ldw	r4,40(sp)
41109d54:	d9800d17 	ldw	r6,52(sp)
41109d58:	dd400a15 	stw	r21,40(sp)
41109d5c:	a905c83a 	sub	r2,r21,r4
41109d60:	308d883a 	add	r6,r6,r2
41109d64:	d9800d15 	stw	r6,52(sp)
41109d68:	002b883a 	mov	r21,zero
41109d6c:	003e0606 	br	41109588 <__reset+0xbb0e9588>
41109d70:	9023883a 	mov	r17,r18
41109d74:	9829883a 	mov	r20,r19
41109d78:	04000084 	movi	r16,2
41109d7c:	003c9206 	br	41108fc8 <__reset+0xbb0e8fc8>
41109d80:	04000044 	movi	r16,1
41109d84:	dc000c15 	stw	r16,48(sp)
41109d88:	dc000615 	stw	r16,24(sp)
41109d8c:	dc002215 	stw	r16,136(sp)
41109d90:	e0001115 	stw	zero,68(fp)
41109d94:	000b883a 	mov	r5,zero
41109d98:	003c6906 	br	41108f40 <__reset+0xbb0e8f40>
41109d9c:	3021883a 	mov	r16,r6
41109da0:	003ffb06 	br	41109d90 <__reset+0xbb0e9d90>
41109da4:	1000021e 	bne	r2,zero,41109db0 <_dtoa_r+0x11e0>
41109da8:	4200004c 	andi	r8,r8,1
41109dac:	403e7d1e 	bne	r8,zero,411097a4 <__reset+0xbb0e97a4>
41109db0:	01000c04 	movi	r4,48
41109db4:	00000106 	br	41109dbc <_dtoa_r+0x11ec>
41109db8:	102f883a 	mov	r23,r2
41109dbc:	b8bfffc4 	addi	r2,r23,-1
41109dc0:	10c00007 	ldb	r3,0(r2)
41109dc4:	193ffc26 	beq	r3,r4,41109db8 <__reset+0xbb0e9db8>
41109dc8:	003e8706 	br	411097e8 <__reset+0xbb0e97e8>
41109dcc:	d8800517 	ldw	r2,20(sp)
41109dd0:	00a3c83a 	sub	r17,zero,r2
41109dd4:	8800a426 	beq	r17,zero,4110a068 <_dtoa_r+0x1498>
41109dd8:	888003cc 	andi	r2,r17,15
41109ddc:	100490fa 	slli	r2,r2,3
41109de0:	00d044b4 	movhi	r3,16658
41109de4:	18e38304 	addi	r3,r3,-29172
41109de8:	1885883a 	add	r2,r3,r2
41109dec:	11800017 	ldw	r6,0(r2)
41109df0:	11c00117 	ldw	r7,4(r2)
41109df4:	9009883a 	mov	r4,r18
41109df8:	980b883a 	mov	r5,r19
41109dfc:	8823d13a 	srai	r17,r17,4
41109e00:	11058380 	call	41105838 <__muldf3>
41109e04:	d8800f15 	stw	r2,60(sp)
41109e08:	d8c01015 	stw	r3,64(sp)
41109e0c:	8800e826 	beq	r17,zero,4110a1b0 <_dtoa_r+0x15e0>
41109e10:	051044b4 	movhi	r20,16658
41109e14:	a5237904 	addi	r20,r20,-29212
41109e18:	04000084 	movi	r16,2
41109e1c:	8980004c 	andi	r6,r17,1
41109e20:	1009883a 	mov	r4,r2
41109e24:	8823d07a 	srai	r17,r17,1
41109e28:	180b883a 	mov	r5,r3
41109e2c:	30000426 	beq	r6,zero,41109e40 <_dtoa_r+0x1270>
41109e30:	a1800017 	ldw	r6,0(r20)
41109e34:	a1c00117 	ldw	r7,4(r20)
41109e38:	84000044 	addi	r16,r16,1
41109e3c:	11058380 	call	41105838 <__muldf3>
41109e40:	a5000204 	addi	r20,r20,8
41109e44:	883ff51e 	bne	r17,zero,41109e1c <__reset+0xbb0e9e1c>
41109e48:	d8800f15 	stw	r2,60(sp)
41109e4c:	d8c01015 	stw	r3,64(sp)
41109e50:	003c7606 	br	4110902c <__reset+0xbb0e902c>
41109e54:	00c00c04 	movi	r3,48
41109e58:	10c00005 	stb	r3,0(r2)
41109e5c:	d8c00517 	ldw	r3,20(sp)
41109e60:	bd3fffc3 	ldbu	r20,-1(r23)
41109e64:	18c00044 	addi	r3,r3,1
41109e68:	d8c00515 	stw	r3,20(sp)
41109e6c:	003db906 	br	41109554 <__reset+0xbb0e9554>
41109e70:	89400117 	ldw	r5,4(r17)
41109e74:	e009883a 	mov	r4,fp
41109e78:	110c1240 	call	4110c124 <_Balloc>
41109e7c:	89800417 	ldw	r6,16(r17)
41109e80:	89400304 	addi	r5,r17,12
41109e84:	11000304 	addi	r4,r2,12
41109e88:	31800084 	addi	r6,r6,2
41109e8c:	318d883a 	add	r6,r6,r6
41109e90:	318d883a 	add	r6,r6,r6
41109e94:	1027883a 	mov	r19,r2
41109e98:	110626c0 	call	4110626c <memcpy>
41109e9c:	01800044 	movi	r6,1
41109ea0:	980b883a 	mov	r5,r19
41109ea4:	e009883a 	mov	r4,fp
41109ea8:	110c8a40 	call	4110c8a4 <__lshift>
41109eac:	1029883a 	mov	r20,r2
41109eb0:	003ecc06 	br	411099e4 <__reset+0xbb0e99e4>
41109eb4:	00800e44 	movi	r2,57
41109eb8:	90809026 	beq	r18,r2,4110a0fc <_dtoa_r+0x152c>
41109ebc:	92000044 	addi	r8,r18,1
41109ec0:	003f1f06 	br	41109b40 <__reset+0xbb0e9b40>
41109ec4:	9011883a 	mov	r8,r18
41109ec8:	8825883a 	mov	r18,r17
41109ecc:	a023883a 	mov	r17,r20
41109ed0:	003e2906 	br	41109778 <__reset+0xbb0e9778>
41109ed4:	002b883a 	mov	r21,zero
41109ed8:	0023883a 	mov	r17,zero
41109edc:	003f5406 	br	41109c30 <__reset+0xbb0e9c30>
41109ee0:	61bfffc4 	addi	r6,r12,-1
41109ee4:	300490fa 	slli	r2,r6,3
41109ee8:	00d044b4 	movhi	r3,16658
41109eec:	18e38304 	addi	r3,r3,-29172
41109ef0:	1885883a 	add	r2,r3,r2
41109ef4:	11000017 	ldw	r4,0(r2)
41109ef8:	11400117 	ldw	r5,4(r2)
41109efc:	d8800717 	ldw	r2,28(sp)
41109f00:	880f883a 	mov	r7,r17
41109f04:	d9801215 	stw	r6,72(sp)
41109f08:	800d883a 	mov	r6,r16
41109f0c:	db001615 	stw	r12,88(sp)
41109f10:	15c00044 	addi	r23,r2,1
41109f14:	11058380 	call	41105838 <__muldf3>
41109f18:	d9401017 	ldw	r5,64(sp)
41109f1c:	d9000f17 	ldw	r4,60(sp)
41109f20:	d8c01515 	stw	r3,84(sp)
41109f24:	d8801415 	stw	r2,80(sp)
41109f28:	11123940 	call	41112394 <__fixdfsi>
41109f2c:	1009883a 	mov	r4,r2
41109f30:	1021883a 	mov	r16,r2
41109f34:	11124140 	call	41112414 <__floatsidf>
41109f38:	d9000f17 	ldw	r4,60(sp)
41109f3c:	d9401017 	ldw	r5,64(sp)
41109f40:	100d883a 	mov	r6,r2
41109f44:	180f883a 	mov	r7,r3
41109f48:	1111a980 	call	41111a98 <__subdf3>
41109f4c:	1829883a 	mov	r20,r3
41109f50:	d8c00717 	ldw	r3,28(sp)
41109f54:	84000c04 	addi	r16,r16,48
41109f58:	1023883a 	mov	r17,r2
41109f5c:	1c000005 	stb	r16,0(r3)
41109f60:	db001617 	ldw	r12,88(sp)
41109f64:	00800044 	movi	r2,1
41109f68:	60802226 	beq	r12,r2,41109ff4 <_dtoa_r+0x1424>
41109f6c:	d9c00717 	ldw	r7,28(sp)
41109f70:	8805883a 	mov	r2,r17
41109f74:	b82b883a 	mov	r21,r23
41109f78:	3b19883a 	add	r12,r7,r12
41109f7c:	6023883a 	mov	r17,r12
41109f80:	a007883a 	mov	r3,r20
41109f84:	dc800f15 	stw	r18,60(sp)
41109f88:	000d883a 	mov	r6,zero
41109f8c:	01d00934 	movhi	r7,16420
41109f90:	1009883a 	mov	r4,r2
41109f94:	180b883a 	mov	r5,r3
41109f98:	11058380 	call	41105838 <__muldf3>
41109f9c:	180b883a 	mov	r5,r3
41109fa0:	1009883a 	mov	r4,r2
41109fa4:	1829883a 	mov	r20,r3
41109fa8:	1025883a 	mov	r18,r2
41109fac:	11123940 	call	41112394 <__fixdfsi>
41109fb0:	1009883a 	mov	r4,r2
41109fb4:	1021883a 	mov	r16,r2
41109fb8:	11124140 	call	41112414 <__floatsidf>
41109fbc:	100d883a 	mov	r6,r2
41109fc0:	180f883a 	mov	r7,r3
41109fc4:	9009883a 	mov	r4,r18
41109fc8:	a00b883a 	mov	r5,r20
41109fcc:	84000c04 	addi	r16,r16,48
41109fd0:	1111a980 	call	41111a98 <__subdf3>
41109fd4:	ad400044 	addi	r21,r21,1
41109fd8:	ac3fffc5 	stb	r16,-1(r21)
41109fdc:	ac7fea1e 	bne	r21,r17,41109f88 <__reset+0xbb0e9f88>
41109fe0:	1023883a 	mov	r17,r2
41109fe4:	d8801217 	ldw	r2,72(sp)
41109fe8:	dc800f17 	ldw	r18,60(sp)
41109fec:	1829883a 	mov	r20,r3
41109ff0:	b8af883a 	add	r23,r23,r2
41109ff4:	d9001417 	ldw	r4,80(sp)
41109ff8:	d9401517 	ldw	r5,84(sp)
41109ffc:	000d883a 	mov	r6,zero
4110a000:	01cff834 	movhi	r7,16352
4110a004:	11106ac0 	call	411106ac <__adddf3>
4110a008:	880d883a 	mov	r6,r17
4110a00c:	a00f883a 	mov	r7,r20
4110a010:	1009883a 	mov	r4,r2
4110a014:	180b883a 	mov	r5,r3
4110a018:	11119a40 	call	411119a4 <__ledf2>
4110a01c:	10003e0e 	bge	r2,zero,4110a118 <_dtoa_r+0x1548>
4110a020:	d9001317 	ldw	r4,76(sp)
4110a024:	bd3fffc3 	ldbu	r20,-1(r23)
4110a028:	d9000515 	stw	r4,20(sp)
4110a02c:	003d3b06 	br	4110951c <__reset+0xbb0e951c>
4110a030:	0027883a 	mov	r19,zero
4110a034:	003f1b06 	br	41109ca4 <__reset+0xbb0e9ca4>
4110a038:	d8800817 	ldw	r2,32(sp)
4110a03c:	11e9c83a 	sub	r20,r2,r7
4110a040:	0005883a 	mov	r2,zero
4110a044:	003d5406 	br	41109598 <__reset+0xbb0e9598>
4110a048:	00800044 	movi	r2,1
4110a04c:	003dc706 	br	4110976c <__reset+0xbb0e976c>
4110a050:	d8c00217 	ldw	r3,8(sp)
4110a054:	00800d84 	movi	r2,54
4110a058:	dd400a17 	ldw	r21,40(sp)
4110a05c:	10c5c83a 	sub	r2,r2,r3
4110a060:	dd000817 	ldw	r20,32(sp)
4110a064:	003d4c06 	br	41109598 <__reset+0xbb0e9598>
4110a068:	dc800f15 	stw	r18,60(sp)
4110a06c:	dcc01015 	stw	r19,64(sp)
4110a070:	04000084 	movi	r16,2
4110a074:	003bed06 	br	4110902c <__reset+0xbb0e902c>
4110a078:	d9000617 	ldw	r4,24(sp)
4110a07c:	203f0d26 	beq	r4,zero,41109cb4 <__reset+0xbb0e9cb4>
4110a080:	d9800c17 	ldw	r6,48(sp)
4110a084:	01bcab0e 	bge	zero,r6,41109334 <__reset+0xbb0e9334>
4110a088:	d9401017 	ldw	r5,64(sp)
4110a08c:	d9000f17 	ldw	r4,60(sp)
4110a090:	000d883a 	mov	r6,zero
4110a094:	01d00934 	movhi	r7,16420
4110a098:	11058380 	call	41105838 <__muldf3>
4110a09c:	81000044 	addi	r4,r16,1
4110a0a0:	d8800f15 	stw	r2,60(sp)
4110a0a4:	d8c01015 	stw	r3,64(sp)
4110a0a8:	11124140 	call	41112414 <__floatsidf>
4110a0ac:	d9800f17 	ldw	r6,60(sp)
4110a0b0:	d9c01017 	ldw	r7,64(sp)
4110a0b4:	1009883a 	mov	r4,r2
4110a0b8:	180b883a 	mov	r5,r3
4110a0bc:	11058380 	call	41105838 <__muldf3>
4110a0c0:	01d00734 	movhi	r7,16412
4110a0c4:	000d883a 	mov	r6,zero
4110a0c8:	1009883a 	mov	r4,r2
4110a0cc:	180b883a 	mov	r5,r3
4110a0d0:	11106ac0 	call	411106ac <__adddf3>
4110a0d4:	d9c00517 	ldw	r7,20(sp)
4110a0d8:	047f3034 	movhi	r17,64704
4110a0dc:	1021883a 	mov	r16,r2
4110a0e0:	39ffffc4 	addi	r7,r7,-1
4110a0e4:	d9c01315 	stw	r7,76(sp)
4110a0e8:	1c63883a 	add	r17,r3,r17
4110a0ec:	db000c17 	ldw	r12,48(sp)
4110a0f0:	003bea06 	br	4110909c <__reset+0xbb0e909c>
4110a0f4:	dc000915 	stw	r16,36(sp)
4110a0f8:	003e0e06 	br	41109934 <__reset+0xbb0e9934>
4110a0fc:	01000e44 	movi	r4,57
4110a100:	8825883a 	mov	r18,r17
4110a104:	9dc00044 	addi	r23,r19,1
4110a108:	99000005 	stb	r4,0(r19)
4110a10c:	a023883a 	mov	r17,r20
4110a110:	dc000915 	stw	r16,36(sp)
4110a114:	003da406 	br	411097a8 <__reset+0xbb0e97a8>
4110a118:	d9801417 	ldw	r6,80(sp)
4110a11c:	d9c01517 	ldw	r7,84(sp)
4110a120:	0009883a 	mov	r4,zero
4110a124:	014ff834 	movhi	r5,16352
4110a128:	1111a980 	call	41111a98 <__subdf3>
4110a12c:	880d883a 	mov	r6,r17
4110a130:	a00f883a 	mov	r7,r20
4110a134:	1009883a 	mov	r4,r2
4110a138:	180b883a 	mov	r5,r3
4110a13c:	11118c80 	call	411118c8 <__gedf2>
4110a140:	00bc7c0e 	bge	zero,r2,41109334 <__reset+0xbb0e9334>
4110a144:	01000c04 	movi	r4,48
4110a148:	00000106 	br	4110a150 <_dtoa_r+0x1580>
4110a14c:	102f883a 	mov	r23,r2
4110a150:	b8bfffc4 	addi	r2,r23,-1
4110a154:	10c00007 	ldb	r3,0(r2)
4110a158:	193ffc26 	beq	r3,r4,4110a14c <__reset+0xbb0ea14c>
4110a15c:	d9801317 	ldw	r6,76(sp)
4110a160:	d9800515 	stw	r6,20(sp)
4110a164:	003c4406 	br	41109278 <__reset+0xbb0e9278>
4110a168:	d9801317 	ldw	r6,76(sp)
4110a16c:	d9800515 	stw	r6,20(sp)
4110a170:	003cea06 	br	4110951c <__reset+0xbb0e951c>
4110a174:	dd800f17 	ldw	r22,60(sp)
4110a178:	dcc01017 	ldw	r19,64(sp)
4110a17c:	dc801217 	ldw	r18,72(sp)
4110a180:	003c6c06 	br	41109334 <__reset+0xbb0e9334>
4110a184:	903e031e 	bne	r18,zero,41109994 <__reset+0xbb0e9994>
4110a188:	003ebb06 	br	41109c78 <__reset+0xbb0e9c78>
4110a18c:	103e6c1e 	bne	r2,zero,41109b40 <__reset+0xbb0e9b40>
4110a190:	4080004c 	andi	r2,r8,1
4110a194:	103e6a26 	beq	r2,zero,41109b40 <__reset+0xbb0e9b40>
4110a198:	003e6606 	br	41109b34 <__reset+0xbb0e9b34>
4110a19c:	d8c00317 	ldw	r3,12(sp)
4110a1a0:	00800084 	movi	r2,2
4110a1a4:	10c02916 	blt	r2,r3,4110a24c <_dtoa_r+0x167c>
4110a1a8:	d9000c17 	ldw	r4,48(sp)
4110a1ac:	003e8806 	br	41109bd0 <__reset+0xbb0e9bd0>
4110a1b0:	04000084 	movi	r16,2
4110a1b4:	003b9d06 	br	4110902c <__reset+0xbb0e902c>
4110a1b8:	d9001317 	ldw	r4,76(sp)
4110a1bc:	d9000515 	stw	r4,20(sp)
4110a1c0:	003cd606 	br	4110951c <__reset+0xbb0e951c>
4110a1c4:	d8801317 	ldw	r2,76(sp)
4110a1c8:	d8800515 	stw	r2,20(sp)
4110a1cc:	003c2a06 	br	41109278 <__reset+0xbb0e9278>
4110a1d0:	d9800317 	ldw	r6,12(sp)
4110a1d4:	00800084 	movi	r2,2
4110a1d8:	11801516 	blt	r2,r6,4110a230 <_dtoa_r+0x1660>
4110a1dc:	d9c00c17 	ldw	r7,48(sp)
4110a1e0:	d9c00615 	stw	r7,24(sp)
4110a1e4:	003df706 	br	411099c4 <__reset+0xbb0e99c4>
4110a1e8:	193d3926 	beq	r3,r4,411096d0 <__reset+0xbb0e96d0>
4110a1ec:	00c00f04 	movi	r3,60
4110a1f0:	1885c83a 	sub	r2,r3,r2
4110a1f4:	003ddf06 	br	41109974 <__reset+0xbb0e9974>
4110a1f8:	e009883a 	mov	r4,fp
4110a1fc:	e0001115 	stw	zero,68(fp)
4110a200:	000b883a 	mov	r5,zero
4110a204:	110c1240 	call	4110c124 <_Balloc>
4110a208:	d8800715 	stw	r2,28(sp)
4110a20c:	d8c00717 	ldw	r3,28(sp)
4110a210:	00bfffc4 	movi	r2,-1
4110a214:	01000044 	movi	r4,1
4110a218:	d8800c15 	stw	r2,48(sp)
4110a21c:	e0c01015 	stw	r3,64(fp)
4110a220:	d9000b15 	stw	r4,44(sp)
4110a224:	d8800615 	stw	r2,24(sp)
4110a228:	d8002215 	stw	zero,136(sp)
4110a22c:	003c4106 	br	41109334 <__reset+0xbb0e9334>
4110a230:	d8c00c17 	ldw	r3,48(sp)
4110a234:	d8c00615 	stw	r3,24(sp)
4110a238:	003e7006 	br	41109bfc <__reset+0xbb0e9bfc>
4110a23c:	04400044 	movi	r17,1
4110a240:	003b2006 	br	41108ec4 <__reset+0xbb0e8ec4>
4110a244:	000b883a 	mov	r5,zero
4110a248:	003b3d06 	br	41108f40 <__reset+0xbb0e8f40>
4110a24c:	d8800c17 	ldw	r2,48(sp)
4110a250:	d8800615 	stw	r2,24(sp)
4110a254:	003e6906 	br	41109bfc <__reset+0xbb0e9bfc>

4110a258 <__sflush_r>:
4110a258:	2880030b 	ldhu	r2,12(r5)
4110a25c:	defffb04 	addi	sp,sp,-20
4110a260:	dcc00315 	stw	r19,12(sp)
4110a264:	dc400115 	stw	r17,4(sp)
4110a268:	dfc00415 	stw	ra,16(sp)
4110a26c:	dc800215 	stw	r18,8(sp)
4110a270:	dc000015 	stw	r16,0(sp)
4110a274:	10c0020c 	andi	r3,r2,8
4110a278:	2823883a 	mov	r17,r5
4110a27c:	2027883a 	mov	r19,r4
4110a280:	1800311e 	bne	r3,zero,4110a348 <__sflush_r+0xf0>
4110a284:	28c00117 	ldw	r3,4(r5)
4110a288:	10820014 	ori	r2,r2,2048
4110a28c:	2880030d 	sth	r2,12(r5)
4110a290:	00c04b0e 	bge	zero,r3,4110a3c0 <__sflush_r+0x168>
4110a294:	8a000a17 	ldw	r8,40(r17)
4110a298:	40002326 	beq	r8,zero,4110a328 <__sflush_r+0xd0>
4110a29c:	9c000017 	ldw	r16,0(r19)
4110a2a0:	10c4000c 	andi	r3,r2,4096
4110a2a4:	98000015 	stw	zero,0(r19)
4110a2a8:	18004826 	beq	r3,zero,4110a3cc <__sflush_r+0x174>
4110a2ac:	89801417 	ldw	r6,80(r17)
4110a2b0:	10c0010c 	andi	r3,r2,4
4110a2b4:	18000626 	beq	r3,zero,4110a2d0 <__sflush_r+0x78>
4110a2b8:	88c00117 	ldw	r3,4(r17)
4110a2bc:	88800c17 	ldw	r2,48(r17)
4110a2c0:	30cdc83a 	sub	r6,r6,r3
4110a2c4:	10000226 	beq	r2,zero,4110a2d0 <__sflush_r+0x78>
4110a2c8:	88800f17 	ldw	r2,60(r17)
4110a2cc:	308dc83a 	sub	r6,r6,r2
4110a2d0:	89400717 	ldw	r5,28(r17)
4110a2d4:	000f883a 	mov	r7,zero
4110a2d8:	9809883a 	mov	r4,r19
4110a2dc:	403ee83a 	callr	r8
4110a2e0:	00ffffc4 	movi	r3,-1
4110a2e4:	10c04426 	beq	r2,r3,4110a3f8 <__sflush_r+0x1a0>
4110a2e8:	88c0030b 	ldhu	r3,12(r17)
4110a2ec:	89000417 	ldw	r4,16(r17)
4110a2f0:	88000115 	stw	zero,4(r17)
4110a2f4:	197dffcc 	andi	r5,r3,63487
4110a2f8:	8940030d 	sth	r5,12(r17)
4110a2fc:	89000015 	stw	r4,0(r17)
4110a300:	18c4000c 	andi	r3,r3,4096
4110a304:	18002c1e 	bne	r3,zero,4110a3b8 <__sflush_r+0x160>
4110a308:	89400c17 	ldw	r5,48(r17)
4110a30c:	9c000015 	stw	r16,0(r19)
4110a310:	28000526 	beq	r5,zero,4110a328 <__sflush_r+0xd0>
4110a314:	88801004 	addi	r2,r17,64
4110a318:	28800226 	beq	r5,r2,4110a324 <__sflush_r+0xcc>
4110a31c:	9809883a 	mov	r4,r19
4110a320:	110a9c40 	call	4110a9c4 <_free_r>
4110a324:	88000c15 	stw	zero,48(r17)
4110a328:	0005883a 	mov	r2,zero
4110a32c:	dfc00417 	ldw	ra,16(sp)
4110a330:	dcc00317 	ldw	r19,12(sp)
4110a334:	dc800217 	ldw	r18,8(sp)
4110a338:	dc400117 	ldw	r17,4(sp)
4110a33c:	dc000017 	ldw	r16,0(sp)
4110a340:	dec00504 	addi	sp,sp,20
4110a344:	f800283a 	ret
4110a348:	2c800417 	ldw	r18,16(r5)
4110a34c:	903ff626 	beq	r18,zero,4110a328 <__reset+0xbb0ea328>
4110a350:	2c000017 	ldw	r16,0(r5)
4110a354:	108000cc 	andi	r2,r2,3
4110a358:	2c800015 	stw	r18,0(r5)
4110a35c:	84a1c83a 	sub	r16,r16,r18
4110a360:	1000131e 	bne	r2,zero,4110a3b0 <__sflush_r+0x158>
4110a364:	28800517 	ldw	r2,20(r5)
4110a368:	88800215 	stw	r2,8(r17)
4110a36c:	04000316 	blt	zero,r16,4110a37c <__sflush_r+0x124>
4110a370:	003fed06 	br	4110a328 <__reset+0xbb0ea328>
4110a374:	90a5883a 	add	r18,r18,r2
4110a378:	043feb0e 	bge	zero,r16,4110a328 <__reset+0xbb0ea328>
4110a37c:	88800917 	ldw	r2,36(r17)
4110a380:	89400717 	ldw	r5,28(r17)
4110a384:	800f883a 	mov	r7,r16
4110a388:	900d883a 	mov	r6,r18
4110a38c:	9809883a 	mov	r4,r19
4110a390:	103ee83a 	callr	r2
4110a394:	80a1c83a 	sub	r16,r16,r2
4110a398:	00bff616 	blt	zero,r2,4110a374 <__reset+0xbb0ea374>
4110a39c:	88c0030b 	ldhu	r3,12(r17)
4110a3a0:	00bfffc4 	movi	r2,-1
4110a3a4:	18c01014 	ori	r3,r3,64
4110a3a8:	88c0030d 	sth	r3,12(r17)
4110a3ac:	003fdf06 	br	4110a32c <__reset+0xbb0ea32c>
4110a3b0:	0005883a 	mov	r2,zero
4110a3b4:	003fec06 	br	4110a368 <__reset+0xbb0ea368>
4110a3b8:	88801415 	stw	r2,80(r17)
4110a3bc:	003fd206 	br	4110a308 <__reset+0xbb0ea308>
4110a3c0:	28c00f17 	ldw	r3,60(r5)
4110a3c4:	00ffb316 	blt	zero,r3,4110a294 <__reset+0xbb0ea294>
4110a3c8:	003fd706 	br	4110a328 <__reset+0xbb0ea328>
4110a3cc:	89400717 	ldw	r5,28(r17)
4110a3d0:	000d883a 	mov	r6,zero
4110a3d4:	01c00044 	movi	r7,1
4110a3d8:	9809883a 	mov	r4,r19
4110a3dc:	403ee83a 	callr	r8
4110a3e0:	100d883a 	mov	r6,r2
4110a3e4:	00bfffc4 	movi	r2,-1
4110a3e8:	30801426 	beq	r6,r2,4110a43c <__sflush_r+0x1e4>
4110a3ec:	8880030b 	ldhu	r2,12(r17)
4110a3f0:	8a000a17 	ldw	r8,40(r17)
4110a3f4:	003fae06 	br	4110a2b0 <__reset+0xbb0ea2b0>
4110a3f8:	98c00017 	ldw	r3,0(r19)
4110a3fc:	183fba26 	beq	r3,zero,4110a2e8 <__reset+0xbb0ea2e8>
4110a400:	01000744 	movi	r4,29
4110a404:	19000626 	beq	r3,r4,4110a420 <__sflush_r+0x1c8>
4110a408:	01000584 	movi	r4,22
4110a40c:	19000426 	beq	r3,r4,4110a420 <__sflush_r+0x1c8>
4110a410:	88c0030b 	ldhu	r3,12(r17)
4110a414:	18c01014 	ori	r3,r3,64
4110a418:	88c0030d 	sth	r3,12(r17)
4110a41c:	003fc306 	br	4110a32c <__reset+0xbb0ea32c>
4110a420:	8880030b 	ldhu	r2,12(r17)
4110a424:	88c00417 	ldw	r3,16(r17)
4110a428:	88000115 	stw	zero,4(r17)
4110a42c:	10bdffcc 	andi	r2,r2,63487
4110a430:	8880030d 	sth	r2,12(r17)
4110a434:	88c00015 	stw	r3,0(r17)
4110a438:	003fb306 	br	4110a308 <__reset+0xbb0ea308>
4110a43c:	98800017 	ldw	r2,0(r19)
4110a440:	103fea26 	beq	r2,zero,4110a3ec <__reset+0xbb0ea3ec>
4110a444:	00c00744 	movi	r3,29
4110a448:	10c00226 	beq	r2,r3,4110a454 <__sflush_r+0x1fc>
4110a44c:	00c00584 	movi	r3,22
4110a450:	10c0031e 	bne	r2,r3,4110a460 <__sflush_r+0x208>
4110a454:	9c000015 	stw	r16,0(r19)
4110a458:	0005883a 	mov	r2,zero
4110a45c:	003fb306 	br	4110a32c <__reset+0xbb0ea32c>
4110a460:	88c0030b 	ldhu	r3,12(r17)
4110a464:	3005883a 	mov	r2,r6
4110a468:	18c01014 	ori	r3,r3,64
4110a46c:	88c0030d 	sth	r3,12(r17)
4110a470:	003fae06 	br	4110a32c <__reset+0xbb0ea32c>

4110a474 <_fflush_r>:
4110a474:	defffd04 	addi	sp,sp,-12
4110a478:	dc000115 	stw	r16,4(sp)
4110a47c:	dfc00215 	stw	ra,8(sp)
4110a480:	2021883a 	mov	r16,r4
4110a484:	20000226 	beq	r4,zero,4110a490 <_fflush_r+0x1c>
4110a488:	20800e17 	ldw	r2,56(r4)
4110a48c:	10000c26 	beq	r2,zero,4110a4c0 <_fflush_r+0x4c>
4110a490:	2880030f 	ldh	r2,12(r5)
4110a494:	1000051e 	bne	r2,zero,4110a4ac <_fflush_r+0x38>
4110a498:	0005883a 	mov	r2,zero
4110a49c:	dfc00217 	ldw	ra,8(sp)
4110a4a0:	dc000117 	ldw	r16,4(sp)
4110a4a4:	dec00304 	addi	sp,sp,12
4110a4a8:	f800283a 	ret
4110a4ac:	8009883a 	mov	r4,r16
4110a4b0:	dfc00217 	ldw	ra,8(sp)
4110a4b4:	dc000117 	ldw	r16,4(sp)
4110a4b8:	dec00304 	addi	sp,sp,12
4110a4bc:	110a2581 	jmpi	4110a258 <__sflush_r>
4110a4c0:	d9400015 	stw	r5,0(sp)
4110a4c4:	110a8500 	call	4110a850 <__sinit>
4110a4c8:	d9400017 	ldw	r5,0(sp)
4110a4cc:	003ff006 	br	4110a490 <__reset+0xbb0ea490>

4110a4d0 <fflush>:
4110a4d0:	20000526 	beq	r4,zero,4110a4e8 <fflush+0x18>
4110a4d4:	009044b4 	movhi	r2,16658
4110a4d8:	10ab5104 	addi	r2,r2,-21180
4110a4dc:	200b883a 	mov	r5,r4
4110a4e0:	11000017 	ldw	r4,0(r2)
4110a4e4:	110a4741 	jmpi	4110a474 <_fflush_r>
4110a4e8:	009044b4 	movhi	r2,16658
4110a4ec:	10ab5004 	addi	r2,r2,-21184
4110a4f0:	11000017 	ldw	r4,0(r2)
4110a4f4:	01504474 	movhi	r5,16657
4110a4f8:	29691d04 	addi	r5,r5,-23436
4110a4fc:	110b2541 	jmpi	4110b254 <_fwalk_reent>

4110a500 <__fp_unlock>:
4110a500:	0005883a 	mov	r2,zero
4110a504:	f800283a 	ret

4110a508 <_cleanup_r>:
4110a508:	01504474 	movhi	r5,16657
4110a50c:	297cf904 	addi	r5,r5,-3100
4110a510:	110b2541 	jmpi	4110b254 <_fwalk_reent>

4110a514 <__sinit.part.1>:
4110a514:	defff704 	addi	sp,sp,-36
4110a518:	00d04474 	movhi	r3,16657
4110a51c:	dfc00815 	stw	ra,32(sp)
4110a520:	ddc00715 	stw	r23,28(sp)
4110a524:	dd800615 	stw	r22,24(sp)
4110a528:	dd400515 	stw	r21,20(sp)
4110a52c:	dd000415 	stw	r20,16(sp)
4110a530:	dcc00315 	stw	r19,12(sp)
4110a534:	dc800215 	stw	r18,8(sp)
4110a538:	dc400115 	stw	r17,4(sp)
4110a53c:	dc000015 	stw	r16,0(sp)
4110a540:	18e94204 	addi	r3,r3,-23288
4110a544:	24000117 	ldw	r16,4(r4)
4110a548:	20c00f15 	stw	r3,60(r4)
4110a54c:	2080bb04 	addi	r2,r4,748
4110a550:	00c000c4 	movi	r3,3
4110a554:	20c0b915 	stw	r3,740(r4)
4110a558:	2080ba15 	stw	r2,744(r4)
4110a55c:	2000b815 	stw	zero,736(r4)
4110a560:	05c00204 	movi	r23,8
4110a564:	00800104 	movi	r2,4
4110a568:	2025883a 	mov	r18,r4
4110a56c:	b80d883a 	mov	r6,r23
4110a570:	81001704 	addi	r4,r16,92
4110a574:	000b883a 	mov	r5,zero
4110a578:	80000015 	stw	zero,0(r16)
4110a57c:	80000115 	stw	zero,4(r16)
4110a580:	80000215 	stw	zero,8(r16)
4110a584:	8080030d 	sth	r2,12(r16)
4110a588:	80001915 	stw	zero,100(r16)
4110a58c:	8000038d 	sth	zero,14(r16)
4110a590:	80000415 	stw	zero,16(r16)
4110a594:	80000515 	stw	zero,20(r16)
4110a598:	80000615 	stw	zero,24(r16)
4110a59c:	110bffc0 	call	4110bffc <memset>
4110a5a0:	05904474 	movhi	r22,16657
4110a5a4:	94400217 	ldw	r17,8(r18)
4110a5a8:	05504474 	movhi	r21,16657
4110a5ac:	05104474 	movhi	r20,16657
4110a5b0:	04d04474 	movhi	r19,16657
4110a5b4:	b5b62d04 	addi	r22,r22,-10060
4110a5b8:	ad764404 	addi	r21,r21,-9968
4110a5bc:	a5366304 	addi	r20,r20,-9844
4110a5c0:	9cf67a04 	addi	r19,r19,-9752
4110a5c4:	85800815 	stw	r22,32(r16)
4110a5c8:	85400915 	stw	r21,36(r16)
4110a5cc:	85000a15 	stw	r20,40(r16)
4110a5d0:	84c00b15 	stw	r19,44(r16)
4110a5d4:	84000715 	stw	r16,28(r16)
4110a5d8:	00800284 	movi	r2,10
4110a5dc:	8880030d 	sth	r2,12(r17)
4110a5e0:	00800044 	movi	r2,1
4110a5e4:	b80d883a 	mov	r6,r23
4110a5e8:	89001704 	addi	r4,r17,92
4110a5ec:	000b883a 	mov	r5,zero
4110a5f0:	88000015 	stw	zero,0(r17)
4110a5f4:	88000115 	stw	zero,4(r17)
4110a5f8:	88000215 	stw	zero,8(r17)
4110a5fc:	88001915 	stw	zero,100(r17)
4110a600:	8880038d 	sth	r2,14(r17)
4110a604:	88000415 	stw	zero,16(r17)
4110a608:	88000515 	stw	zero,20(r17)
4110a60c:	88000615 	stw	zero,24(r17)
4110a610:	110bffc0 	call	4110bffc <memset>
4110a614:	94000317 	ldw	r16,12(r18)
4110a618:	00800484 	movi	r2,18
4110a61c:	8c400715 	stw	r17,28(r17)
4110a620:	8d800815 	stw	r22,32(r17)
4110a624:	8d400915 	stw	r21,36(r17)
4110a628:	8d000a15 	stw	r20,40(r17)
4110a62c:	8cc00b15 	stw	r19,44(r17)
4110a630:	8080030d 	sth	r2,12(r16)
4110a634:	00800084 	movi	r2,2
4110a638:	80000015 	stw	zero,0(r16)
4110a63c:	80000115 	stw	zero,4(r16)
4110a640:	80000215 	stw	zero,8(r16)
4110a644:	80001915 	stw	zero,100(r16)
4110a648:	8080038d 	sth	r2,14(r16)
4110a64c:	80000415 	stw	zero,16(r16)
4110a650:	80000515 	stw	zero,20(r16)
4110a654:	80000615 	stw	zero,24(r16)
4110a658:	b80d883a 	mov	r6,r23
4110a65c:	000b883a 	mov	r5,zero
4110a660:	81001704 	addi	r4,r16,92
4110a664:	110bffc0 	call	4110bffc <memset>
4110a668:	00800044 	movi	r2,1
4110a66c:	84000715 	stw	r16,28(r16)
4110a670:	85800815 	stw	r22,32(r16)
4110a674:	85400915 	stw	r21,36(r16)
4110a678:	85000a15 	stw	r20,40(r16)
4110a67c:	84c00b15 	stw	r19,44(r16)
4110a680:	90800e15 	stw	r2,56(r18)
4110a684:	dfc00817 	ldw	ra,32(sp)
4110a688:	ddc00717 	ldw	r23,28(sp)
4110a68c:	dd800617 	ldw	r22,24(sp)
4110a690:	dd400517 	ldw	r21,20(sp)
4110a694:	dd000417 	ldw	r20,16(sp)
4110a698:	dcc00317 	ldw	r19,12(sp)
4110a69c:	dc800217 	ldw	r18,8(sp)
4110a6a0:	dc400117 	ldw	r17,4(sp)
4110a6a4:	dc000017 	ldw	r16,0(sp)
4110a6a8:	dec00904 	addi	sp,sp,36
4110a6ac:	f800283a 	ret

4110a6b0 <__fp_lock>:
4110a6b0:	0005883a 	mov	r2,zero
4110a6b4:	f800283a 	ret

4110a6b8 <__sfmoreglue>:
4110a6b8:	defffc04 	addi	sp,sp,-16
4110a6bc:	dc400115 	stw	r17,4(sp)
4110a6c0:	2c7fffc4 	addi	r17,r5,-1
4110a6c4:	8c401a24 	muli	r17,r17,104
4110a6c8:	dc800215 	stw	r18,8(sp)
4110a6cc:	2825883a 	mov	r18,r5
4110a6d0:	89401d04 	addi	r5,r17,116
4110a6d4:	dc000015 	stw	r16,0(sp)
4110a6d8:	dfc00315 	stw	ra,12(sp)
4110a6dc:	110b5b00 	call	4110b5b0 <_malloc_r>
4110a6e0:	1021883a 	mov	r16,r2
4110a6e4:	10000726 	beq	r2,zero,4110a704 <__sfmoreglue+0x4c>
4110a6e8:	11000304 	addi	r4,r2,12
4110a6ec:	10000015 	stw	zero,0(r2)
4110a6f0:	14800115 	stw	r18,4(r2)
4110a6f4:	11000215 	stw	r4,8(r2)
4110a6f8:	89801a04 	addi	r6,r17,104
4110a6fc:	000b883a 	mov	r5,zero
4110a700:	110bffc0 	call	4110bffc <memset>
4110a704:	8005883a 	mov	r2,r16
4110a708:	dfc00317 	ldw	ra,12(sp)
4110a70c:	dc800217 	ldw	r18,8(sp)
4110a710:	dc400117 	ldw	r17,4(sp)
4110a714:	dc000017 	ldw	r16,0(sp)
4110a718:	dec00404 	addi	sp,sp,16
4110a71c:	f800283a 	ret

4110a720 <__sfp>:
4110a720:	defffb04 	addi	sp,sp,-20
4110a724:	dc000015 	stw	r16,0(sp)
4110a728:	041044b4 	movhi	r16,16658
4110a72c:	842b5004 	addi	r16,r16,-21184
4110a730:	dcc00315 	stw	r19,12(sp)
4110a734:	2027883a 	mov	r19,r4
4110a738:	81000017 	ldw	r4,0(r16)
4110a73c:	dfc00415 	stw	ra,16(sp)
4110a740:	dc800215 	stw	r18,8(sp)
4110a744:	20800e17 	ldw	r2,56(r4)
4110a748:	dc400115 	stw	r17,4(sp)
4110a74c:	1000021e 	bne	r2,zero,4110a758 <__sfp+0x38>
4110a750:	110a5140 	call	4110a514 <__sinit.part.1>
4110a754:	81000017 	ldw	r4,0(r16)
4110a758:	2480b804 	addi	r18,r4,736
4110a75c:	047fffc4 	movi	r17,-1
4110a760:	91000117 	ldw	r4,4(r18)
4110a764:	94000217 	ldw	r16,8(r18)
4110a768:	213fffc4 	addi	r4,r4,-1
4110a76c:	20000a16 	blt	r4,zero,4110a798 <__sfp+0x78>
4110a770:	8080030f 	ldh	r2,12(r16)
4110a774:	10000c26 	beq	r2,zero,4110a7a8 <__sfp+0x88>
4110a778:	80c01d04 	addi	r3,r16,116
4110a77c:	00000206 	br	4110a788 <__sfp+0x68>
4110a780:	18bfe60f 	ldh	r2,-104(r3)
4110a784:	10000826 	beq	r2,zero,4110a7a8 <__sfp+0x88>
4110a788:	213fffc4 	addi	r4,r4,-1
4110a78c:	1c3ffd04 	addi	r16,r3,-12
4110a790:	18c01a04 	addi	r3,r3,104
4110a794:	247ffa1e 	bne	r4,r17,4110a780 <__reset+0xbb0ea780>
4110a798:	90800017 	ldw	r2,0(r18)
4110a79c:	10001d26 	beq	r2,zero,4110a814 <__sfp+0xf4>
4110a7a0:	1025883a 	mov	r18,r2
4110a7a4:	003fee06 	br	4110a760 <__reset+0xbb0ea760>
4110a7a8:	00bfffc4 	movi	r2,-1
4110a7ac:	8080038d 	sth	r2,14(r16)
4110a7b0:	00800044 	movi	r2,1
4110a7b4:	8080030d 	sth	r2,12(r16)
4110a7b8:	80001915 	stw	zero,100(r16)
4110a7bc:	80000015 	stw	zero,0(r16)
4110a7c0:	80000215 	stw	zero,8(r16)
4110a7c4:	80000115 	stw	zero,4(r16)
4110a7c8:	80000415 	stw	zero,16(r16)
4110a7cc:	80000515 	stw	zero,20(r16)
4110a7d0:	80000615 	stw	zero,24(r16)
4110a7d4:	01800204 	movi	r6,8
4110a7d8:	000b883a 	mov	r5,zero
4110a7dc:	81001704 	addi	r4,r16,92
4110a7e0:	110bffc0 	call	4110bffc <memset>
4110a7e4:	8005883a 	mov	r2,r16
4110a7e8:	80000c15 	stw	zero,48(r16)
4110a7ec:	80000d15 	stw	zero,52(r16)
4110a7f0:	80001115 	stw	zero,68(r16)
4110a7f4:	80001215 	stw	zero,72(r16)
4110a7f8:	dfc00417 	ldw	ra,16(sp)
4110a7fc:	dcc00317 	ldw	r19,12(sp)
4110a800:	dc800217 	ldw	r18,8(sp)
4110a804:	dc400117 	ldw	r17,4(sp)
4110a808:	dc000017 	ldw	r16,0(sp)
4110a80c:	dec00504 	addi	sp,sp,20
4110a810:	f800283a 	ret
4110a814:	01400104 	movi	r5,4
4110a818:	9809883a 	mov	r4,r19
4110a81c:	110a6b80 	call	4110a6b8 <__sfmoreglue>
4110a820:	90800015 	stw	r2,0(r18)
4110a824:	103fde1e 	bne	r2,zero,4110a7a0 <__reset+0xbb0ea7a0>
4110a828:	00800304 	movi	r2,12
4110a82c:	98800015 	stw	r2,0(r19)
4110a830:	0005883a 	mov	r2,zero
4110a834:	003ff006 	br	4110a7f8 <__reset+0xbb0ea7f8>

4110a838 <_cleanup>:
4110a838:	009044b4 	movhi	r2,16658
4110a83c:	10ab5004 	addi	r2,r2,-21184
4110a840:	11000017 	ldw	r4,0(r2)
4110a844:	01504474 	movhi	r5,16657
4110a848:	297cf904 	addi	r5,r5,-3100
4110a84c:	110b2541 	jmpi	4110b254 <_fwalk_reent>

4110a850 <__sinit>:
4110a850:	20800e17 	ldw	r2,56(r4)
4110a854:	10000126 	beq	r2,zero,4110a85c <__sinit+0xc>
4110a858:	f800283a 	ret
4110a85c:	110a5141 	jmpi	4110a514 <__sinit.part.1>

4110a860 <__sfp_lock_acquire>:
4110a860:	f800283a 	ret

4110a864 <__sfp_lock_release>:
4110a864:	f800283a 	ret

4110a868 <__sinit_lock_acquire>:
4110a868:	f800283a 	ret

4110a86c <__sinit_lock_release>:
4110a86c:	f800283a 	ret

4110a870 <__fp_lock_all>:
4110a870:	009044b4 	movhi	r2,16658
4110a874:	10ab5104 	addi	r2,r2,-21180
4110a878:	11000017 	ldw	r4,0(r2)
4110a87c:	01504474 	movhi	r5,16657
4110a880:	2969ac04 	addi	r5,r5,-22864
4110a884:	110b1901 	jmpi	4110b190 <_fwalk>

4110a888 <__fp_unlock_all>:
4110a888:	009044b4 	movhi	r2,16658
4110a88c:	10ab5104 	addi	r2,r2,-21180
4110a890:	11000017 	ldw	r4,0(r2)
4110a894:	01504474 	movhi	r5,16657
4110a898:	29694004 	addi	r5,r5,-23296
4110a89c:	110b1901 	jmpi	4110b190 <_fwalk>

4110a8a0 <_malloc_trim_r>:
4110a8a0:	defffb04 	addi	sp,sp,-20
4110a8a4:	dcc00315 	stw	r19,12(sp)
4110a8a8:	04d044b4 	movhi	r19,16658
4110a8ac:	dc800215 	stw	r18,8(sp)
4110a8b0:	dc400115 	stw	r17,4(sp)
4110a8b4:	dc000015 	stw	r16,0(sp)
4110a8b8:	dfc00415 	stw	ra,16(sp)
4110a8bc:	2821883a 	mov	r16,r5
4110a8c0:	9ce58404 	addi	r19,r19,-27120
4110a8c4:	2025883a 	mov	r18,r4
4110a8c8:	1112a480 	call	41112a48 <__malloc_lock>
4110a8cc:	98800217 	ldw	r2,8(r19)
4110a8d0:	14400117 	ldw	r17,4(r2)
4110a8d4:	00bfff04 	movi	r2,-4
4110a8d8:	88a2703a 	and	r17,r17,r2
4110a8dc:	8c21c83a 	sub	r16,r17,r16
4110a8e0:	8403fbc4 	addi	r16,r16,4079
4110a8e4:	8020d33a 	srli	r16,r16,12
4110a8e8:	0083ffc4 	movi	r2,4095
4110a8ec:	843fffc4 	addi	r16,r16,-1
4110a8f0:	8020933a 	slli	r16,r16,12
4110a8f4:	1400060e 	bge	r2,r16,4110a910 <_malloc_trim_r+0x70>
4110a8f8:	000b883a 	mov	r5,zero
4110a8fc:	9009883a 	mov	r4,r18
4110a900:	110d8600 	call	4110d860 <_sbrk_r>
4110a904:	98c00217 	ldw	r3,8(r19)
4110a908:	1c47883a 	add	r3,r3,r17
4110a90c:	10c00a26 	beq	r2,r3,4110a938 <_malloc_trim_r+0x98>
4110a910:	9009883a 	mov	r4,r18
4110a914:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110a918:	0005883a 	mov	r2,zero
4110a91c:	dfc00417 	ldw	ra,16(sp)
4110a920:	dcc00317 	ldw	r19,12(sp)
4110a924:	dc800217 	ldw	r18,8(sp)
4110a928:	dc400117 	ldw	r17,4(sp)
4110a92c:	dc000017 	ldw	r16,0(sp)
4110a930:	dec00504 	addi	sp,sp,20
4110a934:	f800283a 	ret
4110a938:	040bc83a 	sub	r5,zero,r16
4110a93c:	9009883a 	mov	r4,r18
4110a940:	110d8600 	call	4110d860 <_sbrk_r>
4110a944:	00ffffc4 	movi	r3,-1
4110a948:	10c00d26 	beq	r2,r3,4110a980 <_malloc_trim_r+0xe0>
4110a94c:	00d044b4 	movhi	r3,16658
4110a950:	18eb7704 	addi	r3,r3,-21028
4110a954:	18800017 	ldw	r2,0(r3)
4110a958:	99000217 	ldw	r4,8(r19)
4110a95c:	8c23c83a 	sub	r17,r17,r16
4110a960:	8c400054 	ori	r17,r17,1
4110a964:	1421c83a 	sub	r16,r2,r16
4110a968:	24400115 	stw	r17,4(r4)
4110a96c:	9009883a 	mov	r4,r18
4110a970:	1c000015 	stw	r16,0(r3)
4110a974:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110a978:	00800044 	movi	r2,1
4110a97c:	003fe706 	br	4110a91c <__reset+0xbb0ea91c>
4110a980:	000b883a 	mov	r5,zero
4110a984:	9009883a 	mov	r4,r18
4110a988:	110d8600 	call	4110d860 <_sbrk_r>
4110a98c:	99000217 	ldw	r4,8(r19)
4110a990:	014003c4 	movi	r5,15
4110a994:	1107c83a 	sub	r3,r2,r4
4110a998:	28ffdd0e 	bge	r5,r3,4110a910 <__reset+0xbb0ea910>
4110a99c:	015044b4 	movhi	r5,16658
4110a9a0:	296b5304 	addi	r5,r5,-21172
4110a9a4:	29400017 	ldw	r5,0(r5)
4110a9a8:	18c00054 	ori	r3,r3,1
4110a9ac:	20c00115 	stw	r3,4(r4)
4110a9b0:	00d044b4 	movhi	r3,16658
4110a9b4:	1145c83a 	sub	r2,r2,r5
4110a9b8:	18eb7704 	addi	r3,r3,-21028
4110a9bc:	18800015 	stw	r2,0(r3)
4110a9c0:	003fd306 	br	4110a910 <__reset+0xbb0ea910>

4110a9c4 <_free_r>:
4110a9c4:	28004126 	beq	r5,zero,4110aacc <_free_r+0x108>
4110a9c8:	defffd04 	addi	sp,sp,-12
4110a9cc:	dc400115 	stw	r17,4(sp)
4110a9d0:	dc000015 	stw	r16,0(sp)
4110a9d4:	2023883a 	mov	r17,r4
4110a9d8:	2821883a 	mov	r16,r5
4110a9dc:	dfc00215 	stw	ra,8(sp)
4110a9e0:	1112a480 	call	41112a48 <__malloc_lock>
4110a9e4:	81ffff17 	ldw	r7,-4(r16)
4110a9e8:	00bfff84 	movi	r2,-2
4110a9ec:	011044b4 	movhi	r4,16658
4110a9f0:	81bffe04 	addi	r6,r16,-8
4110a9f4:	3884703a 	and	r2,r7,r2
4110a9f8:	21258404 	addi	r4,r4,-27120
4110a9fc:	308b883a 	add	r5,r6,r2
4110aa00:	2a400117 	ldw	r9,4(r5)
4110aa04:	22000217 	ldw	r8,8(r4)
4110aa08:	00ffff04 	movi	r3,-4
4110aa0c:	48c6703a 	and	r3,r9,r3
4110aa10:	2a005726 	beq	r5,r8,4110ab70 <_free_r+0x1ac>
4110aa14:	28c00115 	stw	r3,4(r5)
4110aa18:	39c0004c 	andi	r7,r7,1
4110aa1c:	3800091e 	bne	r7,zero,4110aa44 <_free_r+0x80>
4110aa20:	823ffe17 	ldw	r8,-8(r16)
4110aa24:	22400204 	addi	r9,r4,8
4110aa28:	320dc83a 	sub	r6,r6,r8
4110aa2c:	31c00217 	ldw	r7,8(r6)
4110aa30:	1205883a 	add	r2,r2,r8
4110aa34:	3a406526 	beq	r7,r9,4110abcc <_free_r+0x208>
4110aa38:	32000317 	ldw	r8,12(r6)
4110aa3c:	3a000315 	stw	r8,12(r7)
4110aa40:	41c00215 	stw	r7,8(r8)
4110aa44:	28cf883a 	add	r7,r5,r3
4110aa48:	39c00117 	ldw	r7,4(r7)
4110aa4c:	39c0004c 	andi	r7,r7,1
4110aa50:	38003a26 	beq	r7,zero,4110ab3c <_free_r+0x178>
4110aa54:	10c00054 	ori	r3,r2,1
4110aa58:	30c00115 	stw	r3,4(r6)
4110aa5c:	3087883a 	add	r3,r6,r2
4110aa60:	18800015 	stw	r2,0(r3)
4110aa64:	00c07fc4 	movi	r3,511
4110aa68:	18801936 	bltu	r3,r2,4110aad0 <_free_r+0x10c>
4110aa6c:	1004d0fa 	srli	r2,r2,3
4110aa70:	01c00044 	movi	r7,1
4110aa74:	21400117 	ldw	r5,4(r4)
4110aa78:	10c00044 	addi	r3,r2,1
4110aa7c:	18c7883a 	add	r3,r3,r3
4110aa80:	1005d0ba 	srai	r2,r2,2
4110aa84:	18c7883a 	add	r3,r3,r3
4110aa88:	18c7883a 	add	r3,r3,r3
4110aa8c:	1907883a 	add	r3,r3,r4
4110aa90:	3884983a 	sll	r2,r7,r2
4110aa94:	19c00017 	ldw	r7,0(r3)
4110aa98:	1a3ffe04 	addi	r8,r3,-8
4110aa9c:	1144b03a 	or	r2,r2,r5
4110aaa0:	32000315 	stw	r8,12(r6)
4110aaa4:	31c00215 	stw	r7,8(r6)
4110aaa8:	20800115 	stw	r2,4(r4)
4110aaac:	19800015 	stw	r6,0(r3)
4110aab0:	39800315 	stw	r6,12(r7)
4110aab4:	8809883a 	mov	r4,r17
4110aab8:	dfc00217 	ldw	ra,8(sp)
4110aabc:	dc400117 	ldw	r17,4(sp)
4110aac0:	dc000017 	ldw	r16,0(sp)
4110aac4:	dec00304 	addi	sp,sp,12
4110aac8:	1112a6c1 	jmpi	41112a6c <__malloc_unlock>
4110aacc:	f800283a 	ret
4110aad0:	100ad27a 	srli	r5,r2,9
4110aad4:	00c00104 	movi	r3,4
4110aad8:	19404a36 	bltu	r3,r5,4110ac04 <_free_r+0x240>
4110aadc:	100ad1ba 	srli	r5,r2,6
4110aae0:	28c00e44 	addi	r3,r5,57
4110aae4:	18c7883a 	add	r3,r3,r3
4110aae8:	29400e04 	addi	r5,r5,56
4110aaec:	18c7883a 	add	r3,r3,r3
4110aaf0:	18c7883a 	add	r3,r3,r3
4110aaf4:	1909883a 	add	r4,r3,r4
4110aaf8:	20c00017 	ldw	r3,0(r4)
4110aafc:	01d044b4 	movhi	r7,16658
4110ab00:	213ffe04 	addi	r4,r4,-8
4110ab04:	39e58404 	addi	r7,r7,-27120
4110ab08:	20c04426 	beq	r4,r3,4110ac1c <_free_r+0x258>
4110ab0c:	01ffff04 	movi	r7,-4
4110ab10:	19400117 	ldw	r5,4(r3)
4110ab14:	29ca703a 	and	r5,r5,r7
4110ab18:	1140022e 	bgeu	r2,r5,4110ab24 <_free_r+0x160>
4110ab1c:	18c00217 	ldw	r3,8(r3)
4110ab20:	20fffb1e 	bne	r4,r3,4110ab10 <__reset+0xbb0eab10>
4110ab24:	19000317 	ldw	r4,12(r3)
4110ab28:	31000315 	stw	r4,12(r6)
4110ab2c:	30c00215 	stw	r3,8(r6)
4110ab30:	21800215 	stw	r6,8(r4)
4110ab34:	19800315 	stw	r6,12(r3)
4110ab38:	003fde06 	br	4110aab4 <__reset+0xbb0eaab4>
4110ab3c:	29c00217 	ldw	r7,8(r5)
4110ab40:	10c5883a 	add	r2,r2,r3
4110ab44:	00d044b4 	movhi	r3,16658
4110ab48:	18e58604 	addi	r3,r3,-27112
4110ab4c:	38c03b26 	beq	r7,r3,4110ac3c <_free_r+0x278>
4110ab50:	2a000317 	ldw	r8,12(r5)
4110ab54:	11400054 	ori	r5,r2,1
4110ab58:	3087883a 	add	r3,r6,r2
4110ab5c:	3a000315 	stw	r8,12(r7)
4110ab60:	41c00215 	stw	r7,8(r8)
4110ab64:	31400115 	stw	r5,4(r6)
4110ab68:	18800015 	stw	r2,0(r3)
4110ab6c:	003fbd06 	br	4110aa64 <__reset+0xbb0eaa64>
4110ab70:	39c0004c 	andi	r7,r7,1
4110ab74:	10c5883a 	add	r2,r2,r3
4110ab78:	3800071e 	bne	r7,zero,4110ab98 <_free_r+0x1d4>
4110ab7c:	81fffe17 	ldw	r7,-8(r16)
4110ab80:	31cdc83a 	sub	r6,r6,r7
4110ab84:	30c00317 	ldw	r3,12(r6)
4110ab88:	31400217 	ldw	r5,8(r6)
4110ab8c:	11c5883a 	add	r2,r2,r7
4110ab90:	28c00315 	stw	r3,12(r5)
4110ab94:	19400215 	stw	r5,8(r3)
4110ab98:	10c00054 	ori	r3,r2,1
4110ab9c:	30c00115 	stw	r3,4(r6)
4110aba0:	00d044b4 	movhi	r3,16658
4110aba4:	18eb5404 	addi	r3,r3,-21168
4110aba8:	18c00017 	ldw	r3,0(r3)
4110abac:	21800215 	stw	r6,8(r4)
4110abb0:	10ffc036 	bltu	r2,r3,4110aab4 <__reset+0xbb0eaab4>
4110abb4:	009044b4 	movhi	r2,16658
4110abb8:	10ab6e04 	addi	r2,r2,-21064
4110abbc:	11400017 	ldw	r5,0(r2)
4110abc0:	8809883a 	mov	r4,r17
4110abc4:	110a8a00 	call	4110a8a0 <_malloc_trim_r>
4110abc8:	003fba06 	br	4110aab4 <__reset+0xbb0eaab4>
4110abcc:	28c9883a 	add	r4,r5,r3
4110abd0:	21000117 	ldw	r4,4(r4)
4110abd4:	2100004c 	andi	r4,r4,1
4110abd8:	2000391e 	bne	r4,zero,4110acc0 <_free_r+0x2fc>
4110abdc:	29c00217 	ldw	r7,8(r5)
4110abe0:	29000317 	ldw	r4,12(r5)
4110abe4:	1885883a 	add	r2,r3,r2
4110abe8:	10c00054 	ori	r3,r2,1
4110abec:	39000315 	stw	r4,12(r7)
4110abf0:	21c00215 	stw	r7,8(r4)
4110abf4:	30c00115 	stw	r3,4(r6)
4110abf8:	308d883a 	add	r6,r6,r2
4110abfc:	30800015 	stw	r2,0(r6)
4110ac00:	003fac06 	br	4110aab4 <__reset+0xbb0eaab4>
4110ac04:	00c00504 	movi	r3,20
4110ac08:	19401536 	bltu	r3,r5,4110ac60 <_free_r+0x29c>
4110ac0c:	28c01704 	addi	r3,r5,92
4110ac10:	18c7883a 	add	r3,r3,r3
4110ac14:	294016c4 	addi	r5,r5,91
4110ac18:	003fb406 	br	4110aaec <__reset+0xbb0eaaec>
4110ac1c:	280bd0ba 	srai	r5,r5,2
4110ac20:	00c00044 	movi	r3,1
4110ac24:	38800117 	ldw	r2,4(r7)
4110ac28:	194a983a 	sll	r5,r3,r5
4110ac2c:	2007883a 	mov	r3,r4
4110ac30:	2884b03a 	or	r2,r5,r2
4110ac34:	38800115 	stw	r2,4(r7)
4110ac38:	003fbb06 	br	4110ab28 <__reset+0xbb0eab28>
4110ac3c:	21800515 	stw	r6,20(r4)
4110ac40:	21800415 	stw	r6,16(r4)
4110ac44:	10c00054 	ori	r3,r2,1
4110ac48:	31c00315 	stw	r7,12(r6)
4110ac4c:	31c00215 	stw	r7,8(r6)
4110ac50:	30c00115 	stw	r3,4(r6)
4110ac54:	308d883a 	add	r6,r6,r2
4110ac58:	30800015 	stw	r2,0(r6)
4110ac5c:	003f9506 	br	4110aab4 <__reset+0xbb0eaab4>
4110ac60:	00c01504 	movi	r3,84
4110ac64:	19400536 	bltu	r3,r5,4110ac7c <_free_r+0x2b8>
4110ac68:	100ad33a 	srli	r5,r2,12
4110ac6c:	28c01bc4 	addi	r3,r5,111
4110ac70:	18c7883a 	add	r3,r3,r3
4110ac74:	29401b84 	addi	r5,r5,110
4110ac78:	003f9c06 	br	4110aaec <__reset+0xbb0eaaec>
4110ac7c:	00c05504 	movi	r3,340
4110ac80:	19400536 	bltu	r3,r5,4110ac98 <_free_r+0x2d4>
4110ac84:	100ad3fa 	srli	r5,r2,15
4110ac88:	28c01e04 	addi	r3,r5,120
4110ac8c:	18c7883a 	add	r3,r3,r3
4110ac90:	29401dc4 	addi	r5,r5,119
4110ac94:	003f9506 	br	4110aaec <__reset+0xbb0eaaec>
4110ac98:	00c15504 	movi	r3,1364
4110ac9c:	19400536 	bltu	r3,r5,4110acb4 <_free_r+0x2f0>
4110aca0:	100ad4ba 	srli	r5,r2,18
4110aca4:	28c01f44 	addi	r3,r5,125
4110aca8:	18c7883a 	add	r3,r3,r3
4110acac:	29401f04 	addi	r5,r5,124
4110acb0:	003f8e06 	br	4110aaec <__reset+0xbb0eaaec>
4110acb4:	00c03f84 	movi	r3,254
4110acb8:	01401f84 	movi	r5,126
4110acbc:	003f8b06 	br	4110aaec <__reset+0xbb0eaaec>
4110acc0:	10c00054 	ori	r3,r2,1
4110acc4:	30c00115 	stw	r3,4(r6)
4110acc8:	308d883a 	add	r6,r6,r2
4110accc:	30800015 	stw	r2,0(r6)
4110acd0:	003f7806 	br	4110aab4 <__reset+0xbb0eaab4>

4110acd4 <__sfvwrite_r>:
4110acd4:	30800217 	ldw	r2,8(r6)
4110acd8:	10006726 	beq	r2,zero,4110ae78 <__sfvwrite_r+0x1a4>
4110acdc:	28c0030b 	ldhu	r3,12(r5)
4110ace0:	defff404 	addi	sp,sp,-48
4110ace4:	dd400715 	stw	r21,28(sp)
4110ace8:	dd000615 	stw	r20,24(sp)
4110acec:	dc000215 	stw	r16,8(sp)
4110acf0:	dfc00b15 	stw	ra,44(sp)
4110acf4:	df000a15 	stw	fp,40(sp)
4110acf8:	ddc00915 	stw	r23,36(sp)
4110acfc:	dd800815 	stw	r22,32(sp)
4110ad00:	dcc00515 	stw	r19,20(sp)
4110ad04:	dc800415 	stw	r18,16(sp)
4110ad08:	dc400315 	stw	r17,12(sp)
4110ad0c:	1880020c 	andi	r2,r3,8
4110ad10:	2821883a 	mov	r16,r5
4110ad14:	202b883a 	mov	r21,r4
4110ad18:	3029883a 	mov	r20,r6
4110ad1c:	10002726 	beq	r2,zero,4110adbc <__sfvwrite_r+0xe8>
4110ad20:	28800417 	ldw	r2,16(r5)
4110ad24:	10002526 	beq	r2,zero,4110adbc <__sfvwrite_r+0xe8>
4110ad28:	1880008c 	andi	r2,r3,2
4110ad2c:	a4400017 	ldw	r17,0(r20)
4110ad30:	10002a26 	beq	r2,zero,4110addc <__sfvwrite_r+0x108>
4110ad34:	05a00034 	movhi	r22,32768
4110ad38:	0027883a 	mov	r19,zero
4110ad3c:	0025883a 	mov	r18,zero
4110ad40:	b5bf0004 	addi	r22,r22,-1024
4110ad44:	980d883a 	mov	r6,r19
4110ad48:	a809883a 	mov	r4,r21
4110ad4c:	90004626 	beq	r18,zero,4110ae68 <__sfvwrite_r+0x194>
4110ad50:	900f883a 	mov	r7,r18
4110ad54:	b480022e 	bgeu	r22,r18,4110ad60 <__sfvwrite_r+0x8c>
4110ad58:	01e00034 	movhi	r7,32768
4110ad5c:	39ff0004 	addi	r7,r7,-1024
4110ad60:	80800917 	ldw	r2,36(r16)
4110ad64:	81400717 	ldw	r5,28(r16)
4110ad68:	103ee83a 	callr	r2
4110ad6c:	0080570e 	bge	zero,r2,4110aecc <__sfvwrite_r+0x1f8>
4110ad70:	a0c00217 	ldw	r3,8(r20)
4110ad74:	98a7883a 	add	r19,r19,r2
4110ad78:	90a5c83a 	sub	r18,r18,r2
4110ad7c:	1885c83a 	sub	r2,r3,r2
4110ad80:	a0800215 	stw	r2,8(r20)
4110ad84:	103fef1e 	bne	r2,zero,4110ad44 <__reset+0xbb0ead44>
4110ad88:	0005883a 	mov	r2,zero
4110ad8c:	dfc00b17 	ldw	ra,44(sp)
4110ad90:	df000a17 	ldw	fp,40(sp)
4110ad94:	ddc00917 	ldw	r23,36(sp)
4110ad98:	dd800817 	ldw	r22,32(sp)
4110ad9c:	dd400717 	ldw	r21,28(sp)
4110ada0:	dd000617 	ldw	r20,24(sp)
4110ada4:	dcc00517 	ldw	r19,20(sp)
4110ada8:	dc800417 	ldw	r18,16(sp)
4110adac:	dc400317 	ldw	r17,12(sp)
4110adb0:	dc000217 	ldw	r16,8(sp)
4110adb4:	dec00c04 	addi	sp,sp,48
4110adb8:	f800283a 	ret
4110adbc:	800b883a 	mov	r5,r16
4110adc0:	a809883a 	mov	r4,r21
4110adc4:	110887c0 	call	4110887c <__swsetup_r>
4110adc8:	1000eb1e 	bne	r2,zero,4110b178 <__sfvwrite_r+0x4a4>
4110adcc:	80c0030b 	ldhu	r3,12(r16)
4110add0:	a4400017 	ldw	r17,0(r20)
4110add4:	1880008c 	andi	r2,r3,2
4110add8:	103fd61e 	bne	r2,zero,4110ad34 <__reset+0xbb0ead34>
4110addc:	1880004c 	andi	r2,r3,1
4110ade0:	10003f1e 	bne	r2,zero,4110aee0 <__sfvwrite_r+0x20c>
4110ade4:	0039883a 	mov	fp,zero
4110ade8:	0025883a 	mov	r18,zero
4110adec:	90001a26 	beq	r18,zero,4110ae58 <__sfvwrite_r+0x184>
4110adf0:	1880800c 	andi	r2,r3,512
4110adf4:	84c00217 	ldw	r19,8(r16)
4110adf8:	10002126 	beq	r2,zero,4110ae80 <__sfvwrite_r+0x1ac>
4110adfc:	982f883a 	mov	r23,r19
4110ae00:	94c09336 	bltu	r18,r19,4110b050 <__sfvwrite_r+0x37c>
4110ae04:	1881200c 	andi	r2,r3,1152
4110ae08:	10009e1e 	bne	r2,zero,4110b084 <__sfvwrite_r+0x3b0>
4110ae0c:	81000017 	ldw	r4,0(r16)
4110ae10:	b80d883a 	mov	r6,r23
4110ae14:	e00b883a 	mov	r5,fp
4110ae18:	110bea00 	call	4110bea0 <memmove>
4110ae1c:	80c00217 	ldw	r3,8(r16)
4110ae20:	81000017 	ldw	r4,0(r16)
4110ae24:	9005883a 	mov	r2,r18
4110ae28:	1ce7c83a 	sub	r19,r3,r19
4110ae2c:	25cf883a 	add	r7,r4,r23
4110ae30:	84c00215 	stw	r19,8(r16)
4110ae34:	81c00015 	stw	r7,0(r16)
4110ae38:	a0c00217 	ldw	r3,8(r20)
4110ae3c:	e0b9883a 	add	fp,fp,r2
4110ae40:	90a5c83a 	sub	r18,r18,r2
4110ae44:	18a7c83a 	sub	r19,r3,r2
4110ae48:	a4c00215 	stw	r19,8(r20)
4110ae4c:	983fce26 	beq	r19,zero,4110ad88 <__reset+0xbb0ead88>
4110ae50:	80c0030b 	ldhu	r3,12(r16)
4110ae54:	903fe61e 	bne	r18,zero,4110adf0 <__reset+0xbb0eadf0>
4110ae58:	8f000017 	ldw	fp,0(r17)
4110ae5c:	8c800117 	ldw	r18,4(r17)
4110ae60:	8c400204 	addi	r17,r17,8
4110ae64:	003fe106 	br	4110adec <__reset+0xbb0eadec>
4110ae68:	8cc00017 	ldw	r19,0(r17)
4110ae6c:	8c800117 	ldw	r18,4(r17)
4110ae70:	8c400204 	addi	r17,r17,8
4110ae74:	003fb306 	br	4110ad44 <__reset+0xbb0ead44>
4110ae78:	0005883a 	mov	r2,zero
4110ae7c:	f800283a 	ret
4110ae80:	81000017 	ldw	r4,0(r16)
4110ae84:	80800417 	ldw	r2,16(r16)
4110ae88:	11005736 	bltu	r2,r4,4110afe8 <__sfvwrite_r+0x314>
4110ae8c:	85c00517 	ldw	r23,20(r16)
4110ae90:	95c05536 	bltu	r18,r23,4110afe8 <__sfvwrite_r+0x314>
4110ae94:	00a00034 	movhi	r2,32768
4110ae98:	10bfffc4 	addi	r2,r2,-1
4110ae9c:	9009883a 	mov	r4,r18
4110aea0:	1480012e 	bgeu	r2,r18,4110aea8 <__sfvwrite_r+0x1d4>
4110aea4:	1009883a 	mov	r4,r2
4110aea8:	b80b883a 	mov	r5,r23
4110aeac:	11104f80 	call	411104f8 <__divsi3>
4110aeb0:	15cf383a 	mul	r7,r2,r23
4110aeb4:	81400717 	ldw	r5,28(r16)
4110aeb8:	80800917 	ldw	r2,36(r16)
4110aebc:	e00d883a 	mov	r6,fp
4110aec0:	a809883a 	mov	r4,r21
4110aec4:	103ee83a 	callr	r2
4110aec8:	00bfdb16 	blt	zero,r2,4110ae38 <__reset+0xbb0eae38>
4110aecc:	8080030b 	ldhu	r2,12(r16)
4110aed0:	10801014 	ori	r2,r2,64
4110aed4:	8080030d 	sth	r2,12(r16)
4110aed8:	00bfffc4 	movi	r2,-1
4110aedc:	003fab06 	br	4110ad8c <__reset+0xbb0ead8c>
4110aee0:	0027883a 	mov	r19,zero
4110aee4:	0011883a 	mov	r8,zero
4110aee8:	0039883a 	mov	fp,zero
4110aeec:	0025883a 	mov	r18,zero
4110aef0:	90001f26 	beq	r18,zero,4110af70 <__sfvwrite_r+0x29c>
4110aef4:	40005a26 	beq	r8,zero,4110b060 <__sfvwrite_r+0x38c>
4110aef8:	982d883a 	mov	r22,r19
4110aefc:	94c0012e 	bgeu	r18,r19,4110af04 <__sfvwrite_r+0x230>
4110af00:	902d883a 	mov	r22,r18
4110af04:	81000017 	ldw	r4,0(r16)
4110af08:	80800417 	ldw	r2,16(r16)
4110af0c:	b02f883a 	mov	r23,r22
4110af10:	81c00517 	ldw	r7,20(r16)
4110af14:	1100032e 	bgeu	r2,r4,4110af24 <__sfvwrite_r+0x250>
4110af18:	80c00217 	ldw	r3,8(r16)
4110af1c:	38c7883a 	add	r3,r7,r3
4110af20:	1d801816 	blt	r3,r22,4110af84 <__sfvwrite_r+0x2b0>
4110af24:	b1c03e16 	blt	r22,r7,4110b020 <__sfvwrite_r+0x34c>
4110af28:	80800917 	ldw	r2,36(r16)
4110af2c:	81400717 	ldw	r5,28(r16)
4110af30:	e00d883a 	mov	r6,fp
4110af34:	da000115 	stw	r8,4(sp)
4110af38:	a809883a 	mov	r4,r21
4110af3c:	103ee83a 	callr	r2
4110af40:	102f883a 	mov	r23,r2
4110af44:	da000117 	ldw	r8,4(sp)
4110af48:	00bfe00e 	bge	zero,r2,4110aecc <__reset+0xbb0eaecc>
4110af4c:	9de7c83a 	sub	r19,r19,r23
4110af50:	98001f26 	beq	r19,zero,4110afd0 <__sfvwrite_r+0x2fc>
4110af54:	a0800217 	ldw	r2,8(r20)
4110af58:	e5f9883a 	add	fp,fp,r23
4110af5c:	95e5c83a 	sub	r18,r18,r23
4110af60:	15efc83a 	sub	r23,r2,r23
4110af64:	a5c00215 	stw	r23,8(r20)
4110af68:	b83f8726 	beq	r23,zero,4110ad88 <__reset+0xbb0ead88>
4110af6c:	903fe11e 	bne	r18,zero,4110aef4 <__reset+0xbb0eaef4>
4110af70:	8f000017 	ldw	fp,0(r17)
4110af74:	8c800117 	ldw	r18,4(r17)
4110af78:	0011883a 	mov	r8,zero
4110af7c:	8c400204 	addi	r17,r17,8
4110af80:	003fdb06 	br	4110aef0 <__reset+0xbb0eaef0>
4110af84:	180d883a 	mov	r6,r3
4110af88:	e00b883a 	mov	r5,fp
4110af8c:	da000115 	stw	r8,4(sp)
4110af90:	d8c00015 	stw	r3,0(sp)
4110af94:	110bea00 	call	4110bea0 <memmove>
4110af98:	d8c00017 	ldw	r3,0(sp)
4110af9c:	80800017 	ldw	r2,0(r16)
4110afa0:	800b883a 	mov	r5,r16
4110afa4:	a809883a 	mov	r4,r21
4110afa8:	10c5883a 	add	r2,r2,r3
4110afac:	80800015 	stw	r2,0(r16)
4110afb0:	d8c00015 	stw	r3,0(sp)
4110afb4:	110a4740 	call	4110a474 <_fflush_r>
4110afb8:	d8c00017 	ldw	r3,0(sp)
4110afbc:	da000117 	ldw	r8,4(sp)
4110afc0:	103fc21e 	bne	r2,zero,4110aecc <__reset+0xbb0eaecc>
4110afc4:	182f883a 	mov	r23,r3
4110afc8:	9de7c83a 	sub	r19,r19,r23
4110afcc:	983fe11e 	bne	r19,zero,4110af54 <__reset+0xbb0eaf54>
4110afd0:	800b883a 	mov	r5,r16
4110afd4:	a809883a 	mov	r4,r21
4110afd8:	110a4740 	call	4110a474 <_fflush_r>
4110afdc:	103fbb1e 	bne	r2,zero,4110aecc <__reset+0xbb0eaecc>
4110afe0:	0011883a 	mov	r8,zero
4110afe4:	003fdb06 	br	4110af54 <__reset+0xbb0eaf54>
4110afe8:	94c0012e 	bgeu	r18,r19,4110aff0 <__sfvwrite_r+0x31c>
4110afec:	9027883a 	mov	r19,r18
4110aff0:	980d883a 	mov	r6,r19
4110aff4:	e00b883a 	mov	r5,fp
4110aff8:	110bea00 	call	4110bea0 <memmove>
4110affc:	80800217 	ldw	r2,8(r16)
4110b000:	80c00017 	ldw	r3,0(r16)
4110b004:	14c5c83a 	sub	r2,r2,r19
4110b008:	1cc7883a 	add	r3,r3,r19
4110b00c:	80800215 	stw	r2,8(r16)
4110b010:	80c00015 	stw	r3,0(r16)
4110b014:	10004326 	beq	r2,zero,4110b124 <__sfvwrite_r+0x450>
4110b018:	9805883a 	mov	r2,r19
4110b01c:	003f8606 	br	4110ae38 <__reset+0xbb0eae38>
4110b020:	b00d883a 	mov	r6,r22
4110b024:	e00b883a 	mov	r5,fp
4110b028:	da000115 	stw	r8,4(sp)
4110b02c:	110bea00 	call	4110bea0 <memmove>
4110b030:	80800217 	ldw	r2,8(r16)
4110b034:	80c00017 	ldw	r3,0(r16)
4110b038:	da000117 	ldw	r8,4(sp)
4110b03c:	1585c83a 	sub	r2,r2,r22
4110b040:	1dad883a 	add	r22,r3,r22
4110b044:	80800215 	stw	r2,8(r16)
4110b048:	85800015 	stw	r22,0(r16)
4110b04c:	003fbf06 	br	4110af4c <__reset+0xbb0eaf4c>
4110b050:	81000017 	ldw	r4,0(r16)
4110b054:	9027883a 	mov	r19,r18
4110b058:	902f883a 	mov	r23,r18
4110b05c:	003f6c06 	br	4110ae10 <__reset+0xbb0eae10>
4110b060:	900d883a 	mov	r6,r18
4110b064:	01400284 	movi	r5,10
4110b068:	e009883a 	mov	r4,fp
4110b06c:	110bdbc0 	call	4110bdbc <memchr>
4110b070:	10003e26 	beq	r2,zero,4110b16c <__sfvwrite_r+0x498>
4110b074:	10800044 	addi	r2,r2,1
4110b078:	1727c83a 	sub	r19,r2,fp
4110b07c:	02000044 	movi	r8,1
4110b080:	003f9d06 	br	4110aef8 <__reset+0xbb0eaef8>
4110b084:	80800517 	ldw	r2,20(r16)
4110b088:	81400417 	ldw	r5,16(r16)
4110b08c:	81c00017 	ldw	r7,0(r16)
4110b090:	10a7883a 	add	r19,r2,r2
4110b094:	9885883a 	add	r2,r19,r2
4110b098:	1026d7fa 	srli	r19,r2,31
4110b09c:	396dc83a 	sub	r22,r7,r5
4110b0a0:	b1000044 	addi	r4,r22,1
4110b0a4:	9885883a 	add	r2,r19,r2
4110b0a8:	1027d07a 	srai	r19,r2,1
4110b0ac:	2485883a 	add	r2,r4,r18
4110b0b0:	980d883a 	mov	r6,r19
4110b0b4:	9880022e 	bgeu	r19,r2,4110b0c0 <__sfvwrite_r+0x3ec>
4110b0b8:	1027883a 	mov	r19,r2
4110b0bc:	100d883a 	mov	r6,r2
4110b0c0:	18c1000c 	andi	r3,r3,1024
4110b0c4:	18001c26 	beq	r3,zero,4110b138 <__sfvwrite_r+0x464>
4110b0c8:	300b883a 	mov	r5,r6
4110b0cc:	a809883a 	mov	r4,r21
4110b0d0:	110b5b00 	call	4110b5b0 <_malloc_r>
4110b0d4:	102f883a 	mov	r23,r2
4110b0d8:	10002926 	beq	r2,zero,4110b180 <__sfvwrite_r+0x4ac>
4110b0dc:	81400417 	ldw	r5,16(r16)
4110b0e0:	b00d883a 	mov	r6,r22
4110b0e4:	1009883a 	mov	r4,r2
4110b0e8:	110626c0 	call	4110626c <memcpy>
4110b0ec:	8080030b 	ldhu	r2,12(r16)
4110b0f0:	00fedfc4 	movi	r3,-1153
4110b0f4:	10c4703a 	and	r2,r2,r3
4110b0f8:	10802014 	ori	r2,r2,128
4110b0fc:	8080030d 	sth	r2,12(r16)
4110b100:	bd89883a 	add	r4,r23,r22
4110b104:	9d8fc83a 	sub	r7,r19,r22
4110b108:	85c00415 	stw	r23,16(r16)
4110b10c:	84c00515 	stw	r19,20(r16)
4110b110:	81000015 	stw	r4,0(r16)
4110b114:	9027883a 	mov	r19,r18
4110b118:	81c00215 	stw	r7,8(r16)
4110b11c:	902f883a 	mov	r23,r18
4110b120:	003f3b06 	br	4110ae10 <__reset+0xbb0eae10>
4110b124:	800b883a 	mov	r5,r16
4110b128:	a809883a 	mov	r4,r21
4110b12c:	110a4740 	call	4110a474 <_fflush_r>
4110b130:	103fb926 	beq	r2,zero,4110b018 <__reset+0xbb0eb018>
4110b134:	003f6506 	br	4110aecc <__reset+0xbb0eaecc>
4110b138:	a809883a 	mov	r4,r21
4110b13c:	110d2880 	call	4110d288 <_realloc_r>
4110b140:	102f883a 	mov	r23,r2
4110b144:	103fee1e 	bne	r2,zero,4110b100 <__reset+0xbb0eb100>
4110b148:	81400417 	ldw	r5,16(r16)
4110b14c:	a809883a 	mov	r4,r21
4110b150:	110a9c40 	call	4110a9c4 <_free_r>
4110b154:	8080030b 	ldhu	r2,12(r16)
4110b158:	00ffdfc4 	movi	r3,-129
4110b15c:	1884703a 	and	r2,r3,r2
4110b160:	00c00304 	movi	r3,12
4110b164:	a8c00015 	stw	r3,0(r21)
4110b168:	003f5906 	br	4110aed0 <__reset+0xbb0eaed0>
4110b16c:	94c00044 	addi	r19,r18,1
4110b170:	02000044 	movi	r8,1
4110b174:	003f6006 	br	4110aef8 <__reset+0xbb0eaef8>
4110b178:	00bfffc4 	movi	r2,-1
4110b17c:	003f0306 	br	4110ad8c <__reset+0xbb0ead8c>
4110b180:	00800304 	movi	r2,12
4110b184:	a8800015 	stw	r2,0(r21)
4110b188:	8080030b 	ldhu	r2,12(r16)
4110b18c:	003f5006 	br	4110aed0 <__reset+0xbb0eaed0>

4110b190 <_fwalk>:
4110b190:	defff704 	addi	sp,sp,-36
4110b194:	dd000415 	stw	r20,16(sp)
4110b198:	dfc00815 	stw	ra,32(sp)
4110b19c:	ddc00715 	stw	r23,28(sp)
4110b1a0:	dd800615 	stw	r22,24(sp)
4110b1a4:	dd400515 	stw	r21,20(sp)
4110b1a8:	dcc00315 	stw	r19,12(sp)
4110b1ac:	dc800215 	stw	r18,8(sp)
4110b1b0:	dc400115 	stw	r17,4(sp)
4110b1b4:	dc000015 	stw	r16,0(sp)
4110b1b8:	2500b804 	addi	r20,r4,736
4110b1bc:	a0002326 	beq	r20,zero,4110b24c <_fwalk+0xbc>
4110b1c0:	282b883a 	mov	r21,r5
4110b1c4:	002f883a 	mov	r23,zero
4110b1c8:	05800044 	movi	r22,1
4110b1cc:	04ffffc4 	movi	r19,-1
4110b1d0:	a4400117 	ldw	r17,4(r20)
4110b1d4:	a4800217 	ldw	r18,8(r20)
4110b1d8:	8c7fffc4 	addi	r17,r17,-1
4110b1dc:	88000d16 	blt	r17,zero,4110b214 <_fwalk+0x84>
4110b1e0:	94000304 	addi	r16,r18,12
4110b1e4:	94800384 	addi	r18,r18,14
4110b1e8:	8080000b 	ldhu	r2,0(r16)
4110b1ec:	8c7fffc4 	addi	r17,r17,-1
4110b1f0:	813ffd04 	addi	r4,r16,-12
4110b1f4:	b080042e 	bgeu	r22,r2,4110b208 <_fwalk+0x78>
4110b1f8:	9080000f 	ldh	r2,0(r18)
4110b1fc:	14c00226 	beq	r2,r19,4110b208 <_fwalk+0x78>
4110b200:	a83ee83a 	callr	r21
4110b204:	b8aeb03a 	or	r23,r23,r2
4110b208:	84001a04 	addi	r16,r16,104
4110b20c:	94801a04 	addi	r18,r18,104
4110b210:	8cfff51e 	bne	r17,r19,4110b1e8 <__reset+0xbb0eb1e8>
4110b214:	a5000017 	ldw	r20,0(r20)
4110b218:	a03fed1e 	bne	r20,zero,4110b1d0 <__reset+0xbb0eb1d0>
4110b21c:	b805883a 	mov	r2,r23
4110b220:	dfc00817 	ldw	ra,32(sp)
4110b224:	ddc00717 	ldw	r23,28(sp)
4110b228:	dd800617 	ldw	r22,24(sp)
4110b22c:	dd400517 	ldw	r21,20(sp)
4110b230:	dd000417 	ldw	r20,16(sp)
4110b234:	dcc00317 	ldw	r19,12(sp)
4110b238:	dc800217 	ldw	r18,8(sp)
4110b23c:	dc400117 	ldw	r17,4(sp)
4110b240:	dc000017 	ldw	r16,0(sp)
4110b244:	dec00904 	addi	sp,sp,36
4110b248:	f800283a 	ret
4110b24c:	002f883a 	mov	r23,zero
4110b250:	003ff206 	br	4110b21c <__reset+0xbb0eb21c>

4110b254 <_fwalk_reent>:
4110b254:	defff704 	addi	sp,sp,-36
4110b258:	dd000415 	stw	r20,16(sp)
4110b25c:	dfc00815 	stw	ra,32(sp)
4110b260:	ddc00715 	stw	r23,28(sp)
4110b264:	dd800615 	stw	r22,24(sp)
4110b268:	dd400515 	stw	r21,20(sp)
4110b26c:	dcc00315 	stw	r19,12(sp)
4110b270:	dc800215 	stw	r18,8(sp)
4110b274:	dc400115 	stw	r17,4(sp)
4110b278:	dc000015 	stw	r16,0(sp)
4110b27c:	2500b804 	addi	r20,r4,736
4110b280:	a0002326 	beq	r20,zero,4110b310 <_fwalk_reent+0xbc>
4110b284:	282b883a 	mov	r21,r5
4110b288:	2027883a 	mov	r19,r4
4110b28c:	002f883a 	mov	r23,zero
4110b290:	05800044 	movi	r22,1
4110b294:	04bfffc4 	movi	r18,-1
4110b298:	a4400117 	ldw	r17,4(r20)
4110b29c:	a4000217 	ldw	r16,8(r20)
4110b2a0:	8c7fffc4 	addi	r17,r17,-1
4110b2a4:	88000c16 	blt	r17,zero,4110b2d8 <_fwalk_reent+0x84>
4110b2a8:	84000304 	addi	r16,r16,12
4110b2ac:	8080000b 	ldhu	r2,0(r16)
4110b2b0:	8c7fffc4 	addi	r17,r17,-1
4110b2b4:	817ffd04 	addi	r5,r16,-12
4110b2b8:	b080052e 	bgeu	r22,r2,4110b2d0 <_fwalk_reent+0x7c>
4110b2bc:	8080008f 	ldh	r2,2(r16)
4110b2c0:	9809883a 	mov	r4,r19
4110b2c4:	14800226 	beq	r2,r18,4110b2d0 <_fwalk_reent+0x7c>
4110b2c8:	a83ee83a 	callr	r21
4110b2cc:	b8aeb03a 	or	r23,r23,r2
4110b2d0:	84001a04 	addi	r16,r16,104
4110b2d4:	8cbff51e 	bne	r17,r18,4110b2ac <__reset+0xbb0eb2ac>
4110b2d8:	a5000017 	ldw	r20,0(r20)
4110b2dc:	a03fee1e 	bne	r20,zero,4110b298 <__reset+0xbb0eb298>
4110b2e0:	b805883a 	mov	r2,r23
4110b2e4:	dfc00817 	ldw	ra,32(sp)
4110b2e8:	ddc00717 	ldw	r23,28(sp)
4110b2ec:	dd800617 	ldw	r22,24(sp)
4110b2f0:	dd400517 	ldw	r21,20(sp)
4110b2f4:	dd000417 	ldw	r20,16(sp)
4110b2f8:	dcc00317 	ldw	r19,12(sp)
4110b2fc:	dc800217 	ldw	r18,8(sp)
4110b300:	dc400117 	ldw	r17,4(sp)
4110b304:	dc000017 	ldw	r16,0(sp)
4110b308:	dec00904 	addi	sp,sp,36
4110b30c:	f800283a 	ret
4110b310:	002f883a 	mov	r23,zero
4110b314:	003ff206 	br	4110b2e0 <__reset+0xbb0eb2e0>

4110b318 <_setlocale_r>:
4110b318:	30001b26 	beq	r6,zero,4110b388 <_setlocale_r+0x70>
4110b31c:	015044b4 	movhi	r5,16658
4110b320:	defffe04 	addi	sp,sp,-8
4110b324:	29636904 	addi	r5,r5,-29276
4110b328:	3009883a 	mov	r4,r6
4110b32c:	dc000015 	stw	r16,0(sp)
4110b330:	dfc00115 	stw	ra,4(sp)
4110b334:	3021883a 	mov	r16,r6
4110b338:	110d9f00 	call	4110d9f0 <strcmp>
4110b33c:	1000061e 	bne	r2,zero,4110b358 <_setlocale_r+0x40>
4110b340:	009044b4 	movhi	r2,16658
4110b344:	10a36804 	addi	r2,r2,-29280
4110b348:	dfc00117 	ldw	ra,4(sp)
4110b34c:	dc000017 	ldw	r16,0(sp)
4110b350:	dec00204 	addi	sp,sp,8
4110b354:	f800283a 	ret
4110b358:	015044b4 	movhi	r5,16658
4110b35c:	29636804 	addi	r5,r5,-29280
4110b360:	8009883a 	mov	r4,r16
4110b364:	110d9f00 	call	4110d9f0 <strcmp>
4110b368:	103ff526 	beq	r2,zero,4110b340 <__reset+0xbb0eb340>
4110b36c:	015044b4 	movhi	r5,16658
4110b370:	29635304 	addi	r5,r5,-29364
4110b374:	8009883a 	mov	r4,r16
4110b378:	110d9f00 	call	4110d9f0 <strcmp>
4110b37c:	103ff026 	beq	r2,zero,4110b340 <__reset+0xbb0eb340>
4110b380:	0005883a 	mov	r2,zero
4110b384:	003ff006 	br	4110b348 <__reset+0xbb0eb348>
4110b388:	009044b4 	movhi	r2,16658
4110b38c:	10a36804 	addi	r2,r2,-29280
4110b390:	f800283a 	ret

4110b394 <__locale_charset>:
4110b394:	009044b4 	movhi	r2,16658
4110b398:	10a56e04 	addi	r2,r2,-27208
4110b39c:	f800283a 	ret

4110b3a0 <__locale_mb_cur_max>:
4110b3a0:	009044b4 	movhi	r2,16658
4110b3a4:	10ab5204 	addi	r2,r2,-21176
4110b3a8:	10800017 	ldw	r2,0(r2)
4110b3ac:	f800283a 	ret

4110b3b0 <__locale_msgcharset>:
4110b3b0:	009044b4 	movhi	r2,16658
4110b3b4:	10a56604 	addi	r2,r2,-27240
4110b3b8:	f800283a 	ret

4110b3bc <__locale_cjk_lang>:
4110b3bc:	0005883a 	mov	r2,zero
4110b3c0:	f800283a 	ret

4110b3c4 <_localeconv_r>:
4110b3c4:	009044b4 	movhi	r2,16658
4110b3c8:	10a57604 	addi	r2,r2,-27176
4110b3cc:	f800283a 	ret

4110b3d0 <setlocale>:
4110b3d0:	009044b4 	movhi	r2,16658
4110b3d4:	10ab5104 	addi	r2,r2,-21180
4110b3d8:	280d883a 	mov	r6,r5
4110b3dc:	200b883a 	mov	r5,r4
4110b3e0:	11000017 	ldw	r4,0(r2)
4110b3e4:	110b3181 	jmpi	4110b318 <_setlocale_r>

4110b3e8 <localeconv>:
4110b3e8:	009044b4 	movhi	r2,16658
4110b3ec:	10a57604 	addi	r2,r2,-27176
4110b3f0:	f800283a 	ret

4110b3f4 <__smakebuf_r>:
4110b3f4:	2880030b 	ldhu	r2,12(r5)
4110b3f8:	10c0008c 	andi	r3,r2,2
4110b3fc:	1800411e 	bne	r3,zero,4110b504 <__smakebuf_r+0x110>
4110b400:	deffec04 	addi	sp,sp,-80
4110b404:	dc000f15 	stw	r16,60(sp)
4110b408:	2821883a 	mov	r16,r5
4110b40c:	2940038f 	ldh	r5,14(r5)
4110b410:	dc401015 	stw	r17,64(sp)
4110b414:	dfc01315 	stw	ra,76(sp)
4110b418:	dcc01215 	stw	r19,72(sp)
4110b41c:	dc801115 	stw	r18,68(sp)
4110b420:	2023883a 	mov	r17,r4
4110b424:	28001c16 	blt	r5,zero,4110b498 <__smakebuf_r+0xa4>
4110b428:	d80d883a 	mov	r6,sp
4110b42c:	110f6f00 	call	4110f6f0 <_fstat_r>
4110b430:	10001816 	blt	r2,zero,4110b494 <__smakebuf_r+0xa0>
4110b434:	d8800117 	ldw	r2,4(sp)
4110b438:	00e00014 	movui	r3,32768
4110b43c:	10bc000c 	andi	r2,r2,61440
4110b440:	14c80020 	cmpeqi	r19,r2,8192
4110b444:	10c03726 	beq	r2,r3,4110b524 <__smakebuf_r+0x130>
4110b448:	80c0030b 	ldhu	r3,12(r16)
4110b44c:	18c20014 	ori	r3,r3,2048
4110b450:	80c0030d 	sth	r3,12(r16)
4110b454:	00c80004 	movi	r3,8192
4110b458:	10c0521e 	bne	r2,r3,4110b5a4 <__smakebuf_r+0x1b0>
4110b45c:	8140038f 	ldh	r5,14(r16)
4110b460:	8809883a 	mov	r4,r17
4110b464:	110f74c0 	call	4110f74c <_isatty_r>
4110b468:	10004c26 	beq	r2,zero,4110b59c <__smakebuf_r+0x1a8>
4110b46c:	8080030b 	ldhu	r2,12(r16)
4110b470:	80c010c4 	addi	r3,r16,67
4110b474:	80c00015 	stw	r3,0(r16)
4110b478:	10800054 	ori	r2,r2,1
4110b47c:	8080030d 	sth	r2,12(r16)
4110b480:	00800044 	movi	r2,1
4110b484:	80c00415 	stw	r3,16(r16)
4110b488:	80800515 	stw	r2,20(r16)
4110b48c:	04810004 	movi	r18,1024
4110b490:	00000706 	br	4110b4b0 <__smakebuf_r+0xbc>
4110b494:	8080030b 	ldhu	r2,12(r16)
4110b498:	10c0200c 	andi	r3,r2,128
4110b49c:	18001f1e 	bne	r3,zero,4110b51c <__smakebuf_r+0x128>
4110b4a0:	04810004 	movi	r18,1024
4110b4a4:	10820014 	ori	r2,r2,2048
4110b4a8:	8080030d 	sth	r2,12(r16)
4110b4ac:	0027883a 	mov	r19,zero
4110b4b0:	900b883a 	mov	r5,r18
4110b4b4:	8809883a 	mov	r4,r17
4110b4b8:	110b5b00 	call	4110b5b0 <_malloc_r>
4110b4bc:	10002c26 	beq	r2,zero,4110b570 <__smakebuf_r+0x17c>
4110b4c0:	80c0030b 	ldhu	r3,12(r16)
4110b4c4:	01104474 	movhi	r4,16657
4110b4c8:	21294204 	addi	r4,r4,-23288
4110b4cc:	89000f15 	stw	r4,60(r17)
4110b4d0:	18c02014 	ori	r3,r3,128
4110b4d4:	80c0030d 	sth	r3,12(r16)
4110b4d8:	80800015 	stw	r2,0(r16)
4110b4dc:	80800415 	stw	r2,16(r16)
4110b4e0:	84800515 	stw	r18,20(r16)
4110b4e4:	98001a1e 	bne	r19,zero,4110b550 <__smakebuf_r+0x15c>
4110b4e8:	dfc01317 	ldw	ra,76(sp)
4110b4ec:	dcc01217 	ldw	r19,72(sp)
4110b4f0:	dc801117 	ldw	r18,68(sp)
4110b4f4:	dc401017 	ldw	r17,64(sp)
4110b4f8:	dc000f17 	ldw	r16,60(sp)
4110b4fc:	dec01404 	addi	sp,sp,80
4110b500:	f800283a 	ret
4110b504:	288010c4 	addi	r2,r5,67
4110b508:	28800015 	stw	r2,0(r5)
4110b50c:	28800415 	stw	r2,16(r5)
4110b510:	00800044 	movi	r2,1
4110b514:	28800515 	stw	r2,20(r5)
4110b518:	f800283a 	ret
4110b51c:	04801004 	movi	r18,64
4110b520:	003fe006 	br	4110b4a4 <__reset+0xbb0eb4a4>
4110b524:	81000a17 	ldw	r4,40(r16)
4110b528:	00d04474 	movhi	r3,16657
4110b52c:	18f66304 	addi	r3,r3,-9844
4110b530:	20ffc51e 	bne	r4,r3,4110b448 <__reset+0xbb0eb448>
4110b534:	8080030b 	ldhu	r2,12(r16)
4110b538:	04810004 	movi	r18,1024
4110b53c:	84801315 	stw	r18,76(r16)
4110b540:	1484b03a 	or	r2,r2,r18
4110b544:	8080030d 	sth	r2,12(r16)
4110b548:	0027883a 	mov	r19,zero
4110b54c:	003fd806 	br	4110b4b0 <__reset+0xbb0eb4b0>
4110b550:	8140038f 	ldh	r5,14(r16)
4110b554:	8809883a 	mov	r4,r17
4110b558:	110f74c0 	call	4110f74c <_isatty_r>
4110b55c:	103fe226 	beq	r2,zero,4110b4e8 <__reset+0xbb0eb4e8>
4110b560:	8080030b 	ldhu	r2,12(r16)
4110b564:	10800054 	ori	r2,r2,1
4110b568:	8080030d 	sth	r2,12(r16)
4110b56c:	003fde06 	br	4110b4e8 <__reset+0xbb0eb4e8>
4110b570:	8080030b 	ldhu	r2,12(r16)
4110b574:	10c0800c 	andi	r3,r2,512
4110b578:	183fdb1e 	bne	r3,zero,4110b4e8 <__reset+0xbb0eb4e8>
4110b57c:	10800094 	ori	r2,r2,2
4110b580:	80c010c4 	addi	r3,r16,67
4110b584:	8080030d 	sth	r2,12(r16)
4110b588:	00800044 	movi	r2,1
4110b58c:	80c00015 	stw	r3,0(r16)
4110b590:	80c00415 	stw	r3,16(r16)
4110b594:	80800515 	stw	r2,20(r16)
4110b598:	003fd306 	br	4110b4e8 <__reset+0xbb0eb4e8>
4110b59c:	04810004 	movi	r18,1024
4110b5a0:	003fc306 	br	4110b4b0 <__reset+0xbb0eb4b0>
4110b5a4:	0027883a 	mov	r19,zero
4110b5a8:	04810004 	movi	r18,1024
4110b5ac:	003fc006 	br	4110b4b0 <__reset+0xbb0eb4b0>

4110b5b0 <_malloc_r>:
4110b5b0:	defff504 	addi	sp,sp,-44
4110b5b4:	dc800315 	stw	r18,12(sp)
4110b5b8:	dfc00a15 	stw	ra,40(sp)
4110b5bc:	df000915 	stw	fp,36(sp)
4110b5c0:	ddc00815 	stw	r23,32(sp)
4110b5c4:	dd800715 	stw	r22,28(sp)
4110b5c8:	dd400615 	stw	r21,24(sp)
4110b5cc:	dd000515 	stw	r20,20(sp)
4110b5d0:	dcc00415 	stw	r19,16(sp)
4110b5d4:	dc400215 	stw	r17,8(sp)
4110b5d8:	dc000115 	stw	r16,4(sp)
4110b5dc:	288002c4 	addi	r2,r5,11
4110b5e0:	00c00584 	movi	r3,22
4110b5e4:	2025883a 	mov	r18,r4
4110b5e8:	18807f2e 	bgeu	r3,r2,4110b7e8 <_malloc_r+0x238>
4110b5ec:	047ffe04 	movi	r17,-8
4110b5f0:	1462703a 	and	r17,r2,r17
4110b5f4:	8800a316 	blt	r17,zero,4110b884 <_malloc_r+0x2d4>
4110b5f8:	8940a236 	bltu	r17,r5,4110b884 <_malloc_r+0x2d4>
4110b5fc:	1112a480 	call	41112a48 <__malloc_lock>
4110b600:	00807dc4 	movi	r2,503
4110b604:	1441e92e 	bgeu	r2,r17,4110bdac <_malloc_r+0x7fc>
4110b608:	8804d27a 	srli	r2,r17,9
4110b60c:	1000a126 	beq	r2,zero,4110b894 <_malloc_r+0x2e4>
4110b610:	00c00104 	movi	r3,4
4110b614:	18811e36 	bltu	r3,r2,4110ba90 <_malloc_r+0x4e0>
4110b618:	8804d1ba 	srli	r2,r17,6
4110b61c:	12000e44 	addi	r8,r2,57
4110b620:	11c00e04 	addi	r7,r2,56
4110b624:	4209883a 	add	r4,r8,r8
4110b628:	04d044b4 	movhi	r19,16658
4110b62c:	2109883a 	add	r4,r4,r4
4110b630:	9ce58404 	addi	r19,r19,-27120
4110b634:	2109883a 	add	r4,r4,r4
4110b638:	9909883a 	add	r4,r19,r4
4110b63c:	24000117 	ldw	r16,4(r4)
4110b640:	213ffe04 	addi	r4,r4,-8
4110b644:	24009726 	beq	r4,r16,4110b8a4 <_malloc_r+0x2f4>
4110b648:	80800117 	ldw	r2,4(r16)
4110b64c:	01bfff04 	movi	r6,-4
4110b650:	014003c4 	movi	r5,15
4110b654:	1184703a 	and	r2,r2,r6
4110b658:	1447c83a 	sub	r3,r2,r17
4110b65c:	28c00716 	blt	r5,r3,4110b67c <_malloc_r+0xcc>
4110b660:	1800920e 	bge	r3,zero,4110b8ac <_malloc_r+0x2fc>
4110b664:	84000317 	ldw	r16,12(r16)
4110b668:	24008e26 	beq	r4,r16,4110b8a4 <_malloc_r+0x2f4>
4110b66c:	80800117 	ldw	r2,4(r16)
4110b670:	1184703a 	and	r2,r2,r6
4110b674:	1447c83a 	sub	r3,r2,r17
4110b678:	28fff90e 	bge	r5,r3,4110b660 <__reset+0xbb0eb660>
4110b67c:	3809883a 	mov	r4,r7
4110b680:	019044b4 	movhi	r6,16658
4110b684:	9c000417 	ldw	r16,16(r19)
4110b688:	31a58404 	addi	r6,r6,-27120
4110b68c:	32000204 	addi	r8,r6,8
4110b690:	82013426 	beq	r16,r8,4110bb64 <_malloc_r+0x5b4>
4110b694:	80c00117 	ldw	r3,4(r16)
4110b698:	00bfff04 	movi	r2,-4
4110b69c:	188e703a 	and	r7,r3,r2
4110b6a0:	3c45c83a 	sub	r2,r7,r17
4110b6a4:	00c003c4 	movi	r3,15
4110b6a8:	18811f16 	blt	r3,r2,4110bb28 <_malloc_r+0x578>
4110b6ac:	32000515 	stw	r8,20(r6)
4110b6b0:	32000415 	stw	r8,16(r6)
4110b6b4:	10007f0e 	bge	r2,zero,4110b8b4 <_malloc_r+0x304>
4110b6b8:	00807fc4 	movi	r2,511
4110b6bc:	11c0fd36 	bltu	r2,r7,4110bab4 <_malloc_r+0x504>
4110b6c0:	3806d0fa 	srli	r3,r7,3
4110b6c4:	01c00044 	movi	r7,1
4110b6c8:	30800117 	ldw	r2,4(r6)
4110b6cc:	19400044 	addi	r5,r3,1
4110b6d0:	294b883a 	add	r5,r5,r5
4110b6d4:	1807d0ba 	srai	r3,r3,2
4110b6d8:	294b883a 	add	r5,r5,r5
4110b6dc:	294b883a 	add	r5,r5,r5
4110b6e0:	298b883a 	add	r5,r5,r6
4110b6e4:	38c6983a 	sll	r3,r7,r3
4110b6e8:	29c00017 	ldw	r7,0(r5)
4110b6ec:	2a7ffe04 	addi	r9,r5,-8
4110b6f0:	1886b03a 	or	r3,r3,r2
4110b6f4:	82400315 	stw	r9,12(r16)
4110b6f8:	81c00215 	stw	r7,8(r16)
4110b6fc:	30c00115 	stw	r3,4(r6)
4110b700:	2c000015 	stw	r16,0(r5)
4110b704:	3c000315 	stw	r16,12(r7)
4110b708:	2005d0ba 	srai	r2,r4,2
4110b70c:	01400044 	movi	r5,1
4110b710:	288a983a 	sll	r5,r5,r2
4110b714:	19406f36 	bltu	r3,r5,4110b8d4 <_malloc_r+0x324>
4110b718:	28c4703a 	and	r2,r5,r3
4110b71c:	10000a1e 	bne	r2,zero,4110b748 <_malloc_r+0x198>
4110b720:	00bfff04 	movi	r2,-4
4110b724:	294b883a 	add	r5,r5,r5
4110b728:	2088703a 	and	r4,r4,r2
4110b72c:	28c4703a 	and	r2,r5,r3
4110b730:	21000104 	addi	r4,r4,4
4110b734:	1000041e 	bne	r2,zero,4110b748 <_malloc_r+0x198>
4110b738:	294b883a 	add	r5,r5,r5
4110b73c:	28c4703a 	and	r2,r5,r3
4110b740:	21000104 	addi	r4,r4,4
4110b744:	103ffc26 	beq	r2,zero,4110b738 <__reset+0xbb0eb738>
4110b748:	02bfff04 	movi	r10,-4
4110b74c:	024003c4 	movi	r9,15
4110b750:	21800044 	addi	r6,r4,1
4110b754:	318d883a 	add	r6,r6,r6
4110b758:	318d883a 	add	r6,r6,r6
4110b75c:	318d883a 	add	r6,r6,r6
4110b760:	998d883a 	add	r6,r19,r6
4110b764:	333ffe04 	addi	r12,r6,-8
4110b768:	2017883a 	mov	r11,r4
4110b76c:	31800104 	addi	r6,r6,4
4110b770:	34000017 	ldw	r16,0(r6)
4110b774:	31fffd04 	addi	r7,r6,-12
4110b778:	81c0041e 	bne	r16,r7,4110b78c <_malloc_r+0x1dc>
4110b77c:	0000fb06 	br	4110bb6c <_malloc_r+0x5bc>
4110b780:	1801030e 	bge	r3,zero,4110bb90 <_malloc_r+0x5e0>
4110b784:	84000317 	ldw	r16,12(r16)
4110b788:	81c0f826 	beq	r16,r7,4110bb6c <_malloc_r+0x5bc>
4110b78c:	80800117 	ldw	r2,4(r16)
4110b790:	1284703a 	and	r2,r2,r10
4110b794:	1447c83a 	sub	r3,r2,r17
4110b798:	48fff90e 	bge	r9,r3,4110b780 <__reset+0xbb0eb780>
4110b79c:	80800317 	ldw	r2,12(r16)
4110b7a0:	81000217 	ldw	r4,8(r16)
4110b7a4:	89400054 	ori	r5,r17,1
4110b7a8:	81400115 	stw	r5,4(r16)
4110b7ac:	20800315 	stw	r2,12(r4)
4110b7b0:	11000215 	stw	r4,8(r2)
4110b7b4:	8463883a 	add	r17,r16,r17
4110b7b8:	9c400515 	stw	r17,20(r19)
4110b7bc:	9c400415 	stw	r17,16(r19)
4110b7c0:	18800054 	ori	r2,r3,1
4110b7c4:	88800115 	stw	r2,4(r17)
4110b7c8:	8a000315 	stw	r8,12(r17)
4110b7cc:	8a000215 	stw	r8,8(r17)
4110b7d0:	88e3883a 	add	r17,r17,r3
4110b7d4:	88c00015 	stw	r3,0(r17)
4110b7d8:	9009883a 	mov	r4,r18
4110b7dc:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110b7e0:	80800204 	addi	r2,r16,8
4110b7e4:	00001b06 	br	4110b854 <_malloc_r+0x2a4>
4110b7e8:	04400404 	movi	r17,16
4110b7ec:	89402536 	bltu	r17,r5,4110b884 <_malloc_r+0x2d4>
4110b7f0:	1112a480 	call	41112a48 <__malloc_lock>
4110b7f4:	00800184 	movi	r2,6
4110b7f8:	01000084 	movi	r4,2
4110b7fc:	04d044b4 	movhi	r19,16658
4110b800:	1085883a 	add	r2,r2,r2
4110b804:	9ce58404 	addi	r19,r19,-27120
4110b808:	1085883a 	add	r2,r2,r2
4110b80c:	9885883a 	add	r2,r19,r2
4110b810:	14000117 	ldw	r16,4(r2)
4110b814:	10fffe04 	addi	r3,r2,-8
4110b818:	80c0d926 	beq	r16,r3,4110bb80 <_malloc_r+0x5d0>
4110b81c:	80c00117 	ldw	r3,4(r16)
4110b820:	81000317 	ldw	r4,12(r16)
4110b824:	00bfff04 	movi	r2,-4
4110b828:	1884703a 	and	r2,r3,r2
4110b82c:	81400217 	ldw	r5,8(r16)
4110b830:	8085883a 	add	r2,r16,r2
4110b834:	10c00117 	ldw	r3,4(r2)
4110b838:	29000315 	stw	r4,12(r5)
4110b83c:	21400215 	stw	r5,8(r4)
4110b840:	18c00054 	ori	r3,r3,1
4110b844:	10c00115 	stw	r3,4(r2)
4110b848:	9009883a 	mov	r4,r18
4110b84c:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110b850:	80800204 	addi	r2,r16,8
4110b854:	dfc00a17 	ldw	ra,40(sp)
4110b858:	df000917 	ldw	fp,36(sp)
4110b85c:	ddc00817 	ldw	r23,32(sp)
4110b860:	dd800717 	ldw	r22,28(sp)
4110b864:	dd400617 	ldw	r21,24(sp)
4110b868:	dd000517 	ldw	r20,20(sp)
4110b86c:	dcc00417 	ldw	r19,16(sp)
4110b870:	dc800317 	ldw	r18,12(sp)
4110b874:	dc400217 	ldw	r17,8(sp)
4110b878:	dc000117 	ldw	r16,4(sp)
4110b87c:	dec00b04 	addi	sp,sp,44
4110b880:	f800283a 	ret
4110b884:	00800304 	movi	r2,12
4110b888:	90800015 	stw	r2,0(r18)
4110b88c:	0005883a 	mov	r2,zero
4110b890:	003ff006 	br	4110b854 <__reset+0xbb0eb854>
4110b894:	01002004 	movi	r4,128
4110b898:	02001004 	movi	r8,64
4110b89c:	01c00fc4 	movi	r7,63
4110b8a0:	003f6106 	br	4110b628 <__reset+0xbb0eb628>
4110b8a4:	4009883a 	mov	r4,r8
4110b8a8:	003f7506 	br	4110b680 <__reset+0xbb0eb680>
4110b8ac:	81000317 	ldw	r4,12(r16)
4110b8b0:	003fde06 	br	4110b82c <__reset+0xbb0eb82c>
4110b8b4:	81c5883a 	add	r2,r16,r7
4110b8b8:	11400117 	ldw	r5,4(r2)
4110b8bc:	9009883a 	mov	r4,r18
4110b8c0:	29400054 	ori	r5,r5,1
4110b8c4:	11400115 	stw	r5,4(r2)
4110b8c8:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110b8cc:	80800204 	addi	r2,r16,8
4110b8d0:	003fe006 	br	4110b854 <__reset+0xbb0eb854>
4110b8d4:	9c000217 	ldw	r16,8(r19)
4110b8d8:	00bfff04 	movi	r2,-4
4110b8dc:	85800117 	ldw	r22,4(r16)
4110b8e0:	b0ac703a 	and	r22,r22,r2
4110b8e4:	b4400336 	bltu	r22,r17,4110b8f4 <_malloc_r+0x344>
4110b8e8:	b445c83a 	sub	r2,r22,r17
4110b8ec:	00c003c4 	movi	r3,15
4110b8f0:	18805d16 	blt	r3,r2,4110ba68 <_malloc_r+0x4b8>
4110b8f4:	05d044b4 	movhi	r23,16658
4110b8f8:	009044b4 	movhi	r2,16658
4110b8fc:	10ab6e04 	addi	r2,r2,-21064
4110b900:	bdeb5304 	addi	r23,r23,-21172
4110b904:	15400017 	ldw	r21,0(r2)
4110b908:	b8c00017 	ldw	r3,0(r23)
4110b90c:	00bfffc4 	movi	r2,-1
4110b910:	858d883a 	add	r6,r16,r22
4110b914:	8d6b883a 	add	r21,r17,r21
4110b918:	1880ea26 	beq	r3,r2,4110bcc4 <_malloc_r+0x714>
4110b91c:	ad4403c4 	addi	r21,r21,4111
4110b920:	00bc0004 	movi	r2,-4096
4110b924:	a8aa703a 	and	r21,r21,r2
4110b928:	a80b883a 	mov	r5,r21
4110b92c:	9009883a 	mov	r4,r18
4110b930:	d9800015 	stw	r6,0(sp)
4110b934:	110d8600 	call	4110d860 <_sbrk_r>
4110b938:	1029883a 	mov	r20,r2
4110b93c:	00bfffc4 	movi	r2,-1
4110b940:	d9800017 	ldw	r6,0(sp)
4110b944:	a080e826 	beq	r20,r2,4110bce8 <_malloc_r+0x738>
4110b948:	a180a636 	bltu	r20,r6,4110bbe4 <_malloc_r+0x634>
4110b94c:	071044b4 	movhi	fp,16658
4110b950:	e72b7704 	addi	fp,fp,-21028
4110b954:	e0800017 	ldw	r2,0(fp)
4110b958:	a887883a 	add	r3,r21,r2
4110b95c:	e0c00015 	stw	r3,0(fp)
4110b960:	3500e626 	beq	r6,r20,4110bcfc <_malloc_r+0x74c>
4110b964:	b9000017 	ldw	r4,0(r23)
4110b968:	00bfffc4 	movi	r2,-1
4110b96c:	2080ee26 	beq	r4,r2,4110bd28 <_malloc_r+0x778>
4110b970:	a185c83a 	sub	r2,r20,r6
4110b974:	10c5883a 	add	r2,r2,r3
4110b978:	e0800015 	stw	r2,0(fp)
4110b97c:	a0c001cc 	andi	r3,r20,7
4110b980:	1800bc26 	beq	r3,zero,4110bc74 <_malloc_r+0x6c4>
4110b984:	a0e9c83a 	sub	r20,r20,r3
4110b988:	00840204 	movi	r2,4104
4110b98c:	a5000204 	addi	r20,r20,8
4110b990:	10c7c83a 	sub	r3,r2,r3
4110b994:	a545883a 	add	r2,r20,r21
4110b998:	1083ffcc 	andi	r2,r2,4095
4110b99c:	18abc83a 	sub	r21,r3,r2
4110b9a0:	a80b883a 	mov	r5,r21
4110b9a4:	9009883a 	mov	r4,r18
4110b9a8:	110d8600 	call	4110d860 <_sbrk_r>
4110b9ac:	00ffffc4 	movi	r3,-1
4110b9b0:	10c0e126 	beq	r2,r3,4110bd38 <_malloc_r+0x788>
4110b9b4:	1505c83a 	sub	r2,r2,r20
4110b9b8:	1545883a 	add	r2,r2,r21
4110b9bc:	10800054 	ori	r2,r2,1
4110b9c0:	e0c00017 	ldw	r3,0(fp)
4110b9c4:	9d000215 	stw	r20,8(r19)
4110b9c8:	a0800115 	stw	r2,4(r20)
4110b9cc:	a8c7883a 	add	r3,r21,r3
4110b9d0:	e0c00015 	stw	r3,0(fp)
4110b9d4:	84c00e26 	beq	r16,r19,4110ba10 <_malloc_r+0x460>
4110b9d8:	018003c4 	movi	r6,15
4110b9dc:	3580a72e 	bgeu	r6,r22,4110bc7c <_malloc_r+0x6cc>
4110b9e0:	81400117 	ldw	r5,4(r16)
4110b9e4:	013ffe04 	movi	r4,-8
4110b9e8:	b0bffd04 	addi	r2,r22,-12
4110b9ec:	1104703a 	and	r2,r2,r4
4110b9f0:	2900004c 	andi	r4,r5,1
4110b9f4:	2088b03a 	or	r4,r4,r2
4110b9f8:	81000115 	stw	r4,4(r16)
4110b9fc:	01400144 	movi	r5,5
4110ba00:	8089883a 	add	r4,r16,r2
4110ba04:	21400115 	stw	r5,4(r4)
4110ba08:	21400215 	stw	r5,8(r4)
4110ba0c:	3080cd36 	bltu	r6,r2,4110bd44 <_malloc_r+0x794>
4110ba10:	009044b4 	movhi	r2,16658
4110ba14:	10ab6d04 	addi	r2,r2,-21068
4110ba18:	11000017 	ldw	r4,0(r2)
4110ba1c:	20c0012e 	bgeu	r4,r3,4110ba24 <_malloc_r+0x474>
4110ba20:	10c00015 	stw	r3,0(r2)
4110ba24:	009044b4 	movhi	r2,16658
4110ba28:	10ab6c04 	addi	r2,r2,-21072
4110ba2c:	11000017 	ldw	r4,0(r2)
4110ba30:	9c000217 	ldw	r16,8(r19)
4110ba34:	20c0012e 	bgeu	r4,r3,4110ba3c <_malloc_r+0x48c>
4110ba38:	10c00015 	stw	r3,0(r2)
4110ba3c:	80c00117 	ldw	r3,4(r16)
4110ba40:	00bfff04 	movi	r2,-4
4110ba44:	1886703a 	and	r3,r3,r2
4110ba48:	1c45c83a 	sub	r2,r3,r17
4110ba4c:	1c400236 	bltu	r3,r17,4110ba58 <_malloc_r+0x4a8>
4110ba50:	00c003c4 	movi	r3,15
4110ba54:	18800416 	blt	r3,r2,4110ba68 <_malloc_r+0x4b8>
4110ba58:	9009883a 	mov	r4,r18
4110ba5c:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110ba60:	0005883a 	mov	r2,zero
4110ba64:	003f7b06 	br	4110b854 <__reset+0xbb0eb854>
4110ba68:	88c00054 	ori	r3,r17,1
4110ba6c:	80c00115 	stw	r3,4(r16)
4110ba70:	8463883a 	add	r17,r16,r17
4110ba74:	10800054 	ori	r2,r2,1
4110ba78:	9c400215 	stw	r17,8(r19)
4110ba7c:	88800115 	stw	r2,4(r17)
4110ba80:	9009883a 	mov	r4,r18
4110ba84:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110ba88:	80800204 	addi	r2,r16,8
4110ba8c:	003f7106 	br	4110b854 <__reset+0xbb0eb854>
4110ba90:	00c00504 	movi	r3,20
4110ba94:	18804a2e 	bgeu	r3,r2,4110bbc0 <_malloc_r+0x610>
4110ba98:	00c01504 	movi	r3,84
4110ba9c:	18806e36 	bltu	r3,r2,4110bc58 <_malloc_r+0x6a8>
4110baa0:	8804d33a 	srli	r2,r17,12
4110baa4:	12001bc4 	addi	r8,r2,111
4110baa8:	11c01b84 	addi	r7,r2,110
4110baac:	4209883a 	add	r4,r8,r8
4110bab0:	003edd06 	br	4110b628 <__reset+0xbb0eb628>
4110bab4:	3804d27a 	srli	r2,r7,9
4110bab8:	00c00104 	movi	r3,4
4110babc:	1880442e 	bgeu	r3,r2,4110bbd0 <_malloc_r+0x620>
4110bac0:	00c00504 	movi	r3,20
4110bac4:	18808136 	bltu	r3,r2,4110bccc <_malloc_r+0x71c>
4110bac8:	11401704 	addi	r5,r2,92
4110bacc:	10c016c4 	addi	r3,r2,91
4110bad0:	294b883a 	add	r5,r5,r5
4110bad4:	294b883a 	add	r5,r5,r5
4110bad8:	294b883a 	add	r5,r5,r5
4110badc:	994b883a 	add	r5,r19,r5
4110bae0:	28800017 	ldw	r2,0(r5)
4110bae4:	019044b4 	movhi	r6,16658
4110bae8:	297ffe04 	addi	r5,r5,-8
4110baec:	31a58404 	addi	r6,r6,-27120
4110baf0:	28806526 	beq	r5,r2,4110bc88 <_malloc_r+0x6d8>
4110baf4:	01bfff04 	movi	r6,-4
4110baf8:	10c00117 	ldw	r3,4(r2)
4110bafc:	1986703a 	and	r3,r3,r6
4110bb00:	38c0022e 	bgeu	r7,r3,4110bb0c <_malloc_r+0x55c>
4110bb04:	10800217 	ldw	r2,8(r2)
4110bb08:	28bffb1e 	bne	r5,r2,4110baf8 <__reset+0xbb0ebaf8>
4110bb0c:	11400317 	ldw	r5,12(r2)
4110bb10:	98c00117 	ldw	r3,4(r19)
4110bb14:	81400315 	stw	r5,12(r16)
4110bb18:	80800215 	stw	r2,8(r16)
4110bb1c:	2c000215 	stw	r16,8(r5)
4110bb20:	14000315 	stw	r16,12(r2)
4110bb24:	003ef806 	br	4110b708 <__reset+0xbb0eb708>
4110bb28:	88c00054 	ori	r3,r17,1
4110bb2c:	80c00115 	stw	r3,4(r16)
4110bb30:	8463883a 	add	r17,r16,r17
4110bb34:	34400515 	stw	r17,20(r6)
4110bb38:	34400415 	stw	r17,16(r6)
4110bb3c:	10c00054 	ori	r3,r2,1
4110bb40:	8a000315 	stw	r8,12(r17)
4110bb44:	8a000215 	stw	r8,8(r17)
4110bb48:	88c00115 	stw	r3,4(r17)
4110bb4c:	88a3883a 	add	r17,r17,r2
4110bb50:	88800015 	stw	r2,0(r17)
4110bb54:	9009883a 	mov	r4,r18
4110bb58:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110bb5c:	80800204 	addi	r2,r16,8
4110bb60:	003f3c06 	br	4110b854 <__reset+0xbb0eb854>
4110bb64:	30c00117 	ldw	r3,4(r6)
4110bb68:	003ee706 	br	4110b708 <__reset+0xbb0eb708>
4110bb6c:	5ac00044 	addi	r11,r11,1
4110bb70:	588000cc 	andi	r2,r11,3
4110bb74:	31800204 	addi	r6,r6,8
4110bb78:	103efd1e 	bne	r2,zero,4110b770 <__reset+0xbb0eb770>
4110bb7c:	00002406 	br	4110bc10 <_malloc_r+0x660>
4110bb80:	14000317 	ldw	r16,12(r2)
4110bb84:	143f251e 	bne	r2,r16,4110b81c <__reset+0xbb0eb81c>
4110bb88:	21000084 	addi	r4,r4,2
4110bb8c:	003ebc06 	br	4110b680 <__reset+0xbb0eb680>
4110bb90:	8085883a 	add	r2,r16,r2
4110bb94:	10c00117 	ldw	r3,4(r2)
4110bb98:	81000317 	ldw	r4,12(r16)
4110bb9c:	81400217 	ldw	r5,8(r16)
4110bba0:	18c00054 	ori	r3,r3,1
4110bba4:	10c00115 	stw	r3,4(r2)
4110bba8:	29000315 	stw	r4,12(r5)
4110bbac:	21400215 	stw	r5,8(r4)
4110bbb0:	9009883a 	mov	r4,r18
4110bbb4:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110bbb8:	80800204 	addi	r2,r16,8
4110bbbc:	003f2506 	br	4110b854 <__reset+0xbb0eb854>
4110bbc0:	12001704 	addi	r8,r2,92
4110bbc4:	11c016c4 	addi	r7,r2,91
4110bbc8:	4209883a 	add	r4,r8,r8
4110bbcc:	003e9606 	br	4110b628 <__reset+0xbb0eb628>
4110bbd0:	3804d1ba 	srli	r2,r7,6
4110bbd4:	11400e44 	addi	r5,r2,57
4110bbd8:	10c00e04 	addi	r3,r2,56
4110bbdc:	294b883a 	add	r5,r5,r5
4110bbe0:	003fbc06 	br	4110bad4 <__reset+0xbb0ebad4>
4110bbe4:	84ff5926 	beq	r16,r19,4110b94c <__reset+0xbb0eb94c>
4110bbe8:	009044b4 	movhi	r2,16658
4110bbec:	10a58404 	addi	r2,r2,-27120
4110bbf0:	14000217 	ldw	r16,8(r2)
4110bbf4:	00bfff04 	movi	r2,-4
4110bbf8:	80c00117 	ldw	r3,4(r16)
4110bbfc:	1886703a 	and	r3,r3,r2
4110bc00:	003f9106 	br	4110ba48 <__reset+0xbb0eba48>
4110bc04:	60800217 	ldw	r2,8(r12)
4110bc08:	213fffc4 	addi	r4,r4,-1
4110bc0c:	1300651e 	bne	r2,r12,4110bda4 <_malloc_r+0x7f4>
4110bc10:	208000cc 	andi	r2,r4,3
4110bc14:	633ffe04 	addi	r12,r12,-8
4110bc18:	103ffa1e 	bne	r2,zero,4110bc04 <__reset+0xbb0ebc04>
4110bc1c:	98800117 	ldw	r2,4(r19)
4110bc20:	0146303a 	nor	r3,zero,r5
4110bc24:	1884703a 	and	r2,r3,r2
4110bc28:	98800115 	stw	r2,4(r19)
4110bc2c:	294b883a 	add	r5,r5,r5
4110bc30:	117f2836 	bltu	r2,r5,4110b8d4 <__reset+0xbb0eb8d4>
4110bc34:	283f2726 	beq	r5,zero,4110b8d4 <__reset+0xbb0eb8d4>
4110bc38:	2886703a 	and	r3,r5,r2
4110bc3c:	5809883a 	mov	r4,r11
4110bc40:	183ec31e 	bne	r3,zero,4110b750 <__reset+0xbb0eb750>
4110bc44:	294b883a 	add	r5,r5,r5
4110bc48:	2886703a 	and	r3,r5,r2
4110bc4c:	21000104 	addi	r4,r4,4
4110bc50:	183ffc26 	beq	r3,zero,4110bc44 <__reset+0xbb0ebc44>
4110bc54:	003ebe06 	br	4110b750 <__reset+0xbb0eb750>
4110bc58:	00c05504 	movi	r3,340
4110bc5c:	18801236 	bltu	r3,r2,4110bca8 <_malloc_r+0x6f8>
4110bc60:	8804d3fa 	srli	r2,r17,15
4110bc64:	12001e04 	addi	r8,r2,120
4110bc68:	11c01dc4 	addi	r7,r2,119
4110bc6c:	4209883a 	add	r4,r8,r8
4110bc70:	003e6d06 	br	4110b628 <__reset+0xbb0eb628>
4110bc74:	00c40004 	movi	r3,4096
4110bc78:	003f4606 	br	4110b994 <__reset+0xbb0eb994>
4110bc7c:	00800044 	movi	r2,1
4110bc80:	a0800115 	stw	r2,4(r20)
4110bc84:	003f7406 	br	4110ba58 <__reset+0xbb0eba58>
4110bc88:	1805d0ba 	srai	r2,r3,2
4110bc8c:	01c00044 	movi	r7,1
4110bc90:	30c00117 	ldw	r3,4(r6)
4110bc94:	388e983a 	sll	r7,r7,r2
4110bc98:	2805883a 	mov	r2,r5
4110bc9c:	38c6b03a 	or	r3,r7,r3
4110bca0:	30c00115 	stw	r3,4(r6)
4110bca4:	003f9b06 	br	4110bb14 <__reset+0xbb0ebb14>
4110bca8:	00c15504 	movi	r3,1364
4110bcac:	18801a36 	bltu	r3,r2,4110bd18 <_malloc_r+0x768>
4110bcb0:	8804d4ba 	srli	r2,r17,18
4110bcb4:	12001f44 	addi	r8,r2,125
4110bcb8:	11c01f04 	addi	r7,r2,124
4110bcbc:	4209883a 	add	r4,r8,r8
4110bcc0:	003e5906 	br	4110b628 <__reset+0xbb0eb628>
4110bcc4:	ad400404 	addi	r21,r21,16
4110bcc8:	003f1706 	br	4110b928 <__reset+0xbb0eb928>
4110bccc:	00c01504 	movi	r3,84
4110bcd0:	18802336 	bltu	r3,r2,4110bd60 <_malloc_r+0x7b0>
4110bcd4:	3804d33a 	srli	r2,r7,12
4110bcd8:	11401bc4 	addi	r5,r2,111
4110bcdc:	10c01b84 	addi	r3,r2,110
4110bce0:	294b883a 	add	r5,r5,r5
4110bce4:	003f7b06 	br	4110bad4 <__reset+0xbb0ebad4>
4110bce8:	9c000217 	ldw	r16,8(r19)
4110bcec:	00bfff04 	movi	r2,-4
4110bcf0:	80c00117 	ldw	r3,4(r16)
4110bcf4:	1886703a 	and	r3,r3,r2
4110bcf8:	003f5306 	br	4110ba48 <__reset+0xbb0eba48>
4110bcfc:	3083ffcc 	andi	r2,r6,4095
4110bd00:	103f181e 	bne	r2,zero,4110b964 <__reset+0xbb0eb964>
4110bd04:	99000217 	ldw	r4,8(r19)
4110bd08:	b545883a 	add	r2,r22,r21
4110bd0c:	10800054 	ori	r2,r2,1
4110bd10:	20800115 	stw	r2,4(r4)
4110bd14:	003f3e06 	br	4110ba10 <__reset+0xbb0eba10>
4110bd18:	01003f84 	movi	r4,254
4110bd1c:	02001fc4 	movi	r8,127
4110bd20:	01c01f84 	movi	r7,126
4110bd24:	003e4006 	br	4110b628 <__reset+0xbb0eb628>
4110bd28:	009044b4 	movhi	r2,16658
4110bd2c:	10ab5304 	addi	r2,r2,-21172
4110bd30:	15000015 	stw	r20,0(r2)
4110bd34:	003f1106 	br	4110b97c <__reset+0xbb0eb97c>
4110bd38:	00800044 	movi	r2,1
4110bd3c:	002b883a 	mov	r21,zero
4110bd40:	003f1f06 	br	4110b9c0 <__reset+0xbb0eb9c0>
4110bd44:	81400204 	addi	r5,r16,8
4110bd48:	9009883a 	mov	r4,r18
4110bd4c:	110a9c40 	call	4110a9c4 <_free_r>
4110bd50:	009044b4 	movhi	r2,16658
4110bd54:	10ab7704 	addi	r2,r2,-21028
4110bd58:	10c00017 	ldw	r3,0(r2)
4110bd5c:	003f2c06 	br	4110ba10 <__reset+0xbb0eba10>
4110bd60:	00c05504 	movi	r3,340
4110bd64:	18800536 	bltu	r3,r2,4110bd7c <_malloc_r+0x7cc>
4110bd68:	3804d3fa 	srli	r2,r7,15
4110bd6c:	11401e04 	addi	r5,r2,120
4110bd70:	10c01dc4 	addi	r3,r2,119
4110bd74:	294b883a 	add	r5,r5,r5
4110bd78:	003f5606 	br	4110bad4 <__reset+0xbb0ebad4>
4110bd7c:	00c15504 	movi	r3,1364
4110bd80:	18800536 	bltu	r3,r2,4110bd98 <_malloc_r+0x7e8>
4110bd84:	3804d4ba 	srli	r2,r7,18
4110bd88:	11401f44 	addi	r5,r2,125
4110bd8c:	10c01f04 	addi	r3,r2,124
4110bd90:	294b883a 	add	r5,r5,r5
4110bd94:	003f4f06 	br	4110bad4 <__reset+0xbb0ebad4>
4110bd98:	01403f84 	movi	r5,254
4110bd9c:	00c01f84 	movi	r3,126
4110bda0:	003f4c06 	br	4110bad4 <__reset+0xbb0ebad4>
4110bda4:	98800117 	ldw	r2,4(r19)
4110bda8:	003fa006 	br	4110bc2c <__reset+0xbb0ebc2c>
4110bdac:	8808d0fa 	srli	r4,r17,3
4110bdb0:	20800044 	addi	r2,r4,1
4110bdb4:	1085883a 	add	r2,r2,r2
4110bdb8:	003e9006 	br	4110b7fc <__reset+0xbb0eb7fc>

4110bdbc <memchr>:
4110bdbc:	208000cc 	andi	r2,r4,3
4110bdc0:	280f883a 	mov	r7,r5
4110bdc4:	10003426 	beq	r2,zero,4110be98 <memchr+0xdc>
4110bdc8:	30bfffc4 	addi	r2,r6,-1
4110bdcc:	30001a26 	beq	r6,zero,4110be38 <memchr+0x7c>
4110bdd0:	20c00003 	ldbu	r3,0(r4)
4110bdd4:	29803fcc 	andi	r6,r5,255
4110bdd8:	30c0051e 	bne	r6,r3,4110bdf0 <memchr+0x34>
4110bddc:	00001806 	br	4110be40 <memchr+0x84>
4110bde0:	10001526 	beq	r2,zero,4110be38 <memchr+0x7c>
4110bde4:	20c00003 	ldbu	r3,0(r4)
4110bde8:	10bfffc4 	addi	r2,r2,-1
4110bdec:	30c01426 	beq	r6,r3,4110be40 <memchr+0x84>
4110bdf0:	21000044 	addi	r4,r4,1
4110bdf4:	20c000cc 	andi	r3,r4,3
4110bdf8:	183ff91e 	bne	r3,zero,4110bde0 <__reset+0xbb0ebde0>
4110bdfc:	020000c4 	movi	r8,3
4110be00:	40801136 	bltu	r8,r2,4110be48 <memchr+0x8c>
4110be04:	10000c26 	beq	r2,zero,4110be38 <memchr+0x7c>
4110be08:	20c00003 	ldbu	r3,0(r4)
4110be0c:	29403fcc 	andi	r5,r5,255
4110be10:	28c00b26 	beq	r5,r3,4110be40 <memchr+0x84>
4110be14:	20c00044 	addi	r3,r4,1
4110be18:	39803fcc 	andi	r6,r7,255
4110be1c:	2089883a 	add	r4,r4,r2
4110be20:	00000306 	br	4110be30 <memchr+0x74>
4110be24:	18c00044 	addi	r3,r3,1
4110be28:	197fffc3 	ldbu	r5,-1(r3)
4110be2c:	31400526 	beq	r6,r5,4110be44 <memchr+0x88>
4110be30:	1805883a 	mov	r2,r3
4110be34:	20fffb1e 	bne	r4,r3,4110be24 <__reset+0xbb0ebe24>
4110be38:	0005883a 	mov	r2,zero
4110be3c:	f800283a 	ret
4110be40:	2005883a 	mov	r2,r4
4110be44:	f800283a 	ret
4110be48:	28c03fcc 	andi	r3,r5,255
4110be4c:	1812923a 	slli	r9,r3,8
4110be50:	02ffbff4 	movhi	r11,65279
4110be54:	02a02074 	movhi	r10,32897
4110be58:	48d2b03a 	or	r9,r9,r3
4110be5c:	4806943a 	slli	r3,r9,16
4110be60:	5affbfc4 	addi	r11,r11,-257
4110be64:	52a02004 	addi	r10,r10,-32640
4110be68:	48d2b03a 	or	r9,r9,r3
4110be6c:	20c00017 	ldw	r3,0(r4)
4110be70:	48c6f03a 	xor	r3,r9,r3
4110be74:	1acd883a 	add	r6,r3,r11
4110be78:	00c6303a 	nor	r3,zero,r3
4110be7c:	30c6703a 	and	r3,r6,r3
4110be80:	1a86703a 	and	r3,r3,r10
4110be84:	183fe01e 	bne	r3,zero,4110be08 <__reset+0xbb0ebe08>
4110be88:	10bfff04 	addi	r2,r2,-4
4110be8c:	21000104 	addi	r4,r4,4
4110be90:	40bff636 	bltu	r8,r2,4110be6c <__reset+0xbb0ebe6c>
4110be94:	003fdb06 	br	4110be04 <__reset+0xbb0ebe04>
4110be98:	3005883a 	mov	r2,r6
4110be9c:	003fd706 	br	4110bdfc <__reset+0xbb0ebdfc>

4110bea0 <memmove>:
4110bea0:	2005883a 	mov	r2,r4
4110bea4:	29000b2e 	bgeu	r5,r4,4110bed4 <memmove+0x34>
4110bea8:	298f883a 	add	r7,r5,r6
4110beac:	21c0092e 	bgeu	r4,r7,4110bed4 <memmove+0x34>
4110beb0:	2187883a 	add	r3,r4,r6
4110beb4:	198bc83a 	sub	r5,r3,r6
4110beb8:	30004826 	beq	r6,zero,4110bfdc <memmove+0x13c>
4110bebc:	39ffffc4 	addi	r7,r7,-1
4110bec0:	39000003 	ldbu	r4,0(r7)
4110bec4:	18ffffc4 	addi	r3,r3,-1
4110bec8:	19000005 	stb	r4,0(r3)
4110becc:	28fffb1e 	bne	r5,r3,4110bebc <__reset+0xbb0ebebc>
4110bed0:	f800283a 	ret
4110bed4:	00c003c4 	movi	r3,15
4110bed8:	1980412e 	bgeu	r3,r6,4110bfe0 <memmove+0x140>
4110bedc:	2886b03a 	or	r3,r5,r2
4110bee0:	18c000cc 	andi	r3,r3,3
4110bee4:	1800401e 	bne	r3,zero,4110bfe8 <memmove+0x148>
4110bee8:	33fffc04 	addi	r15,r6,-16
4110beec:	781ed13a 	srli	r15,r15,4
4110bef0:	28c00104 	addi	r3,r5,4
4110bef4:	13400104 	addi	r13,r2,4
4110bef8:	781c913a 	slli	r14,r15,4
4110befc:	2b000204 	addi	r12,r5,8
4110bf00:	12c00204 	addi	r11,r2,8
4110bf04:	73800504 	addi	r14,r14,20
4110bf08:	2a800304 	addi	r10,r5,12
4110bf0c:	12400304 	addi	r9,r2,12
4110bf10:	2b9d883a 	add	r14,r5,r14
4110bf14:	2811883a 	mov	r8,r5
4110bf18:	100f883a 	mov	r7,r2
4110bf1c:	41000017 	ldw	r4,0(r8)
4110bf20:	39c00404 	addi	r7,r7,16
4110bf24:	18c00404 	addi	r3,r3,16
4110bf28:	393ffc15 	stw	r4,-16(r7)
4110bf2c:	193ffc17 	ldw	r4,-16(r3)
4110bf30:	6b400404 	addi	r13,r13,16
4110bf34:	5ac00404 	addi	r11,r11,16
4110bf38:	693ffc15 	stw	r4,-16(r13)
4110bf3c:	61000017 	ldw	r4,0(r12)
4110bf40:	4a400404 	addi	r9,r9,16
4110bf44:	42000404 	addi	r8,r8,16
4110bf48:	593ffc15 	stw	r4,-16(r11)
4110bf4c:	51000017 	ldw	r4,0(r10)
4110bf50:	63000404 	addi	r12,r12,16
4110bf54:	52800404 	addi	r10,r10,16
4110bf58:	493ffc15 	stw	r4,-16(r9)
4110bf5c:	1bbfef1e 	bne	r3,r14,4110bf1c <__reset+0xbb0ebf1c>
4110bf60:	79000044 	addi	r4,r15,1
4110bf64:	2008913a 	slli	r4,r4,4
4110bf68:	328003cc 	andi	r10,r6,15
4110bf6c:	02c000c4 	movi	r11,3
4110bf70:	1107883a 	add	r3,r2,r4
4110bf74:	290b883a 	add	r5,r5,r4
4110bf78:	5a801e2e 	bgeu	r11,r10,4110bff4 <memmove+0x154>
4110bf7c:	1813883a 	mov	r9,r3
4110bf80:	2811883a 	mov	r8,r5
4110bf84:	500f883a 	mov	r7,r10
4110bf88:	41000017 	ldw	r4,0(r8)
4110bf8c:	4a400104 	addi	r9,r9,4
4110bf90:	39ffff04 	addi	r7,r7,-4
4110bf94:	493fff15 	stw	r4,-4(r9)
4110bf98:	42000104 	addi	r8,r8,4
4110bf9c:	59fffa36 	bltu	r11,r7,4110bf88 <__reset+0xbb0ebf88>
4110bfa0:	513fff04 	addi	r4,r10,-4
4110bfa4:	2008d0ba 	srli	r4,r4,2
4110bfa8:	318000cc 	andi	r6,r6,3
4110bfac:	21000044 	addi	r4,r4,1
4110bfb0:	2109883a 	add	r4,r4,r4
4110bfb4:	2109883a 	add	r4,r4,r4
4110bfb8:	1907883a 	add	r3,r3,r4
4110bfbc:	290b883a 	add	r5,r5,r4
4110bfc0:	30000b26 	beq	r6,zero,4110bff0 <memmove+0x150>
4110bfc4:	198d883a 	add	r6,r3,r6
4110bfc8:	29c00003 	ldbu	r7,0(r5)
4110bfcc:	18c00044 	addi	r3,r3,1
4110bfd0:	29400044 	addi	r5,r5,1
4110bfd4:	19ffffc5 	stb	r7,-1(r3)
4110bfd8:	19bffb1e 	bne	r3,r6,4110bfc8 <__reset+0xbb0ebfc8>
4110bfdc:	f800283a 	ret
4110bfe0:	1007883a 	mov	r3,r2
4110bfe4:	003ff606 	br	4110bfc0 <__reset+0xbb0ebfc0>
4110bfe8:	1007883a 	mov	r3,r2
4110bfec:	003ff506 	br	4110bfc4 <__reset+0xbb0ebfc4>
4110bff0:	f800283a 	ret
4110bff4:	500d883a 	mov	r6,r10
4110bff8:	003ff106 	br	4110bfc0 <__reset+0xbb0ebfc0>

4110bffc <memset>:
4110bffc:	20c000cc 	andi	r3,r4,3
4110c000:	2005883a 	mov	r2,r4
4110c004:	18004426 	beq	r3,zero,4110c118 <memset+0x11c>
4110c008:	31ffffc4 	addi	r7,r6,-1
4110c00c:	30004026 	beq	r6,zero,4110c110 <memset+0x114>
4110c010:	2813883a 	mov	r9,r5
4110c014:	200d883a 	mov	r6,r4
4110c018:	2007883a 	mov	r3,r4
4110c01c:	00000406 	br	4110c030 <memset+0x34>
4110c020:	3a3fffc4 	addi	r8,r7,-1
4110c024:	31800044 	addi	r6,r6,1
4110c028:	38003926 	beq	r7,zero,4110c110 <memset+0x114>
4110c02c:	400f883a 	mov	r7,r8
4110c030:	18c00044 	addi	r3,r3,1
4110c034:	32400005 	stb	r9,0(r6)
4110c038:	1a0000cc 	andi	r8,r3,3
4110c03c:	403ff81e 	bne	r8,zero,4110c020 <__reset+0xbb0ec020>
4110c040:	010000c4 	movi	r4,3
4110c044:	21c02d2e 	bgeu	r4,r7,4110c0fc <memset+0x100>
4110c048:	29003fcc 	andi	r4,r5,255
4110c04c:	200c923a 	slli	r6,r4,8
4110c050:	3108b03a 	or	r4,r6,r4
4110c054:	200c943a 	slli	r6,r4,16
4110c058:	218cb03a 	or	r6,r4,r6
4110c05c:	010003c4 	movi	r4,15
4110c060:	21c0182e 	bgeu	r4,r7,4110c0c4 <memset+0xc8>
4110c064:	3b3ffc04 	addi	r12,r7,-16
4110c068:	6018d13a 	srli	r12,r12,4
4110c06c:	1a000104 	addi	r8,r3,4
4110c070:	1ac00204 	addi	r11,r3,8
4110c074:	6008913a 	slli	r4,r12,4
4110c078:	1a800304 	addi	r10,r3,12
4110c07c:	1813883a 	mov	r9,r3
4110c080:	21000504 	addi	r4,r4,20
4110c084:	1909883a 	add	r4,r3,r4
4110c088:	49800015 	stw	r6,0(r9)
4110c08c:	41800015 	stw	r6,0(r8)
4110c090:	59800015 	stw	r6,0(r11)
4110c094:	51800015 	stw	r6,0(r10)
4110c098:	42000404 	addi	r8,r8,16
4110c09c:	4a400404 	addi	r9,r9,16
4110c0a0:	5ac00404 	addi	r11,r11,16
4110c0a4:	52800404 	addi	r10,r10,16
4110c0a8:	413ff71e 	bne	r8,r4,4110c088 <__reset+0xbb0ec088>
4110c0ac:	63000044 	addi	r12,r12,1
4110c0b0:	6018913a 	slli	r12,r12,4
4110c0b4:	39c003cc 	andi	r7,r7,15
4110c0b8:	010000c4 	movi	r4,3
4110c0bc:	1b07883a 	add	r3,r3,r12
4110c0c0:	21c00e2e 	bgeu	r4,r7,4110c0fc <memset+0x100>
4110c0c4:	1813883a 	mov	r9,r3
4110c0c8:	3811883a 	mov	r8,r7
4110c0cc:	010000c4 	movi	r4,3
4110c0d0:	49800015 	stw	r6,0(r9)
4110c0d4:	423fff04 	addi	r8,r8,-4
4110c0d8:	4a400104 	addi	r9,r9,4
4110c0dc:	223ffc36 	bltu	r4,r8,4110c0d0 <__reset+0xbb0ec0d0>
4110c0e0:	393fff04 	addi	r4,r7,-4
4110c0e4:	2008d0ba 	srli	r4,r4,2
4110c0e8:	39c000cc 	andi	r7,r7,3
4110c0ec:	21000044 	addi	r4,r4,1
4110c0f0:	2109883a 	add	r4,r4,r4
4110c0f4:	2109883a 	add	r4,r4,r4
4110c0f8:	1907883a 	add	r3,r3,r4
4110c0fc:	38000526 	beq	r7,zero,4110c114 <memset+0x118>
4110c100:	19cf883a 	add	r7,r3,r7
4110c104:	19400005 	stb	r5,0(r3)
4110c108:	18c00044 	addi	r3,r3,1
4110c10c:	38fffd1e 	bne	r7,r3,4110c104 <__reset+0xbb0ec104>
4110c110:	f800283a 	ret
4110c114:	f800283a 	ret
4110c118:	2007883a 	mov	r3,r4
4110c11c:	300f883a 	mov	r7,r6
4110c120:	003fc706 	br	4110c040 <__reset+0xbb0ec040>

4110c124 <_Balloc>:
4110c124:	20801317 	ldw	r2,76(r4)
4110c128:	defffc04 	addi	sp,sp,-16
4110c12c:	dc400115 	stw	r17,4(sp)
4110c130:	dc000015 	stw	r16,0(sp)
4110c134:	dfc00315 	stw	ra,12(sp)
4110c138:	dc800215 	stw	r18,8(sp)
4110c13c:	2023883a 	mov	r17,r4
4110c140:	2821883a 	mov	r16,r5
4110c144:	10000f26 	beq	r2,zero,4110c184 <_Balloc+0x60>
4110c148:	8407883a 	add	r3,r16,r16
4110c14c:	18c7883a 	add	r3,r3,r3
4110c150:	10c7883a 	add	r3,r2,r3
4110c154:	18800017 	ldw	r2,0(r3)
4110c158:	10001126 	beq	r2,zero,4110c1a0 <_Balloc+0x7c>
4110c15c:	11000017 	ldw	r4,0(r2)
4110c160:	19000015 	stw	r4,0(r3)
4110c164:	10000415 	stw	zero,16(r2)
4110c168:	10000315 	stw	zero,12(r2)
4110c16c:	dfc00317 	ldw	ra,12(sp)
4110c170:	dc800217 	ldw	r18,8(sp)
4110c174:	dc400117 	ldw	r17,4(sp)
4110c178:	dc000017 	ldw	r16,0(sp)
4110c17c:	dec00404 	addi	sp,sp,16
4110c180:	f800283a 	ret
4110c184:	01800844 	movi	r6,33
4110c188:	01400104 	movi	r5,4
4110c18c:	110f3200 	call	4110f320 <_calloc_r>
4110c190:	88801315 	stw	r2,76(r17)
4110c194:	103fec1e 	bne	r2,zero,4110c148 <__reset+0xbb0ec148>
4110c198:	0005883a 	mov	r2,zero
4110c19c:	003ff306 	br	4110c16c <__reset+0xbb0ec16c>
4110c1a0:	01400044 	movi	r5,1
4110c1a4:	2c24983a 	sll	r18,r5,r16
4110c1a8:	8809883a 	mov	r4,r17
4110c1ac:	91800144 	addi	r6,r18,5
4110c1b0:	318d883a 	add	r6,r6,r6
4110c1b4:	318d883a 	add	r6,r6,r6
4110c1b8:	110f3200 	call	4110f320 <_calloc_r>
4110c1bc:	103ff626 	beq	r2,zero,4110c198 <__reset+0xbb0ec198>
4110c1c0:	14000115 	stw	r16,4(r2)
4110c1c4:	14800215 	stw	r18,8(r2)
4110c1c8:	003fe606 	br	4110c164 <__reset+0xbb0ec164>

4110c1cc <_Bfree>:
4110c1cc:	28000826 	beq	r5,zero,4110c1f0 <_Bfree+0x24>
4110c1d0:	28c00117 	ldw	r3,4(r5)
4110c1d4:	20801317 	ldw	r2,76(r4)
4110c1d8:	18c7883a 	add	r3,r3,r3
4110c1dc:	18c7883a 	add	r3,r3,r3
4110c1e0:	10c5883a 	add	r2,r2,r3
4110c1e4:	10c00017 	ldw	r3,0(r2)
4110c1e8:	28c00015 	stw	r3,0(r5)
4110c1ec:	11400015 	stw	r5,0(r2)
4110c1f0:	f800283a 	ret

4110c1f4 <__multadd>:
4110c1f4:	defffa04 	addi	sp,sp,-24
4110c1f8:	dc800315 	stw	r18,12(sp)
4110c1fc:	dc400215 	stw	r17,8(sp)
4110c200:	dc000115 	stw	r16,4(sp)
4110c204:	2823883a 	mov	r17,r5
4110c208:	2c000417 	ldw	r16,16(r5)
4110c20c:	dfc00515 	stw	ra,20(sp)
4110c210:	dcc00415 	stw	r19,16(sp)
4110c214:	2025883a 	mov	r18,r4
4110c218:	29400504 	addi	r5,r5,20
4110c21c:	0011883a 	mov	r8,zero
4110c220:	28c00017 	ldw	r3,0(r5)
4110c224:	29400104 	addi	r5,r5,4
4110c228:	42000044 	addi	r8,r8,1
4110c22c:	18bfffcc 	andi	r2,r3,65535
4110c230:	1185383a 	mul	r2,r2,r6
4110c234:	1806d43a 	srli	r3,r3,16
4110c238:	11cf883a 	add	r7,r2,r7
4110c23c:	3808d43a 	srli	r4,r7,16
4110c240:	1987383a 	mul	r3,r3,r6
4110c244:	38bfffcc 	andi	r2,r7,65535
4110c248:	1907883a 	add	r3,r3,r4
4110c24c:	1808943a 	slli	r4,r3,16
4110c250:	180ed43a 	srli	r7,r3,16
4110c254:	2085883a 	add	r2,r4,r2
4110c258:	28bfff15 	stw	r2,-4(r5)
4110c25c:	443ff016 	blt	r8,r16,4110c220 <__reset+0xbb0ec220>
4110c260:	38000926 	beq	r7,zero,4110c288 <__multadd+0x94>
4110c264:	88800217 	ldw	r2,8(r17)
4110c268:	80800f0e 	bge	r16,r2,4110c2a8 <__multadd+0xb4>
4110c26c:	80800144 	addi	r2,r16,5
4110c270:	1085883a 	add	r2,r2,r2
4110c274:	1085883a 	add	r2,r2,r2
4110c278:	8885883a 	add	r2,r17,r2
4110c27c:	11c00015 	stw	r7,0(r2)
4110c280:	84000044 	addi	r16,r16,1
4110c284:	8c000415 	stw	r16,16(r17)
4110c288:	8805883a 	mov	r2,r17
4110c28c:	dfc00517 	ldw	ra,20(sp)
4110c290:	dcc00417 	ldw	r19,16(sp)
4110c294:	dc800317 	ldw	r18,12(sp)
4110c298:	dc400217 	ldw	r17,8(sp)
4110c29c:	dc000117 	ldw	r16,4(sp)
4110c2a0:	dec00604 	addi	sp,sp,24
4110c2a4:	f800283a 	ret
4110c2a8:	89400117 	ldw	r5,4(r17)
4110c2ac:	9009883a 	mov	r4,r18
4110c2b0:	d9c00015 	stw	r7,0(sp)
4110c2b4:	29400044 	addi	r5,r5,1
4110c2b8:	110c1240 	call	4110c124 <_Balloc>
4110c2bc:	89800417 	ldw	r6,16(r17)
4110c2c0:	89400304 	addi	r5,r17,12
4110c2c4:	11000304 	addi	r4,r2,12
4110c2c8:	31800084 	addi	r6,r6,2
4110c2cc:	318d883a 	add	r6,r6,r6
4110c2d0:	318d883a 	add	r6,r6,r6
4110c2d4:	1027883a 	mov	r19,r2
4110c2d8:	110626c0 	call	4110626c <memcpy>
4110c2dc:	d9c00017 	ldw	r7,0(sp)
4110c2e0:	88000a26 	beq	r17,zero,4110c30c <__multadd+0x118>
4110c2e4:	88c00117 	ldw	r3,4(r17)
4110c2e8:	90801317 	ldw	r2,76(r18)
4110c2ec:	18c7883a 	add	r3,r3,r3
4110c2f0:	18c7883a 	add	r3,r3,r3
4110c2f4:	10c5883a 	add	r2,r2,r3
4110c2f8:	10c00017 	ldw	r3,0(r2)
4110c2fc:	88c00015 	stw	r3,0(r17)
4110c300:	14400015 	stw	r17,0(r2)
4110c304:	9823883a 	mov	r17,r19
4110c308:	003fd806 	br	4110c26c <__reset+0xbb0ec26c>
4110c30c:	9823883a 	mov	r17,r19
4110c310:	003fd606 	br	4110c26c <__reset+0xbb0ec26c>

4110c314 <__s2b>:
4110c314:	defff904 	addi	sp,sp,-28
4110c318:	dc400115 	stw	r17,4(sp)
4110c31c:	dc000015 	stw	r16,0(sp)
4110c320:	2023883a 	mov	r17,r4
4110c324:	2821883a 	mov	r16,r5
4110c328:	39000204 	addi	r4,r7,8
4110c32c:	01400244 	movi	r5,9
4110c330:	dcc00315 	stw	r19,12(sp)
4110c334:	dc800215 	stw	r18,8(sp)
4110c338:	dfc00615 	stw	ra,24(sp)
4110c33c:	dd400515 	stw	r21,20(sp)
4110c340:	dd000415 	stw	r20,16(sp)
4110c344:	3825883a 	mov	r18,r7
4110c348:	3027883a 	mov	r19,r6
4110c34c:	11104f80 	call	411104f8 <__divsi3>
4110c350:	00c00044 	movi	r3,1
4110c354:	000b883a 	mov	r5,zero
4110c358:	1880030e 	bge	r3,r2,4110c368 <__s2b+0x54>
4110c35c:	18c7883a 	add	r3,r3,r3
4110c360:	29400044 	addi	r5,r5,1
4110c364:	18bffd16 	blt	r3,r2,4110c35c <__reset+0xbb0ec35c>
4110c368:	8809883a 	mov	r4,r17
4110c36c:	110c1240 	call	4110c124 <_Balloc>
4110c370:	d8c00717 	ldw	r3,28(sp)
4110c374:	10c00515 	stw	r3,20(r2)
4110c378:	00c00044 	movi	r3,1
4110c37c:	10c00415 	stw	r3,16(r2)
4110c380:	00c00244 	movi	r3,9
4110c384:	1cc0210e 	bge	r3,r19,4110c40c <__s2b+0xf8>
4110c388:	80eb883a 	add	r21,r16,r3
4110c38c:	a829883a 	mov	r20,r21
4110c390:	84e1883a 	add	r16,r16,r19
4110c394:	a1c00007 	ldb	r7,0(r20)
4110c398:	01800284 	movi	r6,10
4110c39c:	a5000044 	addi	r20,r20,1
4110c3a0:	100b883a 	mov	r5,r2
4110c3a4:	39fff404 	addi	r7,r7,-48
4110c3a8:	8809883a 	mov	r4,r17
4110c3ac:	110c1f40 	call	4110c1f4 <__multadd>
4110c3b0:	a43ff81e 	bne	r20,r16,4110c394 <__reset+0xbb0ec394>
4110c3b4:	ace1883a 	add	r16,r21,r19
4110c3b8:	843ffe04 	addi	r16,r16,-8
4110c3bc:	9c800a0e 	bge	r19,r18,4110c3e8 <__s2b+0xd4>
4110c3c0:	94e5c83a 	sub	r18,r18,r19
4110c3c4:	84a5883a 	add	r18,r16,r18
4110c3c8:	81c00007 	ldb	r7,0(r16)
4110c3cc:	01800284 	movi	r6,10
4110c3d0:	84000044 	addi	r16,r16,1
4110c3d4:	100b883a 	mov	r5,r2
4110c3d8:	39fff404 	addi	r7,r7,-48
4110c3dc:	8809883a 	mov	r4,r17
4110c3e0:	110c1f40 	call	4110c1f4 <__multadd>
4110c3e4:	84bff81e 	bne	r16,r18,4110c3c8 <__reset+0xbb0ec3c8>
4110c3e8:	dfc00617 	ldw	ra,24(sp)
4110c3ec:	dd400517 	ldw	r21,20(sp)
4110c3f0:	dd000417 	ldw	r20,16(sp)
4110c3f4:	dcc00317 	ldw	r19,12(sp)
4110c3f8:	dc800217 	ldw	r18,8(sp)
4110c3fc:	dc400117 	ldw	r17,4(sp)
4110c400:	dc000017 	ldw	r16,0(sp)
4110c404:	dec00704 	addi	sp,sp,28
4110c408:	f800283a 	ret
4110c40c:	84000284 	addi	r16,r16,10
4110c410:	1827883a 	mov	r19,r3
4110c414:	003fe906 	br	4110c3bc <__reset+0xbb0ec3bc>

4110c418 <__hi0bits>:
4110c418:	20bfffec 	andhi	r2,r4,65535
4110c41c:	1000141e 	bne	r2,zero,4110c470 <__hi0bits+0x58>
4110c420:	2008943a 	slli	r4,r4,16
4110c424:	00800404 	movi	r2,16
4110c428:	20ffc02c 	andhi	r3,r4,65280
4110c42c:	1800021e 	bne	r3,zero,4110c438 <__hi0bits+0x20>
4110c430:	2008923a 	slli	r4,r4,8
4110c434:	10800204 	addi	r2,r2,8
4110c438:	20fc002c 	andhi	r3,r4,61440
4110c43c:	1800021e 	bne	r3,zero,4110c448 <__hi0bits+0x30>
4110c440:	2008913a 	slli	r4,r4,4
4110c444:	10800104 	addi	r2,r2,4
4110c448:	20f0002c 	andhi	r3,r4,49152
4110c44c:	1800031e 	bne	r3,zero,4110c45c <__hi0bits+0x44>
4110c450:	2109883a 	add	r4,r4,r4
4110c454:	10800084 	addi	r2,r2,2
4110c458:	2109883a 	add	r4,r4,r4
4110c45c:	20000316 	blt	r4,zero,4110c46c <__hi0bits+0x54>
4110c460:	2110002c 	andhi	r4,r4,16384
4110c464:	2000041e 	bne	r4,zero,4110c478 <__hi0bits+0x60>
4110c468:	00800804 	movi	r2,32
4110c46c:	f800283a 	ret
4110c470:	0005883a 	mov	r2,zero
4110c474:	003fec06 	br	4110c428 <__reset+0xbb0ec428>
4110c478:	10800044 	addi	r2,r2,1
4110c47c:	f800283a 	ret

4110c480 <__lo0bits>:
4110c480:	20c00017 	ldw	r3,0(r4)
4110c484:	188001cc 	andi	r2,r3,7
4110c488:	10000826 	beq	r2,zero,4110c4ac <__lo0bits+0x2c>
4110c48c:	1880004c 	andi	r2,r3,1
4110c490:	1000211e 	bne	r2,zero,4110c518 <__lo0bits+0x98>
4110c494:	1880008c 	andi	r2,r3,2
4110c498:	1000211e 	bne	r2,zero,4110c520 <__lo0bits+0xa0>
4110c49c:	1806d0ba 	srli	r3,r3,2
4110c4a0:	00800084 	movi	r2,2
4110c4a4:	20c00015 	stw	r3,0(r4)
4110c4a8:	f800283a 	ret
4110c4ac:	18bfffcc 	andi	r2,r3,65535
4110c4b0:	10001326 	beq	r2,zero,4110c500 <__lo0bits+0x80>
4110c4b4:	0005883a 	mov	r2,zero
4110c4b8:	19403fcc 	andi	r5,r3,255
4110c4bc:	2800021e 	bne	r5,zero,4110c4c8 <__lo0bits+0x48>
4110c4c0:	1806d23a 	srli	r3,r3,8
4110c4c4:	10800204 	addi	r2,r2,8
4110c4c8:	194003cc 	andi	r5,r3,15
4110c4cc:	2800021e 	bne	r5,zero,4110c4d8 <__lo0bits+0x58>
4110c4d0:	1806d13a 	srli	r3,r3,4
4110c4d4:	10800104 	addi	r2,r2,4
4110c4d8:	194000cc 	andi	r5,r3,3
4110c4dc:	2800021e 	bne	r5,zero,4110c4e8 <__lo0bits+0x68>
4110c4e0:	1806d0ba 	srli	r3,r3,2
4110c4e4:	10800084 	addi	r2,r2,2
4110c4e8:	1940004c 	andi	r5,r3,1
4110c4ec:	2800081e 	bne	r5,zero,4110c510 <__lo0bits+0x90>
4110c4f0:	1806d07a 	srli	r3,r3,1
4110c4f4:	1800051e 	bne	r3,zero,4110c50c <__lo0bits+0x8c>
4110c4f8:	00800804 	movi	r2,32
4110c4fc:	f800283a 	ret
4110c500:	1806d43a 	srli	r3,r3,16
4110c504:	00800404 	movi	r2,16
4110c508:	003feb06 	br	4110c4b8 <__reset+0xbb0ec4b8>
4110c50c:	10800044 	addi	r2,r2,1
4110c510:	20c00015 	stw	r3,0(r4)
4110c514:	f800283a 	ret
4110c518:	0005883a 	mov	r2,zero
4110c51c:	f800283a 	ret
4110c520:	1806d07a 	srli	r3,r3,1
4110c524:	00800044 	movi	r2,1
4110c528:	20c00015 	stw	r3,0(r4)
4110c52c:	f800283a 	ret

4110c530 <__i2b>:
4110c530:	defffd04 	addi	sp,sp,-12
4110c534:	dc000015 	stw	r16,0(sp)
4110c538:	04000044 	movi	r16,1
4110c53c:	dc400115 	stw	r17,4(sp)
4110c540:	2823883a 	mov	r17,r5
4110c544:	800b883a 	mov	r5,r16
4110c548:	dfc00215 	stw	ra,8(sp)
4110c54c:	110c1240 	call	4110c124 <_Balloc>
4110c550:	14400515 	stw	r17,20(r2)
4110c554:	14000415 	stw	r16,16(r2)
4110c558:	dfc00217 	ldw	ra,8(sp)
4110c55c:	dc400117 	ldw	r17,4(sp)
4110c560:	dc000017 	ldw	r16,0(sp)
4110c564:	dec00304 	addi	sp,sp,12
4110c568:	f800283a 	ret

4110c56c <__multiply>:
4110c56c:	defffa04 	addi	sp,sp,-24
4110c570:	dcc00315 	stw	r19,12(sp)
4110c574:	dc800215 	stw	r18,8(sp)
4110c578:	34c00417 	ldw	r19,16(r6)
4110c57c:	2c800417 	ldw	r18,16(r5)
4110c580:	dd000415 	stw	r20,16(sp)
4110c584:	dc400115 	stw	r17,4(sp)
4110c588:	dfc00515 	stw	ra,20(sp)
4110c58c:	dc000015 	stw	r16,0(sp)
4110c590:	2829883a 	mov	r20,r5
4110c594:	3023883a 	mov	r17,r6
4110c598:	94c0050e 	bge	r18,r19,4110c5b0 <__multiply+0x44>
4110c59c:	9007883a 	mov	r3,r18
4110c5a0:	3029883a 	mov	r20,r6
4110c5a4:	9825883a 	mov	r18,r19
4110c5a8:	2823883a 	mov	r17,r5
4110c5ac:	1827883a 	mov	r19,r3
4110c5b0:	a0800217 	ldw	r2,8(r20)
4110c5b4:	94e1883a 	add	r16,r18,r19
4110c5b8:	a1400117 	ldw	r5,4(r20)
4110c5bc:	1400010e 	bge	r2,r16,4110c5c4 <__multiply+0x58>
4110c5c0:	29400044 	addi	r5,r5,1
4110c5c4:	110c1240 	call	4110c124 <_Balloc>
4110c5c8:	8415883a 	add	r10,r16,r16
4110c5cc:	12c00504 	addi	r11,r2,20
4110c5d0:	5295883a 	add	r10,r10,r10
4110c5d4:	5a95883a 	add	r10,r11,r10
4110c5d8:	5807883a 	mov	r3,r11
4110c5dc:	5a80032e 	bgeu	r11,r10,4110c5ec <__multiply+0x80>
4110c5e0:	18000015 	stw	zero,0(r3)
4110c5e4:	18c00104 	addi	r3,r3,4
4110c5e8:	1abffd36 	bltu	r3,r10,4110c5e0 <__reset+0xbb0ec5e0>
4110c5ec:	9ce7883a 	add	r19,r19,r19
4110c5f0:	94a5883a 	add	r18,r18,r18
4110c5f4:	89800504 	addi	r6,r17,20
4110c5f8:	9ce7883a 	add	r19,r19,r19
4110c5fc:	a3400504 	addi	r13,r20,20
4110c600:	94a5883a 	add	r18,r18,r18
4110c604:	34d9883a 	add	r12,r6,r19
4110c608:	6c93883a 	add	r9,r13,r18
4110c60c:	3300422e 	bgeu	r6,r12,4110c718 <__multiply+0x1ac>
4110c610:	37c00017 	ldw	ra,0(r6)
4110c614:	fbffffcc 	andi	r15,ra,65535
4110c618:	78001b26 	beq	r15,zero,4110c688 <__multiply+0x11c>
4110c61c:	5811883a 	mov	r8,r11
4110c620:	681d883a 	mov	r14,r13
4110c624:	000f883a 	mov	r7,zero
4110c628:	71000017 	ldw	r4,0(r14)
4110c62c:	40c00017 	ldw	r3,0(r8)
4110c630:	73800104 	addi	r14,r14,4
4110c634:	217fffcc 	andi	r5,r4,65535
4110c638:	2bcb383a 	mul	r5,r5,r15
4110c63c:	2008d43a 	srli	r4,r4,16
4110c640:	1c7fffcc 	andi	r17,r3,65535
4110c644:	2c4b883a 	add	r5,r5,r17
4110c648:	29cb883a 	add	r5,r5,r7
4110c64c:	23c9383a 	mul	r4,r4,r15
4110c650:	1806d43a 	srli	r3,r3,16
4110c654:	280ed43a 	srli	r7,r5,16
4110c658:	297fffcc 	andi	r5,r5,65535
4110c65c:	20c7883a 	add	r3,r4,r3
4110c660:	19c7883a 	add	r3,r3,r7
4110c664:	1808943a 	slli	r4,r3,16
4110c668:	4023883a 	mov	r17,r8
4110c66c:	180ed43a 	srli	r7,r3,16
4110c670:	214ab03a 	or	r5,r4,r5
4110c674:	41400015 	stw	r5,0(r8)
4110c678:	42000104 	addi	r8,r8,4
4110c67c:	727fea36 	bltu	r14,r9,4110c628 <__reset+0xbb0ec628>
4110c680:	89c00115 	stw	r7,4(r17)
4110c684:	37c00017 	ldw	ra,0(r6)
4110c688:	f83ed43a 	srli	ra,ra,16
4110c68c:	f8001f26 	beq	ra,zero,4110c70c <__multiply+0x1a0>
4110c690:	58c00017 	ldw	r3,0(r11)
4110c694:	681d883a 	mov	r14,r13
4110c698:	581f883a 	mov	r15,r11
4110c69c:	1811883a 	mov	r8,r3
4110c6a0:	5825883a 	mov	r18,r11
4110c6a4:	000f883a 	mov	r7,zero
4110c6a8:	00000106 	br	4110c6b0 <__multiply+0x144>
4110c6ac:	8825883a 	mov	r18,r17
4110c6b0:	7140000b 	ldhu	r5,0(r14)
4110c6b4:	4010d43a 	srli	r8,r8,16
4110c6b8:	193fffcc 	andi	r4,r3,65535
4110c6bc:	2fcb383a 	mul	r5,r5,ra
4110c6c0:	7bc00104 	addi	r15,r15,4
4110c6c4:	73800104 	addi	r14,r14,4
4110c6c8:	2a0b883a 	add	r5,r5,r8
4110c6cc:	29cb883a 	add	r5,r5,r7
4110c6d0:	2806943a 	slli	r3,r5,16
4110c6d4:	94400104 	addi	r17,r18,4
4110c6d8:	280ad43a 	srli	r5,r5,16
4110c6dc:	1908b03a 	or	r4,r3,r4
4110c6e0:	793fff15 	stw	r4,-4(r15)
4110c6e4:	70ffff17 	ldw	r3,-4(r14)
4110c6e8:	8a000017 	ldw	r8,0(r17)
4110c6ec:	1806d43a 	srli	r3,r3,16
4110c6f0:	413fffcc 	andi	r4,r8,65535
4110c6f4:	1fc7383a 	mul	r3,r3,ra
4110c6f8:	1907883a 	add	r3,r3,r4
4110c6fc:	1947883a 	add	r3,r3,r5
4110c700:	180ed43a 	srli	r7,r3,16
4110c704:	727fe936 	bltu	r14,r9,4110c6ac <__reset+0xbb0ec6ac>
4110c708:	90c00115 	stw	r3,4(r18)
4110c70c:	31800104 	addi	r6,r6,4
4110c710:	5ac00104 	addi	r11,r11,4
4110c714:	333fbe36 	bltu	r6,r12,4110c610 <__reset+0xbb0ec610>
4110c718:	0400090e 	bge	zero,r16,4110c740 <__multiply+0x1d4>
4110c71c:	50ffff17 	ldw	r3,-4(r10)
4110c720:	52bfff04 	addi	r10,r10,-4
4110c724:	18000326 	beq	r3,zero,4110c734 <__multiply+0x1c8>
4110c728:	00000506 	br	4110c740 <__multiply+0x1d4>
4110c72c:	50c00017 	ldw	r3,0(r10)
4110c730:	1800031e 	bne	r3,zero,4110c740 <__multiply+0x1d4>
4110c734:	843fffc4 	addi	r16,r16,-1
4110c738:	52bfff04 	addi	r10,r10,-4
4110c73c:	803ffb1e 	bne	r16,zero,4110c72c <__reset+0xbb0ec72c>
4110c740:	14000415 	stw	r16,16(r2)
4110c744:	dfc00517 	ldw	ra,20(sp)
4110c748:	dd000417 	ldw	r20,16(sp)
4110c74c:	dcc00317 	ldw	r19,12(sp)
4110c750:	dc800217 	ldw	r18,8(sp)
4110c754:	dc400117 	ldw	r17,4(sp)
4110c758:	dc000017 	ldw	r16,0(sp)
4110c75c:	dec00604 	addi	sp,sp,24
4110c760:	f800283a 	ret

4110c764 <__pow5mult>:
4110c764:	defffa04 	addi	sp,sp,-24
4110c768:	dcc00315 	stw	r19,12(sp)
4110c76c:	dc000015 	stw	r16,0(sp)
4110c770:	dfc00515 	stw	ra,20(sp)
4110c774:	dd000415 	stw	r20,16(sp)
4110c778:	dc800215 	stw	r18,8(sp)
4110c77c:	dc400115 	stw	r17,4(sp)
4110c780:	308000cc 	andi	r2,r6,3
4110c784:	3021883a 	mov	r16,r6
4110c788:	2027883a 	mov	r19,r4
4110c78c:	10002f1e 	bne	r2,zero,4110c84c <__pow5mult+0xe8>
4110c790:	2825883a 	mov	r18,r5
4110c794:	8021d0ba 	srai	r16,r16,2
4110c798:	80001a26 	beq	r16,zero,4110c804 <__pow5mult+0xa0>
4110c79c:	9c401217 	ldw	r17,72(r19)
4110c7a0:	8800061e 	bne	r17,zero,4110c7bc <__pow5mult+0x58>
4110c7a4:	00003406 	br	4110c878 <__pow5mult+0x114>
4110c7a8:	8021d07a 	srai	r16,r16,1
4110c7ac:	80001526 	beq	r16,zero,4110c804 <__pow5mult+0xa0>
4110c7b0:	88800017 	ldw	r2,0(r17)
4110c7b4:	10001c26 	beq	r2,zero,4110c828 <__pow5mult+0xc4>
4110c7b8:	1023883a 	mov	r17,r2
4110c7bc:	8080004c 	andi	r2,r16,1
4110c7c0:	103ff926 	beq	r2,zero,4110c7a8 <__reset+0xbb0ec7a8>
4110c7c4:	880d883a 	mov	r6,r17
4110c7c8:	900b883a 	mov	r5,r18
4110c7cc:	9809883a 	mov	r4,r19
4110c7d0:	110c56c0 	call	4110c56c <__multiply>
4110c7d4:	90001b26 	beq	r18,zero,4110c844 <__pow5mult+0xe0>
4110c7d8:	91000117 	ldw	r4,4(r18)
4110c7dc:	98c01317 	ldw	r3,76(r19)
4110c7e0:	8021d07a 	srai	r16,r16,1
4110c7e4:	2109883a 	add	r4,r4,r4
4110c7e8:	2109883a 	add	r4,r4,r4
4110c7ec:	1907883a 	add	r3,r3,r4
4110c7f0:	19000017 	ldw	r4,0(r3)
4110c7f4:	91000015 	stw	r4,0(r18)
4110c7f8:	1c800015 	stw	r18,0(r3)
4110c7fc:	1025883a 	mov	r18,r2
4110c800:	803feb1e 	bne	r16,zero,4110c7b0 <__reset+0xbb0ec7b0>
4110c804:	9005883a 	mov	r2,r18
4110c808:	dfc00517 	ldw	ra,20(sp)
4110c80c:	dd000417 	ldw	r20,16(sp)
4110c810:	dcc00317 	ldw	r19,12(sp)
4110c814:	dc800217 	ldw	r18,8(sp)
4110c818:	dc400117 	ldw	r17,4(sp)
4110c81c:	dc000017 	ldw	r16,0(sp)
4110c820:	dec00604 	addi	sp,sp,24
4110c824:	f800283a 	ret
4110c828:	880d883a 	mov	r6,r17
4110c82c:	880b883a 	mov	r5,r17
4110c830:	9809883a 	mov	r4,r19
4110c834:	110c56c0 	call	4110c56c <__multiply>
4110c838:	88800015 	stw	r2,0(r17)
4110c83c:	10000015 	stw	zero,0(r2)
4110c840:	003fdd06 	br	4110c7b8 <__reset+0xbb0ec7b8>
4110c844:	1025883a 	mov	r18,r2
4110c848:	003fd706 	br	4110c7a8 <__reset+0xbb0ec7a8>
4110c84c:	10bfffc4 	addi	r2,r2,-1
4110c850:	1085883a 	add	r2,r2,r2
4110c854:	00d044b4 	movhi	r3,16658
4110c858:	18e36c04 	addi	r3,r3,-29264
4110c85c:	1085883a 	add	r2,r2,r2
4110c860:	1885883a 	add	r2,r3,r2
4110c864:	11800017 	ldw	r6,0(r2)
4110c868:	000f883a 	mov	r7,zero
4110c86c:	110c1f40 	call	4110c1f4 <__multadd>
4110c870:	1025883a 	mov	r18,r2
4110c874:	003fc706 	br	4110c794 <__reset+0xbb0ec794>
4110c878:	05000044 	movi	r20,1
4110c87c:	a00b883a 	mov	r5,r20
4110c880:	9809883a 	mov	r4,r19
4110c884:	110c1240 	call	4110c124 <_Balloc>
4110c888:	1023883a 	mov	r17,r2
4110c88c:	00809c44 	movi	r2,625
4110c890:	88800515 	stw	r2,20(r17)
4110c894:	8d000415 	stw	r20,16(r17)
4110c898:	9c401215 	stw	r17,72(r19)
4110c89c:	88000015 	stw	zero,0(r17)
4110c8a0:	003fc606 	br	4110c7bc <__reset+0xbb0ec7bc>

4110c8a4 <__lshift>:
4110c8a4:	defff904 	addi	sp,sp,-28
4110c8a8:	dd400515 	stw	r21,20(sp)
4110c8ac:	dcc00315 	stw	r19,12(sp)
4110c8b0:	302bd17a 	srai	r21,r6,5
4110c8b4:	2cc00417 	ldw	r19,16(r5)
4110c8b8:	28800217 	ldw	r2,8(r5)
4110c8bc:	dd000415 	stw	r20,16(sp)
4110c8c0:	ace7883a 	add	r19,r21,r19
4110c8c4:	dc800215 	stw	r18,8(sp)
4110c8c8:	dc400115 	stw	r17,4(sp)
4110c8cc:	dc000015 	stw	r16,0(sp)
4110c8d0:	dfc00615 	stw	ra,24(sp)
4110c8d4:	9c000044 	addi	r16,r19,1
4110c8d8:	2823883a 	mov	r17,r5
4110c8dc:	3029883a 	mov	r20,r6
4110c8e0:	2025883a 	mov	r18,r4
4110c8e4:	29400117 	ldw	r5,4(r5)
4110c8e8:	1400030e 	bge	r2,r16,4110c8f8 <__lshift+0x54>
4110c8ec:	1085883a 	add	r2,r2,r2
4110c8f0:	29400044 	addi	r5,r5,1
4110c8f4:	143ffd16 	blt	r2,r16,4110c8ec <__reset+0xbb0ec8ec>
4110c8f8:	9009883a 	mov	r4,r18
4110c8fc:	110c1240 	call	4110c124 <_Balloc>
4110c900:	10c00504 	addi	r3,r2,20
4110c904:	0540070e 	bge	zero,r21,4110c924 <__lshift+0x80>
4110c908:	ad6b883a 	add	r21,r21,r21
4110c90c:	ad6b883a 	add	r21,r21,r21
4110c910:	1809883a 	mov	r4,r3
4110c914:	1d47883a 	add	r3,r3,r21
4110c918:	20000015 	stw	zero,0(r4)
4110c91c:	21000104 	addi	r4,r4,4
4110c920:	193ffd1e 	bne	r3,r4,4110c918 <__reset+0xbb0ec918>
4110c924:	8a000417 	ldw	r8,16(r17)
4110c928:	89000504 	addi	r4,r17,20
4110c92c:	a18007cc 	andi	r6,r20,31
4110c930:	4211883a 	add	r8,r8,r8
4110c934:	4211883a 	add	r8,r8,r8
4110c938:	2211883a 	add	r8,r4,r8
4110c93c:	30002326 	beq	r6,zero,4110c9cc <__lshift+0x128>
4110c940:	02400804 	movi	r9,32
4110c944:	4993c83a 	sub	r9,r9,r6
4110c948:	000b883a 	mov	r5,zero
4110c94c:	21c00017 	ldw	r7,0(r4)
4110c950:	1815883a 	mov	r10,r3
4110c954:	18c00104 	addi	r3,r3,4
4110c958:	398e983a 	sll	r7,r7,r6
4110c95c:	21000104 	addi	r4,r4,4
4110c960:	394ab03a 	or	r5,r7,r5
4110c964:	197fff15 	stw	r5,-4(r3)
4110c968:	217fff17 	ldw	r5,-4(r4)
4110c96c:	2a4ad83a 	srl	r5,r5,r9
4110c970:	223ff636 	bltu	r4,r8,4110c94c <__reset+0xbb0ec94c>
4110c974:	51400115 	stw	r5,4(r10)
4110c978:	28001a1e 	bne	r5,zero,4110c9e4 <__lshift+0x140>
4110c97c:	843fffc4 	addi	r16,r16,-1
4110c980:	14000415 	stw	r16,16(r2)
4110c984:	88000826 	beq	r17,zero,4110c9a8 <__lshift+0x104>
4110c988:	89000117 	ldw	r4,4(r17)
4110c98c:	90c01317 	ldw	r3,76(r18)
4110c990:	2109883a 	add	r4,r4,r4
4110c994:	2109883a 	add	r4,r4,r4
4110c998:	1907883a 	add	r3,r3,r4
4110c99c:	19000017 	ldw	r4,0(r3)
4110c9a0:	89000015 	stw	r4,0(r17)
4110c9a4:	1c400015 	stw	r17,0(r3)
4110c9a8:	dfc00617 	ldw	ra,24(sp)
4110c9ac:	dd400517 	ldw	r21,20(sp)
4110c9b0:	dd000417 	ldw	r20,16(sp)
4110c9b4:	dcc00317 	ldw	r19,12(sp)
4110c9b8:	dc800217 	ldw	r18,8(sp)
4110c9bc:	dc400117 	ldw	r17,4(sp)
4110c9c0:	dc000017 	ldw	r16,0(sp)
4110c9c4:	dec00704 	addi	sp,sp,28
4110c9c8:	f800283a 	ret
4110c9cc:	21400017 	ldw	r5,0(r4)
4110c9d0:	18c00104 	addi	r3,r3,4
4110c9d4:	21000104 	addi	r4,r4,4
4110c9d8:	197fff15 	stw	r5,-4(r3)
4110c9dc:	223ffb36 	bltu	r4,r8,4110c9cc <__reset+0xbb0ec9cc>
4110c9e0:	003fe606 	br	4110c97c <__reset+0xbb0ec97c>
4110c9e4:	9c000084 	addi	r16,r19,2
4110c9e8:	003fe406 	br	4110c97c <__reset+0xbb0ec97c>

4110c9ec <__mcmp>:
4110c9ec:	20800417 	ldw	r2,16(r4)
4110c9f0:	28c00417 	ldw	r3,16(r5)
4110c9f4:	10c5c83a 	sub	r2,r2,r3
4110c9f8:	1000111e 	bne	r2,zero,4110ca40 <__mcmp+0x54>
4110c9fc:	18c7883a 	add	r3,r3,r3
4110ca00:	18c7883a 	add	r3,r3,r3
4110ca04:	21000504 	addi	r4,r4,20
4110ca08:	29400504 	addi	r5,r5,20
4110ca0c:	20c5883a 	add	r2,r4,r3
4110ca10:	28cb883a 	add	r5,r5,r3
4110ca14:	00000106 	br	4110ca1c <__mcmp+0x30>
4110ca18:	20800a2e 	bgeu	r4,r2,4110ca44 <__mcmp+0x58>
4110ca1c:	10bfff04 	addi	r2,r2,-4
4110ca20:	297fff04 	addi	r5,r5,-4
4110ca24:	11800017 	ldw	r6,0(r2)
4110ca28:	28c00017 	ldw	r3,0(r5)
4110ca2c:	30fffa26 	beq	r6,r3,4110ca18 <__reset+0xbb0eca18>
4110ca30:	30c00236 	bltu	r6,r3,4110ca3c <__mcmp+0x50>
4110ca34:	00800044 	movi	r2,1
4110ca38:	f800283a 	ret
4110ca3c:	00bfffc4 	movi	r2,-1
4110ca40:	f800283a 	ret
4110ca44:	0005883a 	mov	r2,zero
4110ca48:	f800283a 	ret

4110ca4c <__mdiff>:
4110ca4c:	28c00417 	ldw	r3,16(r5)
4110ca50:	30800417 	ldw	r2,16(r6)
4110ca54:	defffa04 	addi	sp,sp,-24
4110ca58:	dcc00315 	stw	r19,12(sp)
4110ca5c:	dc800215 	stw	r18,8(sp)
4110ca60:	dfc00515 	stw	ra,20(sp)
4110ca64:	dd000415 	stw	r20,16(sp)
4110ca68:	dc400115 	stw	r17,4(sp)
4110ca6c:	dc000015 	stw	r16,0(sp)
4110ca70:	1887c83a 	sub	r3,r3,r2
4110ca74:	2825883a 	mov	r18,r5
4110ca78:	3027883a 	mov	r19,r6
4110ca7c:	1800141e 	bne	r3,zero,4110cad0 <__mdiff+0x84>
4110ca80:	1085883a 	add	r2,r2,r2
4110ca84:	1085883a 	add	r2,r2,r2
4110ca88:	2a000504 	addi	r8,r5,20
4110ca8c:	34000504 	addi	r16,r6,20
4110ca90:	4087883a 	add	r3,r8,r2
4110ca94:	8085883a 	add	r2,r16,r2
4110ca98:	00000106 	br	4110caa0 <__mdiff+0x54>
4110ca9c:	40c0592e 	bgeu	r8,r3,4110cc04 <__mdiff+0x1b8>
4110caa0:	18ffff04 	addi	r3,r3,-4
4110caa4:	10bfff04 	addi	r2,r2,-4
4110caa8:	19c00017 	ldw	r7,0(r3)
4110caac:	11400017 	ldw	r5,0(r2)
4110cab0:	397ffa26 	beq	r7,r5,4110ca9c <__reset+0xbb0eca9c>
4110cab4:	3940592e 	bgeu	r7,r5,4110cc1c <__mdiff+0x1d0>
4110cab8:	9005883a 	mov	r2,r18
4110cabc:	4023883a 	mov	r17,r8
4110cac0:	9825883a 	mov	r18,r19
4110cac4:	05000044 	movi	r20,1
4110cac8:	1027883a 	mov	r19,r2
4110cacc:	00000406 	br	4110cae0 <__mdiff+0x94>
4110cad0:	18005616 	blt	r3,zero,4110cc2c <__mdiff+0x1e0>
4110cad4:	34400504 	addi	r17,r6,20
4110cad8:	2c000504 	addi	r16,r5,20
4110cadc:	0029883a 	mov	r20,zero
4110cae0:	91400117 	ldw	r5,4(r18)
4110cae4:	110c1240 	call	4110c124 <_Balloc>
4110cae8:	92400417 	ldw	r9,16(r18)
4110caec:	9b000417 	ldw	r12,16(r19)
4110caf0:	12c00504 	addi	r11,r2,20
4110caf4:	4a51883a 	add	r8,r9,r9
4110caf8:	6319883a 	add	r12,r12,r12
4110cafc:	4211883a 	add	r8,r8,r8
4110cb00:	6319883a 	add	r12,r12,r12
4110cb04:	15000315 	stw	r20,12(r2)
4110cb08:	8211883a 	add	r8,r16,r8
4110cb0c:	8b19883a 	add	r12,r17,r12
4110cb10:	0007883a 	mov	r3,zero
4110cb14:	81400017 	ldw	r5,0(r16)
4110cb18:	89c00017 	ldw	r7,0(r17)
4110cb1c:	59800104 	addi	r6,r11,4
4110cb20:	293fffcc 	andi	r4,r5,65535
4110cb24:	20c7883a 	add	r3,r4,r3
4110cb28:	393fffcc 	andi	r4,r7,65535
4110cb2c:	1909c83a 	sub	r4,r3,r4
4110cb30:	280ad43a 	srli	r5,r5,16
4110cb34:	380ed43a 	srli	r7,r7,16
4110cb38:	2007d43a 	srai	r3,r4,16
4110cb3c:	213fffcc 	andi	r4,r4,65535
4110cb40:	29cbc83a 	sub	r5,r5,r7
4110cb44:	28c7883a 	add	r3,r5,r3
4110cb48:	180a943a 	slli	r5,r3,16
4110cb4c:	8c400104 	addi	r17,r17,4
4110cb50:	84000104 	addi	r16,r16,4
4110cb54:	2908b03a 	or	r4,r5,r4
4110cb58:	59000015 	stw	r4,0(r11)
4110cb5c:	1807d43a 	srai	r3,r3,16
4110cb60:	3015883a 	mov	r10,r6
4110cb64:	3017883a 	mov	r11,r6
4110cb68:	8b3fea36 	bltu	r17,r12,4110cb14 <__reset+0xbb0ecb14>
4110cb6c:	8200162e 	bgeu	r16,r8,4110cbc8 <__mdiff+0x17c>
4110cb70:	8017883a 	mov	r11,r16
4110cb74:	59400017 	ldw	r5,0(r11)
4110cb78:	31800104 	addi	r6,r6,4
4110cb7c:	5ac00104 	addi	r11,r11,4
4110cb80:	293fffcc 	andi	r4,r5,65535
4110cb84:	20c7883a 	add	r3,r4,r3
4110cb88:	280ed43a 	srli	r7,r5,16
4110cb8c:	180bd43a 	srai	r5,r3,16
4110cb90:	193fffcc 	andi	r4,r3,65535
4110cb94:	3947883a 	add	r3,r7,r5
4110cb98:	180a943a 	slli	r5,r3,16
4110cb9c:	1807d43a 	srai	r3,r3,16
4110cba0:	2908b03a 	or	r4,r5,r4
4110cba4:	313fff15 	stw	r4,-4(r6)
4110cba8:	5a3ff236 	bltu	r11,r8,4110cb74 <__reset+0xbb0ecb74>
4110cbac:	0406303a 	nor	r3,zero,r16
4110cbb0:	1a07883a 	add	r3,r3,r8
4110cbb4:	1806d0ba 	srli	r3,r3,2
4110cbb8:	18c00044 	addi	r3,r3,1
4110cbbc:	18c7883a 	add	r3,r3,r3
4110cbc0:	18c7883a 	add	r3,r3,r3
4110cbc4:	50d5883a 	add	r10,r10,r3
4110cbc8:	50ffff04 	addi	r3,r10,-4
4110cbcc:	2000041e 	bne	r4,zero,4110cbe0 <__mdiff+0x194>
4110cbd0:	18ffff04 	addi	r3,r3,-4
4110cbd4:	19000017 	ldw	r4,0(r3)
4110cbd8:	4a7fffc4 	addi	r9,r9,-1
4110cbdc:	203ffc26 	beq	r4,zero,4110cbd0 <__reset+0xbb0ecbd0>
4110cbe0:	12400415 	stw	r9,16(r2)
4110cbe4:	dfc00517 	ldw	ra,20(sp)
4110cbe8:	dd000417 	ldw	r20,16(sp)
4110cbec:	dcc00317 	ldw	r19,12(sp)
4110cbf0:	dc800217 	ldw	r18,8(sp)
4110cbf4:	dc400117 	ldw	r17,4(sp)
4110cbf8:	dc000017 	ldw	r16,0(sp)
4110cbfc:	dec00604 	addi	sp,sp,24
4110cc00:	f800283a 	ret
4110cc04:	000b883a 	mov	r5,zero
4110cc08:	110c1240 	call	4110c124 <_Balloc>
4110cc0c:	00c00044 	movi	r3,1
4110cc10:	10c00415 	stw	r3,16(r2)
4110cc14:	10000515 	stw	zero,20(r2)
4110cc18:	003ff206 	br	4110cbe4 <__reset+0xbb0ecbe4>
4110cc1c:	8023883a 	mov	r17,r16
4110cc20:	0029883a 	mov	r20,zero
4110cc24:	4021883a 	mov	r16,r8
4110cc28:	003fad06 	br	4110cae0 <__reset+0xbb0ecae0>
4110cc2c:	9005883a 	mov	r2,r18
4110cc30:	94400504 	addi	r17,r18,20
4110cc34:	9c000504 	addi	r16,r19,20
4110cc38:	9825883a 	mov	r18,r19
4110cc3c:	05000044 	movi	r20,1
4110cc40:	1027883a 	mov	r19,r2
4110cc44:	003fa606 	br	4110cae0 <__reset+0xbb0ecae0>

4110cc48 <__ulp>:
4110cc48:	295ffc2c 	andhi	r5,r5,32752
4110cc4c:	00bf3034 	movhi	r2,64704
4110cc50:	2887883a 	add	r3,r5,r2
4110cc54:	00c0020e 	bge	zero,r3,4110cc60 <__ulp+0x18>
4110cc58:	0005883a 	mov	r2,zero
4110cc5c:	f800283a 	ret
4110cc60:	00c7c83a 	sub	r3,zero,r3
4110cc64:	1807d53a 	srai	r3,r3,20
4110cc68:	008004c4 	movi	r2,19
4110cc6c:	10c00b0e 	bge	r2,r3,4110cc9c <__ulp+0x54>
4110cc70:	18bffb04 	addi	r2,r3,-20
4110cc74:	01000784 	movi	r4,30
4110cc78:	0007883a 	mov	r3,zero
4110cc7c:	20800516 	blt	r4,r2,4110cc94 <__ulp+0x4c>
4110cc80:	010007c4 	movi	r4,31
4110cc84:	2089c83a 	sub	r4,r4,r2
4110cc88:	00800044 	movi	r2,1
4110cc8c:	1104983a 	sll	r2,r2,r4
4110cc90:	f800283a 	ret
4110cc94:	00800044 	movi	r2,1
4110cc98:	f800283a 	ret
4110cc9c:	01400234 	movhi	r5,8
4110cca0:	28c7d83a 	sra	r3,r5,r3
4110cca4:	0005883a 	mov	r2,zero
4110cca8:	f800283a 	ret

4110ccac <__b2d>:
4110ccac:	defffa04 	addi	sp,sp,-24
4110ccb0:	dc000015 	stw	r16,0(sp)
4110ccb4:	24000417 	ldw	r16,16(r4)
4110ccb8:	dc400115 	stw	r17,4(sp)
4110ccbc:	24400504 	addi	r17,r4,20
4110ccc0:	8421883a 	add	r16,r16,r16
4110ccc4:	8421883a 	add	r16,r16,r16
4110ccc8:	8c21883a 	add	r16,r17,r16
4110cccc:	dc800215 	stw	r18,8(sp)
4110ccd0:	84bfff17 	ldw	r18,-4(r16)
4110ccd4:	dd000415 	stw	r20,16(sp)
4110ccd8:	dcc00315 	stw	r19,12(sp)
4110ccdc:	9009883a 	mov	r4,r18
4110cce0:	2829883a 	mov	r20,r5
4110cce4:	dfc00515 	stw	ra,20(sp)
4110cce8:	110c4180 	call	4110c418 <__hi0bits>
4110ccec:	00c00804 	movi	r3,32
4110ccf0:	1889c83a 	sub	r4,r3,r2
4110ccf4:	a1000015 	stw	r4,0(r20)
4110ccf8:	01000284 	movi	r4,10
4110ccfc:	84ffff04 	addi	r19,r16,-4
4110cd00:	20801216 	blt	r4,r2,4110cd4c <__b2d+0xa0>
4110cd04:	018002c4 	movi	r6,11
4110cd08:	308dc83a 	sub	r6,r6,r2
4110cd0c:	9186d83a 	srl	r3,r18,r6
4110cd10:	18cffc34 	orhi	r3,r3,16368
4110cd14:	8cc0212e 	bgeu	r17,r19,4110cd9c <__b2d+0xf0>
4110cd18:	813ffe17 	ldw	r4,-8(r16)
4110cd1c:	218cd83a 	srl	r6,r4,r6
4110cd20:	10800544 	addi	r2,r2,21
4110cd24:	9084983a 	sll	r2,r18,r2
4110cd28:	1184b03a 	or	r2,r2,r6
4110cd2c:	dfc00517 	ldw	ra,20(sp)
4110cd30:	dd000417 	ldw	r20,16(sp)
4110cd34:	dcc00317 	ldw	r19,12(sp)
4110cd38:	dc800217 	ldw	r18,8(sp)
4110cd3c:	dc400117 	ldw	r17,4(sp)
4110cd40:	dc000017 	ldw	r16,0(sp)
4110cd44:	dec00604 	addi	sp,sp,24
4110cd48:	f800283a 	ret
4110cd4c:	8cc00f2e 	bgeu	r17,r19,4110cd8c <__b2d+0xe0>
4110cd50:	117ffd44 	addi	r5,r2,-11
4110cd54:	80bffe17 	ldw	r2,-8(r16)
4110cd58:	28000e26 	beq	r5,zero,4110cd94 <__b2d+0xe8>
4110cd5c:	1949c83a 	sub	r4,r3,r5
4110cd60:	9164983a 	sll	r18,r18,r5
4110cd64:	1106d83a 	srl	r3,r2,r4
4110cd68:	81bffe04 	addi	r6,r16,-8
4110cd6c:	948ffc34 	orhi	r18,r18,16368
4110cd70:	90c6b03a 	or	r3,r18,r3
4110cd74:	89800e2e 	bgeu	r17,r6,4110cdb0 <__b2d+0x104>
4110cd78:	81bffd17 	ldw	r6,-12(r16)
4110cd7c:	1144983a 	sll	r2,r2,r5
4110cd80:	310ad83a 	srl	r5,r6,r4
4110cd84:	2884b03a 	or	r2,r5,r2
4110cd88:	003fe806 	br	4110cd2c <__reset+0xbb0ecd2c>
4110cd8c:	10bffd44 	addi	r2,r2,-11
4110cd90:	1000041e 	bne	r2,zero,4110cda4 <__b2d+0xf8>
4110cd94:	90cffc34 	orhi	r3,r18,16368
4110cd98:	003fe406 	br	4110cd2c <__reset+0xbb0ecd2c>
4110cd9c:	000d883a 	mov	r6,zero
4110cda0:	003fdf06 	br	4110cd20 <__reset+0xbb0ecd20>
4110cda4:	90a4983a 	sll	r18,r18,r2
4110cda8:	0005883a 	mov	r2,zero
4110cdac:	003ff906 	br	4110cd94 <__reset+0xbb0ecd94>
4110cdb0:	1144983a 	sll	r2,r2,r5
4110cdb4:	003fdd06 	br	4110cd2c <__reset+0xbb0ecd2c>

4110cdb8 <__d2b>:
4110cdb8:	defff804 	addi	sp,sp,-32
4110cdbc:	dc000215 	stw	r16,8(sp)
4110cdc0:	3021883a 	mov	r16,r6
4110cdc4:	dc400315 	stw	r17,12(sp)
4110cdc8:	8022907a 	slli	r17,r16,1
4110cdcc:	dd000615 	stw	r20,24(sp)
4110cdd0:	2829883a 	mov	r20,r5
4110cdd4:	01400044 	movi	r5,1
4110cdd8:	dcc00515 	stw	r19,20(sp)
4110cddc:	dc800415 	stw	r18,16(sp)
4110cde0:	dfc00715 	stw	ra,28(sp)
4110cde4:	3825883a 	mov	r18,r7
4110cde8:	8822d57a 	srli	r17,r17,21
4110cdec:	110c1240 	call	4110c124 <_Balloc>
4110cdf0:	1027883a 	mov	r19,r2
4110cdf4:	00800434 	movhi	r2,16
4110cdf8:	10bfffc4 	addi	r2,r2,-1
4110cdfc:	808c703a 	and	r6,r16,r2
4110ce00:	88000126 	beq	r17,zero,4110ce08 <__d2b+0x50>
4110ce04:	31800434 	orhi	r6,r6,16
4110ce08:	d9800015 	stw	r6,0(sp)
4110ce0c:	a0002426 	beq	r20,zero,4110cea0 <__d2b+0xe8>
4110ce10:	d9000104 	addi	r4,sp,4
4110ce14:	dd000115 	stw	r20,4(sp)
4110ce18:	110c4800 	call	4110c480 <__lo0bits>
4110ce1c:	d8c00017 	ldw	r3,0(sp)
4110ce20:	10002f1e 	bne	r2,zero,4110cee0 <__d2b+0x128>
4110ce24:	d9000117 	ldw	r4,4(sp)
4110ce28:	99000515 	stw	r4,20(r19)
4110ce2c:	1821003a 	cmpeq	r16,r3,zero
4110ce30:	01000084 	movi	r4,2
4110ce34:	2421c83a 	sub	r16,r4,r16
4110ce38:	98c00615 	stw	r3,24(r19)
4110ce3c:	9c000415 	stw	r16,16(r19)
4110ce40:	88001f1e 	bne	r17,zero,4110cec0 <__d2b+0x108>
4110ce44:	10bef384 	addi	r2,r2,-1074
4110ce48:	90800015 	stw	r2,0(r18)
4110ce4c:	00900034 	movhi	r2,16384
4110ce50:	10bfffc4 	addi	r2,r2,-1
4110ce54:	8085883a 	add	r2,r16,r2
4110ce58:	1085883a 	add	r2,r2,r2
4110ce5c:	1085883a 	add	r2,r2,r2
4110ce60:	9885883a 	add	r2,r19,r2
4110ce64:	11000517 	ldw	r4,20(r2)
4110ce68:	8020917a 	slli	r16,r16,5
4110ce6c:	110c4180 	call	4110c418 <__hi0bits>
4110ce70:	d8c00817 	ldw	r3,32(sp)
4110ce74:	8085c83a 	sub	r2,r16,r2
4110ce78:	18800015 	stw	r2,0(r3)
4110ce7c:	9805883a 	mov	r2,r19
4110ce80:	dfc00717 	ldw	ra,28(sp)
4110ce84:	dd000617 	ldw	r20,24(sp)
4110ce88:	dcc00517 	ldw	r19,20(sp)
4110ce8c:	dc800417 	ldw	r18,16(sp)
4110ce90:	dc400317 	ldw	r17,12(sp)
4110ce94:	dc000217 	ldw	r16,8(sp)
4110ce98:	dec00804 	addi	sp,sp,32
4110ce9c:	f800283a 	ret
4110cea0:	d809883a 	mov	r4,sp
4110cea4:	110c4800 	call	4110c480 <__lo0bits>
4110cea8:	d8c00017 	ldw	r3,0(sp)
4110ceac:	04000044 	movi	r16,1
4110ceb0:	9c000415 	stw	r16,16(r19)
4110ceb4:	98c00515 	stw	r3,20(r19)
4110ceb8:	10800804 	addi	r2,r2,32
4110cebc:	883fe126 	beq	r17,zero,4110ce44 <__reset+0xbb0ece44>
4110cec0:	00c00d44 	movi	r3,53
4110cec4:	8c7ef344 	addi	r17,r17,-1075
4110cec8:	88a3883a 	add	r17,r17,r2
4110cecc:	1885c83a 	sub	r2,r3,r2
4110ced0:	d8c00817 	ldw	r3,32(sp)
4110ced4:	94400015 	stw	r17,0(r18)
4110ced8:	18800015 	stw	r2,0(r3)
4110cedc:	003fe706 	br	4110ce7c <__reset+0xbb0ece7c>
4110cee0:	01000804 	movi	r4,32
4110cee4:	2089c83a 	sub	r4,r4,r2
4110cee8:	1908983a 	sll	r4,r3,r4
4110ceec:	d9400117 	ldw	r5,4(sp)
4110cef0:	1886d83a 	srl	r3,r3,r2
4110cef4:	2148b03a 	or	r4,r4,r5
4110cef8:	99000515 	stw	r4,20(r19)
4110cefc:	d8c00015 	stw	r3,0(sp)
4110cf00:	003fca06 	br	4110ce2c <__reset+0xbb0ece2c>

4110cf04 <__ratio>:
4110cf04:	defff904 	addi	sp,sp,-28
4110cf08:	dc400315 	stw	r17,12(sp)
4110cf0c:	2823883a 	mov	r17,r5
4110cf10:	d9400104 	addi	r5,sp,4
4110cf14:	dfc00615 	stw	ra,24(sp)
4110cf18:	dcc00515 	stw	r19,20(sp)
4110cf1c:	dc800415 	stw	r18,16(sp)
4110cf20:	2027883a 	mov	r19,r4
4110cf24:	dc000215 	stw	r16,8(sp)
4110cf28:	110ccac0 	call	4110ccac <__b2d>
4110cf2c:	d80b883a 	mov	r5,sp
4110cf30:	8809883a 	mov	r4,r17
4110cf34:	1025883a 	mov	r18,r2
4110cf38:	1821883a 	mov	r16,r3
4110cf3c:	110ccac0 	call	4110ccac <__b2d>
4110cf40:	8a000417 	ldw	r8,16(r17)
4110cf44:	99000417 	ldw	r4,16(r19)
4110cf48:	d9400117 	ldw	r5,4(sp)
4110cf4c:	2209c83a 	sub	r4,r4,r8
4110cf50:	2010917a 	slli	r8,r4,5
4110cf54:	d9000017 	ldw	r4,0(sp)
4110cf58:	2909c83a 	sub	r4,r5,r4
4110cf5c:	4109883a 	add	r4,r8,r4
4110cf60:	01000e0e 	bge	zero,r4,4110cf9c <__ratio+0x98>
4110cf64:	2008953a 	slli	r4,r4,20
4110cf68:	2421883a 	add	r16,r4,r16
4110cf6c:	100d883a 	mov	r6,r2
4110cf70:	180f883a 	mov	r7,r3
4110cf74:	9009883a 	mov	r4,r18
4110cf78:	800b883a 	mov	r5,r16
4110cf7c:	1110f580 	call	41110f58 <__divdf3>
4110cf80:	dfc00617 	ldw	ra,24(sp)
4110cf84:	dcc00517 	ldw	r19,20(sp)
4110cf88:	dc800417 	ldw	r18,16(sp)
4110cf8c:	dc400317 	ldw	r17,12(sp)
4110cf90:	dc000217 	ldw	r16,8(sp)
4110cf94:	dec00704 	addi	sp,sp,28
4110cf98:	f800283a 	ret
4110cf9c:	2008953a 	slli	r4,r4,20
4110cfa0:	1907c83a 	sub	r3,r3,r4
4110cfa4:	003ff106 	br	4110cf6c <__reset+0xbb0ecf6c>

4110cfa8 <_mprec_log10>:
4110cfa8:	defffe04 	addi	sp,sp,-8
4110cfac:	dc000015 	stw	r16,0(sp)
4110cfb0:	dfc00115 	stw	ra,4(sp)
4110cfb4:	008005c4 	movi	r2,23
4110cfb8:	2021883a 	mov	r16,r4
4110cfbc:	11000d0e 	bge	r2,r4,4110cff4 <_mprec_log10+0x4c>
4110cfc0:	0005883a 	mov	r2,zero
4110cfc4:	00cffc34 	movhi	r3,16368
4110cfc8:	843fffc4 	addi	r16,r16,-1
4110cfcc:	000d883a 	mov	r6,zero
4110cfd0:	01d00934 	movhi	r7,16420
4110cfd4:	1009883a 	mov	r4,r2
4110cfd8:	180b883a 	mov	r5,r3
4110cfdc:	11058380 	call	41105838 <__muldf3>
4110cfe0:	803ff91e 	bne	r16,zero,4110cfc8 <__reset+0xbb0ecfc8>
4110cfe4:	dfc00117 	ldw	ra,4(sp)
4110cfe8:	dc000017 	ldw	r16,0(sp)
4110cfec:	dec00204 	addi	sp,sp,8
4110cff0:	f800283a 	ret
4110cff4:	202090fa 	slli	r16,r4,3
4110cff8:	009044b4 	movhi	r2,16658
4110cffc:	10a38304 	addi	r2,r2,-29172
4110d000:	1421883a 	add	r16,r2,r16
4110d004:	80800017 	ldw	r2,0(r16)
4110d008:	80c00117 	ldw	r3,4(r16)
4110d00c:	dfc00117 	ldw	ra,4(sp)
4110d010:	dc000017 	ldw	r16,0(sp)
4110d014:	dec00204 	addi	sp,sp,8
4110d018:	f800283a 	ret

4110d01c <__copybits>:
4110d01c:	297fffc4 	addi	r5,r5,-1
4110d020:	280fd17a 	srai	r7,r5,5
4110d024:	30c00417 	ldw	r3,16(r6)
4110d028:	30800504 	addi	r2,r6,20
4110d02c:	39c00044 	addi	r7,r7,1
4110d030:	18c7883a 	add	r3,r3,r3
4110d034:	39cf883a 	add	r7,r7,r7
4110d038:	18c7883a 	add	r3,r3,r3
4110d03c:	39cf883a 	add	r7,r7,r7
4110d040:	10c7883a 	add	r3,r2,r3
4110d044:	21cf883a 	add	r7,r4,r7
4110d048:	10c00d2e 	bgeu	r2,r3,4110d080 <__copybits+0x64>
4110d04c:	200b883a 	mov	r5,r4
4110d050:	12000017 	ldw	r8,0(r2)
4110d054:	29400104 	addi	r5,r5,4
4110d058:	10800104 	addi	r2,r2,4
4110d05c:	2a3fff15 	stw	r8,-4(r5)
4110d060:	10fffb36 	bltu	r2,r3,4110d050 <__reset+0xbb0ed050>
4110d064:	1985c83a 	sub	r2,r3,r6
4110d068:	10bffac4 	addi	r2,r2,-21
4110d06c:	1004d0ba 	srli	r2,r2,2
4110d070:	10800044 	addi	r2,r2,1
4110d074:	1085883a 	add	r2,r2,r2
4110d078:	1085883a 	add	r2,r2,r2
4110d07c:	2089883a 	add	r4,r4,r2
4110d080:	21c0032e 	bgeu	r4,r7,4110d090 <__copybits+0x74>
4110d084:	20000015 	stw	zero,0(r4)
4110d088:	21000104 	addi	r4,r4,4
4110d08c:	21fffd36 	bltu	r4,r7,4110d084 <__reset+0xbb0ed084>
4110d090:	f800283a 	ret

4110d094 <__any_on>:
4110d094:	20c00417 	ldw	r3,16(r4)
4110d098:	2805d17a 	srai	r2,r5,5
4110d09c:	21000504 	addi	r4,r4,20
4110d0a0:	18800d0e 	bge	r3,r2,4110d0d8 <__any_on+0x44>
4110d0a4:	18c7883a 	add	r3,r3,r3
4110d0a8:	18c7883a 	add	r3,r3,r3
4110d0ac:	20c7883a 	add	r3,r4,r3
4110d0b0:	20c0192e 	bgeu	r4,r3,4110d118 <__any_on+0x84>
4110d0b4:	18bfff17 	ldw	r2,-4(r3)
4110d0b8:	18ffff04 	addi	r3,r3,-4
4110d0bc:	1000041e 	bne	r2,zero,4110d0d0 <__any_on+0x3c>
4110d0c0:	20c0142e 	bgeu	r4,r3,4110d114 <__any_on+0x80>
4110d0c4:	18ffff04 	addi	r3,r3,-4
4110d0c8:	19400017 	ldw	r5,0(r3)
4110d0cc:	283ffc26 	beq	r5,zero,4110d0c0 <__reset+0xbb0ed0c0>
4110d0d0:	00800044 	movi	r2,1
4110d0d4:	f800283a 	ret
4110d0d8:	10c00a0e 	bge	r2,r3,4110d104 <__any_on+0x70>
4110d0dc:	1085883a 	add	r2,r2,r2
4110d0e0:	1085883a 	add	r2,r2,r2
4110d0e4:	294007cc 	andi	r5,r5,31
4110d0e8:	2087883a 	add	r3,r4,r2
4110d0ec:	283ff026 	beq	r5,zero,4110d0b0 <__reset+0xbb0ed0b0>
4110d0f0:	19800017 	ldw	r6,0(r3)
4110d0f4:	3144d83a 	srl	r2,r6,r5
4110d0f8:	114a983a 	sll	r5,r2,r5
4110d0fc:	317ff41e 	bne	r6,r5,4110d0d0 <__reset+0xbb0ed0d0>
4110d100:	003feb06 	br	4110d0b0 <__reset+0xbb0ed0b0>
4110d104:	1085883a 	add	r2,r2,r2
4110d108:	1085883a 	add	r2,r2,r2
4110d10c:	2087883a 	add	r3,r4,r2
4110d110:	003fe706 	br	4110d0b0 <__reset+0xbb0ed0b0>
4110d114:	f800283a 	ret
4110d118:	0005883a 	mov	r2,zero
4110d11c:	f800283a 	ret

4110d120 <_putc_r>:
4110d120:	defffc04 	addi	sp,sp,-16
4110d124:	dc000215 	stw	r16,8(sp)
4110d128:	dfc00315 	stw	ra,12(sp)
4110d12c:	2021883a 	mov	r16,r4
4110d130:	20000226 	beq	r4,zero,4110d13c <_putc_r+0x1c>
4110d134:	20800e17 	ldw	r2,56(r4)
4110d138:	10001b26 	beq	r2,zero,4110d1a8 <_putc_r+0x88>
4110d13c:	30800217 	ldw	r2,8(r6)
4110d140:	10bfffc4 	addi	r2,r2,-1
4110d144:	30800215 	stw	r2,8(r6)
4110d148:	10000a16 	blt	r2,zero,4110d174 <_putc_r+0x54>
4110d14c:	30800017 	ldw	r2,0(r6)
4110d150:	11400005 	stb	r5,0(r2)
4110d154:	30800017 	ldw	r2,0(r6)
4110d158:	10c00044 	addi	r3,r2,1
4110d15c:	30c00015 	stw	r3,0(r6)
4110d160:	10800003 	ldbu	r2,0(r2)
4110d164:	dfc00317 	ldw	ra,12(sp)
4110d168:	dc000217 	ldw	r16,8(sp)
4110d16c:	dec00404 	addi	sp,sp,16
4110d170:	f800283a 	ret
4110d174:	30c00617 	ldw	r3,24(r6)
4110d178:	10c00616 	blt	r2,r3,4110d194 <_putc_r+0x74>
4110d17c:	30800017 	ldw	r2,0(r6)
4110d180:	00c00284 	movi	r3,10
4110d184:	11400005 	stb	r5,0(r2)
4110d188:	30800017 	ldw	r2,0(r6)
4110d18c:	11400003 	ldbu	r5,0(r2)
4110d190:	28fff11e 	bne	r5,r3,4110d158 <__reset+0xbb0ed158>
4110d194:	8009883a 	mov	r4,r16
4110d198:	dfc00317 	ldw	ra,12(sp)
4110d19c:	dc000217 	ldw	r16,8(sp)
4110d1a0:	dec00404 	addi	sp,sp,16
4110d1a4:	110f1141 	jmpi	4110f114 <__swbuf_r>
4110d1a8:	d9400015 	stw	r5,0(sp)
4110d1ac:	d9800115 	stw	r6,4(sp)
4110d1b0:	110a8500 	call	4110a850 <__sinit>
4110d1b4:	d9800117 	ldw	r6,4(sp)
4110d1b8:	d9400017 	ldw	r5,0(sp)
4110d1bc:	003fdf06 	br	4110d13c <__reset+0xbb0ed13c>

4110d1c0 <putc>:
4110d1c0:	009044b4 	movhi	r2,16658
4110d1c4:	defffc04 	addi	sp,sp,-16
4110d1c8:	10ab5104 	addi	r2,r2,-21180
4110d1cc:	dc000115 	stw	r16,4(sp)
4110d1d0:	14000017 	ldw	r16,0(r2)
4110d1d4:	dc400215 	stw	r17,8(sp)
4110d1d8:	dfc00315 	stw	ra,12(sp)
4110d1dc:	2023883a 	mov	r17,r4
4110d1e0:	80000226 	beq	r16,zero,4110d1ec <putc+0x2c>
4110d1e4:	80800e17 	ldw	r2,56(r16)
4110d1e8:	10001a26 	beq	r2,zero,4110d254 <putc+0x94>
4110d1ec:	28800217 	ldw	r2,8(r5)
4110d1f0:	10bfffc4 	addi	r2,r2,-1
4110d1f4:	28800215 	stw	r2,8(r5)
4110d1f8:	10000b16 	blt	r2,zero,4110d228 <putc+0x68>
4110d1fc:	28800017 	ldw	r2,0(r5)
4110d200:	14400005 	stb	r17,0(r2)
4110d204:	28800017 	ldw	r2,0(r5)
4110d208:	10c00044 	addi	r3,r2,1
4110d20c:	28c00015 	stw	r3,0(r5)
4110d210:	10800003 	ldbu	r2,0(r2)
4110d214:	dfc00317 	ldw	ra,12(sp)
4110d218:	dc400217 	ldw	r17,8(sp)
4110d21c:	dc000117 	ldw	r16,4(sp)
4110d220:	dec00404 	addi	sp,sp,16
4110d224:	f800283a 	ret
4110d228:	28c00617 	ldw	r3,24(r5)
4110d22c:	10c00e16 	blt	r2,r3,4110d268 <putc+0xa8>
4110d230:	28800017 	ldw	r2,0(r5)
4110d234:	01000284 	movi	r4,10
4110d238:	14400005 	stb	r17,0(r2)
4110d23c:	28800017 	ldw	r2,0(r5)
4110d240:	10c00003 	ldbu	r3,0(r2)
4110d244:	193ff01e 	bne	r3,r4,4110d208 <__reset+0xbb0ed208>
4110d248:	280d883a 	mov	r6,r5
4110d24c:	180b883a 	mov	r5,r3
4110d250:	00000706 	br	4110d270 <putc+0xb0>
4110d254:	8009883a 	mov	r4,r16
4110d258:	d9400015 	stw	r5,0(sp)
4110d25c:	110a8500 	call	4110a850 <__sinit>
4110d260:	d9400017 	ldw	r5,0(sp)
4110d264:	003fe106 	br	4110d1ec <__reset+0xbb0ed1ec>
4110d268:	280d883a 	mov	r6,r5
4110d26c:	880b883a 	mov	r5,r17
4110d270:	8009883a 	mov	r4,r16
4110d274:	dfc00317 	ldw	ra,12(sp)
4110d278:	dc400217 	ldw	r17,8(sp)
4110d27c:	dc000117 	ldw	r16,4(sp)
4110d280:	dec00404 	addi	sp,sp,16
4110d284:	110f1141 	jmpi	4110f114 <__swbuf_r>

4110d288 <_realloc_r>:
4110d288:	defff604 	addi	sp,sp,-40
4110d28c:	dc800215 	stw	r18,8(sp)
4110d290:	dfc00915 	stw	ra,36(sp)
4110d294:	df000815 	stw	fp,32(sp)
4110d298:	ddc00715 	stw	r23,28(sp)
4110d29c:	dd800615 	stw	r22,24(sp)
4110d2a0:	dd400515 	stw	r21,20(sp)
4110d2a4:	dd000415 	stw	r20,16(sp)
4110d2a8:	dcc00315 	stw	r19,12(sp)
4110d2ac:	dc400115 	stw	r17,4(sp)
4110d2b0:	dc000015 	stw	r16,0(sp)
4110d2b4:	3025883a 	mov	r18,r6
4110d2b8:	2800b726 	beq	r5,zero,4110d598 <_realloc_r+0x310>
4110d2bc:	282b883a 	mov	r21,r5
4110d2c0:	2029883a 	mov	r20,r4
4110d2c4:	1112a480 	call	41112a48 <__malloc_lock>
4110d2c8:	a8bfff17 	ldw	r2,-4(r21)
4110d2cc:	043fff04 	movi	r16,-4
4110d2d0:	90c002c4 	addi	r3,r18,11
4110d2d4:	01000584 	movi	r4,22
4110d2d8:	acfffe04 	addi	r19,r21,-8
4110d2dc:	1420703a 	and	r16,r2,r16
4110d2e0:	20c0332e 	bgeu	r4,r3,4110d3b0 <_realloc_r+0x128>
4110d2e4:	047ffe04 	movi	r17,-8
4110d2e8:	1c62703a 	and	r17,r3,r17
4110d2ec:	8807883a 	mov	r3,r17
4110d2f0:	88005816 	blt	r17,zero,4110d454 <_realloc_r+0x1cc>
4110d2f4:	8c805736 	bltu	r17,r18,4110d454 <_realloc_r+0x1cc>
4110d2f8:	80c0300e 	bge	r16,r3,4110d3bc <_realloc_r+0x134>
4110d2fc:	071044b4 	movhi	fp,16658
4110d300:	e7258404 	addi	fp,fp,-27120
4110d304:	e1c00217 	ldw	r7,8(fp)
4110d308:	9c09883a 	add	r4,r19,r16
4110d30c:	22000117 	ldw	r8,4(r4)
4110d310:	21c06326 	beq	r4,r7,4110d4a0 <_realloc_r+0x218>
4110d314:	017fff84 	movi	r5,-2
4110d318:	414a703a 	and	r5,r8,r5
4110d31c:	214b883a 	add	r5,r4,r5
4110d320:	29800117 	ldw	r6,4(r5)
4110d324:	3180004c 	andi	r6,r6,1
4110d328:	30003f26 	beq	r6,zero,4110d428 <_realloc_r+0x1a0>
4110d32c:	1080004c 	andi	r2,r2,1
4110d330:	10008326 	beq	r2,zero,4110d540 <_realloc_r+0x2b8>
4110d334:	900b883a 	mov	r5,r18
4110d338:	a009883a 	mov	r4,r20
4110d33c:	110b5b00 	call	4110b5b0 <_malloc_r>
4110d340:	1025883a 	mov	r18,r2
4110d344:	10011e26 	beq	r2,zero,4110d7c0 <_realloc_r+0x538>
4110d348:	a93fff17 	ldw	r4,-4(r21)
4110d34c:	10fffe04 	addi	r3,r2,-8
4110d350:	00bfff84 	movi	r2,-2
4110d354:	2084703a 	and	r2,r4,r2
4110d358:	9885883a 	add	r2,r19,r2
4110d35c:	1880ee26 	beq	r3,r2,4110d718 <_realloc_r+0x490>
4110d360:	81bfff04 	addi	r6,r16,-4
4110d364:	00800904 	movi	r2,36
4110d368:	1180b836 	bltu	r2,r6,4110d64c <_realloc_r+0x3c4>
4110d36c:	00c004c4 	movi	r3,19
4110d370:	19809636 	bltu	r3,r6,4110d5cc <_realloc_r+0x344>
4110d374:	9005883a 	mov	r2,r18
4110d378:	a807883a 	mov	r3,r21
4110d37c:	19000017 	ldw	r4,0(r3)
4110d380:	11000015 	stw	r4,0(r2)
4110d384:	19000117 	ldw	r4,4(r3)
4110d388:	11000115 	stw	r4,4(r2)
4110d38c:	18c00217 	ldw	r3,8(r3)
4110d390:	10c00215 	stw	r3,8(r2)
4110d394:	a80b883a 	mov	r5,r21
4110d398:	a009883a 	mov	r4,r20
4110d39c:	110a9c40 	call	4110a9c4 <_free_r>
4110d3a0:	a009883a 	mov	r4,r20
4110d3a4:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110d3a8:	9005883a 	mov	r2,r18
4110d3ac:	00001206 	br	4110d3f8 <_realloc_r+0x170>
4110d3b0:	00c00404 	movi	r3,16
4110d3b4:	1823883a 	mov	r17,r3
4110d3b8:	003fce06 	br	4110d2f4 <__reset+0xbb0ed2f4>
4110d3bc:	a825883a 	mov	r18,r21
4110d3c0:	8445c83a 	sub	r2,r16,r17
4110d3c4:	00c003c4 	movi	r3,15
4110d3c8:	18802636 	bltu	r3,r2,4110d464 <_realloc_r+0x1dc>
4110d3cc:	99800117 	ldw	r6,4(r19)
4110d3d0:	9c07883a 	add	r3,r19,r16
4110d3d4:	3180004c 	andi	r6,r6,1
4110d3d8:	3420b03a 	or	r16,r6,r16
4110d3dc:	9c000115 	stw	r16,4(r19)
4110d3e0:	18800117 	ldw	r2,4(r3)
4110d3e4:	10800054 	ori	r2,r2,1
4110d3e8:	18800115 	stw	r2,4(r3)
4110d3ec:	a009883a 	mov	r4,r20
4110d3f0:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110d3f4:	9005883a 	mov	r2,r18
4110d3f8:	dfc00917 	ldw	ra,36(sp)
4110d3fc:	df000817 	ldw	fp,32(sp)
4110d400:	ddc00717 	ldw	r23,28(sp)
4110d404:	dd800617 	ldw	r22,24(sp)
4110d408:	dd400517 	ldw	r21,20(sp)
4110d40c:	dd000417 	ldw	r20,16(sp)
4110d410:	dcc00317 	ldw	r19,12(sp)
4110d414:	dc800217 	ldw	r18,8(sp)
4110d418:	dc400117 	ldw	r17,4(sp)
4110d41c:	dc000017 	ldw	r16,0(sp)
4110d420:	dec00a04 	addi	sp,sp,40
4110d424:	f800283a 	ret
4110d428:	017fff04 	movi	r5,-4
4110d42c:	414a703a 	and	r5,r8,r5
4110d430:	814d883a 	add	r6,r16,r5
4110d434:	30c01f16 	blt	r6,r3,4110d4b4 <_realloc_r+0x22c>
4110d438:	20800317 	ldw	r2,12(r4)
4110d43c:	20c00217 	ldw	r3,8(r4)
4110d440:	a825883a 	mov	r18,r21
4110d444:	3021883a 	mov	r16,r6
4110d448:	18800315 	stw	r2,12(r3)
4110d44c:	10c00215 	stw	r3,8(r2)
4110d450:	003fdb06 	br	4110d3c0 <__reset+0xbb0ed3c0>
4110d454:	00800304 	movi	r2,12
4110d458:	a0800015 	stw	r2,0(r20)
4110d45c:	0005883a 	mov	r2,zero
4110d460:	003fe506 	br	4110d3f8 <__reset+0xbb0ed3f8>
4110d464:	98c00117 	ldw	r3,4(r19)
4110d468:	9c4b883a 	add	r5,r19,r17
4110d46c:	11000054 	ori	r4,r2,1
4110d470:	18c0004c 	andi	r3,r3,1
4110d474:	1c62b03a 	or	r17,r3,r17
4110d478:	9c400115 	stw	r17,4(r19)
4110d47c:	29000115 	stw	r4,4(r5)
4110d480:	2885883a 	add	r2,r5,r2
4110d484:	10c00117 	ldw	r3,4(r2)
4110d488:	29400204 	addi	r5,r5,8
4110d48c:	a009883a 	mov	r4,r20
4110d490:	18c00054 	ori	r3,r3,1
4110d494:	10c00115 	stw	r3,4(r2)
4110d498:	110a9c40 	call	4110a9c4 <_free_r>
4110d49c:	003fd306 	br	4110d3ec <__reset+0xbb0ed3ec>
4110d4a0:	017fff04 	movi	r5,-4
4110d4a4:	414a703a 	and	r5,r8,r5
4110d4a8:	89800404 	addi	r6,r17,16
4110d4ac:	8151883a 	add	r8,r16,r5
4110d4b0:	4180590e 	bge	r8,r6,4110d618 <_realloc_r+0x390>
4110d4b4:	1080004c 	andi	r2,r2,1
4110d4b8:	103f9e1e 	bne	r2,zero,4110d334 <__reset+0xbb0ed334>
4110d4bc:	adbffe17 	ldw	r22,-8(r21)
4110d4c0:	00bfff04 	movi	r2,-4
4110d4c4:	9dadc83a 	sub	r22,r19,r22
4110d4c8:	b1800117 	ldw	r6,4(r22)
4110d4cc:	3084703a 	and	r2,r6,r2
4110d4d0:	20002026 	beq	r4,zero,4110d554 <_realloc_r+0x2cc>
4110d4d4:	80af883a 	add	r23,r16,r2
4110d4d8:	b96f883a 	add	r23,r23,r5
4110d4dc:	21c05f26 	beq	r4,r7,4110d65c <_realloc_r+0x3d4>
4110d4e0:	b8c01c16 	blt	r23,r3,4110d554 <_realloc_r+0x2cc>
4110d4e4:	20800317 	ldw	r2,12(r4)
4110d4e8:	20c00217 	ldw	r3,8(r4)
4110d4ec:	81bfff04 	addi	r6,r16,-4
4110d4f0:	01000904 	movi	r4,36
4110d4f4:	18800315 	stw	r2,12(r3)
4110d4f8:	10c00215 	stw	r3,8(r2)
4110d4fc:	b0c00217 	ldw	r3,8(r22)
4110d500:	b0800317 	ldw	r2,12(r22)
4110d504:	b4800204 	addi	r18,r22,8
4110d508:	18800315 	stw	r2,12(r3)
4110d50c:	10c00215 	stw	r3,8(r2)
4110d510:	21801b36 	bltu	r4,r6,4110d580 <_realloc_r+0x2f8>
4110d514:	008004c4 	movi	r2,19
4110d518:	1180352e 	bgeu	r2,r6,4110d5f0 <_realloc_r+0x368>
4110d51c:	a8800017 	ldw	r2,0(r21)
4110d520:	b0800215 	stw	r2,8(r22)
4110d524:	a8800117 	ldw	r2,4(r21)
4110d528:	b0800315 	stw	r2,12(r22)
4110d52c:	008006c4 	movi	r2,27
4110d530:	11807f36 	bltu	r2,r6,4110d730 <_realloc_r+0x4a8>
4110d534:	b0800404 	addi	r2,r22,16
4110d538:	ad400204 	addi	r21,r21,8
4110d53c:	00002d06 	br	4110d5f4 <_realloc_r+0x36c>
4110d540:	adbffe17 	ldw	r22,-8(r21)
4110d544:	00bfff04 	movi	r2,-4
4110d548:	9dadc83a 	sub	r22,r19,r22
4110d54c:	b1000117 	ldw	r4,4(r22)
4110d550:	2084703a 	and	r2,r4,r2
4110d554:	b03f7726 	beq	r22,zero,4110d334 <__reset+0xbb0ed334>
4110d558:	80af883a 	add	r23,r16,r2
4110d55c:	b8ff7516 	blt	r23,r3,4110d334 <__reset+0xbb0ed334>
4110d560:	b0800317 	ldw	r2,12(r22)
4110d564:	b0c00217 	ldw	r3,8(r22)
4110d568:	81bfff04 	addi	r6,r16,-4
4110d56c:	01000904 	movi	r4,36
4110d570:	18800315 	stw	r2,12(r3)
4110d574:	10c00215 	stw	r3,8(r2)
4110d578:	b4800204 	addi	r18,r22,8
4110d57c:	21bfe52e 	bgeu	r4,r6,4110d514 <__reset+0xbb0ed514>
4110d580:	a80b883a 	mov	r5,r21
4110d584:	9009883a 	mov	r4,r18
4110d588:	110bea00 	call	4110bea0 <memmove>
4110d58c:	b821883a 	mov	r16,r23
4110d590:	b027883a 	mov	r19,r22
4110d594:	003f8a06 	br	4110d3c0 <__reset+0xbb0ed3c0>
4110d598:	300b883a 	mov	r5,r6
4110d59c:	dfc00917 	ldw	ra,36(sp)
4110d5a0:	df000817 	ldw	fp,32(sp)
4110d5a4:	ddc00717 	ldw	r23,28(sp)
4110d5a8:	dd800617 	ldw	r22,24(sp)
4110d5ac:	dd400517 	ldw	r21,20(sp)
4110d5b0:	dd000417 	ldw	r20,16(sp)
4110d5b4:	dcc00317 	ldw	r19,12(sp)
4110d5b8:	dc800217 	ldw	r18,8(sp)
4110d5bc:	dc400117 	ldw	r17,4(sp)
4110d5c0:	dc000017 	ldw	r16,0(sp)
4110d5c4:	dec00a04 	addi	sp,sp,40
4110d5c8:	110b5b01 	jmpi	4110b5b0 <_malloc_r>
4110d5cc:	a8c00017 	ldw	r3,0(r21)
4110d5d0:	90c00015 	stw	r3,0(r18)
4110d5d4:	a8c00117 	ldw	r3,4(r21)
4110d5d8:	90c00115 	stw	r3,4(r18)
4110d5dc:	00c006c4 	movi	r3,27
4110d5e0:	19804536 	bltu	r3,r6,4110d6f8 <_realloc_r+0x470>
4110d5e4:	90800204 	addi	r2,r18,8
4110d5e8:	a8c00204 	addi	r3,r21,8
4110d5ec:	003f6306 	br	4110d37c <__reset+0xbb0ed37c>
4110d5f0:	9005883a 	mov	r2,r18
4110d5f4:	a8c00017 	ldw	r3,0(r21)
4110d5f8:	b821883a 	mov	r16,r23
4110d5fc:	b027883a 	mov	r19,r22
4110d600:	10c00015 	stw	r3,0(r2)
4110d604:	a8c00117 	ldw	r3,4(r21)
4110d608:	10c00115 	stw	r3,4(r2)
4110d60c:	a8c00217 	ldw	r3,8(r21)
4110d610:	10c00215 	stw	r3,8(r2)
4110d614:	003f6a06 	br	4110d3c0 <__reset+0xbb0ed3c0>
4110d618:	9c67883a 	add	r19,r19,r17
4110d61c:	4445c83a 	sub	r2,r8,r17
4110d620:	e4c00215 	stw	r19,8(fp)
4110d624:	10800054 	ori	r2,r2,1
4110d628:	98800115 	stw	r2,4(r19)
4110d62c:	a8bfff17 	ldw	r2,-4(r21)
4110d630:	a009883a 	mov	r4,r20
4110d634:	1080004c 	andi	r2,r2,1
4110d638:	1462b03a 	or	r17,r2,r17
4110d63c:	ac7fff15 	stw	r17,-4(r21)
4110d640:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110d644:	a805883a 	mov	r2,r21
4110d648:	003f6b06 	br	4110d3f8 <__reset+0xbb0ed3f8>
4110d64c:	a80b883a 	mov	r5,r21
4110d650:	9009883a 	mov	r4,r18
4110d654:	110bea00 	call	4110bea0 <memmove>
4110d658:	003f4e06 	br	4110d394 <__reset+0xbb0ed394>
4110d65c:	89000404 	addi	r4,r17,16
4110d660:	b93fbc16 	blt	r23,r4,4110d554 <__reset+0xbb0ed554>
4110d664:	b0800317 	ldw	r2,12(r22)
4110d668:	b0c00217 	ldw	r3,8(r22)
4110d66c:	81bfff04 	addi	r6,r16,-4
4110d670:	01000904 	movi	r4,36
4110d674:	18800315 	stw	r2,12(r3)
4110d678:	10c00215 	stw	r3,8(r2)
4110d67c:	b4800204 	addi	r18,r22,8
4110d680:	21804336 	bltu	r4,r6,4110d790 <_realloc_r+0x508>
4110d684:	008004c4 	movi	r2,19
4110d688:	11803f2e 	bgeu	r2,r6,4110d788 <_realloc_r+0x500>
4110d68c:	a8800017 	ldw	r2,0(r21)
4110d690:	b0800215 	stw	r2,8(r22)
4110d694:	a8800117 	ldw	r2,4(r21)
4110d698:	b0800315 	stw	r2,12(r22)
4110d69c:	008006c4 	movi	r2,27
4110d6a0:	11803f36 	bltu	r2,r6,4110d7a0 <_realloc_r+0x518>
4110d6a4:	b0800404 	addi	r2,r22,16
4110d6a8:	ad400204 	addi	r21,r21,8
4110d6ac:	a8c00017 	ldw	r3,0(r21)
4110d6b0:	10c00015 	stw	r3,0(r2)
4110d6b4:	a8c00117 	ldw	r3,4(r21)
4110d6b8:	10c00115 	stw	r3,4(r2)
4110d6bc:	a8c00217 	ldw	r3,8(r21)
4110d6c0:	10c00215 	stw	r3,8(r2)
4110d6c4:	b447883a 	add	r3,r22,r17
4110d6c8:	bc45c83a 	sub	r2,r23,r17
4110d6cc:	e0c00215 	stw	r3,8(fp)
4110d6d0:	10800054 	ori	r2,r2,1
4110d6d4:	18800115 	stw	r2,4(r3)
4110d6d8:	b0800117 	ldw	r2,4(r22)
4110d6dc:	a009883a 	mov	r4,r20
4110d6e0:	1080004c 	andi	r2,r2,1
4110d6e4:	1462b03a 	or	r17,r2,r17
4110d6e8:	b4400115 	stw	r17,4(r22)
4110d6ec:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110d6f0:	9005883a 	mov	r2,r18
4110d6f4:	003f4006 	br	4110d3f8 <__reset+0xbb0ed3f8>
4110d6f8:	a8c00217 	ldw	r3,8(r21)
4110d6fc:	90c00215 	stw	r3,8(r18)
4110d700:	a8c00317 	ldw	r3,12(r21)
4110d704:	90c00315 	stw	r3,12(r18)
4110d708:	30801126 	beq	r6,r2,4110d750 <_realloc_r+0x4c8>
4110d70c:	90800404 	addi	r2,r18,16
4110d710:	a8c00404 	addi	r3,r21,16
4110d714:	003f1906 	br	4110d37c <__reset+0xbb0ed37c>
4110d718:	90ffff17 	ldw	r3,-4(r18)
4110d71c:	00bfff04 	movi	r2,-4
4110d720:	a825883a 	mov	r18,r21
4110d724:	1884703a 	and	r2,r3,r2
4110d728:	80a1883a 	add	r16,r16,r2
4110d72c:	003f2406 	br	4110d3c0 <__reset+0xbb0ed3c0>
4110d730:	a8800217 	ldw	r2,8(r21)
4110d734:	b0800415 	stw	r2,16(r22)
4110d738:	a8800317 	ldw	r2,12(r21)
4110d73c:	b0800515 	stw	r2,20(r22)
4110d740:	31000a26 	beq	r6,r4,4110d76c <_realloc_r+0x4e4>
4110d744:	b0800604 	addi	r2,r22,24
4110d748:	ad400404 	addi	r21,r21,16
4110d74c:	003fa906 	br	4110d5f4 <__reset+0xbb0ed5f4>
4110d750:	a9000417 	ldw	r4,16(r21)
4110d754:	90800604 	addi	r2,r18,24
4110d758:	a8c00604 	addi	r3,r21,24
4110d75c:	91000415 	stw	r4,16(r18)
4110d760:	a9000517 	ldw	r4,20(r21)
4110d764:	91000515 	stw	r4,20(r18)
4110d768:	003f0406 	br	4110d37c <__reset+0xbb0ed37c>
4110d76c:	a8c00417 	ldw	r3,16(r21)
4110d770:	ad400604 	addi	r21,r21,24
4110d774:	b0800804 	addi	r2,r22,32
4110d778:	b0c00615 	stw	r3,24(r22)
4110d77c:	a8ffff17 	ldw	r3,-4(r21)
4110d780:	b0c00715 	stw	r3,28(r22)
4110d784:	003f9b06 	br	4110d5f4 <__reset+0xbb0ed5f4>
4110d788:	9005883a 	mov	r2,r18
4110d78c:	003fc706 	br	4110d6ac <__reset+0xbb0ed6ac>
4110d790:	a80b883a 	mov	r5,r21
4110d794:	9009883a 	mov	r4,r18
4110d798:	110bea00 	call	4110bea0 <memmove>
4110d79c:	003fc906 	br	4110d6c4 <__reset+0xbb0ed6c4>
4110d7a0:	a8800217 	ldw	r2,8(r21)
4110d7a4:	b0800415 	stw	r2,16(r22)
4110d7a8:	a8800317 	ldw	r2,12(r21)
4110d7ac:	b0800515 	stw	r2,20(r22)
4110d7b0:	31000726 	beq	r6,r4,4110d7d0 <_realloc_r+0x548>
4110d7b4:	b0800604 	addi	r2,r22,24
4110d7b8:	ad400404 	addi	r21,r21,16
4110d7bc:	003fbb06 	br	4110d6ac <__reset+0xbb0ed6ac>
4110d7c0:	a009883a 	mov	r4,r20
4110d7c4:	1112a6c0 	call	41112a6c <__malloc_unlock>
4110d7c8:	0005883a 	mov	r2,zero
4110d7cc:	003f0a06 	br	4110d3f8 <__reset+0xbb0ed3f8>
4110d7d0:	a8c00417 	ldw	r3,16(r21)
4110d7d4:	ad400604 	addi	r21,r21,24
4110d7d8:	b0800804 	addi	r2,r22,32
4110d7dc:	b0c00615 	stw	r3,24(r22)
4110d7e0:	a8ffff17 	ldw	r3,-4(r21)
4110d7e4:	b0c00715 	stw	r3,28(r22)
4110d7e8:	003fb006 	br	4110d6ac <__reset+0xbb0ed6ac>

4110d7ec <__fpclassifyd>:
4110d7ec:	00a00034 	movhi	r2,32768
4110d7f0:	10bfffc4 	addi	r2,r2,-1
4110d7f4:	2884703a 	and	r2,r5,r2
4110d7f8:	10000726 	beq	r2,zero,4110d818 <__fpclassifyd+0x2c>
4110d7fc:	00fffc34 	movhi	r3,65520
4110d800:	019ff834 	movhi	r6,32736
4110d804:	28c7883a 	add	r3,r5,r3
4110d808:	31bfffc4 	addi	r6,r6,-1
4110d80c:	30c00536 	bltu	r6,r3,4110d824 <__fpclassifyd+0x38>
4110d810:	00800104 	movi	r2,4
4110d814:	f800283a 	ret
4110d818:	2000021e 	bne	r4,zero,4110d824 <__fpclassifyd+0x38>
4110d81c:	00800084 	movi	r2,2
4110d820:	f800283a 	ret
4110d824:	00dffc34 	movhi	r3,32752
4110d828:	019ff834 	movhi	r6,32736
4110d82c:	28cb883a 	add	r5,r5,r3
4110d830:	31bfffc4 	addi	r6,r6,-1
4110d834:	317ff62e 	bgeu	r6,r5,4110d810 <__reset+0xbb0ed810>
4110d838:	01400434 	movhi	r5,16
4110d83c:	297fffc4 	addi	r5,r5,-1
4110d840:	28800236 	bltu	r5,r2,4110d84c <__fpclassifyd+0x60>
4110d844:	008000c4 	movi	r2,3
4110d848:	f800283a 	ret
4110d84c:	10c00226 	beq	r2,r3,4110d858 <__fpclassifyd+0x6c>
4110d850:	0005883a 	mov	r2,zero
4110d854:	f800283a 	ret
4110d858:	2005003a 	cmpeq	r2,r4,zero
4110d85c:	f800283a 	ret

4110d860 <_sbrk_r>:
4110d860:	defffd04 	addi	sp,sp,-12
4110d864:	dc000015 	stw	r16,0(sp)
4110d868:	041044b4 	movhi	r16,16658
4110d86c:	dc400115 	stw	r17,4(sp)
4110d870:	842b6f04 	addi	r16,r16,-21060
4110d874:	2023883a 	mov	r17,r4
4110d878:	2809883a 	mov	r4,r5
4110d87c:	dfc00215 	stw	ra,8(sp)
4110d880:	80000015 	stw	zero,0(r16)
4110d884:	1112c2c0 	call	41112c2c <sbrk>
4110d888:	00ffffc4 	movi	r3,-1
4110d88c:	10c00526 	beq	r2,r3,4110d8a4 <_sbrk_r+0x44>
4110d890:	dfc00217 	ldw	ra,8(sp)
4110d894:	dc400117 	ldw	r17,4(sp)
4110d898:	dc000017 	ldw	r16,0(sp)
4110d89c:	dec00304 	addi	sp,sp,12
4110d8a0:	f800283a 	ret
4110d8a4:	80c00017 	ldw	r3,0(r16)
4110d8a8:	183ff926 	beq	r3,zero,4110d890 <__reset+0xbb0ed890>
4110d8ac:	88c00015 	stw	r3,0(r17)
4110d8b0:	003ff706 	br	4110d890 <__reset+0xbb0ed890>

4110d8b4 <__sread>:
4110d8b4:	defffe04 	addi	sp,sp,-8
4110d8b8:	dc000015 	stw	r16,0(sp)
4110d8bc:	2821883a 	mov	r16,r5
4110d8c0:	2940038f 	ldh	r5,14(r5)
4110d8c4:	dfc00115 	stw	ra,4(sp)
4110d8c8:	110f8000 	call	4110f800 <_read_r>
4110d8cc:	10000716 	blt	r2,zero,4110d8ec <__sread+0x38>
4110d8d0:	80c01417 	ldw	r3,80(r16)
4110d8d4:	1887883a 	add	r3,r3,r2
4110d8d8:	80c01415 	stw	r3,80(r16)
4110d8dc:	dfc00117 	ldw	ra,4(sp)
4110d8e0:	dc000017 	ldw	r16,0(sp)
4110d8e4:	dec00204 	addi	sp,sp,8
4110d8e8:	f800283a 	ret
4110d8ec:	80c0030b 	ldhu	r3,12(r16)
4110d8f0:	18fbffcc 	andi	r3,r3,61439
4110d8f4:	80c0030d 	sth	r3,12(r16)
4110d8f8:	dfc00117 	ldw	ra,4(sp)
4110d8fc:	dc000017 	ldw	r16,0(sp)
4110d900:	dec00204 	addi	sp,sp,8
4110d904:	f800283a 	ret

4110d908 <__seofread>:
4110d908:	0005883a 	mov	r2,zero
4110d90c:	f800283a 	ret

4110d910 <__swrite>:
4110d910:	2880030b 	ldhu	r2,12(r5)
4110d914:	defffb04 	addi	sp,sp,-20
4110d918:	dcc00315 	stw	r19,12(sp)
4110d91c:	dc800215 	stw	r18,8(sp)
4110d920:	dc400115 	stw	r17,4(sp)
4110d924:	dc000015 	stw	r16,0(sp)
4110d928:	dfc00415 	stw	ra,16(sp)
4110d92c:	10c0400c 	andi	r3,r2,256
4110d930:	2821883a 	mov	r16,r5
4110d934:	2023883a 	mov	r17,r4
4110d938:	3025883a 	mov	r18,r6
4110d93c:	3827883a 	mov	r19,r7
4110d940:	18000526 	beq	r3,zero,4110d958 <__swrite+0x48>
4110d944:	2940038f 	ldh	r5,14(r5)
4110d948:	01c00084 	movi	r7,2
4110d94c:	000d883a 	mov	r6,zero
4110d950:	110f7a00 	call	4110f7a0 <_lseek_r>
4110d954:	8080030b 	ldhu	r2,12(r16)
4110d958:	8140038f 	ldh	r5,14(r16)
4110d95c:	10bbffcc 	andi	r2,r2,61439
4110d960:	980f883a 	mov	r7,r19
4110d964:	900d883a 	mov	r6,r18
4110d968:	8809883a 	mov	r4,r17
4110d96c:	8080030d 	sth	r2,12(r16)
4110d970:	dfc00417 	ldw	ra,16(sp)
4110d974:	dcc00317 	ldw	r19,12(sp)
4110d978:	dc800217 	ldw	r18,8(sp)
4110d97c:	dc400117 	ldw	r17,4(sp)
4110d980:	dc000017 	ldw	r16,0(sp)
4110d984:	dec00504 	addi	sp,sp,20
4110d988:	110f26c1 	jmpi	4110f26c <_write_r>

4110d98c <__sseek>:
4110d98c:	defffe04 	addi	sp,sp,-8
4110d990:	dc000015 	stw	r16,0(sp)
4110d994:	2821883a 	mov	r16,r5
4110d998:	2940038f 	ldh	r5,14(r5)
4110d99c:	dfc00115 	stw	ra,4(sp)
4110d9a0:	110f7a00 	call	4110f7a0 <_lseek_r>
4110d9a4:	00ffffc4 	movi	r3,-1
4110d9a8:	10c00826 	beq	r2,r3,4110d9cc <__sseek+0x40>
4110d9ac:	80c0030b 	ldhu	r3,12(r16)
4110d9b0:	80801415 	stw	r2,80(r16)
4110d9b4:	18c40014 	ori	r3,r3,4096
4110d9b8:	80c0030d 	sth	r3,12(r16)
4110d9bc:	dfc00117 	ldw	ra,4(sp)
4110d9c0:	dc000017 	ldw	r16,0(sp)
4110d9c4:	dec00204 	addi	sp,sp,8
4110d9c8:	f800283a 	ret
4110d9cc:	80c0030b 	ldhu	r3,12(r16)
4110d9d0:	18fbffcc 	andi	r3,r3,61439
4110d9d4:	80c0030d 	sth	r3,12(r16)
4110d9d8:	dfc00117 	ldw	ra,4(sp)
4110d9dc:	dc000017 	ldw	r16,0(sp)
4110d9e0:	dec00204 	addi	sp,sp,8
4110d9e4:	f800283a 	ret

4110d9e8 <__sclose>:
4110d9e8:	2940038f 	ldh	r5,14(r5)
4110d9ec:	110f2cc1 	jmpi	4110f2cc <_close_r>

4110d9f0 <strcmp>:
4110d9f0:	2144b03a 	or	r2,r4,r5
4110d9f4:	108000cc 	andi	r2,r2,3
4110d9f8:	1000171e 	bne	r2,zero,4110da58 <strcmp+0x68>
4110d9fc:	20800017 	ldw	r2,0(r4)
4110da00:	28c00017 	ldw	r3,0(r5)
4110da04:	10c0141e 	bne	r2,r3,4110da58 <strcmp+0x68>
4110da08:	027fbff4 	movhi	r9,65279
4110da0c:	4a7fbfc4 	addi	r9,r9,-257
4110da10:	0086303a 	nor	r3,zero,r2
4110da14:	02202074 	movhi	r8,32897
4110da18:	1245883a 	add	r2,r2,r9
4110da1c:	42202004 	addi	r8,r8,-32640
4110da20:	10c4703a 	and	r2,r2,r3
4110da24:	1204703a 	and	r2,r2,r8
4110da28:	10000226 	beq	r2,zero,4110da34 <strcmp+0x44>
4110da2c:	00002306 	br	4110dabc <strcmp+0xcc>
4110da30:	1000221e 	bne	r2,zero,4110dabc <strcmp+0xcc>
4110da34:	21000104 	addi	r4,r4,4
4110da38:	20c00017 	ldw	r3,0(r4)
4110da3c:	29400104 	addi	r5,r5,4
4110da40:	29800017 	ldw	r6,0(r5)
4110da44:	1a4f883a 	add	r7,r3,r9
4110da48:	00c4303a 	nor	r2,zero,r3
4110da4c:	3884703a 	and	r2,r7,r2
4110da50:	1204703a 	and	r2,r2,r8
4110da54:	19bff626 	beq	r3,r6,4110da30 <__reset+0xbb0eda30>
4110da58:	20800003 	ldbu	r2,0(r4)
4110da5c:	10c03fcc 	andi	r3,r2,255
4110da60:	18c0201c 	xori	r3,r3,128
4110da64:	18ffe004 	addi	r3,r3,-128
4110da68:	18000c26 	beq	r3,zero,4110da9c <strcmp+0xac>
4110da6c:	29800007 	ldb	r6,0(r5)
4110da70:	19800326 	beq	r3,r6,4110da80 <strcmp+0x90>
4110da74:	00001306 	br	4110dac4 <strcmp+0xd4>
4110da78:	29800007 	ldb	r6,0(r5)
4110da7c:	11800b1e 	bne	r2,r6,4110daac <strcmp+0xbc>
4110da80:	21000044 	addi	r4,r4,1
4110da84:	20c00003 	ldbu	r3,0(r4)
4110da88:	29400044 	addi	r5,r5,1
4110da8c:	18803fcc 	andi	r2,r3,255
4110da90:	1080201c 	xori	r2,r2,128
4110da94:	10bfe004 	addi	r2,r2,-128
4110da98:	103ff71e 	bne	r2,zero,4110da78 <__reset+0xbb0eda78>
4110da9c:	0007883a 	mov	r3,zero
4110daa0:	28800003 	ldbu	r2,0(r5)
4110daa4:	1885c83a 	sub	r2,r3,r2
4110daa8:	f800283a 	ret
4110daac:	28800003 	ldbu	r2,0(r5)
4110dab0:	18c03fcc 	andi	r3,r3,255
4110dab4:	1885c83a 	sub	r2,r3,r2
4110dab8:	f800283a 	ret
4110dabc:	0005883a 	mov	r2,zero
4110dac0:	f800283a 	ret
4110dac4:	10c03fcc 	andi	r3,r2,255
4110dac8:	003ff506 	br	4110daa0 <__reset+0xbb0edaa0>

4110dacc <__sprint_r.part.0>:
4110dacc:	28801917 	ldw	r2,100(r5)
4110dad0:	defff604 	addi	sp,sp,-40
4110dad4:	dd400515 	stw	r21,20(sp)
4110dad8:	dfc00915 	stw	ra,36(sp)
4110dadc:	df000815 	stw	fp,32(sp)
4110dae0:	ddc00715 	stw	r23,28(sp)
4110dae4:	dd800615 	stw	r22,24(sp)
4110dae8:	dd000415 	stw	r20,16(sp)
4110daec:	dcc00315 	stw	r19,12(sp)
4110daf0:	dc800215 	stw	r18,8(sp)
4110daf4:	dc400115 	stw	r17,4(sp)
4110daf8:	dc000015 	stw	r16,0(sp)
4110dafc:	1088000c 	andi	r2,r2,8192
4110db00:	302b883a 	mov	r21,r6
4110db04:	10002e26 	beq	r2,zero,4110dbc0 <__sprint_r.part.0+0xf4>
4110db08:	30800217 	ldw	r2,8(r6)
4110db0c:	35800017 	ldw	r22,0(r6)
4110db10:	10002926 	beq	r2,zero,4110dbb8 <__sprint_r.part.0+0xec>
4110db14:	2827883a 	mov	r19,r5
4110db18:	2029883a 	mov	r20,r4
4110db1c:	b5c00104 	addi	r23,r22,4
4110db20:	04bfffc4 	movi	r18,-1
4110db24:	bc400017 	ldw	r17,0(r23)
4110db28:	b4000017 	ldw	r16,0(r22)
4110db2c:	0039883a 	mov	fp,zero
4110db30:	8822d0ba 	srli	r17,r17,2
4110db34:	8800031e 	bne	r17,zero,4110db44 <__sprint_r.part.0+0x78>
4110db38:	00001806 	br	4110db9c <__sprint_r.part.0+0xd0>
4110db3c:	84000104 	addi	r16,r16,4
4110db40:	8f001526 	beq	r17,fp,4110db98 <__sprint_r.part.0+0xcc>
4110db44:	81400017 	ldw	r5,0(r16)
4110db48:	980d883a 	mov	r6,r19
4110db4c:	a009883a 	mov	r4,r20
4110db50:	110f64c0 	call	4110f64c <_fputwc_r>
4110db54:	e7000044 	addi	fp,fp,1
4110db58:	14bff81e 	bne	r2,r18,4110db3c <__reset+0xbb0edb3c>
4110db5c:	9005883a 	mov	r2,r18
4110db60:	a8000215 	stw	zero,8(r21)
4110db64:	a8000115 	stw	zero,4(r21)
4110db68:	dfc00917 	ldw	ra,36(sp)
4110db6c:	df000817 	ldw	fp,32(sp)
4110db70:	ddc00717 	ldw	r23,28(sp)
4110db74:	dd800617 	ldw	r22,24(sp)
4110db78:	dd400517 	ldw	r21,20(sp)
4110db7c:	dd000417 	ldw	r20,16(sp)
4110db80:	dcc00317 	ldw	r19,12(sp)
4110db84:	dc800217 	ldw	r18,8(sp)
4110db88:	dc400117 	ldw	r17,4(sp)
4110db8c:	dc000017 	ldw	r16,0(sp)
4110db90:	dec00a04 	addi	sp,sp,40
4110db94:	f800283a 	ret
4110db98:	a8800217 	ldw	r2,8(r21)
4110db9c:	8c63883a 	add	r17,r17,r17
4110dba0:	8c63883a 	add	r17,r17,r17
4110dba4:	1445c83a 	sub	r2,r2,r17
4110dba8:	a8800215 	stw	r2,8(r21)
4110dbac:	b5800204 	addi	r22,r22,8
4110dbb0:	bdc00204 	addi	r23,r23,8
4110dbb4:	103fdb1e 	bne	r2,zero,4110db24 <__reset+0xbb0edb24>
4110dbb8:	0005883a 	mov	r2,zero
4110dbbc:	003fe806 	br	4110db60 <__reset+0xbb0edb60>
4110dbc0:	110acd40 	call	4110acd4 <__sfvwrite_r>
4110dbc4:	003fe606 	br	4110db60 <__reset+0xbb0edb60>

4110dbc8 <__sprint_r>:
4110dbc8:	30c00217 	ldw	r3,8(r6)
4110dbcc:	18000126 	beq	r3,zero,4110dbd4 <__sprint_r+0xc>
4110dbd0:	110dacc1 	jmpi	4110dacc <__sprint_r.part.0>
4110dbd4:	30000115 	stw	zero,4(r6)
4110dbd8:	0005883a 	mov	r2,zero
4110dbdc:	f800283a 	ret

4110dbe0 <___vfiprintf_internal_r>:
4110dbe0:	deffc904 	addi	sp,sp,-220
4110dbe4:	df003515 	stw	fp,212(sp)
4110dbe8:	dd003115 	stw	r20,196(sp)
4110dbec:	dfc03615 	stw	ra,216(sp)
4110dbf0:	ddc03415 	stw	r23,208(sp)
4110dbf4:	dd803315 	stw	r22,204(sp)
4110dbf8:	dd403215 	stw	r21,200(sp)
4110dbfc:	dcc03015 	stw	r19,192(sp)
4110dc00:	dc802f15 	stw	r18,188(sp)
4110dc04:	dc402e15 	stw	r17,184(sp)
4110dc08:	dc002d15 	stw	r16,180(sp)
4110dc0c:	d9002015 	stw	r4,128(sp)
4110dc10:	d9c02215 	stw	r7,136(sp)
4110dc14:	2829883a 	mov	r20,r5
4110dc18:	3039883a 	mov	fp,r6
4110dc1c:	20000226 	beq	r4,zero,4110dc28 <___vfiprintf_internal_r+0x48>
4110dc20:	20800e17 	ldw	r2,56(r4)
4110dc24:	1000cf26 	beq	r2,zero,4110df64 <___vfiprintf_internal_r+0x384>
4110dc28:	a080030b 	ldhu	r2,12(r20)
4110dc2c:	10c8000c 	andi	r3,r2,8192
4110dc30:	1800061e 	bne	r3,zero,4110dc4c <___vfiprintf_internal_r+0x6c>
4110dc34:	a1001917 	ldw	r4,100(r20)
4110dc38:	00f7ffc4 	movi	r3,-8193
4110dc3c:	10880014 	ori	r2,r2,8192
4110dc40:	20c6703a 	and	r3,r4,r3
4110dc44:	a080030d 	sth	r2,12(r20)
4110dc48:	a0c01915 	stw	r3,100(r20)
4110dc4c:	10c0020c 	andi	r3,r2,8
4110dc50:	1800a926 	beq	r3,zero,4110def8 <___vfiprintf_internal_r+0x318>
4110dc54:	a0c00417 	ldw	r3,16(r20)
4110dc58:	1800a726 	beq	r3,zero,4110def8 <___vfiprintf_internal_r+0x318>
4110dc5c:	1080068c 	andi	r2,r2,26
4110dc60:	00c00284 	movi	r3,10
4110dc64:	10c0ac26 	beq	r2,r3,4110df18 <___vfiprintf_internal_r+0x338>
4110dc68:	da801a04 	addi	r10,sp,104
4110dc6c:	da801e15 	stw	r10,120(sp)
4110dc70:	d8801e17 	ldw	r2,120(sp)
4110dc74:	da8019c4 	addi	r10,sp,103
4110dc78:	059044b4 	movhi	r22,16658
4110dc7c:	05d044b4 	movhi	r23,16658
4110dc80:	da801f15 	stw	r10,124(sp)
4110dc84:	1295c83a 	sub	r10,r2,r10
4110dc88:	b5a3b904 	addi	r22,r22,-28956
4110dc8c:	bde3b504 	addi	r23,r23,-28972
4110dc90:	dec01a15 	stw	sp,104(sp)
4110dc94:	d8001c15 	stw	zero,112(sp)
4110dc98:	d8001b15 	stw	zero,108(sp)
4110dc9c:	d8002615 	stw	zero,152(sp)
4110dca0:	d8002315 	stw	zero,140(sp)
4110dca4:	da802715 	stw	r10,156(sp)
4110dca8:	d811883a 	mov	r8,sp
4110dcac:	dd002115 	stw	r20,132(sp)
4110dcb0:	e021883a 	mov	r16,fp
4110dcb4:	80800007 	ldb	r2,0(r16)
4110dcb8:	1003ea26 	beq	r2,zero,4110ec64 <___vfiprintf_internal_r+0x1084>
4110dcbc:	00c00944 	movi	r3,37
4110dcc0:	8025883a 	mov	r18,r16
4110dcc4:	10c0021e 	bne	r2,r3,4110dcd0 <___vfiprintf_internal_r+0xf0>
4110dcc8:	00001606 	br	4110dd24 <___vfiprintf_internal_r+0x144>
4110dccc:	10c00326 	beq	r2,r3,4110dcdc <___vfiprintf_internal_r+0xfc>
4110dcd0:	94800044 	addi	r18,r18,1
4110dcd4:	90800007 	ldb	r2,0(r18)
4110dcd8:	103ffc1e 	bne	r2,zero,4110dccc <__reset+0xbb0edccc>
4110dcdc:	9423c83a 	sub	r17,r18,r16
4110dce0:	88001026 	beq	r17,zero,4110dd24 <___vfiprintf_internal_r+0x144>
4110dce4:	d8c01c17 	ldw	r3,112(sp)
4110dce8:	d8801b17 	ldw	r2,108(sp)
4110dcec:	44000015 	stw	r16,0(r8)
4110dcf0:	88c7883a 	add	r3,r17,r3
4110dcf4:	10800044 	addi	r2,r2,1
4110dcf8:	44400115 	stw	r17,4(r8)
4110dcfc:	d8c01c15 	stw	r3,112(sp)
4110dd00:	d8801b15 	stw	r2,108(sp)
4110dd04:	010001c4 	movi	r4,7
4110dd08:	2080760e 	bge	r4,r2,4110dee4 <___vfiprintf_internal_r+0x304>
4110dd0c:	1803821e 	bne	r3,zero,4110eb18 <___vfiprintf_internal_r+0xf38>
4110dd10:	da802317 	ldw	r10,140(sp)
4110dd14:	d8001b15 	stw	zero,108(sp)
4110dd18:	d811883a 	mov	r8,sp
4110dd1c:	5455883a 	add	r10,r10,r17
4110dd20:	da802315 	stw	r10,140(sp)
4110dd24:	90800007 	ldb	r2,0(r18)
4110dd28:	10044626 	beq	r2,zero,4110ee44 <___vfiprintf_internal_r+0x1264>
4110dd2c:	90c00047 	ldb	r3,1(r18)
4110dd30:	94000044 	addi	r16,r18,1
4110dd34:	d8001d85 	stb	zero,118(sp)
4110dd38:	0009883a 	mov	r4,zero
4110dd3c:	000f883a 	mov	r7,zero
4110dd40:	027fffc4 	movi	r9,-1
4110dd44:	0023883a 	mov	r17,zero
4110dd48:	0029883a 	mov	r20,zero
4110dd4c:	01401604 	movi	r5,88
4110dd50:	01800244 	movi	r6,9
4110dd54:	03400a84 	movi	r13,42
4110dd58:	03001b04 	movi	r12,108
4110dd5c:	84000044 	addi	r16,r16,1
4110dd60:	18bff804 	addi	r2,r3,-32
4110dd64:	28827336 	bltu	r5,r2,4110e734 <___vfiprintf_internal_r+0xb54>
4110dd68:	100490ba 	slli	r2,r2,2
4110dd6c:	02904474 	movhi	r10,16657
4110dd70:	52b76004 	addi	r10,r10,-8832
4110dd74:	1285883a 	add	r2,r2,r10
4110dd78:	10800017 	ldw	r2,0(r2)
4110dd7c:	1000683a 	jmp	r2
4110dd80:	4110e468 	cmpgeui	r4,r8,17297
4110dd84:	4110e734 	orhi	r4,r8,17308
4110dd88:	4110e734 	orhi	r4,r8,17308
4110dd8c:	4110e488 	cmpgei	r4,r8,17298
4110dd90:	4110e734 	orhi	r4,r8,17308
4110dd94:	4110e734 	orhi	r4,r8,17308
4110dd98:	4110e734 	orhi	r4,r8,17308
4110dd9c:	4110e734 	orhi	r4,r8,17308
4110dda0:	4110e734 	orhi	r4,r8,17308
4110dda4:	4110e734 	orhi	r4,r8,17308
4110dda8:	4110e670 	cmpltui	r4,r8,17305
4110ddac:	4110e68c 	andi	r4,r8,17306
4110ddb0:	4110e734 	orhi	r4,r8,17308
4110ddb4:	4110df74 	orhi	r4,r8,17277
4110ddb8:	4110e69c 	xori	r4,r8,17306
4110ddbc:	4110e734 	orhi	r4,r8,17308
4110ddc0:	4110e494 	ori	r4,r8,17298
4110ddc4:	4110e4a0 	cmpeqi	r4,r8,17298
4110ddc8:	4110e4a0 	cmpeqi	r4,r8,17298
4110ddcc:	4110e4a0 	cmpeqi	r4,r8,17298
4110ddd0:	4110e4a0 	cmpeqi	r4,r8,17298
4110ddd4:	4110e4a0 	cmpeqi	r4,r8,17298
4110ddd8:	4110e4a0 	cmpeqi	r4,r8,17298
4110dddc:	4110e4a0 	cmpeqi	r4,r8,17298
4110dde0:	4110e4a0 	cmpeqi	r4,r8,17298
4110dde4:	4110e4a0 	cmpeqi	r4,r8,17298
4110dde8:	4110e734 	orhi	r4,r8,17308
4110ddec:	4110e734 	orhi	r4,r8,17308
4110ddf0:	4110e734 	orhi	r4,r8,17308
4110ddf4:	4110e734 	orhi	r4,r8,17308
4110ddf8:	4110e734 	orhi	r4,r8,17308
4110ddfc:	4110e734 	orhi	r4,r8,17308
4110de00:	4110e734 	orhi	r4,r8,17308
4110de04:	4110e734 	orhi	r4,r8,17308
4110de08:	4110e734 	orhi	r4,r8,17308
4110de0c:	4110e734 	orhi	r4,r8,17308
4110de10:	4110e4cc 	andi	r4,r8,17299
4110de14:	4110e734 	orhi	r4,r8,17308
4110de18:	4110e734 	orhi	r4,r8,17308
4110de1c:	4110e734 	orhi	r4,r8,17308
4110de20:	4110e734 	orhi	r4,r8,17308
4110de24:	4110e734 	orhi	r4,r8,17308
4110de28:	4110e734 	orhi	r4,r8,17308
4110de2c:	4110e734 	orhi	r4,r8,17308
4110de30:	4110e734 	orhi	r4,r8,17308
4110de34:	4110e734 	orhi	r4,r8,17308
4110de38:	4110e734 	orhi	r4,r8,17308
4110de3c:	4110e504 	addi	r4,r8,17300
4110de40:	4110e734 	orhi	r4,r8,17308
4110de44:	4110e734 	orhi	r4,r8,17308
4110de48:	4110e734 	orhi	r4,r8,17308
4110de4c:	4110e734 	orhi	r4,r8,17308
4110de50:	4110e734 	orhi	r4,r8,17308
4110de54:	4110e55c 	xori	r4,r8,17301
4110de58:	4110e734 	orhi	r4,r8,17308
4110de5c:	4110e734 	orhi	r4,r8,17308
4110de60:	4110e5cc 	andi	r4,r8,17303
4110de64:	4110e734 	orhi	r4,r8,17308
4110de68:	4110e734 	orhi	r4,r8,17308
4110de6c:	4110e734 	orhi	r4,r8,17308
4110de70:	4110e734 	orhi	r4,r8,17308
4110de74:	4110e734 	orhi	r4,r8,17308
4110de78:	4110e734 	orhi	r4,r8,17308
4110de7c:	4110e734 	orhi	r4,r8,17308
4110de80:	4110e734 	orhi	r4,r8,17308
4110de84:	4110e734 	orhi	r4,r8,17308
4110de88:	4110e734 	orhi	r4,r8,17308
4110de8c:	4110e378 	rdprs	r4,r8,17293
4110de90:	4110e3a4 	muli	r4,r8,17294
4110de94:	4110e734 	orhi	r4,r8,17308
4110de98:	4110e734 	orhi	r4,r8,17308
4110de9c:	4110e734 	orhi	r4,r8,17308
4110dea0:	4110e6dc 	xori	r4,r8,17307
4110dea4:	4110e3a4 	muli	r4,r8,17294
4110dea8:	4110e734 	orhi	r4,r8,17308
4110deac:	4110e734 	orhi	r4,r8,17308
4110deb0:	4110e238 	rdprs	r4,r8,17288
4110deb4:	4110e734 	orhi	r4,r8,17308
4110deb8:	4110e248 	cmpgei	r4,r8,17289
4110debc:	4110e284 	addi	r4,r8,17290
4110dec0:	4110df80 	call	44110df8 <__alt_mem_descriptor_memory+0x2f105f8>
4110dec4:	4110e22c 	andhi	r4,r8,17288
4110dec8:	4110e734 	orhi	r4,r8,17308
4110decc:	4110e608 	cmpgei	r4,r8,17304
4110ded0:	4110e734 	orhi	r4,r8,17308
4110ded4:	4110e660 	cmpeqi	r4,r8,17305
4110ded8:	4110e734 	orhi	r4,r8,17308
4110dedc:	4110e734 	orhi	r4,r8,17308
4110dee0:	4110e324 	muli	r4,r8,17292
4110dee4:	42000204 	addi	r8,r8,8
4110dee8:	da802317 	ldw	r10,140(sp)
4110deec:	5455883a 	add	r10,r10,r17
4110def0:	da802315 	stw	r10,140(sp)
4110def4:	003f8b06 	br	4110dd24 <__reset+0xbb0edd24>
4110def8:	d9002017 	ldw	r4,128(sp)
4110defc:	a00b883a 	mov	r5,r20
4110df00:	110887c0 	call	4110887c <__swsetup_r>
4110df04:	1003b11e 	bne	r2,zero,4110edcc <___vfiprintf_internal_r+0x11ec>
4110df08:	a080030b 	ldhu	r2,12(r20)
4110df0c:	00c00284 	movi	r3,10
4110df10:	1080068c 	andi	r2,r2,26
4110df14:	10ff541e 	bne	r2,r3,4110dc68 <__reset+0xbb0edc68>
4110df18:	a080038f 	ldh	r2,14(r20)
4110df1c:	103f5216 	blt	r2,zero,4110dc68 <__reset+0xbb0edc68>
4110df20:	d9c02217 	ldw	r7,136(sp)
4110df24:	d9002017 	ldw	r4,128(sp)
4110df28:	e00d883a 	mov	r6,fp
4110df2c:	a00b883a 	mov	r5,r20
4110df30:	110f0580 	call	4110f058 <__sbprintf>
4110df34:	dfc03617 	ldw	ra,216(sp)
4110df38:	df003517 	ldw	fp,212(sp)
4110df3c:	ddc03417 	ldw	r23,208(sp)
4110df40:	dd803317 	ldw	r22,204(sp)
4110df44:	dd403217 	ldw	r21,200(sp)
4110df48:	dd003117 	ldw	r20,196(sp)
4110df4c:	dcc03017 	ldw	r19,192(sp)
4110df50:	dc802f17 	ldw	r18,188(sp)
4110df54:	dc402e17 	ldw	r17,184(sp)
4110df58:	dc002d17 	ldw	r16,180(sp)
4110df5c:	dec03704 	addi	sp,sp,220
4110df60:	f800283a 	ret
4110df64:	110a8500 	call	4110a850 <__sinit>
4110df68:	003f2f06 	br	4110dc28 <__reset+0xbb0edc28>
4110df6c:	0463c83a 	sub	r17,zero,r17
4110df70:	d8802215 	stw	r2,136(sp)
4110df74:	a5000114 	ori	r20,r20,4
4110df78:	80c00007 	ldb	r3,0(r16)
4110df7c:	003f7706 	br	4110dd5c <__reset+0xbb0edd5c>
4110df80:	00800c04 	movi	r2,48
4110df84:	da802217 	ldw	r10,136(sp)
4110df88:	d8801d05 	stb	r2,116(sp)
4110df8c:	00801e04 	movi	r2,120
4110df90:	d8801d45 	stb	r2,117(sp)
4110df94:	d8001d85 	stb	zero,118(sp)
4110df98:	50c00104 	addi	r3,r10,4
4110df9c:	54800017 	ldw	r18,0(r10)
4110dfa0:	0027883a 	mov	r19,zero
4110dfa4:	a0800094 	ori	r2,r20,2
4110dfa8:	48030b16 	blt	r9,zero,4110ebd8 <___vfiprintf_internal_r+0xff8>
4110dfac:	00bfdfc4 	movi	r2,-129
4110dfb0:	a096703a 	and	r11,r20,r2
4110dfb4:	d8c02215 	stw	r3,136(sp)
4110dfb8:	5d000094 	ori	r20,r11,2
4110dfbc:	90032b1e 	bne	r18,zero,4110ec6c <___vfiprintf_internal_r+0x108c>
4110dfc0:	009044b4 	movhi	r2,16658
4110dfc4:	10a35404 	addi	r2,r2,-29360
4110dfc8:	d8802615 	stw	r2,152(sp)
4110dfcc:	0039883a 	mov	fp,zero
4110dfd0:	48017b1e 	bne	r9,zero,4110e5c0 <___vfiprintf_internal_r+0x9e0>
4110dfd4:	0013883a 	mov	r9,zero
4110dfd8:	0027883a 	mov	r19,zero
4110dfdc:	dd401a04 	addi	r21,sp,104
4110dfe0:	4825883a 	mov	r18,r9
4110dfe4:	4cc0010e 	bge	r9,r19,4110dfec <___vfiprintf_internal_r+0x40c>
4110dfe8:	9825883a 	mov	r18,r19
4110dfec:	e7003fcc 	andi	fp,fp,255
4110dff0:	e700201c 	xori	fp,fp,128
4110dff4:	e73fe004 	addi	fp,fp,-128
4110dff8:	e0000126 	beq	fp,zero,4110e000 <___vfiprintf_internal_r+0x420>
4110dffc:	94800044 	addi	r18,r18,1
4110e000:	a380008c 	andi	r14,r20,2
4110e004:	70000126 	beq	r14,zero,4110e00c <___vfiprintf_internal_r+0x42c>
4110e008:	94800084 	addi	r18,r18,2
4110e00c:	a700210c 	andi	fp,r20,132
4110e010:	e001df1e 	bne	fp,zero,4110e790 <___vfiprintf_internal_r+0xbb0>
4110e014:	8c87c83a 	sub	r3,r17,r18
4110e018:	00c1dd0e 	bge	zero,r3,4110e790 <___vfiprintf_internal_r+0xbb0>
4110e01c:	01c00404 	movi	r7,16
4110e020:	d8801c17 	ldw	r2,112(sp)
4110e024:	38c3ad0e 	bge	r7,r3,4110eedc <___vfiprintf_internal_r+0x12fc>
4110e028:	029044b4 	movhi	r10,16658
4110e02c:	52a3b904 	addi	r10,r10,-28956
4110e030:	dc002915 	stw	r16,164(sp)
4110e034:	d9801b17 	ldw	r6,108(sp)
4110e038:	da802415 	stw	r10,144(sp)
4110e03c:	03c001c4 	movi	r15,7
4110e040:	da402515 	stw	r9,148(sp)
4110e044:	db802815 	stw	r14,160(sp)
4110e048:	1821883a 	mov	r16,r3
4110e04c:	00000506 	br	4110e064 <___vfiprintf_internal_r+0x484>
4110e050:	31400084 	addi	r5,r6,2
4110e054:	42000204 	addi	r8,r8,8
4110e058:	200d883a 	mov	r6,r4
4110e05c:	843ffc04 	addi	r16,r16,-16
4110e060:	3c000d0e 	bge	r7,r16,4110e098 <___vfiprintf_internal_r+0x4b8>
4110e064:	10800404 	addi	r2,r2,16
4110e068:	31000044 	addi	r4,r6,1
4110e06c:	45800015 	stw	r22,0(r8)
4110e070:	41c00115 	stw	r7,4(r8)
4110e074:	d8801c15 	stw	r2,112(sp)
4110e078:	d9001b15 	stw	r4,108(sp)
4110e07c:	793ff40e 	bge	r15,r4,4110e050 <__reset+0xbb0ee050>
4110e080:	1001b51e 	bne	r2,zero,4110e758 <___vfiprintf_internal_r+0xb78>
4110e084:	843ffc04 	addi	r16,r16,-16
4110e088:	000d883a 	mov	r6,zero
4110e08c:	01400044 	movi	r5,1
4110e090:	d811883a 	mov	r8,sp
4110e094:	3c3ff316 	blt	r7,r16,4110e064 <__reset+0xbb0ee064>
4110e098:	8007883a 	mov	r3,r16
4110e09c:	da402517 	ldw	r9,148(sp)
4110e0a0:	db802817 	ldw	r14,160(sp)
4110e0a4:	dc002917 	ldw	r16,164(sp)
4110e0a8:	da802417 	ldw	r10,144(sp)
4110e0ac:	1885883a 	add	r2,r3,r2
4110e0b0:	40c00115 	stw	r3,4(r8)
4110e0b4:	42800015 	stw	r10,0(r8)
4110e0b8:	d8801c15 	stw	r2,112(sp)
4110e0bc:	d9401b15 	stw	r5,108(sp)
4110e0c0:	00c001c4 	movi	r3,7
4110e0c4:	19426016 	blt	r3,r5,4110ea48 <___vfiprintf_internal_r+0xe68>
4110e0c8:	d8c01d87 	ldb	r3,118(sp)
4110e0cc:	42000204 	addi	r8,r8,8
4110e0d0:	29000044 	addi	r4,r5,1
4110e0d4:	1801b31e 	bne	r3,zero,4110e7a4 <___vfiprintf_internal_r+0xbc4>
4110e0d8:	7001c026 	beq	r14,zero,4110e7dc <___vfiprintf_internal_r+0xbfc>
4110e0dc:	d8c01d04 	addi	r3,sp,116
4110e0e0:	10800084 	addi	r2,r2,2
4110e0e4:	40c00015 	stw	r3,0(r8)
4110e0e8:	00c00084 	movi	r3,2
4110e0ec:	40c00115 	stw	r3,4(r8)
4110e0f0:	d8801c15 	stw	r2,112(sp)
4110e0f4:	d9001b15 	stw	r4,108(sp)
4110e0f8:	00c001c4 	movi	r3,7
4110e0fc:	1902650e 	bge	r3,r4,4110ea94 <___vfiprintf_internal_r+0xeb4>
4110e100:	10029a1e 	bne	r2,zero,4110eb6c <___vfiprintf_internal_r+0xf8c>
4110e104:	00c02004 	movi	r3,128
4110e108:	01000044 	movi	r4,1
4110e10c:	000b883a 	mov	r5,zero
4110e110:	d811883a 	mov	r8,sp
4110e114:	e0c1b31e 	bne	fp,r3,4110e7e4 <___vfiprintf_internal_r+0xc04>
4110e118:	8cb9c83a 	sub	fp,r17,r18
4110e11c:	0701b10e 	bge	zero,fp,4110e7e4 <___vfiprintf_internal_r+0xc04>
4110e120:	01c00404 	movi	r7,16
4110e124:	3f03890e 	bge	r7,fp,4110ef4c <___vfiprintf_internal_r+0x136c>
4110e128:	00d044b4 	movhi	r3,16658
4110e12c:	18e3b504 	addi	r3,r3,-28972
4110e130:	d8c02415 	stw	r3,144(sp)
4110e134:	8007883a 	mov	r3,r16
4110e138:	034001c4 	movi	r13,7
4110e13c:	e021883a 	mov	r16,fp
4110e140:	da402515 	stw	r9,148(sp)
4110e144:	1839883a 	mov	fp,r3
4110e148:	00000506 	br	4110e160 <___vfiprintf_internal_r+0x580>
4110e14c:	29800084 	addi	r6,r5,2
4110e150:	42000204 	addi	r8,r8,8
4110e154:	180b883a 	mov	r5,r3
4110e158:	843ffc04 	addi	r16,r16,-16
4110e15c:	3c000d0e 	bge	r7,r16,4110e194 <___vfiprintf_internal_r+0x5b4>
4110e160:	10800404 	addi	r2,r2,16
4110e164:	28c00044 	addi	r3,r5,1
4110e168:	45c00015 	stw	r23,0(r8)
4110e16c:	41c00115 	stw	r7,4(r8)
4110e170:	d8801c15 	stw	r2,112(sp)
4110e174:	d8c01b15 	stw	r3,108(sp)
4110e178:	68fff40e 	bge	r13,r3,4110e14c <__reset+0xbb0ee14c>
4110e17c:	1002241e 	bne	r2,zero,4110ea10 <___vfiprintf_internal_r+0xe30>
4110e180:	843ffc04 	addi	r16,r16,-16
4110e184:	01800044 	movi	r6,1
4110e188:	000b883a 	mov	r5,zero
4110e18c:	d811883a 	mov	r8,sp
4110e190:	3c3ff316 	blt	r7,r16,4110e160 <__reset+0xbb0ee160>
4110e194:	da402517 	ldw	r9,148(sp)
4110e198:	e007883a 	mov	r3,fp
4110e19c:	8039883a 	mov	fp,r16
4110e1a0:	1821883a 	mov	r16,r3
4110e1a4:	d8c02417 	ldw	r3,144(sp)
4110e1a8:	1705883a 	add	r2,r2,fp
4110e1ac:	47000115 	stw	fp,4(r8)
4110e1b0:	40c00015 	stw	r3,0(r8)
4110e1b4:	d8801c15 	stw	r2,112(sp)
4110e1b8:	d9801b15 	stw	r6,108(sp)
4110e1bc:	00c001c4 	movi	r3,7
4110e1c0:	19827616 	blt	r3,r6,4110eb9c <___vfiprintf_internal_r+0xfbc>
4110e1c4:	4cf9c83a 	sub	fp,r9,r19
4110e1c8:	42000204 	addi	r8,r8,8
4110e1cc:	31000044 	addi	r4,r6,1
4110e1d0:	300b883a 	mov	r5,r6
4110e1d4:	07018516 	blt	zero,fp,4110e7ec <___vfiprintf_internal_r+0xc0c>
4110e1d8:	9885883a 	add	r2,r19,r2
4110e1dc:	45400015 	stw	r21,0(r8)
4110e1e0:	44c00115 	stw	r19,4(r8)
4110e1e4:	d8801c15 	stw	r2,112(sp)
4110e1e8:	d9001b15 	stw	r4,108(sp)
4110e1ec:	00c001c4 	movi	r3,7
4110e1f0:	1901dd0e 	bge	r3,r4,4110e968 <___vfiprintf_internal_r+0xd88>
4110e1f4:	1002401e 	bne	r2,zero,4110eaf8 <___vfiprintf_internal_r+0xf18>
4110e1f8:	d8001b15 	stw	zero,108(sp)
4110e1fc:	a2c0010c 	andi	r11,r20,4
4110e200:	58000226 	beq	r11,zero,4110e20c <___vfiprintf_internal_r+0x62c>
4110e204:	8ca7c83a 	sub	r19,r17,r18
4110e208:	04c2f216 	blt	zero,r19,4110edd4 <___vfiprintf_internal_r+0x11f4>
4110e20c:	8c80010e 	bge	r17,r18,4110e214 <___vfiprintf_internal_r+0x634>
4110e210:	9023883a 	mov	r17,r18
4110e214:	da802317 	ldw	r10,140(sp)
4110e218:	5455883a 	add	r10,r10,r17
4110e21c:	da802315 	stw	r10,140(sp)
4110e220:	d8001b15 	stw	zero,108(sp)
4110e224:	d811883a 	mov	r8,sp
4110e228:	003ea206 	br	4110dcb4 <__reset+0xbb0edcb4>
4110e22c:	a5000814 	ori	r20,r20,32
4110e230:	80c00007 	ldb	r3,0(r16)
4110e234:	003ec906 	br	4110dd5c <__reset+0xbb0edd5c>
4110e238:	80c00007 	ldb	r3,0(r16)
4110e23c:	1b030926 	beq	r3,r12,4110ee64 <___vfiprintf_internal_r+0x1284>
4110e240:	a5000414 	ori	r20,r20,16
4110e244:	003ec506 	br	4110dd5c <__reset+0xbb0edd5c>
4110e248:	21003fcc 	andi	r4,r4,255
4110e24c:	20035e1e 	bne	r4,zero,4110efc8 <___vfiprintf_internal_r+0x13e8>
4110e250:	a080080c 	andi	r2,r20,32
4110e254:	1002a526 	beq	r2,zero,4110ecec <___vfiprintf_internal_r+0x110c>
4110e258:	da802217 	ldw	r10,136(sp)
4110e25c:	50800017 	ldw	r2,0(r10)
4110e260:	da802317 	ldw	r10,140(sp)
4110e264:	5007d7fa 	srai	r3,r10,31
4110e268:	da802217 	ldw	r10,136(sp)
4110e26c:	10c00115 	stw	r3,4(r2)
4110e270:	52800104 	addi	r10,r10,4
4110e274:	da802215 	stw	r10,136(sp)
4110e278:	da802317 	ldw	r10,140(sp)
4110e27c:	12800015 	stw	r10,0(r2)
4110e280:	003e8c06 	br	4110dcb4 <__reset+0xbb0edcb4>
4110e284:	21003fcc 	andi	r4,r4,255
4110e288:	2003511e 	bne	r4,zero,4110efd0 <___vfiprintf_internal_r+0x13f0>
4110e28c:	a080080c 	andi	r2,r20,32
4110e290:	1000a126 	beq	r2,zero,4110e518 <___vfiprintf_internal_r+0x938>
4110e294:	da802217 	ldw	r10,136(sp)
4110e298:	d8001d85 	stb	zero,118(sp)
4110e29c:	50800204 	addi	r2,r10,8
4110e2a0:	54800017 	ldw	r18,0(r10)
4110e2a4:	54c00117 	ldw	r19,4(r10)
4110e2a8:	4802b416 	blt	r9,zero,4110ed7c <___vfiprintf_internal_r+0x119c>
4110e2ac:	013fdfc4 	movi	r4,-129
4110e2b0:	94c6b03a 	or	r3,r18,r19
4110e2b4:	d8802215 	stw	r2,136(sp)
4110e2b8:	a128703a 	and	r20,r20,r4
4110e2bc:	1800a226 	beq	r3,zero,4110e548 <___vfiprintf_internal_r+0x968>
4110e2c0:	0039883a 	mov	fp,zero
4110e2c4:	dd401a04 	addi	r21,sp,104
4110e2c8:	9006d0fa 	srli	r3,r18,3
4110e2cc:	9808977a 	slli	r4,r19,29
4110e2d0:	9826d0fa 	srli	r19,r19,3
4110e2d4:	948001cc 	andi	r18,r18,7
4110e2d8:	90800c04 	addi	r2,r18,48
4110e2dc:	ad7fffc4 	addi	r21,r21,-1
4110e2e0:	20e4b03a 	or	r18,r4,r3
4110e2e4:	a8800005 	stb	r2,0(r21)
4110e2e8:	94c6b03a 	or	r3,r18,r19
4110e2ec:	183ff61e 	bne	r3,zero,4110e2c8 <__reset+0xbb0ee2c8>
4110e2f0:	a0c0004c 	andi	r3,r20,1
4110e2f4:	18005926 	beq	r3,zero,4110e45c <___vfiprintf_internal_r+0x87c>
4110e2f8:	10803fcc 	andi	r2,r2,255
4110e2fc:	1080201c 	xori	r2,r2,128
4110e300:	10bfe004 	addi	r2,r2,-128
4110e304:	00c00c04 	movi	r3,48
4110e308:	10c05426 	beq	r2,r3,4110e45c <___vfiprintf_internal_r+0x87c>
4110e30c:	da801e17 	ldw	r10,120(sp)
4110e310:	a8bfffc4 	addi	r2,r21,-1
4110e314:	a8ffffc5 	stb	r3,-1(r21)
4110e318:	50a7c83a 	sub	r19,r10,r2
4110e31c:	102b883a 	mov	r21,r2
4110e320:	003f2f06 	br	4110dfe0 <__reset+0xbb0edfe0>
4110e324:	21003fcc 	andi	r4,r4,255
4110e328:	2003421e 	bne	r4,zero,4110f034 <___vfiprintf_internal_r+0x1454>
4110e32c:	009044b4 	movhi	r2,16658
4110e330:	10a35404 	addi	r2,r2,-29360
4110e334:	d8802615 	stw	r2,152(sp)
4110e338:	a080080c 	andi	r2,r20,32
4110e33c:	1000aa26 	beq	r2,zero,4110e5e8 <___vfiprintf_internal_r+0xa08>
4110e340:	da802217 	ldw	r10,136(sp)
4110e344:	54800017 	ldw	r18,0(r10)
4110e348:	54c00117 	ldw	r19,4(r10)
4110e34c:	52800204 	addi	r10,r10,8
4110e350:	da802215 	stw	r10,136(sp)
4110e354:	a080004c 	andi	r2,r20,1
4110e358:	1001d226 	beq	r2,zero,4110eaa4 <___vfiprintf_internal_r+0xec4>
4110e35c:	94c4b03a 	or	r2,r18,r19
4110e360:	1002351e 	bne	r2,zero,4110ec38 <___vfiprintf_internal_r+0x1058>
4110e364:	d8001d85 	stb	zero,118(sp)
4110e368:	48022216 	blt	r9,zero,4110ebf4 <___vfiprintf_internal_r+0x1014>
4110e36c:	00bfdfc4 	movi	r2,-129
4110e370:	a0a8703a 	and	r20,r20,r2
4110e374:	003f1506 	br	4110dfcc <__reset+0xbb0edfcc>
4110e378:	da802217 	ldw	r10,136(sp)
4110e37c:	04800044 	movi	r18,1
4110e380:	d8001d85 	stb	zero,118(sp)
4110e384:	50800017 	ldw	r2,0(r10)
4110e388:	52800104 	addi	r10,r10,4
4110e38c:	da802215 	stw	r10,136(sp)
4110e390:	d8801005 	stb	r2,64(sp)
4110e394:	9027883a 	mov	r19,r18
4110e398:	dd401004 	addi	r21,sp,64
4110e39c:	0013883a 	mov	r9,zero
4110e3a0:	003f1706 	br	4110e000 <__reset+0xbb0ee000>
4110e3a4:	21003fcc 	andi	r4,r4,255
4110e3a8:	2003201e 	bne	r4,zero,4110f02c <___vfiprintf_internal_r+0x144c>
4110e3ac:	a080080c 	andi	r2,r20,32
4110e3b0:	10004b26 	beq	r2,zero,4110e4e0 <___vfiprintf_internal_r+0x900>
4110e3b4:	da802217 	ldw	r10,136(sp)
4110e3b8:	50800117 	ldw	r2,4(r10)
4110e3bc:	54800017 	ldw	r18,0(r10)
4110e3c0:	52800204 	addi	r10,r10,8
4110e3c4:	da802215 	stw	r10,136(sp)
4110e3c8:	1027883a 	mov	r19,r2
4110e3cc:	10022c16 	blt	r2,zero,4110ec80 <___vfiprintf_internal_r+0x10a0>
4110e3d0:	df001d83 	ldbu	fp,118(sp)
4110e3d4:	48007216 	blt	r9,zero,4110e5a0 <___vfiprintf_internal_r+0x9c0>
4110e3d8:	00ffdfc4 	movi	r3,-129
4110e3dc:	94c4b03a 	or	r2,r18,r19
4110e3e0:	a0e8703a 	and	r20,r20,r3
4110e3e4:	1000cc26 	beq	r2,zero,4110e718 <___vfiprintf_internal_r+0xb38>
4110e3e8:	98021026 	beq	r19,zero,4110ec2c <___vfiprintf_internal_r+0x104c>
4110e3ec:	dc402415 	stw	r17,144(sp)
4110e3f0:	dc002515 	stw	r16,148(sp)
4110e3f4:	9823883a 	mov	r17,r19
4110e3f8:	9021883a 	mov	r16,r18
4110e3fc:	dd401a04 	addi	r21,sp,104
4110e400:	4825883a 	mov	r18,r9
4110e404:	4027883a 	mov	r19,r8
4110e408:	8009883a 	mov	r4,r16
4110e40c:	880b883a 	mov	r5,r17
4110e410:	01800284 	movi	r6,10
4110e414:	000f883a 	mov	r7,zero
4110e418:	110ffc00 	call	4110ffc0 <__umoddi3>
4110e41c:	10800c04 	addi	r2,r2,48
4110e420:	ad7fffc4 	addi	r21,r21,-1
4110e424:	8009883a 	mov	r4,r16
4110e428:	880b883a 	mov	r5,r17
4110e42c:	a8800005 	stb	r2,0(r21)
4110e430:	01800284 	movi	r6,10
4110e434:	000f883a 	mov	r7,zero
4110e438:	110fa480 	call	4110fa48 <__udivdi3>
4110e43c:	1021883a 	mov	r16,r2
4110e440:	10c4b03a 	or	r2,r2,r3
4110e444:	1823883a 	mov	r17,r3
4110e448:	103fef1e 	bne	r2,zero,4110e408 <__reset+0xbb0ee408>
4110e44c:	dc402417 	ldw	r17,144(sp)
4110e450:	dc002517 	ldw	r16,148(sp)
4110e454:	9013883a 	mov	r9,r18
4110e458:	9811883a 	mov	r8,r19
4110e45c:	da801e17 	ldw	r10,120(sp)
4110e460:	5567c83a 	sub	r19,r10,r21
4110e464:	003ede06 	br	4110dfe0 <__reset+0xbb0edfe0>
4110e468:	38803fcc 	andi	r2,r7,255
4110e46c:	1080201c 	xori	r2,r2,128
4110e470:	10bfe004 	addi	r2,r2,-128
4110e474:	1002371e 	bne	r2,zero,4110ed54 <___vfiprintf_internal_r+0x1174>
4110e478:	01000044 	movi	r4,1
4110e47c:	01c00804 	movi	r7,32
4110e480:	80c00007 	ldb	r3,0(r16)
4110e484:	003e3506 	br	4110dd5c <__reset+0xbb0edd5c>
4110e488:	a5000054 	ori	r20,r20,1
4110e48c:	80c00007 	ldb	r3,0(r16)
4110e490:	003e3206 	br	4110dd5c <__reset+0xbb0edd5c>
4110e494:	a5002014 	ori	r20,r20,128
4110e498:	80c00007 	ldb	r3,0(r16)
4110e49c:	003e2f06 	br	4110dd5c <__reset+0xbb0edd5c>
4110e4a0:	8015883a 	mov	r10,r16
4110e4a4:	0023883a 	mov	r17,zero
4110e4a8:	18bff404 	addi	r2,r3,-48
4110e4ac:	50c00007 	ldb	r3,0(r10)
4110e4b0:	8c4002a4 	muli	r17,r17,10
4110e4b4:	84000044 	addi	r16,r16,1
4110e4b8:	8015883a 	mov	r10,r16
4110e4bc:	1463883a 	add	r17,r2,r17
4110e4c0:	18bff404 	addi	r2,r3,-48
4110e4c4:	30bff92e 	bgeu	r6,r2,4110e4ac <__reset+0xbb0ee4ac>
4110e4c8:	003e2506 	br	4110dd60 <__reset+0xbb0edd60>
4110e4cc:	21003fcc 	andi	r4,r4,255
4110e4d0:	2002d41e 	bne	r4,zero,4110f024 <___vfiprintf_internal_r+0x1444>
4110e4d4:	a5000414 	ori	r20,r20,16
4110e4d8:	a080080c 	andi	r2,r20,32
4110e4dc:	103fb51e 	bne	r2,zero,4110e3b4 <__reset+0xbb0ee3b4>
4110e4e0:	a080040c 	andi	r2,r20,16
4110e4e4:	1001f826 	beq	r2,zero,4110ecc8 <___vfiprintf_internal_r+0x10e8>
4110e4e8:	da802217 	ldw	r10,136(sp)
4110e4ec:	54800017 	ldw	r18,0(r10)
4110e4f0:	52800104 	addi	r10,r10,4
4110e4f4:	da802215 	stw	r10,136(sp)
4110e4f8:	9027d7fa 	srai	r19,r18,31
4110e4fc:	9805883a 	mov	r2,r19
4110e500:	003fb206 	br	4110e3cc <__reset+0xbb0ee3cc>
4110e504:	21003fcc 	andi	r4,r4,255
4110e508:	2002c41e 	bne	r4,zero,4110f01c <___vfiprintf_internal_r+0x143c>
4110e50c:	a5000414 	ori	r20,r20,16
4110e510:	a080080c 	andi	r2,r20,32
4110e514:	103f5f1e 	bne	r2,zero,4110e294 <__reset+0xbb0ee294>
4110e518:	a080040c 	andi	r2,r20,16
4110e51c:	10020f26 	beq	r2,zero,4110ed5c <___vfiprintf_internal_r+0x117c>
4110e520:	da802217 	ldw	r10,136(sp)
4110e524:	d8001d85 	stb	zero,118(sp)
4110e528:	0027883a 	mov	r19,zero
4110e52c:	50800104 	addi	r2,r10,4
4110e530:	54800017 	ldw	r18,0(r10)
4110e534:	48021116 	blt	r9,zero,4110ed7c <___vfiprintf_internal_r+0x119c>
4110e538:	00ffdfc4 	movi	r3,-129
4110e53c:	d8802215 	stw	r2,136(sp)
4110e540:	a0e8703a 	and	r20,r20,r3
4110e544:	903f5e1e 	bne	r18,zero,4110e2c0 <__reset+0xbb0ee2c0>
4110e548:	0039883a 	mov	fp,zero
4110e54c:	4802a626 	beq	r9,zero,4110efe8 <___vfiprintf_internal_r+0x1408>
4110e550:	0025883a 	mov	r18,zero
4110e554:	0027883a 	mov	r19,zero
4110e558:	003f5a06 	br	4110e2c4 <__reset+0xbb0ee2c4>
4110e55c:	21003fcc 	andi	r4,r4,255
4110e560:	20029f1e 	bne	r4,zero,4110efe0 <___vfiprintf_internal_r+0x1400>
4110e564:	a5000414 	ori	r20,r20,16
4110e568:	a080080c 	andi	r2,r20,32
4110e56c:	10005e1e 	bne	r2,zero,4110e6e8 <___vfiprintf_internal_r+0xb08>
4110e570:	a080040c 	andi	r2,r20,16
4110e574:	1001a21e 	bne	r2,zero,4110ec00 <___vfiprintf_internal_r+0x1020>
4110e578:	a080100c 	andi	r2,r20,64
4110e57c:	d8001d85 	stb	zero,118(sp)
4110e580:	da802217 	ldw	r10,136(sp)
4110e584:	1002231e 	bne	r2,zero,4110ee14 <___vfiprintf_internal_r+0x1234>
4110e588:	50800104 	addi	r2,r10,4
4110e58c:	54800017 	ldw	r18,0(r10)
4110e590:	0027883a 	mov	r19,zero
4110e594:	4801a00e 	bge	r9,zero,4110ec18 <___vfiprintf_internal_r+0x1038>
4110e598:	d8802215 	stw	r2,136(sp)
4110e59c:	0039883a 	mov	fp,zero
4110e5a0:	94c4b03a 	or	r2,r18,r19
4110e5a4:	103f901e 	bne	r2,zero,4110e3e8 <__reset+0xbb0ee3e8>
4110e5a8:	00800044 	movi	r2,1
4110e5ac:	10803fcc 	andi	r2,r2,255
4110e5b0:	00c00044 	movi	r3,1
4110e5b4:	10c05926 	beq	r2,r3,4110e71c <___vfiprintf_internal_r+0xb3c>
4110e5b8:	00c00084 	movi	r3,2
4110e5bc:	10ffe41e 	bne	r2,r3,4110e550 <__reset+0xbb0ee550>
4110e5c0:	0025883a 	mov	r18,zero
4110e5c4:	0027883a 	mov	r19,zero
4110e5c8:	00013d06 	br	4110eac0 <___vfiprintf_internal_r+0xee0>
4110e5cc:	21003fcc 	andi	r4,r4,255
4110e5d0:	2002811e 	bne	r4,zero,4110efd8 <___vfiprintf_internal_r+0x13f8>
4110e5d4:	009044b4 	movhi	r2,16658
4110e5d8:	10a34f04 	addi	r2,r2,-29380
4110e5dc:	d8802615 	stw	r2,152(sp)
4110e5e0:	a080080c 	andi	r2,r20,32
4110e5e4:	103f561e 	bne	r2,zero,4110e340 <__reset+0xbb0ee340>
4110e5e8:	a080040c 	andi	r2,r20,16
4110e5ec:	1001d126 	beq	r2,zero,4110ed34 <___vfiprintf_internal_r+0x1154>
4110e5f0:	da802217 	ldw	r10,136(sp)
4110e5f4:	0027883a 	mov	r19,zero
4110e5f8:	54800017 	ldw	r18,0(r10)
4110e5fc:	52800104 	addi	r10,r10,4
4110e600:	da802215 	stw	r10,136(sp)
4110e604:	003f5306 	br	4110e354 <__reset+0xbb0ee354>
4110e608:	da802217 	ldw	r10,136(sp)
4110e60c:	d8001d85 	stb	zero,118(sp)
4110e610:	55400017 	ldw	r21,0(r10)
4110e614:	50c00104 	addi	r3,r10,4
4110e618:	a8024226 	beq	r21,zero,4110ef24 <___vfiprintf_internal_r+0x1344>
4110e61c:	48021816 	blt	r9,zero,4110ee80 <___vfiprintf_internal_r+0x12a0>
4110e620:	480d883a 	mov	r6,r9
4110e624:	000b883a 	mov	r5,zero
4110e628:	a809883a 	mov	r4,r21
4110e62c:	d8c02a15 	stw	r3,168(sp)
4110e630:	da002b15 	stw	r8,172(sp)
4110e634:	da402c15 	stw	r9,176(sp)
4110e638:	110bdbc0 	call	4110bdbc <memchr>
4110e63c:	d8c02a17 	ldw	r3,168(sp)
4110e640:	da002b17 	ldw	r8,172(sp)
4110e644:	da402c17 	ldw	r9,176(sp)
4110e648:	10024826 	beq	r2,zero,4110ef6c <___vfiprintf_internal_r+0x138c>
4110e64c:	1567c83a 	sub	r19,r2,r21
4110e650:	df001d83 	ldbu	fp,118(sp)
4110e654:	d8c02215 	stw	r3,136(sp)
4110e658:	0013883a 	mov	r9,zero
4110e65c:	003e6006 	br	4110dfe0 <__reset+0xbb0edfe0>
4110e660:	21003fcc 	andi	r4,r4,255
4110e664:	203fc026 	beq	r4,zero,4110e568 <__reset+0xbb0ee568>
4110e668:	d9c01d85 	stb	r7,118(sp)
4110e66c:	003fbe06 	br	4110e568 <__reset+0xbb0ee568>
4110e670:	da802217 	ldw	r10,136(sp)
4110e674:	54400017 	ldw	r17,0(r10)
4110e678:	50800104 	addi	r2,r10,4
4110e67c:	883e3b16 	blt	r17,zero,4110df6c <__reset+0xbb0edf6c>
4110e680:	d8802215 	stw	r2,136(sp)
4110e684:	80c00007 	ldb	r3,0(r16)
4110e688:	003db406 	br	4110dd5c <__reset+0xbb0edd5c>
4110e68c:	01000044 	movi	r4,1
4110e690:	01c00ac4 	movi	r7,43
4110e694:	80c00007 	ldb	r3,0(r16)
4110e698:	003db006 	br	4110dd5c <__reset+0xbb0edd5c>
4110e69c:	80c00007 	ldb	r3,0(r16)
4110e6a0:	82800044 	addi	r10,r16,1
4110e6a4:	1b423c26 	beq	r3,r13,4110ef98 <___vfiprintf_internal_r+0x13b8>
4110e6a8:	18bff404 	addi	r2,r3,-48
4110e6ac:	0013883a 	mov	r9,zero
4110e6b0:	30822b36 	bltu	r6,r2,4110ef60 <___vfiprintf_internal_r+0x1380>
4110e6b4:	50c00007 	ldb	r3,0(r10)
4110e6b8:	4a4002a4 	muli	r9,r9,10
4110e6bc:	54000044 	addi	r16,r10,1
4110e6c0:	8015883a 	mov	r10,r16
4110e6c4:	4893883a 	add	r9,r9,r2
4110e6c8:	18bff404 	addi	r2,r3,-48
4110e6cc:	30bff92e 	bgeu	r6,r2,4110e6b4 <__reset+0xbb0ee6b4>
4110e6d0:	483da30e 	bge	r9,zero,4110dd60 <__reset+0xbb0edd60>
4110e6d4:	027fffc4 	movi	r9,-1
4110e6d8:	003da106 	br	4110dd60 <__reset+0xbb0edd60>
4110e6dc:	a5001014 	ori	r20,r20,64
4110e6e0:	80c00007 	ldb	r3,0(r16)
4110e6e4:	003d9d06 	br	4110dd5c <__reset+0xbb0edd5c>
4110e6e8:	da802217 	ldw	r10,136(sp)
4110e6ec:	d8001d85 	stb	zero,118(sp)
4110e6f0:	50c00204 	addi	r3,r10,8
4110e6f4:	54800017 	ldw	r18,0(r10)
4110e6f8:	54c00117 	ldw	r19,4(r10)
4110e6fc:	4801ca16 	blt	r9,zero,4110ee28 <___vfiprintf_internal_r+0x1248>
4110e700:	013fdfc4 	movi	r4,-129
4110e704:	94c4b03a 	or	r2,r18,r19
4110e708:	d8c02215 	stw	r3,136(sp)
4110e70c:	a128703a 	and	r20,r20,r4
4110e710:	0039883a 	mov	fp,zero
4110e714:	103f341e 	bne	r2,zero,4110e3e8 <__reset+0xbb0ee3e8>
4110e718:	483e2e26 	beq	r9,zero,4110dfd4 <__reset+0xbb0edfd4>
4110e71c:	0025883a 	mov	r18,zero
4110e720:	94800c04 	addi	r18,r18,48
4110e724:	dc8019c5 	stb	r18,103(sp)
4110e728:	dcc02717 	ldw	r19,156(sp)
4110e72c:	dd4019c4 	addi	r21,sp,103
4110e730:	003e2b06 	br	4110dfe0 <__reset+0xbb0edfe0>
4110e734:	21003fcc 	andi	r4,r4,255
4110e738:	2002361e 	bne	r4,zero,4110f014 <___vfiprintf_internal_r+0x1434>
4110e73c:	1801c126 	beq	r3,zero,4110ee44 <___vfiprintf_internal_r+0x1264>
4110e740:	04800044 	movi	r18,1
4110e744:	d8c01005 	stb	r3,64(sp)
4110e748:	d8001d85 	stb	zero,118(sp)
4110e74c:	9027883a 	mov	r19,r18
4110e750:	dd401004 	addi	r21,sp,64
4110e754:	003f1106 	br	4110e39c <__reset+0xbb0ee39c>
4110e758:	d9402117 	ldw	r5,132(sp)
4110e75c:	d9002017 	ldw	r4,128(sp)
4110e760:	d9801a04 	addi	r6,sp,104
4110e764:	d9c02b15 	stw	r7,172(sp)
4110e768:	dbc02a15 	stw	r15,168(sp)
4110e76c:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110e770:	d9c02b17 	ldw	r7,172(sp)
4110e774:	dbc02a17 	ldw	r15,168(sp)
4110e778:	10006d1e 	bne	r2,zero,4110e930 <___vfiprintf_internal_r+0xd50>
4110e77c:	d9801b17 	ldw	r6,108(sp)
4110e780:	d8801c17 	ldw	r2,112(sp)
4110e784:	d811883a 	mov	r8,sp
4110e788:	31400044 	addi	r5,r6,1
4110e78c:	003e3306 	br	4110e05c <__reset+0xbb0ee05c>
4110e790:	d9401b17 	ldw	r5,108(sp)
4110e794:	d8801c17 	ldw	r2,112(sp)
4110e798:	29000044 	addi	r4,r5,1
4110e79c:	d8c01d87 	ldb	r3,118(sp)
4110e7a0:	183e4d26 	beq	r3,zero,4110e0d8 <__reset+0xbb0ee0d8>
4110e7a4:	00c00044 	movi	r3,1
4110e7a8:	d9401d84 	addi	r5,sp,118
4110e7ac:	10c5883a 	add	r2,r2,r3
4110e7b0:	41400015 	stw	r5,0(r8)
4110e7b4:	40c00115 	stw	r3,4(r8)
4110e7b8:	d8801c15 	stw	r2,112(sp)
4110e7bc:	d9001b15 	stw	r4,108(sp)
4110e7c0:	014001c4 	movi	r5,7
4110e7c4:	2900a90e 	bge	r5,r4,4110ea6c <___vfiprintf_internal_r+0xe8c>
4110e7c8:	1000da1e 	bne	r2,zero,4110eb34 <___vfiprintf_internal_r+0xf54>
4110e7cc:	7000ab1e 	bne	r14,zero,4110ea7c <___vfiprintf_internal_r+0xe9c>
4110e7d0:	000b883a 	mov	r5,zero
4110e7d4:	1809883a 	mov	r4,r3
4110e7d8:	d811883a 	mov	r8,sp
4110e7dc:	00c02004 	movi	r3,128
4110e7e0:	e0fe4d26 	beq	fp,r3,4110e118 <__reset+0xbb0ee118>
4110e7e4:	4cf9c83a 	sub	fp,r9,r19
4110e7e8:	073e7b0e 	bge	zero,fp,4110e1d8 <__reset+0xbb0ee1d8>
4110e7ec:	01c00404 	movi	r7,16
4110e7f0:	3f01900e 	bge	r7,fp,4110ee34 <___vfiprintf_internal_r+0x1254>
4110e7f4:	00d044b4 	movhi	r3,16658
4110e7f8:	18e3b504 	addi	r3,r3,-28972
4110e7fc:	d8c02415 	stw	r3,144(sp)
4110e800:	034001c4 	movi	r13,7
4110e804:	00000506 	br	4110e81c <___vfiprintf_internal_r+0xc3c>
4110e808:	29000084 	addi	r4,r5,2
4110e80c:	42000204 	addi	r8,r8,8
4110e810:	180b883a 	mov	r5,r3
4110e814:	e73ffc04 	addi	fp,fp,-16
4110e818:	3f000d0e 	bge	r7,fp,4110e850 <___vfiprintf_internal_r+0xc70>
4110e81c:	10800404 	addi	r2,r2,16
4110e820:	28c00044 	addi	r3,r5,1
4110e824:	45c00015 	stw	r23,0(r8)
4110e828:	41c00115 	stw	r7,4(r8)
4110e82c:	d8801c15 	stw	r2,112(sp)
4110e830:	d8c01b15 	stw	r3,108(sp)
4110e834:	68fff40e 	bge	r13,r3,4110e808 <__reset+0xbb0ee808>
4110e838:	1000101e 	bne	r2,zero,4110e87c <___vfiprintf_internal_r+0xc9c>
4110e83c:	e73ffc04 	addi	fp,fp,-16
4110e840:	01000044 	movi	r4,1
4110e844:	000b883a 	mov	r5,zero
4110e848:	d811883a 	mov	r8,sp
4110e84c:	3f3ff316 	blt	r7,fp,4110e81c <__reset+0xbb0ee81c>
4110e850:	da802417 	ldw	r10,144(sp)
4110e854:	1705883a 	add	r2,r2,fp
4110e858:	47000115 	stw	fp,4(r8)
4110e85c:	42800015 	stw	r10,0(r8)
4110e860:	d8801c15 	stw	r2,112(sp)
4110e864:	d9001b15 	stw	r4,108(sp)
4110e868:	00c001c4 	movi	r3,7
4110e86c:	19003616 	blt	r3,r4,4110e948 <___vfiprintf_internal_r+0xd68>
4110e870:	42000204 	addi	r8,r8,8
4110e874:	21000044 	addi	r4,r4,1
4110e878:	003e5706 	br	4110e1d8 <__reset+0xbb0ee1d8>
4110e87c:	d9402117 	ldw	r5,132(sp)
4110e880:	d9002017 	ldw	r4,128(sp)
4110e884:	d9801a04 	addi	r6,sp,104
4110e888:	d9c02b15 	stw	r7,172(sp)
4110e88c:	db402a15 	stw	r13,168(sp)
4110e890:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110e894:	d9c02b17 	ldw	r7,172(sp)
4110e898:	db402a17 	ldw	r13,168(sp)
4110e89c:	1000241e 	bne	r2,zero,4110e930 <___vfiprintf_internal_r+0xd50>
4110e8a0:	d9401b17 	ldw	r5,108(sp)
4110e8a4:	d8801c17 	ldw	r2,112(sp)
4110e8a8:	d811883a 	mov	r8,sp
4110e8ac:	29000044 	addi	r4,r5,1
4110e8b0:	003fd806 	br	4110e814 <__reset+0xbb0ee814>
4110e8b4:	d9401b17 	ldw	r5,108(sp)
4110e8b8:	00d044b4 	movhi	r3,16658
4110e8bc:	18e3b904 	addi	r3,r3,-28956
4110e8c0:	d8c02415 	stw	r3,144(sp)
4110e8c4:	29400044 	addi	r5,r5,1
4110e8c8:	d8c02417 	ldw	r3,144(sp)
4110e8cc:	14c5883a 	add	r2,r2,r19
4110e8d0:	44c00115 	stw	r19,4(r8)
4110e8d4:	40c00015 	stw	r3,0(r8)
4110e8d8:	d8801c15 	stw	r2,112(sp)
4110e8dc:	d9401b15 	stw	r5,108(sp)
4110e8e0:	00c001c4 	movi	r3,7
4110e8e4:	1940070e 	bge	r3,r5,4110e904 <___vfiprintf_internal_r+0xd24>
4110e8e8:	103e4826 	beq	r2,zero,4110e20c <__reset+0xbb0ee20c>
4110e8ec:	d9402117 	ldw	r5,132(sp)
4110e8f0:	d9002017 	ldw	r4,128(sp)
4110e8f4:	d9801a04 	addi	r6,sp,104
4110e8f8:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110e8fc:	10000c1e 	bne	r2,zero,4110e930 <___vfiprintf_internal_r+0xd50>
4110e900:	d8801c17 	ldw	r2,112(sp)
4110e904:	8c80010e 	bge	r17,r18,4110e90c <___vfiprintf_internal_r+0xd2c>
4110e908:	9023883a 	mov	r17,r18
4110e90c:	da802317 	ldw	r10,140(sp)
4110e910:	5455883a 	add	r10,r10,r17
4110e914:	da802315 	stw	r10,140(sp)
4110e918:	103e4126 	beq	r2,zero,4110e220 <__reset+0xbb0ee220>
4110e91c:	d9402117 	ldw	r5,132(sp)
4110e920:	d9002017 	ldw	r4,128(sp)
4110e924:	d9801a04 	addi	r6,sp,104
4110e928:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110e92c:	103e3c26 	beq	r2,zero,4110e220 <__reset+0xbb0ee220>
4110e930:	dd002117 	ldw	r20,132(sp)
4110e934:	a080030b 	ldhu	r2,12(r20)
4110e938:	1080100c 	andi	r2,r2,64
4110e93c:	1001231e 	bne	r2,zero,4110edcc <___vfiprintf_internal_r+0x11ec>
4110e940:	d8802317 	ldw	r2,140(sp)
4110e944:	003d7b06 	br	4110df34 <__reset+0xbb0edf34>
4110e948:	1000991e 	bne	r2,zero,4110ebb0 <___vfiprintf_internal_r+0xfd0>
4110e94c:	00c00044 	movi	r3,1
4110e950:	9805883a 	mov	r2,r19
4110e954:	dd400015 	stw	r21,0(sp)
4110e958:	dcc00115 	stw	r19,4(sp)
4110e95c:	dcc01c15 	stw	r19,112(sp)
4110e960:	d8c01b15 	stw	r3,108(sp)
4110e964:	d811883a 	mov	r8,sp
4110e968:	42000204 	addi	r8,r8,8
4110e96c:	a2c0010c 	andi	r11,r20,4
4110e970:	583fe426 	beq	r11,zero,4110e904 <__reset+0xbb0ee904>
4110e974:	8ca7c83a 	sub	r19,r17,r18
4110e978:	04ffe20e 	bge	zero,r19,4110e904 <__reset+0xbb0ee904>
4110e97c:	01c00404 	movi	r7,16
4110e980:	3cffcc0e 	bge	r7,r19,4110e8b4 <__reset+0xbb0ee8b4>
4110e984:	029044b4 	movhi	r10,16658
4110e988:	52a3b904 	addi	r10,r10,-28956
4110e98c:	d9001b17 	ldw	r4,108(sp)
4110e990:	da802415 	stw	r10,144(sp)
4110e994:	382b883a 	mov	r21,r7
4110e998:	050001c4 	movi	r20,7
4110e99c:	df002017 	ldw	fp,128(sp)
4110e9a0:	00000506 	br	4110e9b8 <___vfiprintf_internal_r+0xdd8>
4110e9a4:	21400084 	addi	r5,r4,2
4110e9a8:	42000204 	addi	r8,r8,8
4110e9ac:	1809883a 	mov	r4,r3
4110e9b0:	9cfffc04 	addi	r19,r19,-16
4110e9b4:	acffc40e 	bge	r21,r19,4110e8c8 <__reset+0xbb0ee8c8>
4110e9b8:	10800404 	addi	r2,r2,16
4110e9bc:	20c00044 	addi	r3,r4,1
4110e9c0:	45800015 	stw	r22,0(r8)
4110e9c4:	45400115 	stw	r21,4(r8)
4110e9c8:	d8801c15 	stw	r2,112(sp)
4110e9cc:	d8c01b15 	stw	r3,108(sp)
4110e9d0:	a0fff40e 	bge	r20,r3,4110e9a4 <__reset+0xbb0ee9a4>
4110e9d4:	1000041e 	bne	r2,zero,4110e9e8 <___vfiprintf_internal_r+0xe08>
4110e9d8:	01400044 	movi	r5,1
4110e9dc:	0009883a 	mov	r4,zero
4110e9e0:	d811883a 	mov	r8,sp
4110e9e4:	003ff206 	br	4110e9b0 <__reset+0xbb0ee9b0>
4110e9e8:	d9402117 	ldw	r5,132(sp)
4110e9ec:	d9801a04 	addi	r6,sp,104
4110e9f0:	e009883a 	mov	r4,fp
4110e9f4:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110e9f8:	103fcd1e 	bne	r2,zero,4110e930 <__reset+0xbb0ee930>
4110e9fc:	d9001b17 	ldw	r4,108(sp)
4110ea00:	d8801c17 	ldw	r2,112(sp)
4110ea04:	d811883a 	mov	r8,sp
4110ea08:	21400044 	addi	r5,r4,1
4110ea0c:	003fe806 	br	4110e9b0 <__reset+0xbb0ee9b0>
4110ea10:	d9402117 	ldw	r5,132(sp)
4110ea14:	d9002017 	ldw	r4,128(sp)
4110ea18:	d9801a04 	addi	r6,sp,104
4110ea1c:	d9c02b15 	stw	r7,172(sp)
4110ea20:	db402a15 	stw	r13,168(sp)
4110ea24:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110ea28:	d9c02b17 	ldw	r7,172(sp)
4110ea2c:	db402a17 	ldw	r13,168(sp)
4110ea30:	103fbf1e 	bne	r2,zero,4110e930 <__reset+0xbb0ee930>
4110ea34:	d9401b17 	ldw	r5,108(sp)
4110ea38:	d8801c17 	ldw	r2,112(sp)
4110ea3c:	d811883a 	mov	r8,sp
4110ea40:	29800044 	addi	r6,r5,1
4110ea44:	003dc406 	br	4110e158 <__reset+0xbb0ee158>
4110ea48:	1000d21e 	bne	r2,zero,4110ed94 <___vfiprintf_internal_r+0x11b4>
4110ea4c:	d8c01d87 	ldb	r3,118(sp)
4110ea50:	18009526 	beq	r3,zero,4110eca8 <___vfiprintf_internal_r+0x10c8>
4110ea54:	00800044 	movi	r2,1
4110ea58:	d8c01d84 	addi	r3,sp,118
4110ea5c:	1009883a 	mov	r4,r2
4110ea60:	d8c00015 	stw	r3,0(sp)
4110ea64:	d8800115 	stw	r2,4(sp)
4110ea68:	d811883a 	mov	r8,sp
4110ea6c:	200b883a 	mov	r5,r4
4110ea70:	42000204 	addi	r8,r8,8
4110ea74:	21000044 	addi	r4,r4,1
4110ea78:	003d9706 	br	4110e0d8 <__reset+0xbb0ee0d8>
4110ea7c:	d9001d04 	addi	r4,sp,116
4110ea80:	00800084 	movi	r2,2
4110ea84:	d9000015 	stw	r4,0(sp)
4110ea88:	d8800115 	stw	r2,4(sp)
4110ea8c:	1809883a 	mov	r4,r3
4110ea90:	d811883a 	mov	r8,sp
4110ea94:	200b883a 	mov	r5,r4
4110ea98:	42000204 	addi	r8,r8,8
4110ea9c:	21000044 	addi	r4,r4,1
4110eaa0:	003f4e06 	br	4110e7dc <__reset+0xbb0ee7dc>
4110eaa4:	d8001d85 	stb	zero,118(sp)
4110eaa8:	48005016 	blt	r9,zero,4110ebec <___vfiprintf_internal_r+0x100c>
4110eaac:	00ffdfc4 	movi	r3,-129
4110eab0:	94c4b03a 	or	r2,r18,r19
4110eab4:	a0e8703a 	and	r20,r20,r3
4110eab8:	103d4426 	beq	r2,zero,4110dfcc <__reset+0xbb0edfcc>
4110eabc:	0039883a 	mov	fp,zero
4110eac0:	d9002617 	ldw	r4,152(sp)
4110eac4:	dd401a04 	addi	r21,sp,104
4110eac8:	908003cc 	andi	r2,r18,15
4110eacc:	9806973a 	slli	r3,r19,28
4110ead0:	2085883a 	add	r2,r4,r2
4110ead4:	9024d13a 	srli	r18,r18,4
4110ead8:	10800003 	ldbu	r2,0(r2)
4110eadc:	9826d13a 	srli	r19,r19,4
4110eae0:	ad7fffc4 	addi	r21,r21,-1
4110eae4:	1ca4b03a 	or	r18,r3,r18
4110eae8:	a8800005 	stb	r2,0(r21)
4110eaec:	94c4b03a 	or	r2,r18,r19
4110eaf0:	103ff51e 	bne	r2,zero,4110eac8 <__reset+0xbb0eeac8>
4110eaf4:	003e5906 	br	4110e45c <__reset+0xbb0ee45c>
4110eaf8:	d9402117 	ldw	r5,132(sp)
4110eafc:	d9002017 	ldw	r4,128(sp)
4110eb00:	d9801a04 	addi	r6,sp,104
4110eb04:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110eb08:	103f891e 	bne	r2,zero,4110e930 <__reset+0xbb0ee930>
4110eb0c:	d8801c17 	ldw	r2,112(sp)
4110eb10:	d811883a 	mov	r8,sp
4110eb14:	003f9506 	br	4110e96c <__reset+0xbb0ee96c>
4110eb18:	d9402117 	ldw	r5,132(sp)
4110eb1c:	d9002017 	ldw	r4,128(sp)
4110eb20:	d9801a04 	addi	r6,sp,104
4110eb24:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110eb28:	103f811e 	bne	r2,zero,4110e930 <__reset+0xbb0ee930>
4110eb2c:	d811883a 	mov	r8,sp
4110eb30:	003ced06 	br	4110dee8 <__reset+0xbb0edee8>
4110eb34:	d9402117 	ldw	r5,132(sp)
4110eb38:	d9002017 	ldw	r4,128(sp)
4110eb3c:	d9801a04 	addi	r6,sp,104
4110eb40:	da402c15 	stw	r9,176(sp)
4110eb44:	db802a15 	stw	r14,168(sp)
4110eb48:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110eb4c:	da402c17 	ldw	r9,176(sp)
4110eb50:	db802a17 	ldw	r14,168(sp)
4110eb54:	103f761e 	bne	r2,zero,4110e930 <__reset+0xbb0ee930>
4110eb58:	d9401b17 	ldw	r5,108(sp)
4110eb5c:	d8801c17 	ldw	r2,112(sp)
4110eb60:	d811883a 	mov	r8,sp
4110eb64:	29000044 	addi	r4,r5,1
4110eb68:	003d5b06 	br	4110e0d8 <__reset+0xbb0ee0d8>
4110eb6c:	d9402117 	ldw	r5,132(sp)
4110eb70:	d9002017 	ldw	r4,128(sp)
4110eb74:	d9801a04 	addi	r6,sp,104
4110eb78:	da402c15 	stw	r9,176(sp)
4110eb7c:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110eb80:	da402c17 	ldw	r9,176(sp)
4110eb84:	103f6a1e 	bne	r2,zero,4110e930 <__reset+0xbb0ee930>
4110eb88:	d9401b17 	ldw	r5,108(sp)
4110eb8c:	d8801c17 	ldw	r2,112(sp)
4110eb90:	d811883a 	mov	r8,sp
4110eb94:	29000044 	addi	r4,r5,1
4110eb98:	003f1006 	br	4110e7dc <__reset+0xbb0ee7dc>
4110eb9c:	1000c31e 	bne	r2,zero,4110eeac <___vfiprintf_internal_r+0x12cc>
4110eba0:	01000044 	movi	r4,1
4110eba4:	000b883a 	mov	r5,zero
4110eba8:	d811883a 	mov	r8,sp
4110ebac:	003f0d06 	br	4110e7e4 <__reset+0xbb0ee7e4>
4110ebb0:	d9402117 	ldw	r5,132(sp)
4110ebb4:	d9002017 	ldw	r4,128(sp)
4110ebb8:	d9801a04 	addi	r6,sp,104
4110ebbc:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110ebc0:	103f5b1e 	bne	r2,zero,4110e930 <__reset+0xbb0ee930>
4110ebc4:	d9001b17 	ldw	r4,108(sp)
4110ebc8:	d8801c17 	ldw	r2,112(sp)
4110ebcc:	d811883a 	mov	r8,sp
4110ebd0:	21000044 	addi	r4,r4,1
4110ebd4:	003d8006 	br	4110e1d8 <__reset+0xbb0ee1d8>
4110ebd8:	011044b4 	movhi	r4,16658
4110ebdc:	21235404 	addi	r4,r4,-29360
4110ebe0:	d9002615 	stw	r4,152(sp)
4110ebe4:	d8c02215 	stw	r3,136(sp)
4110ebe8:	1029883a 	mov	r20,r2
4110ebec:	94c4b03a 	or	r2,r18,r19
4110ebf0:	103fb21e 	bne	r2,zero,4110eabc <__reset+0xbb0eeabc>
4110ebf4:	0039883a 	mov	fp,zero
4110ebf8:	00800084 	movi	r2,2
4110ebfc:	003e6b06 	br	4110e5ac <__reset+0xbb0ee5ac>
4110ec00:	da802217 	ldw	r10,136(sp)
4110ec04:	d8001d85 	stb	zero,118(sp)
4110ec08:	0027883a 	mov	r19,zero
4110ec0c:	50800104 	addi	r2,r10,4
4110ec10:	54800017 	ldw	r18,0(r10)
4110ec14:	483e6016 	blt	r9,zero,4110e598 <__reset+0xbb0ee598>
4110ec18:	00ffdfc4 	movi	r3,-129
4110ec1c:	d8802215 	stw	r2,136(sp)
4110ec20:	a0e8703a 	and	r20,r20,r3
4110ec24:	0039883a 	mov	fp,zero
4110ec28:	903ebb26 	beq	r18,zero,4110e718 <__reset+0xbb0ee718>
4110ec2c:	00800244 	movi	r2,9
4110ec30:	14bdee36 	bltu	r2,r18,4110e3ec <__reset+0xbb0ee3ec>
4110ec34:	003eba06 	br	4110e720 <__reset+0xbb0ee720>
4110ec38:	00800c04 	movi	r2,48
4110ec3c:	d8c01d45 	stb	r3,117(sp)
4110ec40:	d8801d05 	stb	r2,116(sp)
4110ec44:	d8001d85 	stb	zero,118(sp)
4110ec48:	a0c00094 	ori	r3,r20,2
4110ec4c:	4800a916 	blt	r9,zero,4110eef4 <___vfiprintf_internal_r+0x1314>
4110ec50:	00bfdfc4 	movi	r2,-129
4110ec54:	a096703a 	and	r11,r20,r2
4110ec58:	5d000094 	ori	r20,r11,2
4110ec5c:	0039883a 	mov	fp,zero
4110ec60:	003f9706 	br	4110eac0 <__reset+0xbb0eeac0>
4110ec64:	8025883a 	mov	r18,r16
4110ec68:	003c2e06 	br	4110dd24 <__reset+0xbb0edd24>
4110ec6c:	009044b4 	movhi	r2,16658
4110ec70:	10a35404 	addi	r2,r2,-29360
4110ec74:	0039883a 	mov	fp,zero
4110ec78:	d8802615 	stw	r2,152(sp)
4110ec7c:	003f9006 	br	4110eac0 <__reset+0xbb0eeac0>
4110ec80:	04a5c83a 	sub	r18,zero,r18
4110ec84:	07000b44 	movi	fp,45
4110ec88:	9004c03a 	cmpne	r2,r18,zero
4110ec8c:	04e7c83a 	sub	r19,zero,r19
4110ec90:	df001d85 	stb	fp,118(sp)
4110ec94:	98a7c83a 	sub	r19,r19,r2
4110ec98:	48009f16 	blt	r9,zero,4110ef18 <___vfiprintf_internal_r+0x1338>
4110ec9c:	00bfdfc4 	movi	r2,-129
4110eca0:	a0a8703a 	and	r20,r20,r2
4110eca4:	003dd006 	br	4110e3e8 <__reset+0xbb0ee3e8>
4110eca8:	70004c26 	beq	r14,zero,4110eddc <___vfiprintf_internal_r+0x11fc>
4110ecac:	00800084 	movi	r2,2
4110ecb0:	d8c01d04 	addi	r3,sp,116
4110ecb4:	d8c00015 	stw	r3,0(sp)
4110ecb8:	d8800115 	stw	r2,4(sp)
4110ecbc:	01000044 	movi	r4,1
4110ecc0:	d811883a 	mov	r8,sp
4110ecc4:	003f7306 	br	4110ea94 <__reset+0xbb0eea94>
4110ecc8:	a080100c 	andi	r2,r20,64
4110eccc:	da802217 	ldw	r10,136(sp)
4110ecd0:	103e0626 	beq	r2,zero,4110e4ec <__reset+0xbb0ee4ec>
4110ecd4:	5480000f 	ldh	r18,0(r10)
4110ecd8:	52800104 	addi	r10,r10,4
4110ecdc:	da802215 	stw	r10,136(sp)
4110ece0:	9027d7fa 	srai	r19,r18,31
4110ece4:	9805883a 	mov	r2,r19
4110ece8:	003db806 	br	4110e3cc <__reset+0xbb0ee3cc>
4110ecec:	a080040c 	andi	r2,r20,16
4110ecf0:	1000091e 	bne	r2,zero,4110ed18 <___vfiprintf_internal_r+0x1138>
4110ecf4:	a2c0100c 	andi	r11,r20,64
4110ecf8:	58000726 	beq	r11,zero,4110ed18 <___vfiprintf_internal_r+0x1138>
4110ecfc:	da802217 	ldw	r10,136(sp)
4110ed00:	50800017 	ldw	r2,0(r10)
4110ed04:	52800104 	addi	r10,r10,4
4110ed08:	da802215 	stw	r10,136(sp)
4110ed0c:	da802317 	ldw	r10,140(sp)
4110ed10:	1280000d 	sth	r10,0(r2)
4110ed14:	003be706 	br	4110dcb4 <__reset+0xbb0edcb4>
4110ed18:	da802217 	ldw	r10,136(sp)
4110ed1c:	50800017 	ldw	r2,0(r10)
4110ed20:	52800104 	addi	r10,r10,4
4110ed24:	da802215 	stw	r10,136(sp)
4110ed28:	da802317 	ldw	r10,140(sp)
4110ed2c:	12800015 	stw	r10,0(r2)
4110ed30:	003be006 	br	4110dcb4 <__reset+0xbb0edcb4>
4110ed34:	a080100c 	andi	r2,r20,64
4110ed38:	da802217 	ldw	r10,136(sp)
4110ed3c:	10003026 	beq	r2,zero,4110ee00 <___vfiprintf_internal_r+0x1220>
4110ed40:	5480000b 	ldhu	r18,0(r10)
4110ed44:	52800104 	addi	r10,r10,4
4110ed48:	0027883a 	mov	r19,zero
4110ed4c:	da802215 	stw	r10,136(sp)
4110ed50:	003d8006 	br	4110e354 <__reset+0xbb0ee354>
4110ed54:	80c00007 	ldb	r3,0(r16)
4110ed58:	003c0006 	br	4110dd5c <__reset+0xbb0edd5c>
4110ed5c:	a080100c 	andi	r2,r20,64
4110ed60:	d8001d85 	stb	zero,118(sp)
4110ed64:	da802217 	ldw	r10,136(sp)
4110ed68:	1000201e 	bne	r2,zero,4110edec <___vfiprintf_internal_r+0x120c>
4110ed6c:	50800104 	addi	r2,r10,4
4110ed70:	54800017 	ldw	r18,0(r10)
4110ed74:	0027883a 	mov	r19,zero
4110ed78:	483def0e 	bge	r9,zero,4110e538 <__reset+0xbb0ee538>
4110ed7c:	94c6b03a 	or	r3,r18,r19
4110ed80:	d8802215 	stw	r2,136(sp)
4110ed84:	183d4e1e 	bne	r3,zero,4110e2c0 <__reset+0xbb0ee2c0>
4110ed88:	0039883a 	mov	fp,zero
4110ed8c:	0005883a 	mov	r2,zero
4110ed90:	003e0606 	br	4110e5ac <__reset+0xbb0ee5ac>
4110ed94:	d9402117 	ldw	r5,132(sp)
4110ed98:	d9002017 	ldw	r4,128(sp)
4110ed9c:	d9801a04 	addi	r6,sp,104
4110eda0:	da402c15 	stw	r9,176(sp)
4110eda4:	db802a15 	stw	r14,168(sp)
4110eda8:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110edac:	da402c17 	ldw	r9,176(sp)
4110edb0:	db802a17 	ldw	r14,168(sp)
4110edb4:	103ede1e 	bne	r2,zero,4110e930 <__reset+0xbb0ee930>
4110edb8:	d9401b17 	ldw	r5,108(sp)
4110edbc:	d8801c17 	ldw	r2,112(sp)
4110edc0:	d811883a 	mov	r8,sp
4110edc4:	29000044 	addi	r4,r5,1
4110edc8:	003e7406 	br	4110e79c <__reset+0xbb0ee79c>
4110edcc:	00bfffc4 	movi	r2,-1
4110edd0:	003c5806 	br	4110df34 <__reset+0xbb0edf34>
4110edd4:	d811883a 	mov	r8,sp
4110edd8:	003ee806 	br	4110e97c <__reset+0xbb0ee97c>
4110eddc:	000b883a 	mov	r5,zero
4110ede0:	01000044 	movi	r4,1
4110ede4:	d811883a 	mov	r8,sp
4110ede8:	003e7c06 	br	4110e7dc <__reset+0xbb0ee7dc>
4110edec:	50800104 	addi	r2,r10,4
4110edf0:	5480000b 	ldhu	r18,0(r10)
4110edf4:	0027883a 	mov	r19,zero
4110edf8:	483dcf0e 	bge	r9,zero,4110e538 <__reset+0xbb0ee538>
4110edfc:	003fdf06 	br	4110ed7c <__reset+0xbb0eed7c>
4110ee00:	54800017 	ldw	r18,0(r10)
4110ee04:	52800104 	addi	r10,r10,4
4110ee08:	0027883a 	mov	r19,zero
4110ee0c:	da802215 	stw	r10,136(sp)
4110ee10:	003d5006 	br	4110e354 <__reset+0xbb0ee354>
4110ee14:	50800104 	addi	r2,r10,4
4110ee18:	5480000b 	ldhu	r18,0(r10)
4110ee1c:	0027883a 	mov	r19,zero
4110ee20:	483f7d0e 	bge	r9,zero,4110ec18 <__reset+0xbb0eec18>
4110ee24:	003ddc06 	br	4110e598 <__reset+0xbb0ee598>
4110ee28:	d8c02215 	stw	r3,136(sp)
4110ee2c:	0039883a 	mov	fp,zero
4110ee30:	003ddb06 	br	4110e5a0 <__reset+0xbb0ee5a0>
4110ee34:	029044b4 	movhi	r10,16658
4110ee38:	52a3b504 	addi	r10,r10,-28972
4110ee3c:	da802415 	stw	r10,144(sp)
4110ee40:	003e8306 	br	4110e850 <__reset+0xbb0ee850>
4110ee44:	d8801c17 	ldw	r2,112(sp)
4110ee48:	dd002117 	ldw	r20,132(sp)
4110ee4c:	103eb926 	beq	r2,zero,4110e934 <__reset+0xbb0ee934>
4110ee50:	d9002017 	ldw	r4,128(sp)
4110ee54:	d9801a04 	addi	r6,sp,104
4110ee58:	a00b883a 	mov	r5,r20
4110ee5c:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110ee60:	003eb406 	br	4110e934 <__reset+0xbb0ee934>
4110ee64:	80c00043 	ldbu	r3,1(r16)
4110ee68:	a5000814 	ori	r20,r20,32
4110ee6c:	84000044 	addi	r16,r16,1
4110ee70:	18c03fcc 	andi	r3,r3,255
4110ee74:	18c0201c 	xori	r3,r3,128
4110ee78:	18ffe004 	addi	r3,r3,-128
4110ee7c:	003bb706 	br	4110dd5c <__reset+0xbb0edd5c>
4110ee80:	a809883a 	mov	r4,r21
4110ee84:	d8c02a15 	stw	r3,168(sp)
4110ee88:	da002b15 	stw	r8,172(sp)
4110ee8c:	11065140 	call	41106514 <strlen>
4110ee90:	d8c02a17 	ldw	r3,168(sp)
4110ee94:	1027883a 	mov	r19,r2
4110ee98:	df001d83 	ldbu	fp,118(sp)
4110ee9c:	d8c02215 	stw	r3,136(sp)
4110eea0:	0013883a 	mov	r9,zero
4110eea4:	da002b17 	ldw	r8,172(sp)
4110eea8:	003c4d06 	br	4110dfe0 <__reset+0xbb0edfe0>
4110eeac:	d9402117 	ldw	r5,132(sp)
4110eeb0:	d9002017 	ldw	r4,128(sp)
4110eeb4:	d9801a04 	addi	r6,sp,104
4110eeb8:	da402c15 	stw	r9,176(sp)
4110eebc:	110dacc0 	call	4110dacc <__sprint_r.part.0>
4110eec0:	da402c17 	ldw	r9,176(sp)
4110eec4:	103e9a1e 	bne	r2,zero,4110e930 <__reset+0xbb0ee930>
4110eec8:	d9401b17 	ldw	r5,108(sp)
4110eecc:	d8801c17 	ldw	r2,112(sp)
4110eed0:	d811883a 	mov	r8,sp
4110eed4:	29000044 	addi	r4,r5,1
4110eed8:	003e4206 	br	4110e7e4 <__reset+0xbb0ee7e4>
4110eedc:	d9401b17 	ldw	r5,108(sp)
4110eee0:	011044b4 	movhi	r4,16658
4110eee4:	2123b904 	addi	r4,r4,-28956
4110eee8:	d9002415 	stw	r4,144(sp)
4110eeec:	29400044 	addi	r5,r5,1
4110eef0:	003c6d06 	br	4110e0a8 <__reset+0xbb0ee0a8>
4110eef4:	0039883a 	mov	fp,zero
4110eef8:	00800084 	movi	r2,2
4110eefc:	10803fcc 	andi	r2,r2,255
4110ef00:	01000044 	movi	r4,1
4110ef04:	11001e26 	beq	r2,r4,4110ef80 <___vfiprintf_internal_r+0x13a0>
4110ef08:	01000084 	movi	r4,2
4110ef0c:	11001e1e 	bne	r2,r4,4110ef88 <___vfiprintf_internal_r+0x13a8>
4110ef10:	1829883a 	mov	r20,r3
4110ef14:	003eea06 	br	4110eac0 <__reset+0xbb0eeac0>
4110ef18:	a007883a 	mov	r3,r20
4110ef1c:	00800044 	movi	r2,1
4110ef20:	003ff606 	br	4110eefc <__reset+0xbb0eeefc>
4110ef24:	00800184 	movi	r2,6
4110ef28:	1240012e 	bgeu	r2,r9,4110ef30 <___vfiprintf_internal_r+0x1350>
4110ef2c:	1013883a 	mov	r9,r2
4110ef30:	4827883a 	mov	r19,r9
4110ef34:	4825883a 	mov	r18,r9
4110ef38:	48001516 	blt	r9,zero,4110ef90 <___vfiprintf_internal_r+0x13b0>
4110ef3c:	055044b4 	movhi	r21,16658
4110ef40:	d8c02215 	stw	r3,136(sp)
4110ef44:	ad635904 	addi	r21,r21,-29340
4110ef48:	003d1406 	br	4110e39c <__reset+0xbb0ee39c>
4110ef4c:	029044b4 	movhi	r10,16658
4110ef50:	52a3b504 	addi	r10,r10,-28972
4110ef54:	da802415 	stw	r10,144(sp)
4110ef58:	200d883a 	mov	r6,r4
4110ef5c:	003c9106 	br	4110e1a4 <__reset+0xbb0ee1a4>
4110ef60:	5021883a 	mov	r16,r10
4110ef64:	0013883a 	mov	r9,zero
4110ef68:	003b7d06 	br	4110dd60 <__reset+0xbb0edd60>
4110ef6c:	4827883a 	mov	r19,r9
4110ef70:	df001d83 	ldbu	fp,118(sp)
4110ef74:	d8c02215 	stw	r3,136(sp)
4110ef78:	0013883a 	mov	r9,zero
4110ef7c:	003c1806 	br	4110dfe0 <__reset+0xbb0edfe0>
4110ef80:	1829883a 	mov	r20,r3
4110ef84:	003d1806 	br	4110e3e8 <__reset+0xbb0ee3e8>
4110ef88:	1829883a 	mov	r20,r3
4110ef8c:	003ccd06 	br	4110e2c4 <__reset+0xbb0ee2c4>
4110ef90:	0025883a 	mov	r18,zero
4110ef94:	003fe906 	br	4110ef3c <__reset+0xbb0eef3c>
4110ef98:	d8802217 	ldw	r2,136(sp)
4110ef9c:	80c00043 	ldbu	r3,1(r16)
4110efa0:	5021883a 	mov	r16,r10
4110efa4:	12400017 	ldw	r9,0(r2)
4110efa8:	10800104 	addi	r2,r2,4
4110efac:	d8802215 	stw	r2,136(sp)
4110efb0:	483faf0e 	bge	r9,zero,4110ee70 <__reset+0xbb0eee70>
4110efb4:	18c03fcc 	andi	r3,r3,255
4110efb8:	18c0201c 	xori	r3,r3,128
4110efbc:	027fffc4 	movi	r9,-1
4110efc0:	18ffe004 	addi	r3,r3,-128
4110efc4:	003b6506 	br	4110dd5c <__reset+0xbb0edd5c>
4110efc8:	d9c01d85 	stb	r7,118(sp)
4110efcc:	003ca006 	br	4110e250 <__reset+0xbb0ee250>
4110efd0:	d9c01d85 	stb	r7,118(sp)
4110efd4:	003cad06 	br	4110e28c <__reset+0xbb0ee28c>
4110efd8:	d9c01d85 	stb	r7,118(sp)
4110efdc:	003d7d06 	br	4110e5d4 <__reset+0xbb0ee5d4>
4110efe0:	d9c01d85 	stb	r7,118(sp)
4110efe4:	003d5f06 	br	4110e564 <__reset+0xbb0ee564>
4110efe8:	a080004c 	andi	r2,r20,1
4110efec:	0039883a 	mov	fp,zero
4110eff0:	10000526 	beq	r2,zero,4110f008 <___vfiprintf_internal_r+0x1428>
4110eff4:	00800c04 	movi	r2,48
4110eff8:	d88019c5 	stb	r2,103(sp)
4110effc:	dcc02717 	ldw	r19,156(sp)
4110f000:	dd4019c4 	addi	r21,sp,103
4110f004:	003bf606 	br	4110dfe0 <__reset+0xbb0edfe0>
4110f008:	0027883a 	mov	r19,zero
4110f00c:	dd401a04 	addi	r21,sp,104
4110f010:	003bf306 	br	4110dfe0 <__reset+0xbb0edfe0>
4110f014:	d9c01d85 	stb	r7,118(sp)
4110f018:	003dc806 	br	4110e73c <__reset+0xbb0ee73c>
4110f01c:	d9c01d85 	stb	r7,118(sp)
4110f020:	003d3a06 	br	4110e50c <__reset+0xbb0ee50c>
4110f024:	d9c01d85 	stb	r7,118(sp)
4110f028:	003d2a06 	br	4110e4d4 <__reset+0xbb0ee4d4>
4110f02c:	d9c01d85 	stb	r7,118(sp)
4110f030:	003cde06 	br	4110e3ac <__reset+0xbb0ee3ac>
4110f034:	d9c01d85 	stb	r7,118(sp)
4110f038:	003cbc06 	br	4110e32c <__reset+0xbb0ee32c>

4110f03c <__vfiprintf_internal>:
4110f03c:	009044b4 	movhi	r2,16658
4110f040:	10ab5104 	addi	r2,r2,-21180
4110f044:	300f883a 	mov	r7,r6
4110f048:	280d883a 	mov	r6,r5
4110f04c:	200b883a 	mov	r5,r4
4110f050:	11000017 	ldw	r4,0(r2)
4110f054:	110dbe01 	jmpi	4110dbe0 <___vfiprintf_internal_r>

4110f058 <__sbprintf>:
4110f058:	2880030b 	ldhu	r2,12(r5)
4110f05c:	2ac01917 	ldw	r11,100(r5)
4110f060:	2a80038b 	ldhu	r10,14(r5)
4110f064:	2a400717 	ldw	r9,28(r5)
4110f068:	2a000917 	ldw	r8,36(r5)
4110f06c:	defee204 	addi	sp,sp,-1144
4110f070:	00c10004 	movi	r3,1024
4110f074:	dc011a15 	stw	r16,1128(sp)
4110f078:	10bfff4c 	andi	r2,r2,65533
4110f07c:	2821883a 	mov	r16,r5
4110f080:	d8cb883a 	add	r5,sp,r3
4110f084:	dc811c15 	stw	r18,1136(sp)
4110f088:	dc411b15 	stw	r17,1132(sp)
4110f08c:	dfc11d15 	stw	ra,1140(sp)
4110f090:	2025883a 	mov	r18,r4
4110f094:	d881030d 	sth	r2,1036(sp)
4110f098:	dac11915 	stw	r11,1124(sp)
4110f09c:	da81038d 	sth	r10,1038(sp)
4110f0a0:	da410715 	stw	r9,1052(sp)
4110f0a4:	da010915 	stw	r8,1060(sp)
4110f0a8:	dec10015 	stw	sp,1024(sp)
4110f0ac:	dec10415 	stw	sp,1040(sp)
4110f0b0:	d8c10215 	stw	r3,1032(sp)
4110f0b4:	d8c10515 	stw	r3,1044(sp)
4110f0b8:	d8010615 	stw	zero,1048(sp)
4110f0bc:	110dbe00 	call	4110dbe0 <___vfiprintf_internal_r>
4110f0c0:	1023883a 	mov	r17,r2
4110f0c4:	10000416 	blt	r2,zero,4110f0d8 <__sbprintf+0x80>
4110f0c8:	d9410004 	addi	r5,sp,1024
4110f0cc:	9009883a 	mov	r4,r18
4110f0d0:	110a4740 	call	4110a474 <_fflush_r>
4110f0d4:	10000d1e 	bne	r2,zero,4110f10c <__sbprintf+0xb4>
4110f0d8:	d881030b 	ldhu	r2,1036(sp)
4110f0dc:	1080100c 	andi	r2,r2,64
4110f0e0:	10000326 	beq	r2,zero,4110f0f0 <__sbprintf+0x98>
4110f0e4:	8080030b 	ldhu	r2,12(r16)
4110f0e8:	10801014 	ori	r2,r2,64
4110f0ec:	8080030d 	sth	r2,12(r16)
4110f0f0:	8805883a 	mov	r2,r17
4110f0f4:	dfc11d17 	ldw	ra,1140(sp)
4110f0f8:	dc811c17 	ldw	r18,1136(sp)
4110f0fc:	dc411b17 	ldw	r17,1132(sp)
4110f100:	dc011a17 	ldw	r16,1128(sp)
4110f104:	dec11e04 	addi	sp,sp,1144
4110f108:	f800283a 	ret
4110f10c:	047fffc4 	movi	r17,-1
4110f110:	003ff106 	br	4110f0d8 <__reset+0xbb0ef0d8>

4110f114 <__swbuf_r>:
4110f114:	defffb04 	addi	sp,sp,-20
4110f118:	dcc00315 	stw	r19,12(sp)
4110f11c:	dc800215 	stw	r18,8(sp)
4110f120:	dc000015 	stw	r16,0(sp)
4110f124:	dfc00415 	stw	ra,16(sp)
4110f128:	dc400115 	stw	r17,4(sp)
4110f12c:	2025883a 	mov	r18,r4
4110f130:	2827883a 	mov	r19,r5
4110f134:	3021883a 	mov	r16,r6
4110f138:	20000226 	beq	r4,zero,4110f144 <__swbuf_r+0x30>
4110f13c:	20800e17 	ldw	r2,56(r4)
4110f140:	10004226 	beq	r2,zero,4110f24c <__swbuf_r+0x138>
4110f144:	80800617 	ldw	r2,24(r16)
4110f148:	8100030b 	ldhu	r4,12(r16)
4110f14c:	80800215 	stw	r2,8(r16)
4110f150:	2080020c 	andi	r2,r4,8
4110f154:	10003626 	beq	r2,zero,4110f230 <__swbuf_r+0x11c>
4110f158:	80c00417 	ldw	r3,16(r16)
4110f15c:	18003426 	beq	r3,zero,4110f230 <__swbuf_r+0x11c>
4110f160:	2088000c 	andi	r2,r4,8192
4110f164:	9c403fcc 	andi	r17,r19,255
4110f168:	10001a26 	beq	r2,zero,4110f1d4 <__swbuf_r+0xc0>
4110f16c:	80800017 	ldw	r2,0(r16)
4110f170:	81000517 	ldw	r4,20(r16)
4110f174:	10c7c83a 	sub	r3,r2,r3
4110f178:	1900200e 	bge	r3,r4,4110f1fc <__swbuf_r+0xe8>
4110f17c:	18c00044 	addi	r3,r3,1
4110f180:	81000217 	ldw	r4,8(r16)
4110f184:	11400044 	addi	r5,r2,1
4110f188:	81400015 	stw	r5,0(r16)
4110f18c:	213fffc4 	addi	r4,r4,-1
4110f190:	81000215 	stw	r4,8(r16)
4110f194:	14c00005 	stb	r19,0(r2)
4110f198:	80800517 	ldw	r2,20(r16)
4110f19c:	10c01e26 	beq	r2,r3,4110f218 <__swbuf_r+0x104>
4110f1a0:	8080030b 	ldhu	r2,12(r16)
4110f1a4:	1080004c 	andi	r2,r2,1
4110f1a8:	10000226 	beq	r2,zero,4110f1b4 <__swbuf_r+0xa0>
4110f1ac:	00800284 	movi	r2,10
4110f1b0:	88801926 	beq	r17,r2,4110f218 <__swbuf_r+0x104>
4110f1b4:	8805883a 	mov	r2,r17
4110f1b8:	dfc00417 	ldw	ra,16(sp)
4110f1bc:	dcc00317 	ldw	r19,12(sp)
4110f1c0:	dc800217 	ldw	r18,8(sp)
4110f1c4:	dc400117 	ldw	r17,4(sp)
4110f1c8:	dc000017 	ldw	r16,0(sp)
4110f1cc:	dec00504 	addi	sp,sp,20
4110f1d0:	f800283a 	ret
4110f1d4:	81401917 	ldw	r5,100(r16)
4110f1d8:	00b7ffc4 	movi	r2,-8193
4110f1dc:	21080014 	ori	r4,r4,8192
4110f1e0:	2884703a 	and	r2,r5,r2
4110f1e4:	80801915 	stw	r2,100(r16)
4110f1e8:	80800017 	ldw	r2,0(r16)
4110f1ec:	8100030d 	sth	r4,12(r16)
4110f1f0:	81000517 	ldw	r4,20(r16)
4110f1f4:	10c7c83a 	sub	r3,r2,r3
4110f1f8:	193fe016 	blt	r3,r4,4110f17c <__reset+0xbb0ef17c>
4110f1fc:	800b883a 	mov	r5,r16
4110f200:	9009883a 	mov	r4,r18
4110f204:	110a4740 	call	4110a474 <_fflush_r>
4110f208:	1000071e 	bne	r2,zero,4110f228 <__swbuf_r+0x114>
4110f20c:	80800017 	ldw	r2,0(r16)
4110f210:	00c00044 	movi	r3,1
4110f214:	003fda06 	br	4110f180 <__reset+0xbb0ef180>
4110f218:	800b883a 	mov	r5,r16
4110f21c:	9009883a 	mov	r4,r18
4110f220:	110a4740 	call	4110a474 <_fflush_r>
4110f224:	103fe326 	beq	r2,zero,4110f1b4 <__reset+0xbb0ef1b4>
4110f228:	00bfffc4 	movi	r2,-1
4110f22c:	003fe206 	br	4110f1b8 <__reset+0xbb0ef1b8>
4110f230:	800b883a 	mov	r5,r16
4110f234:	9009883a 	mov	r4,r18
4110f238:	110887c0 	call	4110887c <__swsetup_r>
4110f23c:	103ffa1e 	bne	r2,zero,4110f228 <__reset+0xbb0ef228>
4110f240:	8100030b 	ldhu	r4,12(r16)
4110f244:	80c00417 	ldw	r3,16(r16)
4110f248:	003fc506 	br	4110f160 <__reset+0xbb0ef160>
4110f24c:	110a8500 	call	4110a850 <__sinit>
4110f250:	003fbc06 	br	4110f144 <__reset+0xbb0ef144>

4110f254 <__swbuf>:
4110f254:	009044b4 	movhi	r2,16658
4110f258:	10ab5104 	addi	r2,r2,-21180
4110f25c:	280d883a 	mov	r6,r5
4110f260:	200b883a 	mov	r5,r4
4110f264:	11000017 	ldw	r4,0(r2)
4110f268:	110f1141 	jmpi	4110f114 <__swbuf_r>

4110f26c <_write_r>:
4110f26c:	defffd04 	addi	sp,sp,-12
4110f270:	2805883a 	mov	r2,r5
4110f274:	dc000015 	stw	r16,0(sp)
4110f278:	041044b4 	movhi	r16,16658
4110f27c:	dc400115 	stw	r17,4(sp)
4110f280:	300b883a 	mov	r5,r6
4110f284:	842b6f04 	addi	r16,r16,-21060
4110f288:	2023883a 	mov	r17,r4
4110f28c:	380d883a 	mov	r6,r7
4110f290:	1009883a 	mov	r4,r2
4110f294:	dfc00215 	stw	ra,8(sp)
4110f298:	80000015 	stw	zero,0(r16)
4110f29c:	1112eec0 	call	41112eec <write>
4110f2a0:	00ffffc4 	movi	r3,-1
4110f2a4:	10c00526 	beq	r2,r3,4110f2bc <_write_r+0x50>
4110f2a8:	dfc00217 	ldw	ra,8(sp)
4110f2ac:	dc400117 	ldw	r17,4(sp)
4110f2b0:	dc000017 	ldw	r16,0(sp)
4110f2b4:	dec00304 	addi	sp,sp,12
4110f2b8:	f800283a 	ret
4110f2bc:	80c00017 	ldw	r3,0(r16)
4110f2c0:	183ff926 	beq	r3,zero,4110f2a8 <__reset+0xbb0ef2a8>
4110f2c4:	88c00015 	stw	r3,0(r17)
4110f2c8:	003ff706 	br	4110f2a8 <__reset+0xbb0ef2a8>

4110f2cc <_close_r>:
4110f2cc:	defffd04 	addi	sp,sp,-12
4110f2d0:	dc000015 	stw	r16,0(sp)
4110f2d4:	041044b4 	movhi	r16,16658
4110f2d8:	dc400115 	stw	r17,4(sp)
4110f2dc:	842b6f04 	addi	r16,r16,-21060
4110f2e0:	2023883a 	mov	r17,r4
4110f2e4:	2809883a 	mov	r4,r5
4110f2e8:	dfc00215 	stw	ra,8(sp)
4110f2ec:	80000015 	stw	zero,0(r16)
4110f2f0:	11125d40 	call	411125d4 <close>
4110f2f4:	00ffffc4 	movi	r3,-1
4110f2f8:	10c00526 	beq	r2,r3,4110f310 <_close_r+0x44>
4110f2fc:	dfc00217 	ldw	ra,8(sp)
4110f300:	dc400117 	ldw	r17,4(sp)
4110f304:	dc000017 	ldw	r16,0(sp)
4110f308:	dec00304 	addi	sp,sp,12
4110f30c:	f800283a 	ret
4110f310:	80c00017 	ldw	r3,0(r16)
4110f314:	183ff926 	beq	r3,zero,4110f2fc <__reset+0xbb0ef2fc>
4110f318:	88c00015 	stw	r3,0(r17)
4110f31c:	003ff706 	br	4110f2fc <__reset+0xbb0ef2fc>

4110f320 <_calloc_r>:
4110f320:	298b383a 	mul	r5,r5,r6
4110f324:	defffe04 	addi	sp,sp,-8
4110f328:	dfc00115 	stw	ra,4(sp)
4110f32c:	dc000015 	stw	r16,0(sp)
4110f330:	110b5b00 	call	4110b5b0 <_malloc_r>
4110f334:	10002926 	beq	r2,zero,4110f3dc <_calloc_r+0xbc>
4110f338:	11bfff17 	ldw	r6,-4(r2)
4110f33c:	1021883a 	mov	r16,r2
4110f340:	00bfff04 	movi	r2,-4
4110f344:	308c703a 	and	r6,r6,r2
4110f348:	00c00904 	movi	r3,36
4110f34c:	308d883a 	add	r6,r6,r2
4110f350:	19801636 	bltu	r3,r6,4110f3ac <_calloc_r+0x8c>
4110f354:	008004c4 	movi	r2,19
4110f358:	11800b2e 	bgeu	r2,r6,4110f388 <_calloc_r+0x68>
4110f35c:	80000015 	stw	zero,0(r16)
4110f360:	80000115 	stw	zero,4(r16)
4110f364:	008006c4 	movi	r2,27
4110f368:	11801a2e 	bgeu	r2,r6,4110f3d4 <_calloc_r+0xb4>
4110f36c:	80000215 	stw	zero,8(r16)
4110f370:	80000315 	stw	zero,12(r16)
4110f374:	30c0151e 	bne	r6,r3,4110f3cc <_calloc_r+0xac>
4110f378:	80000415 	stw	zero,16(r16)
4110f37c:	80800604 	addi	r2,r16,24
4110f380:	80000515 	stw	zero,20(r16)
4110f384:	00000106 	br	4110f38c <_calloc_r+0x6c>
4110f388:	8005883a 	mov	r2,r16
4110f38c:	10000015 	stw	zero,0(r2)
4110f390:	10000115 	stw	zero,4(r2)
4110f394:	10000215 	stw	zero,8(r2)
4110f398:	8005883a 	mov	r2,r16
4110f39c:	dfc00117 	ldw	ra,4(sp)
4110f3a0:	dc000017 	ldw	r16,0(sp)
4110f3a4:	dec00204 	addi	sp,sp,8
4110f3a8:	f800283a 	ret
4110f3ac:	000b883a 	mov	r5,zero
4110f3b0:	8009883a 	mov	r4,r16
4110f3b4:	110bffc0 	call	4110bffc <memset>
4110f3b8:	8005883a 	mov	r2,r16
4110f3bc:	dfc00117 	ldw	ra,4(sp)
4110f3c0:	dc000017 	ldw	r16,0(sp)
4110f3c4:	dec00204 	addi	sp,sp,8
4110f3c8:	f800283a 	ret
4110f3cc:	80800404 	addi	r2,r16,16
4110f3d0:	003fee06 	br	4110f38c <__reset+0xbb0ef38c>
4110f3d4:	80800204 	addi	r2,r16,8
4110f3d8:	003fec06 	br	4110f38c <__reset+0xbb0ef38c>
4110f3dc:	0005883a 	mov	r2,zero
4110f3e0:	003fee06 	br	4110f39c <__reset+0xbb0ef39c>

4110f3e4 <_fclose_r>:
4110f3e4:	28003926 	beq	r5,zero,4110f4cc <_fclose_r+0xe8>
4110f3e8:	defffc04 	addi	sp,sp,-16
4110f3ec:	dc400115 	stw	r17,4(sp)
4110f3f0:	dc000015 	stw	r16,0(sp)
4110f3f4:	dfc00315 	stw	ra,12(sp)
4110f3f8:	dc800215 	stw	r18,8(sp)
4110f3fc:	2023883a 	mov	r17,r4
4110f400:	2821883a 	mov	r16,r5
4110f404:	20000226 	beq	r4,zero,4110f410 <_fclose_r+0x2c>
4110f408:	20800e17 	ldw	r2,56(r4)
4110f40c:	10002726 	beq	r2,zero,4110f4ac <_fclose_r+0xc8>
4110f410:	8080030f 	ldh	r2,12(r16)
4110f414:	1000071e 	bne	r2,zero,4110f434 <_fclose_r+0x50>
4110f418:	0005883a 	mov	r2,zero
4110f41c:	dfc00317 	ldw	ra,12(sp)
4110f420:	dc800217 	ldw	r18,8(sp)
4110f424:	dc400117 	ldw	r17,4(sp)
4110f428:	dc000017 	ldw	r16,0(sp)
4110f42c:	dec00404 	addi	sp,sp,16
4110f430:	f800283a 	ret
4110f434:	800b883a 	mov	r5,r16
4110f438:	8809883a 	mov	r4,r17
4110f43c:	110a2580 	call	4110a258 <__sflush_r>
4110f440:	1025883a 	mov	r18,r2
4110f444:	80800b17 	ldw	r2,44(r16)
4110f448:	10000426 	beq	r2,zero,4110f45c <_fclose_r+0x78>
4110f44c:	81400717 	ldw	r5,28(r16)
4110f450:	8809883a 	mov	r4,r17
4110f454:	103ee83a 	callr	r2
4110f458:	10001616 	blt	r2,zero,4110f4b4 <_fclose_r+0xd0>
4110f45c:	8080030b 	ldhu	r2,12(r16)
4110f460:	1080200c 	andi	r2,r2,128
4110f464:	1000151e 	bne	r2,zero,4110f4bc <_fclose_r+0xd8>
4110f468:	81400c17 	ldw	r5,48(r16)
4110f46c:	28000526 	beq	r5,zero,4110f484 <_fclose_r+0xa0>
4110f470:	80801004 	addi	r2,r16,64
4110f474:	28800226 	beq	r5,r2,4110f480 <_fclose_r+0x9c>
4110f478:	8809883a 	mov	r4,r17
4110f47c:	110a9c40 	call	4110a9c4 <_free_r>
4110f480:	80000c15 	stw	zero,48(r16)
4110f484:	81401117 	ldw	r5,68(r16)
4110f488:	28000326 	beq	r5,zero,4110f498 <_fclose_r+0xb4>
4110f48c:	8809883a 	mov	r4,r17
4110f490:	110a9c40 	call	4110a9c4 <_free_r>
4110f494:	80001115 	stw	zero,68(r16)
4110f498:	110a8600 	call	4110a860 <__sfp_lock_acquire>
4110f49c:	8000030d 	sth	zero,12(r16)
4110f4a0:	110a8640 	call	4110a864 <__sfp_lock_release>
4110f4a4:	9005883a 	mov	r2,r18
4110f4a8:	003fdc06 	br	4110f41c <__reset+0xbb0ef41c>
4110f4ac:	110a8500 	call	4110a850 <__sinit>
4110f4b0:	003fd706 	br	4110f410 <__reset+0xbb0ef410>
4110f4b4:	04bfffc4 	movi	r18,-1
4110f4b8:	003fe806 	br	4110f45c <__reset+0xbb0ef45c>
4110f4bc:	81400417 	ldw	r5,16(r16)
4110f4c0:	8809883a 	mov	r4,r17
4110f4c4:	110a9c40 	call	4110a9c4 <_free_r>
4110f4c8:	003fe706 	br	4110f468 <__reset+0xbb0ef468>
4110f4cc:	0005883a 	mov	r2,zero
4110f4d0:	f800283a 	ret

4110f4d4 <fclose>:
4110f4d4:	009044b4 	movhi	r2,16658
4110f4d8:	10ab5104 	addi	r2,r2,-21180
4110f4dc:	200b883a 	mov	r5,r4
4110f4e0:	11000017 	ldw	r4,0(r2)
4110f4e4:	110f3e41 	jmpi	4110f3e4 <_fclose_r>

4110f4e8 <__fputwc>:
4110f4e8:	defff804 	addi	sp,sp,-32
4110f4ec:	dcc00415 	stw	r19,16(sp)
4110f4f0:	dc800315 	stw	r18,12(sp)
4110f4f4:	dc000115 	stw	r16,4(sp)
4110f4f8:	dfc00715 	stw	ra,28(sp)
4110f4fc:	dd400615 	stw	r21,24(sp)
4110f500:	dd000515 	stw	r20,20(sp)
4110f504:	dc400215 	stw	r17,8(sp)
4110f508:	2027883a 	mov	r19,r4
4110f50c:	2825883a 	mov	r18,r5
4110f510:	3021883a 	mov	r16,r6
4110f514:	110b3a00 	call	4110b3a0 <__locale_mb_cur_max>
4110f518:	00c00044 	movi	r3,1
4110f51c:	10c03e26 	beq	r2,r3,4110f618 <__fputwc+0x130>
4110f520:	81c01704 	addi	r7,r16,92
4110f524:	900d883a 	mov	r6,r18
4110f528:	d80b883a 	mov	r5,sp
4110f52c:	9809883a 	mov	r4,r19
4110f530:	110f8600 	call	4110f860 <_wcrtomb_r>
4110f534:	1029883a 	mov	r20,r2
4110f538:	00bfffc4 	movi	r2,-1
4110f53c:	a0802026 	beq	r20,r2,4110f5c0 <__fputwc+0xd8>
4110f540:	d9400003 	ldbu	r5,0(sp)
4110f544:	a0001c26 	beq	r20,zero,4110f5b8 <__fputwc+0xd0>
4110f548:	0023883a 	mov	r17,zero
4110f54c:	05400284 	movi	r21,10
4110f550:	00000906 	br	4110f578 <__fputwc+0x90>
4110f554:	80800017 	ldw	r2,0(r16)
4110f558:	11400005 	stb	r5,0(r2)
4110f55c:	80c00017 	ldw	r3,0(r16)
4110f560:	18c00044 	addi	r3,r3,1
4110f564:	80c00015 	stw	r3,0(r16)
4110f568:	8c400044 	addi	r17,r17,1
4110f56c:	dc45883a 	add	r2,sp,r17
4110f570:	8d00112e 	bgeu	r17,r20,4110f5b8 <__fputwc+0xd0>
4110f574:	11400003 	ldbu	r5,0(r2)
4110f578:	80c00217 	ldw	r3,8(r16)
4110f57c:	18ffffc4 	addi	r3,r3,-1
4110f580:	80c00215 	stw	r3,8(r16)
4110f584:	183ff30e 	bge	r3,zero,4110f554 <__reset+0xbb0ef554>
4110f588:	80800617 	ldw	r2,24(r16)
4110f58c:	18801916 	blt	r3,r2,4110f5f4 <__fputwc+0x10c>
4110f590:	80800017 	ldw	r2,0(r16)
4110f594:	11400005 	stb	r5,0(r2)
4110f598:	80800017 	ldw	r2,0(r16)
4110f59c:	10c00003 	ldbu	r3,0(r2)
4110f5a0:	10800044 	addi	r2,r2,1
4110f5a4:	1d402326 	beq	r3,r21,4110f634 <__fputwc+0x14c>
4110f5a8:	80800015 	stw	r2,0(r16)
4110f5ac:	8c400044 	addi	r17,r17,1
4110f5b0:	dc45883a 	add	r2,sp,r17
4110f5b4:	8d3fef36 	bltu	r17,r20,4110f574 <__reset+0xbb0ef574>
4110f5b8:	9005883a 	mov	r2,r18
4110f5bc:	00000406 	br	4110f5d0 <__fputwc+0xe8>
4110f5c0:	80c0030b 	ldhu	r3,12(r16)
4110f5c4:	a005883a 	mov	r2,r20
4110f5c8:	18c01014 	ori	r3,r3,64
4110f5cc:	80c0030d 	sth	r3,12(r16)
4110f5d0:	dfc00717 	ldw	ra,28(sp)
4110f5d4:	dd400617 	ldw	r21,24(sp)
4110f5d8:	dd000517 	ldw	r20,20(sp)
4110f5dc:	dcc00417 	ldw	r19,16(sp)
4110f5e0:	dc800317 	ldw	r18,12(sp)
4110f5e4:	dc400217 	ldw	r17,8(sp)
4110f5e8:	dc000117 	ldw	r16,4(sp)
4110f5ec:	dec00804 	addi	sp,sp,32
4110f5f0:	f800283a 	ret
4110f5f4:	800d883a 	mov	r6,r16
4110f5f8:	29403fcc 	andi	r5,r5,255
4110f5fc:	9809883a 	mov	r4,r19
4110f600:	110f1140 	call	4110f114 <__swbuf_r>
4110f604:	10bfffe0 	cmpeqi	r2,r2,-1
4110f608:	10803fcc 	andi	r2,r2,255
4110f60c:	103fd626 	beq	r2,zero,4110f568 <__reset+0xbb0ef568>
4110f610:	00bfffc4 	movi	r2,-1
4110f614:	003fee06 	br	4110f5d0 <__reset+0xbb0ef5d0>
4110f618:	90ffffc4 	addi	r3,r18,-1
4110f61c:	01003f84 	movi	r4,254
4110f620:	20ffbf36 	bltu	r4,r3,4110f520 <__reset+0xbb0ef520>
4110f624:	900b883a 	mov	r5,r18
4110f628:	dc800005 	stb	r18,0(sp)
4110f62c:	1029883a 	mov	r20,r2
4110f630:	003fc506 	br	4110f548 <__reset+0xbb0ef548>
4110f634:	800d883a 	mov	r6,r16
4110f638:	a80b883a 	mov	r5,r21
4110f63c:	9809883a 	mov	r4,r19
4110f640:	110f1140 	call	4110f114 <__swbuf_r>
4110f644:	10bfffe0 	cmpeqi	r2,r2,-1
4110f648:	003fef06 	br	4110f608 <__reset+0xbb0ef608>

4110f64c <_fputwc_r>:
4110f64c:	3080030b 	ldhu	r2,12(r6)
4110f650:	10c8000c 	andi	r3,r2,8192
4110f654:	1800051e 	bne	r3,zero,4110f66c <_fputwc_r+0x20>
4110f658:	30c01917 	ldw	r3,100(r6)
4110f65c:	10880014 	ori	r2,r2,8192
4110f660:	3080030d 	sth	r2,12(r6)
4110f664:	18880014 	ori	r2,r3,8192
4110f668:	30801915 	stw	r2,100(r6)
4110f66c:	110f4e81 	jmpi	4110f4e8 <__fputwc>

4110f670 <fputwc>:
4110f670:	009044b4 	movhi	r2,16658
4110f674:	defffc04 	addi	sp,sp,-16
4110f678:	10ab5104 	addi	r2,r2,-21180
4110f67c:	dc000115 	stw	r16,4(sp)
4110f680:	14000017 	ldw	r16,0(r2)
4110f684:	dc400215 	stw	r17,8(sp)
4110f688:	dfc00315 	stw	ra,12(sp)
4110f68c:	2023883a 	mov	r17,r4
4110f690:	80000226 	beq	r16,zero,4110f69c <fputwc+0x2c>
4110f694:	80800e17 	ldw	r2,56(r16)
4110f698:	10001026 	beq	r2,zero,4110f6dc <fputwc+0x6c>
4110f69c:	2880030b 	ldhu	r2,12(r5)
4110f6a0:	10c8000c 	andi	r3,r2,8192
4110f6a4:	1800051e 	bne	r3,zero,4110f6bc <fputwc+0x4c>
4110f6a8:	28c01917 	ldw	r3,100(r5)
4110f6ac:	10880014 	ori	r2,r2,8192
4110f6b0:	2880030d 	sth	r2,12(r5)
4110f6b4:	18880014 	ori	r2,r3,8192
4110f6b8:	28801915 	stw	r2,100(r5)
4110f6bc:	280d883a 	mov	r6,r5
4110f6c0:	8009883a 	mov	r4,r16
4110f6c4:	880b883a 	mov	r5,r17
4110f6c8:	dfc00317 	ldw	ra,12(sp)
4110f6cc:	dc400217 	ldw	r17,8(sp)
4110f6d0:	dc000117 	ldw	r16,4(sp)
4110f6d4:	dec00404 	addi	sp,sp,16
4110f6d8:	110f4e81 	jmpi	4110f4e8 <__fputwc>
4110f6dc:	8009883a 	mov	r4,r16
4110f6e0:	d9400015 	stw	r5,0(sp)
4110f6e4:	110a8500 	call	4110a850 <__sinit>
4110f6e8:	d9400017 	ldw	r5,0(sp)
4110f6ec:	003feb06 	br	4110f69c <__reset+0xbb0ef69c>

4110f6f0 <_fstat_r>:
4110f6f0:	defffd04 	addi	sp,sp,-12
4110f6f4:	2805883a 	mov	r2,r5
4110f6f8:	dc000015 	stw	r16,0(sp)
4110f6fc:	041044b4 	movhi	r16,16658
4110f700:	dc400115 	stw	r17,4(sp)
4110f704:	842b6f04 	addi	r16,r16,-21060
4110f708:	2023883a 	mov	r17,r4
4110f70c:	300b883a 	mov	r5,r6
4110f710:	1009883a 	mov	r4,r2
4110f714:	dfc00215 	stw	ra,8(sp)
4110f718:	80000015 	stw	zero,0(r16)
4110f71c:	111272c0 	call	4111272c <fstat>
4110f720:	00ffffc4 	movi	r3,-1
4110f724:	10c00526 	beq	r2,r3,4110f73c <_fstat_r+0x4c>
4110f728:	dfc00217 	ldw	ra,8(sp)
4110f72c:	dc400117 	ldw	r17,4(sp)
4110f730:	dc000017 	ldw	r16,0(sp)
4110f734:	dec00304 	addi	sp,sp,12
4110f738:	f800283a 	ret
4110f73c:	80c00017 	ldw	r3,0(r16)
4110f740:	183ff926 	beq	r3,zero,4110f728 <__reset+0xbb0ef728>
4110f744:	88c00015 	stw	r3,0(r17)
4110f748:	003ff706 	br	4110f728 <__reset+0xbb0ef728>

4110f74c <_isatty_r>:
4110f74c:	defffd04 	addi	sp,sp,-12
4110f750:	dc000015 	stw	r16,0(sp)
4110f754:	041044b4 	movhi	r16,16658
4110f758:	dc400115 	stw	r17,4(sp)
4110f75c:	842b6f04 	addi	r16,r16,-21060
4110f760:	2023883a 	mov	r17,r4
4110f764:	2809883a 	mov	r4,r5
4110f768:	dfc00215 	stw	ra,8(sp)
4110f76c:	80000015 	stw	zero,0(r16)
4110f770:	11128180 	call	41112818 <isatty>
4110f774:	00ffffc4 	movi	r3,-1
4110f778:	10c00526 	beq	r2,r3,4110f790 <_isatty_r+0x44>
4110f77c:	dfc00217 	ldw	ra,8(sp)
4110f780:	dc400117 	ldw	r17,4(sp)
4110f784:	dc000017 	ldw	r16,0(sp)
4110f788:	dec00304 	addi	sp,sp,12
4110f78c:	f800283a 	ret
4110f790:	80c00017 	ldw	r3,0(r16)
4110f794:	183ff926 	beq	r3,zero,4110f77c <__reset+0xbb0ef77c>
4110f798:	88c00015 	stw	r3,0(r17)
4110f79c:	003ff706 	br	4110f77c <__reset+0xbb0ef77c>

4110f7a0 <_lseek_r>:
4110f7a0:	defffd04 	addi	sp,sp,-12
4110f7a4:	2805883a 	mov	r2,r5
4110f7a8:	dc000015 	stw	r16,0(sp)
4110f7ac:	041044b4 	movhi	r16,16658
4110f7b0:	dc400115 	stw	r17,4(sp)
4110f7b4:	300b883a 	mov	r5,r6
4110f7b8:	842b6f04 	addi	r16,r16,-21060
4110f7bc:	2023883a 	mov	r17,r4
4110f7c0:	380d883a 	mov	r6,r7
4110f7c4:	1009883a 	mov	r4,r2
4110f7c8:	dfc00215 	stw	ra,8(sp)
4110f7cc:	80000015 	stw	zero,0(r16)
4110f7d0:	11128f80 	call	411128f8 <lseek>
4110f7d4:	00ffffc4 	movi	r3,-1
4110f7d8:	10c00526 	beq	r2,r3,4110f7f0 <_lseek_r+0x50>
4110f7dc:	dfc00217 	ldw	ra,8(sp)
4110f7e0:	dc400117 	ldw	r17,4(sp)
4110f7e4:	dc000017 	ldw	r16,0(sp)
4110f7e8:	dec00304 	addi	sp,sp,12
4110f7ec:	f800283a 	ret
4110f7f0:	80c00017 	ldw	r3,0(r16)
4110f7f4:	183ff926 	beq	r3,zero,4110f7dc <__reset+0xbb0ef7dc>
4110f7f8:	88c00015 	stw	r3,0(r17)
4110f7fc:	003ff706 	br	4110f7dc <__reset+0xbb0ef7dc>

4110f800 <_read_r>:
4110f800:	defffd04 	addi	sp,sp,-12
4110f804:	2805883a 	mov	r2,r5
4110f808:	dc000015 	stw	r16,0(sp)
4110f80c:	041044b4 	movhi	r16,16658
4110f810:	dc400115 	stw	r17,4(sp)
4110f814:	300b883a 	mov	r5,r6
4110f818:	842b6f04 	addi	r16,r16,-21060
4110f81c:	2023883a 	mov	r17,r4
4110f820:	380d883a 	mov	r6,r7
4110f824:	1009883a 	mov	r4,r2
4110f828:	dfc00215 	stw	ra,8(sp)
4110f82c:	80000015 	stw	zero,0(r16)
4110f830:	1112acc0 	call	41112acc <read>
4110f834:	00ffffc4 	movi	r3,-1
4110f838:	10c00526 	beq	r2,r3,4110f850 <_read_r+0x50>
4110f83c:	dfc00217 	ldw	ra,8(sp)
4110f840:	dc400117 	ldw	r17,4(sp)
4110f844:	dc000017 	ldw	r16,0(sp)
4110f848:	dec00304 	addi	sp,sp,12
4110f84c:	f800283a 	ret
4110f850:	80c00017 	ldw	r3,0(r16)
4110f854:	183ff926 	beq	r3,zero,4110f83c <__reset+0xbb0ef83c>
4110f858:	88c00015 	stw	r3,0(r17)
4110f85c:	003ff706 	br	4110f83c <__reset+0xbb0ef83c>

4110f860 <_wcrtomb_r>:
4110f860:	defff604 	addi	sp,sp,-40
4110f864:	009044b4 	movhi	r2,16658
4110f868:	dc800815 	stw	r18,32(sp)
4110f86c:	dc400715 	stw	r17,28(sp)
4110f870:	dc000615 	stw	r16,24(sp)
4110f874:	10ab5504 	addi	r2,r2,-21164
4110f878:	dfc00915 	stw	ra,36(sp)
4110f87c:	2021883a 	mov	r16,r4
4110f880:	3823883a 	mov	r17,r7
4110f884:	14800017 	ldw	r18,0(r2)
4110f888:	28001426 	beq	r5,zero,4110f8dc <_wcrtomb_r+0x7c>
4110f88c:	d9400415 	stw	r5,16(sp)
4110f890:	d9800515 	stw	r6,20(sp)
4110f894:	110b3940 	call	4110b394 <__locale_charset>
4110f898:	d9800517 	ldw	r6,20(sp)
4110f89c:	d9400417 	ldw	r5,16(sp)
4110f8a0:	100f883a 	mov	r7,r2
4110f8a4:	dc400015 	stw	r17,0(sp)
4110f8a8:	8009883a 	mov	r4,r16
4110f8ac:	903ee83a 	callr	r18
4110f8b0:	00ffffc4 	movi	r3,-1
4110f8b4:	10c0031e 	bne	r2,r3,4110f8c4 <_wcrtomb_r+0x64>
4110f8b8:	88000015 	stw	zero,0(r17)
4110f8bc:	00c02284 	movi	r3,138
4110f8c0:	80c00015 	stw	r3,0(r16)
4110f8c4:	dfc00917 	ldw	ra,36(sp)
4110f8c8:	dc800817 	ldw	r18,32(sp)
4110f8cc:	dc400717 	ldw	r17,28(sp)
4110f8d0:	dc000617 	ldw	r16,24(sp)
4110f8d4:	dec00a04 	addi	sp,sp,40
4110f8d8:	f800283a 	ret
4110f8dc:	110b3940 	call	4110b394 <__locale_charset>
4110f8e0:	100f883a 	mov	r7,r2
4110f8e4:	dc400015 	stw	r17,0(sp)
4110f8e8:	000d883a 	mov	r6,zero
4110f8ec:	d9400104 	addi	r5,sp,4
4110f8f0:	8009883a 	mov	r4,r16
4110f8f4:	903ee83a 	callr	r18
4110f8f8:	003fed06 	br	4110f8b0 <__reset+0xbb0ef8b0>

4110f8fc <wcrtomb>:
4110f8fc:	defff604 	addi	sp,sp,-40
4110f900:	009044b4 	movhi	r2,16658
4110f904:	dc800615 	stw	r18,24(sp)
4110f908:	dc400515 	stw	r17,20(sp)
4110f90c:	10ab5104 	addi	r2,r2,-21180
4110f910:	dfc00915 	stw	ra,36(sp)
4110f914:	dd000815 	stw	r20,32(sp)
4110f918:	dcc00715 	stw	r19,28(sp)
4110f91c:	dc000415 	stw	r16,16(sp)
4110f920:	3025883a 	mov	r18,r6
4110f924:	14400017 	ldw	r17,0(r2)
4110f928:	20001926 	beq	r4,zero,4110f990 <wcrtomb+0x94>
4110f92c:	009044b4 	movhi	r2,16658
4110f930:	10ab5504 	addi	r2,r2,-21164
4110f934:	15000017 	ldw	r20,0(r2)
4110f938:	2021883a 	mov	r16,r4
4110f93c:	2827883a 	mov	r19,r5
4110f940:	110b3940 	call	4110b394 <__locale_charset>
4110f944:	100f883a 	mov	r7,r2
4110f948:	dc800015 	stw	r18,0(sp)
4110f94c:	980d883a 	mov	r6,r19
4110f950:	800b883a 	mov	r5,r16
4110f954:	8809883a 	mov	r4,r17
4110f958:	a03ee83a 	callr	r20
4110f95c:	00ffffc4 	movi	r3,-1
4110f960:	10c0031e 	bne	r2,r3,4110f970 <wcrtomb+0x74>
4110f964:	90000015 	stw	zero,0(r18)
4110f968:	00c02284 	movi	r3,138
4110f96c:	88c00015 	stw	r3,0(r17)
4110f970:	dfc00917 	ldw	ra,36(sp)
4110f974:	dd000817 	ldw	r20,32(sp)
4110f978:	dcc00717 	ldw	r19,28(sp)
4110f97c:	dc800617 	ldw	r18,24(sp)
4110f980:	dc400517 	ldw	r17,20(sp)
4110f984:	dc000417 	ldw	r16,16(sp)
4110f988:	dec00a04 	addi	sp,sp,40
4110f98c:	f800283a 	ret
4110f990:	009044b4 	movhi	r2,16658
4110f994:	10ab5504 	addi	r2,r2,-21164
4110f998:	14000017 	ldw	r16,0(r2)
4110f99c:	110b3940 	call	4110b394 <__locale_charset>
4110f9a0:	100f883a 	mov	r7,r2
4110f9a4:	dc800015 	stw	r18,0(sp)
4110f9a8:	000d883a 	mov	r6,zero
4110f9ac:	d9400104 	addi	r5,sp,4
4110f9b0:	8809883a 	mov	r4,r17
4110f9b4:	803ee83a 	callr	r16
4110f9b8:	003fe806 	br	4110f95c <__reset+0xbb0ef95c>

4110f9bc <__ascii_wctomb>:
4110f9bc:	28000526 	beq	r5,zero,4110f9d4 <__ascii_wctomb+0x18>
4110f9c0:	00803fc4 	movi	r2,255
4110f9c4:	11800536 	bltu	r2,r6,4110f9dc <__ascii_wctomb+0x20>
4110f9c8:	29800005 	stb	r6,0(r5)
4110f9cc:	00800044 	movi	r2,1
4110f9d0:	f800283a 	ret
4110f9d4:	0005883a 	mov	r2,zero
4110f9d8:	f800283a 	ret
4110f9dc:	00802284 	movi	r2,138
4110f9e0:	20800015 	stw	r2,0(r4)
4110f9e4:	00bfffc4 	movi	r2,-1
4110f9e8:	f800283a 	ret

4110f9ec <_wctomb_r>:
4110f9ec:	009044b4 	movhi	r2,16658
4110f9f0:	defff904 	addi	sp,sp,-28
4110f9f4:	10ab5504 	addi	r2,r2,-21164
4110f9f8:	dfc00615 	stw	ra,24(sp)
4110f9fc:	dc400515 	stw	r17,20(sp)
4110fa00:	dc000415 	stw	r16,16(sp)
4110fa04:	3823883a 	mov	r17,r7
4110fa08:	14000017 	ldw	r16,0(r2)
4110fa0c:	d9000115 	stw	r4,4(sp)
4110fa10:	d9400215 	stw	r5,8(sp)
4110fa14:	d9800315 	stw	r6,12(sp)
4110fa18:	110b3940 	call	4110b394 <__locale_charset>
4110fa1c:	d9800317 	ldw	r6,12(sp)
4110fa20:	d9400217 	ldw	r5,8(sp)
4110fa24:	d9000117 	ldw	r4,4(sp)
4110fa28:	100f883a 	mov	r7,r2
4110fa2c:	dc400015 	stw	r17,0(sp)
4110fa30:	803ee83a 	callr	r16
4110fa34:	dfc00617 	ldw	ra,24(sp)
4110fa38:	dc400517 	ldw	r17,20(sp)
4110fa3c:	dc000417 	ldw	r16,16(sp)
4110fa40:	dec00704 	addi	sp,sp,28
4110fa44:	f800283a 	ret

4110fa48 <__udivdi3>:
4110fa48:	defff504 	addi	sp,sp,-44
4110fa4c:	dcc00415 	stw	r19,16(sp)
4110fa50:	dc000115 	stw	r16,4(sp)
4110fa54:	dfc00a15 	stw	ra,40(sp)
4110fa58:	df000915 	stw	fp,36(sp)
4110fa5c:	ddc00815 	stw	r23,32(sp)
4110fa60:	dd800715 	stw	r22,28(sp)
4110fa64:	dd400615 	stw	r21,24(sp)
4110fa68:	dd000515 	stw	r20,20(sp)
4110fa6c:	dc800315 	stw	r18,12(sp)
4110fa70:	dc400215 	stw	r17,8(sp)
4110fa74:	2027883a 	mov	r19,r4
4110fa78:	2821883a 	mov	r16,r5
4110fa7c:	3800411e 	bne	r7,zero,4110fb84 <__udivdi3+0x13c>
4110fa80:	3023883a 	mov	r17,r6
4110fa84:	2025883a 	mov	r18,r4
4110fa88:	2980522e 	bgeu	r5,r6,4110fbd4 <__udivdi3+0x18c>
4110fa8c:	00bfffd4 	movui	r2,65535
4110fa90:	282d883a 	mov	r22,r5
4110fa94:	1180a836 	bltu	r2,r6,4110fd38 <__udivdi3+0x2f0>
4110fa98:	00803fc4 	movi	r2,255
4110fa9c:	1185803a 	cmpltu	r2,r2,r6
4110faa0:	100490fa 	slli	r2,r2,3
4110faa4:	3086d83a 	srl	r3,r6,r2
4110faa8:	011044b4 	movhi	r4,16658
4110faac:	212309c4 	addi	r4,r4,-29657
4110fab0:	20c7883a 	add	r3,r4,r3
4110fab4:	18c00003 	ldbu	r3,0(r3)
4110fab8:	1885883a 	add	r2,r3,r2
4110fabc:	00c00804 	movi	r3,32
4110fac0:	1887c83a 	sub	r3,r3,r2
4110fac4:	18000526 	beq	r3,zero,4110fadc <__udivdi3+0x94>
4110fac8:	80e0983a 	sll	r16,r16,r3
4110facc:	9884d83a 	srl	r2,r19,r2
4110fad0:	30e2983a 	sll	r17,r6,r3
4110fad4:	98e4983a 	sll	r18,r19,r3
4110fad8:	142cb03a 	or	r22,r2,r16
4110fadc:	882ad43a 	srli	r21,r17,16
4110fae0:	b009883a 	mov	r4,r22
4110fae4:	8d3fffcc 	andi	r20,r17,65535
4110fae8:	a80b883a 	mov	r5,r21
4110faec:	11106540 	call	41110654 <__umodsi3>
4110faf0:	b009883a 	mov	r4,r22
4110faf4:	a80b883a 	mov	r5,r21
4110faf8:	1027883a 	mov	r19,r2
4110fafc:	11105f00 	call	411105f0 <__udivsi3>
4110fb00:	102d883a 	mov	r22,r2
4110fb04:	9826943a 	slli	r19,r19,16
4110fb08:	9004d43a 	srli	r2,r18,16
4110fb0c:	a5a1383a 	mul	r16,r20,r22
4110fb10:	14c4b03a 	or	r2,r2,r19
4110fb14:	1400052e 	bgeu	r2,r16,4110fb2c <__udivdi3+0xe4>
4110fb18:	1445883a 	add	r2,r2,r17
4110fb1c:	b0ffffc4 	addi	r3,r22,-1
4110fb20:	14400136 	bltu	r2,r17,4110fb28 <__udivdi3+0xe0>
4110fb24:	14012336 	bltu	r2,r16,4110ffb4 <__udivdi3+0x56c>
4110fb28:	182d883a 	mov	r22,r3
4110fb2c:	1421c83a 	sub	r16,r2,r16
4110fb30:	a80b883a 	mov	r5,r21
4110fb34:	8009883a 	mov	r4,r16
4110fb38:	11106540 	call	41110654 <__umodsi3>
4110fb3c:	1027883a 	mov	r19,r2
4110fb40:	a80b883a 	mov	r5,r21
4110fb44:	8009883a 	mov	r4,r16
4110fb48:	11105f00 	call	411105f0 <__udivsi3>
4110fb4c:	9826943a 	slli	r19,r19,16
4110fb50:	a0a9383a 	mul	r20,r20,r2
4110fb54:	94bfffcc 	andi	r18,r18,65535
4110fb58:	94e4b03a 	or	r18,r18,r19
4110fb5c:	9500052e 	bgeu	r18,r20,4110fb74 <__udivdi3+0x12c>
4110fb60:	8ca5883a 	add	r18,r17,r18
4110fb64:	10ffffc4 	addi	r3,r2,-1
4110fb68:	9440f136 	bltu	r18,r17,4110ff30 <__udivdi3+0x4e8>
4110fb6c:	9500f02e 	bgeu	r18,r20,4110ff30 <__udivdi3+0x4e8>
4110fb70:	10bfff84 	addi	r2,r2,-2
4110fb74:	b00c943a 	slli	r6,r22,16
4110fb78:	0007883a 	mov	r3,zero
4110fb7c:	3084b03a 	or	r2,r6,r2
4110fb80:	00005906 	br	4110fce8 <__udivdi3+0x2a0>
4110fb84:	29c05636 	bltu	r5,r7,4110fce0 <__udivdi3+0x298>
4110fb88:	00bfffd4 	movui	r2,65535
4110fb8c:	11c0622e 	bgeu	r2,r7,4110fd18 <__udivdi3+0x2d0>
4110fb90:	00804034 	movhi	r2,256
4110fb94:	10bfffc4 	addi	r2,r2,-1
4110fb98:	11c0ee36 	bltu	r2,r7,4110ff54 <__udivdi3+0x50c>
4110fb9c:	00800404 	movi	r2,16
4110fba0:	3886d83a 	srl	r3,r7,r2
4110fba4:	011044b4 	movhi	r4,16658
4110fba8:	212309c4 	addi	r4,r4,-29657
4110fbac:	20c7883a 	add	r3,r4,r3
4110fbb0:	18c00003 	ldbu	r3,0(r3)
4110fbb4:	05400804 	movi	r21,32
4110fbb8:	1885883a 	add	r2,r3,r2
4110fbbc:	a8abc83a 	sub	r21,r21,r2
4110fbc0:	a800621e 	bne	r21,zero,4110fd4c <__udivdi3+0x304>
4110fbc4:	3c00e936 	bltu	r7,r16,4110ff6c <__udivdi3+0x524>
4110fbc8:	9985403a 	cmpgeu	r2,r19,r6
4110fbcc:	0007883a 	mov	r3,zero
4110fbd0:	00004506 	br	4110fce8 <__udivdi3+0x2a0>
4110fbd4:	3000041e 	bne	r6,zero,4110fbe8 <__udivdi3+0x1a0>
4110fbd8:	000b883a 	mov	r5,zero
4110fbdc:	01000044 	movi	r4,1
4110fbe0:	11105f00 	call	411105f0 <__udivsi3>
4110fbe4:	1023883a 	mov	r17,r2
4110fbe8:	00bfffd4 	movui	r2,65535
4110fbec:	14404e2e 	bgeu	r2,r17,4110fd28 <__udivdi3+0x2e0>
4110fbf0:	00804034 	movhi	r2,256
4110fbf4:	10bfffc4 	addi	r2,r2,-1
4110fbf8:	1440d836 	bltu	r2,r17,4110ff5c <__udivdi3+0x514>
4110fbfc:	00800404 	movi	r2,16
4110fc00:	8886d83a 	srl	r3,r17,r2
4110fc04:	011044b4 	movhi	r4,16658
4110fc08:	212309c4 	addi	r4,r4,-29657
4110fc0c:	20c7883a 	add	r3,r4,r3
4110fc10:	18c00003 	ldbu	r3,0(r3)
4110fc14:	1885883a 	add	r2,r3,r2
4110fc18:	00c00804 	movi	r3,32
4110fc1c:	1887c83a 	sub	r3,r3,r2
4110fc20:	18008f1e 	bne	r3,zero,4110fe60 <__udivdi3+0x418>
4110fc24:	882ad43a 	srli	r21,r17,16
4110fc28:	8461c83a 	sub	r16,r16,r17
4110fc2c:	8d3fffcc 	andi	r20,r17,65535
4110fc30:	00c00044 	movi	r3,1
4110fc34:	8009883a 	mov	r4,r16
4110fc38:	a80b883a 	mov	r5,r21
4110fc3c:	d8c00015 	stw	r3,0(sp)
4110fc40:	11106540 	call	41110654 <__umodsi3>
4110fc44:	8009883a 	mov	r4,r16
4110fc48:	a80b883a 	mov	r5,r21
4110fc4c:	1027883a 	mov	r19,r2
4110fc50:	11105f00 	call	411105f0 <__udivsi3>
4110fc54:	9826943a 	slli	r19,r19,16
4110fc58:	9008d43a 	srli	r4,r18,16
4110fc5c:	1521383a 	mul	r16,r2,r20
4110fc60:	102d883a 	mov	r22,r2
4110fc64:	24c8b03a 	or	r4,r4,r19
4110fc68:	d8c00017 	ldw	r3,0(sp)
4110fc6c:	2400052e 	bgeu	r4,r16,4110fc84 <__udivdi3+0x23c>
4110fc70:	2449883a 	add	r4,r4,r17
4110fc74:	b0bfffc4 	addi	r2,r22,-1
4110fc78:	24400136 	bltu	r4,r17,4110fc80 <__udivdi3+0x238>
4110fc7c:	2400ca36 	bltu	r4,r16,4110ffa8 <__udivdi3+0x560>
4110fc80:	102d883a 	mov	r22,r2
4110fc84:	2421c83a 	sub	r16,r4,r16
4110fc88:	a80b883a 	mov	r5,r21
4110fc8c:	8009883a 	mov	r4,r16
4110fc90:	d8c00015 	stw	r3,0(sp)
4110fc94:	11106540 	call	41110654 <__umodsi3>
4110fc98:	1027883a 	mov	r19,r2
4110fc9c:	a80b883a 	mov	r5,r21
4110fca0:	8009883a 	mov	r4,r16
4110fca4:	11105f00 	call	411105f0 <__udivsi3>
4110fca8:	9826943a 	slli	r19,r19,16
4110fcac:	1529383a 	mul	r20,r2,r20
4110fcb0:	94bfffcc 	andi	r18,r18,65535
4110fcb4:	94e4b03a 	or	r18,r18,r19
4110fcb8:	d8c00017 	ldw	r3,0(sp)
4110fcbc:	9500052e 	bgeu	r18,r20,4110fcd4 <__udivdi3+0x28c>
4110fcc0:	8ca5883a 	add	r18,r17,r18
4110fcc4:	113fffc4 	addi	r4,r2,-1
4110fcc8:	94409736 	bltu	r18,r17,4110ff28 <__udivdi3+0x4e0>
4110fccc:	9500962e 	bgeu	r18,r20,4110ff28 <__udivdi3+0x4e0>
4110fcd0:	10bfff84 	addi	r2,r2,-2
4110fcd4:	b00c943a 	slli	r6,r22,16
4110fcd8:	3084b03a 	or	r2,r6,r2
4110fcdc:	00000206 	br	4110fce8 <__udivdi3+0x2a0>
4110fce0:	0007883a 	mov	r3,zero
4110fce4:	0005883a 	mov	r2,zero
4110fce8:	dfc00a17 	ldw	ra,40(sp)
4110fcec:	df000917 	ldw	fp,36(sp)
4110fcf0:	ddc00817 	ldw	r23,32(sp)
4110fcf4:	dd800717 	ldw	r22,28(sp)
4110fcf8:	dd400617 	ldw	r21,24(sp)
4110fcfc:	dd000517 	ldw	r20,20(sp)
4110fd00:	dcc00417 	ldw	r19,16(sp)
4110fd04:	dc800317 	ldw	r18,12(sp)
4110fd08:	dc400217 	ldw	r17,8(sp)
4110fd0c:	dc000117 	ldw	r16,4(sp)
4110fd10:	dec00b04 	addi	sp,sp,44
4110fd14:	f800283a 	ret
4110fd18:	00803fc4 	movi	r2,255
4110fd1c:	11c5803a 	cmpltu	r2,r2,r7
4110fd20:	100490fa 	slli	r2,r2,3
4110fd24:	003f9e06 	br	4110fba0 <__reset+0xbb0efba0>
4110fd28:	00803fc4 	movi	r2,255
4110fd2c:	1445803a 	cmpltu	r2,r2,r17
4110fd30:	100490fa 	slli	r2,r2,3
4110fd34:	003fb206 	br	4110fc00 <__reset+0xbb0efc00>
4110fd38:	00804034 	movhi	r2,256
4110fd3c:	10bfffc4 	addi	r2,r2,-1
4110fd40:	11808836 	bltu	r2,r6,4110ff64 <__udivdi3+0x51c>
4110fd44:	00800404 	movi	r2,16
4110fd48:	003f5606 	br	4110faa4 <__reset+0xbb0efaa4>
4110fd4c:	30aed83a 	srl	r23,r6,r2
4110fd50:	3d4e983a 	sll	r7,r7,r21
4110fd54:	80acd83a 	srl	r22,r16,r2
4110fd58:	9884d83a 	srl	r2,r19,r2
4110fd5c:	3deeb03a 	or	r23,r7,r23
4110fd60:	b824d43a 	srli	r18,r23,16
4110fd64:	8560983a 	sll	r16,r16,r21
4110fd68:	b009883a 	mov	r4,r22
4110fd6c:	900b883a 	mov	r5,r18
4110fd70:	3568983a 	sll	r20,r6,r21
4110fd74:	1420b03a 	or	r16,r2,r16
4110fd78:	11106540 	call	41110654 <__umodsi3>
4110fd7c:	b009883a 	mov	r4,r22
4110fd80:	900b883a 	mov	r5,r18
4110fd84:	1023883a 	mov	r17,r2
4110fd88:	11105f00 	call	411105f0 <__udivsi3>
4110fd8c:	8808943a 	slli	r4,r17,16
4110fd90:	bf3fffcc 	andi	fp,r23,65535
4110fd94:	8006d43a 	srli	r3,r16,16
4110fd98:	e0a3383a 	mul	r17,fp,r2
4110fd9c:	100d883a 	mov	r6,r2
4110fda0:	1906b03a 	or	r3,r3,r4
4110fda4:	1c40042e 	bgeu	r3,r17,4110fdb8 <__udivdi3+0x370>
4110fda8:	1dc7883a 	add	r3,r3,r23
4110fdac:	10bfffc4 	addi	r2,r2,-1
4110fdb0:	1dc0752e 	bgeu	r3,r23,4110ff88 <__udivdi3+0x540>
4110fdb4:	100d883a 	mov	r6,r2
4110fdb8:	1c63c83a 	sub	r17,r3,r17
4110fdbc:	900b883a 	mov	r5,r18
4110fdc0:	8809883a 	mov	r4,r17
4110fdc4:	d9800015 	stw	r6,0(sp)
4110fdc8:	11106540 	call	41110654 <__umodsi3>
4110fdcc:	102d883a 	mov	r22,r2
4110fdd0:	8809883a 	mov	r4,r17
4110fdd4:	900b883a 	mov	r5,r18
4110fdd8:	11105f00 	call	411105f0 <__udivsi3>
4110fddc:	b02c943a 	slli	r22,r22,16
4110fde0:	e089383a 	mul	r4,fp,r2
4110fde4:	843fffcc 	andi	r16,r16,65535
4110fde8:	85a0b03a 	or	r16,r16,r22
4110fdec:	d9800017 	ldw	r6,0(sp)
4110fdf0:	8100042e 	bgeu	r16,r4,4110fe04 <__udivdi3+0x3bc>
4110fdf4:	85e1883a 	add	r16,r16,r23
4110fdf8:	10ffffc4 	addi	r3,r2,-1
4110fdfc:	85c05e2e 	bgeu	r16,r23,4110ff78 <__udivdi3+0x530>
4110fe00:	1805883a 	mov	r2,r3
4110fe04:	300c943a 	slli	r6,r6,16
4110fe08:	a17fffcc 	andi	r5,r20,65535
4110fe0c:	a028d43a 	srli	r20,r20,16
4110fe10:	3084b03a 	or	r2,r6,r2
4110fe14:	10ffffcc 	andi	r3,r2,65535
4110fe18:	100cd43a 	srli	r6,r2,16
4110fe1c:	194f383a 	mul	r7,r3,r5
4110fe20:	1d07383a 	mul	r3,r3,r20
4110fe24:	314b383a 	mul	r5,r6,r5
4110fe28:	3810d43a 	srli	r8,r7,16
4110fe2c:	8121c83a 	sub	r16,r16,r4
4110fe30:	1947883a 	add	r3,r3,r5
4110fe34:	40c7883a 	add	r3,r8,r3
4110fe38:	350d383a 	mul	r6,r6,r20
4110fe3c:	1940022e 	bgeu	r3,r5,4110fe48 <__udivdi3+0x400>
4110fe40:	01000074 	movhi	r4,1
4110fe44:	310d883a 	add	r6,r6,r4
4110fe48:	1828d43a 	srli	r20,r3,16
4110fe4c:	a18d883a 	add	r6,r20,r6
4110fe50:	81803e36 	bltu	r16,r6,4110ff4c <__udivdi3+0x504>
4110fe54:	81803826 	beq	r16,r6,4110ff38 <__udivdi3+0x4f0>
4110fe58:	0007883a 	mov	r3,zero
4110fe5c:	003fa206 	br	4110fce8 <__reset+0xbb0efce8>
4110fe60:	88e2983a 	sll	r17,r17,r3
4110fe64:	80a8d83a 	srl	r20,r16,r2
4110fe68:	80e0983a 	sll	r16,r16,r3
4110fe6c:	882ad43a 	srli	r21,r17,16
4110fe70:	9884d83a 	srl	r2,r19,r2
4110fe74:	a009883a 	mov	r4,r20
4110fe78:	a80b883a 	mov	r5,r21
4110fe7c:	142eb03a 	or	r23,r2,r16
4110fe80:	98e4983a 	sll	r18,r19,r3
4110fe84:	11106540 	call	41110654 <__umodsi3>
4110fe88:	a009883a 	mov	r4,r20
4110fe8c:	a80b883a 	mov	r5,r21
4110fe90:	1021883a 	mov	r16,r2
4110fe94:	11105f00 	call	411105f0 <__udivsi3>
4110fe98:	1039883a 	mov	fp,r2
4110fe9c:	8d3fffcc 	andi	r20,r17,65535
4110fea0:	8020943a 	slli	r16,r16,16
4110fea4:	b804d43a 	srli	r2,r23,16
4110fea8:	a72d383a 	mul	r22,r20,fp
4110feac:	1404b03a 	or	r2,r2,r16
4110feb0:	1580062e 	bgeu	r2,r22,4110fecc <__udivdi3+0x484>
4110feb4:	1445883a 	add	r2,r2,r17
4110feb8:	e0ffffc4 	addi	r3,fp,-1
4110febc:	14403836 	bltu	r2,r17,4110ffa0 <__udivdi3+0x558>
4110fec0:	1580372e 	bgeu	r2,r22,4110ffa0 <__udivdi3+0x558>
4110fec4:	e73fff84 	addi	fp,fp,-2
4110fec8:	1445883a 	add	r2,r2,r17
4110fecc:	15adc83a 	sub	r22,r2,r22
4110fed0:	a80b883a 	mov	r5,r21
4110fed4:	b009883a 	mov	r4,r22
4110fed8:	11106540 	call	41110654 <__umodsi3>
4110fedc:	1027883a 	mov	r19,r2
4110fee0:	b009883a 	mov	r4,r22
4110fee4:	a80b883a 	mov	r5,r21
4110fee8:	11105f00 	call	411105f0 <__udivsi3>
4110feec:	9826943a 	slli	r19,r19,16
4110fef0:	a0a1383a 	mul	r16,r20,r2
4110fef4:	b93fffcc 	andi	r4,r23,65535
4110fef8:	24c8b03a 	or	r4,r4,r19
4110fefc:	2400062e 	bgeu	r4,r16,4110ff18 <__udivdi3+0x4d0>
4110ff00:	2449883a 	add	r4,r4,r17
4110ff04:	10ffffc4 	addi	r3,r2,-1
4110ff08:	24402336 	bltu	r4,r17,4110ff98 <__udivdi3+0x550>
4110ff0c:	2400222e 	bgeu	r4,r16,4110ff98 <__udivdi3+0x550>
4110ff10:	10bfff84 	addi	r2,r2,-2
4110ff14:	2449883a 	add	r4,r4,r17
4110ff18:	e038943a 	slli	fp,fp,16
4110ff1c:	2421c83a 	sub	r16,r4,r16
4110ff20:	e086b03a 	or	r3,fp,r2
4110ff24:	003f4306 	br	4110fc34 <__reset+0xbb0efc34>
4110ff28:	2005883a 	mov	r2,r4
4110ff2c:	003f6906 	br	4110fcd4 <__reset+0xbb0efcd4>
4110ff30:	1805883a 	mov	r2,r3
4110ff34:	003f0f06 	br	4110fb74 <__reset+0xbb0efb74>
4110ff38:	1806943a 	slli	r3,r3,16
4110ff3c:	9d66983a 	sll	r19,r19,r21
4110ff40:	39ffffcc 	andi	r7,r7,65535
4110ff44:	19c7883a 	add	r3,r3,r7
4110ff48:	98ffc32e 	bgeu	r19,r3,4110fe58 <__reset+0xbb0efe58>
4110ff4c:	10bfffc4 	addi	r2,r2,-1
4110ff50:	003fc106 	br	4110fe58 <__reset+0xbb0efe58>
4110ff54:	00800604 	movi	r2,24
4110ff58:	003f1106 	br	4110fba0 <__reset+0xbb0efba0>
4110ff5c:	00800604 	movi	r2,24
4110ff60:	003f2706 	br	4110fc00 <__reset+0xbb0efc00>
4110ff64:	00800604 	movi	r2,24
4110ff68:	003ece06 	br	4110faa4 <__reset+0xbb0efaa4>
4110ff6c:	0007883a 	mov	r3,zero
4110ff70:	00800044 	movi	r2,1
4110ff74:	003f5c06 	br	4110fce8 <__reset+0xbb0efce8>
4110ff78:	813fa12e 	bgeu	r16,r4,4110fe00 <__reset+0xbb0efe00>
4110ff7c:	10bfff84 	addi	r2,r2,-2
4110ff80:	85e1883a 	add	r16,r16,r23
4110ff84:	003f9f06 	br	4110fe04 <__reset+0xbb0efe04>
4110ff88:	1c7f8a2e 	bgeu	r3,r17,4110fdb4 <__reset+0xbb0efdb4>
4110ff8c:	31bfff84 	addi	r6,r6,-2
4110ff90:	1dc7883a 	add	r3,r3,r23
4110ff94:	003f8806 	br	4110fdb8 <__reset+0xbb0efdb8>
4110ff98:	1805883a 	mov	r2,r3
4110ff9c:	003fde06 	br	4110ff18 <__reset+0xbb0eff18>
4110ffa0:	1839883a 	mov	fp,r3
4110ffa4:	003fc906 	br	4110fecc <__reset+0xbb0efecc>
4110ffa8:	b5bfff84 	addi	r22,r22,-2
4110ffac:	2449883a 	add	r4,r4,r17
4110ffb0:	003f3406 	br	4110fc84 <__reset+0xbb0efc84>
4110ffb4:	b5bfff84 	addi	r22,r22,-2
4110ffb8:	1445883a 	add	r2,r2,r17
4110ffbc:	003edb06 	br	4110fb2c <__reset+0xbb0efb2c>

4110ffc0 <__umoddi3>:
4110ffc0:	defff404 	addi	sp,sp,-48
4110ffc4:	df000a15 	stw	fp,40(sp)
4110ffc8:	dc400315 	stw	r17,12(sp)
4110ffcc:	dc000215 	stw	r16,8(sp)
4110ffd0:	dfc00b15 	stw	ra,44(sp)
4110ffd4:	ddc00915 	stw	r23,36(sp)
4110ffd8:	dd800815 	stw	r22,32(sp)
4110ffdc:	dd400715 	stw	r21,28(sp)
4110ffe0:	dd000615 	stw	r20,24(sp)
4110ffe4:	dcc00515 	stw	r19,20(sp)
4110ffe8:	dc800415 	stw	r18,16(sp)
4110ffec:	2021883a 	mov	r16,r4
4110fff0:	2823883a 	mov	r17,r5
4110fff4:	2839883a 	mov	fp,r5
4110fff8:	38003c1e 	bne	r7,zero,411100ec <__umoddi3+0x12c>
4110fffc:	3027883a 	mov	r19,r6
41110000:	2029883a 	mov	r20,r4
41110004:	2980512e 	bgeu	r5,r6,4111014c <__umoddi3+0x18c>
41110008:	00bfffd4 	movui	r2,65535
4111000c:	11809a36 	bltu	r2,r6,41110278 <__umoddi3+0x2b8>
41110010:	01003fc4 	movi	r4,255
41110014:	2189803a 	cmpltu	r4,r4,r6
41110018:	200890fa 	slli	r4,r4,3
4111001c:	3104d83a 	srl	r2,r6,r4
41110020:	00d044b4 	movhi	r3,16658
41110024:	18e309c4 	addi	r3,r3,-29657
41110028:	1885883a 	add	r2,r3,r2
4111002c:	10c00003 	ldbu	r3,0(r2)
41110030:	00800804 	movi	r2,32
41110034:	1909883a 	add	r4,r3,r4
41110038:	1125c83a 	sub	r18,r2,r4
4111003c:	90000526 	beq	r18,zero,41110054 <__umoddi3+0x94>
41110040:	8ca2983a 	sll	r17,r17,r18
41110044:	8108d83a 	srl	r4,r16,r4
41110048:	34a6983a 	sll	r19,r6,r18
4111004c:	84a8983a 	sll	r20,r16,r18
41110050:	2478b03a 	or	fp,r4,r17
41110054:	982ed43a 	srli	r23,r19,16
41110058:	e009883a 	mov	r4,fp
4111005c:	9dbfffcc 	andi	r22,r19,65535
41110060:	b80b883a 	mov	r5,r23
41110064:	11106540 	call	41110654 <__umodsi3>
41110068:	e009883a 	mov	r4,fp
4111006c:	b80b883a 	mov	r5,r23
41110070:	102b883a 	mov	r21,r2
41110074:	11105f00 	call	411105f0 <__udivsi3>
41110078:	a806943a 	slli	r3,r21,16
4111007c:	a008d43a 	srli	r4,r20,16
41110080:	b085383a 	mul	r2,r22,r2
41110084:	20c8b03a 	or	r4,r4,r3
41110088:	2080032e 	bgeu	r4,r2,41110098 <__umoddi3+0xd8>
4111008c:	24c9883a 	add	r4,r4,r19
41110090:	24c00136 	bltu	r4,r19,41110098 <__umoddi3+0xd8>
41110094:	20811036 	bltu	r4,r2,411104d8 <__umoddi3+0x518>
41110098:	20abc83a 	sub	r21,r4,r2
4111009c:	b80b883a 	mov	r5,r23
411100a0:	a809883a 	mov	r4,r21
411100a4:	11106540 	call	41110654 <__umodsi3>
411100a8:	1023883a 	mov	r17,r2
411100ac:	b80b883a 	mov	r5,r23
411100b0:	a809883a 	mov	r4,r21
411100b4:	11105f00 	call	411105f0 <__udivsi3>
411100b8:	8822943a 	slli	r17,r17,16
411100bc:	b085383a 	mul	r2,r22,r2
411100c0:	a0ffffcc 	andi	r3,r20,65535
411100c4:	1c46b03a 	or	r3,r3,r17
411100c8:	1880042e 	bgeu	r3,r2,411100dc <__umoddi3+0x11c>
411100cc:	1cc7883a 	add	r3,r3,r19
411100d0:	1cc00236 	bltu	r3,r19,411100dc <__umoddi3+0x11c>
411100d4:	1880012e 	bgeu	r3,r2,411100dc <__umoddi3+0x11c>
411100d8:	1cc7883a 	add	r3,r3,r19
411100dc:	1885c83a 	sub	r2,r3,r2
411100e0:	1484d83a 	srl	r2,r2,r18
411100e4:	0007883a 	mov	r3,zero
411100e8:	00004f06 	br	41110228 <__umoddi3+0x268>
411100ec:	29c04c36 	bltu	r5,r7,41110220 <__umoddi3+0x260>
411100f0:	00bfffd4 	movui	r2,65535
411100f4:	11c0582e 	bgeu	r2,r7,41110258 <__umoddi3+0x298>
411100f8:	00804034 	movhi	r2,256
411100fc:	10bfffc4 	addi	r2,r2,-1
41110100:	11c0e736 	bltu	r2,r7,411104a0 <__umoddi3+0x4e0>
41110104:	01000404 	movi	r4,16
41110108:	3904d83a 	srl	r2,r7,r4
4111010c:	00d044b4 	movhi	r3,16658
41110110:	18e309c4 	addi	r3,r3,-29657
41110114:	1885883a 	add	r2,r3,r2
41110118:	14c00003 	ldbu	r19,0(r2)
4111011c:	00c00804 	movi	r3,32
41110120:	9927883a 	add	r19,r19,r4
41110124:	1ce9c83a 	sub	r20,r3,r19
41110128:	a000581e 	bne	r20,zero,4111028c <__umoddi3+0x2cc>
4111012c:	3c400136 	bltu	r7,r17,41110134 <__umoddi3+0x174>
41110130:	8180eb36 	bltu	r16,r6,411104e0 <__umoddi3+0x520>
41110134:	8185c83a 	sub	r2,r16,r6
41110138:	89e3c83a 	sub	r17,r17,r7
4111013c:	8089803a 	cmpltu	r4,r16,r2
41110140:	8939c83a 	sub	fp,r17,r4
41110144:	e007883a 	mov	r3,fp
41110148:	00003706 	br	41110228 <__umoddi3+0x268>
4111014c:	3000041e 	bne	r6,zero,41110160 <__umoddi3+0x1a0>
41110150:	000b883a 	mov	r5,zero
41110154:	01000044 	movi	r4,1
41110158:	11105f00 	call	411105f0 <__udivsi3>
4111015c:	1027883a 	mov	r19,r2
41110160:	00bfffd4 	movui	r2,65535
41110164:	14c0402e 	bgeu	r2,r19,41110268 <__umoddi3+0x2a8>
41110168:	00804034 	movhi	r2,256
4111016c:	10bfffc4 	addi	r2,r2,-1
41110170:	14c0cd36 	bltu	r2,r19,411104a8 <__umoddi3+0x4e8>
41110174:	00800404 	movi	r2,16
41110178:	9886d83a 	srl	r3,r19,r2
4111017c:	011044b4 	movhi	r4,16658
41110180:	212309c4 	addi	r4,r4,-29657
41110184:	20c7883a 	add	r3,r4,r3
41110188:	18c00003 	ldbu	r3,0(r3)
4111018c:	1887883a 	add	r3,r3,r2
41110190:	00800804 	movi	r2,32
41110194:	10e5c83a 	sub	r18,r2,r3
41110198:	9000901e 	bne	r18,zero,411103dc <__umoddi3+0x41c>
4111019c:	982cd43a 	srli	r22,r19,16
411101a0:	8ce3c83a 	sub	r17,r17,r19
411101a4:	9d7fffcc 	andi	r21,r19,65535
411101a8:	b00b883a 	mov	r5,r22
411101ac:	8809883a 	mov	r4,r17
411101b0:	11106540 	call	41110654 <__umodsi3>
411101b4:	8809883a 	mov	r4,r17
411101b8:	b00b883a 	mov	r5,r22
411101bc:	1021883a 	mov	r16,r2
411101c0:	11105f00 	call	411105f0 <__udivsi3>
411101c4:	8006943a 	slli	r3,r16,16
411101c8:	a008d43a 	srli	r4,r20,16
411101cc:	1545383a 	mul	r2,r2,r21
411101d0:	20c8b03a 	or	r4,r4,r3
411101d4:	2080042e 	bgeu	r4,r2,411101e8 <__umoddi3+0x228>
411101d8:	24c9883a 	add	r4,r4,r19
411101dc:	24c00236 	bltu	r4,r19,411101e8 <__umoddi3+0x228>
411101e0:	2080012e 	bgeu	r4,r2,411101e8 <__umoddi3+0x228>
411101e4:	24c9883a 	add	r4,r4,r19
411101e8:	20a1c83a 	sub	r16,r4,r2
411101ec:	b00b883a 	mov	r5,r22
411101f0:	8009883a 	mov	r4,r16
411101f4:	11106540 	call	41110654 <__umodsi3>
411101f8:	1023883a 	mov	r17,r2
411101fc:	b00b883a 	mov	r5,r22
41110200:	8009883a 	mov	r4,r16
41110204:	11105f00 	call	411105f0 <__udivsi3>
41110208:	8822943a 	slli	r17,r17,16
4111020c:	1545383a 	mul	r2,r2,r21
41110210:	a53fffcc 	andi	r20,r20,65535
41110214:	a446b03a 	or	r3,r20,r17
41110218:	18bfb02e 	bgeu	r3,r2,411100dc <__reset+0xbb0f00dc>
4111021c:	003fab06 	br	411100cc <__reset+0xbb0f00cc>
41110220:	2005883a 	mov	r2,r4
41110224:	2807883a 	mov	r3,r5
41110228:	dfc00b17 	ldw	ra,44(sp)
4111022c:	df000a17 	ldw	fp,40(sp)
41110230:	ddc00917 	ldw	r23,36(sp)
41110234:	dd800817 	ldw	r22,32(sp)
41110238:	dd400717 	ldw	r21,28(sp)
4111023c:	dd000617 	ldw	r20,24(sp)
41110240:	dcc00517 	ldw	r19,20(sp)
41110244:	dc800417 	ldw	r18,16(sp)
41110248:	dc400317 	ldw	r17,12(sp)
4111024c:	dc000217 	ldw	r16,8(sp)
41110250:	dec00c04 	addi	sp,sp,48
41110254:	f800283a 	ret
41110258:	04c03fc4 	movi	r19,255
4111025c:	99c9803a 	cmpltu	r4,r19,r7
41110260:	200890fa 	slli	r4,r4,3
41110264:	003fa806 	br	41110108 <__reset+0xbb0f0108>
41110268:	00803fc4 	movi	r2,255
4111026c:	14c5803a 	cmpltu	r2,r2,r19
41110270:	100490fa 	slli	r2,r2,3
41110274:	003fc006 	br	41110178 <__reset+0xbb0f0178>
41110278:	00804034 	movhi	r2,256
4111027c:	10bfffc4 	addi	r2,r2,-1
41110280:	11808b36 	bltu	r2,r6,411104b0 <__umoddi3+0x4f0>
41110284:	01000404 	movi	r4,16
41110288:	003f6406 	br	4111001c <__reset+0xbb0f001c>
4111028c:	34c4d83a 	srl	r2,r6,r19
41110290:	3d0e983a 	sll	r7,r7,r20
41110294:	8cf8d83a 	srl	fp,r17,r19
41110298:	8d10983a 	sll	r8,r17,r20
4111029c:	38aab03a 	or	r21,r7,r2
411102a0:	a82cd43a 	srli	r22,r21,16
411102a4:	84e2d83a 	srl	r17,r16,r19
411102a8:	e009883a 	mov	r4,fp
411102ac:	b00b883a 	mov	r5,r22
411102b0:	8a22b03a 	or	r17,r17,r8
411102b4:	3524983a 	sll	r18,r6,r20
411102b8:	11106540 	call	41110654 <__umodsi3>
411102bc:	e009883a 	mov	r4,fp
411102c0:	b00b883a 	mov	r5,r22
411102c4:	102f883a 	mov	r23,r2
411102c8:	11105f00 	call	411105f0 <__udivsi3>
411102cc:	100d883a 	mov	r6,r2
411102d0:	b808943a 	slli	r4,r23,16
411102d4:	aa3fffcc 	andi	r8,r21,65535
411102d8:	8804d43a 	srli	r2,r17,16
411102dc:	41af383a 	mul	r23,r8,r6
411102e0:	8520983a 	sll	r16,r16,r20
411102e4:	1104b03a 	or	r2,r2,r4
411102e8:	15c0042e 	bgeu	r2,r23,411102fc <__umoddi3+0x33c>
411102ec:	1545883a 	add	r2,r2,r21
411102f0:	30ffffc4 	addi	r3,r6,-1
411102f4:	1540742e 	bgeu	r2,r21,411104c8 <__umoddi3+0x508>
411102f8:	180d883a 	mov	r6,r3
411102fc:	15efc83a 	sub	r23,r2,r23
41110300:	b00b883a 	mov	r5,r22
41110304:	b809883a 	mov	r4,r23
41110308:	d9800115 	stw	r6,4(sp)
4111030c:	da000015 	stw	r8,0(sp)
41110310:	11106540 	call	41110654 <__umodsi3>
41110314:	b00b883a 	mov	r5,r22
41110318:	b809883a 	mov	r4,r23
4111031c:	1039883a 	mov	fp,r2
41110320:	11105f00 	call	411105f0 <__udivsi3>
41110324:	da000017 	ldw	r8,0(sp)
41110328:	e038943a 	slli	fp,fp,16
4111032c:	100b883a 	mov	r5,r2
41110330:	4089383a 	mul	r4,r8,r2
41110334:	8a3fffcc 	andi	r8,r17,65535
41110338:	4710b03a 	or	r8,r8,fp
4111033c:	d9800117 	ldw	r6,4(sp)
41110340:	4100042e 	bgeu	r8,r4,41110354 <__umoddi3+0x394>
41110344:	4551883a 	add	r8,r8,r21
41110348:	10bfffc4 	addi	r2,r2,-1
4111034c:	45405a2e 	bgeu	r8,r21,411104b8 <__umoddi3+0x4f8>
41110350:	100b883a 	mov	r5,r2
41110354:	300c943a 	slli	r6,r6,16
41110358:	91ffffcc 	andi	r7,r18,65535
4111035c:	9004d43a 	srli	r2,r18,16
41110360:	314cb03a 	or	r6,r6,r5
41110364:	317fffcc 	andi	r5,r6,65535
41110368:	300cd43a 	srli	r6,r6,16
4111036c:	29d3383a 	mul	r9,r5,r7
41110370:	288b383a 	mul	r5,r5,r2
41110374:	31cf383a 	mul	r7,r6,r7
41110378:	4806d43a 	srli	r3,r9,16
4111037c:	4111c83a 	sub	r8,r8,r4
41110380:	29cb883a 	add	r5,r5,r7
41110384:	194b883a 	add	r5,r3,r5
41110388:	3085383a 	mul	r2,r6,r2
4111038c:	29c0022e 	bgeu	r5,r7,41110398 <__umoddi3+0x3d8>
41110390:	00c00074 	movhi	r3,1
41110394:	10c5883a 	add	r2,r2,r3
41110398:	2808d43a 	srli	r4,r5,16
4111039c:	280a943a 	slli	r5,r5,16
411103a0:	4a7fffcc 	andi	r9,r9,65535
411103a4:	2085883a 	add	r2,r4,r2
411103a8:	2a4b883a 	add	r5,r5,r9
411103ac:	40803636 	bltu	r8,r2,41110488 <__umoddi3+0x4c8>
411103b0:	40804d26 	beq	r8,r2,411104e8 <__umoddi3+0x528>
411103b4:	4089c83a 	sub	r4,r8,r2
411103b8:	280f883a 	mov	r7,r5
411103bc:	81cfc83a 	sub	r7,r16,r7
411103c0:	81c7803a 	cmpltu	r3,r16,r7
411103c4:	20c7c83a 	sub	r3,r4,r3
411103c8:	1cc4983a 	sll	r2,r3,r19
411103cc:	3d0ed83a 	srl	r7,r7,r20
411103d0:	1d06d83a 	srl	r3,r3,r20
411103d4:	11c4b03a 	or	r2,r2,r7
411103d8:	003f9306 	br	41110228 <__reset+0xbb0f0228>
411103dc:	9ca6983a 	sll	r19,r19,r18
411103e0:	88e8d83a 	srl	r20,r17,r3
411103e4:	80c4d83a 	srl	r2,r16,r3
411103e8:	982cd43a 	srli	r22,r19,16
411103ec:	8ca2983a 	sll	r17,r17,r18
411103f0:	a009883a 	mov	r4,r20
411103f4:	b00b883a 	mov	r5,r22
411103f8:	1478b03a 	or	fp,r2,r17
411103fc:	11106540 	call	41110654 <__umodsi3>
41110400:	a009883a 	mov	r4,r20
41110404:	b00b883a 	mov	r5,r22
41110408:	1023883a 	mov	r17,r2
4111040c:	11105f00 	call	411105f0 <__udivsi3>
41110410:	9d7fffcc 	andi	r21,r19,65535
41110414:	880a943a 	slli	r5,r17,16
41110418:	e008d43a 	srli	r4,fp,16
4111041c:	a885383a 	mul	r2,r21,r2
41110420:	84a8983a 	sll	r20,r16,r18
41110424:	2148b03a 	or	r4,r4,r5
41110428:	2080042e 	bgeu	r4,r2,4111043c <__umoddi3+0x47c>
4111042c:	24c9883a 	add	r4,r4,r19
41110430:	24c00236 	bltu	r4,r19,4111043c <__umoddi3+0x47c>
41110434:	2080012e 	bgeu	r4,r2,4111043c <__umoddi3+0x47c>
41110438:	24c9883a 	add	r4,r4,r19
4111043c:	20a3c83a 	sub	r17,r4,r2
41110440:	b00b883a 	mov	r5,r22
41110444:	8809883a 	mov	r4,r17
41110448:	11106540 	call	41110654 <__umodsi3>
4111044c:	102f883a 	mov	r23,r2
41110450:	8809883a 	mov	r4,r17
41110454:	b00b883a 	mov	r5,r22
41110458:	11105f00 	call	411105f0 <__udivsi3>
4111045c:	b82e943a 	slli	r23,r23,16
41110460:	a885383a 	mul	r2,r21,r2
41110464:	e13fffcc 	andi	r4,fp,65535
41110468:	25c8b03a 	or	r4,r4,r23
4111046c:	2080042e 	bgeu	r4,r2,41110480 <__umoddi3+0x4c0>
41110470:	24c9883a 	add	r4,r4,r19
41110474:	24c00236 	bltu	r4,r19,41110480 <__umoddi3+0x4c0>
41110478:	2080012e 	bgeu	r4,r2,41110480 <__umoddi3+0x4c0>
4111047c:	24c9883a 	add	r4,r4,r19
41110480:	20a3c83a 	sub	r17,r4,r2
41110484:	003f4806 	br	411101a8 <__reset+0xbb0f01a8>
41110488:	2c8fc83a 	sub	r7,r5,r18
4111048c:	1545c83a 	sub	r2,r2,r21
41110490:	29cb803a 	cmpltu	r5,r5,r7
41110494:	1145c83a 	sub	r2,r2,r5
41110498:	4089c83a 	sub	r4,r8,r2
4111049c:	003fc706 	br	411103bc <__reset+0xbb0f03bc>
411104a0:	01000604 	movi	r4,24
411104a4:	003f1806 	br	41110108 <__reset+0xbb0f0108>
411104a8:	00800604 	movi	r2,24
411104ac:	003f3206 	br	41110178 <__reset+0xbb0f0178>
411104b0:	01000604 	movi	r4,24
411104b4:	003ed906 	br	4111001c <__reset+0xbb0f001c>
411104b8:	413fa52e 	bgeu	r8,r4,41110350 <__reset+0xbb0f0350>
411104bc:	297fff84 	addi	r5,r5,-2
411104c0:	4551883a 	add	r8,r8,r21
411104c4:	003fa306 	br	41110354 <__reset+0xbb0f0354>
411104c8:	15ff8b2e 	bgeu	r2,r23,411102f8 <__reset+0xbb0f02f8>
411104cc:	31bfff84 	addi	r6,r6,-2
411104d0:	1545883a 	add	r2,r2,r21
411104d4:	003f8906 	br	411102fc <__reset+0xbb0f02fc>
411104d8:	24c9883a 	add	r4,r4,r19
411104dc:	003eee06 	br	41110098 <__reset+0xbb0f0098>
411104e0:	8005883a 	mov	r2,r16
411104e4:	003f1706 	br	41110144 <__reset+0xbb0f0144>
411104e8:	817fe736 	bltu	r16,r5,41110488 <__reset+0xbb0f0488>
411104ec:	280f883a 	mov	r7,r5
411104f0:	0009883a 	mov	r4,zero
411104f4:	003fb106 	br	411103bc <__reset+0xbb0f03bc>

411104f8 <__divsi3>:
411104f8:	20001b16 	blt	r4,zero,41110568 <__divsi3+0x70>
411104fc:	000f883a 	mov	r7,zero
41110500:	28001616 	blt	r5,zero,4111055c <__divsi3+0x64>
41110504:	200d883a 	mov	r6,r4
41110508:	29001a2e 	bgeu	r5,r4,41110574 <__divsi3+0x7c>
4111050c:	00800804 	movi	r2,32
41110510:	00c00044 	movi	r3,1
41110514:	00000106 	br	4111051c <__divsi3+0x24>
41110518:	10000d26 	beq	r2,zero,41110550 <__divsi3+0x58>
4111051c:	294b883a 	add	r5,r5,r5
41110520:	10bfffc4 	addi	r2,r2,-1
41110524:	18c7883a 	add	r3,r3,r3
41110528:	293ffb36 	bltu	r5,r4,41110518 <__reset+0xbb0f0518>
4111052c:	0005883a 	mov	r2,zero
41110530:	18000726 	beq	r3,zero,41110550 <__divsi3+0x58>
41110534:	0005883a 	mov	r2,zero
41110538:	31400236 	bltu	r6,r5,41110544 <__divsi3+0x4c>
4111053c:	314dc83a 	sub	r6,r6,r5
41110540:	10c4b03a 	or	r2,r2,r3
41110544:	1806d07a 	srli	r3,r3,1
41110548:	280ad07a 	srli	r5,r5,1
4111054c:	183ffa1e 	bne	r3,zero,41110538 <__reset+0xbb0f0538>
41110550:	38000126 	beq	r7,zero,41110558 <__divsi3+0x60>
41110554:	0085c83a 	sub	r2,zero,r2
41110558:	f800283a 	ret
4111055c:	014bc83a 	sub	r5,zero,r5
41110560:	39c0005c 	xori	r7,r7,1
41110564:	003fe706 	br	41110504 <__reset+0xbb0f0504>
41110568:	0109c83a 	sub	r4,zero,r4
4111056c:	01c00044 	movi	r7,1
41110570:	003fe306 	br	41110500 <__reset+0xbb0f0500>
41110574:	00c00044 	movi	r3,1
41110578:	003fee06 	br	41110534 <__reset+0xbb0f0534>

4111057c <__modsi3>:
4111057c:	20001716 	blt	r4,zero,411105dc <__modsi3+0x60>
41110580:	000f883a 	mov	r7,zero
41110584:	2005883a 	mov	r2,r4
41110588:	28001216 	blt	r5,zero,411105d4 <__modsi3+0x58>
4111058c:	2900162e 	bgeu	r5,r4,411105e8 <__modsi3+0x6c>
41110590:	01800804 	movi	r6,32
41110594:	00c00044 	movi	r3,1
41110598:	00000106 	br	411105a0 <__modsi3+0x24>
4111059c:	30000a26 	beq	r6,zero,411105c8 <__modsi3+0x4c>
411105a0:	294b883a 	add	r5,r5,r5
411105a4:	31bfffc4 	addi	r6,r6,-1
411105a8:	18c7883a 	add	r3,r3,r3
411105ac:	293ffb36 	bltu	r5,r4,4111059c <__reset+0xbb0f059c>
411105b0:	18000526 	beq	r3,zero,411105c8 <__modsi3+0x4c>
411105b4:	1806d07a 	srli	r3,r3,1
411105b8:	11400136 	bltu	r2,r5,411105c0 <__modsi3+0x44>
411105bc:	1145c83a 	sub	r2,r2,r5
411105c0:	280ad07a 	srli	r5,r5,1
411105c4:	183ffb1e 	bne	r3,zero,411105b4 <__reset+0xbb0f05b4>
411105c8:	38000126 	beq	r7,zero,411105d0 <__modsi3+0x54>
411105cc:	0085c83a 	sub	r2,zero,r2
411105d0:	f800283a 	ret
411105d4:	014bc83a 	sub	r5,zero,r5
411105d8:	003fec06 	br	4111058c <__reset+0xbb0f058c>
411105dc:	0109c83a 	sub	r4,zero,r4
411105e0:	01c00044 	movi	r7,1
411105e4:	003fe706 	br	41110584 <__reset+0xbb0f0584>
411105e8:	00c00044 	movi	r3,1
411105ec:	003ff106 	br	411105b4 <__reset+0xbb0f05b4>

411105f0 <__udivsi3>:
411105f0:	200d883a 	mov	r6,r4
411105f4:	2900152e 	bgeu	r5,r4,4111064c <__udivsi3+0x5c>
411105f8:	28001416 	blt	r5,zero,4111064c <__udivsi3+0x5c>
411105fc:	00800804 	movi	r2,32
41110600:	00c00044 	movi	r3,1
41110604:	00000206 	br	41110610 <__udivsi3+0x20>
41110608:	10000e26 	beq	r2,zero,41110644 <__udivsi3+0x54>
4111060c:	28000516 	blt	r5,zero,41110624 <__udivsi3+0x34>
41110610:	294b883a 	add	r5,r5,r5
41110614:	10bfffc4 	addi	r2,r2,-1
41110618:	18c7883a 	add	r3,r3,r3
4111061c:	293ffa36 	bltu	r5,r4,41110608 <__reset+0xbb0f0608>
41110620:	18000826 	beq	r3,zero,41110644 <__udivsi3+0x54>
41110624:	0005883a 	mov	r2,zero
41110628:	31400236 	bltu	r6,r5,41110634 <__udivsi3+0x44>
4111062c:	314dc83a 	sub	r6,r6,r5
41110630:	10c4b03a 	or	r2,r2,r3
41110634:	1806d07a 	srli	r3,r3,1
41110638:	280ad07a 	srli	r5,r5,1
4111063c:	183ffa1e 	bne	r3,zero,41110628 <__reset+0xbb0f0628>
41110640:	f800283a 	ret
41110644:	0005883a 	mov	r2,zero
41110648:	f800283a 	ret
4111064c:	00c00044 	movi	r3,1
41110650:	003ff406 	br	41110624 <__reset+0xbb0f0624>

41110654 <__umodsi3>:
41110654:	2005883a 	mov	r2,r4
41110658:	2900122e 	bgeu	r5,r4,411106a4 <__umodsi3+0x50>
4111065c:	28001116 	blt	r5,zero,411106a4 <__umodsi3+0x50>
41110660:	01800804 	movi	r6,32
41110664:	00c00044 	movi	r3,1
41110668:	00000206 	br	41110674 <__umodsi3+0x20>
4111066c:	30000c26 	beq	r6,zero,411106a0 <__umodsi3+0x4c>
41110670:	28000516 	blt	r5,zero,41110688 <__umodsi3+0x34>
41110674:	294b883a 	add	r5,r5,r5
41110678:	31bfffc4 	addi	r6,r6,-1
4111067c:	18c7883a 	add	r3,r3,r3
41110680:	293ffa36 	bltu	r5,r4,4111066c <__reset+0xbb0f066c>
41110684:	18000626 	beq	r3,zero,411106a0 <__umodsi3+0x4c>
41110688:	1806d07a 	srli	r3,r3,1
4111068c:	11400136 	bltu	r2,r5,41110694 <__umodsi3+0x40>
41110690:	1145c83a 	sub	r2,r2,r5
41110694:	280ad07a 	srli	r5,r5,1
41110698:	183ffb1e 	bne	r3,zero,41110688 <__reset+0xbb0f0688>
4111069c:	f800283a 	ret
411106a0:	f800283a 	ret
411106a4:	00c00044 	movi	r3,1
411106a8:	003ff706 	br	41110688 <__reset+0xbb0f0688>

411106ac <__adddf3>:
411106ac:	02c00434 	movhi	r11,16
411106b0:	5affffc4 	addi	r11,r11,-1
411106b4:	2806d7fa 	srli	r3,r5,31
411106b8:	2ad4703a 	and	r10,r5,r11
411106bc:	3ad2703a 	and	r9,r7,r11
411106c0:	3804d53a 	srli	r2,r7,20
411106c4:	3018d77a 	srli	r12,r6,29
411106c8:	280ad53a 	srli	r5,r5,20
411106cc:	501490fa 	slli	r10,r10,3
411106d0:	2010d77a 	srli	r8,r4,29
411106d4:	481290fa 	slli	r9,r9,3
411106d8:	380ed7fa 	srli	r7,r7,31
411106dc:	defffb04 	addi	sp,sp,-20
411106e0:	dc800215 	stw	r18,8(sp)
411106e4:	dc400115 	stw	r17,4(sp)
411106e8:	dc000015 	stw	r16,0(sp)
411106ec:	dfc00415 	stw	ra,16(sp)
411106f0:	dcc00315 	stw	r19,12(sp)
411106f4:	1c803fcc 	andi	r18,r3,255
411106f8:	2c01ffcc 	andi	r16,r5,2047
411106fc:	5210b03a 	or	r8,r10,r8
41110700:	202290fa 	slli	r17,r4,3
41110704:	1081ffcc 	andi	r2,r2,2047
41110708:	4b12b03a 	or	r9,r9,r12
4111070c:	300c90fa 	slli	r6,r6,3
41110710:	91c07526 	beq	r18,r7,411108e8 <__adddf3+0x23c>
41110714:	8087c83a 	sub	r3,r16,r2
41110718:	00c0ab0e 	bge	zero,r3,411109c8 <__adddf3+0x31c>
4111071c:	10002a1e 	bne	r2,zero,411107c8 <__adddf3+0x11c>
41110720:	4984b03a 	or	r2,r9,r6
41110724:	1000961e 	bne	r2,zero,41110980 <__adddf3+0x2d4>
41110728:	888001cc 	andi	r2,r17,7
4111072c:	10000726 	beq	r2,zero,4111074c <__adddf3+0xa0>
41110730:	888003cc 	andi	r2,r17,15
41110734:	00c00104 	movi	r3,4
41110738:	10c00426 	beq	r2,r3,4111074c <__adddf3+0xa0>
4111073c:	88c7883a 	add	r3,r17,r3
41110740:	1c63803a 	cmpltu	r17,r3,r17
41110744:	4451883a 	add	r8,r8,r17
41110748:	1823883a 	mov	r17,r3
4111074c:	4080202c 	andhi	r2,r8,128
41110750:	10005926 	beq	r2,zero,411108b8 <__adddf3+0x20c>
41110754:	84000044 	addi	r16,r16,1
41110758:	0081ffc4 	movi	r2,2047
4111075c:	8080ba26 	beq	r16,r2,41110a48 <__adddf3+0x39c>
41110760:	00bfe034 	movhi	r2,65408
41110764:	10bfffc4 	addi	r2,r2,-1
41110768:	4090703a 	and	r8,r8,r2
4111076c:	4004977a 	slli	r2,r8,29
41110770:	4010927a 	slli	r8,r8,9
41110774:	8822d0fa 	srli	r17,r17,3
41110778:	8401ffcc 	andi	r16,r16,2047
4111077c:	4010d33a 	srli	r8,r8,12
41110780:	9007883a 	mov	r3,r18
41110784:	1444b03a 	or	r2,r2,r17
41110788:	8401ffcc 	andi	r16,r16,2047
4111078c:	8020953a 	slli	r16,r16,20
41110790:	18c03fcc 	andi	r3,r3,255
41110794:	01000434 	movhi	r4,16
41110798:	213fffc4 	addi	r4,r4,-1
4111079c:	180697fa 	slli	r3,r3,31
411107a0:	4110703a 	and	r8,r8,r4
411107a4:	4410b03a 	or	r8,r8,r16
411107a8:	40c6b03a 	or	r3,r8,r3
411107ac:	dfc00417 	ldw	ra,16(sp)
411107b0:	dcc00317 	ldw	r19,12(sp)
411107b4:	dc800217 	ldw	r18,8(sp)
411107b8:	dc400117 	ldw	r17,4(sp)
411107bc:	dc000017 	ldw	r16,0(sp)
411107c0:	dec00504 	addi	sp,sp,20
411107c4:	f800283a 	ret
411107c8:	0081ffc4 	movi	r2,2047
411107cc:	80bfd626 	beq	r16,r2,41110728 <__reset+0xbb0f0728>
411107d0:	4a402034 	orhi	r9,r9,128
411107d4:	00800e04 	movi	r2,56
411107d8:	10c09f16 	blt	r2,r3,41110a58 <__adddf3+0x3ac>
411107dc:	008007c4 	movi	r2,31
411107e0:	10c0c216 	blt	r2,r3,41110aec <__adddf3+0x440>
411107e4:	00800804 	movi	r2,32
411107e8:	10c5c83a 	sub	r2,r2,r3
411107ec:	488a983a 	sll	r5,r9,r2
411107f0:	30c8d83a 	srl	r4,r6,r3
411107f4:	3084983a 	sll	r2,r6,r2
411107f8:	48c6d83a 	srl	r3,r9,r3
411107fc:	290cb03a 	or	r6,r5,r4
41110800:	1004c03a 	cmpne	r2,r2,zero
41110804:	308cb03a 	or	r6,r6,r2
41110808:	898dc83a 	sub	r6,r17,r6
4111080c:	89a3803a 	cmpltu	r17,r17,r6
41110810:	40d1c83a 	sub	r8,r8,r3
41110814:	4451c83a 	sub	r8,r8,r17
41110818:	3023883a 	mov	r17,r6
4111081c:	4080202c 	andhi	r2,r8,128
41110820:	10002326 	beq	r2,zero,411108b0 <__adddf3+0x204>
41110824:	04c02034 	movhi	r19,128
41110828:	9cffffc4 	addi	r19,r19,-1
4111082c:	44e6703a 	and	r19,r8,r19
41110830:	98007626 	beq	r19,zero,41110a0c <__adddf3+0x360>
41110834:	9809883a 	mov	r4,r19
41110838:	11062080 	call	41106208 <__clzsi2>
4111083c:	10fffe04 	addi	r3,r2,-8
41110840:	010007c4 	movi	r4,31
41110844:	20c07716 	blt	r4,r3,41110a24 <__adddf3+0x378>
41110848:	00800804 	movi	r2,32
4111084c:	10c5c83a 	sub	r2,r2,r3
41110850:	8884d83a 	srl	r2,r17,r2
41110854:	98d0983a 	sll	r8,r19,r3
41110858:	88e2983a 	sll	r17,r17,r3
4111085c:	1204b03a 	or	r2,r2,r8
41110860:	1c007416 	blt	r3,r16,41110a34 <__adddf3+0x388>
41110864:	1c21c83a 	sub	r16,r3,r16
41110868:	82000044 	addi	r8,r16,1
4111086c:	00c007c4 	movi	r3,31
41110870:	1a009116 	blt	r3,r8,41110ab8 <__adddf3+0x40c>
41110874:	00c00804 	movi	r3,32
41110878:	1a07c83a 	sub	r3,r3,r8
4111087c:	8a08d83a 	srl	r4,r17,r8
41110880:	88e2983a 	sll	r17,r17,r3
41110884:	10c6983a 	sll	r3,r2,r3
41110888:	1210d83a 	srl	r8,r2,r8
4111088c:	8804c03a 	cmpne	r2,r17,zero
41110890:	1906b03a 	or	r3,r3,r4
41110894:	18a2b03a 	or	r17,r3,r2
41110898:	0021883a 	mov	r16,zero
4111089c:	003fa206 	br	41110728 <__reset+0xbb0f0728>
411108a0:	1890b03a 	or	r8,r3,r2
411108a4:	40017d26 	beq	r8,zero,41110e9c <__adddf3+0x7f0>
411108a8:	1011883a 	mov	r8,r2
411108ac:	1823883a 	mov	r17,r3
411108b0:	888001cc 	andi	r2,r17,7
411108b4:	103f9e1e 	bne	r2,zero,41110730 <__reset+0xbb0f0730>
411108b8:	4004977a 	slli	r2,r8,29
411108bc:	8822d0fa 	srli	r17,r17,3
411108c0:	4010d0fa 	srli	r8,r8,3
411108c4:	9007883a 	mov	r3,r18
411108c8:	1444b03a 	or	r2,r2,r17
411108cc:	0101ffc4 	movi	r4,2047
411108d0:	81002426 	beq	r16,r4,41110964 <__adddf3+0x2b8>
411108d4:	8120703a 	and	r16,r16,r4
411108d8:	01000434 	movhi	r4,16
411108dc:	213fffc4 	addi	r4,r4,-1
411108e0:	4110703a 	and	r8,r8,r4
411108e4:	003fa806 	br	41110788 <__reset+0xbb0f0788>
411108e8:	8089c83a 	sub	r4,r16,r2
411108ec:	01005e0e 	bge	zero,r4,41110a68 <__adddf3+0x3bc>
411108f0:	10002b26 	beq	r2,zero,411109a0 <__adddf3+0x2f4>
411108f4:	0081ffc4 	movi	r2,2047
411108f8:	80bf8b26 	beq	r16,r2,41110728 <__reset+0xbb0f0728>
411108fc:	4a402034 	orhi	r9,r9,128
41110900:	00800e04 	movi	r2,56
41110904:	1100a40e 	bge	r2,r4,41110b98 <__adddf3+0x4ec>
41110908:	498cb03a 	or	r6,r9,r6
4111090c:	300ac03a 	cmpne	r5,r6,zero
41110910:	0013883a 	mov	r9,zero
41110914:	2c4b883a 	add	r5,r5,r17
41110918:	2c63803a 	cmpltu	r17,r5,r17
4111091c:	4a11883a 	add	r8,r9,r8
41110920:	8a11883a 	add	r8,r17,r8
41110924:	2823883a 	mov	r17,r5
41110928:	4080202c 	andhi	r2,r8,128
4111092c:	103fe026 	beq	r2,zero,411108b0 <__reset+0xbb0f08b0>
41110930:	84000044 	addi	r16,r16,1
41110934:	0081ffc4 	movi	r2,2047
41110938:	8080d226 	beq	r16,r2,41110c84 <__adddf3+0x5d8>
4111093c:	00bfe034 	movhi	r2,65408
41110940:	10bfffc4 	addi	r2,r2,-1
41110944:	4090703a 	and	r8,r8,r2
41110948:	880ad07a 	srli	r5,r17,1
4111094c:	400897fa 	slli	r4,r8,31
41110950:	88c0004c 	andi	r3,r17,1
41110954:	28e2b03a 	or	r17,r5,r3
41110958:	4010d07a 	srli	r8,r8,1
4111095c:	2462b03a 	or	r17,r4,r17
41110960:	003f7106 	br	41110728 <__reset+0xbb0f0728>
41110964:	4088b03a 	or	r4,r8,r2
41110968:	20014526 	beq	r4,zero,41110e80 <__adddf3+0x7d4>
4111096c:	01000434 	movhi	r4,16
41110970:	42000234 	orhi	r8,r8,8
41110974:	213fffc4 	addi	r4,r4,-1
41110978:	4110703a 	and	r8,r8,r4
4111097c:	003f8206 	br	41110788 <__reset+0xbb0f0788>
41110980:	18ffffc4 	addi	r3,r3,-1
41110984:	1800491e 	bne	r3,zero,41110aac <__adddf3+0x400>
41110988:	898bc83a 	sub	r5,r17,r6
4111098c:	8963803a 	cmpltu	r17,r17,r5
41110990:	4251c83a 	sub	r8,r8,r9
41110994:	4451c83a 	sub	r8,r8,r17
41110998:	2823883a 	mov	r17,r5
4111099c:	003f9f06 	br	4111081c <__reset+0xbb0f081c>
411109a0:	4984b03a 	or	r2,r9,r6
411109a4:	103f6026 	beq	r2,zero,41110728 <__reset+0xbb0f0728>
411109a8:	213fffc4 	addi	r4,r4,-1
411109ac:	2000931e 	bne	r4,zero,41110bfc <__adddf3+0x550>
411109b0:	898d883a 	add	r6,r17,r6
411109b4:	3463803a 	cmpltu	r17,r6,r17
411109b8:	4251883a 	add	r8,r8,r9
411109bc:	8a11883a 	add	r8,r17,r8
411109c0:	3023883a 	mov	r17,r6
411109c4:	003fd806 	br	41110928 <__reset+0xbb0f0928>
411109c8:	1800541e 	bne	r3,zero,41110b1c <__adddf3+0x470>
411109cc:	80800044 	addi	r2,r16,1
411109d0:	1081ffcc 	andi	r2,r2,2047
411109d4:	00c00044 	movi	r3,1
411109d8:	1880a00e 	bge	r3,r2,41110c5c <__adddf3+0x5b0>
411109dc:	8989c83a 	sub	r4,r17,r6
411109e0:	8905803a 	cmpltu	r2,r17,r4
411109e4:	4267c83a 	sub	r19,r8,r9
411109e8:	98a7c83a 	sub	r19,r19,r2
411109ec:	9880202c 	andhi	r2,r19,128
411109f0:	10006326 	beq	r2,zero,41110b80 <__adddf3+0x4d4>
411109f4:	3463c83a 	sub	r17,r6,r17
411109f8:	4a07c83a 	sub	r3,r9,r8
411109fc:	344d803a 	cmpltu	r6,r6,r17
41110a00:	19a7c83a 	sub	r19,r3,r6
41110a04:	3825883a 	mov	r18,r7
41110a08:	983f8a1e 	bne	r19,zero,41110834 <__reset+0xbb0f0834>
41110a0c:	8809883a 	mov	r4,r17
41110a10:	11062080 	call	41106208 <__clzsi2>
41110a14:	10800804 	addi	r2,r2,32
41110a18:	10fffe04 	addi	r3,r2,-8
41110a1c:	010007c4 	movi	r4,31
41110a20:	20ff890e 	bge	r4,r3,41110848 <__reset+0xbb0f0848>
41110a24:	10bff604 	addi	r2,r2,-40
41110a28:	8884983a 	sll	r2,r17,r2
41110a2c:	0023883a 	mov	r17,zero
41110a30:	1c3f8c0e 	bge	r3,r16,41110864 <__reset+0xbb0f0864>
41110a34:	023fe034 	movhi	r8,65408
41110a38:	423fffc4 	addi	r8,r8,-1
41110a3c:	80e1c83a 	sub	r16,r16,r3
41110a40:	1210703a 	and	r8,r2,r8
41110a44:	003f3806 	br	41110728 <__reset+0xbb0f0728>
41110a48:	9007883a 	mov	r3,r18
41110a4c:	0011883a 	mov	r8,zero
41110a50:	0005883a 	mov	r2,zero
41110a54:	003f4c06 	br	41110788 <__reset+0xbb0f0788>
41110a58:	498cb03a 	or	r6,r9,r6
41110a5c:	300cc03a 	cmpne	r6,r6,zero
41110a60:	0007883a 	mov	r3,zero
41110a64:	003f6806 	br	41110808 <__reset+0xbb0f0808>
41110a68:	20009c1e 	bne	r4,zero,41110cdc <__adddf3+0x630>
41110a6c:	80800044 	addi	r2,r16,1
41110a70:	1141ffcc 	andi	r5,r2,2047
41110a74:	01000044 	movi	r4,1
41110a78:	2140670e 	bge	r4,r5,41110c18 <__adddf3+0x56c>
41110a7c:	0101ffc4 	movi	r4,2047
41110a80:	11007f26 	beq	r2,r4,41110c80 <__adddf3+0x5d4>
41110a84:	898d883a 	add	r6,r17,r6
41110a88:	4247883a 	add	r3,r8,r9
41110a8c:	3451803a 	cmpltu	r8,r6,r17
41110a90:	40d1883a 	add	r8,r8,r3
41110a94:	402297fa 	slli	r17,r8,31
41110a98:	300cd07a 	srli	r6,r6,1
41110a9c:	4010d07a 	srli	r8,r8,1
41110aa0:	1021883a 	mov	r16,r2
41110aa4:	89a2b03a 	or	r17,r17,r6
41110aa8:	003f1f06 	br	41110728 <__reset+0xbb0f0728>
41110aac:	0081ffc4 	movi	r2,2047
41110ab0:	80bf481e 	bne	r16,r2,411107d4 <__reset+0xbb0f07d4>
41110ab4:	003f1c06 	br	41110728 <__reset+0xbb0f0728>
41110ab8:	843ff844 	addi	r16,r16,-31
41110abc:	01000804 	movi	r4,32
41110ac0:	1406d83a 	srl	r3,r2,r16
41110ac4:	41005026 	beq	r8,r4,41110c08 <__adddf3+0x55c>
41110ac8:	01001004 	movi	r4,64
41110acc:	2211c83a 	sub	r8,r4,r8
41110ad0:	1204983a 	sll	r2,r2,r8
41110ad4:	88a2b03a 	or	r17,r17,r2
41110ad8:	8822c03a 	cmpne	r17,r17,zero
41110adc:	1c62b03a 	or	r17,r3,r17
41110ae0:	0011883a 	mov	r8,zero
41110ae4:	0021883a 	mov	r16,zero
41110ae8:	003f7106 	br	411108b0 <__reset+0xbb0f08b0>
41110aec:	193ff804 	addi	r4,r3,-32
41110af0:	00800804 	movi	r2,32
41110af4:	4908d83a 	srl	r4,r9,r4
41110af8:	18804526 	beq	r3,r2,41110c10 <__adddf3+0x564>
41110afc:	00801004 	movi	r2,64
41110b00:	10c5c83a 	sub	r2,r2,r3
41110b04:	4886983a 	sll	r3,r9,r2
41110b08:	198cb03a 	or	r6,r3,r6
41110b0c:	300cc03a 	cmpne	r6,r6,zero
41110b10:	218cb03a 	or	r6,r4,r6
41110b14:	0007883a 	mov	r3,zero
41110b18:	003f3b06 	br	41110808 <__reset+0xbb0f0808>
41110b1c:	80002a26 	beq	r16,zero,41110bc8 <__adddf3+0x51c>
41110b20:	0101ffc4 	movi	r4,2047
41110b24:	11006826 	beq	r2,r4,41110cc8 <__adddf3+0x61c>
41110b28:	00c7c83a 	sub	r3,zero,r3
41110b2c:	42002034 	orhi	r8,r8,128
41110b30:	01000e04 	movi	r4,56
41110b34:	20c07c16 	blt	r4,r3,41110d28 <__adddf3+0x67c>
41110b38:	010007c4 	movi	r4,31
41110b3c:	20c0da16 	blt	r4,r3,41110ea8 <__adddf3+0x7fc>
41110b40:	01000804 	movi	r4,32
41110b44:	20c9c83a 	sub	r4,r4,r3
41110b48:	4114983a 	sll	r10,r8,r4
41110b4c:	88cad83a 	srl	r5,r17,r3
41110b50:	8908983a 	sll	r4,r17,r4
41110b54:	40c6d83a 	srl	r3,r8,r3
41110b58:	5162b03a 	or	r17,r10,r5
41110b5c:	2008c03a 	cmpne	r4,r4,zero
41110b60:	8922b03a 	or	r17,r17,r4
41110b64:	3463c83a 	sub	r17,r6,r17
41110b68:	48c7c83a 	sub	r3,r9,r3
41110b6c:	344d803a 	cmpltu	r6,r6,r17
41110b70:	1991c83a 	sub	r8,r3,r6
41110b74:	1021883a 	mov	r16,r2
41110b78:	3825883a 	mov	r18,r7
41110b7c:	003f2706 	br	4111081c <__reset+0xbb0f081c>
41110b80:	24d0b03a 	or	r8,r4,r19
41110b84:	40001b1e 	bne	r8,zero,41110bf4 <__adddf3+0x548>
41110b88:	0005883a 	mov	r2,zero
41110b8c:	0007883a 	mov	r3,zero
41110b90:	0021883a 	mov	r16,zero
41110b94:	003f4d06 	br	411108cc <__reset+0xbb0f08cc>
41110b98:	008007c4 	movi	r2,31
41110b9c:	11003c16 	blt	r2,r4,41110c90 <__adddf3+0x5e4>
41110ba0:	00800804 	movi	r2,32
41110ba4:	1105c83a 	sub	r2,r2,r4
41110ba8:	488e983a 	sll	r7,r9,r2
41110bac:	310ad83a 	srl	r5,r6,r4
41110bb0:	3084983a 	sll	r2,r6,r2
41110bb4:	4912d83a 	srl	r9,r9,r4
41110bb8:	394ab03a 	or	r5,r7,r5
41110bbc:	1004c03a 	cmpne	r2,r2,zero
41110bc0:	288ab03a 	or	r5,r5,r2
41110bc4:	003f5306 	br	41110914 <__reset+0xbb0f0914>
41110bc8:	4448b03a 	or	r4,r8,r17
41110bcc:	20003e26 	beq	r4,zero,41110cc8 <__adddf3+0x61c>
41110bd0:	00c6303a 	nor	r3,zero,r3
41110bd4:	18003a1e 	bne	r3,zero,41110cc0 <__adddf3+0x614>
41110bd8:	3463c83a 	sub	r17,r6,r17
41110bdc:	4a07c83a 	sub	r3,r9,r8
41110be0:	344d803a 	cmpltu	r6,r6,r17
41110be4:	1991c83a 	sub	r8,r3,r6
41110be8:	1021883a 	mov	r16,r2
41110bec:	3825883a 	mov	r18,r7
41110bf0:	003f0a06 	br	4111081c <__reset+0xbb0f081c>
41110bf4:	2023883a 	mov	r17,r4
41110bf8:	003f0d06 	br	41110830 <__reset+0xbb0f0830>
41110bfc:	0081ffc4 	movi	r2,2047
41110c00:	80bf3f1e 	bne	r16,r2,41110900 <__reset+0xbb0f0900>
41110c04:	003ec806 	br	41110728 <__reset+0xbb0f0728>
41110c08:	0005883a 	mov	r2,zero
41110c0c:	003fb106 	br	41110ad4 <__reset+0xbb0f0ad4>
41110c10:	0007883a 	mov	r3,zero
41110c14:	003fbc06 	br	41110b08 <__reset+0xbb0f0b08>
41110c18:	4444b03a 	or	r2,r8,r17
41110c1c:	8000871e 	bne	r16,zero,41110e3c <__adddf3+0x790>
41110c20:	1000ba26 	beq	r2,zero,41110f0c <__adddf3+0x860>
41110c24:	4984b03a 	or	r2,r9,r6
41110c28:	103ebf26 	beq	r2,zero,41110728 <__reset+0xbb0f0728>
41110c2c:	8985883a 	add	r2,r17,r6
41110c30:	4247883a 	add	r3,r8,r9
41110c34:	1451803a 	cmpltu	r8,r2,r17
41110c38:	40d1883a 	add	r8,r8,r3
41110c3c:	40c0202c 	andhi	r3,r8,128
41110c40:	1023883a 	mov	r17,r2
41110c44:	183f1a26 	beq	r3,zero,411108b0 <__reset+0xbb0f08b0>
41110c48:	00bfe034 	movhi	r2,65408
41110c4c:	10bfffc4 	addi	r2,r2,-1
41110c50:	2021883a 	mov	r16,r4
41110c54:	4090703a 	and	r8,r8,r2
41110c58:	003eb306 	br	41110728 <__reset+0xbb0f0728>
41110c5c:	4444b03a 	or	r2,r8,r17
41110c60:	8000291e 	bne	r16,zero,41110d08 <__adddf3+0x65c>
41110c64:	10004b1e 	bne	r2,zero,41110d94 <__adddf3+0x6e8>
41110c68:	4990b03a 	or	r8,r9,r6
41110c6c:	40008b26 	beq	r8,zero,41110e9c <__adddf3+0x7f0>
41110c70:	4811883a 	mov	r8,r9
41110c74:	3023883a 	mov	r17,r6
41110c78:	3825883a 	mov	r18,r7
41110c7c:	003eaa06 	br	41110728 <__reset+0xbb0f0728>
41110c80:	1021883a 	mov	r16,r2
41110c84:	0011883a 	mov	r8,zero
41110c88:	0005883a 	mov	r2,zero
41110c8c:	003f0f06 	br	411108cc <__reset+0xbb0f08cc>
41110c90:	217ff804 	addi	r5,r4,-32
41110c94:	00800804 	movi	r2,32
41110c98:	494ad83a 	srl	r5,r9,r5
41110c9c:	20807d26 	beq	r4,r2,41110e94 <__adddf3+0x7e8>
41110ca0:	00801004 	movi	r2,64
41110ca4:	1109c83a 	sub	r4,r2,r4
41110ca8:	4912983a 	sll	r9,r9,r4
41110cac:	498cb03a 	or	r6,r9,r6
41110cb0:	300cc03a 	cmpne	r6,r6,zero
41110cb4:	298ab03a 	or	r5,r5,r6
41110cb8:	0013883a 	mov	r9,zero
41110cbc:	003f1506 	br	41110914 <__reset+0xbb0f0914>
41110cc0:	0101ffc4 	movi	r4,2047
41110cc4:	113f9a1e 	bne	r2,r4,41110b30 <__reset+0xbb0f0b30>
41110cc8:	4811883a 	mov	r8,r9
41110ccc:	3023883a 	mov	r17,r6
41110cd0:	1021883a 	mov	r16,r2
41110cd4:	3825883a 	mov	r18,r7
41110cd8:	003e9306 	br	41110728 <__reset+0xbb0f0728>
41110cdc:	8000161e 	bne	r16,zero,41110d38 <__adddf3+0x68c>
41110ce0:	444ab03a 	or	r5,r8,r17
41110ce4:	28005126 	beq	r5,zero,41110e2c <__adddf3+0x780>
41110ce8:	0108303a 	nor	r4,zero,r4
41110cec:	20004d1e 	bne	r4,zero,41110e24 <__adddf3+0x778>
41110cf0:	89a3883a 	add	r17,r17,r6
41110cf4:	4253883a 	add	r9,r8,r9
41110cf8:	898d803a 	cmpltu	r6,r17,r6
41110cfc:	3251883a 	add	r8,r6,r9
41110d00:	1021883a 	mov	r16,r2
41110d04:	003f0806 	br	41110928 <__reset+0xbb0f0928>
41110d08:	1000301e 	bne	r2,zero,41110dcc <__adddf3+0x720>
41110d0c:	4984b03a 	or	r2,r9,r6
41110d10:	10007126 	beq	r2,zero,41110ed8 <__adddf3+0x82c>
41110d14:	4811883a 	mov	r8,r9
41110d18:	3023883a 	mov	r17,r6
41110d1c:	3825883a 	mov	r18,r7
41110d20:	0401ffc4 	movi	r16,2047
41110d24:	003e8006 	br	41110728 <__reset+0xbb0f0728>
41110d28:	4462b03a 	or	r17,r8,r17
41110d2c:	8822c03a 	cmpne	r17,r17,zero
41110d30:	0007883a 	mov	r3,zero
41110d34:	003f8b06 	br	41110b64 <__reset+0xbb0f0b64>
41110d38:	0141ffc4 	movi	r5,2047
41110d3c:	11403b26 	beq	r2,r5,41110e2c <__adddf3+0x780>
41110d40:	0109c83a 	sub	r4,zero,r4
41110d44:	42002034 	orhi	r8,r8,128
41110d48:	01400e04 	movi	r5,56
41110d4c:	29006716 	blt	r5,r4,41110eec <__adddf3+0x840>
41110d50:	014007c4 	movi	r5,31
41110d54:	29007016 	blt	r5,r4,41110f18 <__adddf3+0x86c>
41110d58:	01400804 	movi	r5,32
41110d5c:	290bc83a 	sub	r5,r5,r4
41110d60:	4154983a 	sll	r10,r8,r5
41110d64:	890ed83a 	srl	r7,r17,r4
41110d68:	894a983a 	sll	r5,r17,r5
41110d6c:	4108d83a 	srl	r4,r8,r4
41110d70:	51e2b03a 	or	r17,r10,r7
41110d74:	280ac03a 	cmpne	r5,r5,zero
41110d78:	8962b03a 	or	r17,r17,r5
41110d7c:	89a3883a 	add	r17,r17,r6
41110d80:	2253883a 	add	r9,r4,r9
41110d84:	898d803a 	cmpltu	r6,r17,r6
41110d88:	3251883a 	add	r8,r6,r9
41110d8c:	1021883a 	mov	r16,r2
41110d90:	003ee506 	br	41110928 <__reset+0xbb0f0928>
41110d94:	4984b03a 	or	r2,r9,r6
41110d98:	103e6326 	beq	r2,zero,41110728 <__reset+0xbb0f0728>
41110d9c:	8987c83a 	sub	r3,r17,r6
41110da0:	88c9803a 	cmpltu	r4,r17,r3
41110da4:	4245c83a 	sub	r2,r8,r9
41110da8:	1105c83a 	sub	r2,r2,r4
41110dac:	1100202c 	andhi	r4,r2,128
41110db0:	203ebb26 	beq	r4,zero,411108a0 <__reset+0xbb0f08a0>
41110db4:	3463c83a 	sub	r17,r6,r17
41110db8:	4a07c83a 	sub	r3,r9,r8
41110dbc:	344d803a 	cmpltu	r6,r6,r17
41110dc0:	1991c83a 	sub	r8,r3,r6
41110dc4:	3825883a 	mov	r18,r7
41110dc8:	003e5706 	br	41110728 <__reset+0xbb0f0728>
41110dcc:	4984b03a 	or	r2,r9,r6
41110dd0:	10002e26 	beq	r2,zero,41110e8c <__adddf3+0x7e0>
41110dd4:	4004d0fa 	srli	r2,r8,3
41110dd8:	8822d0fa 	srli	r17,r17,3
41110ddc:	4010977a 	slli	r8,r8,29
41110de0:	10c0022c 	andhi	r3,r2,8
41110de4:	4462b03a 	or	r17,r8,r17
41110de8:	18000826 	beq	r3,zero,41110e0c <__adddf3+0x760>
41110dec:	4808d0fa 	srli	r4,r9,3
41110df0:	20c0022c 	andhi	r3,r4,8
41110df4:	1800051e 	bne	r3,zero,41110e0c <__adddf3+0x760>
41110df8:	300cd0fa 	srli	r6,r6,3
41110dfc:	4806977a 	slli	r3,r9,29
41110e00:	2005883a 	mov	r2,r4
41110e04:	3825883a 	mov	r18,r7
41110e08:	19a2b03a 	or	r17,r3,r6
41110e0c:	8810d77a 	srli	r8,r17,29
41110e10:	100490fa 	slli	r2,r2,3
41110e14:	882290fa 	slli	r17,r17,3
41110e18:	0401ffc4 	movi	r16,2047
41110e1c:	4090b03a 	or	r8,r8,r2
41110e20:	003e4106 	br	41110728 <__reset+0xbb0f0728>
41110e24:	0141ffc4 	movi	r5,2047
41110e28:	117fc71e 	bne	r2,r5,41110d48 <__reset+0xbb0f0d48>
41110e2c:	4811883a 	mov	r8,r9
41110e30:	3023883a 	mov	r17,r6
41110e34:	1021883a 	mov	r16,r2
41110e38:	003e3b06 	br	41110728 <__reset+0xbb0f0728>
41110e3c:	10002f26 	beq	r2,zero,41110efc <__adddf3+0x850>
41110e40:	4984b03a 	or	r2,r9,r6
41110e44:	10001126 	beq	r2,zero,41110e8c <__adddf3+0x7e0>
41110e48:	4004d0fa 	srli	r2,r8,3
41110e4c:	8822d0fa 	srli	r17,r17,3
41110e50:	4010977a 	slli	r8,r8,29
41110e54:	10c0022c 	andhi	r3,r2,8
41110e58:	4462b03a 	or	r17,r8,r17
41110e5c:	183feb26 	beq	r3,zero,41110e0c <__reset+0xbb0f0e0c>
41110e60:	4808d0fa 	srli	r4,r9,3
41110e64:	20c0022c 	andhi	r3,r4,8
41110e68:	183fe81e 	bne	r3,zero,41110e0c <__reset+0xbb0f0e0c>
41110e6c:	300cd0fa 	srli	r6,r6,3
41110e70:	4806977a 	slli	r3,r9,29
41110e74:	2005883a 	mov	r2,r4
41110e78:	19a2b03a 	or	r17,r3,r6
41110e7c:	003fe306 	br	41110e0c <__reset+0xbb0f0e0c>
41110e80:	0011883a 	mov	r8,zero
41110e84:	0005883a 	mov	r2,zero
41110e88:	003e3f06 	br	41110788 <__reset+0xbb0f0788>
41110e8c:	0401ffc4 	movi	r16,2047
41110e90:	003e2506 	br	41110728 <__reset+0xbb0f0728>
41110e94:	0013883a 	mov	r9,zero
41110e98:	003f8406 	br	41110cac <__reset+0xbb0f0cac>
41110e9c:	0005883a 	mov	r2,zero
41110ea0:	0007883a 	mov	r3,zero
41110ea4:	003e8906 	br	411108cc <__reset+0xbb0f08cc>
41110ea8:	197ff804 	addi	r5,r3,-32
41110eac:	01000804 	movi	r4,32
41110eb0:	414ad83a 	srl	r5,r8,r5
41110eb4:	19002426 	beq	r3,r4,41110f48 <__adddf3+0x89c>
41110eb8:	01001004 	movi	r4,64
41110ebc:	20c7c83a 	sub	r3,r4,r3
41110ec0:	40c6983a 	sll	r3,r8,r3
41110ec4:	1c46b03a 	or	r3,r3,r17
41110ec8:	1806c03a 	cmpne	r3,r3,zero
41110ecc:	28e2b03a 	or	r17,r5,r3
41110ed0:	0007883a 	mov	r3,zero
41110ed4:	003f2306 	br	41110b64 <__reset+0xbb0f0b64>
41110ed8:	0007883a 	mov	r3,zero
41110edc:	5811883a 	mov	r8,r11
41110ee0:	00bfffc4 	movi	r2,-1
41110ee4:	0401ffc4 	movi	r16,2047
41110ee8:	003e7806 	br	411108cc <__reset+0xbb0f08cc>
41110eec:	4462b03a 	or	r17,r8,r17
41110ef0:	8822c03a 	cmpne	r17,r17,zero
41110ef4:	0009883a 	mov	r4,zero
41110ef8:	003fa006 	br	41110d7c <__reset+0xbb0f0d7c>
41110efc:	4811883a 	mov	r8,r9
41110f00:	3023883a 	mov	r17,r6
41110f04:	0401ffc4 	movi	r16,2047
41110f08:	003e0706 	br	41110728 <__reset+0xbb0f0728>
41110f0c:	4811883a 	mov	r8,r9
41110f10:	3023883a 	mov	r17,r6
41110f14:	003e0406 	br	41110728 <__reset+0xbb0f0728>
41110f18:	21fff804 	addi	r7,r4,-32
41110f1c:	01400804 	movi	r5,32
41110f20:	41ced83a 	srl	r7,r8,r7
41110f24:	21400a26 	beq	r4,r5,41110f50 <__adddf3+0x8a4>
41110f28:	01401004 	movi	r5,64
41110f2c:	2909c83a 	sub	r4,r5,r4
41110f30:	4108983a 	sll	r4,r8,r4
41110f34:	2448b03a 	or	r4,r4,r17
41110f38:	2008c03a 	cmpne	r4,r4,zero
41110f3c:	3922b03a 	or	r17,r7,r4
41110f40:	0009883a 	mov	r4,zero
41110f44:	003f8d06 	br	41110d7c <__reset+0xbb0f0d7c>
41110f48:	0007883a 	mov	r3,zero
41110f4c:	003fdd06 	br	41110ec4 <__reset+0xbb0f0ec4>
41110f50:	0009883a 	mov	r4,zero
41110f54:	003ff706 	br	41110f34 <__reset+0xbb0f0f34>

41110f58 <__divdf3>:
41110f58:	defff204 	addi	sp,sp,-56
41110f5c:	dd400915 	stw	r21,36(sp)
41110f60:	282ad53a 	srli	r21,r5,20
41110f64:	dd000815 	stw	r20,32(sp)
41110f68:	2828d7fa 	srli	r20,r5,31
41110f6c:	dc000415 	stw	r16,16(sp)
41110f70:	04000434 	movhi	r16,16
41110f74:	df000c15 	stw	fp,48(sp)
41110f78:	843fffc4 	addi	r16,r16,-1
41110f7c:	dfc00d15 	stw	ra,52(sp)
41110f80:	ddc00b15 	stw	r23,44(sp)
41110f84:	dd800a15 	stw	r22,40(sp)
41110f88:	dcc00715 	stw	r19,28(sp)
41110f8c:	dc800615 	stw	r18,24(sp)
41110f90:	dc400515 	stw	r17,20(sp)
41110f94:	ad41ffcc 	andi	r21,r21,2047
41110f98:	2c20703a 	and	r16,r5,r16
41110f9c:	a7003fcc 	andi	fp,r20,255
41110fa0:	a8006126 	beq	r21,zero,41111128 <__divdf3+0x1d0>
41110fa4:	0081ffc4 	movi	r2,2047
41110fa8:	2025883a 	mov	r18,r4
41110fac:	a8803726 	beq	r21,r2,4111108c <__divdf3+0x134>
41110fb0:	80800434 	orhi	r2,r16,16
41110fb4:	100490fa 	slli	r2,r2,3
41110fb8:	2020d77a 	srli	r16,r4,29
41110fbc:	202490fa 	slli	r18,r4,3
41110fc0:	ad7f0044 	addi	r21,r21,-1023
41110fc4:	80a0b03a 	or	r16,r16,r2
41110fc8:	0027883a 	mov	r19,zero
41110fcc:	0013883a 	mov	r9,zero
41110fd0:	3804d53a 	srli	r2,r7,20
41110fd4:	382cd7fa 	srli	r22,r7,31
41110fd8:	04400434 	movhi	r17,16
41110fdc:	8c7fffc4 	addi	r17,r17,-1
41110fe0:	1081ffcc 	andi	r2,r2,2047
41110fe4:	3011883a 	mov	r8,r6
41110fe8:	3c62703a 	and	r17,r7,r17
41110fec:	b5c03fcc 	andi	r23,r22,255
41110ff0:	10006c26 	beq	r2,zero,411111a4 <__divdf3+0x24c>
41110ff4:	00c1ffc4 	movi	r3,2047
41110ff8:	10c06426 	beq	r2,r3,4111118c <__divdf3+0x234>
41110ffc:	88c00434 	orhi	r3,r17,16
41111000:	180690fa 	slli	r3,r3,3
41111004:	3022d77a 	srli	r17,r6,29
41111008:	301090fa 	slli	r8,r6,3
4111100c:	10bf0044 	addi	r2,r2,-1023
41111010:	88e2b03a 	or	r17,r17,r3
41111014:	000f883a 	mov	r7,zero
41111018:	a58cf03a 	xor	r6,r20,r22
4111101c:	3cc8b03a 	or	r4,r7,r19
41111020:	a8abc83a 	sub	r21,r21,r2
41111024:	008003c4 	movi	r2,15
41111028:	3007883a 	mov	r3,r6
4111102c:	34c03fcc 	andi	r19,r6,255
41111030:	11009036 	bltu	r2,r4,41111274 <__divdf3+0x31c>
41111034:	200890ba 	slli	r4,r4,2
41111038:	00904474 	movhi	r2,16657
4111103c:	10841304 	addi	r2,r2,4172
41111040:	2089883a 	add	r4,r4,r2
41111044:	20800017 	ldw	r2,0(r4)
41111048:	1000683a 	jmp	r2
4111104c:	41111274 	orhi	r4,r8,17481
41111050:	411110c4 	addi	r4,r8,17475
41111054:	41111264 	muli	r4,r8,17481
41111058:	411110b8 	rdprs	r4,r8,17474
4111105c:	41111264 	muli	r4,r8,17481
41111060:	41111238 	rdprs	r4,r8,17480
41111064:	41111264 	muli	r4,r8,17481
41111068:	411110b8 	rdprs	r4,r8,17474
4111106c:	411110c4 	addi	r4,r8,17475
41111070:	411110c4 	addi	r4,r8,17475
41111074:	41111238 	rdprs	r4,r8,17480
41111078:	411110b8 	rdprs	r4,r8,17474
4111107c:	411110a8 	cmpgeui	r4,r8,17474
41111080:	411110a8 	cmpgeui	r4,r8,17474
41111084:	411110a8 	cmpgeui	r4,r8,17474
41111088:	41111558 	cmpnei	r4,r8,17493
4111108c:	2404b03a 	or	r2,r4,r16
41111090:	1000661e 	bne	r2,zero,4111122c <__divdf3+0x2d4>
41111094:	04c00204 	movi	r19,8
41111098:	0021883a 	mov	r16,zero
4111109c:	0025883a 	mov	r18,zero
411110a0:	02400084 	movi	r9,2
411110a4:	003fca06 	br	41110fd0 <__reset+0xbb0f0fd0>
411110a8:	8023883a 	mov	r17,r16
411110ac:	9011883a 	mov	r8,r18
411110b0:	e02f883a 	mov	r23,fp
411110b4:	480f883a 	mov	r7,r9
411110b8:	00800084 	movi	r2,2
411110bc:	3881311e 	bne	r7,r2,41111584 <__divdf3+0x62c>
411110c0:	b827883a 	mov	r19,r23
411110c4:	98c0004c 	andi	r3,r19,1
411110c8:	0081ffc4 	movi	r2,2047
411110cc:	000b883a 	mov	r5,zero
411110d0:	0025883a 	mov	r18,zero
411110d4:	1004953a 	slli	r2,r2,20
411110d8:	18c03fcc 	andi	r3,r3,255
411110dc:	04400434 	movhi	r17,16
411110e0:	8c7fffc4 	addi	r17,r17,-1
411110e4:	180697fa 	slli	r3,r3,31
411110e8:	2c4a703a 	and	r5,r5,r17
411110ec:	288ab03a 	or	r5,r5,r2
411110f0:	28c6b03a 	or	r3,r5,r3
411110f4:	9005883a 	mov	r2,r18
411110f8:	dfc00d17 	ldw	ra,52(sp)
411110fc:	df000c17 	ldw	fp,48(sp)
41111100:	ddc00b17 	ldw	r23,44(sp)
41111104:	dd800a17 	ldw	r22,40(sp)
41111108:	dd400917 	ldw	r21,36(sp)
4111110c:	dd000817 	ldw	r20,32(sp)
41111110:	dcc00717 	ldw	r19,28(sp)
41111114:	dc800617 	ldw	r18,24(sp)
41111118:	dc400517 	ldw	r17,20(sp)
4111111c:	dc000417 	ldw	r16,16(sp)
41111120:	dec00e04 	addi	sp,sp,56
41111124:	f800283a 	ret
41111128:	2404b03a 	or	r2,r4,r16
4111112c:	2027883a 	mov	r19,r4
41111130:	10003926 	beq	r2,zero,41111218 <__divdf3+0x2c0>
41111134:	80012e26 	beq	r16,zero,411115f0 <__divdf3+0x698>
41111138:	8009883a 	mov	r4,r16
4111113c:	d9800315 	stw	r6,12(sp)
41111140:	d9c00215 	stw	r7,8(sp)
41111144:	11062080 	call	41106208 <__clzsi2>
41111148:	d9800317 	ldw	r6,12(sp)
4111114c:	d9c00217 	ldw	r7,8(sp)
41111150:	113ffd44 	addi	r4,r2,-11
41111154:	00c00704 	movi	r3,28
41111158:	19012116 	blt	r3,r4,411115e0 <__divdf3+0x688>
4111115c:	00c00744 	movi	r3,29
41111160:	147ffe04 	addi	r17,r2,-8
41111164:	1907c83a 	sub	r3,r3,r4
41111168:	8460983a 	sll	r16,r16,r17
4111116c:	98c6d83a 	srl	r3,r19,r3
41111170:	9c64983a 	sll	r18,r19,r17
41111174:	1c20b03a 	or	r16,r3,r16
41111178:	1080fcc4 	addi	r2,r2,1011
4111117c:	00abc83a 	sub	r21,zero,r2
41111180:	0027883a 	mov	r19,zero
41111184:	0013883a 	mov	r9,zero
41111188:	003f9106 	br	41110fd0 <__reset+0xbb0f0fd0>
4111118c:	3446b03a 	or	r3,r6,r17
41111190:	18001f1e 	bne	r3,zero,41111210 <__divdf3+0x2b8>
41111194:	0023883a 	mov	r17,zero
41111198:	0011883a 	mov	r8,zero
4111119c:	01c00084 	movi	r7,2
411111a0:	003f9d06 	br	41111018 <__reset+0xbb0f1018>
411111a4:	3446b03a 	or	r3,r6,r17
411111a8:	18001526 	beq	r3,zero,41111200 <__divdf3+0x2a8>
411111ac:	88011b26 	beq	r17,zero,4111161c <__divdf3+0x6c4>
411111b0:	8809883a 	mov	r4,r17
411111b4:	d9800315 	stw	r6,12(sp)
411111b8:	da400115 	stw	r9,4(sp)
411111bc:	11062080 	call	41106208 <__clzsi2>
411111c0:	d9800317 	ldw	r6,12(sp)
411111c4:	da400117 	ldw	r9,4(sp)
411111c8:	113ffd44 	addi	r4,r2,-11
411111cc:	00c00704 	movi	r3,28
411111d0:	19010e16 	blt	r3,r4,4111160c <__divdf3+0x6b4>
411111d4:	00c00744 	movi	r3,29
411111d8:	123ffe04 	addi	r8,r2,-8
411111dc:	1907c83a 	sub	r3,r3,r4
411111e0:	8a22983a 	sll	r17,r17,r8
411111e4:	30c6d83a 	srl	r3,r6,r3
411111e8:	3210983a 	sll	r8,r6,r8
411111ec:	1c62b03a 	or	r17,r3,r17
411111f0:	1080fcc4 	addi	r2,r2,1011
411111f4:	0085c83a 	sub	r2,zero,r2
411111f8:	000f883a 	mov	r7,zero
411111fc:	003f8606 	br	41111018 <__reset+0xbb0f1018>
41111200:	0023883a 	mov	r17,zero
41111204:	0011883a 	mov	r8,zero
41111208:	01c00044 	movi	r7,1
4111120c:	003f8206 	br	41111018 <__reset+0xbb0f1018>
41111210:	01c000c4 	movi	r7,3
41111214:	003f8006 	br	41111018 <__reset+0xbb0f1018>
41111218:	04c00104 	movi	r19,4
4111121c:	0021883a 	mov	r16,zero
41111220:	0025883a 	mov	r18,zero
41111224:	02400044 	movi	r9,1
41111228:	003f6906 	br	41110fd0 <__reset+0xbb0f0fd0>
4111122c:	04c00304 	movi	r19,12
41111230:	024000c4 	movi	r9,3
41111234:	003f6606 	br	41110fd0 <__reset+0xbb0f0fd0>
41111238:	01400434 	movhi	r5,16
4111123c:	0007883a 	mov	r3,zero
41111240:	297fffc4 	addi	r5,r5,-1
41111244:	04bfffc4 	movi	r18,-1
41111248:	0081ffc4 	movi	r2,2047
4111124c:	003fa106 	br	411110d4 <__reset+0xbb0f10d4>
41111250:	00c00044 	movi	r3,1
41111254:	1887c83a 	sub	r3,r3,r2
41111258:	01000e04 	movi	r4,56
4111125c:	20c1210e 	bge	r4,r3,411116e4 <__divdf3+0x78c>
41111260:	98c0004c 	andi	r3,r19,1
41111264:	0005883a 	mov	r2,zero
41111268:	000b883a 	mov	r5,zero
4111126c:	0025883a 	mov	r18,zero
41111270:	003f9806 	br	411110d4 <__reset+0xbb0f10d4>
41111274:	8c00fd36 	bltu	r17,r16,4111166c <__divdf3+0x714>
41111278:	8440fb26 	beq	r16,r17,41111668 <__divdf3+0x710>
4111127c:	8007883a 	mov	r3,r16
41111280:	ad7fffc4 	addi	r21,r21,-1
41111284:	0021883a 	mov	r16,zero
41111288:	4004d63a 	srli	r2,r8,24
4111128c:	8822923a 	slli	r17,r17,8
41111290:	1809883a 	mov	r4,r3
41111294:	402c923a 	slli	r22,r8,8
41111298:	88b8b03a 	or	fp,r17,r2
4111129c:	e028d43a 	srli	r20,fp,16
411112a0:	d8c00015 	stw	r3,0(sp)
411112a4:	e5ffffcc 	andi	r23,fp,65535
411112a8:	a00b883a 	mov	r5,r20
411112ac:	11105f00 	call	411105f0 <__udivsi3>
411112b0:	d8c00017 	ldw	r3,0(sp)
411112b4:	a00b883a 	mov	r5,r20
411112b8:	d8800315 	stw	r2,12(sp)
411112bc:	1809883a 	mov	r4,r3
411112c0:	11106540 	call	41110654 <__umodsi3>
411112c4:	d9800317 	ldw	r6,12(sp)
411112c8:	1006943a 	slli	r3,r2,16
411112cc:	9004d43a 	srli	r2,r18,16
411112d0:	b9a3383a 	mul	r17,r23,r6
411112d4:	10c4b03a 	or	r2,r2,r3
411112d8:	1440062e 	bgeu	r2,r17,411112f4 <__divdf3+0x39c>
411112dc:	1705883a 	add	r2,r2,fp
411112e0:	30ffffc4 	addi	r3,r6,-1
411112e4:	1700ee36 	bltu	r2,fp,411116a0 <__divdf3+0x748>
411112e8:	1440ed2e 	bgeu	r2,r17,411116a0 <__divdf3+0x748>
411112ec:	31bfff84 	addi	r6,r6,-2
411112f0:	1705883a 	add	r2,r2,fp
411112f4:	1463c83a 	sub	r17,r2,r17
411112f8:	a00b883a 	mov	r5,r20
411112fc:	8809883a 	mov	r4,r17
41111300:	d9800315 	stw	r6,12(sp)
41111304:	11105f00 	call	411105f0 <__udivsi3>
41111308:	a00b883a 	mov	r5,r20
4111130c:	8809883a 	mov	r4,r17
41111310:	d8800215 	stw	r2,8(sp)
41111314:	11106540 	call	41110654 <__umodsi3>
41111318:	d9c00217 	ldw	r7,8(sp)
4111131c:	1004943a 	slli	r2,r2,16
41111320:	94bfffcc 	andi	r18,r18,65535
41111324:	b9d1383a 	mul	r8,r23,r7
41111328:	90a4b03a 	or	r18,r18,r2
4111132c:	d9800317 	ldw	r6,12(sp)
41111330:	9200062e 	bgeu	r18,r8,4111134c <__divdf3+0x3f4>
41111334:	9725883a 	add	r18,r18,fp
41111338:	38bfffc4 	addi	r2,r7,-1
4111133c:	9700d636 	bltu	r18,fp,41111698 <__divdf3+0x740>
41111340:	9200d52e 	bgeu	r18,r8,41111698 <__divdf3+0x740>
41111344:	39ffff84 	addi	r7,r7,-2
41111348:	9725883a 	add	r18,r18,fp
4111134c:	3004943a 	slli	r2,r6,16
41111350:	b012d43a 	srli	r9,r22,16
41111354:	b1bfffcc 	andi	r6,r22,65535
41111358:	11e2b03a 	or	r17,r2,r7
4111135c:	8806d43a 	srli	r3,r17,16
41111360:	893fffcc 	andi	r4,r17,65535
41111364:	218b383a 	mul	r5,r4,r6
41111368:	30c5383a 	mul	r2,r6,r3
4111136c:	2249383a 	mul	r4,r4,r9
41111370:	280ed43a 	srli	r7,r5,16
41111374:	9225c83a 	sub	r18,r18,r8
41111378:	2089883a 	add	r4,r4,r2
4111137c:	3909883a 	add	r4,r7,r4
41111380:	1a47383a 	mul	r3,r3,r9
41111384:	2080022e 	bgeu	r4,r2,41111390 <__divdf3+0x438>
41111388:	00800074 	movhi	r2,1
4111138c:	1887883a 	add	r3,r3,r2
41111390:	2004d43a 	srli	r2,r4,16
41111394:	2008943a 	slli	r4,r4,16
41111398:	297fffcc 	andi	r5,r5,65535
4111139c:	10c7883a 	add	r3,r2,r3
411113a0:	2149883a 	add	r4,r4,r5
411113a4:	90c0a536 	bltu	r18,r3,4111163c <__divdf3+0x6e4>
411113a8:	90c0bf26 	beq	r18,r3,411116a8 <__divdf3+0x750>
411113ac:	90c7c83a 	sub	r3,r18,r3
411113b0:	810fc83a 	sub	r7,r16,r4
411113b4:	81e5803a 	cmpltu	r18,r16,r7
411113b8:	1ca5c83a 	sub	r18,r3,r18
411113bc:	e480c126 	beq	fp,r18,411116c4 <__divdf3+0x76c>
411113c0:	a00b883a 	mov	r5,r20
411113c4:	9009883a 	mov	r4,r18
411113c8:	d9800315 	stw	r6,12(sp)
411113cc:	d9c00215 	stw	r7,8(sp)
411113d0:	da400115 	stw	r9,4(sp)
411113d4:	11105f00 	call	411105f0 <__udivsi3>
411113d8:	a00b883a 	mov	r5,r20
411113dc:	9009883a 	mov	r4,r18
411113e0:	d8800015 	stw	r2,0(sp)
411113e4:	11106540 	call	41110654 <__umodsi3>
411113e8:	d9c00217 	ldw	r7,8(sp)
411113ec:	da000017 	ldw	r8,0(sp)
411113f0:	1006943a 	slli	r3,r2,16
411113f4:	3804d43a 	srli	r2,r7,16
411113f8:	ba21383a 	mul	r16,r23,r8
411113fc:	d9800317 	ldw	r6,12(sp)
41111400:	10c4b03a 	or	r2,r2,r3
41111404:	da400117 	ldw	r9,4(sp)
41111408:	1400062e 	bgeu	r2,r16,41111424 <__divdf3+0x4cc>
4111140c:	1705883a 	add	r2,r2,fp
41111410:	40ffffc4 	addi	r3,r8,-1
41111414:	1700ad36 	bltu	r2,fp,411116cc <__divdf3+0x774>
41111418:	1400ac2e 	bgeu	r2,r16,411116cc <__divdf3+0x774>
4111141c:	423fff84 	addi	r8,r8,-2
41111420:	1705883a 	add	r2,r2,fp
41111424:	1421c83a 	sub	r16,r2,r16
41111428:	a00b883a 	mov	r5,r20
4111142c:	8009883a 	mov	r4,r16
41111430:	d9800315 	stw	r6,12(sp)
41111434:	d9c00215 	stw	r7,8(sp)
41111438:	da000015 	stw	r8,0(sp)
4111143c:	da400115 	stw	r9,4(sp)
41111440:	11105f00 	call	411105f0 <__udivsi3>
41111444:	8009883a 	mov	r4,r16
41111448:	a00b883a 	mov	r5,r20
4111144c:	1025883a 	mov	r18,r2
41111450:	11106540 	call	41110654 <__umodsi3>
41111454:	d9c00217 	ldw	r7,8(sp)
41111458:	1004943a 	slli	r2,r2,16
4111145c:	bcaf383a 	mul	r23,r23,r18
41111460:	393fffcc 	andi	r4,r7,65535
41111464:	2088b03a 	or	r4,r4,r2
41111468:	d9800317 	ldw	r6,12(sp)
4111146c:	da000017 	ldw	r8,0(sp)
41111470:	da400117 	ldw	r9,4(sp)
41111474:	25c0062e 	bgeu	r4,r23,41111490 <__divdf3+0x538>
41111478:	2709883a 	add	r4,r4,fp
4111147c:	90bfffc4 	addi	r2,r18,-1
41111480:	27009436 	bltu	r4,fp,411116d4 <__divdf3+0x77c>
41111484:	25c0932e 	bgeu	r4,r23,411116d4 <__divdf3+0x77c>
41111488:	94bfff84 	addi	r18,r18,-2
4111148c:	2709883a 	add	r4,r4,fp
41111490:	4004943a 	slli	r2,r8,16
41111494:	25efc83a 	sub	r23,r4,r23
41111498:	1490b03a 	or	r8,r2,r18
4111149c:	4008d43a 	srli	r4,r8,16
411114a0:	40ffffcc 	andi	r3,r8,65535
411114a4:	30c5383a 	mul	r2,r6,r3
411114a8:	1a47383a 	mul	r3,r3,r9
411114ac:	310d383a 	mul	r6,r6,r4
411114b0:	100ad43a 	srli	r5,r2,16
411114b4:	4913383a 	mul	r9,r9,r4
411114b8:	1987883a 	add	r3,r3,r6
411114bc:	28c7883a 	add	r3,r5,r3
411114c0:	1980022e 	bgeu	r3,r6,411114cc <__divdf3+0x574>
411114c4:	01000074 	movhi	r4,1
411114c8:	4913883a 	add	r9,r9,r4
411114cc:	1808d43a 	srli	r4,r3,16
411114d0:	1806943a 	slli	r3,r3,16
411114d4:	10bfffcc 	andi	r2,r2,65535
411114d8:	2253883a 	add	r9,r4,r9
411114dc:	1887883a 	add	r3,r3,r2
411114e0:	ba403836 	bltu	r23,r9,411115c4 <__divdf3+0x66c>
411114e4:	ba403626 	beq	r23,r9,411115c0 <__divdf3+0x668>
411114e8:	42000054 	ori	r8,r8,1
411114ec:	a880ffc4 	addi	r2,r21,1023
411114f0:	00bf570e 	bge	zero,r2,41111250 <__reset+0xbb0f1250>
411114f4:	40c001cc 	andi	r3,r8,7
411114f8:	18000726 	beq	r3,zero,41111518 <__divdf3+0x5c0>
411114fc:	40c003cc 	andi	r3,r8,15
41111500:	01000104 	movi	r4,4
41111504:	19000426 	beq	r3,r4,41111518 <__divdf3+0x5c0>
41111508:	4107883a 	add	r3,r8,r4
4111150c:	1a11803a 	cmpltu	r8,r3,r8
41111510:	8a23883a 	add	r17,r17,r8
41111514:	1811883a 	mov	r8,r3
41111518:	88c0402c 	andhi	r3,r17,256
4111151c:	18000426 	beq	r3,zero,41111530 <__divdf3+0x5d8>
41111520:	00ffc034 	movhi	r3,65280
41111524:	18ffffc4 	addi	r3,r3,-1
41111528:	a8810004 	addi	r2,r21,1024
4111152c:	88e2703a 	and	r17,r17,r3
41111530:	00c1ff84 	movi	r3,2046
41111534:	18bee316 	blt	r3,r2,411110c4 <__reset+0xbb0f10c4>
41111538:	8824977a 	slli	r18,r17,29
4111153c:	4010d0fa 	srli	r8,r8,3
41111540:	8822927a 	slli	r17,r17,9
41111544:	1081ffcc 	andi	r2,r2,2047
41111548:	9224b03a 	or	r18,r18,r8
4111154c:	880ad33a 	srli	r5,r17,12
41111550:	98c0004c 	andi	r3,r19,1
41111554:	003edf06 	br	411110d4 <__reset+0xbb0f10d4>
41111558:	8080022c 	andhi	r2,r16,8
4111155c:	10001226 	beq	r2,zero,411115a8 <__divdf3+0x650>
41111560:	8880022c 	andhi	r2,r17,8
41111564:	1000101e 	bne	r2,zero,411115a8 <__divdf3+0x650>
41111568:	00800434 	movhi	r2,16
4111156c:	89400234 	orhi	r5,r17,8
41111570:	10bfffc4 	addi	r2,r2,-1
41111574:	b007883a 	mov	r3,r22
41111578:	288a703a 	and	r5,r5,r2
4111157c:	4025883a 	mov	r18,r8
41111580:	003f3106 	br	41111248 <__reset+0xbb0f1248>
41111584:	008000c4 	movi	r2,3
41111588:	3880a626 	beq	r7,r2,41111824 <__divdf3+0x8cc>
4111158c:	00800044 	movi	r2,1
41111590:	3880521e 	bne	r7,r2,411116dc <__divdf3+0x784>
41111594:	b807883a 	mov	r3,r23
41111598:	0005883a 	mov	r2,zero
4111159c:	000b883a 	mov	r5,zero
411115a0:	0025883a 	mov	r18,zero
411115a4:	003ecb06 	br	411110d4 <__reset+0xbb0f10d4>
411115a8:	00800434 	movhi	r2,16
411115ac:	81400234 	orhi	r5,r16,8
411115b0:	10bfffc4 	addi	r2,r2,-1
411115b4:	a007883a 	mov	r3,r20
411115b8:	288a703a 	and	r5,r5,r2
411115bc:	003f2206 	br	41111248 <__reset+0xbb0f1248>
411115c0:	183fca26 	beq	r3,zero,411114ec <__reset+0xbb0f14ec>
411115c4:	e5ef883a 	add	r23,fp,r23
411115c8:	40bfffc4 	addi	r2,r8,-1
411115cc:	bf00392e 	bgeu	r23,fp,411116b4 <__divdf3+0x75c>
411115d0:	1011883a 	mov	r8,r2
411115d4:	ba7fc41e 	bne	r23,r9,411114e8 <__reset+0xbb0f14e8>
411115d8:	b0ffc31e 	bne	r22,r3,411114e8 <__reset+0xbb0f14e8>
411115dc:	003fc306 	br	411114ec <__reset+0xbb0f14ec>
411115e0:	143ff604 	addi	r16,r2,-40
411115e4:	9c20983a 	sll	r16,r19,r16
411115e8:	0025883a 	mov	r18,zero
411115ec:	003ee206 	br	41111178 <__reset+0xbb0f1178>
411115f0:	d9800315 	stw	r6,12(sp)
411115f4:	d9c00215 	stw	r7,8(sp)
411115f8:	11062080 	call	41106208 <__clzsi2>
411115fc:	10800804 	addi	r2,r2,32
41111600:	d9c00217 	ldw	r7,8(sp)
41111604:	d9800317 	ldw	r6,12(sp)
41111608:	003ed106 	br	41111150 <__reset+0xbb0f1150>
4111160c:	147ff604 	addi	r17,r2,-40
41111610:	3462983a 	sll	r17,r6,r17
41111614:	0011883a 	mov	r8,zero
41111618:	003ef506 	br	411111f0 <__reset+0xbb0f11f0>
4111161c:	3009883a 	mov	r4,r6
41111620:	d9800315 	stw	r6,12(sp)
41111624:	da400115 	stw	r9,4(sp)
41111628:	11062080 	call	41106208 <__clzsi2>
4111162c:	10800804 	addi	r2,r2,32
41111630:	da400117 	ldw	r9,4(sp)
41111634:	d9800317 	ldw	r6,12(sp)
41111638:	003ee306 	br	411111c8 <__reset+0xbb0f11c8>
4111163c:	85a1883a 	add	r16,r16,r22
41111640:	8585803a 	cmpltu	r2,r16,r22
41111644:	1705883a 	add	r2,r2,fp
41111648:	14a5883a 	add	r18,r2,r18
4111164c:	88bfffc4 	addi	r2,r17,-1
41111650:	e4800c2e 	bgeu	fp,r18,41111684 <__divdf3+0x72c>
41111654:	90c03e36 	bltu	r18,r3,41111750 <__divdf3+0x7f8>
41111658:	1c806926 	beq	r3,r18,41111800 <__divdf3+0x8a8>
4111165c:	90c7c83a 	sub	r3,r18,r3
41111660:	1023883a 	mov	r17,r2
41111664:	003f5206 	br	411113b0 <__reset+0xbb0f13b0>
41111668:	923f0436 	bltu	r18,r8,4111127c <__reset+0xbb0f127c>
4111166c:	800897fa 	slli	r4,r16,31
41111670:	9004d07a 	srli	r2,r18,1
41111674:	8006d07a 	srli	r3,r16,1
41111678:	902097fa 	slli	r16,r18,31
4111167c:	20a4b03a 	or	r18,r4,r2
41111680:	003f0106 	br	41111288 <__reset+0xbb0f1288>
41111684:	e4bff51e 	bne	fp,r18,4111165c <__reset+0xbb0f165c>
41111688:	85bff22e 	bgeu	r16,r22,41111654 <__reset+0xbb0f1654>
4111168c:	e0c7c83a 	sub	r3,fp,r3
41111690:	1023883a 	mov	r17,r2
41111694:	003f4606 	br	411113b0 <__reset+0xbb0f13b0>
41111698:	100f883a 	mov	r7,r2
4111169c:	003f2b06 	br	4111134c <__reset+0xbb0f134c>
411116a0:	180d883a 	mov	r6,r3
411116a4:	003f1306 	br	411112f4 <__reset+0xbb0f12f4>
411116a8:	813fe436 	bltu	r16,r4,4111163c <__reset+0xbb0f163c>
411116ac:	0007883a 	mov	r3,zero
411116b0:	003f3f06 	br	411113b0 <__reset+0xbb0f13b0>
411116b4:	ba402c36 	bltu	r23,r9,41111768 <__divdf3+0x810>
411116b8:	4dc05426 	beq	r9,r23,4111180c <__divdf3+0x8b4>
411116bc:	1011883a 	mov	r8,r2
411116c0:	003f8906 	br	411114e8 <__reset+0xbb0f14e8>
411116c4:	023fffc4 	movi	r8,-1
411116c8:	003f8806 	br	411114ec <__reset+0xbb0f14ec>
411116cc:	1811883a 	mov	r8,r3
411116d0:	003f5406 	br	41111424 <__reset+0xbb0f1424>
411116d4:	1025883a 	mov	r18,r2
411116d8:	003f6d06 	br	41111490 <__reset+0xbb0f1490>
411116dc:	b827883a 	mov	r19,r23
411116e0:	003f8206 	br	411114ec <__reset+0xbb0f14ec>
411116e4:	010007c4 	movi	r4,31
411116e8:	20c02616 	blt	r4,r3,41111784 <__divdf3+0x82c>
411116ec:	00800804 	movi	r2,32
411116f0:	10c5c83a 	sub	r2,r2,r3
411116f4:	888a983a 	sll	r5,r17,r2
411116f8:	40c8d83a 	srl	r4,r8,r3
411116fc:	4084983a 	sll	r2,r8,r2
41111700:	88e2d83a 	srl	r17,r17,r3
41111704:	2906b03a 	or	r3,r5,r4
41111708:	1004c03a 	cmpne	r2,r2,zero
4111170c:	1886b03a 	or	r3,r3,r2
41111710:	188001cc 	andi	r2,r3,7
41111714:	10000726 	beq	r2,zero,41111734 <__divdf3+0x7dc>
41111718:	188003cc 	andi	r2,r3,15
4111171c:	01000104 	movi	r4,4
41111720:	11000426 	beq	r2,r4,41111734 <__divdf3+0x7dc>
41111724:	1805883a 	mov	r2,r3
41111728:	10c00104 	addi	r3,r2,4
4111172c:	1885803a 	cmpltu	r2,r3,r2
41111730:	88a3883a 	add	r17,r17,r2
41111734:	8880202c 	andhi	r2,r17,128
41111738:	10002726 	beq	r2,zero,411117d8 <__divdf3+0x880>
4111173c:	98c0004c 	andi	r3,r19,1
41111740:	00800044 	movi	r2,1
41111744:	000b883a 	mov	r5,zero
41111748:	0025883a 	mov	r18,zero
4111174c:	003e6106 	br	411110d4 <__reset+0xbb0f10d4>
41111750:	85a1883a 	add	r16,r16,r22
41111754:	8585803a 	cmpltu	r2,r16,r22
41111758:	1705883a 	add	r2,r2,fp
4111175c:	14a5883a 	add	r18,r2,r18
41111760:	8c7fff84 	addi	r17,r17,-2
41111764:	003f1106 	br	411113ac <__reset+0xbb0f13ac>
41111768:	b589883a 	add	r4,r22,r22
4111176c:	25ad803a 	cmpltu	r22,r4,r22
41111770:	b739883a 	add	fp,r22,fp
41111774:	40bfff84 	addi	r2,r8,-2
41111778:	bf2f883a 	add	r23,r23,fp
4111177c:	202d883a 	mov	r22,r4
41111780:	003f9306 	br	411115d0 <__reset+0xbb0f15d0>
41111784:	013ff844 	movi	r4,-31
41111788:	2085c83a 	sub	r2,r4,r2
4111178c:	8888d83a 	srl	r4,r17,r2
41111790:	00800804 	movi	r2,32
41111794:	18802126 	beq	r3,r2,4111181c <__divdf3+0x8c4>
41111798:	00801004 	movi	r2,64
4111179c:	10c5c83a 	sub	r2,r2,r3
411117a0:	8884983a 	sll	r2,r17,r2
411117a4:	1204b03a 	or	r2,r2,r8
411117a8:	1004c03a 	cmpne	r2,r2,zero
411117ac:	2084b03a 	or	r2,r4,r2
411117b0:	144001cc 	andi	r17,r2,7
411117b4:	88000d1e 	bne	r17,zero,411117ec <__divdf3+0x894>
411117b8:	000b883a 	mov	r5,zero
411117bc:	1024d0fa 	srli	r18,r2,3
411117c0:	98c0004c 	andi	r3,r19,1
411117c4:	0005883a 	mov	r2,zero
411117c8:	9464b03a 	or	r18,r18,r17
411117cc:	003e4106 	br	411110d4 <__reset+0xbb0f10d4>
411117d0:	1007883a 	mov	r3,r2
411117d4:	0023883a 	mov	r17,zero
411117d8:	880a927a 	slli	r5,r17,9
411117dc:	1805883a 	mov	r2,r3
411117e0:	8822977a 	slli	r17,r17,29
411117e4:	280ad33a 	srli	r5,r5,12
411117e8:	003ff406 	br	411117bc <__reset+0xbb0f17bc>
411117ec:	10c003cc 	andi	r3,r2,15
411117f0:	01000104 	movi	r4,4
411117f4:	193ff626 	beq	r3,r4,411117d0 <__reset+0xbb0f17d0>
411117f8:	0023883a 	mov	r17,zero
411117fc:	003fca06 	br	41111728 <__reset+0xbb0f1728>
41111800:	813fd336 	bltu	r16,r4,41111750 <__reset+0xbb0f1750>
41111804:	1023883a 	mov	r17,r2
41111808:	003fa806 	br	411116ac <__reset+0xbb0f16ac>
4111180c:	b0ffd636 	bltu	r22,r3,41111768 <__reset+0xbb0f1768>
41111810:	1011883a 	mov	r8,r2
41111814:	b0ff341e 	bne	r22,r3,411114e8 <__reset+0xbb0f14e8>
41111818:	003f3406 	br	411114ec <__reset+0xbb0f14ec>
4111181c:	0005883a 	mov	r2,zero
41111820:	003fe006 	br	411117a4 <__reset+0xbb0f17a4>
41111824:	00800434 	movhi	r2,16
41111828:	89400234 	orhi	r5,r17,8
4111182c:	10bfffc4 	addi	r2,r2,-1
41111830:	b807883a 	mov	r3,r23
41111834:	288a703a 	and	r5,r5,r2
41111838:	4025883a 	mov	r18,r8
4111183c:	003e8206 	br	41111248 <__reset+0xbb0f1248>

41111840 <__eqdf2>:
41111840:	2804d53a 	srli	r2,r5,20
41111844:	3806d53a 	srli	r3,r7,20
41111848:	02000434 	movhi	r8,16
4111184c:	423fffc4 	addi	r8,r8,-1
41111850:	1081ffcc 	andi	r2,r2,2047
41111854:	0281ffc4 	movi	r10,2047
41111858:	2a12703a 	and	r9,r5,r8
4111185c:	18c1ffcc 	andi	r3,r3,2047
41111860:	3a10703a 	and	r8,r7,r8
41111864:	280ad7fa 	srli	r5,r5,31
41111868:	380ed7fa 	srli	r7,r7,31
4111186c:	12801026 	beq	r2,r10,411118b0 <__eqdf2+0x70>
41111870:	0281ffc4 	movi	r10,2047
41111874:	1a800a26 	beq	r3,r10,411118a0 <__eqdf2+0x60>
41111878:	10c00226 	beq	r2,r3,41111884 <__eqdf2+0x44>
4111187c:	00800044 	movi	r2,1
41111880:	f800283a 	ret
41111884:	4a3ffd1e 	bne	r9,r8,4111187c <__reset+0xbb0f187c>
41111888:	21bffc1e 	bne	r4,r6,4111187c <__reset+0xbb0f187c>
4111188c:	29c00c26 	beq	r5,r7,411118c0 <__eqdf2+0x80>
41111890:	103ffa1e 	bne	r2,zero,4111187c <__reset+0xbb0f187c>
41111894:	2244b03a 	or	r2,r4,r9
41111898:	1004c03a 	cmpne	r2,r2,zero
4111189c:	f800283a 	ret
411118a0:	3214b03a 	or	r10,r6,r8
411118a4:	503ff426 	beq	r10,zero,41111878 <__reset+0xbb0f1878>
411118a8:	00800044 	movi	r2,1
411118ac:	f800283a 	ret
411118b0:	2254b03a 	or	r10,r4,r9
411118b4:	503fee26 	beq	r10,zero,41111870 <__reset+0xbb0f1870>
411118b8:	00800044 	movi	r2,1
411118bc:	f800283a 	ret
411118c0:	0005883a 	mov	r2,zero
411118c4:	f800283a 	ret

411118c8 <__gedf2>:
411118c8:	2804d53a 	srli	r2,r5,20
411118cc:	3806d53a 	srli	r3,r7,20
411118d0:	02000434 	movhi	r8,16
411118d4:	423fffc4 	addi	r8,r8,-1
411118d8:	1081ffcc 	andi	r2,r2,2047
411118dc:	0241ffc4 	movi	r9,2047
411118e0:	2a14703a 	and	r10,r5,r8
411118e4:	18c1ffcc 	andi	r3,r3,2047
411118e8:	3a10703a 	and	r8,r7,r8
411118ec:	280ad7fa 	srli	r5,r5,31
411118f0:	380ed7fa 	srli	r7,r7,31
411118f4:	12401d26 	beq	r2,r9,4111196c <__gedf2+0xa4>
411118f8:	0241ffc4 	movi	r9,2047
411118fc:	1a401226 	beq	r3,r9,41111948 <__gedf2+0x80>
41111900:	1000081e 	bne	r2,zero,41111924 <__gedf2+0x5c>
41111904:	2296b03a 	or	r11,r4,r10
41111908:	5813003a 	cmpeq	r9,r11,zero
4111190c:	1800091e 	bne	r3,zero,41111934 <__gedf2+0x6c>
41111910:	3218b03a 	or	r12,r6,r8
41111914:	6000071e 	bne	r12,zero,41111934 <__gedf2+0x6c>
41111918:	0005883a 	mov	r2,zero
4111191c:	5800101e 	bne	r11,zero,41111960 <__gedf2+0x98>
41111920:	f800283a 	ret
41111924:	18000c1e 	bne	r3,zero,41111958 <__gedf2+0x90>
41111928:	3212b03a 	or	r9,r6,r8
4111192c:	48000c26 	beq	r9,zero,41111960 <__gedf2+0x98>
41111930:	0013883a 	mov	r9,zero
41111934:	39c03fcc 	andi	r7,r7,255
41111938:	48000826 	beq	r9,zero,4111195c <__gedf2+0x94>
4111193c:	38000926 	beq	r7,zero,41111964 <__gedf2+0x9c>
41111940:	00800044 	movi	r2,1
41111944:	f800283a 	ret
41111948:	3212b03a 	or	r9,r6,r8
4111194c:	483fec26 	beq	r9,zero,41111900 <__reset+0xbb0f1900>
41111950:	00bfff84 	movi	r2,-2
41111954:	f800283a 	ret
41111958:	39c03fcc 	andi	r7,r7,255
4111195c:	29c00626 	beq	r5,r7,41111978 <__gedf2+0xb0>
41111960:	283ff726 	beq	r5,zero,41111940 <__reset+0xbb0f1940>
41111964:	00bfffc4 	movi	r2,-1
41111968:	f800283a 	ret
4111196c:	2292b03a 	or	r9,r4,r10
41111970:	483fe126 	beq	r9,zero,411118f8 <__reset+0xbb0f18f8>
41111974:	003ff606 	br	41111950 <__reset+0xbb0f1950>
41111978:	18bff916 	blt	r3,r2,41111960 <__reset+0xbb0f1960>
4111197c:	10c00316 	blt	r2,r3,4111198c <__gedf2+0xc4>
41111980:	42bff736 	bltu	r8,r10,41111960 <__reset+0xbb0f1960>
41111984:	52000326 	beq	r10,r8,41111994 <__gedf2+0xcc>
41111988:	5200042e 	bgeu	r10,r8,4111199c <__gedf2+0xd4>
4111198c:	283fec1e 	bne	r5,zero,41111940 <__reset+0xbb0f1940>
41111990:	003ff406 	br	41111964 <__reset+0xbb0f1964>
41111994:	313ff236 	bltu	r6,r4,41111960 <__reset+0xbb0f1960>
41111998:	21bffc36 	bltu	r4,r6,4111198c <__reset+0xbb0f198c>
4111199c:	0005883a 	mov	r2,zero
411119a0:	f800283a 	ret

411119a4 <__ledf2>:
411119a4:	2804d53a 	srli	r2,r5,20
411119a8:	3810d53a 	srli	r8,r7,20
411119ac:	00c00434 	movhi	r3,16
411119b0:	18ffffc4 	addi	r3,r3,-1
411119b4:	1081ffcc 	andi	r2,r2,2047
411119b8:	0241ffc4 	movi	r9,2047
411119bc:	28d4703a 	and	r10,r5,r3
411119c0:	4201ffcc 	andi	r8,r8,2047
411119c4:	38c6703a 	and	r3,r7,r3
411119c8:	280ad7fa 	srli	r5,r5,31
411119cc:	380ed7fa 	srli	r7,r7,31
411119d0:	12401f26 	beq	r2,r9,41111a50 <__ledf2+0xac>
411119d4:	0241ffc4 	movi	r9,2047
411119d8:	42401426 	beq	r8,r9,41111a2c <__ledf2+0x88>
411119dc:	1000091e 	bne	r2,zero,41111a04 <__ledf2+0x60>
411119e0:	2296b03a 	or	r11,r4,r10
411119e4:	5813003a 	cmpeq	r9,r11,zero
411119e8:	29403fcc 	andi	r5,r5,255
411119ec:	40000a1e 	bne	r8,zero,41111a18 <__ledf2+0x74>
411119f0:	30d8b03a 	or	r12,r6,r3
411119f4:	6000081e 	bne	r12,zero,41111a18 <__ledf2+0x74>
411119f8:	0005883a 	mov	r2,zero
411119fc:	5800111e 	bne	r11,zero,41111a44 <__ledf2+0xa0>
41111a00:	f800283a 	ret
41111a04:	29403fcc 	andi	r5,r5,255
41111a08:	40000c1e 	bne	r8,zero,41111a3c <__ledf2+0x98>
41111a0c:	30d2b03a 	or	r9,r6,r3
41111a10:	48000c26 	beq	r9,zero,41111a44 <__ledf2+0xa0>
41111a14:	0013883a 	mov	r9,zero
41111a18:	39c03fcc 	andi	r7,r7,255
41111a1c:	48000826 	beq	r9,zero,41111a40 <__ledf2+0x9c>
41111a20:	38001126 	beq	r7,zero,41111a68 <__ledf2+0xc4>
41111a24:	00800044 	movi	r2,1
41111a28:	f800283a 	ret
41111a2c:	30d2b03a 	or	r9,r6,r3
41111a30:	483fea26 	beq	r9,zero,411119dc <__reset+0xbb0f19dc>
41111a34:	00800084 	movi	r2,2
41111a38:	f800283a 	ret
41111a3c:	39c03fcc 	andi	r7,r7,255
41111a40:	39400726 	beq	r7,r5,41111a60 <__ledf2+0xbc>
41111a44:	2800081e 	bne	r5,zero,41111a68 <__ledf2+0xc4>
41111a48:	00800044 	movi	r2,1
41111a4c:	f800283a 	ret
41111a50:	2292b03a 	or	r9,r4,r10
41111a54:	483fdf26 	beq	r9,zero,411119d4 <__reset+0xbb0f19d4>
41111a58:	00800084 	movi	r2,2
41111a5c:	f800283a 	ret
41111a60:	4080030e 	bge	r8,r2,41111a70 <__ledf2+0xcc>
41111a64:	383fef26 	beq	r7,zero,41111a24 <__reset+0xbb0f1a24>
41111a68:	00bfffc4 	movi	r2,-1
41111a6c:	f800283a 	ret
41111a70:	123feb16 	blt	r2,r8,41111a20 <__reset+0xbb0f1a20>
41111a74:	1abff336 	bltu	r3,r10,41111a44 <__reset+0xbb0f1a44>
41111a78:	50c00326 	beq	r10,r3,41111a88 <__ledf2+0xe4>
41111a7c:	50c0042e 	bgeu	r10,r3,41111a90 <__ledf2+0xec>
41111a80:	283fe81e 	bne	r5,zero,41111a24 <__reset+0xbb0f1a24>
41111a84:	003ff806 	br	41111a68 <__reset+0xbb0f1a68>
41111a88:	313fee36 	bltu	r6,r4,41111a44 <__reset+0xbb0f1a44>
41111a8c:	21bffc36 	bltu	r4,r6,41111a80 <__reset+0xbb0f1a80>
41111a90:	0005883a 	mov	r2,zero
41111a94:	f800283a 	ret

41111a98 <__subdf3>:
41111a98:	02000434 	movhi	r8,16
41111a9c:	423fffc4 	addi	r8,r8,-1
41111aa0:	defffb04 	addi	sp,sp,-20
41111aa4:	2a14703a 	and	r10,r5,r8
41111aa8:	3812d53a 	srli	r9,r7,20
41111aac:	3a10703a 	and	r8,r7,r8
41111ab0:	2006d77a 	srli	r3,r4,29
41111ab4:	3004d77a 	srli	r2,r6,29
41111ab8:	dc000015 	stw	r16,0(sp)
41111abc:	501490fa 	slli	r10,r10,3
41111ac0:	2820d53a 	srli	r16,r5,20
41111ac4:	401090fa 	slli	r8,r8,3
41111ac8:	dc800215 	stw	r18,8(sp)
41111acc:	dc400115 	stw	r17,4(sp)
41111ad0:	dfc00415 	stw	ra,16(sp)
41111ad4:	202290fa 	slli	r17,r4,3
41111ad8:	dcc00315 	stw	r19,12(sp)
41111adc:	4a41ffcc 	andi	r9,r9,2047
41111ae0:	0101ffc4 	movi	r4,2047
41111ae4:	2824d7fa 	srli	r18,r5,31
41111ae8:	8401ffcc 	andi	r16,r16,2047
41111aec:	50c6b03a 	or	r3,r10,r3
41111af0:	380ed7fa 	srli	r7,r7,31
41111af4:	408ab03a 	or	r5,r8,r2
41111af8:	300c90fa 	slli	r6,r6,3
41111afc:	49009626 	beq	r9,r4,41111d58 <__subdf3+0x2c0>
41111b00:	39c0005c 	xori	r7,r7,1
41111b04:	8245c83a 	sub	r2,r16,r9
41111b08:	3c807426 	beq	r7,r18,41111cdc <__subdf3+0x244>
41111b0c:	0080af0e 	bge	zero,r2,41111dcc <__subdf3+0x334>
41111b10:	48002a1e 	bne	r9,zero,41111bbc <__subdf3+0x124>
41111b14:	2988b03a 	or	r4,r5,r6
41111b18:	20009a1e 	bne	r4,zero,41111d84 <__subdf3+0x2ec>
41111b1c:	888001cc 	andi	r2,r17,7
41111b20:	10000726 	beq	r2,zero,41111b40 <__subdf3+0xa8>
41111b24:	888003cc 	andi	r2,r17,15
41111b28:	01000104 	movi	r4,4
41111b2c:	11000426 	beq	r2,r4,41111b40 <__subdf3+0xa8>
41111b30:	890b883a 	add	r5,r17,r4
41111b34:	2c63803a 	cmpltu	r17,r5,r17
41111b38:	1c47883a 	add	r3,r3,r17
41111b3c:	2823883a 	mov	r17,r5
41111b40:	1880202c 	andhi	r2,r3,128
41111b44:	10005926 	beq	r2,zero,41111cac <__subdf3+0x214>
41111b48:	84000044 	addi	r16,r16,1
41111b4c:	0081ffc4 	movi	r2,2047
41111b50:	8080be26 	beq	r16,r2,41111e4c <__subdf3+0x3b4>
41111b54:	017fe034 	movhi	r5,65408
41111b58:	297fffc4 	addi	r5,r5,-1
41111b5c:	1946703a 	and	r3,r3,r5
41111b60:	1804977a 	slli	r2,r3,29
41111b64:	1806927a 	slli	r3,r3,9
41111b68:	8822d0fa 	srli	r17,r17,3
41111b6c:	8401ffcc 	andi	r16,r16,2047
41111b70:	180ad33a 	srli	r5,r3,12
41111b74:	9100004c 	andi	r4,r18,1
41111b78:	1444b03a 	or	r2,r2,r17
41111b7c:	80c1ffcc 	andi	r3,r16,2047
41111b80:	1820953a 	slli	r16,r3,20
41111b84:	20c03fcc 	andi	r3,r4,255
41111b88:	180897fa 	slli	r4,r3,31
41111b8c:	00c00434 	movhi	r3,16
41111b90:	18ffffc4 	addi	r3,r3,-1
41111b94:	28c6703a 	and	r3,r5,r3
41111b98:	1c06b03a 	or	r3,r3,r16
41111b9c:	1906b03a 	or	r3,r3,r4
41111ba0:	dfc00417 	ldw	ra,16(sp)
41111ba4:	dcc00317 	ldw	r19,12(sp)
41111ba8:	dc800217 	ldw	r18,8(sp)
41111bac:	dc400117 	ldw	r17,4(sp)
41111bb0:	dc000017 	ldw	r16,0(sp)
41111bb4:	dec00504 	addi	sp,sp,20
41111bb8:	f800283a 	ret
41111bbc:	0101ffc4 	movi	r4,2047
41111bc0:	813fd626 	beq	r16,r4,41111b1c <__reset+0xbb0f1b1c>
41111bc4:	29402034 	orhi	r5,r5,128
41111bc8:	01000e04 	movi	r4,56
41111bcc:	2080a316 	blt	r4,r2,41111e5c <__subdf3+0x3c4>
41111bd0:	010007c4 	movi	r4,31
41111bd4:	2080c616 	blt	r4,r2,41111ef0 <__subdf3+0x458>
41111bd8:	01000804 	movi	r4,32
41111bdc:	2089c83a 	sub	r4,r4,r2
41111be0:	2910983a 	sll	r8,r5,r4
41111be4:	308ed83a 	srl	r7,r6,r2
41111be8:	3108983a 	sll	r4,r6,r4
41111bec:	2884d83a 	srl	r2,r5,r2
41111bf0:	41ccb03a 	or	r6,r8,r7
41111bf4:	2008c03a 	cmpne	r4,r4,zero
41111bf8:	310cb03a 	or	r6,r6,r4
41111bfc:	898dc83a 	sub	r6,r17,r6
41111c00:	89a3803a 	cmpltu	r17,r17,r6
41111c04:	1887c83a 	sub	r3,r3,r2
41111c08:	1c47c83a 	sub	r3,r3,r17
41111c0c:	3023883a 	mov	r17,r6
41111c10:	1880202c 	andhi	r2,r3,128
41111c14:	10002326 	beq	r2,zero,41111ca4 <__subdf3+0x20c>
41111c18:	04c02034 	movhi	r19,128
41111c1c:	9cffffc4 	addi	r19,r19,-1
41111c20:	1ce6703a 	and	r19,r3,r19
41111c24:	98007a26 	beq	r19,zero,41111e10 <__subdf3+0x378>
41111c28:	9809883a 	mov	r4,r19
41111c2c:	11062080 	call	41106208 <__clzsi2>
41111c30:	113ffe04 	addi	r4,r2,-8
41111c34:	00c007c4 	movi	r3,31
41111c38:	19007b16 	blt	r3,r4,41111e28 <__subdf3+0x390>
41111c3c:	00800804 	movi	r2,32
41111c40:	1105c83a 	sub	r2,r2,r4
41111c44:	8884d83a 	srl	r2,r17,r2
41111c48:	9906983a 	sll	r3,r19,r4
41111c4c:	8922983a 	sll	r17,r17,r4
41111c50:	10c4b03a 	or	r2,r2,r3
41111c54:	24007816 	blt	r4,r16,41111e38 <__subdf3+0x3a0>
41111c58:	2421c83a 	sub	r16,r4,r16
41111c5c:	80c00044 	addi	r3,r16,1
41111c60:	010007c4 	movi	r4,31
41111c64:	20c09516 	blt	r4,r3,41111ebc <__subdf3+0x424>
41111c68:	01400804 	movi	r5,32
41111c6c:	28cbc83a 	sub	r5,r5,r3
41111c70:	88c8d83a 	srl	r4,r17,r3
41111c74:	8962983a 	sll	r17,r17,r5
41111c78:	114a983a 	sll	r5,r2,r5
41111c7c:	10c6d83a 	srl	r3,r2,r3
41111c80:	8804c03a 	cmpne	r2,r17,zero
41111c84:	290ab03a 	or	r5,r5,r4
41111c88:	28a2b03a 	or	r17,r5,r2
41111c8c:	0021883a 	mov	r16,zero
41111c90:	003fa206 	br	41111b1c <__reset+0xbb0f1b1c>
41111c94:	2090b03a 	or	r8,r4,r2
41111c98:	40018e26 	beq	r8,zero,411122d4 <__subdf3+0x83c>
41111c9c:	1007883a 	mov	r3,r2
41111ca0:	2023883a 	mov	r17,r4
41111ca4:	888001cc 	andi	r2,r17,7
41111ca8:	103f9e1e 	bne	r2,zero,41111b24 <__reset+0xbb0f1b24>
41111cac:	1804977a 	slli	r2,r3,29
41111cb0:	8822d0fa 	srli	r17,r17,3
41111cb4:	1810d0fa 	srli	r8,r3,3
41111cb8:	9100004c 	andi	r4,r18,1
41111cbc:	1444b03a 	or	r2,r2,r17
41111cc0:	00c1ffc4 	movi	r3,2047
41111cc4:	80c02826 	beq	r16,r3,41111d68 <__subdf3+0x2d0>
41111cc8:	01400434 	movhi	r5,16
41111ccc:	297fffc4 	addi	r5,r5,-1
41111cd0:	80e0703a 	and	r16,r16,r3
41111cd4:	414a703a 	and	r5,r8,r5
41111cd8:	003fa806 	br	41111b7c <__reset+0xbb0f1b7c>
41111cdc:	0080630e 	bge	zero,r2,41111e6c <__subdf3+0x3d4>
41111ce0:	48003026 	beq	r9,zero,41111da4 <__subdf3+0x30c>
41111ce4:	0101ffc4 	movi	r4,2047
41111ce8:	813f8c26 	beq	r16,r4,41111b1c <__reset+0xbb0f1b1c>
41111cec:	29402034 	orhi	r5,r5,128
41111cf0:	01000e04 	movi	r4,56
41111cf4:	2080a90e 	bge	r4,r2,41111f9c <__subdf3+0x504>
41111cf8:	298cb03a 	or	r6,r5,r6
41111cfc:	3012c03a 	cmpne	r9,r6,zero
41111d00:	0005883a 	mov	r2,zero
41111d04:	4c53883a 	add	r9,r9,r17
41111d08:	4c63803a 	cmpltu	r17,r9,r17
41111d0c:	10c7883a 	add	r3,r2,r3
41111d10:	88c7883a 	add	r3,r17,r3
41111d14:	4823883a 	mov	r17,r9
41111d18:	1880202c 	andhi	r2,r3,128
41111d1c:	1000d026 	beq	r2,zero,41112060 <__subdf3+0x5c8>
41111d20:	84000044 	addi	r16,r16,1
41111d24:	0081ffc4 	movi	r2,2047
41111d28:	8080fe26 	beq	r16,r2,41112124 <__subdf3+0x68c>
41111d2c:	00bfe034 	movhi	r2,65408
41111d30:	10bfffc4 	addi	r2,r2,-1
41111d34:	1886703a 	and	r3,r3,r2
41111d38:	880ad07a 	srli	r5,r17,1
41111d3c:	180497fa 	slli	r2,r3,31
41111d40:	8900004c 	andi	r4,r17,1
41111d44:	2922b03a 	or	r17,r5,r4
41111d48:	1806d07a 	srli	r3,r3,1
41111d4c:	1462b03a 	or	r17,r2,r17
41111d50:	3825883a 	mov	r18,r7
41111d54:	003f7106 	br	41111b1c <__reset+0xbb0f1b1c>
41111d58:	2984b03a 	or	r2,r5,r6
41111d5c:	103f6826 	beq	r2,zero,41111b00 <__reset+0xbb0f1b00>
41111d60:	39c03fcc 	andi	r7,r7,255
41111d64:	003f6706 	br	41111b04 <__reset+0xbb0f1b04>
41111d68:	4086b03a 	or	r3,r8,r2
41111d6c:	18015226 	beq	r3,zero,411122b8 <__subdf3+0x820>
41111d70:	00c00434 	movhi	r3,16
41111d74:	41400234 	orhi	r5,r8,8
41111d78:	18ffffc4 	addi	r3,r3,-1
41111d7c:	28ca703a 	and	r5,r5,r3
41111d80:	003f7e06 	br	41111b7c <__reset+0xbb0f1b7c>
41111d84:	10bfffc4 	addi	r2,r2,-1
41111d88:	1000491e 	bne	r2,zero,41111eb0 <__subdf3+0x418>
41111d8c:	898fc83a 	sub	r7,r17,r6
41111d90:	89e3803a 	cmpltu	r17,r17,r7
41111d94:	1947c83a 	sub	r3,r3,r5
41111d98:	1c47c83a 	sub	r3,r3,r17
41111d9c:	3823883a 	mov	r17,r7
41111da0:	003f9b06 	br	41111c10 <__reset+0xbb0f1c10>
41111da4:	2988b03a 	or	r4,r5,r6
41111da8:	203f5c26 	beq	r4,zero,41111b1c <__reset+0xbb0f1b1c>
41111dac:	10bfffc4 	addi	r2,r2,-1
41111db0:	1000931e 	bne	r2,zero,41112000 <__subdf3+0x568>
41111db4:	898d883a 	add	r6,r17,r6
41111db8:	3463803a 	cmpltu	r17,r6,r17
41111dbc:	1947883a 	add	r3,r3,r5
41111dc0:	88c7883a 	add	r3,r17,r3
41111dc4:	3023883a 	mov	r17,r6
41111dc8:	003fd306 	br	41111d18 <__reset+0xbb0f1d18>
41111dcc:	1000541e 	bne	r2,zero,41111f20 <__subdf3+0x488>
41111dd0:	80800044 	addi	r2,r16,1
41111dd4:	1081ffcc 	andi	r2,r2,2047
41111dd8:	01000044 	movi	r4,1
41111ddc:	2080a20e 	bge	r4,r2,41112068 <__subdf3+0x5d0>
41111de0:	8989c83a 	sub	r4,r17,r6
41111de4:	8905803a 	cmpltu	r2,r17,r4
41111de8:	1967c83a 	sub	r19,r3,r5
41111dec:	98a7c83a 	sub	r19,r19,r2
41111df0:	9880202c 	andhi	r2,r19,128
41111df4:	10006326 	beq	r2,zero,41111f84 <__subdf3+0x4ec>
41111df8:	3463c83a 	sub	r17,r6,r17
41111dfc:	28c7c83a 	sub	r3,r5,r3
41111e00:	344d803a 	cmpltu	r6,r6,r17
41111e04:	19a7c83a 	sub	r19,r3,r6
41111e08:	3825883a 	mov	r18,r7
41111e0c:	983f861e 	bne	r19,zero,41111c28 <__reset+0xbb0f1c28>
41111e10:	8809883a 	mov	r4,r17
41111e14:	11062080 	call	41106208 <__clzsi2>
41111e18:	10800804 	addi	r2,r2,32
41111e1c:	113ffe04 	addi	r4,r2,-8
41111e20:	00c007c4 	movi	r3,31
41111e24:	193f850e 	bge	r3,r4,41111c3c <__reset+0xbb0f1c3c>
41111e28:	10bff604 	addi	r2,r2,-40
41111e2c:	8884983a 	sll	r2,r17,r2
41111e30:	0023883a 	mov	r17,zero
41111e34:	243f880e 	bge	r4,r16,41111c58 <__reset+0xbb0f1c58>
41111e38:	00ffe034 	movhi	r3,65408
41111e3c:	18ffffc4 	addi	r3,r3,-1
41111e40:	8121c83a 	sub	r16,r16,r4
41111e44:	10c6703a 	and	r3,r2,r3
41111e48:	003f3406 	br	41111b1c <__reset+0xbb0f1b1c>
41111e4c:	9100004c 	andi	r4,r18,1
41111e50:	000b883a 	mov	r5,zero
41111e54:	0005883a 	mov	r2,zero
41111e58:	003f4806 	br	41111b7c <__reset+0xbb0f1b7c>
41111e5c:	298cb03a 	or	r6,r5,r6
41111e60:	300cc03a 	cmpne	r6,r6,zero
41111e64:	0005883a 	mov	r2,zero
41111e68:	003f6406 	br	41111bfc <__reset+0xbb0f1bfc>
41111e6c:	10009a1e 	bne	r2,zero,411120d8 <__subdf3+0x640>
41111e70:	82400044 	addi	r9,r16,1
41111e74:	4881ffcc 	andi	r2,r9,2047
41111e78:	02800044 	movi	r10,1
41111e7c:	5080670e 	bge	r10,r2,4111201c <__subdf3+0x584>
41111e80:	0081ffc4 	movi	r2,2047
41111e84:	4880af26 	beq	r9,r2,41112144 <__subdf3+0x6ac>
41111e88:	898d883a 	add	r6,r17,r6
41111e8c:	1945883a 	add	r2,r3,r5
41111e90:	3447803a 	cmpltu	r3,r6,r17
41111e94:	1887883a 	add	r3,r3,r2
41111e98:	182297fa 	slli	r17,r3,31
41111e9c:	300cd07a 	srli	r6,r6,1
41111ea0:	1806d07a 	srli	r3,r3,1
41111ea4:	4821883a 	mov	r16,r9
41111ea8:	89a2b03a 	or	r17,r17,r6
41111eac:	003f1b06 	br	41111b1c <__reset+0xbb0f1b1c>
41111eb0:	0101ffc4 	movi	r4,2047
41111eb4:	813f441e 	bne	r16,r4,41111bc8 <__reset+0xbb0f1bc8>
41111eb8:	003f1806 	br	41111b1c <__reset+0xbb0f1b1c>
41111ebc:	843ff844 	addi	r16,r16,-31
41111ec0:	01400804 	movi	r5,32
41111ec4:	1408d83a 	srl	r4,r2,r16
41111ec8:	19405026 	beq	r3,r5,4111200c <__subdf3+0x574>
41111ecc:	01401004 	movi	r5,64
41111ed0:	28c7c83a 	sub	r3,r5,r3
41111ed4:	10c4983a 	sll	r2,r2,r3
41111ed8:	88a2b03a 	or	r17,r17,r2
41111edc:	8822c03a 	cmpne	r17,r17,zero
41111ee0:	2462b03a 	or	r17,r4,r17
41111ee4:	0007883a 	mov	r3,zero
41111ee8:	0021883a 	mov	r16,zero
41111eec:	003f6d06 	br	41111ca4 <__reset+0xbb0f1ca4>
41111ef0:	11fff804 	addi	r7,r2,-32
41111ef4:	01000804 	movi	r4,32
41111ef8:	29ced83a 	srl	r7,r5,r7
41111efc:	11004526 	beq	r2,r4,41112014 <__subdf3+0x57c>
41111f00:	01001004 	movi	r4,64
41111f04:	2089c83a 	sub	r4,r4,r2
41111f08:	2904983a 	sll	r2,r5,r4
41111f0c:	118cb03a 	or	r6,r2,r6
41111f10:	300cc03a 	cmpne	r6,r6,zero
41111f14:	398cb03a 	or	r6,r7,r6
41111f18:	0005883a 	mov	r2,zero
41111f1c:	003f3706 	br	41111bfc <__reset+0xbb0f1bfc>
41111f20:	80002a26 	beq	r16,zero,41111fcc <__subdf3+0x534>
41111f24:	0101ffc4 	movi	r4,2047
41111f28:	49006626 	beq	r9,r4,411120c4 <__subdf3+0x62c>
41111f2c:	0085c83a 	sub	r2,zero,r2
41111f30:	18c02034 	orhi	r3,r3,128
41111f34:	01000e04 	movi	r4,56
41111f38:	20807e16 	blt	r4,r2,41112134 <__subdf3+0x69c>
41111f3c:	010007c4 	movi	r4,31
41111f40:	2080e716 	blt	r4,r2,411122e0 <__subdf3+0x848>
41111f44:	01000804 	movi	r4,32
41111f48:	2089c83a 	sub	r4,r4,r2
41111f4c:	1914983a 	sll	r10,r3,r4
41111f50:	8890d83a 	srl	r8,r17,r2
41111f54:	8908983a 	sll	r4,r17,r4
41111f58:	1884d83a 	srl	r2,r3,r2
41111f5c:	5222b03a 	or	r17,r10,r8
41111f60:	2006c03a 	cmpne	r3,r4,zero
41111f64:	88e2b03a 	or	r17,r17,r3
41111f68:	3463c83a 	sub	r17,r6,r17
41111f6c:	2885c83a 	sub	r2,r5,r2
41111f70:	344d803a 	cmpltu	r6,r6,r17
41111f74:	1187c83a 	sub	r3,r2,r6
41111f78:	4821883a 	mov	r16,r9
41111f7c:	3825883a 	mov	r18,r7
41111f80:	003f2306 	br	41111c10 <__reset+0xbb0f1c10>
41111f84:	24d0b03a 	or	r8,r4,r19
41111f88:	40001b1e 	bne	r8,zero,41111ff8 <__subdf3+0x560>
41111f8c:	0005883a 	mov	r2,zero
41111f90:	0009883a 	mov	r4,zero
41111f94:	0021883a 	mov	r16,zero
41111f98:	003f4906 	br	41111cc0 <__reset+0xbb0f1cc0>
41111f9c:	010007c4 	movi	r4,31
41111fa0:	20803a16 	blt	r4,r2,4111208c <__subdf3+0x5f4>
41111fa4:	01000804 	movi	r4,32
41111fa8:	2089c83a 	sub	r4,r4,r2
41111fac:	2912983a 	sll	r9,r5,r4
41111fb0:	3090d83a 	srl	r8,r6,r2
41111fb4:	3108983a 	sll	r4,r6,r4
41111fb8:	2884d83a 	srl	r2,r5,r2
41111fbc:	4a12b03a 	or	r9,r9,r8
41111fc0:	2008c03a 	cmpne	r4,r4,zero
41111fc4:	4912b03a 	or	r9,r9,r4
41111fc8:	003f4e06 	br	41111d04 <__reset+0xbb0f1d04>
41111fcc:	1c48b03a 	or	r4,r3,r17
41111fd0:	20003c26 	beq	r4,zero,411120c4 <__subdf3+0x62c>
41111fd4:	0084303a 	nor	r2,zero,r2
41111fd8:	1000381e 	bne	r2,zero,411120bc <__subdf3+0x624>
41111fdc:	3463c83a 	sub	r17,r6,r17
41111fe0:	28c5c83a 	sub	r2,r5,r3
41111fe4:	344d803a 	cmpltu	r6,r6,r17
41111fe8:	1187c83a 	sub	r3,r2,r6
41111fec:	4821883a 	mov	r16,r9
41111ff0:	3825883a 	mov	r18,r7
41111ff4:	003f0606 	br	41111c10 <__reset+0xbb0f1c10>
41111ff8:	2023883a 	mov	r17,r4
41111ffc:	003f0906 	br	41111c24 <__reset+0xbb0f1c24>
41112000:	0101ffc4 	movi	r4,2047
41112004:	813f3a1e 	bne	r16,r4,41111cf0 <__reset+0xbb0f1cf0>
41112008:	003ec406 	br	41111b1c <__reset+0xbb0f1b1c>
4111200c:	0005883a 	mov	r2,zero
41112010:	003fb106 	br	41111ed8 <__reset+0xbb0f1ed8>
41112014:	0005883a 	mov	r2,zero
41112018:	003fbc06 	br	41111f0c <__reset+0xbb0f1f0c>
4111201c:	1c44b03a 	or	r2,r3,r17
41112020:	80008e1e 	bne	r16,zero,4111225c <__subdf3+0x7c4>
41112024:	1000c826 	beq	r2,zero,41112348 <__subdf3+0x8b0>
41112028:	2984b03a 	or	r2,r5,r6
4111202c:	103ebb26 	beq	r2,zero,41111b1c <__reset+0xbb0f1b1c>
41112030:	8989883a 	add	r4,r17,r6
41112034:	1945883a 	add	r2,r3,r5
41112038:	2447803a 	cmpltu	r3,r4,r17
4111203c:	1887883a 	add	r3,r3,r2
41112040:	1880202c 	andhi	r2,r3,128
41112044:	2023883a 	mov	r17,r4
41112048:	103f1626 	beq	r2,zero,41111ca4 <__reset+0xbb0f1ca4>
4111204c:	00bfe034 	movhi	r2,65408
41112050:	10bfffc4 	addi	r2,r2,-1
41112054:	5021883a 	mov	r16,r10
41112058:	1886703a 	and	r3,r3,r2
4111205c:	003eaf06 	br	41111b1c <__reset+0xbb0f1b1c>
41112060:	3825883a 	mov	r18,r7
41112064:	003f0f06 	br	41111ca4 <__reset+0xbb0f1ca4>
41112068:	1c44b03a 	or	r2,r3,r17
4111206c:	8000251e 	bne	r16,zero,41112104 <__subdf3+0x66c>
41112070:	1000661e 	bne	r2,zero,4111220c <__subdf3+0x774>
41112074:	2990b03a 	or	r8,r5,r6
41112078:	40009626 	beq	r8,zero,411122d4 <__subdf3+0x83c>
4111207c:	2807883a 	mov	r3,r5
41112080:	3023883a 	mov	r17,r6
41112084:	3825883a 	mov	r18,r7
41112088:	003ea406 	br	41111b1c <__reset+0xbb0f1b1c>
4111208c:	127ff804 	addi	r9,r2,-32
41112090:	01000804 	movi	r4,32
41112094:	2a52d83a 	srl	r9,r5,r9
41112098:	11008c26 	beq	r2,r4,411122cc <__subdf3+0x834>
4111209c:	01001004 	movi	r4,64
411120a0:	2085c83a 	sub	r2,r4,r2
411120a4:	2884983a 	sll	r2,r5,r2
411120a8:	118cb03a 	or	r6,r2,r6
411120ac:	300cc03a 	cmpne	r6,r6,zero
411120b0:	4992b03a 	or	r9,r9,r6
411120b4:	0005883a 	mov	r2,zero
411120b8:	003f1206 	br	41111d04 <__reset+0xbb0f1d04>
411120bc:	0101ffc4 	movi	r4,2047
411120c0:	493f9c1e 	bne	r9,r4,41111f34 <__reset+0xbb0f1f34>
411120c4:	2807883a 	mov	r3,r5
411120c8:	3023883a 	mov	r17,r6
411120cc:	4821883a 	mov	r16,r9
411120d0:	3825883a 	mov	r18,r7
411120d4:	003e9106 	br	41111b1c <__reset+0xbb0f1b1c>
411120d8:	80001f1e 	bne	r16,zero,41112158 <__subdf3+0x6c0>
411120dc:	1c48b03a 	or	r4,r3,r17
411120e0:	20005a26 	beq	r4,zero,4111224c <__subdf3+0x7b4>
411120e4:	0084303a 	nor	r2,zero,r2
411120e8:	1000561e 	bne	r2,zero,41112244 <__subdf3+0x7ac>
411120ec:	89a3883a 	add	r17,r17,r6
411120f0:	1945883a 	add	r2,r3,r5
411120f4:	898d803a 	cmpltu	r6,r17,r6
411120f8:	3087883a 	add	r3,r6,r2
411120fc:	4821883a 	mov	r16,r9
41112100:	003f0506 	br	41111d18 <__reset+0xbb0f1d18>
41112104:	10002b1e 	bne	r2,zero,411121b4 <__subdf3+0x71c>
41112108:	2984b03a 	or	r2,r5,r6
4111210c:	10008026 	beq	r2,zero,41112310 <__subdf3+0x878>
41112110:	2807883a 	mov	r3,r5
41112114:	3023883a 	mov	r17,r6
41112118:	3825883a 	mov	r18,r7
4111211c:	0401ffc4 	movi	r16,2047
41112120:	003e7e06 	br	41111b1c <__reset+0xbb0f1b1c>
41112124:	3809883a 	mov	r4,r7
41112128:	0011883a 	mov	r8,zero
4111212c:	0005883a 	mov	r2,zero
41112130:	003ee306 	br	41111cc0 <__reset+0xbb0f1cc0>
41112134:	1c62b03a 	or	r17,r3,r17
41112138:	8822c03a 	cmpne	r17,r17,zero
4111213c:	0005883a 	mov	r2,zero
41112140:	003f8906 	br	41111f68 <__reset+0xbb0f1f68>
41112144:	3809883a 	mov	r4,r7
41112148:	4821883a 	mov	r16,r9
4111214c:	0011883a 	mov	r8,zero
41112150:	0005883a 	mov	r2,zero
41112154:	003eda06 	br	41111cc0 <__reset+0xbb0f1cc0>
41112158:	0101ffc4 	movi	r4,2047
4111215c:	49003b26 	beq	r9,r4,4111224c <__subdf3+0x7b4>
41112160:	0085c83a 	sub	r2,zero,r2
41112164:	18c02034 	orhi	r3,r3,128
41112168:	01000e04 	movi	r4,56
4111216c:	20806e16 	blt	r4,r2,41112328 <__subdf3+0x890>
41112170:	010007c4 	movi	r4,31
41112174:	20807716 	blt	r4,r2,41112354 <__subdf3+0x8bc>
41112178:	01000804 	movi	r4,32
4111217c:	2089c83a 	sub	r4,r4,r2
41112180:	1914983a 	sll	r10,r3,r4
41112184:	8890d83a 	srl	r8,r17,r2
41112188:	8908983a 	sll	r4,r17,r4
4111218c:	1884d83a 	srl	r2,r3,r2
41112190:	5222b03a 	or	r17,r10,r8
41112194:	2006c03a 	cmpne	r3,r4,zero
41112198:	88e2b03a 	or	r17,r17,r3
4111219c:	89a3883a 	add	r17,r17,r6
411121a0:	1145883a 	add	r2,r2,r5
411121a4:	898d803a 	cmpltu	r6,r17,r6
411121a8:	3087883a 	add	r3,r6,r2
411121ac:	4821883a 	mov	r16,r9
411121b0:	003ed906 	br	41111d18 <__reset+0xbb0f1d18>
411121b4:	2984b03a 	or	r2,r5,r6
411121b8:	10004226 	beq	r2,zero,411122c4 <__subdf3+0x82c>
411121bc:	1808d0fa 	srli	r4,r3,3
411121c0:	8822d0fa 	srli	r17,r17,3
411121c4:	1806977a 	slli	r3,r3,29
411121c8:	2080022c 	andhi	r2,r4,8
411121cc:	1c62b03a 	or	r17,r3,r17
411121d0:	10000826 	beq	r2,zero,411121f4 <__subdf3+0x75c>
411121d4:	2812d0fa 	srli	r9,r5,3
411121d8:	4880022c 	andhi	r2,r9,8
411121dc:	1000051e 	bne	r2,zero,411121f4 <__subdf3+0x75c>
411121e0:	300cd0fa 	srli	r6,r6,3
411121e4:	2804977a 	slli	r2,r5,29
411121e8:	4809883a 	mov	r4,r9
411121ec:	3825883a 	mov	r18,r7
411121f0:	11a2b03a 	or	r17,r2,r6
411121f4:	8806d77a 	srli	r3,r17,29
411121f8:	200890fa 	slli	r4,r4,3
411121fc:	882290fa 	slli	r17,r17,3
41112200:	0401ffc4 	movi	r16,2047
41112204:	1906b03a 	or	r3,r3,r4
41112208:	003e4406 	br	41111b1c <__reset+0xbb0f1b1c>
4111220c:	2984b03a 	or	r2,r5,r6
41112210:	103e4226 	beq	r2,zero,41111b1c <__reset+0xbb0f1b1c>
41112214:	8989c83a 	sub	r4,r17,r6
41112218:	8911803a 	cmpltu	r8,r17,r4
4111221c:	1945c83a 	sub	r2,r3,r5
41112220:	1205c83a 	sub	r2,r2,r8
41112224:	1200202c 	andhi	r8,r2,128
41112228:	403e9a26 	beq	r8,zero,41111c94 <__reset+0xbb0f1c94>
4111222c:	3463c83a 	sub	r17,r6,r17
41112230:	28c5c83a 	sub	r2,r5,r3
41112234:	344d803a 	cmpltu	r6,r6,r17
41112238:	1187c83a 	sub	r3,r2,r6
4111223c:	3825883a 	mov	r18,r7
41112240:	003e3606 	br	41111b1c <__reset+0xbb0f1b1c>
41112244:	0101ffc4 	movi	r4,2047
41112248:	493fc71e 	bne	r9,r4,41112168 <__reset+0xbb0f2168>
4111224c:	2807883a 	mov	r3,r5
41112250:	3023883a 	mov	r17,r6
41112254:	4821883a 	mov	r16,r9
41112258:	003e3006 	br	41111b1c <__reset+0xbb0f1b1c>
4111225c:	10003626 	beq	r2,zero,41112338 <__subdf3+0x8a0>
41112260:	2984b03a 	or	r2,r5,r6
41112264:	10001726 	beq	r2,zero,411122c4 <__subdf3+0x82c>
41112268:	1808d0fa 	srli	r4,r3,3
4111226c:	8822d0fa 	srli	r17,r17,3
41112270:	1806977a 	slli	r3,r3,29
41112274:	2080022c 	andhi	r2,r4,8
41112278:	1c62b03a 	or	r17,r3,r17
4111227c:	10000726 	beq	r2,zero,4111229c <__subdf3+0x804>
41112280:	2812d0fa 	srli	r9,r5,3
41112284:	4880022c 	andhi	r2,r9,8
41112288:	1000041e 	bne	r2,zero,4111229c <__subdf3+0x804>
4111228c:	300cd0fa 	srli	r6,r6,3
41112290:	2804977a 	slli	r2,r5,29
41112294:	4809883a 	mov	r4,r9
41112298:	11a2b03a 	or	r17,r2,r6
4111229c:	8806d77a 	srli	r3,r17,29
411122a0:	200890fa 	slli	r4,r4,3
411122a4:	882290fa 	slli	r17,r17,3
411122a8:	3825883a 	mov	r18,r7
411122ac:	1906b03a 	or	r3,r3,r4
411122b0:	0401ffc4 	movi	r16,2047
411122b4:	003e1906 	br	41111b1c <__reset+0xbb0f1b1c>
411122b8:	000b883a 	mov	r5,zero
411122bc:	0005883a 	mov	r2,zero
411122c0:	003e2e06 	br	41111b7c <__reset+0xbb0f1b7c>
411122c4:	0401ffc4 	movi	r16,2047
411122c8:	003e1406 	br	41111b1c <__reset+0xbb0f1b1c>
411122cc:	0005883a 	mov	r2,zero
411122d0:	003f7506 	br	411120a8 <__reset+0xbb0f20a8>
411122d4:	0005883a 	mov	r2,zero
411122d8:	0009883a 	mov	r4,zero
411122dc:	003e7806 	br	41111cc0 <__reset+0xbb0f1cc0>
411122e0:	123ff804 	addi	r8,r2,-32
411122e4:	01000804 	movi	r4,32
411122e8:	1a10d83a 	srl	r8,r3,r8
411122ec:	11002526 	beq	r2,r4,41112384 <__subdf3+0x8ec>
411122f0:	01001004 	movi	r4,64
411122f4:	2085c83a 	sub	r2,r4,r2
411122f8:	1884983a 	sll	r2,r3,r2
411122fc:	1444b03a 	or	r2,r2,r17
41112300:	1004c03a 	cmpne	r2,r2,zero
41112304:	40a2b03a 	or	r17,r8,r2
41112308:	0005883a 	mov	r2,zero
4111230c:	003f1606 	br	41111f68 <__reset+0xbb0f1f68>
41112310:	02000434 	movhi	r8,16
41112314:	0009883a 	mov	r4,zero
41112318:	423fffc4 	addi	r8,r8,-1
4111231c:	00bfffc4 	movi	r2,-1
41112320:	0401ffc4 	movi	r16,2047
41112324:	003e6606 	br	41111cc0 <__reset+0xbb0f1cc0>
41112328:	1c62b03a 	or	r17,r3,r17
4111232c:	8822c03a 	cmpne	r17,r17,zero
41112330:	0005883a 	mov	r2,zero
41112334:	003f9906 	br	4111219c <__reset+0xbb0f219c>
41112338:	2807883a 	mov	r3,r5
4111233c:	3023883a 	mov	r17,r6
41112340:	0401ffc4 	movi	r16,2047
41112344:	003df506 	br	41111b1c <__reset+0xbb0f1b1c>
41112348:	2807883a 	mov	r3,r5
4111234c:	3023883a 	mov	r17,r6
41112350:	003df206 	br	41111b1c <__reset+0xbb0f1b1c>
41112354:	123ff804 	addi	r8,r2,-32
41112358:	01000804 	movi	r4,32
4111235c:	1a10d83a 	srl	r8,r3,r8
41112360:	11000a26 	beq	r2,r4,4111238c <__subdf3+0x8f4>
41112364:	01001004 	movi	r4,64
41112368:	2085c83a 	sub	r2,r4,r2
4111236c:	1884983a 	sll	r2,r3,r2
41112370:	1444b03a 	or	r2,r2,r17
41112374:	1004c03a 	cmpne	r2,r2,zero
41112378:	40a2b03a 	or	r17,r8,r2
4111237c:	0005883a 	mov	r2,zero
41112380:	003f8606 	br	4111219c <__reset+0xbb0f219c>
41112384:	0005883a 	mov	r2,zero
41112388:	003fdc06 	br	411122fc <__reset+0xbb0f22fc>
4111238c:	0005883a 	mov	r2,zero
41112390:	003ff706 	br	41112370 <__reset+0xbb0f2370>

41112394 <__fixdfsi>:
41112394:	280cd53a 	srli	r6,r5,20
41112398:	00c00434 	movhi	r3,16
4111239c:	18ffffc4 	addi	r3,r3,-1
411123a0:	3181ffcc 	andi	r6,r6,2047
411123a4:	01c0ff84 	movi	r7,1022
411123a8:	28c6703a 	and	r3,r5,r3
411123ac:	280ad7fa 	srli	r5,r5,31
411123b0:	3980120e 	bge	r7,r6,411123fc <__fixdfsi+0x68>
411123b4:	00810744 	movi	r2,1053
411123b8:	11800c16 	blt	r2,r6,411123ec <__fixdfsi+0x58>
411123bc:	00810cc4 	movi	r2,1075
411123c0:	1185c83a 	sub	r2,r2,r6
411123c4:	01c007c4 	movi	r7,31
411123c8:	18c00434 	orhi	r3,r3,16
411123cc:	38800d16 	blt	r7,r2,41112404 <__fixdfsi+0x70>
411123d0:	31befb44 	addi	r6,r6,-1043
411123d4:	2084d83a 	srl	r2,r4,r2
411123d8:	1986983a 	sll	r3,r3,r6
411123dc:	1884b03a 	or	r2,r3,r2
411123e0:	28000726 	beq	r5,zero,41112400 <__fixdfsi+0x6c>
411123e4:	0085c83a 	sub	r2,zero,r2
411123e8:	f800283a 	ret
411123ec:	00a00034 	movhi	r2,32768
411123f0:	10bfffc4 	addi	r2,r2,-1
411123f4:	2885883a 	add	r2,r5,r2
411123f8:	f800283a 	ret
411123fc:	0005883a 	mov	r2,zero
41112400:	f800283a 	ret
41112404:	008104c4 	movi	r2,1043
41112408:	1185c83a 	sub	r2,r2,r6
4111240c:	1884d83a 	srl	r2,r3,r2
41112410:	003ff306 	br	411123e0 <__reset+0xbb0f23e0>

41112414 <__floatsidf>:
41112414:	defffd04 	addi	sp,sp,-12
41112418:	dfc00215 	stw	ra,8(sp)
4111241c:	dc400115 	stw	r17,4(sp)
41112420:	dc000015 	stw	r16,0(sp)
41112424:	20002b26 	beq	r4,zero,411124d4 <__floatsidf+0xc0>
41112428:	2023883a 	mov	r17,r4
4111242c:	2020d7fa 	srli	r16,r4,31
41112430:	20002d16 	blt	r4,zero,411124e8 <__floatsidf+0xd4>
41112434:	8809883a 	mov	r4,r17
41112438:	11062080 	call	41106208 <__clzsi2>
4111243c:	01410784 	movi	r5,1054
41112440:	288bc83a 	sub	r5,r5,r2
41112444:	01010cc4 	movi	r4,1075
41112448:	2149c83a 	sub	r4,r4,r5
4111244c:	00c007c4 	movi	r3,31
41112450:	1900160e 	bge	r3,r4,411124ac <__floatsidf+0x98>
41112454:	00c104c4 	movi	r3,1043
41112458:	1947c83a 	sub	r3,r3,r5
4111245c:	88c6983a 	sll	r3,r17,r3
41112460:	00800434 	movhi	r2,16
41112464:	10bfffc4 	addi	r2,r2,-1
41112468:	1886703a 	and	r3,r3,r2
4111246c:	2941ffcc 	andi	r5,r5,2047
41112470:	800d883a 	mov	r6,r16
41112474:	0005883a 	mov	r2,zero
41112478:	280a953a 	slli	r5,r5,20
4111247c:	31803fcc 	andi	r6,r6,255
41112480:	01000434 	movhi	r4,16
41112484:	300c97fa 	slli	r6,r6,31
41112488:	213fffc4 	addi	r4,r4,-1
4111248c:	1906703a 	and	r3,r3,r4
41112490:	1946b03a 	or	r3,r3,r5
41112494:	1986b03a 	or	r3,r3,r6
41112498:	dfc00217 	ldw	ra,8(sp)
4111249c:	dc400117 	ldw	r17,4(sp)
411124a0:	dc000017 	ldw	r16,0(sp)
411124a4:	dec00304 	addi	sp,sp,12
411124a8:	f800283a 	ret
411124ac:	00c002c4 	movi	r3,11
411124b0:	1887c83a 	sub	r3,r3,r2
411124b4:	88c6d83a 	srl	r3,r17,r3
411124b8:	8904983a 	sll	r2,r17,r4
411124bc:	01000434 	movhi	r4,16
411124c0:	213fffc4 	addi	r4,r4,-1
411124c4:	2941ffcc 	andi	r5,r5,2047
411124c8:	1906703a 	and	r3,r3,r4
411124cc:	800d883a 	mov	r6,r16
411124d0:	003fe906 	br	41112478 <__reset+0xbb0f2478>
411124d4:	000d883a 	mov	r6,zero
411124d8:	000b883a 	mov	r5,zero
411124dc:	0007883a 	mov	r3,zero
411124e0:	0005883a 	mov	r2,zero
411124e4:	003fe406 	br	41112478 <__reset+0xbb0f2478>
411124e8:	0123c83a 	sub	r17,zero,r4
411124ec:	003fd106 	br	41112434 <__reset+0xbb0f2434>

411124f0 <__floatunsidf>:
411124f0:	defffe04 	addi	sp,sp,-8
411124f4:	dc000015 	stw	r16,0(sp)
411124f8:	dfc00115 	stw	ra,4(sp)
411124fc:	2021883a 	mov	r16,r4
41112500:	20002226 	beq	r4,zero,4111258c <__floatunsidf+0x9c>
41112504:	11062080 	call	41106208 <__clzsi2>
41112508:	01010784 	movi	r4,1054
4111250c:	2089c83a 	sub	r4,r4,r2
41112510:	01810cc4 	movi	r6,1075
41112514:	310dc83a 	sub	r6,r6,r4
41112518:	00c007c4 	movi	r3,31
4111251c:	1980120e 	bge	r3,r6,41112568 <__floatunsidf+0x78>
41112520:	00c104c4 	movi	r3,1043
41112524:	1907c83a 	sub	r3,r3,r4
41112528:	80ca983a 	sll	r5,r16,r3
4111252c:	00800434 	movhi	r2,16
41112530:	10bfffc4 	addi	r2,r2,-1
41112534:	2101ffcc 	andi	r4,r4,2047
41112538:	0021883a 	mov	r16,zero
4111253c:	288a703a 	and	r5,r5,r2
41112540:	2008953a 	slli	r4,r4,20
41112544:	00c00434 	movhi	r3,16
41112548:	18ffffc4 	addi	r3,r3,-1
4111254c:	28c6703a 	and	r3,r5,r3
41112550:	8005883a 	mov	r2,r16
41112554:	1906b03a 	or	r3,r3,r4
41112558:	dfc00117 	ldw	ra,4(sp)
4111255c:	dc000017 	ldw	r16,0(sp)
41112560:	dec00204 	addi	sp,sp,8
41112564:	f800283a 	ret
41112568:	00c002c4 	movi	r3,11
4111256c:	188bc83a 	sub	r5,r3,r2
41112570:	814ad83a 	srl	r5,r16,r5
41112574:	00c00434 	movhi	r3,16
41112578:	18ffffc4 	addi	r3,r3,-1
4111257c:	81a0983a 	sll	r16,r16,r6
41112580:	2101ffcc 	andi	r4,r4,2047
41112584:	28ca703a 	and	r5,r5,r3
41112588:	003fed06 	br	41112540 <__reset+0xbb0f2540>
4111258c:	0009883a 	mov	r4,zero
41112590:	000b883a 	mov	r5,zero
41112594:	003fea06 	br	41112540 <__reset+0xbb0f2540>

41112598 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
41112598:	defffe04 	addi	sp,sp,-8
4111259c:	dfc00115 	stw	ra,4(sp)
411125a0:	df000015 	stw	fp,0(sp)
411125a4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
411125a8:	d0a00b17 	ldw	r2,-32724(gp)
411125ac:	10000326 	beq	r2,zero,411125bc <alt_get_errno+0x24>
411125b0:	d0a00b17 	ldw	r2,-32724(gp)
411125b4:	103ee83a 	callr	r2
411125b8:	00000106 	br	411125c0 <alt_get_errno+0x28>
411125bc:	d0a01f04 	addi	r2,gp,-32644
}
411125c0:	e037883a 	mov	sp,fp
411125c4:	dfc00117 	ldw	ra,4(sp)
411125c8:	df000017 	ldw	fp,0(sp)
411125cc:	dec00204 	addi	sp,sp,8
411125d0:	f800283a 	ret

411125d4 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
411125d4:	defffb04 	addi	sp,sp,-20
411125d8:	dfc00415 	stw	ra,16(sp)
411125dc:	df000315 	stw	fp,12(sp)
411125e0:	df000304 	addi	fp,sp,12
411125e4:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
411125e8:	e0bfff17 	ldw	r2,-4(fp)
411125ec:	10000616 	blt	r2,zero,41112608 <close+0x34>
411125f0:	e0bfff17 	ldw	r2,-4(fp)
411125f4:	10c00324 	muli	r3,r2,12
411125f8:	009044b4 	movhi	r2,16658
411125fc:	10a69004 	addi	r2,r2,-26048
41112600:	1885883a 	add	r2,r3,r2
41112604:	00000106 	br	4111260c <close+0x38>
41112608:	0005883a 	mov	r2,zero
4111260c:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
41112610:	e0bffd17 	ldw	r2,-12(fp)
41112614:	10001926 	beq	r2,zero,4111267c <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
41112618:	e0bffd17 	ldw	r2,-12(fp)
4111261c:	10800017 	ldw	r2,0(r2)
41112620:	10800417 	ldw	r2,16(r2)
41112624:	10000626 	beq	r2,zero,41112640 <close+0x6c>
41112628:	e0bffd17 	ldw	r2,-12(fp)
4111262c:	10800017 	ldw	r2,0(r2)
41112630:	10800417 	ldw	r2,16(r2)
41112634:	e13ffd17 	ldw	r4,-12(fp)
41112638:	103ee83a 	callr	r2
4111263c:	00000106 	br	41112644 <close+0x70>
41112640:	0005883a 	mov	r2,zero
41112644:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
41112648:	e13fff17 	ldw	r4,-4(fp)
4111264c:	1112bc80 	call	41112bc8 <alt_release_fd>
    if (rval < 0)
41112650:	e0bffe17 	ldw	r2,-8(fp)
41112654:	1000070e 	bge	r2,zero,41112674 <close+0xa0>
    {
      ALT_ERRNO = -rval;
41112658:	11125980 	call	41112598 <alt_get_errno>
4111265c:	1007883a 	mov	r3,r2
41112660:	e0bffe17 	ldw	r2,-8(fp)
41112664:	0085c83a 	sub	r2,zero,r2
41112668:	18800015 	stw	r2,0(r3)
      return -1;
4111266c:	00bfffc4 	movi	r2,-1
41112670:	00000706 	br	41112690 <close+0xbc>
    }
    return 0;
41112674:	0005883a 	mov	r2,zero
41112678:	00000506 	br	41112690 <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
4111267c:	11125980 	call	41112598 <alt_get_errno>
41112680:	1007883a 	mov	r3,r2
41112684:	00801444 	movi	r2,81
41112688:	18800015 	stw	r2,0(r3)
    return -1;
4111268c:	00bfffc4 	movi	r2,-1
  }
}
41112690:	e037883a 	mov	sp,fp
41112694:	dfc00117 	ldw	ra,4(sp)
41112698:	df000017 	ldw	fp,0(sp)
4111269c:	dec00204 	addi	sp,sp,8
411126a0:	f800283a 	ret

411126a4 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
411126a4:	deffff04 	addi	sp,sp,-4
411126a8:	df000015 	stw	fp,0(sp)
411126ac:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
411126b0:	0001883a 	nop
411126b4:	e037883a 	mov	sp,fp
411126b8:	df000017 	ldw	fp,0(sp)
411126bc:	dec00104 	addi	sp,sp,4
411126c0:	f800283a 	ret

411126c4 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
411126c4:	defffc04 	addi	sp,sp,-16
411126c8:	df000315 	stw	fp,12(sp)
411126cc:	df000304 	addi	fp,sp,12
411126d0:	e13ffd15 	stw	r4,-12(fp)
411126d4:	e17ffe15 	stw	r5,-8(fp)
411126d8:	e1bfff15 	stw	r6,-4(fp)
  return len;
411126dc:	e0bfff17 	ldw	r2,-4(fp)
}
411126e0:	e037883a 	mov	sp,fp
411126e4:	df000017 	ldw	fp,0(sp)
411126e8:	dec00104 	addi	sp,sp,4
411126ec:	f800283a 	ret

411126f0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
411126f0:	defffe04 	addi	sp,sp,-8
411126f4:	dfc00115 	stw	ra,4(sp)
411126f8:	df000015 	stw	fp,0(sp)
411126fc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
41112700:	d0a00b17 	ldw	r2,-32724(gp)
41112704:	10000326 	beq	r2,zero,41112714 <alt_get_errno+0x24>
41112708:	d0a00b17 	ldw	r2,-32724(gp)
4111270c:	103ee83a 	callr	r2
41112710:	00000106 	br	41112718 <alt_get_errno+0x28>
41112714:	d0a01f04 	addi	r2,gp,-32644
}
41112718:	e037883a 	mov	sp,fp
4111271c:	dfc00117 	ldw	ra,4(sp)
41112720:	df000017 	ldw	fp,0(sp)
41112724:	dec00204 	addi	sp,sp,8
41112728:	f800283a 	ret

4111272c <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
4111272c:	defffb04 	addi	sp,sp,-20
41112730:	dfc00415 	stw	ra,16(sp)
41112734:	df000315 	stw	fp,12(sp)
41112738:	df000304 	addi	fp,sp,12
4111273c:	e13ffe15 	stw	r4,-8(fp)
41112740:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
41112744:	e0bffe17 	ldw	r2,-8(fp)
41112748:	10000616 	blt	r2,zero,41112764 <fstat+0x38>
4111274c:	e0bffe17 	ldw	r2,-8(fp)
41112750:	10c00324 	muli	r3,r2,12
41112754:	009044b4 	movhi	r2,16658
41112758:	10a69004 	addi	r2,r2,-26048
4111275c:	1885883a 	add	r2,r3,r2
41112760:	00000106 	br	41112768 <fstat+0x3c>
41112764:	0005883a 	mov	r2,zero
41112768:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
4111276c:	e0bffd17 	ldw	r2,-12(fp)
41112770:	10001026 	beq	r2,zero,411127b4 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
41112774:	e0bffd17 	ldw	r2,-12(fp)
41112778:	10800017 	ldw	r2,0(r2)
4111277c:	10800817 	ldw	r2,32(r2)
41112780:	10000726 	beq	r2,zero,411127a0 <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
41112784:	e0bffd17 	ldw	r2,-12(fp)
41112788:	10800017 	ldw	r2,0(r2)
4111278c:	10800817 	ldw	r2,32(r2)
41112790:	e17fff17 	ldw	r5,-4(fp)
41112794:	e13ffd17 	ldw	r4,-12(fp)
41112798:	103ee83a 	callr	r2
4111279c:	00000a06 	br	411127c8 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
411127a0:	e0bfff17 	ldw	r2,-4(fp)
411127a4:	00c80004 	movi	r3,8192
411127a8:	10c00115 	stw	r3,4(r2)
      return 0;
411127ac:	0005883a 	mov	r2,zero
411127b0:	00000506 	br	411127c8 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
411127b4:	11126f00 	call	411126f0 <alt_get_errno>
411127b8:	1007883a 	mov	r3,r2
411127bc:	00801444 	movi	r2,81
411127c0:	18800015 	stw	r2,0(r3)
    return -1;
411127c4:	00bfffc4 	movi	r2,-1
  }
}
411127c8:	e037883a 	mov	sp,fp
411127cc:	dfc00117 	ldw	ra,4(sp)
411127d0:	df000017 	ldw	fp,0(sp)
411127d4:	dec00204 	addi	sp,sp,8
411127d8:	f800283a 	ret

411127dc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
411127dc:	defffe04 	addi	sp,sp,-8
411127e0:	dfc00115 	stw	ra,4(sp)
411127e4:	df000015 	stw	fp,0(sp)
411127e8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
411127ec:	d0a00b17 	ldw	r2,-32724(gp)
411127f0:	10000326 	beq	r2,zero,41112800 <alt_get_errno+0x24>
411127f4:	d0a00b17 	ldw	r2,-32724(gp)
411127f8:	103ee83a 	callr	r2
411127fc:	00000106 	br	41112804 <alt_get_errno+0x28>
41112800:	d0a01f04 	addi	r2,gp,-32644
}
41112804:	e037883a 	mov	sp,fp
41112808:	dfc00117 	ldw	ra,4(sp)
4111280c:	df000017 	ldw	fp,0(sp)
41112810:	dec00204 	addi	sp,sp,8
41112814:	f800283a 	ret

41112818 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
41112818:	deffed04 	addi	sp,sp,-76
4111281c:	dfc01215 	stw	ra,72(sp)
41112820:	df001115 	stw	fp,68(sp)
41112824:	df001104 	addi	fp,sp,68
41112828:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
4111282c:	e0bfff17 	ldw	r2,-4(fp)
41112830:	10000616 	blt	r2,zero,4111284c <isatty+0x34>
41112834:	e0bfff17 	ldw	r2,-4(fp)
41112838:	10c00324 	muli	r3,r2,12
4111283c:	009044b4 	movhi	r2,16658
41112840:	10a69004 	addi	r2,r2,-26048
41112844:	1885883a 	add	r2,r3,r2
41112848:	00000106 	br	41112850 <isatty+0x38>
4111284c:	0005883a 	mov	r2,zero
41112850:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
41112854:	e0bfef17 	ldw	r2,-68(fp)
41112858:	10000e26 	beq	r2,zero,41112894 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
4111285c:	e0bfef17 	ldw	r2,-68(fp)
41112860:	10800017 	ldw	r2,0(r2)
41112864:	10800817 	ldw	r2,32(r2)
41112868:	1000021e 	bne	r2,zero,41112874 <isatty+0x5c>
    {
      return 1;
4111286c:	00800044 	movi	r2,1
41112870:	00000d06 	br	411128a8 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
41112874:	e0bff004 	addi	r2,fp,-64
41112878:	100b883a 	mov	r5,r2
4111287c:	e13fff17 	ldw	r4,-4(fp)
41112880:	111272c0 	call	4111272c <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
41112884:	e0bff117 	ldw	r2,-60(fp)
41112888:	10880020 	cmpeqi	r2,r2,8192
4111288c:	10803fcc 	andi	r2,r2,255
41112890:	00000506 	br	411128a8 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
41112894:	11127dc0 	call	411127dc <alt_get_errno>
41112898:	1007883a 	mov	r3,r2
4111289c:	00801444 	movi	r2,81
411128a0:	18800015 	stw	r2,0(r3)
    return 0;
411128a4:	0005883a 	mov	r2,zero
  }
}
411128a8:	e037883a 	mov	sp,fp
411128ac:	dfc00117 	ldw	ra,4(sp)
411128b0:	df000017 	ldw	fp,0(sp)
411128b4:	dec00204 	addi	sp,sp,8
411128b8:	f800283a 	ret

411128bc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
411128bc:	defffe04 	addi	sp,sp,-8
411128c0:	dfc00115 	stw	ra,4(sp)
411128c4:	df000015 	stw	fp,0(sp)
411128c8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
411128cc:	d0a00b17 	ldw	r2,-32724(gp)
411128d0:	10000326 	beq	r2,zero,411128e0 <alt_get_errno+0x24>
411128d4:	d0a00b17 	ldw	r2,-32724(gp)
411128d8:	103ee83a 	callr	r2
411128dc:	00000106 	br	411128e4 <alt_get_errno+0x28>
411128e0:	d0a01f04 	addi	r2,gp,-32644
}
411128e4:	e037883a 	mov	sp,fp
411128e8:	dfc00117 	ldw	ra,4(sp)
411128ec:	df000017 	ldw	fp,0(sp)
411128f0:	dec00204 	addi	sp,sp,8
411128f4:	f800283a 	ret

411128f8 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
411128f8:	defff904 	addi	sp,sp,-28
411128fc:	dfc00615 	stw	ra,24(sp)
41112900:	df000515 	stw	fp,20(sp)
41112904:	df000504 	addi	fp,sp,20
41112908:	e13ffd15 	stw	r4,-12(fp)
4111290c:	e17ffe15 	stw	r5,-8(fp)
41112910:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
41112914:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
41112918:	e0bffd17 	ldw	r2,-12(fp)
4111291c:	10000616 	blt	r2,zero,41112938 <lseek+0x40>
41112920:	e0bffd17 	ldw	r2,-12(fp)
41112924:	10c00324 	muli	r3,r2,12
41112928:	009044b4 	movhi	r2,16658
4111292c:	10a69004 	addi	r2,r2,-26048
41112930:	1885883a 	add	r2,r3,r2
41112934:	00000106 	br	4111293c <lseek+0x44>
41112938:	0005883a 	mov	r2,zero
4111293c:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
41112940:	e0bffc17 	ldw	r2,-16(fp)
41112944:	10001026 	beq	r2,zero,41112988 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
41112948:	e0bffc17 	ldw	r2,-16(fp)
4111294c:	10800017 	ldw	r2,0(r2)
41112950:	10800717 	ldw	r2,28(r2)
41112954:	10000926 	beq	r2,zero,4111297c <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
41112958:	e0bffc17 	ldw	r2,-16(fp)
4111295c:	10800017 	ldw	r2,0(r2)
41112960:	10800717 	ldw	r2,28(r2)
41112964:	e1bfff17 	ldw	r6,-4(fp)
41112968:	e17ffe17 	ldw	r5,-8(fp)
4111296c:	e13ffc17 	ldw	r4,-16(fp)
41112970:	103ee83a 	callr	r2
41112974:	e0bffb15 	stw	r2,-20(fp)
41112978:	00000506 	br	41112990 <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
4111297c:	00bfde84 	movi	r2,-134
41112980:	e0bffb15 	stw	r2,-20(fp)
41112984:	00000206 	br	41112990 <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
41112988:	00bfebc4 	movi	r2,-81
4111298c:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
41112990:	e0bffb17 	ldw	r2,-20(fp)
41112994:	1000070e 	bge	r2,zero,411129b4 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
41112998:	11128bc0 	call	411128bc <alt_get_errno>
4111299c:	1007883a 	mov	r3,r2
411129a0:	e0bffb17 	ldw	r2,-20(fp)
411129a4:	0085c83a 	sub	r2,zero,r2
411129a8:	18800015 	stw	r2,0(r3)
    rc = -1;
411129ac:	00bfffc4 	movi	r2,-1
411129b0:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
411129b4:	e0bffb17 	ldw	r2,-20(fp)
}
411129b8:	e037883a 	mov	sp,fp
411129bc:	dfc00117 	ldw	ra,4(sp)
411129c0:	df000017 	ldw	fp,0(sp)
411129c4:	dec00204 	addi	sp,sp,8
411129c8:	f800283a 	ret

411129cc <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
411129cc:	defffd04 	addi	sp,sp,-12
411129d0:	dfc00215 	stw	ra,8(sp)
411129d4:	df000115 	stw	fp,4(sp)
411129d8:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
411129dc:	0009883a 	mov	r4,zero
411129e0:	11130180 	call	41113018 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
411129e4:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
411129e8:	11130500 	call	41113050 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
411129ec:	019044b4 	movhi	r6,16658
411129f0:	31a3c004 	addi	r6,r6,-28928
411129f4:	015044b4 	movhi	r5,16658
411129f8:	2963c004 	addi	r5,r5,-28928
411129fc:	011044b4 	movhi	r4,16658
41112a00:	2123c004 	addi	r4,r4,-28928
41112a04:	11170b40 	call	411170b4 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
41112a08:	1116c000 	call	41116c00 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
41112a0c:	01104474 	movhi	r4,16657
41112a10:	211b1804 	addi	r4,r4,27744
41112a14:	11178580 	call	41117858 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
41112a18:	d0a02017 	ldw	r2,-32640(gp)
41112a1c:	d0e02117 	ldw	r3,-32636(gp)
41112a20:	d1202217 	ldw	r4,-32632(gp)
41112a24:	200d883a 	mov	r6,r4
41112a28:	180b883a 	mov	r5,r3
41112a2c:	1009883a 	mov	r4,r2
41112a30:	1103c340 	call	41103c34 <main>
41112a34:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
41112a38:	01000044 	movi	r4,1
41112a3c:	11125d40 	call	411125d4 <close>
  exit (result);
41112a40:	e13fff17 	ldw	r4,-4(fp)
41112a44:	111786c0 	call	4111786c <exit>

41112a48 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
41112a48:	defffe04 	addi	sp,sp,-8
41112a4c:	df000115 	stw	fp,4(sp)
41112a50:	df000104 	addi	fp,sp,4
41112a54:	e13fff15 	stw	r4,-4(fp)
}
41112a58:	0001883a 	nop
41112a5c:	e037883a 	mov	sp,fp
41112a60:	df000017 	ldw	fp,0(sp)
41112a64:	dec00104 	addi	sp,sp,4
41112a68:	f800283a 	ret

41112a6c <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
41112a6c:	defffe04 	addi	sp,sp,-8
41112a70:	df000115 	stw	fp,4(sp)
41112a74:	df000104 	addi	fp,sp,4
41112a78:	e13fff15 	stw	r4,-4(fp)
}
41112a7c:	0001883a 	nop
41112a80:	e037883a 	mov	sp,fp
41112a84:	df000017 	ldw	fp,0(sp)
41112a88:	dec00104 	addi	sp,sp,4
41112a8c:	f800283a 	ret

41112a90 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
41112a90:	defffe04 	addi	sp,sp,-8
41112a94:	dfc00115 	stw	ra,4(sp)
41112a98:	df000015 	stw	fp,0(sp)
41112a9c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
41112aa0:	d0a00b17 	ldw	r2,-32724(gp)
41112aa4:	10000326 	beq	r2,zero,41112ab4 <alt_get_errno+0x24>
41112aa8:	d0a00b17 	ldw	r2,-32724(gp)
41112aac:	103ee83a 	callr	r2
41112ab0:	00000106 	br	41112ab8 <alt_get_errno+0x28>
41112ab4:	d0a01f04 	addi	r2,gp,-32644
}
41112ab8:	e037883a 	mov	sp,fp
41112abc:	dfc00117 	ldw	ra,4(sp)
41112ac0:	df000017 	ldw	fp,0(sp)
41112ac4:	dec00204 	addi	sp,sp,8
41112ac8:	f800283a 	ret

41112acc <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
41112acc:	defff904 	addi	sp,sp,-28
41112ad0:	dfc00615 	stw	ra,24(sp)
41112ad4:	df000515 	stw	fp,20(sp)
41112ad8:	df000504 	addi	fp,sp,20
41112adc:	e13ffd15 	stw	r4,-12(fp)
41112ae0:	e17ffe15 	stw	r5,-8(fp)
41112ae4:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
41112ae8:	e0bffd17 	ldw	r2,-12(fp)
41112aec:	10000616 	blt	r2,zero,41112b08 <read+0x3c>
41112af0:	e0bffd17 	ldw	r2,-12(fp)
41112af4:	10c00324 	muli	r3,r2,12
41112af8:	009044b4 	movhi	r2,16658
41112afc:	10a69004 	addi	r2,r2,-26048
41112b00:	1885883a 	add	r2,r3,r2
41112b04:	00000106 	br	41112b0c <read+0x40>
41112b08:	0005883a 	mov	r2,zero
41112b0c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
41112b10:	e0bffb17 	ldw	r2,-20(fp)
41112b14:	10002226 	beq	r2,zero,41112ba0 <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
41112b18:	e0bffb17 	ldw	r2,-20(fp)
41112b1c:	10800217 	ldw	r2,8(r2)
41112b20:	108000cc 	andi	r2,r2,3
41112b24:	10800060 	cmpeqi	r2,r2,1
41112b28:	1000181e 	bne	r2,zero,41112b8c <read+0xc0>
        (fd->dev->read))
41112b2c:	e0bffb17 	ldw	r2,-20(fp)
41112b30:	10800017 	ldw	r2,0(r2)
41112b34:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
41112b38:	10001426 	beq	r2,zero,41112b8c <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
41112b3c:	e0bffb17 	ldw	r2,-20(fp)
41112b40:	10800017 	ldw	r2,0(r2)
41112b44:	10800517 	ldw	r2,20(r2)
41112b48:	e0ffff17 	ldw	r3,-4(fp)
41112b4c:	180d883a 	mov	r6,r3
41112b50:	e17ffe17 	ldw	r5,-8(fp)
41112b54:	e13ffb17 	ldw	r4,-20(fp)
41112b58:	103ee83a 	callr	r2
41112b5c:	e0bffc15 	stw	r2,-16(fp)
41112b60:	e0bffc17 	ldw	r2,-16(fp)
41112b64:	1000070e 	bge	r2,zero,41112b84 <read+0xb8>
        {
          ALT_ERRNO = -rval;
41112b68:	1112a900 	call	41112a90 <alt_get_errno>
41112b6c:	1007883a 	mov	r3,r2
41112b70:	e0bffc17 	ldw	r2,-16(fp)
41112b74:	0085c83a 	sub	r2,zero,r2
41112b78:	18800015 	stw	r2,0(r3)
          return -1;
41112b7c:	00bfffc4 	movi	r2,-1
41112b80:	00000c06 	br	41112bb4 <read+0xe8>
        }
        return rval;
41112b84:	e0bffc17 	ldw	r2,-16(fp)
41112b88:	00000a06 	br	41112bb4 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
41112b8c:	1112a900 	call	41112a90 <alt_get_errno>
41112b90:	1007883a 	mov	r3,r2
41112b94:	00800344 	movi	r2,13
41112b98:	18800015 	stw	r2,0(r3)
41112b9c:	00000406 	br	41112bb0 <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
41112ba0:	1112a900 	call	41112a90 <alt_get_errno>
41112ba4:	1007883a 	mov	r3,r2
41112ba8:	00801444 	movi	r2,81
41112bac:	18800015 	stw	r2,0(r3)
  }
  return -1;
41112bb0:	00bfffc4 	movi	r2,-1
}
41112bb4:	e037883a 	mov	sp,fp
41112bb8:	dfc00117 	ldw	ra,4(sp)
41112bbc:	df000017 	ldw	fp,0(sp)
41112bc0:	dec00204 	addi	sp,sp,8
41112bc4:	f800283a 	ret

41112bc8 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
41112bc8:	defffe04 	addi	sp,sp,-8
41112bcc:	df000115 	stw	fp,4(sp)
41112bd0:	df000104 	addi	fp,sp,4
41112bd4:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
41112bd8:	e0bfff17 	ldw	r2,-4(fp)
41112bdc:	108000d0 	cmplti	r2,r2,3
41112be0:	10000d1e 	bne	r2,zero,41112c18 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
41112be4:	009044b4 	movhi	r2,16658
41112be8:	10a69004 	addi	r2,r2,-26048
41112bec:	e0ffff17 	ldw	r3,-4(fp)
41112bf0:	18c00324 	muli	r3,r3,12
41112bf4:	10c5883a 	add	r2,r2,r3
41112bf8:	10800204 	addi	r2,r2,8
41112bfc:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
41112c00:	009044b4 	movhi	r2,16658
41112c04:	10a69004 	addi	r2,r2,-26048
41112c08:	e0ffff17 	ldw	r3,-4(fp)
41112c0c:	18c00324 	muli	r3,r3,12
41112c10:	10c5883a 	add	r2,r2,r3
41112c14:	10000015 	stw	zero,0(r2)
  }
}
41112c18:	0001883a 	nop
41112c1c:	e037883a 	mov	sp,fp
41112c20:	df000017 	ldw	fp,0(sp)
41112c24:	dec00104 	addi	sp,sp,4
41112c28:	f800283a 	ret

41112c2c <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
41112c2c:	defff904 	addi	sp,sp,-28
41112c30:	df000615 	stw	fp,24(sp)
41112c34:	df000604 	addi	fp,sp,24
41112c38:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
41112c3c:	0005303a 	rdctl	r2,status
41112c40:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41112c44:	e0fffe17 	ldw	r3,-8(fp)
41112c48:	00bfff84 	movi	r2,-2
41112c4c:	1884703a 	and	r2,r3,r2
41112c50:	1001703a 	wrctl	status,r2
  
  return context;
41112c54:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
41112c58:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
41112c5c:	d0a00c17 	ldw	r2,-32720(gp)
41112c60:	10c000c4 	addi	r3,r2,3
41112c64:	00bfff04 	movi	r2,-4
41112c68:	1884703a 	and	r2,r3,r2
41112c6c:	d0a00c15 	stw	r2,-32720(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
41112c70:	d0e00c17 	ldw	r3,-32720(gp)
41112c74:	e0bfff17 	ldw	r2,-4(fp)
41112c78:	1887883a 	add	r3,r3,r2
41112c7c:	00904834 	movhi	r2,16672
41112c80:	10a80004 	addi	r2,r2,-24576
41112c84:	10c0062e 	bgeu	r2,r3,41112ca0 <sbrk+0x74>
41112c88:	e0bffb17 	ldw	r2,-20(fp)
41112c8c:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
41112c90:	e0bffa17 	ldw	r2,-24(fp)
41112c94:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
41112c98:	00bfffc4 	movi	r2,-1
41112c9c:	00000b06 	br	41112ccc <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
41112ca0:	d0a00c17 	ldw	r2,-32720(gp)
41112ca4:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
41112ca8:	d0e00c17 	ldw	r3,-32720(gp)
41112cac:	e0bfff17 	ldw	r2,-4(fp)
41112cb0:	1885883a 	add	r2,r3,r2
41112cb4:	d0a00c15 	stw	r2,-32720(gp)
41112cb8:	e0bffb17 	ldw	r2,-20(fp)
41112cbc:	e0bffc15 	stw	r2,-16(fp)
41112cc0:	e0bffc17 	ldw	r2,-16(fp)
41112cc4:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
41112cc8:	e0bffd17 	ldw	r2,-12(fp)
} 
41112ccc:	e037883a 	mov	sp,fp
41112cd0:	df000017 	ldw	fp,0(sp)
41112cd4:	dec00104 	addi	sp,sp,4
41112cd8:	f800283a 	ret

41112cdc <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
41112cdc:	defffa04 	addi	sp,sp,-24
41112ce0:	df000515 	stw	fp,20(sp)
41112ce4:	df000504 	addi	fp,sp,20
41112ce8:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
41112cec:	0005303a 	rdctl	r2,status
41112cf0:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41112cf4:	e0fffc17 	ldw	r3,-16(fp)
41112cf8:	00bfff84 	movi	r2,-2
41112cfc:	1884703a 	and	r2,r3,r2
41112d00:	1001703a 	wrctl	status,r2
  
  return context;
41112d04:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
41112d08:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
41112d0c:	e0bfff17 	ldw	r2,-4(fp)
41112d10:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
41112d14:	e0bffd17 	ldw	r2,-12(fp)
41112d18:	10800017 	ldw	r2,0(r2)
41112d1c:	e0fffd17 	ldw	r3,-12(fp)
41112d20:	18c00117 	ldw	r3,4(r3)
41112d24:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
41112d28:	e0bffd17 	ldw	r2,-12(fp)
41112d2c:	10800117 	ldw	r2,4(r2)
41112d30:	e0fffd17 	ldw	r3,-12(fp)
41112d34:	18c00017 	ldw	r3,0(r3)
41112d38:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
41112d3c:	e0bffd17 	ldw	r2,-12(fp)
41112d40:	e0fffd17 	ldw	r3,-12(fp)
41112d44:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
41112d48:	e0bffd17 	ldw	r2,-12(fp)
41112d4c:	e0fffd17 	ldw	r3,-12(fp)
41112d50:	10c00015 	stw	r3,0(r2)
41112d54:	e0bffb17 	ldw	r2,-20(fp)
41112d58:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
41112d5c:	e0bffe17 	ldw	r2,-8(fp)
41112d60:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
41112d64:	0001883a 	nop
41112d68:	e037883a 	mov	sp,fp
41112d6c:	df000017 	ldw	fp,0(sp)
41112d70:	dec00104 	addi	sp,sp,4
41112d74:	f800283a 	ret

41112d78 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
41112d78:	defffb04 	addi	sp,sp,-20
41112d7c:	dfc00415 	stw	ra,16(sp)
41112d80:	df000315 	stw	fp,12(sp)
41112d84:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
41112d88:	d0a00d17 	ldw	r2,-32716(gp)
41112d8c:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
41112d90:	d0a02417 	ldw	r2,-32624(gp)
41112d94:	10800044 	addi	r2,r2,1
41112d98:	d0a02415 	stw	r2,-32624(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
41112d9c:	00002e06 	br	41112e58 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
41112da0:	e0bffd17 	ldw	r2,-12(fp)
41112da4:	10800017 	ldw	r2,0(r2)
41112da8:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
41112dac:	e0bffd17 	ldw	r2,-12(fp)
41112db0:	10800403 	ldbu	r2,16(r2)
41112db4:	10803fcc 	andi	r2,r2,255
41112db8:	10000426 	beq	r2,zero,41112dcc <alt_tick+0x54>
41112dbc:	d0a02417 	ldw	r2,-32624(gp)
41112dc0:	1000021e 	bne	r2,zero,41112dcc <alt_tick+0x54>
    {
      alarm->rollover = 0;
41112dc4:	e0bffd17 	ldw	r2,-12(fp)
41112dc8:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
41112dcc:	e0bffd17 	ldw	r2,-12(fp)
41112dd0:	10800217 	ldw	r2,8(r2)
41112dd4:	d0e02417 	ldw	r3,-32624(gp)
41112dd8:	18801d36 	bltu	r3,r2,41112e50 <alt_tick+0xd8>
41112ddc:	e0bffd17 	ldw	r2,-12(fp)
41112de0:	10800403 	ldbu	r2,16(r2)
41112de4:	10803fcc 	andi	r2,r2,255
41112de8:	1000191e 	bne	r2,zero,41112e50 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
41112dec:	e0bffd17 	ldw	r2,-12(fp)
41112df0:	10800317 	ldw	r2,12(r2)
41112df4:	e0fffd17 	ldw	r3,-12(fp)
41112df8:	18c00517 	ldw	r3,20(r3)
41112dfc:	1809883a 	mov	r4,r3
41112e00:	103ee83a 	callr	r2
41112e04:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
41112e08:	e0bfff17 	ldw	r2,-4(fp)
41112e0c:	1000031e 	bne	r2,zero,41112e1c <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
41112e10:	e13ffd17 	ldw	r4,-12(fp)
41112e14:	1112cdc0 	call	41112cdc <alt_alarm_stop>
41112e18:	00000d06 	br	41112e50 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
41112e1c:	e0bffd17 	ldw	r2,-12(fp)
41112e20:	10c00217 	ldw	r3,8(r2)
41112e24:	e0bfff17 	ldw	r2,-4(fp)
41112e28:	1887883a 	add	r3,r3,r2
41112e2c:	e0bffd17 	ldw	r2,-12(fp)
41112e30:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
41112e34:	e0bffd17 	ldw	r2,-12(fp)
41112e38:	10c00217 	ldw	r3,8(r2)
41112e3c:	d0a02417 	ldw	r2,-32624(gp)
41112e40:	1880032e 	bgeu	r3,r2,41112e50 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
41112e44:	e0bffd17 	ldw	r2,-12(fp)
41112e48:	00c00044 	movi	r3,1
41112e4c:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
41112e50:	e0bffe17 	ldw	r2,-8(fp)
41112e54:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
41112e58:	e0fffd17 	ldw	r3,-12(fp)
41112e5c:	d0a00d04 	addi	r2,gp,-32716
41112e60:	18bfcf1e 	bne	r3,r2,41112da0 <__reset+0xbb0f2da0>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
41112e64:	0001883a 	nop
}
41112e68:	0001883a 	nop
41112e6c:	e037883a 	mov	sp,fp
41112e70:	dfc00117 	ldw	ra,4(sp)
41112e74:	df000017 	ldw	fp,0(sp)
41112e78:	dec00204 	addi	sp,sp,8
41112e7c:	f800283a 	ret

41112e80 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
41112e80:	defffd04 	addi	sp,sp,-12
41112e84:	dfc00215 	stw	ra,8(sp)
41112e88:	df000115 	stw	fp,4(sp)
41112e8c:	df000104 	addi	fp,sp,4
41112e90:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
41112e94:	e13fff17 	ldw	r4,-4(fp)
41112e98:	11169d00 	call	411169d0 <alt_busy_sleep>
}
41112e9c:	e037883a 	mov	sp,fp
41112ea0:	dfc00117 	ldw	ra,4(sp)
41112ea4:	df000017 	ldw	fp,0(sp)
41112ea8:	dec00204 	addi	sp,sp,8
41112eac:	f800283a 	ret

41112eb0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
41112eb0:	defffe04 	addi	sp,sp,-8
41112eb4:	dfc00115 	stw	ra,4(sp)
41112eb8:	df000015 	stw	fp,0(sp)
41112ebc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
41112ec0:	d0a00b17 	ldw	r2,-32724(gp)
41112ec4:	10000326 	beq	r2,zero,41112ed4 <alt_get_errno+0x24>
41112ec8:	d0a00b17 	ldw	r2,-32724(gp)
41112ecc:	103ee83a 	callr	r2
41112ed0:	00000106 	br	41112ed8 <alt_get_errno+0x28>
41112ed4:	d0a01f04 	addi	r2,gp,-32644
}
41112ed8:	e037883a 	mov	sp,fp
41112edc:	dfc00117 	ldw	ra,4(sp)
41112ee0:	df000017 	ldw	fp,0(sp)
41112ee4:	dec00204 	addi	sp,sp,8
41112ee8:	f800283a 	ret

41112eec <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
41112eec:	defff904 	addi	sp,sp,-28
41112ef0:	dfc00615 	stw	ra,24(sp)
41112ef4:	df000515 	stw	fp,20(sp)
41112ef8:	df000504 	addi	fp,sp,20
41112efc:	e13ffd15 	stw	r4,-12(fp)
41112f00:	e17ffe15 	stw	r5,-8(fp)
41112f04:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
41112f08:	e0bffd17 	ldw	r2,-12(fp)
41112f0c:	10000616 	blt	r2,zero,41112f28 <write+0x3c>
41112f10:	e0bffd17 	ldw	r2,-12(fp)
41112f14:	10c00324 	muli	r3,r2,12
41112f18:	009044b4 	movhi	r2,16658
41112f1c:	10a69004 	addi	r2,r2,-26048
41112f20:	1885883a 	add	r2,r3,r2
41112f24:	00000106 	br	41112f2c <write+0x40>
41112f28:	0005883a 	mov	r2,zero
41112f2c:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
41112f30:	e0bffb17 	ldw	r2,-20(fp)
41112f34:	10002126 	beq	r2,zero,41112fbc <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
41112f38:	e0bffb17 	ldw	r2,-20(fp)
41112f3c:	10800217 	ldw	r2,8(r2)
41112f40:	108000cc 	andi	r2,r2,3
41112f44:	10001826 	beq	r2,zero,41112fa8 <write+0xbc>
41112f48:	e0bffb17 	ldw	r2,-20(fp)
41112f4c:	10800017 	ldw	r2,0(r2)
41112f50:	10800617 	ldw	r2,24(r2)
41112f54:	10001426 	beq	r2,zero,41112fa8 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
41112f58:	e0bffb17 	ldw	r2,-20(fp)
41112f5c:	10800017 	ldw	r2,0(r2)
41112f60:	10800617 	ldw	r2,24(r2)
41112f64:	e0ffff17 	ldw	r3,-4(fp)
41112f68:	180d883a 	mov	r6,r3
41112f6c:	e17ffe17 	ldw	r5,-8(fp)
41112f70:	e13ffb17 	ldw	r4,-20(fp)
41112f74:	103ee83a 	callr	r2
41112f78:	e0bffc15 	stw	r2,-16(fp)
41112f7c:	e0bffc17 	ldw	r2,-16(fp)
41112f80:	1000070e 	bge	r2,zero,41112fa0 <write+0xb4>
      {
        ALT_ERRNO = -rval;
41112f84:	1112eb00 	call	41112eb0 <alt_get_errno>
41112f88:	1007883a 	mov	r3,r2
41112f8c:	e0bffc17 	ldw	r2,-16(fp)
41112f90:	0085c83a 	sub	r2,zero,r2
41112f94:	18800015 	stw	r2,0(r3)
        return -1;
41112f98:	00bfffc4 	movi	r2,-1
41112f9c:	00000c06 	br	41112fd0 <write+0xe4>
      }
      return rval;
41112fa0:	e0bffc17 	ldw	r2,-16(fp)
41112fa4:	00000a06 	br	41112fd0 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
41112fa8:	1112eb00 	call	41112eb0 <alt_get_errno>
41112fac:	1007883a 	mov	r3,r2
41112fb0:	00800344 	movi	r2,13
41112fb4:	18800015 	stw	r2,0(r3)
41112fb8:	00000406 	br	41112fcc <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
41112fbc:	1112eb00 	call	41112eb0 <alt_get_errno>
41112fc0:	1007883a 	mov	r3,r2
41112fc4:	00801444 	movi	r2,81
41112fc8:	18800015 	stw	r2,0(r3)
  }
  return -1;
41112fcc:	00bfffc4 	movi	r2,-1
}
41112fd0:	e037883a 	mov	sp,fp
41112fd4:	dfc00117 	ldw	ra,4(sp)
41112fd8:	df000017 	ldw	fp,0(sp)
41112fdc:	dec00204 	addi	sp,sp,8
41112fe0:	f800283a 	ret

41112fe4 <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
41112fe4:	defffd04 	addi	sp,sp,-12
41112fe8:	dfc00215 	stw	ra,8(sp)
41112fec:	df000115 	stw	fp,4(sp)
41112ff0:	df000104 	addi	fp,sp,4
41112ff4:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
41112ff8:	d1600804 	addi	r5,gp,-32736
41112ffc:	e13fff17 	ldw	r4,-4(fp)
41113000:	1116b5c0 	call	41116b5c <alt_dev_llist_insert>
}
41113004:	e037883a 	mov	sp,fp
41113008:	dfc00117 	ldw	ra,4(sp)
4111300c:	df000017 	ldw	fp,0(sp)
41113010:	dec00204 	addi	sp,sp,8
41113014:	f800283a 	ret

41113018 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
41113018:	defffd04 	addi	sp,sp,-12
4111301c:	dfc00215 	stw	ra,8(sp)
41113020:	df000115 	stw	fp,4(sp)
41113024:	df000104 	addi	fp,sp,4
41113028:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
4111302c:	11175ec0 	call	411175ec <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
41113030:	00800044 	movi	r2,1
41113034:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
41113038:	0001883a 	nop
4111303c:	e037883a 	mov	sp,fp
41113040:	dfc00117 	ldw	ra,4(sp)
41113044:	df000017 	ldw	fp,0(sp)
41113048:	dec00204 	addi	sp,sp,8
4111304c:	f800283a 	ret

41113050 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
41113050:	defffe04 	addi	sp,sp,-8
41113054:	dfc00115 	stw	ra,4(sp)
41113058:	df000015 	stw	fp,0(sp)
4111305c:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( TIMER_1MS, timer_1ms);
41113060:	01c0fa04 	movi	r7,1000
41113064:	018000c4 	movi	r6,3
41113068:	000b883a 	mov	r5,zero
4111306c:	01100034 	movhi	r4,16384
41113070:	21000804 	addi	r4,r4,32
41113074:	11149ac0 	call	411149ac <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER_1US, timer_1us);
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
41113078:	01800084 	movi	r6,2
4111307c:	000b883a 	mov	r5,zero
41113080:	011044b4 	movhi	r4,16658
41113084:	2126fa04 	addi	r4,r4,-25624
41113088:	111329c0 	call	4111329c <altera_avalon_jtag_uart_init>
4111308c:	011044b4 	movhi	r4,16658
41113090:	2126f004 	addi	r4,r4,-25664
41113094:	1112fe40 	call	41112fe4 <alt_dev_reg>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_RX, sgdma_rx);
41113098:	01800044 	movi	r6,1
4111309c:	000b883a 	mov	r5,zero
411130a0:	011044b4 	movhi	r4,16658
411130a4:	212b0804 	addi	r4,r4,-21472
411130a8:	111488c0 	call	4111488c <alt_avalon_sgdma_init>
    ALTERA_AVALON_SGDMA_INIT ( SGDMA_TX, sgdma_tx);
411130ac:	000d883a 	mov	r6,zero
411130b0:	000b883a 	mov	r5,zero
411130b4:	011044b4 	movhi	r4,16658
411130b8:	212b1404 	addi	r4,r4,-21424
411130bc:	111488c0 	call	4111488c <alt_avalon_sgdma_init>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS, sysid_qsys);
411130c0:	0001883a 	nop
    ALTERA_ETH_TSE_INIT ( TSE_MAC, tse_mac);
411130c4:	0001883a 	nop
    ALTERA_MSGDMA_INIT ( DMA_M1_M2, dma_M1_M2);
411130c8:	009044b4 	movhi	r2,16658
411130cc:	10ab2004 	addi	r2,r2,-21376
411130d0:	10c00717 	ldw	r3,28(r2)
411130d4:	009044b4 	movhi	r2,16658
411130d8:	10ab2004 	addi	r2,r2,-21376
411130dc:	10800817 	ldw	r2,32(r2)
411130e0:	100d883a 	mov	r6,r2
411130e4:	180b883a 	mov	r5,r3
411130e8:	011044b4 	movhi	r4,16658
411130ec:	212b2004 	addi	r4,r4,-21376
411130f0:	11165f40 	call	411165f4 <alt_msgdma_init>
    ALTERA_MSGDMA_INIT ( DMA_M2_M1, dma_M2_M1);
411130f4:	009044b4 	movhi	r2,16658
411130f8:	10ab3804 	addi	r2,r2,-21280
411130fc:	10c00717 	ldw	r3,28(r2)
41113100:	009044b4 	movhi	r2,16658
41113104:	10ab3804 	addi	r2,r2,-21280
41113108:	10800817 	ldw	r2,32(r2)
4111310c:	100d883a 	mov	r6,r2
41113110:	180b883a 	mov	r5,r3
41113114:	011044b4 	movhi	r4,16658
41113118:	212b3804 	addi	r4,r4,-21280
4111311c:	11165f40 	call	411165f4 <alt_msgdma_init>
}
41113120:	0001883a 	nop
41113124:	e037883a 	mov	sp,fp
41113128:	dfc00117 	ldw	ra,4(sp)
4111312c:	df000017 	ldw	fp,0(sp)
41113130:	dec00204 	addi	sp,sp,8
41113134:	f800283a 	ret

41113138 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
41113138:	defffa04 	addi	sp,sp,-24
4111313c:	dfc00515 	stw	ra,20(sp)
41113140:	df000415 	stw	fp,16(sp)
41113144:	df000404 	addi	fp,sp,16
41113148:	e13ffd15 	stw	r4,-12(fp)
4111314c:	e17ffe15 	stw	r5,-8(fp)
41113150:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
41113154:	e0bffd17 	ldw	r2,-12(fp)
41113158:	10800017 	ldw	r2,0(r2)
4111315c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
41113160:	e0bffc17 	ldw	r2,-16(fp)
41113164:	10c00a04 	addi	r3,r2,40
41113168:	e0bffd17 	ldw	r2,-12(fp)
4111316c:	10800217 	ldw	r2,8(r2)
41113170:	100f883a 	mov	r7,r2
41113174:	e1bfff17 	ldw	r6,-4(fp)
41113178:	e17ffe17 	ldw	r5,-8(fp)
4111317c:	1809883a 	mov	r4,r3
41113180:	11137600 	call	41113760 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
41113184:	e037883a 	mov	sp,fp
41113188:	dfc00117 	ldw	ra,4(sp)
4111318c:	df000017 	ldw	fp,0(sp)
41113190:	dec00204 	addi	sp,sp,8
41113194:	f800283a 	ret

41113198 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
41113198:	defffa04 	addi	sp,sp,-24
4111319c:	dfc00515 	stw	ra,20(sp)
411131a0:	df000415 	stw	fp,16(sp)
411131a4:	df000404 	addi	fp,sp,16
411131a8:	e13ffd15 	stw	r4,-12(fp)
411131ac:	e17ffe15 	stw	r5,-8(fp)
411131b0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
411131b4:	e0bffd17 	ldw	r2,-12(fp)
411131b8:	10800017 	ldw	r2,0(r2)
411131bc:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
411131c0:	e0bffc17 	ldw	r2,-16(fp)
411131c4:	10c00a04 	addi	r3,r2,40
411131c8:	e0bffd17 	ldw	r2,-12(fp)
411131cc:	10800217 	ldw	r2,8(r2)
411131d0:	100f883a 	mov	r7,r2
411131d4:	e1bfff17 	ldw	r6,-4(fp)
411131d8:	e17ffe17 	ldw	r5,-8(fp)
411131dc:	1809883a 	mov	r4,r3
411131e0:	111397c0 	call	4111397c <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
411131e4:	e037883a 	mov	sp,fp
411131e8:	dfc00117 	ldw	ra,4(sp)
411131ec:	df000017 	ldw	fp,0(sp)
411131f0:	dec00204 	addi	sp,sp,8
411131f4:	f800283a 	ret

411131f8 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
411131f8:	defffc04 	addi	sp,sp,-16
411131fc:	dfc00315 	stw	ra,12(sp)
41113200:	df000215 	stw	fp,8(sp)
41113204:	df000204 	addi	fp,sp,8
41113208:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
4111320c:	e0bfff17 	ldw	r2,-4(fp)
41113210:	10800017 	ldw	r2,0(r2)
41113214:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
41113218:	e0bffe17 	ldw	r2,-8(fp)
4111321c:	10c00a04 	addi	r3,r2,40
41113220:	e0bfff17 	ldw	r2,-4(fp)
41113224:	10800217 	ldw	r2,8(r2)
41113228:	100b883a 	mov	r5,r2
4111322c:	1809883a 	mov	r4,r3
41113230:	11136080 	call	41113608 <altera_avalon_jtag_uart_close>
}
41113234:	e037883a 	mov	sp,fp
41113238:	dfc00117 	ldw	ra,4(sp)
4111323c:	df000017 	ldw	fp,0(sp)
41113240:	dec00204 	addi	sp,sp,8
41113244:	f800283a 	ret

41113248 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
41113248:	defffa04 	addi	sp,sp,-24
4111324c:	dfc00515 	stw	ra,20(sp)
41113250:	df000415 	stw	fp,16(sp)
41113254:	df000404 	addi	fp,sp,16
41113258:	e13ffd15 	stw	r4,-12(fp)
4111325c:	e17ffe15 	stw	r5,-8(fp)
41113260:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
41113264:	e0bffd17 	ldw	r2,-12(fp)
41113268:	10800017 	ldw	r2,0(r2)
4111326c:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
41113270:	e0bffc17 	ldw	r2,-16(fp)
41113274:	10800a04 	addi	r2,r2,40
41113278:	e1bfff17 	ldw	r6,-4(fp)
4111327c:	e17ffe17 	ldw	r5,-8(fp)
41113280:	1009883a 	mov	r4,r2
41113284:	11136700 	call	41113670 <altera_avalon_jtag_uart_ioctl>
}
41113288:	e037883a 	mov	sp,fp
4111328c:	dfc00117 	ldw	ra,4(sp)
41113290:	df000017 	ldw	fp,0(sp)
41113294:	dec00204 	addi	sp,sp,8
41113298:	f800283a 	ret

4111329c <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
4111329c:	defffa04 	addi	sp,sp,-24
411132a0:	dfc00515 	stw	ra,20(sp)
411132a4:	df000415 	stw	fp,16(sp)
411132a8:	df000404 	addi	fp,sp,16
411132ac:	e13ffd15 	stw	r4,-12(fp)
411132b0:	e17ffe15 	stw	r5,-8(fp)
411132b4:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
411132b8:	e0bffd17 	ldw	r2,-12(fp)
411132bc:	00c00044 	movi	r3,1
411132c0:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
411132c4:	e0bffd17 	ldw	r2,-12(fp)
411132c8:	10800017 	ldw	r2,0(r2)
411132cc:	10800104 	addi	r2,r2,4
411132d0:	1007883a 	mov	r3,r2
411132d4:	e0bffd17 	ldw	r2,-12(fp)
411132d8:	10800817 	ldw	r2,32(r2)
411132dc:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
411132e0:	e0bffe17 	ldw	r2,-8(fp)
411132e4:	e0ffff17 	ldw	r3,-4(fp)
411132e8:	d8000015 	stw	zero,0(sp)
411132ec:	e1fffd17 	ldw	r7,-12(fp)
411132f0:	01904474 	movhi	r6,16657
411132f4:	318cd704 	addi	r6,r6,13148
411132f8:	180b883a 	mov	r5,r3
411132fc:	1009883a 	mov	r4,r2
41113300:	1116d500 	call	41116d50 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
41113304:	e0bffd17 	ldw	r2,-12(fp)
41113308:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
4111330c:	e0bffd17 	ldw	r2,-12(fp)
41113310:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
41113314:	d0e02317 	ldw	r3,-32628(gp)
41113318:	e1fffd17 	ldw	r7,-12(fp)
4111331c:	01904474 	movhi	r6,16657
41113320:	318d5a04 	addi	r6,r6,13672
41113324:	180b883a 	mov	r5,r3
41113328:	1009883a 	mov	r4,r2
4111332c:	11168a40 	call	411168a4 <alt_alarm_start>
41113330:	1000040e 	bge	r2,zero,41113344 <altera_avalon_jtag_uart_init+0xa8>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
41113334:	e0fffd17 	ldw	r3,-12(fp)
41113338:	00a00034 	movhi	r2,32768
4111333c:	10bfffc4 	addi	r2,r2,-1
41113340:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
41113344:	0001883a 	nop
41113348:	e037883a 	mov	sp,fp
4111334c:	dfc00117 	ldw	ra,4(sp)
41113350:	df000017 	ldw	fp,0(sp)
41113354:	dec00204 	addi	sp,sp,8
41113358:	f800283a 	ret

4111335c <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
4111335c:	defff804 	addi	sp,sp,-32
41113360:	df000715 	stw	fp,28(sp)
41113364:	df000704 	addi	fp,sp,28
41113368:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
4111336c:	e0bfff17 	ldw	r2,-4(fp)
41113370:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
41113374:	e0bffb17 	ldw	r2,-20(fp)
41113378:	10800017 	ldw	r2,0(r2)
4111337c:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
41113380:	e0bffc17 	ldw	r2,-16(fp)
41113384:	10800104 	addi	r2,r2,4
41113388:	10800037 	ldwio	r2,0(r2)
4111338c:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
41113390:	e0bffd17 	ldw	r2,-12(fp)
41113394:	1080c00c 	andi	r2,r2,768
41113398:	10006d26 	beq	r2,zero,41113550 <altera_avalon_jtag_uart_irq+0x1f4>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
4111339c:	e0bffd17 	ldw	r2,-12(fp)
411133a0:	1080400c 	andi	r2,r2,256
411133a4:	10003526 	beq	r2,zero,4111347c <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
411133a8:	00800074 	movhi	r2,1
411133ac:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
411133b0:	e0bffb17 	ldw	r2,-20(fp)
411133b4:	10800a17 	ldw	r2,40(r2)
411133b8:	10800044 	addi	r2,r2,1
411133bc:	1081ffcc 	andi	r2,r2,2047
411133c0:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
411133c4:	e0bffb17 	ldw	r2,-20(fp)
411133c8:	10c00b17 	ldw	r3,44(r2)
411133cc:	e0bffe17 	ldw	r2,-8(fp)
411133d0:	18801526 	beq	r3,r2,41113428 <altera_avalon_jtag_uart_irq+0xcc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
411133d4:	e0bffc17 	ldw	r2,-16(fp)
411133d8:	10800037 	ldwio	r2,0(r2)
411133dc:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
411133e0:	e0bff917 	ldw	r2,-28(fp)
411133e4:	10a0000c 	andi	r2,r2,32768
411133e8:	10001126 	beq	r2,zero,41113430 <altera_avalon_jtag_uart_irq+0xd4>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
411133ec:	e0bffb17 	ldw	r2,-20(fp)
411133f0:	10800a17 	ldw	r2,40(r2)
411133f4:	e0fff917 	ldw	r3,-28(fp)
411133f8:	1809883a 	mov	r4,r3
411133fc:	e0fffb17 	ldw	r3,-20(fp)
41113400:	1885883a 	add	r2,r3,r2
41113404:	10800e04 	addi	r2,r2,56
41113408:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
4111340c:	e0bffb17 	ldw	r2,-20(fp)
41113410:	10800a17 	ldw	r2,40(r2)
41113414:	10800044 	addi	r2,r2,1
41113418:	10c1ffcc 	andi	r3,r2,2047
4111341c:	e0bffb17 	ldw	r2,-20(fp)
41113420:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
41113424:	003fe206 	br	411133b0 <__reset+0xbb0f33b0>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
41113428:	0001883a 	nop
4111342c:	00000106 	br	41113434 <altera_avalon_jtag_uart_irq+0xd8>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
41113430:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
41113434:	e0bff917 	ldw	r2,-28(fp)
41113438:	10bfffec 	andhi	r2,r2,65535
4111343c:	10000f26 	beq	r2,zero,4111347c <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
41113440:	e0bffb17 	ldw	r2,-20(fp)
41113444:	10c00817 	ldw	r3,32(r2)
41113448:	00bfff84 	movi	r2,-2
4111344c:	1886703a 	and	r3,r3,r2
41113450:	e0bffb17 	ldw	r2,-20(fp)
41113454:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
41113458:	e0bffc17 	ldw	r2,-16(fp)
4111345c:	10800104 	addi	r2,r2,4
41113460:	1007883a 	mov	r3,r2
41113464:	e0bffb17 	ldw	r2,-20(fp)
41113468:	10800817 	ldw	r2,32(r2)
4111346c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
41113470:	e0bffc17 	ldw	r2,-16(fp)
41113474:	10800104 	addi	r2,r2,4
41113478:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
4111347c:	e0bffd17 	ldw	r2,-12(fp)
41113480:	1080800c 	andi	r2,r2,512
41113484:	103fbe26 	beq	r2,zero,41113380 <__reset+0xbb0f3380>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
41113488:	e0bffd17 	ldw	r2,-12(fp)
4111348c:	1004d43a 	srli	r2,r2,16
41113490:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
41113494:	00001406 	br	411134e8 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
41113498:	e0bffc17 	ldw	r2,-16(fp)
4111349c:	e0fffb17 	ldw	r3,-20(fp)
411134a0:	18c00d17 	ldw	r3,52(r3)
411134a4:	e13ffb17 	ldw	r4,-20(fp)
411134a8:	20c7883a 	add	r3,r4,r3
411134ac:	18c20e04 	addi	r3,r3,2104
411134b0:	18c00003 	ldbu	r3,0(r3)
411134b4:	18c03fcc 	andi	r3,r3,255
411134b8:	18c0201c 	xori	r3,r3,128
411134bc:	18ffe004 	addi	r3,r3,-128
411134c0:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
411134c4:	e0bffb17 	ldw	r2,-20(fp)
411134c8:	10800d17 	ldw	r2,52(r2)
411134cc:	10800044 	addi	r2,r2,1
411134d0:	10c1ffcc 	andi	r3,r2,2047
411134d4:	e0bffb17 	ldw	r2,-20(fp)
411134d8:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
411134dc:	e0bffa17 	ldw	r2,-24(fp)
411134e0:	10bfffc4 	addi	r2,r2,-1
411134e4:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
411134e8:	e0bffa17 	ldw	r2,-24(fp)
411134ec:	10000526 	beq	r2,zero,41113504 <altera_avalon_jtag_uart_irq+0x1a8>
411134f0:	e0bffb17 	ldw	r2,-20(fp)
411134f4:	10c00d17 	ldw	r3,52(r2)
411134f8:	e0bffb17 	ldw	r2,-20(fp)
411134fc:	10800c17 	ldw	r2,48(r2)
41113500:	18bfe51e 	bne	r3,r2,41113498 <__reset+0xbb0f3498>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
41113504:	e0bffa17 	ldw	r2,-24(fp)
41113508:	103f9d26 	beq	r2,zero,41113380 <__reset+0xbb0f3380>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
4111350c:	e0bffb17 	ldw	r2,-20(fp)
41113510:	10c00817 	ldw	r3,32(r2)
41113514:	00bfff44 	movi	r2,-3
41113518:	1886703a 	and	r3,r3,r2
4111351c:	e0bffb17 	ldw	r2,-20(fp)
41113520:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
41113524:	e0bffb17 	ldw	r2,-20(fp)
41113528:	10800017 	ldw	r2,0(r2)
4111352c:	10800104 	addi	r2,r2,4
41113530:	1007883a 	mov	r3,r2
41113534:	e0bffb17 	ldw	r2,-20(fp)
41113538:	10800817 	ldw	r2,32(r2)
4111353c:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
41113540:	e0bffc17 	ldw	r2,-16(fp)
41113544:	10800104 	addi	r2,r2,4
41113548:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
4111354c:	003f8c06 	br	41113380 <__reset+0xbb0f3380>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
41113550:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
41113554:	0001883a 	nop
41113558:	e037883a 	mov	sp,fp
4111355c:	df000017 	ldw	fp,0(sp)
41113560:	dec00104 	addi	sp,sp,4
41113564:	f800283a 	ret

41113568 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
41113568:	defff804 	addi	sp,sp,-32
4111356c:	df000715 	stw	fp,28(sp)
41113570:	df000704 	addi	fp,sp,28
41113574:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
41113578:	e0bffb17 	ldw	r2,-20(fp)
4111357c:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
41113580:	e0bff917 	ldw	r2,-28(fp)
41113584:	10800017 	ldw	r2,0(r2)
41113588:	10800104 	addi	r2,r2,4
4111358c:	10800037 	ldwio	r2,0(r2)
41113590:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
41113594:	e0bffa17 	ldw	r2,-24(fp)
41113598:	1081000c 	andi	r2,r2,1024
4111359c:	10000b26 	beq	r2,zero,411135cc <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
411135a0:	e0bff917 	ldw	r2,-28(fp)
411135a4:	10800017 	ldw	r2,0(r2)
411135a8:	10800104 	addi	r2,r2,4
411135ac:	1007883a 	mov	r3,r2
411135b0:	e0bff917 	ldw	r2,-28(fp)
411135b4:	10800817 	ldw	r2,32(r2)
411135b8:	10810014 	ori	r2,r2,1024
411135bc:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
411135c0:	e0bff917 	ldw	r2,-28(fp)
411135c4:	10000915 	stw	zero,36(r2)
411135c8:	00000a06 	br	411135f4 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
411135cc:	e0bff917 	ldw	r2,-28(fp)
411135d0:	10c00917 	ldw	r3,36(r2)
411135d4:	00a00034 	movhi	r2,32768
411135d8:	10bfff04 	addi	r2,r2,-4
411135dc:	10c00536 	bltu	r2,r3,411135f4 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
411135e0:	e0bff917 	ldw	r2,-28(fp)
411135e4:	10800917 	ldw	r2,36(r2)
411135e8:	10c00044 	addi	r3,r2,1
411135ec:	e0bff917 	ldw	r2,-28(fp)
411135f0:	10c00915 	stw	r3,36(r2)
411135f4:	d0a02317 	ldw	r2,-32628(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
411135f8:	e037883a 	mov	sp,fp
411135fc:	df000017 	ldw	fp,0(sp)
41113600:	dec00104 	addi	sp,sp,4
41113604:	f800283a 	ret

41113608 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
41113608:	defffd04 	addi	sp,sp,-12
4111360c:	df000215 	stw	fp,8(sp)
41113610:	df000204 	addi	fp,sp,8
41113614:	e13ffe15 	stw	r4,-8(fp)
41113618:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
4111361c:	00000506 	br	41113634 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
41113620:	e0bfff17 	ldw	r2,-4(fp)
41113624:	1090000c 	andi	r2,r2,16384
41113628:	10000226 	beq	r2,zero,41113634 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
4111362c:	00bffd44 	movi	r2,-11
41113630:	00000b06 	br	41113660 <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
41113634:	e0bffe17 	ldw	r2,-8(fp)
41113638:	10c00d17 	ldw	r3,52(r2)
4111363c:	e0bffe17 	ldw	r2,-8(fp)
41113640:	10800c17 	ldw	r2,48(r2)
41113644:	18800526 	beq	r3,r2,4111365c <altera_avalon_jtag_uart_close+0x54>
41113648:	e0bffe17 	ldw	r2,-8(fp)
4111364c:	10c00917 	ldw	r3,36(r2)
41113650:	e0bffe17 	ldw	r2,-8(fp)
41113654:	10800117 	ldw	r2,4(r2)
41113658:	18bff136 	bltu	r3,r2,41113620 <__reset+0xbb0f3620>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
4111365c:	0005883a 	mov	r2,zero
}
41113660:	e037883a 	mov	sp,fp
41113664:	df000017 	ldw	fp,0(sp)
41113668:	dec00104 	addi	sp,sp,4
4111366c:	f800283a 	ret

41113670 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
41113670:	defffa04 	addi	sp,sp,-24
41113674:	df000515 	stw	fp,20(sp)
41113678:	df000504 	addi	fp,sp,20
4111367c:	e13ffd15 	stw	r4,-12(fp)
41113680:	e17ffe15 	stw	r5,-8(fp)
41113684:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
41113688:	00bff9c4 	movi	r2,-25
4111368c:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
41113690:	e0bffe17 	ldw	r2,-8(fp)
41113694:	10da8060 	cmpeqi	r3,r2,27137
41113698:	1800031e 	bne	r3,zero,411136a8 <altera_avalon_jtag_uart_ioctl+0x38>
4111369c:	109a80a0 	cmpeqi	r2,r2,27138
411136a0:	1000181e 	bne	r2,zero,41113704 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
411136a4:	00002906 	br	4111374c <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
411136a8:	e0bffd17 	ldw	r2,-12(fp)
411136ac:	10c00117 	ldw	r3,4(r2)
411136b0:	00a00034 	movhi	r2,32768
411136b4:	10bfffc4 	addi	r2,r2,-1
411136b8:	18802126 	beq	r3,r2,41113740 <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
411136bc:	e0bfff17 	ldw	r2,-4(fp)
411136c0:	10800017 	ldw	r2,0(r2)
411136c4:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
411136c8:	e0bffc17 	ldw	r2,-16(fp)
411136cc:	10800090 	cmplti	r2,r2,2
411136d0:	1000061e 	bne	r2,zero,411136ec <altera_avalon_jtag_uart_ioctl+0x7c>
411136d4:	e0fffc17 	ldw	r3,-16(fp)
411136d8:	00a00034 	movhi	r2,32768
411136dc:	10bfffc4 	addi	r2,r2,-1
411136e0:	18800226 	beq	r3,r2,411136ec <altera_avalon_jtag_uart_ioctl+0x7c>
411136e4:	e0bffc17 	ldw	r2,-16(fp)
411136e8:	00000206 	br	411136f4 <altera_avalon_jtag_uart_ioctl+0x84>
411136ec:	00a00034 	movhi	r2,32768
411136f0:	10bfff84 	addi	r2,r2,-2
411136f4:	e0fffd17 	ldw	r3,-12(fp)
411136f8:	18800115 	stw	r2,4(r3)
      rc = 0;
411136fc:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
41113700:	00000f06 	br	41113740 <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
41113704:	e0bffd17 	ldw	r2,-12(fp)
41113708:	10c00117 	ldw	r3,4(r2)
4111370c:	00a00034 	movhi	r2,32768
41113710:	10bfffc4 	addi	r2,r2,-1
41113714:	18800c26 	beq	r3,r2,41113748 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
41113718:	e0bffd17 	ldw	r2,-12(fp)
4111371c:	10c00917 	ldw	r3,36(r2)
41113720:	e0bffd17 	ldw	r2,-12(fp)
41113724:	10800117 	ldw	r2,4(r2)
41113728:	1885803a 	cmpltu	r2,r3,r2
4111372c:	10c03fcc 	andi	r3,r2,255
41113730:	e0bfff17 	ldw	r2,-4(fp)
41113734:	10c00015 	stw	r3,0(r2)
      rc = 0;
41113738:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
4111373c:	00000206 	br	41113748 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
41113740:	0001883a 	nop
41113744:	00000106 	br	4111374c <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
41113748:	0001883a 	nop

  default:
    break;
  }

  return rc;
4111374c:	e0bffb17 	ldw	r2,-20(fp)
}
41113750:	e037883a 	mov	sp,fp
41113754:	df000017 	ldw	fp,0(sp)
41113758:	dec00104 	addi	sp,sp,4
4111375c:	f800283a 	ret

41113760 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
41113760:	defff304 	addi	sp,sp,-52
41113764:	dfc00c15 	stw	ra,48(sp)
41113768:	df000b15 	stw	fp,44(sp)
4111376c:	df000b04 	addi	fp,sp,44
41113770:	e13ffc15 	stw	r4,-16(fp)
41113774:	e17ffd15 	stw	r5,-12(fp)
41113778:	e1bffe15 	stw	r6,-8(fp)
4111377c:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
41113780:	e0bffd17 	ldw	r2,-12(fp)
41113784:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
41113788:	00004706 	br	411138a8 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
4111378c:	e0bffc17 	ldw	r2,-16(fp)
41113790:	10800a17 	ldw	r2,40(r2)
41113794:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
41113798:	e0bffc17 	ldw	r2,-16(fp)
4111379c:	10800b17 	ldw	r2,44(r2)
411137a0:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
411137a4:	e0fff717 	ldw	r3,-36(fp)
411137a8:	e0bff817 	ldw	r2,-32(fp)
411137ac:	18800536 	bltu	r3,r2,411137c4 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
411137b0:	e0fff717 	ldw	r3,-36(fp)
411137b4:	e0bff817 	ldw	r2,-32(fp)
411137b8:	1885c83a 	sub	r2,r3,r2
411137bc:	e0bff615 	stw	r2,-40(fp)
411137c0:	00000406 	br	411137d4 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
411137c4:	00c20004 	movi	r3,2048
411137c8:	e0bff817 	ldw	r2,-32(fp)
411137cc:	1885c83a 	sub	r2,r3,r2
411137d0:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
411137d4:	e0bff617 	ldw	r2,-40(fp)
411137d8:	10001e26 	beq	r2,zero,41113854 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
411137dc:	e0fffe17 	ldw	r3,-8(fp)
411137e0:	e0bff617 	ldw	r2,-40(fp)
411137e4:	1880022e 	bgeu	r3,r2,411137f0 <altera_avalon_jtag_uart_read+0x90>
        n = space;
411137e8:	e0bffe17 	ldw	r2,-8(fp)
411137ec:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
411137f0:	e0bffc17 	ldw	r2,-16(fp)
411137f4:	10c00e04 	addi	r3,r2,56
411137f8:	e0bff817 	ldw	r2,-32(fp)
411137fc:	1885883a 	add	r2,r3,r2
41113800:	e1bff617 	ldw	r6,-40(fp)
41113804:	100b883a 	mov	r5,r2
41113808:	e13ff517 	ldw	r4,-44(fp)
4111380c:	110626c0 	call	4110626c <memcpy>
      ptr   += n;
41113810:	e0fff517 	ldw	r3,-44(fp)
41113814:	e0bff617 	ldw	r2,-40(fp)
41113818:	1885883a 	add	r2,r3,r2
4111381c:	e0bff515 	stw	r2,-44(fp)
      space -= n;
41113820:	e0fffe17 	ldw	r3,-8(fp)
41113824:	e0bff617 	ldw	r2,-40(fp)
41113828:	1885c83a 	sub	r2,r3,r2
4111382c:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
41113830:	e0fff817 	ldw	r3,-32(fp)
41113834:	e0bff617 	ldw	r2,-40(fp)
41113838:	1885883a 	add	r2,r3,r2
4111383c:	10c1ffcc 	andi	r3,r2,2047
41113840:	e0bffc17 	ldw	r2,-16(fp)
41113844:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
41113848:	e0bffe17 	ldw	r2,-8(fp)
4111384c:	00bfcf16 	blt	zero,r2,4111378c <__reset+0xbb0f378c>
41113850:	00000106 	br	41113858 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
41113854:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
41113858:	e0fff517 	ldw	r3,-44(fp)
4111385c:	e0bffd17 	ldw	r2,-12(fp)
41113860:	1880141e 	bne	r3,r2,411138b4 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
41113864:	e0bfff17 	ldw	r2,-4(fp)
41113868:	1090000c 	andi	r2,r2,16384
4111386c:	1000131e 	bne	r2,zero,411138bc <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
41113870:	0001883a 	nop
41113874:	e0bffc17 	ldw	r2,-16(fp)
41113878:	10c00a17 	ldw	r3,40(r2)
4111387c:	e0bff717 	ldw	r2,-36(fp)
41113880:	1880051e 	bne	r3,r2,41113898 <altera_avalon_jtag_uart_read+0x138>
41113884:	e0bffc17 	ldw	r2,-16(fp)
41113888:	10c00917 	ldw	r3,36(r2)
4111388c:	e0bffc17 	ldw	r2,-16(fp)
41113890:	10800117 	ldw	r2,4(r2)
41113894:	18bff736 	bltu	r3,r2,41113874 <__reset+0xbb0f3874>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
41113898:	e0bffc17 	ldw	r2,-16(fp)
4111389c:	10c00a17 	ldw	r3,40(r2)
411138a0:	e0bff717 	ldw	r2,-36(fp)
411138a4:	18800726 	beq	r3,r2,411138c4 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
411138a8:	e0bffe17 	ldw	r2,-8(fp)
411138ac:	00bfb716 	blt	zero,r2,4111378c <__reset+0xbb0f378c>
411138b0:	00000506 	br	411138c8 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
411138b4:	0001883a 	nop
411138b8:	00000306 	br	411138c8 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
411138bc:	0001883a 	nop
411138c0:	00000106 	br	411138c8 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
411138c4:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
411138c8:	e0fff517 	ldw	r3,-44(fp)
411138cc:	e0bffd17 	ldw	r2,-12(fp)
411138d0:	18801826 	beq	r3,r2,41113934 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
411138d4:	0005303a 	rdctl	r2,status
411138d8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
411138dc:	e0fffb17 	ldw	r3,-20(fp)
411138e0:	00bfff84 	movi	r2,-2
411138e4:	1884703a 	and	r2,r3,r2
411138e8:	1001703a 	wrctl	status,r2
  
  return context;
411138ec:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
411138f0:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
411138f4:	e0bffc17 	ldw	r2,-16(fp)
411138f8:	10800817 	ldw	r2,32(r2)
411138fc:	10c00054 	ori	r3,r2,1
41113900:	e0bffc17 	ldw	r2,-16(fp)
41113904:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
41113908:	e0bffc17 	ldw	r2,-16(fp)
4111390c:	10800017 	ldw	r2,0(r2)
41113910:	10800104 	addi	r2,r2,4
41113914:	1007883a 	mov	r3,r2
41113918:	e0bffc17 	ldw	r2,-16(fp)
4111391c:	10800817 	ldw	r2,32(r2)
41113920:	18800035 	stwio	r2,0(r3)
41113924:	e0bffa17 	ldw	r2,-24(fp)
41113928:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
4111392c:	e0bff917 	ldw	r2,-28(fp)
41113930:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
41113934:	e0fff517 	ldw	r3,-44(fp)
41113938:	e0bffd17 	ldw	r2,-12(fp)
4111393c:	18800426 	beq	r3,r2,41113950 <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
41113940:	e0fff517 	ldw	r3,-44(fp)
41113944:	e0bffd17 	ldw	r2,-12(fp)
41113948:	1885c83a 	sub	r2,r3,r2
4111394c:	00000606 	br	41113968 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
41113950:	e0bfff17 	ldw	r2,-4(fp)
41113954:	1090000c 	andi	r2,r2,16384
41113958:	10000226 	beq	r2,zero,41113964 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
4111395c:	00bffd44 	movi	r2,-11
41113960:	00000106 	br	41113968 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
41113964:	00bffec4 	movi	r2,-5
}
41113968:	e037883a 	mov	sp,fp
4111396c:	dfc00117 	ldw	ra,4(sp)
41113970:	df000017 	ldw	fp,0(sp)
41113974:	dec00204 	addi	sp,sp,8
41113978:	f800283a 	ret

4111397c <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
4111397c:	defff304 	addi	sp,sp,-52
41113980:	dfc00c15 	stw	ra,48(sp)
41113984:	df000b15 	stw	fp,44(sp)
41113988:	df000b04 	addi	fp,sp,44
4111398c:	e13ffc15 	stw	r4,-16(fp)
41113990:	e17ffd15 	stw	r5,-12(fp)
41113994:	e1bffe15 	stw	r6,-8(fp)
41113998:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
4111399c:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
411139a0:	e0bffd17 	ldw	r2,-12(fp)
411139a4:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
411139a8:	00003706 	br	41113a88 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
411139ac:	e0bffc17 	ldw	r2,-16(fp)
411139b0:	10800c17 	ldw	r2,48(r2)
411139b4:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
411139b8:	e0bffc17 	ldw	r2,-16(fp)
411139bc:	10800d17 	ldw	r2,52(r2)
411139c0:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
411139c4:	e0fff917 	ldw	r3,-28(fp)
411139c8:	e0bff517 	ldw	r2,-44(fp)
411139cc:	1880062e 	bgeu	r3,r2,411139e8 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
411139d0:	e0fff517 	ldw	r3,-44(fp)
411139d4:	e0bff917 	ldw	r2,-28(fp)
411139d8:	1885c83a 	sub	r2,r3,r2
411139dc:	10bfffc4 	addi	r2,r2,-1
411139e0:	e0bff615 	stw	r2,-40(fp)
411139e4:	00000b06 	br	41113a14 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
411139e8:	e0bff517 	ldw	r2,-44(fp)
411139ec:	10000526 	beq	r2,zero,41113a04 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
411139f0:	00c20004 	movi	r3,2048
411139f4:	e0bff917 	ldw	r2,-28(fp)
411139f8:	1885c83a 	sub	r2,r3,r2
411139fc:	e0bff615 	stw	r2,-40(fp)
41113a00:	00000406 	br	41113a14 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
41113a04:	00c1ffc4 	movi	r3,2047
41113a08:	e0bff917 	ldw	r2,-28(fp)
41113a0c:	1885c83a 	sub	r2,r3,r2
41113a10:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
41113a14:	e0bff617 	ldw	r2,-40(fp)
41113a18:	10001e26 	beq	r2,zero,41113a94 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
41113a1c:	e0fffe17 	ldw	r3,-8(fp)
41113a20:	e0bff617 	ldw	r2,-40(fp)
41113a24:	1880022e 	bgeu	r3,r2,41113a30 <altera_avalon_jtag_uart_write+0xb4>
        n = count;
41113a28:	e0bffe17 	ldw	r2,-8(fp)
41113a2c:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
41113a30:	e0bffc17 	ldw	r2,-16(fp)
41113a34:	10c20e04 	addi	r3,r2,2104
41113a38:	e0bff917 	ldw	r2,-28(fp)
41113a3c:	1885883a 	add	r2,r3,r2
41113a40:	e1bff617 	ldw	r6,-40(fp)
41113a44:	e17ffd17 	ldw	r5,-12(fp)
41113a48:	1009883a 	mov	r4,r2
41113a4c:	110626c0 	call	4110626c <memcpy>
      ptr   += n;
41113a50:	e0fffd17 	ldw	r3,-12(fp)
41113a54:	e0bff617 	ldw	r2,-40(fp)
41113a58:	1885883a 	add	r2,r3,r2
41113a5c:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
41113a60:	e0fffe17 	ldw	r3,-8(fp)
41113a64:	e0bff617 	ldw	r2,-40(fp)
41113a68:	1885c83a 	sub	r2,r3,r2
41113a6c:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
41113a70:	e0fff917 	ldw	r3,-28(fp)
41113a74:	e0bff617 	ldw	r2,-40(fp)
41113a78:	1885883a 	add	r2,r3,r2
41113a7c:	10c1ffcc 	andi	r3,r2,2047
41113a80:	e0bffc17 	ldw	r2,-16(fp)
41113a84:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
41113a88:	e0bffe17 	ldw	r2,-8(fp)
41113a8c:	00bfc716 	blt	zero,r2,411139ac <__reset+0xbb0f39ac>
41113a90:	00000106 	br	41113a98 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
41113a94:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
41113a98:	0005303a 	rdctl	r2,status
41113a9c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41113aa0:	e0fffb17 	ldw	r3,-20(fp)
41113aa4:	00bfff84 	movi	r2,-2
41113aa8:	1884703a 	and	r2,r3,r2
41113aac:	1001703a 	wrctl	status,r2
  
  return context;
41113ab0:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
41113ab4:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
41113ab8:	e0bffc17 	ldw	r2,-16(fp)
41113abc:	10800817 	ldw	r2,32(r2)
41113ac0:	10c00094 	ori	r3,r2,2
41113ac4:	e0bffc17 	ldw	r2,-16(fp)
41113ac8:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
41113acc:	e0bffc17 	ldw	r2,-16(fp)
41113ad0:	10800017 	ldw	r2,0(r2)
41113ad4:	10800104 	addi	r2,r2,4
41113ad8:	1007883a 	mov	r3,r2
41113adc:	e0bffc17 	ldw	r2,-16(fp)
41113ae0:	10800817 	ldw	r2,32(r2)
41113ae4:	18800035 	stwio	r2,0(r3)
41113ae8:	e0bffa17 	ldw	r2,-24(fp)
41113aec:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
41113af0:	e0bff817 	ldw	r2,-32(fp)
41113af4:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
41113af8:	e0bffe17 	ldw	r2,-8(fp)
41113afc:	0080100e 	bge	zero,r2,41113b40 <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
41113b00:	e0bfff17 	ldw	r2,-4(fp)
41113b04:	1090000c 	andi	r2,r2,16384
41113b08:	1000101e 	bne	r2,zero,41113b4c <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
41113b0c:	0001883a 	nop
41113b10:	e0bffc17 	ldw	r2,-16(fp)
41113b14:	10c00d17 	ldw	r3,52(r2)
41113b18:	e0bff517 	ldw	r2,-44(fp)
41113b1c:	1880051e 	bne	r3,r2,41113b34 <altera_avalon_jtag_uart_write+0x1b8>
41113b20:	e0bffc17 	ldw	r2,-16(fp)
41113b24:	10c00917 	ldw	r3,36(r2)
41113b28:	e0bffc17 	ldw	r2,-16(fp)
41113b2c:	10800117 	ldw	r2,4(r2)
41113b30:	18bff736 	bltu	r3,r2,41113b10 <__reset+0xbb0f3b10>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
41113b34:	e0bffc17 	ldw	r2,-16(fp)
41113b38:	10800917 	ldw	r2,36(r2)
41113b3c:	1000051e 	bne	r2,zero,41113b54 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
41113b40:	e0bffe17 	ldw	r2,-8(fp)
41113b44:	00bfd016 	blt	zero,r2,41113a88 <__reset+0xbb0f3a88>
41113b48:	00000306 	br	41113b58 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
41113b4c:	0001883a 	nop
41113b50:	00000106 	br	41113b58 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
41113b54:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
41113b58:	e0fffd17 	ldw	r3,-12(fp)
41113b5c:	e0bff717 	ldw	r2,-36(fp)
41113b60:	18800426 	beq	r3,r2,41113b74 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
41113b64:	e0fffd17 	ldw	r3,-12(fp)
41113b68:	e0bff717 	ldw	r2,-36(fp)
41113b6c:	1885c83a 	sub	r2,r3,r2
41113b70:	00000606 	br	41113b8c <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
41113b74:	e0bfff17 	ldw	r2,-4(fp)
41113b78:	1090000c 	andi	r2,r2,16384
41113b7c:	10000226 	beq	r2,zero,41113b88 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
41113b80:	00bffd44 	movi	r2,-11
41113b84:	00000106 	br	41113b8c <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
41113b88:	00bffec4 	movi	r2,-5
}
41113b8c:	e037883a 	mov	sp,fp
41113b90:	dfc00117 	ldw	ra,4(sp)
41113b94:	df000017 	ldw	fp,0(sp)
41113b98:	dec00204 	addi	sp,sp,8
41113b9c:	f800283a 	ret

41113ba0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
41113ba0:	defffe04 	addi	sp,sp,-8
41113ba4:	dfc00115 	stw	ra,4(sp)
41113ba8:	df000015 	stw	fp,0(sp)
41113bac:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
41113bb0:	d0a00b17 	ldw	r2,-32724(gp)
41113bb4:	10000326 	beq	r2,zero,41113bc4 <alt_get_errno+0x24>
41113bb8:	d0a00b17 	ldw	r2,-32724(gp)
41113bbc:	103ee83a 	callr	r2
41113bc0:	00000106 	br	41113bc8 <alt_get_errno+0x28>
41113bc4:	d0a01f04 	addi	r2,gp,-32644
}
41113bc8:	e037883a 	mov	sp,fp
41113bcc:	dfc00117 	ldw	ra,4(sp)
41113bd0:	df000017 	ldw	fp,0(sp)
41113bd4:	dec00204 	addi	sp,sp,8
41113bd8:	f800283a 	ret

41113bdc <alt_avalon_sgdma_do_async_transfer>:
 * - 0 for success, or various errors defined in <errno.h>
 */
int alt_avalon_sgdma_do_async_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
41113bdc:	defffc04 	addi	sp,sp,-16
41113be0:	df000315 	stw	fp,12(sp)
41113be4:	df000304 	addi	fp,sp,12
41113be8:	e13ffe15 	stw	r4,-8(fp)
41113bec:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  /* Return with error immediately if controller is busy */
  if( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
41113bf0:	e0bffe17 	ldw	r2,-8(fp)
41113bf4:	10800317 	ldw	r2,12(r2)
41113bf8:	10800037 	ldwio	r2,0(r2)
41113bfc:	1080040c 	andi	r2,r2,16
41113c00:	10000226 	beq	r2,zero,41113c0c <alt_avalon_sgdma_do_async_transfer+0x30>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) ) {
    return -EBUSY;
41113c04:	00bffc04 	movi	r2,-16
41113c08:	00003906 	br	41113cf0 <alt_avalon_sgdma_do_async_transfer+0x114>
  }

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
41113c0c:	e0bffe17 	ldw	r2,-8(fp)
41113c10:	10800317 	ldw	r2,12(r2)
41113c14:	10800404 	addi	r2,r2,16
41113c18:	e0fffe17 	ldw	r3,-8(fp)
41113c1c:	18c00317 	ldw	r3,12(r3)
41113c20:	18c00404 	addi	r3,r3,16
41113c24:	19000037 	ldwio	r4,0(r3)
41113c28:	00fff7c4 	movi	r3,-33
41113c2c:	20c6703a 	and	r3,r4,r3
41113c30:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
41113c34:	e0bffe17 	ldw	r2,-8(fp)
41113c38:	10800317 	ldw	r2,12(r2)
41113c3c:	00c03fc4 	movi	r3,255
41113c40:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
41113c44:	e0bffe17 	ldw	r2,-8(fp)
41113c48:	10800317 	ldw	r2,12(r2)
41113c4c:	10800804 	addi	r2,r2,32
41113c50:	e0ffff17 	ldw	r3,-4(fp)
41113c54:	10c00035 	stwio	r3,0(r2)
   *  - Stop on an error with any particular descriptor
   *  - Include any control register bits registered with along with
   *    the callback routine (effectively, interrupts are controlled
   *    via the control bits set during callback-register time).
   */
  if(dev->callback) {
41113c58:	e0bffe17 	ldw	r2,-8(fp)
41113c5c:	10800917 	ldw	r2,36(r2)
41113c60:	10001126 	beq	r2,zero,41113ca8 <alt_avalon_sgdma_do_async_transfer+0xcc>
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
41113c64:	e0bffe17 	ldw	r2,-8(fp)
41113c68:	10800317 	ldw	r2,12(r2)
41113c6c:	10800404 	addi	r2,r2,16
41113c70:	10800037 	ldwio	r2,0(r2)
41113c74:	e0bffd15 	stw	r2,-12(fp)

    control |= (dev->chain_control                          |
41113c78:	e0bffe17 	ldw	r2,-8(fp)
41113c7c:	10c00b17 	ldw	r3,44(r2)
41113c80:	e0bffd17 	ldw	r2,-12(fp)
41113c84:	1884b03a 	or	r2,r3,r2
41113c88:	10801814 	ori	r2,r2,96
41113c8c:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK  );

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
41113c90:	e0bffe17 	ldw	r2,-8(fp)
41113c94:	10800317 	ldw	r2,12(r2)
41113c98:	10800404 	addi	r2,r2,16
41113c9c:	e0fffd17 	ldw	r3,-12(fp)
41113ca0:	10c00035 	stwio	r3,0(r2)
41113ca4:	00001106 	br	41113cec <alt_avalon_sgdma_do_async_transfer+0x110>
   *   - Run
   *   - Stop on an error with any particular descriptor
   *   - Disable interrupt generation
   */
  else {
    control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
41113ca8:	e0bffe17 	ldw	r2,-8(fp)
41113cac:	10800317 	ldw	r2,12(r2)
41113cb0:	10800404 	addi	r2,r2,16
41113cb4:	10800037 	ldwio	r2,0(r2)
41113cb8:	e0bffd15 	stw	r2,-12(fp)

    control |= (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK         |
41113cbc:	e0bffd17 	ldw	r2,-12(fp)
41113cc0:	10801814 	ori	r2,r2,96
41113cc4:	e0bffd15 	stw	r2,-12(fp)
                ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK );
    control &= ~ALTERA_AVALON_SGDMA_CONTROL_IE_GLOBAL_MSK;
41113cc8:	e0fffd17 	ldw	r3,-12(fp)
41113ccc:	00bffbc4 	movi	r2,-17
41113cd0:	1884703a 	and	r2,r3,r2
41113cd4:	e0bffd15 	stw	r2,-12(fp)

    IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
41113cd8:	e0bffe17 	ldw	r2,-8(fp)
41113cdc:	10800317 	ldw	r2,12(r2)
41113ce0:	10800404 	addi	r2,r2,16
41113ce4:	e0fffd17 	ldw	r3,-12(fp)
41113ce8:	10c00035 	stwio	r3,0(r2)

  /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
  return 0;
41113cec:	0005883a 	mov	r2,zero
}
41113cf0:	e037883a 	mov	sp,fp
41113cf4:	df000017 	ldw	fp,0(sp)
41113cf8:	dec00104 	addi	sp,sp,4
41113cfc:	f800283a 	ret

41113d00 <alt_avalon_sgdma_do_sync_transfer>:
 * - status: Content of SGDMA status register.
 */
alt_u8 alt_avalon_sgdma_do_sync_transfer(
  alt_sgdma_dev *dev,
  alt_sgdma_descriptor *desc)
{
41113d00:	defffc04 	addi	sp,sp,-16
41113d04:	df000315 	stw	fp,12(sp)
41113d08:	df000304 	addi	fp,sp,12
41113d0c:	e13ffe15 	stw	r4,-8(fp)
41113d10:	e17fff15 	stw	r5,-4(fp)
  alt_u8 status;

  /* Wait for any pending transfers to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
41113d14:	0001883a 	nop
41113d18:	e0bffe17 	ldw	r2,-8(fp)
41113d1c:	10800317 	ldw	r2,12(r2)
41113d20:	10800037 	ldwio	r2,0(r2)
41113d24:	1080040c 	andi	r2,r2,16
41113d28:	103ffb1e 	bne	r2,zero,41113d18 <__reset+0xbb0f3d18>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );


  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
41113d2c:	e0bffe17 	ldw	r2,-8(fp)
41113d30:	10800317 	ldw	r2,12(r2)
41113d34:	10800404 	addi	r2,r2,16
41113d38:	e0fffe17 	ldw	r3,-8(fp)
41113d3c:	18c00317 	ldw	r3,12(r3)
41113d40:	18c00404 	addi	r3,r3,16
41113d44:	19000037 	ldwio	r4,0(r3)
41113d48:	00fff7c4 	movi	r3,-33
41113d4c:	20c6703a 	and	r3,r4,r3
41113d50:	10c00035 	stwio	r3,0(r2)

  /*
   * Clear any (previous) status register information
   * that might occlude our error checking later.
   */
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
41113d54:	e0bffe17 	ldw	r2,-8(fp)
41113d58:	10800317 	ldw	r2,12(r2)
41113d5c:	00c03fc4 	movi	r3,255
41113d60:	10c00035 	stwio	r3,0(r2)

  /* Point the controller at the descriptor */
  IOWR_ALTERA_AVALON_SGDMA_NEXT_DESC_POINTER(dev->base, (alt_u32) desc);
41113d64:	e0bffe17 	ldw	r2,-8(fp)
41113d68:	10800317 	ldw	r2,12(r2)
41113d6c:	10800804 	addi	r2,r2,32
41113d70:	e0ffff17 	ldw	r3,-4(fp)
41113d74:	10c00035 	stwio	r3,0(r2)
   * Set up SGDMA controller to:
   * - Disable interrupt generation
   * - Run once a valid descriptor is written to controller
   * - Stop on an error with any particular descriptor
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
41113d78:	e0bffe17 	ldw	r2,-8(fp)
41113d7c:	10800317 	ldw	r2,12(r2)
41113d80:	10800404 	addi	r2,r2,16
41113d84:	e0fffe17 	ldw	r3,-8(fp)
41113d88:	18c00317 	ldw	r3,12(r3)
41113d8c:	18c00404 	addi	r3,r3,16
41113d90:	18c00037 	ldwio	r3,0(r3)
41113d94:	18c01814 	ori	r3,r3,96
41113d98:	10c00035 	stwio	r3,0(r2)
    (ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK |
     ALTERA_AVALON_SGDMA_CONTROL_STOP_DMA_ER_MSK | 
     IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base)) );

  /* Wait for the descriptor (chain) to complete */
  while ( (IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base) &
41113d9c:	0001883a 	nop
41113da0:	e0bffe17 	ldw	r2,-8(fp)
41113da4:	10800317 	ldw	r2,12(r2)
41113da8:	10800037 	ldwio	r2,0(r2)
41113dac:	1080040c 	andi	r2,r2,16
41113db0:	103ffb1e 	bne	r2,zero,41113da0 <__reset+0xbb0f3da0>
           ALTERA_AVALON_SGDMA_STATUS_BUSY_MSK) );

  /* Clear Run */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
41113db4:	e0bffe17 	ldw	r2,-8(fp)
41113db8:	10800317 	ldw	r2,12(r2)
41113dbc:	10800404 	addi	r2,r2,16
41113dc0:	e0fffe17 	ldw	r3,-8(fp)
41113dc4:	18c00317 	ldw	r3,12(r3)
41113dc8:	18c00404 	addi	r3,r3,16
41113dcc:	19000037 	ldwio	r4,0(r3)
41113dd0:	00fff7c4 	movi	r3,-33
41113dd4:	20c6703a 	and	r3,r4,r3
41113dd8:	10c00035 	stwio	r3,0(r2)
    (IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) &
     ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK) );

  /* Get & clear status register contents */
  status = IORD_ALTERA_AVALON_SGDMA_STATUS(dev->base);
41113ddc:	e0bffe17 	ldw	r2,-8(fp)
41113de0:	10800317 	ldw	r2,12(r2)
41113de4:	10800037 	ldwio	r2,0(r2)
41113de8:	e0bffd05 	stb	r2,-12(fp)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
41113dec:	e0bffe17 	ldw	r2,-8(fp)
41113df0:	10800317 	ldw	r2,12(r2)
41113df4:	00c03fc4 	movi	r3,255
41113df8:	10c00035 	stwio	r3,0(r2)

  return status;
41113dfc:	e0bffd03 	ldbu	r2,-12(fp)
}
41113e00:	e037883a 	mov	sp,fp
41113e04:	df000017 	ldw	fp,0(sp)
41113e08:	dec00104 	addi	sp,sp,4
41113e0c:	f800283a 	ret

41113e10 <alt_avalon_sgdma_construct_mem_to_mem_desc>:
  alt_u32              *read_addr,
  alt_u32              *write_addr,
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed)
{
41113e10:	defff404 	addi	sp,sp,-48
41113e14:	dfc00b15 	stw	ra,44(sp)
41113e18:	df000a15 	stw	fp,40(sp)
41113e1c:	df000a04 	addi	fp,sp,40
41113e20:	e13ffb15 	stw	r4,-20(fp)
41113e24:	e17ffc15 	stw	r5,-16(fp)
41113e28:	e1bffd15 	stw	r6,-12(fp)
41113e2c:	e1fffe15 	stw	r7,-8(fp)
41113e30:	e0800217 	ldw	r2,8(fp)
41113e34:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_mem_desc_burst(desc, next, read_addr, 
41113e38:	e0bfff0b 	ldhu	r2,-4(fp)
41113e3c:	d8000415 	stw	zero,16(sp)
41113e40:	d8000315 	stw	zero,12(sp)
41113e44:	e0c00417 	ldw	r3,16(fp)
41113e48:	d8c00215 	stw	r3,8(sp)
41113e4c:	e0c00317 	ldw	r3,12(fp)
41113e50:	d8c00115 	stw	r3,4(sp)
41113e54:	d8800015 	stw	r2,0(sp)
41113e58:	e1fffe17 	ldw	r7,-8(fp)
41113e5c:	e1bffd17 	ldw	r6,-12(fp)
41113e60:	e17ffc17 	ldw	r5,-16(fp)
41113e64:	e13ffb17 	ldw	r4,-20(fp)
41113e68:	1113e840 	call	41113e84 <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>
    write_addr, length, read_fixed, write_fixed, 0, 0);
}
41113e6c:	0001883a 	nop
41113e70:	e037883a 	mov	sp,fp
41113e74:	dfc00117 	ldw	ra,4(sp)
41113e78:	df000017 	ldw	fp,0(sp)
41113e7c:	dec00204 	addi	sp,sp,8
41113e80:	f800283a 	ret

41113e84 <alt_avalon_sgdma_construct_mem_to_mem_desc_burst>:
  alt_u16               length,
  int                   read_fixed,
  int                   write_fixed,
  int                   read_burst,
  int                   write_burst)
{
41113e84:	defff204 	addi	sp,sp,-56
41113e88:	dfc00d15 	stw	ra,52(sp)
41113e8c:	df000c15 	stw	fp,48(sp)
41113e90:	df000c04 	addi	fp,sp,48
41113e94:	e13ffb15 	stw	r4,-20(fp)
41113e98:	e17ffc15 	stw	r5,-16(fp)
41113e9c:	e1bffd15 	stw	r6,-12(fp)
41113ea0:	e1fffe15 	stw	r7,-8(fp)
41113ea4:	e0800217 	ldw	r2,8(fp)
41113ea8:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
41113eac:	e0bfff0b 	ldhu	r2,-4(fp)
41113eb0:	d8000615 	stw	zero,24(sp)
41113eb4:	e0c00617 	ldw	r3,24(fp)
41113eb8:	d8c00515 	stw	r3,20(sp)
41113ebc:	e0c00517 	ldw	r3,20(fp)
41113ec0:	d8c00415 	stw	r3,16(sp)
41113ec4:	e0c00417 	ldw	r3,16(fp)
41113ec8:	d8c00315 	stw	r3,12(sp)
41113ecc:	e0c00317 	ldw	r3,12(fp)
41113ed0:	d8c00215 	stw	r3,8(sp)
41113ed4:	d8000115 	stw	zero,4(sp)
41113ed8:	d8800015 	stw	r2,0(sp)
41113edc:	e1fffe17 	ldw	r7,-8(fp)
41113ee0:	e1bffd17 	ldw	r6,-12(fp)
41113ee4:	e17ffc17 	ldw	r5,-16(fp)
41113ee8:	e13ffb17 	ldw	r4,-20(fp)
41113eec:	11144180 	call	41114418 <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    write_fixed,
    read_burst,
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in mem-to-mem mode
}
41113ef0:	0001883a 	nop
41113ef4:	e037883a 	mov	sp,fp
41113ef8:	dfc00117 	ldw	ra,4(sp)
41113efc:	df000017 	ldw	fp,0(sp)
41113f00:	dec00204 	addi	sp,sp,8
41113f04:	f800283a 	ret

41113f08 <alt_avalon_sgdma_construct_stream_to_mem_desc>:
  alt_sgdma_descriptor *desc,
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed)
{
41113f08:	defff804 	addi	sp,sp,-32
41113f0c:	dfc00715 	stw	ra,28(sp)
41113f10:	df000615 	stw	fp,24(sp)
41113f14:	df000604 	addi	fp,sp,24
41113f18:	e13ffc15 	stw	r4,-16(fp)
41113f1c:	e17ffd15 	stw	r5,-12(fp)
41113f20:	e1bffe15 	stw	r6,-8(fp)
41113f24:	3805883a 	mov	r2,r7
41113f28:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_stream_to_mem_desc_burst(desc, next, write_addr, 
41113f2c:	e0ffff0b 	ldhu	r3,-4(fp)
41113f30:	d8000115 	stw	zero,4(sp)
41113f34:	e0800217 	ldw	r2,8(fp)
41113f38:	d8800015 	stw	r2,0(sp)
41113f3c:	180f883a 	mov	r7,r3
41113f40:	e1bffe17 	ldw	r6,-8(fp)
41113f44:	e17ffd17 	ldw	r5,-12(fp)
41113f48:	e13ffc17 	ldw	r4,-16(fp)
41113f4c:	1113f680 	call	41113f68 <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>
    length_or_eop, write_fixed, 0);
}
41113f50:	0001883a 	nop
41113f54:	e037883a 	mov	sp,fp
41113f58:	dfc00117 	ldw	ra,4(sp)
41113f5c:	df000017 	ldw	fp,0(sp)
41113f60:	dec00204 	addi	sp,sp,8
41113f64:	f800283a 	ret

41113f68 <alt_avalon_sgdma_construct_stream_to_mem_desc_burst>:
  alt_sgdma_descriptor *next,
  alt_u32              *write_addr,
  alt_u16               length_or_eop,
  int                   write_fixed,
  int                   write_burst)
{
41113f68:	defff304 	addi	sp,sp,-52
41113f6c:	dfc00c15 	stw	ra,48(sp)
41113f70:	df000b15 	stw	fp,44(sp)
41113f74:	df000b04 	addi	fp,sp,44
41113f78:	e13ffc15 	stw	r4,-16(fp)
41113f7c:	e17ffd15 	stw	r5,-12(fp)
41113f80:	e1bffe15 	stw	r6,-8(fp)
41113f84:	3805883a 	mov	r2,r7
41113f88:	e0bfff0d 	sth	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
41113f8c:	e0bfff0b 	ldhu	r2,-4(fp)
41113f90:	d8000615 	stw	zero,24(sp)
41113f94:	e0c00317 	ldw	r3,12(fp)
41113f98:	d8c00515 	stw	r3,20(sp)
41113f9c:	d8000415 	stw	zero,16(sp)
41113fa0:	e0c00217 	ldw	r3,8(fp)
41113fa4:	d8c00315 	stw	r3,12(sp)
41113fa8:	d8000215 	stw	zero,8(sp)
41113fac:	d8000115 	stw	zero,4(sp)
41113fb0:	d8800015 	stw	r2,0(sp)
41113fb4:	e1fffe17 	ldw	r7,-8(fp)
41113fb8:	000d883a 	mov	r6,zero
41113fbc:	e17ffd17 	ldw	r5,-12(fp)
41113fc0:	e13ffc17 	ldw	r4,-16(fp)
41113fc4:	11144180 	call	41114418 <alt_avalon_sgdma_construct_descriptor_burst>
    0x0,            // Read fixed: N/A in stream-to-mem mode
    write_fixed,
    0,              // Read_burst : N/A in stream-to-mem mode
    write_burst,
    (alt_u8) 0x0);  // Atlantic channel: N/A in stream-to-mem mode
}
41113fc8:	0001883a 	nop
41113fcc:	e037883a 	mov	sp,fp
41113fd0:	dfc00117 	ldw	ra,4(sp)
41113fd4:	df000017 	ldw	fp,0(sp)
41113fd8:	dec00204 	addi	sp,sp,8
41113fdc:	f800283a 	ret

41113fe0 <alt_avalon_sgdma_construct_mem_to_stream_desc>:
  alt_u16               length,
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  alt_u8                atlantic_channel)
{
41113fe0:	defff404 	addi	sp,sp,-48
41113fe4:	dfc00b15 	stw	ra,44(sp)
41113fe8:	df000a15 	stw	fp,40(sp)
41113fec:	df000a04 	addi	fp,sp,40
41113ff0:	e13ffb15 	stw	r4,-20(fp)
41113ff4:	e17ffc15 	stw	r5,-16(fp)
41113ff8:	e1bffd15 	stw	r6,-12(fp)
41113ffc:	3807883a 	mov	r3,r7
41114000:	e0800517 	ldw	r2,20(fp)
41114004:	e0fffe0d 	sth	r3,-8(fp)
41114008:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_mem_to_stream_desc_burst(desc, next, read_addr, 
4111400c:	e0fffe0b 	ldhu	r3,-8(fp)
41114010:	e0bfff03 	ldbu	r2,-4(fp)
41114014:	d8800415 	stw	r2,16(sp)
41114018:	d8000315 	stw	zero,12(sp)
4111401c:	e0800417 	ldw	r2,16(fp)
41114020:	d8800215 	stw	r2,8(sp)
41114024:	e0800317 	ldw	r2,12(fp)
41114028:	d8800115 	stw	r2,4(sp)
4111402c:	e0800217 	ldw	r2,8(fp)
41114030:	d8800015 	stw	r2,0(sp)
41114034:	180f883a 	mov	r7,r3
41114038:	e1bffd17 	ldw	r6,-12(fp)
4111403c:	e17ffc17 	ldw	r5,-16(fp)
41114040:	e13ffb17 	ldw	r4,-20(fp)
41114044:	11140600 	call	41114060 <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>
    length, read_fixed, generate_sop, generate_eop, 0, atlantic_channel);

}
41114048:	0001883a 	nop
4111404c:	e037883a 	mov	sp,fp
41114050:	dfc00117 	ldw	ra,4(sp)
41114054:	df000017 	ldw	fp,0(sp)
41114058:	dec00204 	addi	sp,sp,8
4111405c:	f800283a 	ret

41114060 <alt_avalon_sgdma_construct_mem_to_stream_desc_burst>:
  int                   read_fixed,
  int                   generate_sop,
  int                   generate_eop,
  int                   read_burst,
  alt_u8                atlantic_channel)
{
41114060:	defff204 	addi	sp,sp,-56
41114064:	dfc00d15 	stw	ra,52(sp)
41114068:	df000c15 	stw	fp,48(sp)
4111406c:	df000c04 	addi	fp,sp,48
41114070:	e13ffb15 	stw	r4,-20(fp)
41114074:	e17ffc15 	stw	r5,-16(fp)
41114078:	e1bffd15 	stw	r6,-12(fp)
4111407c:	3807883a 	mov	r3,r7
41114080:	e0800617 	ldw	r2,24(fp)
41114084:	e0fffe0d 	sth	r3,-8(fp)
41114088:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(
4111408c:	e0bffe0b 	ldhu	r2,-8(fp)
41114090:	e0ffff03 	ldbu	r3,-4(fp)
41114094:	d8c00615 	stw	r3,24(sp)
41114098:	d8000515 	stw	zero,20(sp)
4111409c:	e0c00517 	ldw	r3,20(fp)
411140a0:	d8c00415 	stw	r3,16(sp)
411140a4:	e0c00317 	ldw	r3,12(fp)
411140a8:	d8c00315 	stw	r3,12(sp)
411140ac:	e0c00217 	ldw	r3,8(fp)
411140b0:	d8c00215 	stw	r3,8(sp)
411140b4:	e0c00417 	ldw	r3,16(fp)
411140b8:	d8c00115 	stw	r3,4(sp)
411140bc:	d8800015 	stw	r2,0(sp)
411140c0:	000f883a 	mov	r7,zero
411140c4:	e1bffd17 	ldw	r6,-12(fp)
411140c8:	e17ffc17 	ldw	r5,-16(fp)
411140cc:	e13ffb17 	ldw	r4,-20(fp)
411140d0:	11144180 	call	41114418 <alt_avalon_sgdma_construct_descriptor_burst>
    read_fixed,
    generate_sop,
    read_burst,
    0,                 // Write_burst : N/A in mem-to-stream mode
    atlantic_channel);
}
411140d4:	0001883a 	nop
411140d8:	e037883a 	mov	sp,fp
411140dc:	dfc00117 	ldw	ra,4(sp)
411140e0:	df000017 	ldw	fp,0(sp)
411140e4:	dec00204 	addi	sp,sp,8
411140e8:	f800283a 	ret

411140ec <alt_avalon_sgdma_register_callback>:
void alt_avalon_sgdma_register_callback(
  alt_sgdma_dev *dev,
  alt_avalon_sgdma_callback callback,
  alt_u32 chain_control,
  void *context)
{
411140ec:	defffb04 	addi	sp,sp,-20
411140f0:	df000415 	stw	fp,16(sp)
411140f4:	df000404 	addi	fp,sp,16
411140f8:	e13ffc15 	stw	r4,-16(fp)
411140fc:	e17ffd15 	stw	r5,-12(fp)
41114100:	e1bffe15 	stw	r6,-8(fp)
41114104:	e1ffff15 	stw	r7,-4(fp)
  dev->callback         = callback;
41114108:	e0bffc17 	ldw	r2,-16(fp)
4111410c:	e0fffd17 	ldw	r3,-12(fp)
41114110:	10c00915 	stw	r3,36(r2)
  dev->callback_context = context;
41114114:	e0bffc17 	ldw	r2,-16(fp)
41114118:	e0ffff17 	ldw	r3,-4(fp)
4111411c:	10c00a15 	stw	r3,40(r2)
  dev->chain_control    = chain_control;
41114120:	e0bffc17 	ldw	r2,-16(fp)
41114124:	e0fffe17 	ldw	r3,-8(fp)
41114128:	10c00b15 	stw	r3,44(r2)
}
4111412c:	0001883a 	nop
41114130:	e037883a 	mov	sp,fp
41114134:	df000017 	ldw	fp,0(sp)
41114138:	dec00104 	addi	sp,sp,4
4111413c:	f800283a 	ret

41114140 <alt_avalon_sgdma_start>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct.
 */
void alt_avalon_sgdma_start(alt_sgdma_dev *dev)
{
41114140:	defffd04 	addi	sp,sp,-12
41114144:	df000215 	stw	fp,8(sp)
41114148:	df000204 	addi	fp,sp,8
4111414c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
41114150:	e0bfff17 	ldw	r2,-4(fp)
41114154:	10800317 	ldw	r2,12(r2)
41114158:	10800404 	addi	r2,r2,16
4111415c:	10800037 	ldwio	r2,0(r2)
41114160:	e0bffe15 	stw	r2,-8(fp)
  control |= ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
41114164:	e0bffe17 	ldw	r2,-8(fp)
41114168:	10800814 	ori	r2,r2,32
4111416c:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
41114170:	e0bfff17 	ldw	r2,-4(fp)
41114174:	10800317 	ldw	r2,12(r2)
41114178:	10800404 	addi	r2,r2,16
4111417c:	e0fffe17 	ldw	r3,-8(fp)
41114180:	10c00035 	stwio	r3,0(r2)
}
41114184:	0001883a 	nop
41114188:	e037883a 	mov	sp,fp
4111418c:	df000017 	ldw	fp,0(sp)
41114190:	dec00104 	addi	sp,sp,4
41114194:	f800283a 	ret

41114198 <alt_avalon_sgdma_stop>:
 *
 * Arguments:
 * - *dev: Pointer to SGDMA device (instance) struct
 */
void alt_avalon_sgdma_stop(alt_sgdma_dev *dev)
{
41114198:	defffd04 	addi	sp,sp,-12
4111419c:	df000215 	stw	fp,8(sp)
411141a0:	df000204 	addi	fp,sp,8
411141a4:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
411141a8:	e0bfff17 	ldw	r2,-4(fp)
411141ac:	10800317 	ldw	r2,12(r2)
411141b0:	10800404 	addi	r2,r2,16
411141b4:	10800037 	ldwio	r2,0(r2)
411141b8:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_RUN_MSK;
411141bc:	e0fffe17 	ldw	r3,-8(fp)
411141c0:	00bff7c4 	movi	r2,-33
411141c4:	1884703a 	and	r2,r3,r2
411141c8:	e0bffe15 	stw	r2,-8(fp)
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
411141cc:	e0bfff17 	ldw	r2,-4(fp)
411141d0:	10800317 	ldw	r2,12(r2)
411141d4:	10800404 	addi	r2,r2,16
411141d8:	e0fffe17 	ldw	r3,-8(fp)
411141dc:	10c00035 	stwio	r3,0(r2)
}
411141e0:	0001883a 	nop
411141e4:	e037883a 	mov	sp,fp
411141e8:	df000017 	ldw	fp,0(sp)
411141ec:	dec00104 	addi	sp,sp,4
411141f0:	f800283a 	ret

411141f4 <alt_avalon_sgdma_check_descriptor_status>:
 * - 0 if the descriptor is error-free, not "owned by hardware", or
 *   a previously requested transfer has appeared to have completed
 *   normally. Or, various error conditions defined in <errno.h>
 */
int alt_avalon_sgdma_check_descriptor_status(alt_sgdma_descriptor *desc)
{
411141f4:	defffe04 	addi	sp,sp,-8
411141f8:	df000115 	stw	fp,4(sp)
411141fc:	df000104 	addi	fp,sp,4
41114200:	e13fff15 	stw	r4,-4(fp)
  /* Errors take precedence */
  if( IORD_8DIRECT(&desc->status, 0) &
41114204:	e0bfff17 	ldw	r2,-4(fp)
41114208:	10800784 	addi	r2,r2,30
4111420c:	10800023 	ldbuio	r2,0(r2)
41114210:	10803fcc 	andi	r2,r2,255
41114214:	10801fcc 	andi	r2,r2,127
41114218:	10000226 	beq	r2,zero,41114224 <alt_avalon_sgdma_check_descriptor_status+0x30>
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_OVERFLOW_MSK |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_SYNC_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_UEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MEOP_MSK     |
        ALTERA_AVALON_SGDMA_DESCRIPTOR_STATUS_E_MSOP_MSK ) ) {
    return -EIO;
4111421c:	00bffec4 	movi	r2,-5
41114220:	00000906 	br	41114248 <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

  if( IORD_8DIRECT(&desc->control, 0) &
41114224:	e0bfff17 	ldw	r2,-4(fp)
41114228:	108007c4 	addi	r2,r2,31
4111422c:	10800023 	ldbuio	r2,0(r2)
41114230:	10803fcc 	andi	r2,r2,255
41114234:	1080200c 	andi	r2,r2,128
41114238:	10000226 	beq	r2,zero,41114244 <alt_avalon_sgdma_check_descriptor_status+0x50>
      ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK) {
    return -EINPROGRESS;
4111423c:	00bfe244 	movi	r2,-119
41114240:	00000106 	br	41114248 <alt_avalon_sgdma_check_descriptor_status+0x54>
  }

    return 0;
41114244:	0005883a 	mov	r2,zero
}
41114248:	e037883a 	mov	sp,fp
4111424c:	df000017 	ldw	fp,0(sp)
41114250:	dec00104 	addi	sp,sp,4
41114254:	f800283a 	ret

41114258 <alt_avalon_sgdma_open>:
 * Returns:
 * - Pointer to SGDMA device instance struct, or null if the device
 *   could not be opened.
 */
alt_sgdma_dev* alt_avalon_sgdma_open (const char* name)
{
41114258:	defffc04 	addi	sp,sp,-16
4111425c:	dfc00315 	stw	ra,12(sp)
41114260:	df000215 	stw	fp,8(sp)
41114264:	df000204 	addi	fp,sp,8
41114268:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev* dev;

  dev = (alt_sgdma_dev*) alt_find_dev (name, &alt_sgdma_list);
4111426c:	d1600f04 	addi	r5,gp,-32708
41114270:	e13fff17 	ldw	r4,-4(fp)
41114274:	1116cc00 	call	41116cc0 <alt_find_dev>
41114278:	e0bffe15 	stw	r2,-8(fp)

  if (NULL == dev) {
4111427c:	e0bffe17 	ldw	r2,-8(fp)
41114280:	1000041e 	bne	r2,zero,41114294 <alt_avalon_sgdma_open+0x3c>
    ALT_ERRNO = ENODEV;
41114284:	1113ba00 	call	41113ba0 <alt_get_errno>
41114288:	1007883a 	mov	r3,r2
4111428c:	008004c4 	movi	r2,19
41114290:	18800015 	stw	r2,0(r3)
  }

  return dev;
41114294:	e0bffe17 	ldw	r2,-8(fp)
}
41114298:	e037883a 	mov	sp,fp
4111429c:	dfc00117 	ldw	ra,4(sp)
411142a0:	df000017 	ldw	fp,0(sp)
411142a4:	dec00204 	addi	sp,sp,8
411142a8:	f800283a 	ret

411142ac <alt_avalon_sgdma_construct_descriptor>:
  alt_u16               length_or_eop,
  int                   generate_eop,
  int                   read_fixed,
  int                   write_fixed_or_sop,
  alt_u8                atlantic_channel)
{
411142ac:	defff104 	addi	sp,sp,-60
411142b0:	dfc00e15 	stw	ra,56(sp)
411142b4:	df000d15 	stw	fp,52(sp)
411142b8:	df000d04 	addi	fp,sp,52
411142bc:	e13ffa15 	stw	r4,-24(fp)
411142c0:	e17ffb15 	stw	r5,-20(fp)
411142c4:	e1bffc15 	stw	r6,-16(fp)
411142c8:	e1fffd15 	stw	r7,-12(fp)
411142cc:	e0c00217 	ldw	r3,8(fp)
411142d0:	e0800617 	ldw	r2,24(fp)
411142d4:	e0fffe0d 	sth	r3,-8(fp)
411142d8:	e0bfff05 	stb	r2,-4(fp)
  alt_avalon_sgdma_construct_descriptor_burst(desc, next, read_addr, 
411142dc:	e0bffe0b 	ldhu	r2,-8(fp)
411142e0:	e0ffff03 	ldbu	r3,-4(fp)
411142e4:	d8c00615 	stw	r3,24(sp)
411142e8:	d8000515 	stw	zero,20(sp)
411142ec:	d8000415 	stw	zero,16(sp)
411142f0:	e0c00517 	ldw	r3,20(fp)
411142f4:	d8c00315 	stw	r3,12(sp)
411142f8:	e0c00417 	ldw	r3,16(fp)
411142fc:	d8c00215 	stw	r3,8(sp)
41114300:	e0c00317 	ldw	r3,12(fp)
41114304:	d8c00115 	stw	r3,4(sp)
41114308:	d8800015 	stw	r2,0(sp)
4111430c:	e1fffd17 	ldw	r7,-12(fp)
41114310:	e1bffc17 	ldw	r6,-16(fp)
41114314:	e17ffb17 	ldw	r5,-20(fp)
41114318:	e13ffa17 	ldw	r4,-24(fp)
4111431c:	11144180 	call	41114418 <alt_avalon_sgdma_construct_descriptor_burst>
    write_addr, length_or_eop, generate_eop, read_fixed, write_fixed_or_sop, 
    0, 0, atlantic_channel);
}
41114320:	0001883a 	nop
41114324:	e037883a 	mov	sp,fp
41114328:	dfc00117 	ldw	ra,4(sp)
4111432c:	df000017 	ldw	fp,0(sp)
41114330:	dec00204 	addi	sp,sp,8
41114334:	f800283a 	ret

41114338 <alt_avalon_sgdma_enable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_enable_desc_poll(alt_sgdma_dev *dev, alt_u32 frequency)
{
41114338:	defffc04 	addi	sp,sp,-16
4111433c:	df000315 	stw	fp,12(sp)
41114340:	df000304 	addi	fp,sp,12
41114344:	e13ffe15 	stw	r4,-8(fp)
41114348:	e17fff15 	stw	r5,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
4111434c:	e0bffe17 	ldw	r2,-8(fp)
41114350:	10800317 	ldw	r2,12(r2)
41114354:	10800404 	addi	r2,r2,16
41114358:	10800037 	ldwio	r2,0(r2)
4111435c:	e0bffd15 	stw	r2,-12(fp)
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
41114360:	e0fffd17 	ldw	r3,-12(fp)
41114364:	00a00434 	movhi	r2,32784
41114368:	10bfffc4 	addi	r2,r2,-1
4111436c:	1884703a 	and	r2,r3,r2
41114370:	e0bffd15 	stw	r2,-12(fp)
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
41114374:	e0bfff17 	ldw	r2,-4(fp)
41114378:	1004953a 	slli	r2,r2,20
4111437c:	10dffc2c 	andhi	r3,r2,32752

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
  /* Clear descriptor polling frequency */
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK;
  
  control |= ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK | 
41114380:	e0bffd17 	ldw	r2,-12(fp)
41114384:	1884b03a 	or	r2,r3,r2
41114388:	10800134 	orhi	r2,r2,4
4111438c:	e0bffd15 	stw	r2,-12(fp)
            ((frequency << ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_OFST) & 
            ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_FREQ_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
41114390:	e0bffe17 	ldw	r2,-8(fp)
41114394:	10800317 	ldw	r2,12(r2)
41114398:	10800404 	addi	r2,r2,16
4111439c:	e0fffd17 	ldw	r3,-12(fp)
411143a0:	10c00035 	stwio	r3,0(r2)
  
  return;
411143a4:	0001883a 	nop
}
411143a8:	e037883a 	mov	sp,fp
411143ac:	df000017 	ldw	fp,0(sp)
411143b0:	dec00104 	addi	sp,sp,4
411143b4:	f800283a 	ret

411143b8 <alt_avalon_sgdma_disable_desc_poll>:
 *
 * Returns:
 * - None
 */
void alt_avalon_sgdma_disable_desc_poll(alt_sgdma_dev *dev)
{
411143b8:	defffd04 	addi	sp,sp,-12
411143bc:	df000215 	stw	fp,8(sp)
411143c0:	df000204 	addi	fp,sp,8
411143c4:	e13fff15 	stw	r4,-4(fp)
  alt_u32 control;

  control = IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
411143c8:	e0bfff17 	ldw	r2,-4(fp)
411143cc:	10800317 	ldw	r2,12(r2)
411143d0:	10800404 	addi	r2,r2,16
411143d4:	10800037 	ldwio	r2,0(r2)
411143d8:	e0bffe15 	stw	r2,-8(fp)
  control &= ~ALTERA_AVALON_SGDMA_CONTROL_DESC_POLL_EN_MSK;
411143dc:	e0fffe17 	ldw	r3,-8(fp)
411143e0:	00bfff34 	movhi	r2,65532
411143e4:	10bfffc4 	addi	r2,r2,-1
411143e8:	1884703a 	and	r2,r3,r2
411143ec:	e0bffe15 	stw	r2,-8(fp)

  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, control);
411143f0:	e0bfff17 	ldw	r2,-4(fp)
411143f4:	10800317 	ldw	r2,12(r2)
411143f8:	10800404 	addi	r2,r2,16
411143fc:	e0fffe17 	ldw	r3,-8(fp)
41114400:	10c00035 	stwio	r3,0(r2)
  
  return;
41114404:	0001883a 	nop
}
41114408:	e037883a 	mov	sp,fp
4111440c:	df000017 	ldw	fp,0(sp)
41114410:	dec00104 	addi	sp,sp,4
41114414:	f800283a 	ret

41114418 <alt_avalon_sgdma_construct_descriptor_burst>:
  int                   read_fixed,
  int                   write_fixed_or_sop,
  int                   read_burst,
  int                   write_burst,
  alt_u8                atlantic_channel)
{
41114418:	defff804 	addi	sp,sp,-32
4111441c:	dfc00715 	stw	ra,28(sp)
41114420:	df000615 	stw	fp,24(sp)
41114424:	df000604 	addi	fp,sp,24
41114428:	e13ffa15 	stw	r4,-24(fp)
4111442c:	e17ffb15 	stw	r5,-20(fp)
41114430:	e1bffc15 	stw	r6,-16(fp)
41114434:	e1fffd15 	stw	r7,-12(fp)
41114438:	e0c00217 	ldw	r3,8(fp)
4111443c:	e0800817 	ldw	r2,32(fp)
41114440:	e0fffe0d 	sth	r3,-8(fp)
41114444:	e0bfff05 	stb	r2,-4(fp)
   * The SGDMA controller from continuing to process the chain. This is
   * done as a single IO write to bypass cache, without flushing
   * the entire descriptor, since only the 8-bit descriptor status must
   * be flushed.
   */
  IOWR_8DIRECT(&next->control, 0,
41114448:	e0bffb17 	ldw	r2,-20(fp)
4111444c:	108007c4 	addi	r2,r2,31
41114450:	e0fffb17 	ldw	r3,-20(fp)
41114454:	18c007c3 	ldbu	r3,31(r3)
41114458:	19003fcc 	andi	r4,r3,255
4111445c:	00ffdfc4 	movi	r3,-129
41114460:	20c6703a 	and	r3,r4,r3
41114464:	10c00025 	stbio	r3,0(r2)
    (next->control & ~ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_OWNED_BY_HW_MSK));

  desc->read_addr                = read_addr;
41114468:	e0bffa17 	ldw	r2,-24(fp)
4111446c:	e0fffc17 	ldw	r3,-16(fp)
41114470:	19403fcc 	andi	r5,r3,255
41114474:	10c00003 	ldbu	r3,0(r2)
41114478:	1806703a 	and	r3,r3,zero
4111447c:	1809883a 	mov	r4,r3
41114480:	2807883a 	mov	r3,r5
41114484:	20c6b03a 	or	r3,r4,r3
41114488:	10c00005 	stb	r3,0(r2)
4111448c:	e0fffc17 	ldw	r3,-16(fp)
41114490:	1806d23a 	srli	r3,r3,8
41114494:	19403fcc 	andi	r5,r3,255
41114498:	10c00043 	ldbu	r3,1(r2)
4111449c:	1806703a 	and	r3,r3,zero
411144a0:	1809883a 	mov	r4,r3
411144a4:	2807883a 	mov	r3,r5
411144a8:	20c6b03a 	or	r3,r4,r3
411144ac:	10c00045 	stb	r3,1(r2)
411144b0:	e0fffc17 	ldw	r3,-16(fp)
411144b4:	1806d43a 	srli	r3,r3,16
411144b8:	19403fcc 	andi	r5,r3,255
411144bc:	10c00083 	ldbu	r3,2(r2)
411144c0:	1806703a 	and	r3,r3,zero
411144c4:	1809883a 	mov	r4,r3
411144c8:	2807883a 	mov	r3,r5
411144cc:	20c6b03a 	or	r3,r4,r3
411144d0:	10c00085 	stb	r3,2(r2)
411144d4:	e0fffc17 	ldw	r3,-16(fp)
411144d8:	180ad63a 	srli	r5,r3,24
411144dc:	10c000c3 	ldbu	r3,3(r2)
411144e0:	1806703a 	and	r3,r3,zero
411144e4:	1809883a 	mov	r4,r3
411144e8:	2807883a 	mov	r3,r5
411144ec:	20c6b03a 	or	r3,r4,r3
411144f0:	10c000c5 	stb	r3,3(r2)
  desc->write_addr               = write_addr;
411144f4:	e0bffa17 	ldw	r2,-24(fp)
411144f8:	e0fffd17 	ldw	r3,-12(fp)
411144fc:	19403fcc 	andi	r5,r3,255
41114500:	10c00203 	ldbu	r3,8(r2)
41114504:	1806703a 	and	r3,r3,zero
41114508:	1809883a 	mov	r4,r3
4111450c:	2807883a 	mov	r3,r5
41114510:	20c6b03a 	or	r3,r4,r3
41114514:	10c00205 	stb	r3,8(r2)
41114518:	e0fffd17 	ldw	r3,-12(fp)
4111451c:	1806d23a 	srli	r3,r3,8
41114520:	19403fcc 	andi	r5,r3,255
41114524:	10c00243 	ldbu	r3,9(r2)
41114528:	1806703a 	and	r3,r3,zero
4111452c:	1809883a 	mov	r4,r3
41114530:	2807883a 	mov	r3,r5
41114534:	20c6b03a 	or	r3,r4,r3
41114538:	10c00245 	stb	r3,9(r2)
4111453c:	e0fffd17 	ldw	r3,-12(fp)
41114540:	1806d43a 	srli	r3,r3,16
41114544:	19403fcc 	andi	r5,r3,255
41114548:	10c00283 	ldbu	r3,10(r2)
4111454c:	1806703a 	and	r3,r3,zero
41114550:	1809883a 	mov	r4,r3
41114554:	2807883a 	mov	r3,r5
41114558:	20c6b03a 	or	r3,r4,r3
4111455c:	10c00285 	stb	r3,10(r2)
41114560:	e0fffd17 	ldw	r3,-12(fp)
41114564:	180ad63a 	srli	r5,r3,24
41114568:	10c002c3 	ldbu	r3,11(r2)
4111456c:	1806703a 	and	r3,r3,zero
41114570:	1809883a 	mov	r4,r3
41114574:	2807883a 	mov	r3,r5
41114578:	20c6b03a 	or	r3,r4,r3
4111457c:	10c002c5 	stb	r3,11(r2)
  desc->next                     = (alt_u32 *) next;
41114580:	e0bffa17 	ldw	r2,-24(fp)
41114584:	e0fffb17 	ldw	r3,-20(fp)
41114588:	19403fcc 	andi	r5,r3,255
4111458c:	10c00403 	ldbu	r3,16(r2)
41114590:	1806703a 	and	r3,r3,zero
41114594:	1809883a 	mov	r4,r3
41114598:	2807883a 	mov	r3,r5
4111459c:	20c6b03a 	or	r3,r4,r3
411145a0:	10c00405 	stb	r3,16(r2)
411145a4:	e0fffb17 	ldw	r3,-20(fp)
411145a8:	1806d23a 	srli	r3,r3,8
411145ac:	19403fcc 	andi	r5,r3,255
411145b0:	10c00443 	ldbu	r3,17(r2)
411145b4:	1806703a 	and	r3,r3,zero
411145b8:	1809883a 	mov	r4,r3
411145bc:	2807883a 	mov	r3,r5
411145c0:	20c6b03a 	or	r3,r4,r3
411145c4:	10c00445 	stb	r3,17(r2)
411145c8:	e0fffb17 	ldw	r3,-20(fp)
411145cc:	1806d43a 	srli	r3,r3,16
411145d0:	19403fcc 	andi	r5,r3,255
411145d4:	10c00483 	ldbu	r3,18(r2)
411145d8:	1806703a 	and	r3,r3,zero
411145dc:	1809883a 	mov	r4,r3
411145e0:	2807883a 	mov	r3,r5
411145e4:	20c6b03a 	or	r3,r4,r3
411145e8:	10c00485 	stb	r3,18(r2)
411145ec:	e0fffb17 	ldw	r3,-20(fp)
411145f0:	180ad63a 	srli	r5,r3,24
411145f4:	10c004c3 	ldbu	r3,19(r2)
411145f8:	1806703a 	and	r3,r3,zero
411145fc:	1809883a 	mov	r4,r3
41114600:	2807883a 	mov	r3,r5
41114604:	20c6b03a 	or	r3,r4,r3
41114608:	10c004c5 	stb	r3,19(r2)
  desc->read_addr_pad            = 0x0;
4111460c:	e0bffa17 	ldw	r2,-24(fp)
41114610:	10c00103 	ldbu	r3,4(r2)
41114614:	1806703a 	and	r3,r3,zero
41114618:	10c00105 	stb	r3,4(r2)
4111461c:	10c00143 	ldbu	r3,5(r2)
41114620:	1806703a 	and	r3,r3,zero
41114624:	10c00145 	stb	r3,5(r2)
41114628:	10c00183 	ldbu	r3,6(r2)
4111462c:	1806703a 	and	r3,r3,zero
41114630:	10c00185 	stb	r3,6(r2)
41114634:	10c001c3 	ldbu	r3,7(r2)
41114638:	1806703a 	and	r3,r3,zero
4111463c:	10c001c5 	stb	r3,7(r2)
  desc->write_addr_pad           = 0x0;
41114640:	e0bffa17 	ldw	r2,-24(fp)
41114644:	10c00303 	ldbu	r3,12(r2)
41114648:	1806703a 	and	r3,r3,zero
4111464c:	10c00305 	stb	r3,12(r2)
41114650:	10c00343 	ldbu	r3,13(r2)
41114654:	1806703a 	and	r3,r3,zero
41114658:	10c00345 	stb	r3,13(r2)
4111465c:	10c00383 	ldbu	r3,14(r2)
41114660:	1806703a 	and	r3,r3,zero
41114664:	10c00385 	stb	r3,14(r2)
41114668:	10c003c3 	ldbu	r3,15(r2)
4111466c:	1806703a 	and	r3,r3,zero
41114670:	10c003c5 	stb	r3,15(r2)
  desc->next_pad                 = 0x0;
41114674:	e0bffa17 	ldw	r2,-24(fp)
41114678:	10c00503 	ldbu	r3,20(r2)
4111467c:	1806703a 	and	r3,r3,zero
41114680:	10c00505 	stb	r3,20(r2)
41114684:	10c00543 	ldbu	r3,21(r2)
41114688:	1806703a 	and	r3,r3,zero
4111468c:	10c00545 	stb	r3,21(r2)
41114690:	10c00583 	ldbu	r3,22(r2)
41114694:	1806703a 	and	r3,r3,zero
41114698:	10c00585 	stb	r3,22(r2)
4111469c:	10c005c3 	ldbu	r3,23(r2)
411146a0:	1806703a 	and	r3,r3,zero
411146a4:	10c005c5 	stb	r3,23(r2)
  desc->bytes_to_transfer        = length_or_eop;
411146a8:	e0bffa17 	ldw	r2,-24(fp)
411146ac:	e0fffe17 	ldw	r3,-8(fp)
411146b0:	19403fcc 	andi	r5,r3,255
411146b4:	10c00603 	ldbu	r3,24(r2)
411146b8:	1806703a 	and	r3,r3,zero
411146bc:	1809883a 	mov	r4,r3
411146c0:	2807883a 	mov	r3,r5
411146c4:	20c6b03a 	or	r3,r4,r3
411146c8:	10c00605 	stb	r3,24(r2)
411146cc:	e0fffe17 	ldw	r3,-8(fp)
411146d0:	1806d23a 	srli	r3,r3,8
411146d4:	19403fcc 	andi	r5,r3,255
411146d8:	10c00643 	ldbu	r3,25(r2)
411146dc:	1806703a 	and	r3,r3,zero
411146e0:	1809883a 	mov	r4,r3
411146e4:	2807883a 	mov	r3,r5
411146e8:	20c6b03a 	or	r3,r4,r3
411146ec:	10c00645 	stb	r3,25(r2)
  desc->actual_bytes_transferred = 0;
411146f0:	e0bffa17 	ldw	r2,-24(fp)
411146f4:	10c00703 	ldbu	r3,28(r2)
411146f8:	1806703a 	and	r3,r3,zero
411146fc:	10c00705 	stb	r3,28(r2)
41114700:	10c00743 	ldbu	r3,29(r2)
41114704:	1806703a 	and	r3,r3,zero
41114708:	10c00745 	stb	r3,29(r2)
  desc->status                   = 0x0;
4111470c:	e0bffa17 	ldw	r2,-24(fp)
41114710:	10000785 	stb	zero,30(r2)

  /* SGDMA burst not currently supported */
  desc->read_burst               = read_burst;
41114714:	e0800617 	ldw	r2,24(fp)
41114718:	1007883a 	mov	r3,r2
4111471c:	e0bffa17 	ldw	r2,-24(fp)
41114720:	10c00685 	stb	r3,26(r2)
  desc->write_burst              = write_burst;
41114724:	e0800717 	ldw	r2,28(fp)
41114728:	1007883a 	mov	r3,r2
4111472c:	e0bffa17 	ldw	r2,-24(fp)
41114730:	10c006c5 	stb	r3,27(r2)
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
41114734:	e0800317 	ldw	r2,12(fp)
41114738:	10000226 	beq	r2,zero,41114744 <alt_avalon_sgdma_construct_descriptor_burst+0x32c>
4111473c:	00bfe044 	movi	r2,-127
41114740:	00000106 	br	41114748 <alt_avalon_sgdma_construct_descriptor_burst+0x330>
41114744:	00bfe004 	movi	r2,-128
41114748:	e0c00417 	ldw	r3,16(fp)
4111474c:	18000226 	beq	r3,zero,41114758 <alt_avalon_sgdma_construct_descriptor_burst+0x340>
41114750:	00c00084 	movi	r3,2
41114754:	00000106 	br	4111475c <alt_avalon_sgdma_construct_descriptor_burst+0x344>
41114758:	0007883a 	mov	r3,zero
4111475c:	10c4b03a 	or	r2,r2,r3
41114760:	1007883a 	mov	r3,r2
41114764:	e0800517 	ldw	r2,20(fp)
41114768:	10000226 	beq	r2,zero,41114774 <alt_avalon_sgdma_construct_descriptor_burst+0x35c>
4111476c:	00800104 	movi	r2,4
41114770:	00000106 	br	41114778 <alt_avalon_sgdma_construct_descriptor_burst+0x360>
41114774:	0005883a 	mov	r2,zero
41114778:	1884b03a 	or	r2,r3,r2
4111477c:	1007883a 	mov	r3,r2
41114780:	e0bfff03 	ldbu	r2,-4(fp)
41114784:	10000426 	beq	r2,zero,41114798 <alt_avalon_sgdma_construct_descriptor_burst+0x380>
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_GENERATE_EOP_MSK : 0x0)        |
    (read_fixed ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_READ_FIXED_ADDRESS_MSK : 0x0)  |
    (write_fixed_or_sop ?
       ALTERA_AVALON_SGDMA_DESCRIPTOR_CONTROL_WRITE_FIXED_ADDRESS_MSK : 0x0) |
    (atlantic_channel ? ( (atlantic_channel & 0x0F) << 3) : 0)
41114788:	e0bfff03 	ldbu	r2,-4(fp)
4111478c:	108003cc 	andi	r2,r2,15
41114790:	100490fa 	slli	r2,r2,3
41114794:	00000106 	br	4111479c <alt_avalon_sgdma_construct_descriptor_burst+0x384>
   * Note that this step is performed after all other descriptor information
   * has been filled out so that, if the controller already happens to be
   * pointing at this descriptor, it will not run (via the "owned by hardware"
   * bit) until all other descriptor information has been set up.
   */
  desc->control = (
41114798:	0005883a 	mov	r2,zero
4111479c:	1884b03a 	or	r2,r3,r2
411147a0:	1007883a 	mov	r3,r2
411147a4:	e0bffa17 	ldw	r2,-24(fp)
411147a8:	10c007c5 	stb	r3,31(r2)
  /*
   * Flush completed buffer out of cache. This is done rather than
   * individual cache-bypassed writes to take advantage of any
   * burst-capabilities in the memory we're writing to.
   */
  alt_dcache_flush(desc, sizeof(alt_sgdma_descriptor));
411147ac:	01400804 	movi	r5,32
411147b0:	e13ffa17 	ldw	r4,-24(fp)
411147b4:	1116af80 	call	41116af8 <alt_dcache_flush>
}
411147b8:	0001883a 	nop
411147bc:	e037883a 	mov	sp,fp
411147c0:	dfc00117 	ldw	ra,4(sp)
411147c4:	df000017 	ldw	fp,0(sp)
411147c8:	dec00204 	addi	sp,sp,8
411147cc:	f800283a 	ret

411147d0 <alt_avalon_sgdma_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_sgdma_irq(void *context)
#else
static void alt_avalon_sgdma_irq(void *context, alt_u32 id)
#endif
{
411147d0:	defff904 	addi	sp,sp,-28
411147d4:	dfc00615 	stw	ra,24(sp)
411147d8:	df000515 	stw	fp,20(sp)
411147dc:	df000504 	addi	fp,sp,20
411147e0:	e13fff15 	stw	r4,-4(fp)
  alt_sgdma_dev *dev = (alt_sgdma_dev *) context;
411147e4:	e0bfff17 	ldw	r2,-4(fp)
411147e8:	e0bffb15 	stw	r2,-20(fp)
   * Note: This is explicitly done before calling user interrupt-handling
   * code rather than after; if user ISR code initiates another SGDMA
   * transfer which completes quickly, reading the control register after
   * the callback routine may result in a lost interrupt.
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 
411147ec:	e0bffb17 	ldw	r2,-20(fp)
411147f0:	10800317 	ldw	r2,12(r2)
411147f4:	10800404 	addi	r2,r2,16
411147f8:	e0fffb17 	ldw	r3,-20(fp)
411147fc:	18c00317 	ldw	r3,12(r3)
41114800:	18c00404 	addi	r3,r3,16
41114804:	18c00037 	ldwio	r3,0(r3)
41114808:	18e00034 	orhi	r3,r3,32768
4111480c:	10c00035 	stwio	r3,0(r2)
    IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base) | 0x80000000);
  
  /* Dummy read to ensure IRQ is negated before the ISR returns */
  IORD_ALTERA_AVALON_SGDMA_CONTROL(dev->base);
41114810:	e0bffb17 	ldw	r2,-20(fp)
41114814:	10800317 	ldw	r2,12(r2)
41114818:	10800404 	addi	r2,r2,16
4111481c:	10800037 	ldwio	r2,0(r2)
   * Other interrupts are explicitly disabled if callbacks
   * are registered because there is no guarantee that they are 
   * preemption-safe. This allows the driver to support 
   * interrupt preemption.
   */
  if(dev->callback) {
41114820:	e0bffb17 	ldw	r2,-20(fp)
41114824:	10800917 	ldw	r2,36(r2)
41114828:	10001226 	beq	r2,zero,41114874 <alt_avalon_sgdma_irq+0xa4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
4111482c:	0005303a 	rdctl	r2,status
41114830:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41114834:	e0fffd17 	ldw	r3,-12(fp)
41114838:	00bfff84 	movi	r2,-2
4111483c:	1884703a 	and	r2,r3,r2
41114840:	1001703a 	wrctl	status,r2
  
  return context;
41114844:	e0bffd17 	ldw	r2,-12(fp)
    cpu_sr = alt_irq_disable_all();
41114848:	e0bffc15 	stw	r2,-16(fp)
    (dev->callback)(dev->callback_context);
4111484c:	e0bffb17 	ldw	r2,-20(fp)
41114850:	10800917 	ldw	r2,36(r2)
41114854:	e0fffb17 	ldw	r3,-20(fp)
41114858:	18c00a17 	ldw	r3,40(r3)
4111485c:	1809883a 	mov	r4,r3
41114860:	103ee83a 	callr	r2
41114864:	e0bffc17 	ldw	r2,-16(fp)
41114868:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
4111486c:	e0bffe17 	ldw	r2,-8(fp)
41114870:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(cpu_sr);
  }
}
41114874:	0001883a 	nop
41114878:	e037883a 	mov	sp,fp
4111487c:	dfc00117 	ldw	ra,4(sp)
41114880:	df000017 	ldw	fp,0(sp)
41114884:	dec00204 	addi	sp,sp,8
41114888:	f800283a 	ret

4111488c <alt_avalon_sgdma_init>:
 * This routine disables interrupts, future descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_avalon_sgdma_init (alt_sgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
4111488c:	defffa04 	addi	sp,sp,-24
41114890:	dfc00515 	stw	ra,20(sp)
41114894:	df000415 	stw	fp,16(sp)
41114898:	df000404 	addi	fp,sp,16
4111489c:	e13ffd15 	stw	r4,-12(fp)
411148a0:	e17ffe15 	stw	r5,-8(fp)
411148a4:	e1bfff15 	stw	r6,-4(fp)

  /* 
   * Halt any current transactions (reset the device)
   * SW reset is written twice per SGDMA documentation 
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
411148a8:	e0bffd17 	ldw	r2,-12(fp)
411148ac:	10800317 	ldw	r2,12(r2)
411148b0:	10800404 	addi	r2,r2,16
411148b4:	00c00074 	movhi	r3,1
411148b8:	10c00035 	stwio	r3,0(r2)
    ALTERA_AVALON_SGDMA_CONTROL_SOFTWARERESET_MSK);
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base,
411148bc:	e0bffd17 	ldw	r2,-12(fp)
411148c0:	10800317 	ldw	r2,12(r2)
411148c4:	10800404 	addi	r2,r2,16
411148c8:	00c00074 	movhi	r3,1
411148cc:	10c00035 	stwio	r3,0(r2)

  /*
   * Disable interrupts, halt future descriptor processing,
   * and clear status register content
   */
  IOWR_ALTERA_AVALON_SGDMA_CONTROL(dev->base, 0x0);
411148d0:	e0bffd17 	ldw	r2,-12(fp)
411148d4:	10800317 	ldw	r2,12(r2)
411148d8:	10800404 	addi	r2,r2,16
411148dc:	0007883a 	mov	r3,zero
411148e0:	10c00035 	stwio	r3,0(r2)
  IOWR_ALTERA_AVALON_SGDMA_STATUS(dev->base, 0xFF);
411148e4:	e0bffd17 	ldw	r2,-12(fp)
411148e8:	10800317 	ldw	r2,12(r2)
411148ec:	00c03fc4 	movi	r3,255
411148f0:	10c00035 	stwio	r3,0(r2)

  /* Register this instance of the SGDMA controller with HAL */
  alt_dev_llist_insert((alt_dev_llist*) dev, &alt_sgdma_list);
411148f4:	d1600f04 	addi	r5,gp,-32708
411148f8:	e13ffd17 	ldw	r4,-12(fp)
411148fc:	1116b5c0 	call	41116b5c <alt_dev_llist_insert>

  /* Install IRQ handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(ic_id, irq, alt_avalon_sgdma_irq, dev, 0x0);
41114900:	d8000015 	stw	zero,0(sp)
41114904:	e1fffd17 	ldw	r7,-12(fp)
41114908:	01904474 	movhi	r6,16657
4111490c:	3191f404 	addi	r6,r6,18384
41114910:	e17fff17 	ldw	r5,-4(fp)
41114914:	e13ffe17 	ldw	r4,-8(fp)
41114918:	1116d500 	call	41116d50 <alt_ic_isr_register>
#else
  alt_irq_register(irq, dev, alt_avalon_sgdma_irq);
#endif  
}
4111491c:	0001883a 	nop
41114920:	e037883a 	mov	sp,fp
41114924:	dfc00117 	ldw	ra,4(sp)
41114928:	df000017 	ldw	fp,0(sp)
4111492c:	dec00204 	addi	sp,sp,8
41114930:	f800283a 	ret

41114934 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
41114934:	defffa04 	addi	sp,sp,-24
41114938:	dfc00515 	stw	ra,20(sp)
4111493c:	df000415 	stw	fp,16(sp)
41114940:	df000404 	addi	fp,sp,16
41114944:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
41114948:	0007883a 	mov	r3,zero
4111494c:	e0bfff17 	ldw	r2,-4(fp)
41114950:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
41114954:	e0bfff17 	ldw	r2,-4(fp)
41114958:	10800104 	addi	r2,r2,4
4111495c:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
41114960:	0005303a 	rdctl	r2,status
41114964:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41114968:	e0fffd17 	ldw	r3,-12(fp)
4111496c:	00bfff84 	movi	r2,-2
41114970:	1884703a 	and	r2,r3,r2
41114974:	1001703a 	wrctl	status,r2
  
  return context;
41114978:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
4111497c:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
41114980:	1112d780 	call	41112d78 <alt_tick>
41114984:	e0bffc17 	ldw	r2,-16(fp)
41114988:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
4111498c:	e0bffe17 	ldw	r2,-8(fp)
41114990:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
41114994:	0001883a 	nop
41114998:	e037883a 	mov	sp,fp
4111499c:	dfc00117 	ldw	ra,4(sp)
411149a0:	df000017 	ldw	fp,0(sp)
411149a4:	dec00204 	addi	sp,sp,8
411149a8:	f800283a 	ret

411149ac <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
411149ac:	defff804 	addi	sp,sp,-32
411149b0:	dfc00715 	stw	ra,28(sp)
411149b4:	df000615 	stw	fp,24(sp)
411149b8:	df000604 	addi	fp,sp,24
411149bc:	e13ffc15 	stw	r4,-16(fp)
411149c0:	e17ffd15 	stw	r5,-12(fp)
411149c4:	e1bffe15 	stw	r6,-8(fp)
411149c8:	e1ffff15 	stw	r7,-4(fp)
411149cc:	e0bfff17 	ldw	r2,-4(fp)
411149d0:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
411149d4:	d0a02317 	ldw	r2,-32628(gp)
411149d8:	1000021e 	bne	r2,zero,411149e4 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
411149dc:	e0bffb17 	ldw	r2,-20(fp)
411149e0:	d0a02315 	stw	r2,-32628(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
411149e4:	e0bffc17 	ldw	r2,-16(fp)
411149e8:	10800104 	addi	r2,r2,4
411149ec:	00c001c4 	movi	r3,7
411149f0:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
411149f4:	d8000015 	stw	zero,0(sp)
411149f8:	e1fffc17 	ldw	r7,-16(fp)
411149fc:	01904474 	movhi	r6,16657
41114a00:	31924d04 	addi	r6,r6,18740
41114a04:	e17ffe17 	ldw	r5,-8(fp)
41114a08:	e13ffd17 	ldw	r4,-12(fp)
41114a0c:	1116d500 	call	41116d50 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
41114a10:	0001883a 	nop
41114a14:	e037883a 	mov	sp,fp
41114a18:	dfc00117 	ldw	ra,4(sp)
41114a1c:	df000017 	ldw	fp,0(sp)
41114a20:	dec00204 	addi	sp,sp,8
41114a24:	f800283a 	ret

41114a28 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
41114a28:	defffe04 	addi	sp,sp,-8
41114a2c:	dfc00115 	stw	ra,4(sp)
41114a30:	df000015 	stw	fp,0(sp)
41114a34:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
41114a38:	d0a00b17 	ldw	r2,-32724(gp)
41114a3c:	10000326 	beq	r2,zero,41114a4c <alt_get_errno+0x24>
41114a40:	d0a00b17 	ldw	r2,-32724(gp)
41114a44:	103ee83a 	callr	r2
41114a48:	00000106 	br	41114a50 <alt_get_errno+0x28>
41114a4c:	d0a01f04 	addi	r2,gp,-32644
}
41114a50:	e037883a 	mov	sp,fp
41114a54:	dfc00117 	ldw	ra,4(sp)
41114a58:	df000017 	ldw	fp,0(sp)
41114a5c:	dec00204 	addi	sp,sp,8
41114a60:	f800283a 	ret

41114a64 <alt_msgdma_write_standard_descriptor>:
 */
static int alt_msgdma_write_standard_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_standard_descriptor *descriptor)
{
41114a64:	defffc04 	addi	sp,sp,-16
41114a68:	df000315 	stw	fp,12(sp)
41114a6c:	df000304 	addi	fp,sp,12
41114a70:	e13ffd15 	stw	r4,-12(fp)
41114a74:	e17ffe15 	stw	r5,-8(fp)
41114a78:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
41114a7c:	e0bffd17 	ldw	r2,-12(fp)
41114a80:	10800037 	ldwio	r2,0(r2)
41114a84:	1080010c 	andi	r2,r2,4
41114a88:	10000226 	beq	r2,zero,41114a94 <alt_msgdma_write_standard_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
		is non-blocking*/
        return -ENOSPC;
41114a8c:	00bff904 	movi	r2,-28
41114a90:	00001506 	br	41114ae8 <alt_msgdma_write_standard_descriptor+0x84>
    }

	IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(descriptor_base, 
41114a94:	e0bfff17 	ldw	r2,-4(fp)
41114a98:	10800017 	ldw	r2,0(r2)
41114a9c:	1007883a 	mov	r3,r2
41114aa0:	e0bffe17 	ldw	r2,-8(fp)
41114aa4:	10c00035 	stwio	r3,0(r2)
		(alt_u32)descriptor->read_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(descriptor_base, 
41114aa8:	e0bffe17 	ldw	r2,-8(fp)
41114aac:	10800104 	addi	r2,r2,4
41114ab0:	e0ffff17 	ldw	r3,-4(fp)
41114ab4:	18c00117 	ldw	r3,4(r3)
41114ab8:	10c00035 	stwio	r3,0(r2)
	(	alt_u32)descriptor->write_address);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(descriptor_base, 
41114abc:	e0bffe17 	ldw	r2,-8(fp)
41114ac0:	10800204 	addi	r2,r2,8
41114ac4:	e0ffff17 	ldw	r3,-4(fp)
41114ac8:	18c00217 	ldw	r3,8(r3)
41114acc:	10c00035 	stwio	r3,0(r2)
		descriptor->transfer_length);
	IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_STANDARD(descriptor_base, 
41114ad0:	e0bffe17 	ldw	r2,-8(fp)
41114ad4:	10800304 	addi	r2,r2,12
41114ad8:	e0ffff17 	ldw	r3,-4(fp)
41114adc:	18c00317 	ldw	r3,12(r3)
41114ae0:	10c00035 	stwio	r3,0(r2)
		descriptor->control);
        return 0;
41114ae4:	0005883a 	mov	r2,zero
}
41114ae8:	e037883a 	mov	sp,fp
41114aec:	df000017 	ldw	fp,0(sp)
41114af0:	dec00104 	addi	sp,sp,4
41114af4:	f800283a 	ret

41114af8 <alt_msgdma_write_extended_descriptor>:
 */
static int alt_msgdma_write_extended_descriptor (
	alt_u32 *csr_base, 
	alt_u32 *descriptor_base,
	alt_msgdma_extended_descriptor *descriptor)
{
41114af8:	defffc04 	addi	sp,sp,-16
41114afc:	df000315 	stw	fp,12(sp)
41114b00:	df000304 	addi	fp,sp,12
41114b04:	e13ffd15 	stw	r4,-12(fp)
41114b08:	e17ffe15 	stw	r5,-8(fp)
41114b0c:	e1bfff15 	stw	r6,-4(fp)
    if (0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(csr_base) & 
41114b10:	e0bffd17 	ldw	r2,-12(fp)
41114b14:	10800037 	ldwio	r2,0(r2)
41114b18:	1080010c 	andi	r2,r2,4
41114b1c:	10000226 	beq	r2,zero,41114b28 <alt_msgdma_write_extended_descriptor+0x30>
    	ALTERA_MSGDMA_CSR_DESCRIPTOR_BUFFER_FULL_MASK))
    {
      /*at least one descriptor buffer is full, returning so that this function 
	is non-blocking*/
        return -ENOSPC;
41114b20:	00bff904 	movi	r2,-28
41114b24:	00003b06 	br	41114c14 <alt_msgdma_write_extended_descriptor+0x11c>
    }

    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS(
41114b28:	e0bfff17 	ldw	r2,-4(fp)
41114b2c:	10800017 	ldw	r2,0(r2)
41114b30:	1007883a 	mov	r3,r2
41114b34:	e0bffe17 	ldw	r2,-8(fp)
41114b38:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	(alt_u32)descriptor->read_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS(
41114b3c:	e0bffe17 	ldw	r2,-8(fp)
41114b40:	10800104 	addi	r2,r2,4
41114b44:	e0ffff17 	ldw	r3,-4(fp)
41114b48:	18c00117 	ldw	r3,4(r3)
41114b4c:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
		(alt_u32)descriptor->write_address_low);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_LENGTH(
41114b50:	e0bffe17 	ldw	r2,-8(fp)
41114b54:	10800204 	addi	r2,r2,8
41114b58:	e0ffff17 	ldw	r3,-4(fp)
41114b5c:	18c00217 	ldw	r3,8(r3)
41114b60:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->transfer_length);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_SEQUENCE_NUMBER(
41114b64:	e0bffe17 	ldw	r2,-8(fp)
41114b68:	10800304 	addi	r2,r2,12
41114b6c:	e0ffff17 	ldw	r3,-4(fp)
41114b70:	18c0030b 	ldhu	r3,12(r3)
41114b74:	18ffffcc 	andi	r3,r3,65535
41114b78:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->sequence_number);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_BURST(
41114b7c:	e0bffe17 	ldw	r2,-8(fp)
41114b80:	10800384 	addi	r2,r2,14
41114b84:	e0ffff17 	ldw	r3,-4(fp)
41114b88:	18c00383 	ldbu	r3,14(r3)
41114b8c:	18c03fcc 	andi	r3,r3,255
41114b90:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_BURST(
41114b94:	e0bffe17 	ldw	r2,-8(fp)
41114b98:	108003c4 	addi	r2,r2,15
41114b9c:	e0ffff17 	ldw	r3,-4(fp)
41114ba0:	18c003c3 	ldbu	r3,15(r3)
41114ba4:	18c03fcc 	andi	r3,r3,255
41114ba8:	10c00025 	stbio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_burst_count);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_STRIDE(
41114bac:	e0bffe17 	ldw	r2,-8(fp)
41114bb0:	10800404 	addi	r2,r2,16
41114bb4:	e0ffff17 	ldw	r3,-4(fp)
41114bb8:	18c0040b 	ldhu	r3,16(r3)
41114bbc:	18ffffcc 	andi	r3,r3,65535
41114bc0:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->read_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_STRIDE(
41114bc4:	e0bffe17 	ldw	r2,-8(fp)
41114bc8:	10800484 	addi	r2,r2,18
41114bcc:	e0ffff17 	ldw	r3,-4(fp)
41114bd0:	18c0048b 	ldhu	r3,18(r3)
41114bd4:	18ffffcc 	andi	r3,r3,65535
41114bd8:	10c0002d 	sthio	r3,0(r2)
		descriptor_base, 
    	descriptor->write_stride);
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_READ_ADDRESS_HIGH(descriptor_base, 0);
41114bdc:	e0bffe17 	ldw	r2,-8(fp)
41114be0:	10800504 	addi	r2,r2,20
41114be4:	0007883a 	mov	r3,zero
41114be8:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_WRITE_ADDRESS_HIGH(descriptor_base, 0);
41114bec:	e0bffe17 	ldw	r2,-8(fp)
41114bf0:	10800604 	addi	r2,r2,24
41114bf4:	0007883a 	mov	r3,zero
41114bf8:	10c00035 	stwio	r3,0(r2)
    IOWR_ALTERA_MSGDMA_DESCRIPTOR_CONTROL_ENHANCED(
41114bfc:	e0bffe17 	ldw	r2,-8(fp)
41114c00:	10800704 	addi	r2,r2,28
41114c04:	e0ffff17 	ldw	r3,-4(fp)
41114c08:	18c00717 	ldw	r3,28(r3)
41114c0c:	10c00035 	stwio	r3,0(r2)
		descriptor_base, 
    	descriptor->control);
    return 0;
41114c10:	0005883a 	mov	r2,zero
}
41114c14:	e037883a 	mov	sp,fp
41114c18:	df000017 	ldw	fp,0(sp)
41114c1c:	dec00104 	addi	sp,sp,4
41114c20:	f800283a 	ret

41114c24 <alt_msgdma_irq>:
 * alt_msgdma_irq()
 *
 * Interrupt handler for the Modular Scatter-Gather DMA controller.
 */
static void alt_msgdma_irq(void *context)
{
41114c24:	defff804 	addi	sp,sp,-32
41114c28:	dfc00715 	stw	ra,28(sp)
41114c2c:	df000615 	stw	fp,24(sp)
41114c30:	df000604 	addi	fp,sp,24
41114c34:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev *dev = (alt_msgdma_dev *) context;
41114c38:	e0bfff17 	ldw	r2,-4(fp)
41114c3c:	e0bffa15 	stw	r2,-24(fp)
    alt_irq_context cpu_sr;
    alt_u32 temporary_control;

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
41114c40:	e0bffa17 	ldw	r2,-24(fp)
41114c44:	10801783 	ldbu	r2,94(r2)
41114c48:	10803fcc 	andi	r2,r2,255
41114c4c:	10001126 	beq	r2,zero,41114c94 <alt_msgdma_irq+0x70>
    {
        temporary_control = 
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
41114c50:	e0bffa17 	ldw	r2,-24(fp)
41114c54:	10800617 	ldw	r2,24(r2)
41114c58:	10800037 	ldwio	r2,0(r2)

    
    /* disable global interrupt*/
    if (dev->prefetcher_enable)
    {
        temporary_control = 
41114c5c:	1007883a 	mov	r3,r2
41114c60:	00bffdc4 	movi	r2,-9
41114c64:	1884703a 	and	r2,r3,r2
41114c68:	e0bffb15 	stw	r2,-20(fp)
        		IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				& ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
        
        IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
41114c6c:	e0bffa17 	ldw	r2,-24(fp)
41114c70:	10800617 	ldw	r2,24(r2)
41114c74:	e0fffb17 	ldw	r3,-20(fp)
41114c78:	10c00035 	stwio	r3,0(r2)
        		temporary_control);
        
        /* clear the IRQ status- W1C */
        IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base,
41114c7c:	e0bffa17 	ldw	r2,-24(fp)
41114c80:	10800617 	ldw	r2,24(r2)
41114c84:	10800404 	addi	r2,r2,16
41114c88:	00c00044 	movi	r3,1
41114c8c:	10c00035 	stwio	r3,0(r2)
41114c90:	00001106 	br	41114cd8 <alt_msgdma_irq+0xb4>
        		ALT_MSGDMA_PREFETCHER_STATUS_IRQ_SET_MASK);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
41114c94:	e0bffa17 	ldw	r2,-24(fp)
41114c98:	10800317 	ldw	r2,12(r2)
41114c9c:	10800104 	addi	r2,r2,4
41114ca0:	10800037 	ldwio	r2,0(r2)
41114ca4:	1007883a 	mov	r3,r2
41114ca8:	00bffbc4 	movi	r2,-17
41114cac:	1884703a 	and	r2,r3,r2
41114cb0:	e0bffb15 	stw	r2,-20(fp)
    			& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
41114cb4:	e0bffa17 	ldw	r2,-24(fp)
41114cb8:	10800317 	ldw	r2,12(r2)
41114cbc:	10800104 	addi	r2,r2,4
41114cc0:	e0fffb17 	ldw	r3,-20(fp)
41114cc4:	10c00035 	stwio	r3,0(r2)
    	/* clear the IRQ status */
    	IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base,
41114cc8:	e0bffa17 	ldw	r2,-24(fp)
41114ccc:	10800317 	ldw	r2,12(r2)
41114cd0:	00c08004 	movi	r3,512
41114cd4:	10c00035 	stwio	r3,0(r2)
    * Other interrupts are explicitly disabled if callbacks
    * are registered because there is no guarantee that they are 
    * pre-emption-safe. This allows the driver to support 
    * interrupt pre-emption.
    */
    if(dev->callback) 
41114cd8:	e0bffa17 	ldw	r2,-24(fp)
41114cdc:	10800b17 	ldw	r2,44(r2)
41114ce0:	10001226 	beq	r2,zero,41114d2c <alt_msgdma_irq+0x108>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
41114ce4:	0005303a 	rdctl	r2,status
41114ce8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41114cec:	e0fffd17 	ldw	r3,-12(fp)
41114cf0:	00bfff84 	movi	r2,-2
41114cf4:	1884703a 	and	r2,r3,r2
41114cf8:	1001703a 	wrctl	status,r2
  
  return context;
41114cfc:	e0bffd17 	ldw	r2,-12(fp)
    {
        cpu_sr = alt_irq_disable_all();
41114d00:	e0bffc15 	stw	r2,-16(fp)
        dev->callback (dev->callback_context);
41114d04:	e0bffa17 	ldw	r2,-24(fp)
41114d08:	10800b17 	ldw	r2,44(r2)
41114d0c:	e0fffa17 	ldw	r3,-24(fp)
41114d10:	18c00c17 	ldw	r3,48(r3)
41114d14:	1809883a 	mov	r4,r3
41114d18:	103ee83a 	callr	r2
41114d1c:	e0bffc17 	ldw	r2,-16(fp)
41114d20:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
41114d24:	e0bffe17 	ldw	r2,-8(fp)
41114d28:	1001703a 	wrctl	status,r2
        alt_irq_enable_all(cpu_sr);
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
41114d2c:	e0bffa17 	ldw	r2,-24(fp)
41114d30:	10801783 	ldbu	r2,94(r2)
41114d34:	10803fcc 	andi	r2,r2,255
41114d38:	10000a26 	beq	r2,zero,41114d64 <alt_msgdma_irq+0x140>
    {
    	temporary_control = 
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
41114d3c:	e0bffa17 	ldw	r2,-24(fp)
41114d40:	10800617 	ldw	r2,24(r2)
41114d44:	10800037 	ldwio	r2,0(r2)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
41114d48:	10800214 	ori	r2,r2,8
    }

    /* enable global interrupt */
    if (dev->prefetcher_enable)
    {
    	temporary_control = 
41114d4c:	e0bffb15 	stw	r2,-20(fp)
    			IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base)
				| ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
    	
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
41114d50:	e0bffa17 	ldw	r2,-24(fp)
41114d54:	10800617 	ldw	r2,24(r2)
41114d58:	e0fffb17 	ldw	r3,-20(fp)
41114d5c:	10c00035 	stwio	r3,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
    }

    return;
41114d60:	00000c06 	br	41114d94 <alt_msgdma_irq+0x170>
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
41114d64:	e0bffa17 	ldw	r2,-24(fp)
41114d68:	10800317 	ldw	r2,12(r2)
41114d6c:	10800104 	addi	r2,r2,4
41114d70:	10800037 	ldwio	r2,0(r2)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
41114d74:	10800414 	ori	r2,r2,16
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base,
    			temporary_control);
    }
    else
    {
    	temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) 
41114d78:	e0bffb15 	stw	r2,-20(fp)
    			| (ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    	
    	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
41114d7c:	e0bffa17 	ldw	r2,-24(fp)
41114d80:	10800317 	ldw	r2,12(r2)
41114d84:	10800104 	addi	r2,r2,4
41114d88:	e0fffb17 	ldw	r3,-20(fp)
41114d8c:	10c00035 	stwio	r3,0(r2)
    }

    return;
41114d90:	0001883a 	nop
}
41114d94:	e037883a 	mov	sp,fp
41114d98:	dfc00117 	ldw	ra,4(sp)
41114d9c:	df000017 	ldw	fp,0(sp)
41114da0:	dec00204 	addi	sp,sp,8
41114da4:	f800283a 	ret

41114da8 <alt_msgdma_construct_standard_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
41114da8:	defffb04 	addi	sp,sp,-20
41114dac:	df000415 	stw	fp,16(sp)
41114db0:	df000404 	addi	fp,sp,16
41114db4:	e13ffc15 	stw	r4,-16(fp)
41114db8:	e17ffd15 	stw	r5,-12(fp)
41114dbc:	e1bffe15 	stw	r6,-8(fp)
41114dc0:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
41114dc4:	e0bffc17 	ldw	r2,-16(fp)
41114dc8:	10c01217 	ldw	r3,72(r2)
41114dcc:	e0800117 	ldw	r2,4(fp)
41114dd0:	18800436 	bltu	r3,r2,41114de4 <alt_msgdma_construct_standard_descriptor+0x3c>
       dev->enhanced_features != 0
41114dd4:	e0bffc17 	ldw	r2,-16(fp)
41114dd8:	10801703 	ldbu	r2,92(r2)
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
41114ddc:	10803fcc 	andi	r2,r2,255
41114de0:	10000226 	beq	r2,zero,41114dec <alt_msgdma_construct_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
41114de4:	00bffa84 	movi	r2,-22
41114de8:	00000e06 	br	41114e24 <alt_msgdma_construct_standard_descriptor+0x7c>
    }
    descriptor->read_address = read_address;
41114dec:	e0bffd17 	ldw	r2,-12(fp)
41114df0:	e0fffe17 	ldw	r3,-8(fp)
41114df4:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
41114df8:	e0bffd17 	ldw	r2,-12(fp)
41114dfc:	e0ffff17 	ldw	r3,-4(fp)
41114e00:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
41114e04:	e0bffd17 	ldw	r2,-12(fp)
41114e08:	e0c00117 	ldw	r3,4(fp)
41114e0c:	10c00215 	stw	r3,8(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
41114e10:	e0800217 	ldw	r2,8(fp)
41114e14:	10e00034 	orhi	r3,r2,32768
41114e18:	e0bffd17 	ldw	r2,-12(fp)
41114e1c:	10c00315 	stw	r3,12(r2)
    
    return 0;
41114e20:	0005883a 	mov	r2,zero
}
41114e24:	e037883a 	mov	sp,fp
41114e28:	df000017 	ldw	fp,0(sp)
41114e2c:	dec00104 	addi	sp,sp,4
41114e30:	f800283a 	ret

41114e34 <alt_msgdma_construct_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
41114e34:	defff604 	addi	sp,sp,-40
41114e38:	df000915 	stw	fp,36(sp)
41114e3c:	df000904 	addi	fp,sp,36
41114e40:	e13ff715 	stw	r4,-36(fp)
41114e44:	e17ff815 	stw	r5,-32(fp)
41114e48:	e1bff915 	stw	r6,-28(fp)
41114e4c:	e1fffa15 	stw	r7,-24(fp)
41114e50:	e1800317 	ldw	r6,12(fp)
41114e54:	e1400417 	ldw	r5,16(fp)
41114e58:	e1000517 	ldw	r4,20(fp)
41114e5c:	e0c00617 	ldw	r3,24(fp)
41114e60:	e0800717 	ldw	r2,28(fp)
41114e64:	e1bffb0d 	sth	r6,-20(fp)
41114e68:	e17ffc05 	stb	r5,-16(fp)
41114e6c:	e13ffd05 	stb	r4,-12(fp)
41114e70:	e0fffe0d 	sth	r3,-8(fp)
41114e74:	e0bfff0d 	sth	r2,-4(fp)
    if(dev->max_byte < length ||
41114e78:	e0bff717 	ldw	r2,-36(fp)
41114e7c:	10c01217 	ldw	r3,72(r2)
41114e80:	e0800117 	ldw	r2,4(fp)
41114e84:	18801936 	bltu	r3,r2,41114eec <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
41114e88:	e13ff717 	ldw	r4,-36(fp)
41114e8c:	20801317 	ldw	r2,76(r4)
41114e90:	20c01417 	ldw	r3,80(r4)
41114e94:	e13ffe0b 	ldhu	r4,-8(fp)
41114e98:	213fffcc 	andi	r4,r4,65535
41114e9c:	2015883a 	mov	r10,r4
41114ea0:	0017883a 	mov	r11,zero
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
41114ea4:	1ac01136 	bltu	r3,r11,41114eec <alt_msgdma_construct_extended_descriptor+0xb8>
41114ea8:	58c0011e 	bne	r11,r3,41114eb0 <alt_msgdma_construct_extended_descriptor+0x7c>
41114eac:	12800f36 	bltu	r2,r10,41114eec <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
41114eb0:	e13ff717 	ldw	r4,-36(fp)
41114eb4:	20801317 	ldw	r2,76(r4)
41114eb8:	20c01417 	ldw	r3,80(r4)
41114ebc:	e13fff0b 	ldhu	r4,-4(fp)
41114ec0:	213fffcc 	andi	r4,r4,65535
41114ec4:	2011883a 	mov	r8,r4
41114ec8:	0013883a 	mov	r9,zero
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
41114ecc:	1a400736 	bltu	r3,r9,41114eec <alt_msgdma_construct_extended_descriptor+0xb8>
41114ed0:	48c0011e 	bne	r9,r3,41114ed8 <alt_msgdma_construct_extended_descriptor+0xa4>
41114ed4:	12000536 	bltu	r2,r8,41114eec <alt_msgdma_construct_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
41114ed8:	e0bff717 	ldw	r2,-36(fp)
41114edc:	10801703 	ldbu	r2,92(r2)
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
    if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
41114ee0:	10803fcc 	andi	r2,r2,255
41114ee4:	10800060 	cmpeqi	r2,r2,1
41114ee8:	1000021e 	bne	r2,zero,41114ef4 <alt_msgdma_construct_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
41114eec:	00bffa84 	movi	r2,-22
41114ef0:	00002106 	br	41114f78 <alt_msgdma_construct_extended_descriptor+0x144>
    }
    
    descriptor->read_address_low = read_address;
41114ef4:	e0bff817 	ldw	r2,-32(fp)
41114ef8:	e0fff917 	ldw	r3,-28(fp)
41114efc:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_low = write_address;
41114f00:	e0bff817 	ldw	r2,-32(fp)
41114f04:	e0fffa17 	ldw	r3,-24(fp)
41114f08:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
41114f0c:	e0bff817 	ldw	r2,-32(fp)
41114f10:	e0c00117 	ldw	r3,4(fp)
41114f14:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
41114f18:	e0bff817 	ldw	r2,-32(fp)
41114f1c:	e0fffb0b 	ldhu	r3,-20(fp)
41114f20:	10c0030d 	sth	r3,12(r2)
    descriptor->read_burst_count = read_burst_count;
41114f24:	e0bff817 	ldw	r2,-32(fp)
41114f28:	e0fffc03 	ldbu	r3,-16(fp)
41114f2c:	10c00385 	stb	r3,14(r2)
    descriptor->write_burst_count = write_burst_count;
41114f30:	e0bff817 	ldw	r2,-32(fp)
41114f34:	e0fffd03 	ldbu	r3,-12(fp)
41114f38:	10c003c5 	stb	r3,15(r2)
    descriptor->read_stride = read_stride;
41114f3c:	e0bff817 	ldw	r2,-32(fp)
41114f40:	e0fffe0b 	ldhu	r3,-8(fp)
41114f44:	10c0040d 	sth	r3,16(r2)
    descriptor->write_stride = write_stride;
41114f48:	e0bff817 	ldw	r2,-32(fp)
41114f4c:	e0ffff0b 	ldhu	r3,-4(fp)
41114f50:	10c0048d 	sth	r3,18(r2)
    descriptor->read_address_high = NULL;
41114f54:	e0bff817 	ldw	r2,-32(fp)
41114f58:	10000515 	stw	zero,20(r2)
    descriptor->write_address_high = NULL;
41114f5c:	e0bff817 	ldw	r2,-32(fp)
41114f60:	10000615 	stw	zero,24(r2)
    descriptor->control = control | ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
41114f64:	e0800217 	ldw	r2,8(fp)
41114f68:	10e00034 	orhi	r3,r2,32768
41114f6c:	e0bff817 	ldw	r2,-32(fp)
41114f70:	10c00715 	stw	r3,28(r2)

  return 0 ;
41114f74:	0005883a 	mov	r2,zero

}
41114f78:	e037883a 	mov	sp,fp
41114f7c:	df000017 	ldw	fp,0(sp)
41114f80:	dec00104 	addi	sp,sp,4
41114f84:	f800283a 	ret

41114f88 <alt_msgdma_descriptor_async_transfer>:
 */
static int alt_msgdma_descriptor_async_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
41114f88:	defff004 	addi	sp,sp,-64
41114f8c:	dfc00f15 	stw	ra,60(sp)
41114f90:	df000e15 	stw	fp,56(sp)
41114f94:	df000e04 	addi	fp,sp,56
41114f98:	e13ffd15 	stw	r4,-12(fp)
41114f9c:	e17ffe15 	stw	r5,-8(fp)
41114fa0:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control = 0;
41114fa4:	e03ff315 	stw	zero,-52(fp)
    alt_irq_context context = 0;
41114fa8:	e03ff415 	stw	zero,-48(fp)
    alt_u16 counter = 0;
41114fac:	e03ff20d 	sth	zero,-56(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
41114fb0:	e0bffd17 	ldw	r2,-12(fp)
41114fb4:	10800317 	ldw	r2,12(r2)
41114fb8:	10800204 	addi	r2,r2,8
41114fbc:	10800037 	ldwio	r2,0(r2)
	alt_msgdma_extended_descriptor *extended_desc)
{
    alt_u32 control = 0;
    alt_irq_context context = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
41114fc0:	10bfffcc 	andi	r2,r2,65535
41114fc4:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
41114fc8:	e0bffd17 	ldw	r2,-12(fp)
41114fcc:	10800317 	ldw	r2,12(r2)
41114fd0:	10800204 	addi	r2,r2,8
41114fd4:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
41114fd8:	1004d43a 	srli	r2,r2,16
41114fdc:	e0bff615 	stw	r2,-40(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
41114fe0:	e0bffd17 	ldw	r2,-12(fp)
41114fe4:	10800917 	ldw	r2,36(r2)
41114fe8:	e0fff617 	ldw	r3,-40(fp)
41114fec:	1880042e 	bgeu	r3,r2,41115000 <alt_msgdma_descriptor_async_transfer+0x78>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
41114ff0:	e0bffd17 	ldw	r2,-12(fp)
41114ff4:	10800917 	ldw	r2,36(r2)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;

	/* Return with error immediately if one of read/write buffer is full */
	if((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
41114ff8:	e0fff517 	ldw	r3,-44(fp)
41114ffc:	18800236 	bltu	r3,r2,41115008 <alt_msgdma_descriptor_async_transfer+0x80>
		(dev->descriptor_fifo_depth <= fifo_read_fill_level))
	{
		/*at least one write or read FIFO descriptor buffer is full,
		returning so that this function is non-blocking*/
		return -ENOSPC;
41115000:	00bff904 	movi	r2,-28
41115004:	00008f06 	br	41115244 <alt_msgdma_descriptor_async_transfer+0x2bc>
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	read or write masters  */
	/* stop issuing more descriptors */
	control = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
41115008:	00800804 	movi	r2,32
4111500c:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
41115010:	0005303a 	rdctl	r2,status
41115014:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41115018:	e0fff717 	ldw	r3,-36(fp)
4111501c:	00bfff84 	movi	r2,-2
41115020:	1884703a 	and	r2,r3,r2
41115024:	1001703a 	wrctl	status,r2
  
  return context;
41115028:	e0bff717 	ldw	r2,-36(fp)
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
4111502c:	e0bff415 	stw	r2,-48(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
41115030:	e0bffd17 	ldw	r2,-12(fp)
41115034:	10800317 	ldw	r2,12(r2)
41115038:	10800104 	addi	r2,r2,4
4111503c:	e0fff317 	ldw	r3,-52(fp)
41115040:	10c00035 	stwio	r3,0(r2)
	/*
	* Clear any (previous) status register information
	* that might occlude our error checking later.
	*/
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
41115044:	e0bffd17 	ldw	r2,-12(fp)
41115048:	10800317 	ldw	r2,12(r2)
4111504c:	e0fffd17 	ldw	r3,-12(fp)
41115050:	18c00317 	ldw	r3,12(r3)
41115054:	18c00037 	ldwio	r3,0(r3)
41115058:	10c00035 	stwio	r3,0(r2)
4111505c:	e0bff417 	ldw	r2,-48(fp)
41115060:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
41115064:	e0bffc17 	ldw	r2,-16(fp)
41115068:	1001703a 	wrctl	status,r2
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
4111506c:	e0bffe17 	ldw	r2,-8(fp)
41115070:	10001a26 	beq	r2,zero,411150dc <alt_msgdma_descriptor_async_transfer+0x154>
41115074:	e0bfff17 	ldw	r2,-4(fp)
41115078:	1000181e 	bne	r2,zero,411150dc <alt_msgdma_descriptor_async_transfer+0x154>
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
4111507c:	00000d06 	br	411150b4 <alt_msgdma_descriptor_async_transfer+0x12c>
		dev->csr_base, dev->descriptor_base, standard_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
41115080:	01000044 	movi	r4,1
41115084:	11169d00 	call	411169d0 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
41115088:	e0bff20b 	ldhu	r2,-56(fp)
4111508c:	1084e230 	cmpltui	r2,r2,5000
41115090:	1000051e 	bne	r2,zero,411150a8 <alt_msgdma_descriptor_async_transfer+0x120>
            {
                alt_printf("time out after 5 msec while waiting" 
41115094:	011044b4 	movhi	r4,16658
41115098:	2123e104 	addi	r4,r4,-28796
4111509c:	11173840 	call	41117384 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
411150a0:	00bff084 	movi	r2,-62
411150a4:	00006706 	br	41115244 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
411150a8:	e0bff20b 	ldhu	r2,-56(fp)
411150ac:	10800044 	addi	r2,r2,1
411150b0:	e0bff20d 	sth	r2,-56(fp)

    if (NULL != standard_desc && NULL == extended_desc)
    {
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
411150b4:	e0bffd17 	ldw	r2,-12(fp)
411150b8:	10c00317 	ldw	r3,12(r2)
411150bc:	e0bffd17 	ldw	r2,-12(fp)
411150c0:	10800417 	ldw	r2,16(r2)
411150c4:	e1bffe17 	ldw	r6,-8(fp)
411150c8:	100b883a 	mov	r5,r2
411150cc:	1809883a 	mov	r4,r3
411150d0:	1114a640 	call	41114a64 <alt_msgdma_write_standard_descriptor>
411150d4:	103fea1e 	bne	r2,zero,41115080 <__reset+0xbb0f5080>
	IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
	alt_irq_enable_all(context);

    if (NULL != standard_desc && NULL == extended_desc)
411150d8:	00001f06 	br	41115158 <alt_msgdma_descriptor_async_transfer+0x1d0>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
411150dc:	e0bffe17 	ldw	r2,-8(fp)
411150e0:	10001b1e 	bne	r2,zero,41115150 <alt_msgdma_descriptor_async_transfer+0x1c8>
411150e4:	e0bfff17 	ldw	r2,-4(fp)
411150e8:	10001926 	beq	r2,zero,41115150 <alt_msgdma_descriptor_async_transfer+0x1c8>
    {
        counter = 0; /* reset counter */
411150ec:	e03ff20d 	sth	zero,-56(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
411150f0:	00000d06 	br	41115128 <alt_msgdma_descriptor_async_transfer+0x1a0>
		dev->csr_base, 
		dev->descriptor_base, 
		extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
411150f4:	01000044 	movi	r4,1
411150f8:	11169d00 	call	411169d0 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
411150fc:	e0bff20b 	ldhu	r2,-56(fp)
41115100:	1084e230 	cmpltui	r2,r2,5000
41115104:	1000051e 	bne	r2,zero,4111511c <alt_msgdma_descriptor_async_transfer+0x194>
            {
                alt_printf("time out after 5 msec while waiting free FIFO buffer" 
41115108:	011044b4 	movhi	r4,16658
4111510c:	2123f704 	addi	r4,r4,-28708
41115110:	11173840 	call	41117384 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
41115114:	00bff084 	movi	r2,-62
41115118:	00004a06 	br	41115244 <alt_msgdma_descriptor_async_transfer+0x2bc>
            }
            counter++; 
4111511c:	e0bff20b 	ldhu	r2,-56(fp)
41115120:	10800044 	addi	r2,r2,1
41115124:	e0bff20d 	sth	r2,-56(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
41115128:	e0bffd17 	ldw	r2,-12(fp)
4111512c:	10c00317 	ldw	r3,12(r2)
41115130:	e0bffd17 	ldw	r2,-12(fp)
41115134:	10800417 	ldw	r2,16(r2)
41115138:	e1bfff17 	ldw	r6,-4(fp)
4111513c:	100b883a 	mov	r5,r2
41115140:	1809883a 	mov	r4,r3
41115144:	1114af80 	call	41114af8 <alt_msgdma_write_extended_descriptor>
41115148:	103fea1e 	bne	r2,zero,411150f4 <__reset+0xbb0f50f4>
                return -ETIME;
            }
            counter++; 
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
4111514c:	00000206 	br	41115158 <alt_msgdma_descriptor_async_transfer+0x1d0>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
41115150:	00bfffc4 	movi	r2,-1
41115154:	00003b06 	br	41115244 <alt_msgdma_descriptor_async_transfer+0x2bc>
    * If a callback routine has been previously registered which will be
    * called from the msgdma ISR. Set up controller to:
    *  - Run
    *  - Stop on an error with any particular descriptor
    */
    if(dev->callback)
41115158:	e0bffd17 	ldw	r2,-12(fp)
4111515c:	10800b17 	ldw	r2,44(r2)
41115160:	10001c26 	beq	r2,zero,411151d4 <alt_msgdma_descriptor_async_transfer+0x24c>
    {

        control |= (dev->control |
41115164:	e0bffd17 	ldw	r2,-12(fp)
41115168:	10c00d17 	ldw	r3,52(r2)
4111516c:	e0bff317 	ldw	r2,-52(fp)
41115170:	1884b03a 	or	r2,r3,r2
41115174:	10800514 	ori	r2,r2,20
41115178:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK |
                    ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
        control &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
4111517c:	e0fff317 	ldw	r3,-52(fp)
41115180:	00bff7c4 	movi	r2,-33
41115184:	1884703a 	and	r2,r3,r2
41115188:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
4111518c:	0005303a 	rdctl	r2,status
41115190:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41115194:	e0fffa17 	ldw	r3,-24(fp)
41115198:	00bfff84 	movi	r2,-2
4111519c:	1884703a 	and	r2,r3,r2
411151a0:	1001703a 	wrctl	status,r2
  
  return context;
411151a4:	e0bffa17 	ldw	r2,-24(fp)
    /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all(); 
411151a8:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
411151ac:	e0bffd17 	ldw	r2,-12(fp)
411151b0:	10800317 	ldw	r2,12(r2)
411151b4:	10800104 	addi	r2,r2,4
411151b8:	e0fff317 	ldw	r3,-52(fp)
411151bc:	10c00035 	stwio	r3,0(r2)
411151c0:	e0bff417 	ldw	r2,-48(fp)
411151c4:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
411151c8:	e0bff817 	ldw	r2,-32(fp)
411151cc:	1001703a 	wrctl	status,r2
411151d0:	00001b06 	br	41115240 <alt_msgdma_descriptor_async_transfer+0x2b8>
    *   - Stop on an error with any particular descriptor
    *   - Disable interrupt generation
    */
    else
    {
        control |= (dev->control |
411151d4:	e0bffd17 	ldw	r2,-12(fp)
411151d8:	10c00d17 	ldw	r3,52(r2)
411151dc:	e0bff317 	ldw	r2,-52(fp)
411151e0:	1884b03a 	or	r2,r3,r2
411151e4:	10800114 	ori	r2,r2,4
411151e8:	e0bff315 	stw	r2,-52(fp)
                    ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK );
        control &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
411151ec:	e0fff317 	ldw	r3,-52(fp)
411151f0:	00bff3c4 	movi	r2,-49
411151f4:	1884703a 	and	r2,r3,r2
411151f8:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
411151fc:	0005303a 	rdctl	r2,status
41115200:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41115204:	e0fffb17 	ldw	r3,-20(fp)
41115208:	00bfff84 	movi	r2,-2
4111520c:	1884703a 	and	r2,r3,r2
41115210:	1001703a 	wrctl	status,r2
  
  return context;
41115214:	e0bffb17 	ldw	r2,-20(fp)
                   (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
        /* making sure the read-modify-write below can't be pre-empted */
        context = alt_irq_disable_all();
41115218:	e0bff415 	stw	r2,-48(fp)
        IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
4111521c:	e0bffd17 	ldw	r2,-12(fp)
41115220:	10800317 	ldw	r2,12(r2)
41115224:	10800104 	addi	r2,r2,4
41115228:	e0fff317 	ldw	r3,-52(fp)
4111522c:	10c00035 	stwio	r3,0(r2)
41115230:	e0bff417 	ldw	r2,-48(fp)
41115234:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
41115238:	e0bff917 	ldw	r2,-28(fp)
4111523c:	1001703a 	wrctl	status,r2
	 * Now that access to the registers is complete, release the registers
     * semaphore so that other threads can access the registers.
     */
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
41115240:	0005883a 	mov	r2,zero
}
41115244:	e037883a 	mov	sp,fp
41115248:	dfc00117 	ldw	ra,4(sp)
4111524c:	df000017 	ldw	fp,0(sp)
41115250:	dec00204 	addi	sp,sp,8
41115254:	f800283a 	ret

41115258 <alt_msgdma_descriptor_sync_transfer>:
 */
static int alt_msgdma_descriptor_sync_transfer (
	alt_msgdma_dev *dev, 
	alt_msgdma_standard_descriptor *standard_desc, 
	alt_msgdma_extended_descriptor *extended_desc)
{
41115258:	defff004 	addi	sp,sp,-64
4111525c:	dfc00f15 	stw	ra,60(sp)
41115260:	df000e15 	stw	fp,56(sp)
41115264:	df000e04 	addi	fp,sp,56
41115268:	e13ffd15 	stw	r4,-12(fp)
4111526c:	e17ffe15 	stw	r5,-8(fp)
41115270:	e1bfff15 	stw	r6,-4(fp)
    alt_u32 control=0;
41115274:	e03ff615 	stw	zero,-40(fp)
    alt_irq_context context=0;
41115278:	e03ff715 	stw	zero,-36(fp)
    alt_u32 csr_status = 0;
4111527c:	e03ff215 	stw	zero,-56(fp)
    alt_u16 counter = 0;
41115280:	e03ff30d 	sth	zero,-52(fp)
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
41115284:	e0bffd17 	ldw	r2,-12(fp)
41115288:	10800317 	ldw	r2,12(r2)
4111528c:	10800204 	addi	r2,r2,8
41115290:	10800037 	ldwio	r2,0(r2)
{
    alt_u32 control=0;
    alt_irq_context context=0;
    alt_u32 csr_status = 0;
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
41115294:	10bfffcc 	andi	r2,r2,65535
41115298:	e0bff415 	stw	r2,-48(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
4111529c:	e0bffd17 	ldw	r2,-12(fp)
411152a0:	10800317 	ldw	r2,12(r2)
411152a4:	10800204 	addi	r2,r2,8
411152a8:	10800037 	ldwio	r2,0(r2)
    alt_u16 counter = 0;
    alt_u32 fifo_read_fill_level = (
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
    alt_u32 fifo_write_fill_level = (
411152ac:	1004d43a 	srli	r2,r2,16
411152b0:	e0bff515 	stw	r2,-44(fp)
		IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_MASK) >> 
		ALTERA_MSGDMA_CSR_WRITE_FILL_LEVEL_OFFSET;
    alt_u32 error = ALTERA_MSGDMA_CSR_STOPPED_ON_ERROR_MASK | 
411152b4:	00807804 	movi	r2,480
411152b8:	e0bff815 	stw	r2,-32(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
411152bc:	00001906 	br	41115324 <alt_msgdma_descriptor_sync_transfer+0xcc>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
    { 
        alt_busy_sleep(1); /* delay 1us */
411152c0:	01000044 	movi	r4,1
411152c4:	11169d00 	call	411169d0 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
411152c8:	e0bff30b 	ldhu	r2,-52(fp)
411152cc:	1084e230 	cmpltui	r2,r2,5000
411152d0:	1000051e 	bne	r2,zero,411152e8 <alt_msgdma_descriptor_sync_transfer+0x90>
        {
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
411152d4:	011044b4 	movhi	r4,16658
411152d8:	21240d04 	addi	r4,r4,-28620
411152dc:	11173840 	call	41117384 <alt_printf>
				" for storing descriptor\n");
            return -ETIME;
411152e0:	00bff084 	movi	r2,-62
411152e4:	0000b506 	br	411155bc <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;  
411152e8:	e0bff30b 	ldhu	r2,-52(fp)
411152ec:	10800044 	addi	r2,r2,1
411152f0:	e0bff30d 	sth	r2,-52(fp)
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
411152f4:	e0bffd17 	ldw	r2,-12(fp)
411152f8:	10800317 	ldw	r2,12(r2)
411152fc:	10800204 	addi	r2,r2,8
41115300:	10800037 	ldwio	r2,0(r2)
            alt_printf("time out after 5 msec while waiting free FIFO buffer"
				" for storing descriptor\n");
            return -ETIME;
        }
        counter++;  
        fifo_read_fill_level = (
41115304:	10bfffcc 	andi	r2,r2,65535
41115308:	e0bff415 	stw	r2,-48(fp)
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
4111530c:	e0bffd17 	ldw	r2,-12(fp)
41115310:	10800317 	ldw	r2,12(r2)
41115314:	10800204 	addi	r2,r2,8
41115318:	10800037 	ldwio	r2,0(r2)
        counter++;  
        fifo_read_fill_level = (
			IORD_ALTERA_MSGDMA_CSR_DESCRIPTOR_FILL_LEVEL(dev->csr_base) & 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_MASK) >> 
			ALTERA_MSGDMA_CSR_READ_FILL_LEVEL_OFFSET;
        fifo_write_fill_level = (
4111531c:	1004d43a 	srli	r2,r2,16
41115320:	e0bff515 	stw	r2,-44(fp)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
41115324:	e0bffd17 	ldw	r2,-12(fp)
41115328:	10800917 	ldw	r2,36(r2)
4111532c:	e0fff517 	ldw	r3,-44(fp)
41115330:	18bfe32e 	bgeu	r3,r2,411152c0 <__reset+0xbb0f52c0>
    	(dev->descriptor_fifo_depth <= fifo_read_fill_level))
41115334:	e0bffd17 	ldw	r2,-12(fp)
41115338:	10800917 	ldw	r2,36(r2)
                    ALTERA_MSGDMA_CSR_STOPPED_ON_EARLY_TERMINATION_MASK |
                    ALTERA_MSGDMA_CSR_STOP_STATE_MASK |
                    ALTERA_MSGDMA_CSR_RESET_STATE_MASK;
    
    /* Wait for available FIFO buffer to store new descriptor*/
    while ((dev->descriptor_fifo_depth <= fifo_write_fill_level) || 
4111533c:	e0fff417 	ldw	r3,-48(fp)
41115340:	18bfdf2e 	bgeu	r3,r2,411152c0 <__reset+0xbb0f52c0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
41115344:	0005303a 	rdctl	r2,status
41115348:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
4111534c:	e0fffc17 	ldw	r3,-16(fp)
41115350:	00bfff84 	movi	r2,-2
41115354:	1884703a 	and	r2,r3,r2
41115358:	1001703a 	wrctl	status,r2
  
  return context;
4111535c:	e0bffc17 	ldw	r2,-16(fp)
	ALT_SEM_PEND (dev->regs_lock, 0);
    
    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();
41115360:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
41115364:	e0bffd17 	ldw	r2,-12(fp)
41115368:	10800317 	ldw	r2,12(r2)
4111536c:	10800104 	addi	r2,r2,4
41115370:	00c00804 	movi	r3,32
41115374:	10c00035 	stwio	r3,0(r2)
        ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
41115378:	e0bffd17 	ldw	r2,-12(fp)
4111537c:	10800317 	ldw	r2,12(r2)
41115380:	e0fffd17 	ldw	r3,-12(fp)
41115384:	18c00317 	ldw	r3,12(r3)
41115388:	18c00037 	ldwio	r3,0(r3)
4111538c:	10c00035 	stwio	r3,0(r2)
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
41115390:	e0bffe17 	ldw	r2,-8(fp)
41115394:	10001b26 	beq	r2,zero,41115404 <alt_msgdma_descriptor_sync_transfer+0x1ac>
41115398:	e0bfff17 	ldw	r2,-4(fp)
4111539c:	1000191e 	bne	r2,zero,41115404 <alt_msgdma_descriptor_sync_transfer+0x1ac>
    {
        counter = 0; /* reset counter */
411153a0:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
411153a4:	00000d06 	br	411153dc <alt_msgdma_descriptor_sync_transfer+0x184>
			dev->csr_base, dev->descriptor_base, standard_desc))
        {     
            alt_busy_sleep(1); /* delay 1us */
411153a8:	01000044 	movi	r4,1
411153ac:	11169d00 	call	411169d0 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
411153b0:	e0bff30b 	ldhu	r2,-52(fp)
411153b4:	1084e230 	cmpltui	r2,r2,5000
411153b8:	1000051e 	bne	r2,zero,411153d0 <alt_msgdma_descriptor_sync_transfer+0x178>
            {
                alt_printf("time out after 5 msec while writing standard" 
411153bc:	011044b4 	movhi	r4,16658
411153c0:	21242104 	addi	r4,r4,-28540
411153c4:	11173840 	call	41117384 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
411153c8:	00bff084 	movi	r2,-62
411153cc:	00007b06 	br	411155bc <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;    
411153d0:	e0bff30b 	ldhu	r2,-52(fp)
411153d4:	10800044 	addi	r2,r2,1
411153d8:	e0bff30d 	sth	r2,-52(fp)
    if (NULL != standard_desc && NULL == extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_standard_descriptor (
411153dc:	e0bffd17 	ldw	r2,-12(fp)
411153e0:	10c00317 	ldw	r3,12(r2)
411153e4:	e0bffd17 	ldw	r2,-12(fp)
411153e8:	10800417 	ldw	r2,16(r2)
411153ec:	e1bffe17 	ldw	r6,-8(fp)
411153f0:	100b883a 	mov	r5,r2
411153f4:	1809883a 	mov	r4,r3
411153f8:	1114a640 	call	41114a64 <alt_msgdma_write_standard_descriptor>
411153fc:	103fea1e 	bne	r2,zero,411153a8 <__reset+0xbb0f53a8>
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
		dev->csr_base, 
		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));

    if (NULL != standard_desc && NULL == extended_desc)
41115400:	00001f06 	br	41115480 <alt_msgdma_descriptor_sync_transfer+0x228>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
41115404:	e0bffe17 	ldw	r2,-8(fp)
41115408:	10001b1e 	bne	r2,zero,41115478 <alt_msgdma_descriptor_sync_transfer+0x220>
4111540c:	e0bfff17 	ldw	r2,-4(fp)
41115410:	10001926 	beq	r2,zero,41115478 <alt_msgdma_descriptor_sync_transfer+0x220>
    {
        counter = 0; /* reset counter */
41115414:	e03ff30d 	sth	zero,-52(fp)
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
41115418:	00000d06 	br	41115450 <alt_msgdma_descriptor_sync_transfer+0x1f8>
			dev->csr_base, dev->descriptor_base, extended_desc))
        {
            alt_busy_sleep(1); /* delay 1us */
4111541c:	01000044 	movi	r4,1
41115420:	11169d00 	call	411169d0 <alt_busy_sleep>
            if(5000 <= counter) /* time_out if waiting longer than 5 msec */
41115424:	e0bff30b 	ldhu	r2,-52(fp)
41115428:	1084e230 	cmpltui	r2,r2,5000
4111542c:	1000051e 	bne	r2,zero,41115444 <alt_msgdma_descriptor_sync_transfer+0x1ec>
            {
                alt_printf("time out after 5 msec while writing extended" 
41115430:	011044b4 	movhi	r4,16658
41115434:	21243204 	addi	r4,r4,-28472
41115438:	11173840 	call	41117384 <alt_printf>
				* registers semaphore so that other threads can access the 
				* registers.
				*/
				ALT_SEM_POST (dev->regs_lock);
				
                return -ETIME;
4111543c:	00bff084 	movi	r2,-62
41115440:	00005e06 	br	411155bc <alt_msgdma_descriptor_sync_transfer+0x364>
            }
            counter++;
41115444:	e0bff30b 	ldhu	r2,-52(fp)
41115448:	10800044 	addi	r2,r2,1
4111544c:	e0bff30d 	sth	r2,-52(fp)
    else if (NULL == standard_desc && NULL != extended_desc)
    {
        counter = 0; /* reset counter */
        /*writing descriptor structure to the dispatcher, wait until descriptor 
	  	write is succeed*/
        while(0 != alt_msgdma_write_extended_descriptor (
41115450:	e0bffd17 	ldw	r2,-12(fp)
41115454:	10c00317 	ldw	r3,12(r2)
41115458:	e0bffd17 	ldw	r2,-12(fp)
4111545c:	10800417 	ldw	r2,16(r2)
41115460:	e1bfff17 	ldw	r6,-4(fp)
41115464:	100b883a 	mov	r5,r2
41115468:	1809883a 	mov	r4,r3
4111546c:	1114af80 	call	41114af8 <alt_msgdma_write_extended_descriptor>
41115470:	103fea1e 	bne	r2,zero,4111541c <__reset+0xbb0f541c>
                return -ETIME;
            }
            counter++;    
        }
    }
    else if (NULL == standard_desc && NULL != extended_desc)
41115474:	00000206 	br	41115480 <alt_msgdma_descriptor_sync_transfer+0x228>
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        /* operation not permitted due to descriptor type conflict */
        return -EPERM; 
41115478:	00bfffc4 	movi	r2,-1
4111547c:	00004f06 	br	411155bc <alt_msgdma_descriptor_sync_transfer+0x364>
    * Set up msgdma controller to:
    * - Disable interrupt generation
    * - Run once a valid descriptor is written to controller
    * - Stop on an error with any particular descriptor
    */
     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base,
41115480:	e0bffd17 	ldw	r2,-12(fp)
41115484:	10800317 	ldw	r2,12(r2)
41115488:	10800104 	addi	r2,r2,4
4111548c:	e0fffd17 	ldw	r3,-12(fp)
41115490:	19000d17 	ldw	r4,52(r3)
41115494:	00fff2c4 	movi	r3,-53
41115498:	20c6703a 	and	r3,r4,r3
4111549c:	18c00114 	ori	r3,r3,4
411154a0:	10c00035 	stwio	r3,0(r2)
411154a4:	e0bff717 	ldw	r2,-36(fp)
411154a8:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
411154ac:	e0bff917 	ldw	r2,-28(fp)
411154b0:	1001703a 	wrctl	status,r2
		(~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) &
		(~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK)) ;
	 
	alt_irq_enable_all(context);
     
    counter = 0; /* reset counter */ 
411154b4:	e03ff30d 	sth	zero,-52(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
411154b8:	e0bffd17 	ldw	r2,-12(fp)
411154bc:	10800317 	ldw	r2,12(r2)
411154c0:	10800037 	ldwio	r2,0(r2)
411154c4:	e0bff215 	stw	r2,-56(fp)
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
411154c8:	00001106 	br	41115510 <alt_msgdma_descriptor_sync_transfer+0x2b8>
    {
        alt_busy_sleep(1); /* delay 1us */
411154cc:	01000044 	movi	r4,1
411154d0:	11169d00 	call	411169d0 <alt_busy_sleep>
        if(5000 <= counter) /* time_out if waiting longer than 5 msec */
411154d4:	e0bff30b 	ldhu	r2,-52(fp)
411154d8:	1084e230 	cmpltui	r2,r2,5000
411154dc:	1000051e 	bne	r2,zero,411154f4 <alt_msgdma_descriptor_sync_transfer+0x29c>
        {
            alt_printf("time out after 5 msec while waiting for any pending" 
411154e0:	011044b4 	movhi	r4,16658
411154e4:	21244304 	addi	r4,r4,-28404
411154e8:	11173840 	call	41117384 <alt_printf>
			* Now that access to the registers is complete, release the registers
			* semaphore so that other threads can access the registers.
			*/
			ALT_SEM_POST (dev->regs_lock);
			
            return -ETIME;
411154ec:	00bff084 	movi	r2,-62
411154f0:	00003206 	br	411155bc <alt_msgdma_descriptor_sync_transfer+0x364>
        }
        counter++;
411154f4:	e0bff30b 	ldhu	r2,-52(fp)
411154f8:	10800044 	addi	r2,r2,1
411154fc:	e0bff30d 	sth	r2,-52(fp)
        csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
41115500:	e0bffd17 	ldw	r2,-12(fp)
41115504:	10800317 	ldw	r2,12(r2)
41115508:	10800037 	ldwio	r2,0(r2)
4111550c:	e0bff215 	stw	r2,-56(fp)
	
	csr_status = IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base);
	
    /* Wait for any pending transfers to complete or checking any errors or 
    conditions causing descriptor to stop dispatching */
    while (!(csr_status & error) && (csr_status & ALTERA_MSGDMA_CSR_BUSY_MASK))
41115510:	e0fff217 	ldw	r3,-56(fp)
41115514:	e0bff817 	ldw	r2,-32(fp)
41115518:	1884703a 	and	r2,r3,r2
4111551c:	1000031e 	bne	r2,zero,4111552c <alt_msgdma_descriptor_sync_transfer+0x2d4>
41115520:	e0bff217 	ldw	r2,-56(fp)
41115524:	1080004c 	andi	r2,r2,1
41115528:	103fe81e 	bne	r2,zero,411154cc <__reset+0xbb0f54cc>
    }
    

    /*Errors or conditions causing the dispatcher stopping issuing read/write 
      commands to masters*/
    if(0 != (csr_status & error))
4111552c:	e0fff217 	ldw	r3,-56(fp)
41115530:	e0bff817 	ldw	r2,-32(fp)
41115534:	1884703a 	and	r2,r3,r2
41115538:	10000226 	beq	r2,zero,41115544 <alt_msgdma_descriptor_sync_transfer+0x2ec>
		* Now that access to the registers is complete, release the registers
		* semaphore so that other threads can access the registers.
		*/
		ALT_SEM_POST (dev->regs_lock);
		
        return error;
4111553c:	e0bff817 	ldw	r2,-32(fp)
41115540:	00001e06 	br	411155bc <alt_msgdma_descriptor_sync_transfer+0x364>
    }

    /* Stop the msgdma dispatcher from issuing more descriptors to the
    read or write masters  */
    /* stop issuing more descriptors */
    control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base) | 
41115544:	e0bffd17 	ldw	r2,-12(fp)
41115548:	10800317 	ldw	r2,12(r2)
4111554c:	10800104 	addi	r2,r2,4
41115550:	10800037 	ldwio	r2,0(r2)
41115554:	10800814 	ori	r2,r2,32
41115558:	e0bff615 	stw	r2,-40(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
4111555c:	0005303a 	rdctl	r2,status
41115560:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41115564:	e0fffa17 	ldw	r3,-24(fp)
41115568:	00bfff84 	movi	r2,-2
4111556c:	1884703a 	and	r2,r3,r2
41115570:	1001703a 	wrctl	status,r2
  
  return context;
41115574:	e0bffa17 	ldw	r2,-24(fp)
	ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
    /* making sure the read-modify-write below can't be pre-empted */
    context = alt_irq_disable_all();  
41115578:	e0bff715 	stw	r2,-36(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, control);
4111557c:	e0bffd17 	ldw	r2,-12(fp)
41115580:	10800317 	ldw	r2,12(r2)
41115584:	10800104 	addi	r2,r2,4
41115588:	e0fff617 	ldw	r3,-40(fp)
4111558c:	10c00035 	stwio	r3,0(r2)
    /*
    * Clear any (previous) status register information
    * that might occlude our error checking later.
    */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(
41115590:	e0bffd17 	ldw	r2,-12(fp)
41115594:	10800317 	ldw	r2,12(r2)
41115598:	e0fffd17 	ldw	r3,-12(fp)
4111559c:	18c00317 	ldw	r3,12(r3)
411155a0:	18c00037 	ldwio	r3,0(r3)
411155a4:	10c00035 	stwio	r3,0(r2)
411155a8:	e0bff717 	ldw	r2,-36(fp)
411155ac:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
411155b0:	e0bffb17 	ldw	r2,-20(fp)
411155b4:	1001703a 	wrctl	status,r2
	* Now that access to the registers is complete, release the registers
	* semaphore so that other threads can access the registers.
	*/
    ALT_SEM_POST (dev->regs_lock);
    
    return 0;
411155b8:	0005883a 	mov	r2,zero

}
411155bc:	e037883a 	mov	sp,fp
411155c0:	dfc00117 	ldw	ra,4(sp)
411155c4:	df000017 	ldw	fp,0(sp)
411155c8:	dec00204 	addi	sp,sp,8
411155cc:	f800283a 	ret

411155d0 <alt_msgdma_construct_standard_st_to_mm_descriptor>:
 */
int alt_msgdma_construct_standard_st_to_mm_descriptor (
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *write_address, alt_u32 length, alt_u32 control)
{
411155d0:	defff804 	addi	sp,sp,-32
411155d4:	dfc00715 	stw	ra,28(sp)
411155d8:	df000615 	stw	fp,24(sp)
411155dc:	df000604 	addi	fp,sp,24
411155e0:	e13ffc15 	stw	r4,-16(fp)
411155e4:	e17ffd15 	stw	r5,-12(fp)
411155e8:	e1bffe15 	stw	r6,-8(fp)
411155ec:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, NULL, 
411155f0:	e0800217 	ldw	r2,8(fp)
411155f4:	d8800115 	stw	r2,4(sp)
411155f8:	e0bfff17 	ldw	r2,-4(fp)
411155fc:	d8800015 	stw	r2,0(sp)
41115600:	e1fffe17 	ldw	r7,-8(fp)
41115604:	000d883a 	mov	r6,zero
41115608:	e17ffd17 	ldw	r5,-12(fp)
4111560c:	e13ffc17 	ldw	r4,-16(fp)
41115610:	1114da80 	call	41114da8 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
41115614:	e037883a 	mov	sp,fp
41115618:	dfc00117 	ldw	ra,4(sp)
4111561c:	df000017 	ldw	fp,0(sp)
41115620:	dec00204 	addi	sp,sp,8
41115624:	f800283a 	ret

41115628 <alt_msgdma_construct_standard_mm_to_st_descriptor>:
    alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address,
	alt_u32 length,
	alt_u32 control)
{
41115628:	defff804 	addi	sp,sp,-32
4111562c:	dfc00715 	stw	ra,28(sp)
41115630:	df000615 	stw	fp,24(sp)
41115634:	df000604 	addi	fp,sp,24
41115638:	e13ffc15 	stw	r4,-16(fp)
4111563c:	e17ffd15 	stw	r5,-12(fp)
41115640:	e1bffe15 	stw	r6,-8(fp)
41115644:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
41115648:	e0800217 	ldw	r2,8(fp)
4111564c:	d8800115 	stw	r2,4(sp)
41115650:	e0bfff17 	ldw	r2,-4(fp)
41115654:	d8800015 	stw	r2,0(sp)
41115658:	000f883a 	mov	r7,zero
4111565c:	e1bffe17 	ldw	r6,-8(fp)
41115660:	e17ffd17 	ldw	r5,-12(fp)
41115664:	e13ffc17 	ldw	r4,-16(fp)
41115668:	1114da80 	call	41114da8 <alt_msgdma_construct_standard_descriptor>
            NULL, length, control);

}
4111566c:	e037883a 	mov	sp,fp
41115670:	dfc00117 	ldw	ra,4(sp)
41115674:	df000017 	ldw	fp,0(sp)
41115678:	dec00204 	addi	sp,sp,8
4111567c:	f800283a 	ret

41115680 <alt_msgdma_construct_standard_mm_to_mm_descriptor>:
	alt_msgdma_standard_descriptor *descriptor,
	alt_u32 *read_address, 
	alt_u32 *write_address, 
	alt_u32 length, 
	alt_u32 control)
{
41115680:	defff804 	addi	sp,sp,-32
41115684:	dfc00715 	stw	ra,28(sp)
41115688:	df000615 	stw	fp,24(sp)
4111568c:	df000604 	addi	fp,sp,24
41115690:	e13ffc15 	stw	r4,-16(fp)
41115694:	e17ffd15 	stw	r5,-12(fp)
41115698:	e1bffe15 	stw	r6,-8(fp)
4111569c:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_standard_descriptor(dev, descriptor, read_address, 
411156a0:	e0800317 	ldw	r2,12(fp)
411156a4:	d8800115 	stw	r2,4(sp)
411156a8:	e0800217 	ldw	r2,8(fp)
411156ac:	d8800015 	stw	r2,0(sp)
411156b0:	e1ffff17 	ldw	r7,-4(fp)
411156b4:	e1bffe17 	ldw	r6,-8(fp)
411156b8:	e17ffd17 	ldw	r5,-12(fp)
411156bc:	e13ffc17 	ldw	r4,-16(fp)
411156c0:	1114da80 	call	41114da8 <alt_msgdma_construct_standard_descriptor>
            write_address, length, control);
}
411156c4:	e037883a 	mov	sp,fp
411156c8:	dfc00117 	ldw	ra,4(sp)
411156cc:	df000017 	ldw	fp,0(sp)
411156d0:	dec00204 	addi	sp,sp,8
411156d4:	f800283a 	ret

411156d8 <alt_msgdma_construct_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 write_burst_count, 
	alt_u16 write_stride)
{
411156d8:	defff004 	addi	sp,sp,-64
411156dc:	dfc00f15 	stw	ra,60(sp)
411156e0:	df000e15 	stw	fp,56(sp)
411156e4:	df000e04 	addi	fp,sp,56
411156e8:	e13ff915 	stw	r4,-28(fp)
411156ec:	e17ffa15 	stw	r5,-24(fp)
411156f0:	e1bffb15 	stw	r6,-20(fp)
411156f4:	e1fffc15 	stw	r7,-16(fp)
411156f8:	e1000317 	ldw	r4,12(fp)
411156fc:	e0c00417 	ldw	r3,16(fp)
41115700:	e0800517 	ldw	r2,20(fp)
41115704:	e13ffd0d 	sth	r4,-12(fp)
41115708:	e0fffe05 	stb	r3,-8(fp)
4111570c:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
41115710:	e0bffd0b 	ldhu	r2,-12(fp)
41115714:	e0fffe03 	ldbu	r3,-8(fp)
41115718:	e13fff0b 	ldhu	r4,-4(fp)
4111571c:	d9000615 	stw	r4,24(sp)
41115720:	d8000515 	stw	zero,20(sp)
41115724:	d8c00415 	stw	r3,16(sp)
41115728:	d8000315 	stw	zero,12(sp)
4111572c:	d8800215 	stw	r2,8(sp)
41115730:	e0800217 	ldw	r2,8(fp)
41115734:	d8800115 	stw	r2,4(sp)
41115738:	e0bffc17 	ldw	r2,-16(fp)
4111573c:	d8800015 	stw	r2,0(sp)
41115740:	e1fffb17 	ldw	r7,-20(fp)
41115744:	000d883a 	mov	r6,zero
41115748:	e17ffa17 	ldw	r5,-24(fp)
4111574c:	e13ff917 	ldw	r4,-28(fp)
41115750:	1114e340 	call	41114e34 <alt_msgdma_construct_extended_descriptor>
            NULL, write_address, length, control, sequence_number, 0, 
            write_burst_count, 0, write_stride);
}
41115754:	e037883a 	mov	sp,fp
41115758:	dfc00117 	ldw	ra,4(sp)
4111575c:	df000017 	ldw	fp,0(sp)
41115760:	dec00204 	addi	sp,sp,8
41115764:	f800283a 	ret

41115768 <alt_msgdma_construct_extended_mm_to_st_descriptor>:
	alt_u32 length,
	alt_u32 control,
	alt_u16 sequence_number,
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
41115768:	defff004 	addi	sp,sp,-64
4111576c:	dfc00f15 	stw	ra,60(sp)
41115770:	df000e15 	stw	fp,56(sp)
41115774:	df000e04 	addi	fp,sp,56
41115778:	e13ff915 	stw	r4,-28(fp)
4111577c:	e17ffa15 	stw	r5,-24(fp)
41115780:	e1bffb15 	stw	r6,-20(fp)
41115784:	e1fffc15 	stw	r7,-16(fp)
41115788:	e1000317 	ldw	r4,12(fp)
4111578c:	e0c00417 	ldw	r3,16(fp)
41115790:	e0800517 	ldw	r2,20(fp)
41115794:	e13ffd0d 	sth	r4,-12(fp)
41115798:	e0fffe05 	stb	r3,-8(fp)
4111579c:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, read_address, 
411157a0:	e0bffd0b 	ldhu	r2,-12(fp)
411157a4:	e0fffe03 	ldbu	r3,-8(fp)
411157a8:	e13fff0b 	ldhu	r4,-4(fp)
411157ac:	d8000615 	stw	zero,24(sp)
411157b0:	d9000515 	stw	r4,20(sp)
411157b4:	d8000415 	stw	zero,16(sp)
411157b8:	d8c00315 	stw	r3,12(sp)
411157bc:	d8800215 	stw	r2,8(sp)
411157c0:	e0800217 	ldw	r2,8(fp)
411157c4:	d8800115 	stw	r2,4(sp)
411157c8:	e0bffc17 	ldw	r2,-16(fp)
411157cc:	d8800015 	stw	r2,0(sp)
411157d0:	000f883a 	mov	r7,zero
411157d4:	e1bffb17 	ldw	r6,-20(fp)
411157d8:	e17ffa17 	ldw	r5,-24(fp)
411157dc:	e13ff917 	ldw	r4,-28(fp)
411157e0:	1114e340 	call	41114e34 <alt_msgdma_construct_extended_descriptor>
            NULL, length, control, sequence_number, read_burst_count, 0, 
            read_stride, 0);

}
411157e4:	e037883a 	mov	sp,fp
411157e8:	dfc00117 	ldw	ra,4(sp)
411157ec:	df000017 	ldw	fp,0(sp)
411157f0:	dec00204 	addi	sp,sp,8
411157f4:	f800283a 	ret

411157f8 <alt_msgdma_construct_extended_mm_to_mm_descriptor>:
    alt_u16 sequence_number, 
    alt_u8 read_burst_count, 
    alt_u8 write_burst_count,
    alt_u16 read_stride, 
    alt_u16 write_stride)
{
411157f8:	deffee04 	addi	sp,sp,-72
411157fc:	dfc01115 	stw	ra,68(sp)
41115800:	df001015 	stw	fp,64(sp)
41115804:	df001004 	addi	fp,sp,64
41115808:	e13ff715 	stw	r4,-36(fp)
4111580c:	e17ff815 	stw	r5,-32(fp)
41115810:	e1bff915 	stw	r6,-28(fp)
41115814:	e1fffa15 	stw	r7,-24(fp)
41115818:	e1800417 	ldw	r6,16(fp)
4111581c:	e1400517 	ldw	r5,20(fp)
41115820:	e1000617 	ldw	r4,24(fp)
41115824:	e0c00717 	ldw	r3,28(fp)
41115828:	e0800817 	ldw	r2,32(fp)
4111582c:	e1bffb0d 	sth	r6,-20(fp)
41115830:	e17ffc05 	stb	r5,-16(fp)
41115834:	e13ffd05 	stb	r4,-12(fp)
41115838:	e0fffe0d 	sth	r3,-8(fp)
4111583c:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_extended_descriptor(dev, descriptor, 
41115840:	e0bffb0b 	ldhu	r2,-20(fp)
41115844:	e0fffc03 	ldbu	r3,-16(fp)
41115848:	e13ffd03 	ldbu	r4,-12(fp)
4111584c:	e17ffe0b 	ldhu	r5,-8(fp)
41115850:	e1bfff0b 	ldhu	r6,-4(fp)
41115854:	d9800615 	stw	r6,24(sp)
41115858:	d9400515 	stw	r5,20(sp)
4111585c:	d9000415 	stw	r4,16(sp)
41115860:	d8c00315 	stw	r3,12(sp)
41115864:	d8800215 	stw	r2,8(sp)
41115868:	e0800317 	ldw	r2,12(fp)
4111586c:	d8800115 	stw	r2,4(sp)
41115870:	e0800217 	ldw	r2,8(fp)
41115874:	d8800015 	stw	r2,0(sp)
41115878:	e1fffa17 	ldw	r7,-24(fp)
4111587c:	e1bff917 	ldw	r6,-28(fp)
41115880:	e17ff817 	ldw	r5,-32(fp)
41115884:	e13ff717 	ldw	r4,-36(fp)
41115888:	1114e340 	call	41114e34 <alt_msgdma_construct_extended_descriptor>
            read_address, write_address, length, control, sequence_number, 
            read_burst_count, write_burst_count, read_stride, write_stride);

}
4111588c:	e037883a 	mov	sp,fp
41115890:	dfc00117 	ldw	ra,4(sp)
41115894:	df000017 	ldw	fp,0(sp)
41115898:	dec00204 	addi	sp,sp,8
4111589c:	f800283a 	ret

411158a0 <alt_msgdma_construct_prefetcher_standard_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
411158a0:	defffb04 	addi	sp,sp,-20
411158a4:	df000415 	stw	fp,16(sp)
411158a8:	df000404 	addi	fp,sp,16
411158ac:	e13ffc15 	stw	r4,-16(fp)
411158b0:	e17ffd15 	stw	r5,-12(fp)
411158b4:	e1bffe15 	stw	r6,-8(fp)
411158b8:	e1ffff15 	stw	r7,-4(fp)
    if(dev->max_byte < length ||
411158bc:	e0bffc17 	ldw	r2,-16(fp)
411158c0:	10c01217 	ldw	r3,72(r2)
411158c4:	e0800117 	ldw	r2,4(fp)
411158c8:	18800436 	bltu	r3,r2,411158dc <alt_msgdma_construct_prefetcher_standard_descriptor+0x3c>
       dev->enhanced_features != 0
411158cc:	e0bffc17 	ldw	r2,-16(fp)
411158d0:	10801703 	ldbu	r2,92(r2)
	alt_u32 read_address, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
    if(dev->max_byte < length ||
411158d4:	10803fcc 	andi	r2,r2,255
411158d8:	10000226 	beq	r2,zero,411158e4 <alt_msgdma_construct_prefetcher_standard_descriptor+0x44>
       dev->enhanced_features != 0
      )
    {
        return -EINVAL;
411158dc:	00bffa84 	movi	r2,-22
411158e0:	00001406 	br	41115934 <alt_msgdma_construct_prefetcher_standard_descriptor+0x94>
    }
    descriptor->read_address = read_address;
411158e4:	e0bffd17 	ldw	r2,-12(fp)
411158e8:	e0fffe17 	ldw	r3,-8(fp)
411158ec:	10c00015 	stw	r3,0(r2)
    descriptor->write_address = write_address;
411158f0:	e0bffd17 	ldw	r2,-12(fp)
411158f4:	e0ffff17 	ldw	r3,-4(fp)
411158f8:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
411158fc:	e0bffd17 	ldw	r2,-12(fp)
41115900:	e0c00117 	ldw	r3,4(fp)
41115904:	10c00215 	stw	r3,8(r2)
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
41115908:	e0fffd17 	ldw	r3,-12(fp)
4111590c:	e0bffd17 	ldw	r2,-12(fp)
41115910:	10c00315 	stw	r3,12(r2)
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
41115914:	e0c00217 	ldw	r3,8(fp)
41115918:	00900034 	movhi	r2,16384
4111591c:	10bfffc4 	addi	r2,r2,-1
41115920:	1884703a 	and	r2,r3,r2
41115924:	10e00034 	orhi	r3,r2,32768
    descriptor->transfer_length = length;
    /* have descriptor point to itself for park_mode */
    descriptor->next_desc_ptr = (alt_u32)descriptor;  
    
    /* clear control own_by_hw bit field (SW owns this descriptor)*/
    descriptor->control = (control 
41115928:	e0bffd17 	ldw	r2,-12(fp)
4111592c:	10c00715 	stw	r3,28(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
    
    return 0;
41115930:	0005883a 	mov	r2,zero
}
41115934:	e037883a 	mov	sp,fp
41115938:	df000017 	ldw	fp,0(sp)
4111593c:	dec00104 	addi	sp,sp,4
41115940:	f800283a 	ret

41115944 <alt_msgdma_construct_prefetcher_extended_descriptor>:
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u8 write_burst_count,
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
41115944:	defff404 	addi	sp,sp,-48
41115948:	df000b15 	stw	fp,44(sp)
4111594c:	df000b04 	addi	fp,sp,44
41115950:	e13ff715 	stw	r4,-36(fp)
41115954:	e17ff815 	stw	r5,-32(fp)
41115958:	e1bff915 	stw	r6,-28(fp)
4111595c:	e1fffa15 	stw	r7,-24(fp)
41115960:	e1800517 	ldw	r6,20(fp)
41115964:	e1400617 	ldw	r5,24(fp)
41115968:	e1000717 	ldw	r4,28(fp)
4111596c:	e0c00817 	ldw	r3,32(fp)
41115970:	e0800917 	ldw	r2,36(fp)
41115974:	e1bffb0d 	sth	r6,-20(fp)
41115978:	e17ffc05 	stb	r5,-16(fp)
4111597c:	e13ffd05 	stb	r4,-12(fp)
41115980:	e0fffe0d 	sth	r3,-8(fp)
41115984:	e0bfff0d 	sth	r2,-4(fp)
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
41115988:	e0bff717 	ldw	r2,-36(fp)
4111598c:	10c01217 	ldw	r3,72(r2)
41115990:	e0800317 	ldw	r2,12(fp)
41115994:	18801936 	bltu	r3,r2,411159fc <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
41115998:	e13ff717 	ldw	r4,-36(fp)
4111599c:	20801317 	ldw	r2,76(r4)
411159a0:	20c01417 	ldw	r3,80(r4)
411159a4:	e13ffe0b 	ldhu	r4,-8(fp)
411159a8:	213fffcc 	andi	r4,r4,65535
411159ac:	2015883a 	mov	r10,r4
411159b0:	0017883a 	mov	r11,zero
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
411159b4:	1ac01136 	bltu	r3,r11,411159fc <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
411159b8:	58c0011e 	bne	r11,r3,411159c0 <alt_msgdma_construct_prefetcher_extended_descriptor+0x7c>
411159bc:	12800f36 	bltu	r2,r10,411159fc <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
411159c0:	e13ff717 	ldw	r4,-36(fp)
411159c4:	20801317 	ldw	r2,76(r4)
411159c8:	20c01417 	ldw	r3,80(r4)
411159cc:	e13fff0b 	ldhu	r4,-4(fp)
411159d0:	213fffcc 	andi	r4,r4,65535
411159d4:	2011883a 	mov	r8,r4
411159d8:	0013883a 	mov	r9,zero
	alt_u16 write_stride)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
411159dc:	1a400736 	bltu	r3,r9,411159fc <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
411159e0:	48c0011e 	bne	r9,r3,411159e8 <alt_msgdma_construct_prefetcher_extended_descriptor+0xa4>
411159e4:	12000536 	bltu	r2,r8,411159fc <alt_msgdma_construct_prefetcher_extended_descriptor+0xb8>
       dev->max_stride < write_stride ||
       dev->enhanced_features != 1 
411159e8:	e0bff717 	ldw	r2,-36(fp)
411159ec:	10801703 	ldbu	r2,92(r2)
{
	msgdma_addr64 node_addr;
	
	if(dev->max_byte < length ||
       dev->max_stride < read_stride ||
       dev->max_stride < write_stride ||
411159f0:	10803fcc 	andi	r2,r2,255
411159f4:	10800060 	cmpeqi	r2,r2,1
411159f8:	1000021e 	bne	r2,zero,41115a04 <alt_msgdma_construct_prefetcher_extended_descriptor+0xc0>
       dev->enhanced_features != 1 
      )
    {
        return -EINVAL;
411159fc:	00bffa84 	movi	r2,-22
41115a00:	00003106 	br	41115ac8 <alt_msgdma_construct_prefetcher_extended_descriptor+0x184>
    }
    
    descriptor->read_address_high = read_address_high;
41115a04:	e0bff817 	ldw	r2,-32(fp)
41115a08:	e0fff917 	ldw	r3,-28(fp)
41115a0c:	10c00915 	stw	r3,36(r2)
    descriptor->read_address_low = read_address_low;
41115a10:	e0bff817 	ldw	r2,-32(fp)
41115a14:	e0fffa17 	ldw	r3,-24(fp)
41115a18:	10c00015 	stw	r3,0(r2)
    descriptor->write_address_high = write_address_high;
41115a1c:	e0bff817 	ldw	r2,-32(fp)
41115a20:	e0c00117 	ldw	r3,4(fp)
41115a24:	10c00a15 	stw	r3,40(r2)
    descriptor->write_address_low = write_address_low;
41115a28:	e0bff817 	ldw	r2,-32(fp)
41115a2c:	e0c00217 	ldw	r3,8(fp)
41115a30:	10c00115 	stw	r3,4(r2)
    descriptor->transfer_length = length;
41115a34:	e0bff817 	ldw	r2,-32(fp)
41115a38:	e0c00317 	ldw	r3,12(fp)
41115a3c:	10c00215 	stw	r3,8(r2)
    descriptor->sequence_number = sequence_number;
41115a40:	e0bff817 	ldw	r2,-32(fp)
41115a44:	e0fffb0b 	ldhu	r3,-20(fp)
41115a48:	10c0070d 	sth	r3,28(r2)
    descriptor->read_burst_count = read_burst_count;
41115a4c:	e0bff817 	ldw	r2,-32(fp)
41115a50:	e0fffc03 	ldbu	r3,-16(fp)
41115a54:	10c00785 	stb	r3,30(r2)
    descriptor->write_burst_count = write_burst_count;
41115a58:	e0bff817 	ldw	r2,-32(fp)
41115a5c:	e0fffd03 	ldbu	r3,-12(fp)
41115a60:	10c007c5 	stb	r3,31(r2)
    descriptor->read_stride = read_stride;
41115a64:	e0bff817 	ldw	r2,-32(fp)
41115a68:	e0fffe0b 	ldhu	r3,-8(fp)
41115a6c:	10c0080d 	sth	r3,32(r2)
    descriptor->write_stride = write_stride;
41115a70:	e0bff817 	ldw	r2,-32(fp)
41115a74:	e0ffff0b 	ldhu	r3,-4(fp)
41115a78:	10c0088d 	sth	r3,34(r2)
    /* have descriptor point to itself */
	node_addr.u64 = (uintptr_t)descriptor;
41115a7c:	e0bff817 	ldw	r2,-32(fp)
41115a80:	1019883a 	mov	r12,r2
41115a84:	001b883a 	mov	r13,zero
41115a88:	e33ff515 	stw	r12,-44(fp)
41115a8c:	e37ff615 	stw	r13,-40(fp)
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
41115a90:	e0fff517 	ldw	r3,-44(fp)
41115a94:	e0bff817 	ldw	r2,-32(fp)
41115a98:	10c00315 	stw	r3,12(r2)
    descriptor->next_desc_ptr_high = node_addr.u32[1];
41115a9c:	e0fff617 	ldw	r3,-40(fp)
41115aa0:	e0bff817 	ldw	r2,-32(fp)
41115aa4:	10c00b15 	stw	r3,44(r2)
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;
41115aa8:	e0c00417 	ldw	r3,16(fp)
41115aac:	00900034 	movhi	r2,16384
41115ab0:	10bfffc4 	addi	r2,r2,-1
41115ab4:	1884703a 	and	r2,r3,r2
41115ab8:	10e00034 	orhi	r3,r2,32768
	node_addr.u64 = (uintptr_t)descriptor;
    descriptor->next_desc_ptr_low = node_addr.u32[0];  
    descriptor->next_desc_ptr_high = node_addr.u32[1];
    
    /* clear control own_by_hw bit field (SW still owns this descriptor). */
    descriptor->control = (control 
41115abc:	e0bff817 	ldw	r2,-32(fp)
41115ac0:	10c00f15 	stw	r3,60(r2)
    		& ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_CLR_MASK) 
    		| ALTERA_MSGDMA_DESCRIPTOR_CONTROL_GO_MASK;

  return 0 ;
41115ac4:	0005883a 	mov	r2,zero
}
41115ac8:	e037883a 	mov	sp,fp
41115acc:	df000017 	ldw	fp,0(sp)
41115ad0:	dec00104 	addi	sp,sp,4
41115ad4:	f800283a 	ret

41115ad8 <alt_msgdma_construct_prefetcher_standard_mm_to_mm_descriptor>:
	alt_msgdma_prefetcher_standard_descriptor *descriptor,
	alt_u32 read_address,
	alt_u32 write_address,
	alt_u32 length,
	alt_u32 control)
{
41115ad8:	defff804 	addi	sp,sp,-32
41115adc:	dfc00715 	stw	ra,28(sp)
41115ae0:	df000615 	stw	fp,24(sp)
41115ae4:	df000604 	addi	fp,sp,24
41115ae8:	e13ffc15 	stw	r4,-16(fp)
41115aec:	e17ffd15 	stw	r5,-12(fp)
41115af0:	e1bffe15 	stw	r6,-8(fp)
41115af4:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
41115af8:	e0800317 	ldw	r2,12(fp)
41115afc:	d8800115 	stw	r2,4(sp)
41115b00:	e0800217 	ldw	r2,8(fp)
41115b04:	d8800015 	stw	r2,0(sp)
41115b08:	e1ffff17 	ldw	r7,-4(fp)
41115b0c:	e1bffe17 	ldw	r6,-8(fp)
41115b10:	e17ffd17 	ldw	r5,-12(fp)
41115b14:	e13ffc17 	ldw	r4,-16(fp)
41115b18:	11158a00 	call	411158a0 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, write_address, length, control);
}
41115b1c:	e037883a 	mov	sp,fp
41115b20:	dfc00117 	ldw	ra,4(sp)
41115b24:	df000017 	ldw	fp,0(sp)
41115b28:	dec00204 	addi	sp,sp,8
41115b2c:	f800283a 	ret

41115b30 <alt_msgdma_construct_prefetcher_standard_st_to_mm_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 write_address, 
	alt_u32 length, 
	alt_u32 control)
{
41115b30:	defff804 	addi	sp,sp,-32
41115b34:	dfc00715 	stw	ra,28(sp)
41115b38:	df000615 	stw	fp,24(sp)
41115b3c:	df000604 	addi	fp,sp,24
41115b40:	e13ffc15 	stw	r4,-16(fp)
41115b44:	e17ffd15 	stw	r5,-12(fp)
41115b48:	e1bffe15 	stw	r6,-8(fp)
41115b4c:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
41115b50:	e0800217 	ldw	r2,8(fp)
41115b54:	d8800115 	stw	r2,4(sp)
41115b58:	e0bfff17 	ldw	r2,-4(fp)
41115b5c:	d8800015 	stw	r2,0(sp)
41115b60:	e1fffe17 	ldw	r7,-8(fp)
41115b64:	000d883a 	mov	r6,zero
41115b68:	e17ffd17 	ldw	r5,-12(fp)
41115b6c:	e13ffc17 	ldw	r4,-16(fp)
41115b70:	11158a00 	call	411158a0 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		0, write_address, length, control);
}
41115b74:	e037883a 	mov	sp,fp
41115b78:	dfc00117 	ldw	ra,4(sp)
41115b7c:	df000017 	ldw	fp,0(sp)
41115b80:	dec00204 	addi	sp,sp,8
41115b84:	f800283a 	ret

41115b88 <alt_msgdma_construct_prefetcher_standard_mm_to_st_descriptor>:
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *descriptor, 
	alt_u32 read_address, 
	alt_u32 length, 
	alt_u32 control)
{
41115b88:	defff804 	addi	sp,sp,-32
41115b8c:	dfc00715 	stw	ra,28(sp)
41115b90:	df000615 	stw	fp,24(sp)
41115b94:	df000604 	addi	fp,sp,24
41115b98:	e13ffc15 	stw	r4,-16(fp)
41115b9c:	e17ffd15 	stw	r5,-12(fp)
41115ba0:	e1bffe15 	stw	r6,-8(fp)
41115ba4:	e1ffff15 	stw	r7,-4(fp)
    return alt_msgdma_construct_prefetcher_standard_descriptor(dev, descriptor,
41115ba8:	e0800217 	ldw	r2,8(fp)
41115bac:	d8800115 	stw	r2,4(sp)
41115bb0:	e0bfff17 	ldw	r2,-4(fp)
41115bb4:	d8800015 	stw	r2,0(sp)
41115bb8:	000f883a 	mov	r7,zero
41115bbc:	e1bffe17 	ldw	r6,-8(fp)
41115bc0:	e17ffd17 	ldw	r5,-12(fp)
41115bc4:	e13ffc17 	ldw	r4,-16(fp)
41115bc8:	11158a00 	call	411158a0 <alt_msgdma_construct_prefetcher_standard_descriptor>
    		read_address, 0, length, control);
}
41115bcc:	e037883a 	mov	sp,fp
41115bd0:	dfc00117 	ldw	ra,4(sp)
41115bd4:	df000017 	ldw	fp,0(sp)
41115bd8:	dec00204 	addi	sp,sp,8
41115bdc:	f800283a 	ret

41115be0 <alt_msgdma_construct_prefetcher_extended_st_to_mm_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number,
	alt_u8 write_burst_count,
	alt_u16 write_stride)
{
41115be0:	deffee04 	addi	sp,sp,-72
41115be4:	dfc01115 	stw	ra,68(sp)
41115be8:	df001015 	stw	fp,64(sp)
41115bec:	df001004 	addi	fp,sp,64
41115bf0:	e13ff915 	stw	r4,-28(fp)
41115bf4:	e17ffa15 	stw	r5,-24(fp)
41115bf8:	e1bffb15 	stw	r6,-20(fp)
41115bfc:	e1fffc15 	stw	r7,-16(fp)
41115c00:	e1000417 	ldw	r4,16(fp)
41115c04:	e0c00517 	ldw	r3,20(fp)
41115c08:	e0800617 	ldw	r2,24(fp)
41115c0c:	e13ffd0d 	sth	r4,-12(fp)
41115c10:	e0fffe05 	stb	r3,-8(fp)
41115c14:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor, 
41115c18:	e0bffd0b 	ldhu	r2,-12(fp)
41115c1c:	e0fffe03 	ldbu	r3,-8(fp)
41115c20:	e13fff0b 	ldhu	r4,-4(fp)
41115c24:	d9000815 	stw	r4,32(sp)
41115c28:	d8000715 	stw	zero,28(sp)
41115c2c:	d8c00615 	stw	r3,24(sp)
41115c30:	d8000515 	stw	zero,20(sp)
41115c34:	d8800415 	stw	r2,16(sp)
41115c38:	e0800317 	ldw	r2,12(fp)
41115c3c:	d8800315 	stw	r2,12(sp)
41115c40:	e0800217 	ldw	r2,8(fp)
41115c44:	d8800215 	stw	r2,8(sp)
41115c48:	e0bffc17 	ldw	r2,-16(fp)
41115c4c:	d8800115 	stw	r2,4(sp)
41115c50:	e0bffb17 	ldw	r2,-20(fp)
41115c54:	d8800015 	stw	r2,0(sp)
41115c58:	000f883a 	mov	r7,zero
41115c5c:	000d883a 	mov	r6,zero
41115c60:	e17ffa17 	ldw	r5,-24(fp)
41115c64:	e13ff917 	ldw	r4,-28(fp)
41115c68:	11159440 	call	41115944 <alt_msgdma_construct_prefetcher_extended_descriptor>
            0, 0, write_address_high, write_address_low, length, control, 
			sequence_number, 0, write_burst_count, 0, write_stride);
}
41115c6c:	e037883a 	mov	sp,fp
41115c70:	dfc00117 	ldw	ra,4(sp)
41115c74:	df000017 	ldw	fp,0(sp)
41115c78:	dec00204 	addi	sp,sp,8
41115c7c:	f800283a 	ret

41115c80 <alt_msgdma_construct_prefetcher_extended_mm_to_st_descriptor>:
	alt_u32 length, 
	alt_u32 control, 
	alt_u16 sequence_number, 
	alt_u8 read_burst_count, 
	alt_u16 read_stride)
{
41115c80:	deffee04 	addi	sp,sp,-72
41115c84:	dfc01115 	stw	ra,68(sp)
41115c88:	df001015 	stw	fp,64(sp)
41115c8c:	df001004 	addi	fp,sp,64
41115c90:	e13ff915 	stw	r4,-28(fp)
41115c94:	e17ffa15 	stw	r5,-24(fp)
41115c98:	e1bffb15 	stw	r6,-20(fp)
41115c9c:	e1fffc15 	stw	r7,-16(fp)
41115ca0:	e1000417 	ldw	r4,16(fp)
41115ca4:	e0c00517 	ldw	r3,20(fp)
41115ca8:	e0800617 	ldw	r2,24(fp)
41115cac:	e13ffd0d 	sth	r4,-12(fp)
41115cb0:	e0fffe05 	stb	r3,-8(fp)
41115cb4:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
41115cb8:	e0bffd0b 	ldhu	r2,-12(fp)
41115cbc:	e0fffe03 	ldbu	r3,-8(fp)
41115cc0:	e13fff0b 	ldhu	r4,-4(fp)
41115cc4:	d8000815 	stw	zero,32(sp)
41115cc8:	d9000715 	stw	r4,28(sp)
41115ccc:	d8000615 	stw	zero,24(sp)
41115cd0:	d8c00515 	stw	r3,20(sp)
41115cd4:	d8800415 	stw	r2,16(sp)
41115cd8:	e0800317 	ldw	r2,12(fp)
41115cdc:	d8800315 	stw	r2,12(sp)
41115ce0:	e0800217 	ldw	r2,8(fp)
41115ce4:	d8800215 	stw	r2,8(sp)
41115ce8:	d8000115 	stw	zero,4(sp)
41115cec:	d8000015 	stw	zero,0(sp)
41115cf0:	e1fffc17 	ldw	r7,-16(fp)
41115cf4:	e1bffb17 	ldw	r6,-20(fp)
41115cf8:	e17ffa17 	ldw	r5,-24(fp)
41115cfc:	e13ff917 	ldw	r4,-28(fp)
41115d00:	11159440 	call	41115944 <alt_msgdma_construct_prefetcher_extended_descriptor>
    		read_address_high, read_address_low, 0, 0, length, control, 
			sequence_number, read_burst_count, 0, read_stride, 0);
}
41115d04:	e037883a 	mov	sp,fp
41115d08:	dfc00117 	ldw	ra,4(sp)
41115d0c:	df000017 	ldw	fp,0(sp)
41115d10:	dec00204 	addi	sp,sp,8
41115d14:	f800283a 	ret

41115d18 <alt_msgdma_construct_prefetcher_extended_mm_to_mm_descriptor>:
	alt_u16 sequence_number,
	alt_u8 read_burst_count,
	alt_u8 write_burst_count, 
	alt_u16 read_stride, 
	alt_u16 write_stride)
{
41115d18:	deffec04 	addi	sp,sp,-80
41115d1c:	dfc01315 	stw	ra,76(sp)
41115d20:	df001215 	stw	fp,72(sp)
41115d24:	df001204 	addi	fp,sp,72
41115d28:	e13ff715 	stw	r4,-36(fp)
41115d2c:	e17ff815 	stw	r5,-32(fp)
41115d30:	e1bff915 	stw	r6,-28(fp)
41115d34:	e1fffa15 	stw	r7,-24(fp)
41115d38:	e1800617 	ldw	r6,24(fp)
41115d3c:	e1400717 	ldw	r5,28(fp)
41115d40:	e1000817 	ldw	r4,32(fp)
41115d44:	e0c00917 	ldw	r3,36(fp)
41115d48:	e0800a17 	ldw	r2,40(fp)
41115d4c:	e1bffb0d 	sth	r6,-20(fp)
41115d50:	e17ffc05 	stb	r5,-16(fp)
41115d54:	e13ffd05 	stb	r4,-12(fp)
41115d58:	e0fffe0d 	sth	r3,-8(fp)
41115d5c:	e0bfff0d 	sth	r2,-4(fp)
    return alt_msgdma_construct_prefetcher_extended_descriptor(dev, descriptor,
41115d60:	e0bffb0b 	ldhu	r2,-20(fp)
41115d64:	e0fffc03 	ldbu	r3,-16(fp)
41115d68:	e13ffd03 	ldbu	r4,-12(fp)
41115d6c:	e17ffe0b 	ldhu	r5,-8(fp)
41115d70:	e1bfff0b 	ldhu	r6,-4(fp)
41115d74:	d9800815 	stw	r6,32(sp)
41115d78:	d9400715 	stw	r5,28(sp)
41115d7c:	d9000615 	stw	r4,24(sp)
41115d80:	d8c00515 	stw	r3,20(sp)
41115d84:	d8800415 	stw	r2,16(sp)
41115d88:	e0800517 	ldw	r2,20(fp)
41115d8c:	d8800315 	stw	r2,12(sp)
41115d90:	e0800417 	ldw	r2,16(fp)
41115d94:	d8800215 	stw	r2,8(sp)
41115d98:	e0800317 	ldw	r2,12(fp)
41115d9c:	d8800115 	stw	r2,4(sp)
41115da0:	e0800217 	ldw	r2,8(fp)
41115da4:	d8800015 	stw	r2,0(sp)
41115da8:	e1fffa17 	ldw	r7,-24(fp)
41115dac:	e1bff917 	ldw	r6,-28(fp)
41115db0:	e17ff817 	ldw	r5,-32(fp)
41115db4:	e13ff717 	ldw	r4,-36(fp)
41115db8:	11159440 	call	41115944 <alt_msgdma_construct_prefetcher_extended_descriptor>
            read_address_high, read_address_low, write_address_high, 
			write_address_low, length, control, sequence_number, 
			read_burst_count, write_burst_count, read_stride, write_stride);

}
41115dbc:	e037883a 	mov	sp,fp
41115dc0:	dfc00117 	ldw	ra,4(sp)
41115dc4:	df000017 	ldw	fp,0(sp)
41115dc8:	dec00204 	addi	sp,sp,8
41115dcc:	f800283a 	ret

41115dd0 <alt_msgdma_prefetcher_add_standard_desc_to_list>:
 *           descriptor.next_ptr not pointing back to itslef)
 */
int alt_msgdma_prefetcher_add_standard_desc_to_list (
	alt_msgdma_prefetcher_standard_descriptor** list,
	alt_msgdma_prefetcher_standard_descriptor* descriptor)
{
41115dd0:	defffc04 	addi	sp,sp,-16
41115dd4:	df000315 	stw	fp,12(sp)
41115dd8:	df000304 	addi	fp,sp,12
41115ddc:	e13ffe15 	stw	r4,-8(fp)
41115de0:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	
	if (descriptor == NULL)
41115de4:	e0bfff17 	ldw	r2,-4(fp)
41115de8:	1000021e 	bne	r2,zero,41115df4 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
41115dec:	00bffa84 	movi	r2,-22
41115df0:	00002f06 	br	41115eb0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (descriptor->next_desc_ptr != (alt_u32)descriptor)
41115df4:	e0bfff17 	ldw	r2,-4(fp)
41115df8:	10c00317 	ldw	r3,12(r2)
41115dfc:	e0bfff17 	ldw	r2,-4(fp)
41115e00:	18800226 	beq	r3,r2,41115e0c <alt_msgdma_prefetcher_add_standard_desc_to_list+0x3c>
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
41115e04:	00bffa84 	movi	r2,-22
41115e08:	00002906 	br	41115eb0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == NULL)
41115e0c:	e0bffe17 	ldw	r2,-8(fp)
41115e10:	10800017 	ldw	r2,0(r2)
41115e14:	1000051e 	bne	r2,zero,41115e2c <alt_msgdma_prefetcher_add_standard_desc_to_list+0x5c>
	{
		*list = descriptor;  /* make this root-node if list is empty */
41115e18:	e0bffe17 	ldw	r2,-8(fp)
41115e1c:	e0ffff17 	ldw	r3,-4(fp)
41115e20:	10c00015 	stw	r3,0(r2)
		return 0;  /* successfully added */
41115e24:	0005883a 	mov	r2,zero
41115e28:	00002106 	br	41115eb0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	if (*list == descriptor)
41115e2c:	e0bffe17 	ldw	r2,-8(fp)
41115e30:	10c00017 	ldw	r3,0(r2)
41115e34:	e0bfff17 	ldw	r2,-4(fp)
41115e38:	1880021e 	bne	r3,r2,41115e44 <alt_msgdma_prefetcher_add_standard_desc_to_list+0x74>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
41115e3c:	00bffa84 	movi	r2,-22
41115e40:	00001b06 	br	41115eb0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
41115e44:	e0bffe17 	ldw	r2,-8(fp)
41115e48:	10800017 	ldw	r2,0(r2)
41115e4c:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
41115e50:	00000906 	br	41115e78 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xa8>
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
41115e54:	e0bffd17 	ldw	r2,-12(fp)
41115e58:	10c00317 	ldw	r3,12(r2)
41115e5c:	e0bfff17 	ldw	r2,-4(fp)
41115e60:	1880021e 	bne	r3,r2,41115e6c <alt_msgdma_prefetcher_add_standard_desc_to_list+0x9c>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
41115e64:	00bffa84 	movi	r2,-22
41115e68:	00001106 	br	41115eb0 <alt_msgdma_prefetcher_add_standard_desc_to_list+0xe0>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
41115e6c:	e0bffd17 	ldw	r2,-12(fp)
41115e70:	10800317 	ldw	r2,12(r2)
	{
		if (last_descr_ptr->next_desc_ptr == (alt_u32)descriptor)
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		last_descr_ptr = 
41115e74:	e0bffd15 	stw	r2,-12(fp)
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
	/* traverse list until you get the last node */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)*list)  
41115e78:	e0bffd17 	ldw	r2,-12(fp)
41115e7c:	10800317 	ldw	r2,12(r2)
41115e80:	e0fffe17 	ldw	r3,-8(fp)
41115e84:	18c00017 	ldw	r3,0(r3)
41115e88:	10fff21e 	bne	r2,r3,41115e54 <__reset+0xbb0f5e54>
		}
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* add this descriptor to end of list */
	last_descr_ptr->next_desc_ptr = (alt_u32)((uintptr_t)descriptor);
41115e8c:	e0ffff17 	ldw	r3,-4(fp)
41115e90:	e0bffd17 	ldw	r2,-12(fp)
41115e94:	10c00315 	stw	r3,12(r2)
	/* ensure new last pointer points the start of the list */
	descriptor->next_desc_ptr = (alt_u32)((uintptr_t)*list);  
41115e98:	e0bffe17 	ldw	r2,-8(fp)
41115e9c:	10800017 	ldw	r2,0(r2)
41115ea0:	1007883a 	mov	r3,r2
41115ea4:	e0bfff17 	ldw	r2,-4(fp)
41115ea8:	10c00315 	stw	r3,12(r2)
	return 0; /* successfully added */
41115eac:	0005883a 	mov	r2,zero
}
41115eb0:	e037883a 	mov	sp,fp
41115eb4:	df000017 	ldw	fp,0(sp)
41115eb8:	dec00104 	addi	sp,sp,4
41115ebc:	f800283a 	ret

41115ec0 <alt_msgdma_prefetcher_add_extended_desc_to_list>:

int alt_msgdma_prefetcher_add_extended_desc_to_list (
	alt_msgdma_prefetcher_extended_descriptor** list,
	alt_msgdma_prefetcher_extended_descriptor* descriptor)
{
41115ec0:	defff804 	addi	sp,sp,-32
41115ec4:	df000715 	stw	fp,28(sp)
41115ec8:	df000704 	addi	fp,sp,28
41115ecc:	e13ffe15 	stw	r4,-8(fp)
41115ed0:	e17fff15 	stw	r5,-4(fp)
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	msgdma_addr64 root_node_addr, next_node_addr;
	
	if (descriptor == NULL)
41115ed4:	e13fff17 	ldw	r4,-4(fp)
41115ed8:	2000021e 	bne	r4,zero,41115ee4 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x24>
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
41115edc:	00bffa84 	movi	r2,-22
41115ee0:	00005906 	br	41116048 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
41115ee4:	e13fff17 	ldw	r4,-4(fp)
41115ee8:	2015883a 	mov	r10,r4
41115eec:	0017883a 	mov	r11,zero
41115ef0:	e2bffc15 	stw	r10,-16(fp)
41115ef4:	e2fffd15 	stw	r11,-12(fp)
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
41115ef8:	e13fff17 	ldw	r4,-4(fp)
41115efc:	21400317 	ldw	r5,12(r4)
41115f00:	e13ffc17 	ldw	r4,-16(fp)
41115f04:	29000626 	beq	r5,r4,41115f20 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
41115f08:	e13fff17 	ldw	r4,-4(fp)
41115f0c:	21400b17 	ldw	r5,44(r4)
41115f10:	e13ffd17 	ldw	r4,-12(fp)
	{
		return -EINVAL;  /* this descriptor cannot be NULL */
	}
	
	next_node_addr.u64 = (uintptr_t)descriptor;
	if( (descriptor->next_desc_ptr_low != next_node_addr.u32[0]) &&
41115f14:	29000226 	beq	r5,r4,41115f20 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x60>
		(descriptor->next_desc_ptr_high != next_node_addr.u32[1]))
	{
		return -EINVAL;  /* descriptor.next_ptr must point to itself */
41115f18:	00bffa84 	movi	r2,-22
41115f1c:	00004a06 	br	41116048 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	if (*list == NULL)
41115f20:	e13ffe17 	ldw	r4,-8(fp)
41115f24:	21000017 	ldw	r4,0(r4)
41115f28:	2000051e 	bne	r4,zero,41115f40 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x80>
	{
		*list = descriptor;  /* make this the root-node if list is empty */
41115f2c:	e0bffe17 	ldw	r2,-8(fp)
41115f30:	e0ffff17 	ldw	r3,-4(fp)
41115f34:	10c00015 	stw	r3,0(r2)
		return 0;
41115f38:	0005883a 	mov	r2,zero
41115f3c:	00004206 	br	41116048 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	if (*list == descriptor)
41115f40:	e13ffe17 	ldw	r4,-8(fp)
41115f44:	21400017 	ldw	r5,0(r4)
41115f48:	e13fff17 	ldw	r4,-4(fp)
41115f4c:	2900021e 	bne	r5,r4,41115f58 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x98>
	{
		return -EINVAL;  /* this descriptor cannot already be root-node */
41115f50:	00bffa84 	movi	r2,-22
41115f54:	00003c06 	br	41116048 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
	}
	
	/* get to last node in the list */
	last_descr_ptr = *list; /* start at list root-node */
41115f58:	e13ffe17 	ldw	r4,-8(fp)
41115f5c:	21000017 	ldw	r4,0(r4)
41115f60:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
41115f64:	e13ffe17 	ldw	r4,-8(fp)
41115f68:	21000017 	ldw	r4,0(r4)
41115f6c:	2011883a 	mov	r8,r4
41115f70:	0013883a 	mov	r9,zero
41115f74:	e23ffa15 	stw	r8,-24(fp)
41115f78:	e27ffb15 	stw	r9,-20(fp)
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
41115f7c:	00001806 	br	41115fe0 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x120>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* first check if descriptor already in the list */
		next_node_addr.u64 = (uintptr_t)descriptor;
41115f80:	e13fff17 	ldw	r4,-4(fp)
41115f84:	200d883a 	mov	r6,r4
41115f88:	000f883a 	mov	r7,zero
41115f8c:	e1bffc15 	stw	r6,-16(fp)
41115f90:	e1fffd15 	stw	r7,-12(fp)
		if ((last_descr_ptr->next_desc_ptr_low == next_node_addr.u32[0])
41115f94:	e13ff917 	ldw	r4,-28(fp)
41115f98:	21400317 	ldw	r5,12(r4)
41115f9c:	e13ffc17 	ldw	r4,-16(fp)
41115fa0:	2900061e 	bne	r5,r4,41115fbc <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
			&& (last_descr_ptr->next_desc_ptr_high == next_node_addr.u32[1]))
41115fa4:	e13ff917 	ldw	r4,-28(fp)
41115fa8:	21400b17 	ldw	r5,44(r4)
41115fac:	e13ffd17 	ldw	r4,-12(fp)
41115fb0:	2900021e 	bne	r5,r4,41115fbc <alt_msgdma_prefetcher_add_extended_desc_to_list+0xfc>
		{
			return -EINVAL;  /* descriptor cannot already be in the list */
41115fb4:	00bffa84 	movi	r2,-22
41115fb8:	00002306 	br	41116048 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x188>
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
41115fbc:	e13ff917 	ldw	r4,-28(fp)
41115fc0:	21000317 	ldw	r4,12(r4)
41115fc4:	e13ffc15 	stw	r4,-16(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
41115fc8:	e13ff917 	ldw	r4,-28(fp)
41115fcc:	21000b17 	ldw	r4,44(r4)
41115fd0:	e13ffd15 	stw	r4,-12(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
41115fd4:	e13ffc17 	ldw	r4,-16(fp)
41115fd8:	e17ffd17 	ldw	r5,-12(fp)
			return -EINVAL;  /* descriptor cannot already be in the list */
		}
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
41115fdc:	e13ff915 	stw	r4,-28(fp)
	last_descr_ptr = *list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)*list;
	
	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
41115fe0:	e13ff917 	ldw	r4,-28(fp)
41115fe4:	21400317 	ldw	r5,12(r4)
41115fe8:	e13ffa17 	ldw	r4,-24(fp)
41115fec:	29000426 	beq	r5,r4,41116000 <alt_msgdma_prefetcher_add_extended_desc_to_list+0x140>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
41115ff0:	e13ff917 	ldw	r4,-28(fp)
41115ff4:	21400b17 	ldw	r5,44(r4)
41115ff8:	e13ffb17 	ldw	r4,-20(fp)
41115ffc:	293fe01e 	bne	r5,r4,41115f80 <__reset+0xbb0f5f80>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* add this descriptor to end of list */
	next_node_addr.u64 = (uintptr_t)descriptor;
41116000:	e13fff17 	ldw	r4,-4(fp)
41116004:	2005883a 	mov	r2,r4
41116008:	0007883a 	mov	r3,zero
4111600c:	e0bffc15 	stw	r2,-16(fp)
41116010:	e0fffd15 	stw	r3,-12(fp)
	last_descr_ptr->next_desc_ptr_low = next_node_addr.u32[0];
41116014:	e0fffc17 	ldw	r3,-16(fp)
41116018:	e0bff917 	ldw	r2,-28(fp)
4111601c:	10c00315 	stw	r3,12(r2)
	last_descr_ptr->next_desc_ptr_high = next_node_addr.u32[1];
41116020:	e0fffd17 	ldw	r3,-12(fp)
41116024:	e0bff917 	ldw	r2,-28(fp)
41116028:	10c00b15 	stw	r3,44(r2)
	/* ensure new last pointer points the beginning of the list */
	descriptor->next_desc_ptr_low = root_node_addr.u32[0];
4111602c:	e0fffa17 	ldw	r3,-24(fp)
41116030:	e0bfff17 	ldw	r2,-4(fp)
41116034:	10c00315 	stw	r3,12(r2)
	descriptor->next_desc_ptr_high = root_node_addr.u32[1];
41116038:	e0fffb17 	ldw	r3,-20(fp)
4111603c:	e0bfff17 	ldw	r2,-4(fp)
41116040:	10c00b15 	stw	r3,44(r2)
	return 0;
41116044:	0005883a 	mov	r2,zero
}
41116048:	e037883a 	mov	sp,fp
4111604c:	df000017 	ldw	fp,0(sp)
41116050:	dec00104 	addi	sp,sp,4
41116054:	f800283a 	ret

41116058 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_std_list_own_by_hw_bits (
	alt_msgdma_prefetcher_standard_descriptor *list)
{
41116058:	defffc04 	addi	sp,sp,-16
4111605c:	df000315 	stw	fp,12(sp)
41116060:	df000304 	addi	fp,sp,12
41116064:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
41116068:	e03ffe15 	stw	zero,-8(fp)
	alt_msgdma_prefetcher_standard_descriptor *last_descr_ptr;
	if (list == NULL)
4111606c:	e0bfff17 	ldw	r2,-4(fp)
41116070:	1000021e 	bne	r2,zero,4111607c <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
41116074:	00bffa84 	movi	r2,-22
41116078:	00001906 	br	411160e0 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x88>
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
4111607c:	e0bfff17 	ldw	r2,-4(fp)
41116080:	e0bffd15 	stw	r2,-12(fp)
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
41116084:	00000a06 	br	411160b0 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits+0x58>
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
41116088:	e0bffd17 	ldw	r2,-12(fp)
4111608c:	10800717 	ldw	r2,28(r2)
41116090:	e0bffe15 	stw	r2,-8(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
41116094:	e0bffe17 	ldw	r2,-8(fp)
41116098:	10d00034 	orhi	r3,r2,16384
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
	{
		/* get current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
4111609c:	e0bffd17 	ldw	r2,-12(fp)
411160a0:	10c00715 	stw	r3,28(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
411160a4:	e0bffd17 	ldw	r2,-12(fp)
411160a8:	10800317 	ldw	r2,12(r2)
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list */
		last_descr_ptr = 
411160ac:	e0bffd15 	stw	r2,-12(fp)
	}

	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
	/* traverse list to update all of the nodes */
	while (last_descr_ptr->next_desc_ptr != (alt_u32)list)  
411160b0:	e0bffd17 	ldw	r2,-12(fp)
411160b4:	10c00317 	ldw	r3,12(r2)
411160b8:	e0bfff17 	ldw	r2,-4(fp)
411160bc:	18bff21e 	bne	r3,r2,41116088 <__reset+0xbb0f6088>
		/* go to next node in list */
		last_descr_ptr = 
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
411160c0:	e0bffd17 	ldw	r2,-12(fp)
411160c4:	10800717 	ldw	r2,28(r2)
411160c8:	e0bffe15 	stw	r2,-8(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
411160cc:	e0bffe17 	ldw	r2,-8(fp)
411160d0:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_standard_descriptor*)(last_descr_ptr->next_desc_ptr);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* get current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
411160d4:	e0bffd17 	ldw	r2,-12(fp)
411160d8:	10c00715 	stw	r3,28(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	
	return 0;
411160dc:	0005883a 	mov	r2,zero
}
411160e0:	e037883a 	mov	sp,fp
411160e4:	df000017 	ldw	fp,0(sp)
411160e8:	dec00104 	addi	sp,sp,4
411160ec:	f800283a 	ret

411160f0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>:
 * prefetcher since if used the create descriptor APIs the set_by_hw bits are
 * still set to SW owned. 
 */
int alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits (
	alt_msgdma_prefetcher_extended_descriptor *list)
{
411160f0:	defff804 	addi	sp,sp,-32
411160f4:	df000715 	stw	fp,28(sp)
411160f8:	df000704 	addi	fp,sp,28
411160fc:	e13fff15 	stw	r4,-4(fp)
	alt_u32 descriptor_control_field = 0;
41116100:	e03ffa15 	stw	zero,-24(fp)
	msgdma_addr64 root_node_addr, next_node_addr;
	alt_msgdma_prefetcher_extended_descriptor *last_descr_ptr;
	
	if (list == NULL)
41116104:	e13fff17 	ldw	r4,-4(fp)
41116108:	2000021e 	bne	r4,zero,41116114 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x24>
	{
		return -EINVAL;  /* this list cannot be empty */
4111610c:	00bffa84 	movi	r2,-22
41116110:	00002806 	br	411161b4 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xc4>
	}
	
	/* update all nodes in the list */
	last_descr_ptr = list; /* start at list root-node */
41116114:	e13fff17 	ldw	r4,-4(fp)
41116118:	e13ff915 	stw	r4,-28(fp)
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;
4111611c:	e13fff17 	ldw	r4,-4(fp)
41116120:	2005883a 	mov	r2,r4
41116124:	0007883a 	mov	r3,zero
41116128:	e0bffb15 	stw	r2,-20(fp)
4111612c:	e0fffc15 	stw	r3,-16(fp)

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
41116130:	00001006 	br	41116174 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0x84>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
41116134:	e0bff917 	ldw	r2,-28(fp)
41116138:	10800f17 	ldw	r2,60(r2)
4111613c:	e0bffa15 	stw	r2,-24(fp)
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
41116140:	e0bffa17 	ldw	r2,-24(fp)
41116144:	10d00034 	orhi	r3,r2,16384
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
	{
		/* start with current value */
		descriptor_control_field = last_descr_ptr->control;
		/* update own_by_hw bit only */
		last_descr_ptr->control = descriptor_control_field 
41116148:	e0bff917 	ldw	r2,-28(fp)
4111614c:	10c00f15 	stw	r3,60(r2)
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
41116150:	e0bff917 	ldw	r2,-28(fp)
41116154:	10800317 	ldw	r2,12(r2)
41116158:	e0bffd15 	stw	r2,-12(fp)
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
4111615c:	e0bff917 	ldw	r2,-28(fp)
41116160:	10800b17 	ldw	r2,44(r2)
41116164:	e0bffe15 	stw	r2,-8(fp)
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
41116168:	e0bffd17 	ldw	r2,-12(fp)
4111616c:	e0fffe17 	ldw	r3,-8(fp)
		last_descr_ptr->control = descriptor_control_field 
				| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
		/* go to next node in list, using 64 bit address */
		next_node_addr.u32[0] = last_descr_ptr->next_desc_ptr_low;
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
41116170:	e0bff915 	stw	r2,-28(fp)
	last_descr_ptr = list; /* start at list root-node */
	/* the last nodes next ptr should point to the root node*/
	root_node_addr.u64 = (uintptr_t)list;

	/* traverse list until you get the last node */
	while ((last_descr_ptr->next_desc_ptr_low != root_node_addr.u32[0]) 
41116174:	e0bff917 	ldw	r2,-28(fp)
41116178:	10c00317 	ldw	r3,12(r2)
4111617c:	e0bffb17 	ldw	r2,-20(fp)
41116180:	18800426 	beq	r3,r2,41116194 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits+0xa4>
		&& (last_descr_ptr->next_desc_ptr_high != root_node_addr.u32[1]))
41116184:	e0bff917 	ldw	r2,-28(fp)
41116188:	10c00b17 	ldw	r3,44(r2)
4111618c:	e0bffc17 	ldw	r2,-16(fp)
41116190:	18bfe81e 	bne	r3,r2,41116134 <__reset+0xbb0f6134>
		next_node_addr.u32[1] = last_descr_ptr->next_desc_ptr_high;
		last_descr_ptr = 
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
41116194:	e0bff917 	ldw	r2,-28(fp)
41116198:	10800f17 	ldw	r2,60(r2)
4111619c:	e0bffa15 	stw	r2,-24(fp)
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
411161a0:	e0bffa17 	ldw	r2,-24(fp)
411161a4:	10d00034 	orhi	r3,r2,16384
			(alt_msgdma_prefetcher_extended_descriptor*)((uintptr_t)next_node_addr.u64);
	}
	/* update the last node in the list, currently last_descr_ptr after while loop */
	descriptor_control_field = last_descr_ptr->control;    /* start with current value */
	/* update own_by_hw bit only */
	last_descr_ptr->control = descriptor_control_field 
411161a8:	e0bff917 	ldw	r2,-28(fp)
411161ac:	10c00f15 	stw	r3,60(r2)
		| ALT_MSGDMA_PREFETCHER_DESCRIPTOR_CTRL_OWN_BY_HW_SET_MASK;
	return 0;
411161b0:	0005883a 	mov	r2,zero
}
411161b4:	e037883a 	mov	sp,fp
411161b8:	df000017 	ldw	fp,0(sp)
411161bc:	dec00104 	addi	sp,sp,4
411161c0:	f800283a 	ret

411161c4 <alt_msgdma_start_prefetcher_with_list_addr>:
int alt_msgdma_start_prefetcher_with_list_addr (
	alt_msgdma_dev *dev,
	alt_u64  list_addr,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
411161c4:	deffef04 	addi	sp,sp,-68
411161c8:	df001015 	stw	fp,64(sp)
411161cc:	df001004 	addi	fp,sp,64
411161d0:	e13ffb15 	stw	r4,-20(fp)
411161d4:	e17ffc15 	stw	r5,-16(fp)
411161d8:	e1bffd15 	stw	r6,-12(fp)
411161dc:	3807883a 	mov	r3,r7
411161e0:	e0800117 	ldw	r2,4(fp)
411161e4:	e0fffe05 	stb	r3,-8(fp)
411161e8:	e0bfff05 	stb	r2,-4(fp)
	alt_u32 prefetcher_ctl = 0;
411161ec:	e03ff015 	stw	zero,-64(fp)
	alt_u32 dispatcher_ctl = 0;
411161f0:	e03ff115 	stw	zero,-60(fp)
	alt_irq_context context = 0;
411161f4:	e03ff215 	stw	zero,-56(fp)
	
	/* use helper struct to get easy access to hi/low address */
	msgdma_addr64 root_node_addr;
	root_node_addr.u64 = list_addr;  
411161f8:	e0bffc17 	ldw	r2,-16(fp)
411161fc:	e0bff915 	stw	r2,-28(fp)
41116200:	e0bffd17 	ldw	r2,-12(fp)
41116204:	e0bffa15 	stw	r2,-24(fp)
	 * semaphore. This ensures that accessing registers is thread-safe.
	 */
	ALT_SEM_PEND (dev->regs_lock, 0);
	
	/* case where prefetcher already started, return busy error */ 
	prefetcher_ctl = IORD_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base);
41116208:	e0bffb17 	ldw	r2,-20(fp)
4111620c:	10800617 	ldw	r2,24(r2)
41116210:	10800037 	ldwio	r2,0(r2)
41116214:	e0bff015 	stw	r2,-64(fp)
	if(ALT_MSGDMA_PREFETCHER_CTRL_RUN_GET(prefetcher_ctl)){
41116218:	e0bff017 	ldw	r2,-64(fp)
4111621c:	1080004c 	andi	r2,r2,1
41116220:	10000226 	beq	r2,zero,4111622c <alt_msgdma_start_prefetcher_with_list_addr+0x68>
		/* release the registers semaphore */
		ALT_SEM_POST (dev->regs_lock);
		return -EBUSY;
41116224:	00bffc04 	movi	r2,-16
41116228:	00009206 	br	41116474 <alt_msgdma_start_prefetcher_with_list_addr+0x2b0>
	}
		
	/* Stop the msgdma dispatcher from issuing more descriptors to the
	   read or write masters  */
	/* stop issuing more descriptors */
	dispatcher_ctl = ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
4111622c:	00800804 	movi	r2,32
41116230:	e0bff115 	stw	r2,-60(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
41116234:	0005303a 	rdctl	r2,status
41116238:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
4111623c:	e0fff517 	ldw	r3,-44(fp)
41116240:	00bfff84 	movi	r2,-2
41116244:	1884703a 	and	r2,r3,r2
41116248:	1001703a 	wrctl	status,r2
  
  return context;
4111624c:	e0bff517 	ldw	r2,-44(fp)
	
	/* making sure the read-modify-write below can't be pre-empted */
	context = alt_irq_disable_all();
41116250:	e0bff215 	stw	r2,-56(fp)
	IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
41116254:	e0bffb17 	ldw	r2,-20(fp)
41116258:	10800317 	ldw	r2,12(r2)
4111625c:	10800104 	addi	r2,r2,4
41116260:	e0fff117 	ldw	r3,-60(fp)
41116264:	10c00035 	stwio	r3,0(r2)
	/*
	 * Clear any (previous) status register information
	 * that might occlude our error checking later.
	 */
	IOWR_ALTERA_MSGDMA_CSR_STATUS( dev->csr_base, 
41116268:	e0bffb17 	ldw	r2,-20(fp)
4111626c:	10800317 	ldw	r2,12(r2)
41116270:	e0fffb17 	ldw	r3,-20(fp)
41116274:	18c00317 	ldw	r3,12(r3)
41116278:	18c00037 	ldwio	r3,0(r3)
4111627c:	10c00035 	stwio	r3,0(r2)
41116280:	e0bff217 	ldw	r2,-56(fp)
41116284:	e0bff315 	stw	r2,-52(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
41116288:	e0bff317 	ldw	r2,-52(fp)
4111628c:	1001703a 	wrctl	status,r2
	 * If a callback routine has been previously registered which will be
	 * called from the msgdma ISR. Set up dispatcher to:
	 *  - Run
	 *  - Stop on an error with any particular descriptor
	 */
	if(dev->callback)
41116290:	e0bffb17 	ldw	r2,-20(fp)
41116294:	10800b17 	ldw	r2,44(r2)
41116298:	10002326 	beq	r2,zero,41116328 <alt_msgdma_start_prefetcher_with_list_addr+0x164>
	{
		dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK 
4111629c:	e0bffb17 	ldw	r2,-20(fp)
411162a0:	10c00d17 	ldw	r3,52(r2)
411162a4:	e0bff117 	ldw	r2,-60(fp)
411162a8:	1884b03a 	or	r2,r3,r2
411162ac:	10800514 	ori	r2,r2,20
411162b0:	e0bff115 	stw	r2,-60(fp)
				| ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK );
		dispatcher_ctl &=  (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK);
411162b4:	e0fff117 	ldw	r3,-60(fp)
411162b8:	00bff7c4 	movi	r2,-33
411162bc:	1884703a 	and	r2,r3,r2
411162c0:	e0bff115 	stw	r2,-60(fp)
		
		prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_SET_MASK;
411162c4:	e0bff017 	ldw	r2,-64(fp)
411162c8:	10800214 	ori	r2,r2,8
411162cc:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
411162d0:	0005303a 	rdctl	r2,status
411162d4:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
411162d8:	e0fff717 	ldw	r3,-36(fp)
411162dc:	00bfff84 	movi	r2,-2
411162e0:	1884703a 	and	r2,r3,r2
411162e4:	1001703a 	wrctl	status,r2
  
  return context;
411162e8:	e0bff717 	ldw	r2,-36(fp)
	    /* making sure the read-modify-write below can't be pre-empted */
	    context = alt_irq_disable_all(); 
411162ec:	e0bff215 	stw	r2,-56(fp)
	    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
411162f0:	e0bffb17 	ldw	r2,-20(fp)
411162f4:	10800317 	ldw	r2,12(r2)
411162f8:	10800104 	addi	r2,r2,4
411162fc:	e0fff117 	ldw	r3,-60(fp)
41116300:	10c00035 	stwio	r3,0(r2)
		IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
41116304:	e0bffb17 	ldw	r2,-20(fp)
41116308:	10800617 	ldw	r2,24(r2)
4111630c:	e0fff017 	ldw	r3,-64(fp)
41116310:	10c00035 	stwio	r3,0(r2)
41116314:	e0bff217 	ldw	r2,-56(fp)
41116318:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
4111631c:	e0bff417 	ldw	r2,-48(fp)
41116320:	1001703a 	wrctl	status,r2
41116324:	00002306 	br	411163b4 <alt_msgdma_start_prefetcher_with_list_addr+0x1f0>
	  *   - Stop on an error with any particular descriptor
	  *   - Disable interrupt generation
	  */
	 else
	 {
		 dispatcher_ctl |= (dev->control | ALTERA_MSGDMA_CSR_STOP_ON_ERROR_MASK);
41116328:	e0bffb17 	ldw	r2,-20(fp)
4111632c:	10c00d17 	ldw	r3,52(r2)
41116330:	e0bff117 	ldw	r2,-60(fp)
41116334:	1884b03a 	or	r2,r3,r2
41116338:	10800114 	ori	r2,r2,4
4111633c:	e0bff115 	stw	r2,-60(fp)
		 dispatcher_ctl &= (~ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK) 
41116340:	e0fff117 	ldw	r3,-60(fp)
41116344:	00bff3c4 	movi	r2,-49
41116348:	1884703a 	and	r2,r3,r2
4111634c:	e0bff115 	stw	r2,-60(fp)
				 & (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_GLOBAL_INTR_EN_CLR_MASK;
41116350:	e0fff017 	ldw	r3,-64(fp)
41116354:	00bffdc4 	movi	r2,-9
41116358:	1884703a 	and	r2,r3,r2
4111635c:	e0bff015 	stw	r2,-64(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
41116360:	0005303a 	rdctl	r2,status
41116364:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41116368:	e0fff817 	ldw	r3,-32(fp)
4111636c:	00bfff84 	movi	r2,-2
41116370:	1884703a 	and	r2,r3,r2
41116374:	1001703a 	wrctl	status,r2
  
  return context;
41116378:	e0bff817 	ldw	r2,-32(fp)
	     /* making sure the read-modify-write below can't be pre-empted */
	     context = alt_irq_disable_all();
4111637c:	e0bff215 	stw	r2,-56(fp)
	     IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, dispatcher_ctl);
41116380:	e0bffb17 	ldw	r2,-20(fp)
41116384:	10800317 	ldw	r2,12(r2)
41116388:	10800104 	addi	r2,r2,4
4111638c:	e0fff117 	ldw	r3,-60(fp)
41116390:	10c00035 	stwio	r3,0(r2)
	     IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
41116394:	e0bffb17 	ldw	r2,-20(fp)
41116398:	10800617 	ldw	r2,24(r2)
4111639c:	e0fff017 	ldw	r3,-64(fp)
411163a0:	10c00035 	stwio	r3,0(r2)
411163a4:	e0bff217 	ldw	r2,-56(fp)
411163a8:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
411163ac:	e0bff617 	ldw	r2,-40(fp)
411163b0:	1001703a 	wrctl	status,r2
	     alt_irq_enable_all(context);
	 }   
	
	 /* set next descriptor registers to point to the list root-node */
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_LOW(dev->prefetcher_base,
411163b4:	e0bffb17 	ldw	r2,-20(fp)
411163b8:	10800617 	ldw	r2,24(r2)
411163bc:	10800104 	addi	r2,r2,4
411163c0:	e0fff917 	ldw	r3,-28(fp)
411163c4:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[0]);
	 IOWR_ALT_MSGDMA_PREFETCHER_NEXT_DESCRIPTOR_PTR_HIGH(dev->prefetcher_base,
411163c8:	e0bffb17 	ldw	r2,-20(fp)
411163cc:	10800617 	ldw	r2,24(r2)
411163d0:	10800204 	addi	r2,r2,8
411163d4:	e0fffa17 	ldw	r3,-24(fp)
411163d8:	10c00035 	stwio	r3,0(r2)
			 root_node_addr.u32[1]);
		
	 /* set park-mode */
	 if (park_mode_en){
411163dc:	e0bffe03 	ldbu	r2,-8(fp)
411163e0:	10000426 	beq	r2,zero,411163f4 <alt_msgdma_start_prefetcher_with_list_addr+0x230>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_SET_MASK;
411163e4:	e0bff017 	ldw	r2,-64(fp)
411163e8:	10800414 	ori	r2,r2,16
411163ec:	e0bff015 	stw	r2,-64(fp)
411163f0:	00000406 	br	41116404 <alt_msgdma_start_prefetcher_with_list_addr+0x240>
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_PARK_MODE_CLR_MASK;
411163f4:	e0fff017 	ldw	r3,-64(fp)
411163f8:	00bffbc4 	movi	r2,-17
411163fc:	1884703a 	and	r2,r3,r2
41116400:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set poll-en */
	 if (poll_en){
41116404:	e0bfff03 	ldbu	r2,-4(fp)
41116408:	10000e26 	beq	r2,zero,41116444 <alt_msgdma_start_prefetcher_with_list_addr+0x280>
		 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_MASK; 
4111640c:	e0bff017 	ldw	r2,-64(fp)
41116410:	10800094 	ori	r2,r2,2
41116414:	e0bff015 	stw	r2,-64(fp)
		 if(IORD_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
41116418:	e0bffb17 	ldw	r2,-20(fp)
4111641c:	10800617 	ldw	r2,24(r2)
41116420:	10800304 	addi	r2,r2,12
41116424:	10800037 	ldwio	r2,0(r2)
41116428:	10000a1e 	bne	r2,zero,41116454 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
				 dev->prefetcher_base) == 0){
			 /* set poll frequency to some non-zero default value */
			 IOWR_ALT_MSGDMA_PREFETCHER_DESCRIPTOR_POLLING_FREQ(
4111642c:	e0bffb17 	ldw	r2,-20(fp)
41116430:	10800617 	ldw	r2,24(r2)
41116434:	10800304 	addi	r2,r2,12
41116438:	00c03fc4 	movi	r3,255
4111643c:	10c00035 	stwio	r3,0(r2)
41116440:	00000406 	br	41116454 <alt_msgdma_start_prefetcher_with_list_addr+0x290>
					 dev->prefetcher_base, 0xFF);
		 }
	 }
	 else {
		 prefetcher_ctl &= ALT_MSGDMA_PREFETCHER_CTRL_DESC_POLL_EN_CLR_MASK; 
41116444:	e0fff017 	ldw	r3,-64(fp)
41116448:	00bfff44 	movi	r2,-3
4111644c:	1884703a 	and	r2,r3,r2
41116450:	e0bff015 	stw	r2,-64(fp)
	 }
	 
	 /* set the prefetcher run bit */
	 prefetcher_ctl |= ALT_MSGDMA_PREFETCHER_CTRL_RUN_SET_MASK;
41116454:	e0bff017 	ldw	r2,-64(fp)
41116458:	10800054 	ori	r2,r2,1
4111645c:	e0bff015 	stw	r2,-64(fp)
	 /* start the dma since run bit is set */
	 IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, prefetcher_ctl);
41116460:	e0bffb17 	ldw	r2,-20(fp)
41116464:	10800617 	ldw	r2,24(r2)
41116468:	e0fff017 	ldw	r3,-64(fp)
4111646c:	10c00035 	stwio	r3,0(r2)
	  * Now that access to the registers is complete, release the registers
	  * semaphore so that other threads can access the registers.
	  */
	 ALT_SEM_POST (dev->regs_lock);
	 
	 return 0;
41116470:	0005883a 	mov	r2,zero
}
41116474:	e037883a 	mov	sp,fp
41116478:	df000017 	ldw	fp,0(sp)
4111647c:	dec00104 	addi	sp,sp,4
41116480:	f800283a 	ret

41116484 <alt_msgdma_start_prefetcher_with_std_desc_list>:
int alt_msgdma_start_prefetcher_with_std_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_standard_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{	
41116484:	defff704 	addi	sp,sp,-36
41116488:	dfc00815 	stw	ra,32(sp)
4111648c:	df000715 	stw	fp,28(sp)
41116490:	dc400615 	stw	r17,24(sp)
41116494:	dc000515 	stw	r16,20(sp)
41116498:	df000704 	addi	fp,sp,28
4111649c:	e13ffa15 	stw	r4,-24(fp)
411164a0:	e17ffb15 	stw	r5,-20(fp)
411164a4:	3007883a 	mov	r3,r6
411164a8:	3805883a 	mov	r2,r7
411164ac:	e0fffc05 	stb	r3,-16(fp)
411164b0:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_std_list_own_by_hw_bits(list) != 0){
411164b4:	e13ffb17 	ldw	r4,-20(fp)
411164b8:	11160580 	call	41116058 <alt_msgdma_prefetcher_set_std_list_own_by_hw_bits>
411164bc:	10000226 	beq	r2,zero,411164c8 <alt_msgdma_start_prefetcher_with_std_desc_list+0x44>
		return -EINVAL;
411164c0:	00bffa84 	movi	r2,-22
411164c4:	00000b06 	br	411164f4 <alt_msgdma_start_prefetcher_with_std_desc_list+0x70>
	}
	
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list,
411164c8:	e0bffb17 	ldw	r2,-20(fp)
411164cc:	1021883a 	mov	r16,r2
411164d0:	0023883a 	mov	r17,zero
411164d4:	e0fffc03 	ldbu	r3,-16(fp)
411164d8:	e0bffd03 	ldbu	r2,-12(fp)
411164dc:	d8800015 	stw	r2,0(sp)
411164e0:	180f883a 	mov	r7,r3
411164e4:	800b883a 	mov	r5,r16
411164e8:	880d883a 	mov	r6,r17
411164ec:	e13ffa17 	ldw	r4,-24(fp)
411164f0:	11161c40 	call	411161c4 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
411164f4:	e6fffe04 	addi	sp,fp,-8
411164f8:	dfc00317 	ldw	ra,12(sp)
411164fc:	df000217 	ldw	fp,8(sp)
41116500:	dc400117 	ldw	r17,4(sp)
41116504:	dc000017 	ldw	r16,0(sp)
41116508:	dec00404 	addi	sp,sp,16
4111650c:	f800283a 	ret

41116510 <alt_msgdma_start_prefetcher_with_extd_desc_list>:
int alt_msgdma_start_prefetcher_with_extd_desc_list (
	alt_msgdma_dev *dev,
	alt_msgdma_prefetcher_extended_descriptor *list,
	alt_u8 park_mode_en,
	alt_u8 poll_en)
{
41116510:	defff704 	addi	sp,sp,-36
41116514:	dfc00815 	stw	ra,32(sp)
41116518:	df000715 	stw	fp,28(sp)
4111651c:	dc400615 	stw	r17,24(sp)
41116520:	dc000515 	stw	r16,20(sp)
41116524:	df000704 	addi	fp,sp,28
41116528:	e13ffa15 	stw	r4,-24(fp)
4111652c:	e17ffb15 	stw	r5,-20(fp)
41116530:	3007883a 	mov	r3,r6
41116534:	3805883a 	mov	r2,r7
41116538:	e0fffc05 	stb	r3,-16(fp)
4111653c:	e0bffd05 	stb	r2,-12(fp)
	if (alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits(list) != 0){
41116540:	e13ffb17 	ldw	r4,-20(fp)
41116544:	11160f00 	call	411160f0 <alt_msgdma_prefetcher_set_extd_list_own_by_hw_bits>
41116548:	10000226 	beq	r2,zero,41116554 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x44>
		return -EINVAL;
4111654c:	00bffa84 	movi	r2,-22
41116550:	00000b06 	br	41116580 <alt_msgdma_start_prefetcher_with_extd_desc_list+0x70>
	}
	return alt_msgdma_start_prefetcher_with_list_addr (dev, (uintptr_t)list, 
41116554:	e0bffb17 	ldw	r2,-20(fp)
41116558:	1021883a 	mov	r16,r2
4111655c:	0023883a 	mov	r17,zero
41116560:	e0fffc03 	ldbu	r3,-16(fp)
41116564:	e0bffd03 	ldbu	r2,-12(fp)
41116568:	d8800015 	stw	r2,0(sp)
4111656c:	180f883a 	mov	r7,r3
41116570:	800b883a 	mov	r5,r16
41116574:	880d883a 	mov	r6,r17
41116578:	e13ffa17 	ldw	r4,-24(fp)
4111657c:	11161c40 	call	411161c4 <alt_msgdma_start_prefetcher_with_list_addr>
			park_mode_en, poll_en);
}
41116580:	e6fffe04 	addi	sp,fp,-8
41116584:	dfc00317 	ldw	ra,12(sp)
41116588:	df000217 	ldw	fp,8(sp)
4111658c:	dc400117 	ldw	r17,4(sp)
41116590:	dc000017 	ldw	r16,0(sp)
41116594:	dec00404 	addi	sp,sp,16
41116598:	f800283a 	ret

4111659c <alt_msgdma_open>:
 * Returns:
 * - Pointer to msgdma device instance structure, or null if the device
 *   could not be opened.
 */
alt_msgdma_dev* alt_msgdma_open (const char* name)
{
4111659c:	defffc04 	addi	sp,sp,-16
411165a0:	dfc00315 	stw	ra,12(sp)
411165a4:	df000215 	stw	fp,8(sp)
411165a8:	df000204 	addi	fp,sp,8
411165ac:	e13fff15 	stw	r4,-4(fp)
    alt_msgdma_dev* dev = NULL;
411165b0:	e03ffe15 	stw	zero,-8(fp)

    dev = (alt_msgdma_dev*) alt_find_dev (name, &alt_msgdma_list);
411165b4:	d1601104 	addi	r5,gp,-32700
411165b8:	e13fff17 	ldw	r4,-4(fp)
411165bc:	1116cc00 	call	41116cc0 <alt_find_dev>
411165c0:	e0bffe15 	stw	r2,-8(fp)

    if (NULL == dev)
411165c4:	e0bffe17 	ldw	r2,-8(fp)
411165c8:	1000041e 	bne	r2,zero,411165dc <alt_msgdma_open+0x40>
    {
        ALT_ERRNO = ENODEV;
411165cc:	1114a280 	call	41114a28 <alt_get_errno>
411165d0:	1007883a 	mov	r3,r2
411165d4:	008004c4 	movi	r2,19
411165d8:	18800015 	stw	r2,0(r3)
    }

    return dev;
411165dc:	e0bffe17 	ldw	r2,-8(fp)
}
411165e0:	e037883a 	mov	sp,fp
411165e4:	dfc00117 	ldw	ra,4(sp)
411165e8:	df000017 	ldw	fp,0(sp)
411165ec:	dec00204 	addi	sp,sp,8
411165f0:	f800283a 	ret

411165f4 <alt_msgdma_init>:
 * This routine disables interrupts, descriptor processing,
 * registers a specific instance of the device with the HAL,
 * and installs an interrupt handler for the device.
 */
void alt_msgdma_init (alt_msgdma_dev *dev, alt_u32 ic_id, alt_u32 irq)
{
411165f4:	defff804 	addi	sp,sp,-32
411165f8:	dfc00715 	stw	ra,28(sp)
411165fc:	df000615 	stw	fp,24(sp)
41116600:	df000604 	addi	fp,sp,24
41116604:	e13ffd15 	stw	r4,-12(fp)
41116608:	e17ffe15 	stw	r5,-8(fp)
4111660c:	e1bfff15 	stw	r6,-4(fp)
    extern alt_llist alt_msgdma_list;
    alt_u32 temporary_control;
    int error;

    if (dev->prefetcher_enable)
41116610:	e0bffd17 	ldw	r2,-12(fp)
41116614:	10801783 	ldbu	r2,94(r2)
41116618:	10803fcc 	andi	r2,r2,255
4111661c:	10000b26 	beq	r2,zero,4111664c <alt_msgdma_init+0x58>
    {
    	/* start prefetcher reset sequence */
    	IOWR_ALT_MSGDMA_PREFETCHER_CONTROL(dev->prefetcher_base, 
41116620:	e0bffd17 	ldw	r2,-12(fp)
41116624:	10800617 	ldw	r2,24(r2)
41116628:	00c00104 	movi	r3,4
4111662c:	10c00035 	stwio	r3,0(r2)
    			ALT_MSGDMA_PREFETCHER_CTRL_RESET_SET_MASK);
    	/* wait until hw clears the bit */
    	while(ALT_MSGDMA_PREFETCHER_CTRL_RESET_GET(
41116630:	0001883a 	nop
41116634:	e0bffd17 	ldw	r2,-12(fp)
41116638:	10800617 	ldw	r2,24(r2)
4111663c:	10800037 	ldwio	r2,0(r2)
41116640:	1080010c 	andi	r2,r2,4
41116644:	1005d0ba 	srai	r2,r2,2
41116648:	103ffa1e 	bne	r2,zero,41116634 <__reset+0xbb0f6634>
    }    
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
4111664c:	e0bffd17 	ldw	r2,-12(fp)
41116650:	10800317 	ldw	r2,12(r2)
41116654:	10800104 	addi	r2,r2,4
41116658:	00c00084 	movi	r3,2
4111665c:	10c00035 	stwio	r3,0(r2)
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
41116660:	0001883a 	nop
41116664:	e0bffd17 	ldw	r2,-12(fp)
41116668:	10800317 	ldw	r2,12(r2)
4111666c:	10800037 	ldwio	r2,0(r2)
    		& ALTERA_MSGDMA_CSR_RESET_STATE_MASK));
41116670:	1080100c 	andi	r2,r2,64
    
    /* Reset the registers and FIFOs of the dispatcher and master modules */
    /* set the reset bit, no need to read the control register first since 
    this write is going to clear it out */
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, ALTERA_MSGDMA_CSR_RESET_MASK);
    while(0 != (IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base)
41116674:	103ffb1e 	bne	r2,zero,41116664 <__reset+0xbb0f6664>
    * Disable interrupts, halt descriptor processing,
    * and clear status register content
    */

    /* disable global interrupt */
    temporary_control = IORD_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base)
41116678:	e0bffd17 	ldw	r2,-12(fp)
4111667c:	10800317 	ldw	r2,12(r2)
41116680:	10800104 	addi	r2,r2,4
41116684:	10800037 	ldwio	r2,0(r2)
41116688:	1007883a 	mov	r3,r2
4111668c:	00bffbc4 	movi	r2,-17
41116690:	1884703a 	and	r2,r3,r2
41116694:	e0bffb15 	stw	r2,-20(fp)
    		& (~ALTERA_MSGDMA_CSR_GLOBAL_INTERRUPT_MASK);
    /* stopping descriptor */
    temporary_control |= ALTERA_MSGDMA_CSR_STOP_DESCRIPTORS_MASK;
41116698:	e0bffb17 	ldw	r2,-20(fp)
4111669c:	10800814 	ori	r2,r2,32
411166a0:	e0bffb15 	stw	r2,-20(fp)
    IOWR_ALTERA_MSGDMA_CSR_CONTROL(dev->csr_base, temporary_control);
411166a4:	e0bffd17 	ldw	r2,-12(fp)
411166a8:	10800317 	ldw	r2,12(r2)
411166ac:	10800104 	addi	r2,r2,4
411166b0:	e0fffb17 	ldw	r3,-20(fp)
411166b4:	10c00035 	stwio	r3,0(r2)

    /* clear the CSR status register */
    IOWR_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base, 
411166b8:	e0bffd17 	ldw	r2,-12(fp)
411166bc:	10800317 	ldw	r2,12(r2)
411166c0:	e0fffd17 	ldw	r3,-12(fp)
411166c4:	18c00317 	ldw	r3,12(r3)
411166c8:	18c00037 	ldwio	r3,0(r3)
411166cc:	10c00035 	stwio	r3,0(r2)
    		IORD_ALTERA_MSGDMA_CSR_STATUS(dev->csr_base));
    
    if (dev->prefetcher_enable)
411166d0:	e0bffd17 	ldw	r2,-12(fp)
411166d4:	10801783 	ldbu	r2,94(r2)
411166d8:	10803fcc 	andi	r2,r2,255
411166dc:	10000826 	beq	r2,zero,41116700 <alt_msgdma_init+0x10c>
    {
    	/* clear all status bits that are set, since theyre W1C */
    	IOWR_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base, 
411166e0:	e0bffd17 	ldw	r2,-12(fp)
411166e4:	10800617 	ldw	r2,24(r2)
411166e8:	10800404 	addi	r2,r2,16
411166ec:	e0fffd17 	ldw	r3,-12(fp)
411166f0:	18c00617 	ldw	r3,24(r3)
411166f4:	18c00404 	addi	r3,r3,16
411166f8:	18c00037 	ldwio	r3,0(r3)
411166fc:	10c00035 	stwio	r3,0(r2)
    			IORD_ALT_MSGDMA_PREFETCHER_STATUS(dev->prefetcher_base));
    }

    /* Register this instance of the msgdma controller with HAL */
    alt_dev_llist_insert((alt_dev_llist*) dev, &alt_msgdma_list);
41116700:	d1601104 	addi	r5,gp,-32700
41116704:	e13ffd17 	ldw	r4,-12(fp)
41116708:	1116b5c0 	call	41116b5c <alt_dev_llist_insert>
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
4111670c:	0005883a 	mov	r2,zero

    /*
     * Creating semaphores used to protect access to the registers 
     * when running in a multi-threaded environment.
     */
    error = ALT_SEM_CREATE (&dev->regs_lock, 1);
41116710:	e0bffc15 	stw	r2,-16(fp)
            
    if (!error)
41116714:	e0bffc17 	ldw	r2,-16(fp)
41116718:	1000081e 	bne	r2,zero,4111673c <alt_msgdma_init+0x148>
    {        
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
4111671c:	d8000015 	stw	zero,0(sp)
41116720:	e1fffd17 	ldw	r7,-12(fp)
41116724:	01904474 	movhi	r6,16657
41116728:	31930904 	addi	r6,r6,19492
4111672c:	e17fff17 	ldw	r5,-4(fp)
41116730:	e13ffe17 	ldw	r4,-8(fp)
41116734:	1116d500 	call	41116d50 <alt_ic_isr_register>
    else
    {
        alt_printf("failed to create semaphores\n");
    }
    
    return;
41116738:	00000406 	br	4111674c <alt_msgdma_init+0x158>
        /* Install IRQ handler */
        alt_ic_isr_register(ic_id, irq, alt_msgdma_irq, dev, 0x0);
    }
    else
    {
        alt_printf("failed to create semaphores\n");
4111673c:	011044b4 	movhi	r4,16658
41116740:	21245504 	addi	r4,r4,-28332
41116744:	11173840 	call	41117384 <alt_printf>
    }
    
    return;
41116748:	0001883a 	nop

}
4111674c:	e037883a 	mov	sp,fp
41116750:	dfc00117 	ldw	ra,4(sp)
41116754:	df000017 	ldw	fp,0(sp)
41116758:	dec00204 	addi	sp,sp,8
4111675c:	f800283a 	ret

41116760 <alt_msgdma_register_callback>:
void alt_msgdma_register_callback(
	alt_msgdma_dev *dev,
	alt_msgdma_callback callback,
	alt_u32 control,
	void *context)
{
41116760:	defffb04 	addi	sp,sp,-20
41116764:	df000415 	stw	fp,16(sp)
41116768:	df000404 	addi	fp,sp,16
4111676c:	e13ffc15 	stw	r4,-16(fp)
41116770:	e17ffd15 	stw	r5,-12(fp)
41116774:	e1bffe15 	stw	r6,-8(fp)
41116778:	e1ffff15 	stw	r7,-4(fp)
    dev->callback         = callback;
4111677c:	e0bffc17 	ldw	r2,-16(fp)
41116780:	e0fffd17 	ldw	r3,-12(fp)
41116784:	10c00b15 	stw	r3,44(r2)
    dev->callback_context = context;
41116788:	e0bffc17 	ldw	r2,-16(fp)
4111678c:	e0ffff17 	ldw	r3,-4(fp)
41116790:	10c00c15 	stw	r3,48(r2)
    dev->control          = control;
41116794:	e0bffc17 	ldw	r2,-16(fp)
41116798:	e0fffe17 	ldw	r3,-8(fp)
4111679c:	10c00d15 	stw	r3,52(r2)

    return ;
411167a0:	0001883a 	nop
}
411167a4:	e037883a 	mov	sp,fp
411167a8:	df000017 	ldw	fp,0(sp)
411167ac:	dec00104 	addi	sp,sp,4
411167b0:	f800283a 	ret

411167b4 <alt_msgdma_standard_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_standard_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
411167b4:	defffc04 	addi	sp,sp,-16
411167b8:	dfc00315 	stw	ra,12(sp)
411167bc:	df000215 	stw	fp,8(sp)
411167c0:	df000204 	addi	fp,sp,8
411167c4:	e13ffe15 	stw	r4,-8(fp)
411167c8:	e17fff15 	stw	r5,-4(fp)
   /*
   * Error detection/handling should be performed at the application
   * or callback level as appropriate.
   */
    return alt_msgdma_descriptor_async_transfer(dev, desc, NULL);
411167cc:	000d883a 	mov	r6,zero
411167d0:	e17fff17 	ldw	r5,-4(fp)
411167d4:	e13ffe17 	ldw	r4,-8(fp)
411167d8:	1114f880 	call	41114f88 <alt_msgdma_descriptor_async_transfer>

}
411167dc:	e037883a 	mov	sp,fp
411167e0:	dfc00117 	ldw	ra,4(sp)
411167e4:	df000017 	ldw	fp,0(sp)
411167e8:	dec00204 	addi	sp,sp,8
411167ec:	f800283a 	ret

411167f0 <alt_msgdma_extended_descriptor_async_transfer>:
 * -ETIME -> Time out and skipping the looping after 5 msec.
 */
int alt_msgdma_extended_descriptor_async_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
411167f0:	defffc04 	addi	sp,sp,-16
411167f4:	dfc00315 	stw	ra,12(sp)
411167f8:	df000215 	stw	fp,8(sp)
411167fc:	df000204 	addi	fp,sp,8
41116800:	e13ffe15 	stw	r4,-8(fp)
41116804:	e17fff15 	stw	r5,-4(fp)
    /*
    * Error detection/handling should be performed at the application
    * or callback level as appropriate.
    */
    return alt_msgdma_descriptor_async_transfer(dev, NULL, desc);
41116808:	e1bfff17 	ldw	r6,-4(fp)
4111680c:	000b883a 	mov	r5,zero
41116810:	e13ffe17 	ldw	r4,-8(fp)
41116814:	1114f880 	call	41114f88 <alt_msgdma_descriptor_async_transfer>
}
41116818:	e037883a 	mov	sp,fp
4111681c:	dfc00117 	ldw	ra,4(sp)
41116820:	df000017 	ldw	fp,0(sp)
41116824:	dec00204 	addi	sp,sp,8
41116828:	f800283a 	ret

4111682c <alt_msgdma_standard_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_standard_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_standard_descriptor *desc)
{
4111682c:	defffc04 	addi	sp,sp,-16
41116830:	dfc00315 	stw	ra,12(sp)
41116834:	df000215 	stw	fp,8(sp)
41116838:	df000204 	addi	fp,sp,8
4111683c:	e13ffe15 	stw	r4,-8(fp)
41116840:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, desc, NULL);
41116844:	000d883a 	mov	r6,zero
41116848:	e17fff17 	ldw	r5,-4(fp)
4111684c:	e13ffe17 	ldw	r4,-8(fp)
41116850:	11152580 	call	41115258 <alt_msgdma_descriptor_sync_transfer>
}
41116854:	e037883a 	mov	sp,fp
41116858:	dfc00117 	ldw	ra,4(sp)
4111685c:	df000017 	ldw	fp,0(sp)
41116860:	dec00204 	addi	sp,sp,8
41116864:	f800283a 	ret

41116868 <alt_msgdma_extended_descriptor_sync_transfer>:
 *           return -ETIME (Time out and skipping the looping after 5 msec)
 */
int alt_msgdma_extended_descriptor_sync_transfer(
	alt_msgdma_dev *dev,
	alt_msgdma_extended_descriptor *desc)
{
41116868:	defffc04 	addi	sp,sp,-16
4111686c:	dfc00315 	stw	ra,12(sp)
41116870:	df000215 	stw	fp,8(sp)
41116874:	df000204 	addi	fp,sp,8
41116878:	e13ffe15 	stw	r4,-8(fp)
4111687c:	e17fff15 	stw	r5,-4(fp)
    return alt_msgdma_descriptor_sync_transfer(dev, NULL, desc);
41116880:	e1bfff17 	ldw	r6,-4(fp)
41116884:	000b883a 	mov	r5,zero
41116888:	e13ffe17 	ldw	r4,-8(fp)
4111688c:	11152580 	call	41115258 <alt_msgdma_descriptor_sync_transfer>
}
41116890:	e037883a 	mov	sp,fp
41116894:	dfc00117 	ldw	ra,4(sp)
41116898:	df000017 	ldw	fp,0(sp)
4111689c:	dec00204 	addi	sp,sp,8
411168a0:	f800283a 	ret

411168a4 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
411168a4:	defff504 	addi	sp,sp,-44
411168a8:	df000a15 	stw	fp,40(sp)
411168ac:	df000a04 	addi	fp,sp,40
411168b0:	e13ffc15 	stw	r4,-16(fp)
411168b4:	e17ffd15 	stw	r5,-12(fp)
411168b8:	e1bffe15 	stw	r6,-8(fp)
411168bc:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
411168c0:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
411168c4:	d0a02317 	ldw	r2,-32628(gp)
  
  if (alt_ticks_per_second ())
411168c8:	10003c26 	beq	r2,zero,411169bc <alt_alarm_start+0x118>
  {
    if (alarm)
411168cc:	e0bffc17 	ldw	r2,-16(fp)
411168d0:	10003826 	beq	r2,zero,411169b4 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
411168d4:	e0bffc17 	ldw	r2,-16(fp)
411168d8:	e0fffe17 	ldw	r3,-8(fp)
411168dc:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
411168e0:	e0bffc17 	ldw	r2,-16(fp)
411168e4:	e0ffff17 	ldw	r3,-4(fp)
411168e8:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
411168ec:	0005303a 	rdctl	r2,status
411168f0:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
411168f4:	e0fff917 	ldw	r3,-28(fp)
411168f8:	00bfff84 	movi	r2,-2
411168fc:	1884703a 	and	r2,r3,r2
41116900:	1001703a 	wrctl	status,r2
  
  return context;
41116904:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
41116908:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
4111690c:	d0a02417 	ldw	r2,-32624(gp)
      
      current_nticks = alt_nticks();
41116910:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
41116914:	e0fffd17 	ldw	r3,-12(fp)
41116918:	e0bff617 	ldw	r2,-40(fp)
4111691c:	1885883a 	add	r2,r3,r2
41116920:	10c00044 	addi	r3,r2,1
41116924:	e0bffc17 	ldw	r2,-16(fp)
41116928:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
4111692c:	e0bffc17 	ldw	r2,-16(fp)
41116930:	10c00217 	ldw	r3,8(r2)
41116934:	e0bff617 	ldw	r2,-40(fp)
41116938:	1880042e 	bgeu	r3,r2,4111694c <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
4111693c:	e0bffc17 	ldw	r2,-16(fp)
41116940:	00c00044 	movi	r3,1
41116944:	10c00405 	stb	r3,16(r2)
41116948:	00000206 	br	41116954 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
4111694c:	e0bffc17 	ldw	r2,-16(fp)
41116950:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
41116954:	e0bffc17 	ldw	r2,-16(fp)
41116958:	d0e00d04 	addi	r3,gp,-32716
4111695c:	e0fffa15 	stw	r3,-24(fp)
41116960:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
41116964:	e0bffb17 	ldw	r2,-20(fp)
41116968:	e0fffa17 	ldw	r3,-24(fp)
4111696c:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
41116970:	e0bffa17 	ldw	r2,-24(fp)
41116974:	10c00017 	ldw	r3,0(r2)
41116978:	e0bffb17 	ldw	r2,-20(fp)
4111697c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
41116980:	e0bffa17 	ldw	r2,-24(fp)
41116984:	10800017 	ldw	r2,0(r2)
41116988:	e0fffb17 	ldw	r3,-20(fp)
4111698c:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
41116990:	e0bffa17 	ldw	r2,-24(fp)
41116994:	e0fffb17 	ldw	r3,-20(fp)
41116998:	10c00015 	stw	r3,0(r2)
4111699c:	e0bff817 	ldw	r2,-32(fp)
411169a0:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
411169a4:	e0bff717 	ldw	r2,-36(fp)
411169a8:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
411169ac:	0005883a 	mov	r2,zero
411169b0:	00000306 	br	411169c0 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
411169b4:	00bffa84 	movi	r2,-22
411169b8:	00000106 	br	411169c0 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
411169bc:	00bfde84 	movi	r2,-134
  }
}
411169c0:	e037883a 	mov	sp,fp
411169c4:	df000017 	ldw	fp,0(sp)
411169c8:	dec00104 	addi	sp,sp,4
411169cc:	f800283a 	ret

411169d0 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
411169d0:	defffb04 	addi	sp,sp,-20
411169d4:	df000415 	stw	fp,16(sp)
411169d8:	df000404 	addi	fp,sp,16
411169dc:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
411169e0:	008000c4 	movi	r2,3
411169e4:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
411169e8:	e0fffd17 	ldw	r3,-12(fp)
411169ec:	008003f4 	movhi	r2,15
411169f0:	10909004 	addi	r2,r2,16960
411169f4:	1887383a 	mul	r3,r3,r2
411169f8:	00817db4 	movhi	r2,1526
411169fc:	10b84004 	addi	r2,r2,-7936
41116a00:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
41116a04:	00a00034 	movhi	r2,32768
41116a08:	10bfffc4 	addi	r2,r2,-1
41116a0c:	10c5203a 	divu	r2,r2,r3
41116a10:	e0ffff17 	ldw	r3,-4(fp)
41116a14:	1885203a 	divu	r2,r3,r2
41116a18:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
41116a1c:	e0bffe17 	ldw	r2,-8(fp)
41116a20:	10002526 	beq	r2,zero,41116ab8 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
41116a24:	e03ffc15 	stw	zero,-16(fp)
41116a28:	00001406 	br	41116a7c <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
41116a2c:	00a00034 	movhi	r2,32768
41116a30:	10bfffc4 	addi	r2,r2,-1
41116a34:	10bfffc4 	addi	r2,r2,-1
41116a38:	103ffe1e 	bne	r2,zero,41116a34 <__reset+0xbb0f6a34>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
41116a3c:	e0fffd17 	ldw	r3,-12(fp)
41116a40:	008003f4 	movhi	r2,15
41116a44:	10909004 	addi	r2,r2,16960
41116a48:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
41116a4c:	00817db4 	movhi	r2,1526
41116a50:	10b84004 	addi	r2,r2,-7936
41116a54:	10c7203a 	divu	r3,r2,r3
41116a58:	00a00034 	movhi	r2,32768
41116a5c:	10bfffc4 	addi	r2,r2,-1
41116a60:	10c5203a 	divu	r2,r2,r3
41116a64:	e0ffff17 	ldw	r3,-4(fp)
41116a68:	1885c83a 	sub	r2,r3,r2
41116a6c:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
41116a70:	e0bffc17 	ldw	r2,-16(fp)
41116a74:	10800044 	addi	r2,r2,1
41116a78:	e0bffc15 	stw	r2,-16(fp)
41116a7c:	e0fffc17 	ldw	r3,-16(fp)
41116a80:	e0bffe17 	ldw	r2,-8(fp)
41116a84:	18bfe916 	blt	r3,r2,41116a2c <__reset+0xbb0f6a2c>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
41116a88:	e0fffd17 	ldw	r3,-12(fp)
41116a8c:	008003f4 	movhi	r2,15
41116a90:	10909004 	addi	r2,r2,16960
41116a94:	1887383a 	mul	r3,r3,r2
41116a98:	00817db4 	movhi	r2,1526
41116a9c:	10b84004 	addi	r2,r2,-7936
41116aa0:	10c7203a 	divu	r3,r2,r3
41116aa4:	e0bfff17 	ldw	r2,-4(fp)
41116aa8:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
41116aac:	10bfffc4 	addi	r2,r2,-1
41116ab0:	103ffe1e 	bne	r2,zero,41116aac <__reset+0xbb0f6aac>
41116ab4:	00000b06 	br	41116ae4 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
41116ab8:	e0fffd17 	ldw	r3,-12(fp)
41116abc:	008003f4 	movhi	r2,15
41116ac0:	10909004 	addi	r2,r2,16960
41116ac4:	1887383a 	mul	r3,r3,r2
41116ac8:	00817db4 	movhi	r2,1526
41116acc:	10b84004 	addi	r2,r2,-7936
41116ad0:	10c7203a 	divu	r3,r2,r3
41116ad4:	e0bfff17 	ldw	r2,-4(fp)
41116ad8:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
41116adc:	10bfffc4 	addi	r2,r2,-1
41116ae0:	00bffe16 	blt	zero,r2,41116adc <__reset+0xbb0f6adc>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
41116ae4:	0005883a 	mov	r2,zero
}
41116ae8:	e037883a 	mov	sp,fp
41116aec:	df000017 	ldw	fp,0(sp)
41116af0:	dec00104 	addi	sp,sp,4
41116af4:	f800283a 	ret

41116af8 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
41116af8:	defffd04 	addi	sp,sp,-12
41116afc:	df000215 	stw	fp,8(sp)
41116b00:	df000204 	addi	fp,sp,8
41116b04:	e13ffe15 	stw	r4,-8(fp)
41116b08:	e17fff15 	stw	r5,-4(fp)
  {
    ALT_FLUSH_DATA(i);
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
41116b0c:	0001883a 	nop
41116b10:	e037883a 	mov	sp,fp
41116b14:	df000017 	ldw	fp,0(sp)
41116b18:	dec00104 	addi	sp,sp,4
41116b1c:	f800283a 	ret

41116b20 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
41116b20:	defffe04 	addi	sp,sp,-8
41116b24:	dfc00115 	stw	ra,4(sp)
41116b28:	df000015 	stw	fp,0(sp)
41116b2c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
41116b30:	d0a00b17 	ldw	r2,-32724(gp)
41116b34:	10000326 	beq	r2,zero,41116b44 <alt_get_errno+0x24>
41116b38:	d0a00b17 	ldw	r2,-32724(gp)
41116b3c:	103ee83a 	callr	r2
41116b40:	00000106 	br	41116b48 <alt_get_errno+0x28>
41116b44:	d0a01f04 	addi	r2,gp,-32644
}
41116b48:	e037883a 	mov	sp,fp
41116b4c:	dfc00117 	ldw	ra,4(sp)
41116b50:	df000017 	ldw	fp,0(sp)
41116b54:	dec00204 	addi	sp,sp,8
41116b58:	f800283a 	ret

41116b5c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
41116b5c:	defffa04 	addi	sp,sp,-24
41116b60:	dfc00515 	stw	ra,20(sp)
41116b64:	df000415 	stw	fp,16(sp)
41116b68:	df000404 	addi	fp,sp,16
41116b6c:	e13ffe15 	stw	r4,-8(fp)
41116b70:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
41116b74:	e0bffe17 	ldw	r2,-8(fp)
41116b78:	10000326 	beq	r2,zero,41116b88 <alt_dev_llist_insert+0x2c>
41116b7c:	e0bffe17 	ldw	r2,-8(fp)
41116b80:	10800217 	ldw	r2,8(r2)
41116b84:	1000061e 	bne	r2,zero,41116ba0 <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
41116b88:	1116b200 	call	41116b20 <alt_get_errno>
41116b8c:	1007883a 	mov	r3,r2
41116b90:	00800584 	movi	r2,22
41116b94:	18800015 	stw	r2,0(r3)
    return -EINVAL;
41116b98:	00bffa84 	movi	r2,-22
41116b9c:	00001306 	br	41116bec <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
41116ba0:	e0bffe17 	ldw	r2,-8(fp)
41116ba4:	e0ffff17 	ldw	r3,-4(fp)
41116ba8:	e0fffc15 	stw	r3,-16(fp)
41116bac:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
41116bb0:	e0bffd17 	ldw	r2,-12(fp)
41116bb4:	e0fffc17 	ldw	r3,-16(fp)
41116bb8:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
41116bbc:	e0bffc17 	ldw	r2,-16(fp)
41116bc0:	10c00017 	ldw	r3,0(r2)
41116bc4:	e0bffd17 	ldw	r2,-12(fp)
41116bc8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
41116bcc:	e0bffc17 	ldw	r2,-16(fp)
41116bd0:	10800017 	ldw	r2,0(r2)
41116bd4:	e0fffd17 	ldw	r3,-12(fp)
41116bd8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
41116bdc:	e0bffc17 	ldw	r2,-16(fp)
41116be0:	e0fffd17 	ldw	r3,-12(fp)
41116be4:	10c00015 	stw	r3,0(r2)

  return 0;  
41116be8:	0005883a 	mov	r2,zero
}
41116bec:	e037883a 	mov	sp,fp
41116bf0:	dfc00117 	ldw	ra,4(sp)
41116bf4:	df000017 	ldw	fp,0(sp)
41116bf8:	dec00204 	addi	sp,sp,8
41116bfc:	f800283a 	ret

41116c00 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
41116c00:	defffd04 	addi	sp,sp,-12
41116c04:	dfc00215 	stw	ra,8(sp)
41116c08:	df000115 	stw	fp,4(sp)
41116c0c:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
41116c10:	00904474 	movhi	r2,16657
41116c14:	109efa04 	addi	r2,r2,31720
41116c18:	e0bfff15 	stw	r2,-4(fp)
41116c1c:	00000606 	br	41116c38 <_do_ctors+0x38>
        (*ctor) (); 
41116c20:	e0bfff17 	ldw	r2,-4(fp)
41116c24:	10800017 	ldw	r2,0(r2)
41116c28:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
41116c2c:	e0bfff17 	ldw	r2,-4(fp)
41116c30:	10bfff04 	addi	r2,r2,-4
41116c34:	e0bfff15 	stw	r2,-4(fp)
41116c38:	e0ffff17 	ldw	r3,-4(fp)
41116c3c:	00904474 	movhi	r2,16657
41116c40:	109efb04 	addi	r2,r2,31724
41116c44:	18bff62e 	bgeu	r3,r2,41116c20 <__reset+0xbb0f6c20>
        (*ctor) (); 
}
41116c48:	0001883a 	nop
41116c4c:	e037883a 	mov	sp,fp
41116c50:	dfc00117 	ldw	ra,4(sp)
41116c54:	df000017 	ldw	fp,0(sp)
41116c58:	dec00204 	addi	sp,sp,8
41116c5c:	f800283a 	ret

41116c60 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
41116c60:	defffd04 	addi	sp,sp,-12
41116c64:	dfc00215 	stw	ra,8(sp)
41116c68:	df000115 	stw	fp,4(sp)
41116c6c:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
41116c70:	00904474 	movhi	r2,16657
41116c74:	109efa04 	addi	r2,r2,31720
41116c78:	e0bfff15 	stw	r2,-4(fp)
41116c7c:	00000606 	br	41116c98 <_do_dtors+0x38>
        (*dtor) (); 
41116c80:	e0bfff17 	ldw	r2,-4(fp)
41116c84:	10800017 	ldw	r2,0(r2)
41116c88:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
41116c8c:	e0bfff17 	ldw	r2,-4(fp)
41116c90:	10bfff04 	addi	r2,r2,-4
41116c94:	e0bfff15 	stw	r2,-4(fp)
41116c98:	e0ffff17 	ldw	r3,-4(fp)
41116c9c:	00904474 	movhi	r2,16657
41116ca0:	109efb04 	addi	r2,r2,31724
41116ca4:	18bff62e 	bgeu	r3,r2,41116c80 <__reset+0xbb0f6c80>
        (*dtor) (); 
}
41116ca8:	0001883a 	nop
41116cac:	e037883a 	mov	sp,fp
41116cb0:	dfc00117 	ldw	ra,4(sp)
41116cb4:	df000017 	ldw	fp,0(sp)
41116cb8:	dec00204 	addi	sp,sp,8
41116cbc:	f800283a 	ret

41116cc0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
41116cc0:	defffa04 	addi	sp,sp,-24
41116cc4:	dfc00515 	stw	ra,20(sp)
41116cc8:	df000415 	stw	fp,16(sp)
41116ccc:	df000404 	addi	fp,sp,16
41116cd0:	e13ffe15 	stw	r4,-8(fp)
41116cd4:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
41116cd8:	e0bfff17 	ldw	r2,-4(fp)
41116cdc:	10800017 	ldw	r2,0(r2)
41116ce0:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
41116ce4:	e13ffe17 	ldw	r4,-8(fp)
41116ce8:	11065140 	call	41106514 <strlen>
41116cec:	10800044 	addi	r2,r2,1
41116cf0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
41116cf4:	00000d06 	br	41116d2c <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
41116cf8:	e0bffc17 	ldw	r2,-16(fp)
41116cfc:	10800217 	ldw	r2,8(r2)
41116d00:	e0fffd17 	ldw	r3,-12(fp)
41116d04:	180d883a 	mov	r6,r3
41116d08:	e17ffe17 	ldw	r5,-8(fp)
41116d0c:	1009883a 	mov	r4,r2
41116d10:	11178a40 	call	411178a4 <memcmp>
41116d14:	1000021e 	bne	r2,zero,41116d20 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
41116d18:	e0bffc17 	ldw	r2,-16(fp)
41116d1c:	00000706 	br	41116d3c <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
41116d20:	e0bffc17 	ldw	r2,-16(fp)
41116d24:	10800017 	ldw	r2,0(r2)
41116d28:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
41116d2c:	e0fffc17 	ldw	r3,-16(fp)
41116d30:	e0bfff17 	ldw	r2,-4(fp)
41116d34:	18bff01e 	bne	r3,r2,41116cf8 <__reset+0xbb0f6cf8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
41116d38:	0005883a 	mov	r2,zero
}
41116d3c:	e037883a 	mov	sp,fp
41116d40:	dfc00117 	ldw	ra,4(sp)
41116d44:	df000017 	ldw	fp,0(sp)
41116d48:	dec00204 	addi	sp,sp,8
41116d4c:	f800283a 	ret

41116d50 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
41116d50:	defff904 	addi	sp,sp,-28
41116d54:	dfc00615 	stw	ra,24(sp)
41116d58:	df000515 	stw	fp,20(sp)
41116d5c:	df000504 	addi	fp,sp,20
41116d60:	e13ffc15 	stw	r4,-16(fp)
41116d64:	e17ffd15 	stw	r5,-12(fp)
41116d68:	e1bffe15 	stw	r6,-8(fp)
41116d6c:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
41116d70:	e0800217 	ldw	r2,8(fp)
41116d74:	d8800015 	stw	r2,0(sp)
41116d78:	e1ffff17 	ldw	r7,-4(fp)
41116d7c:	e1bffe17 	ldw	r6,-8(fp)
41116d80:	e17ffd17 	ldw	r5,-12(fp)
41116d84:	e13ffc17 	ldw	r4,-16(fp)
41116d88:	1116f000 	call	41116f00 <alt_iic_isr_register>
}  
41116d8c:	e037883a 	mov	sp,fp
41116d90:	dfc00117 	ldw	ra,4(sp)
41116d94:	df000017 	ldw	fp,0(sp)
41116d98:	dec00204 	addi	sp,sp,8
41116d9c:	f800283a 	ret

41116da0 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
41116da0:	defff904 	addi	sp,sp,-28
41116da4:	df000615 	stw	fp,24(sp)
41116da8:	df000604 	addi	fp,sp,24
41116dac:	e13ffe15 	stw	r4,-8(fp)
41116db0:	e17fff15 	stw	r5,-4(fp)
41116db4:	e0bfff17 	ldw	r2,-4(fp)
41116db8:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
41116dbc:	0005303a 	rdctl	r2,status
41116dc0:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41116dc4:	e0fffb17 	ldw	r3,-20(fp)
41116dc8:	00bfff84 	movi	r2,-2
41116dcc:	1884703a 	and	r2,r3,r2
41116dd0:	1001703a 	wrctl	status,r2
  
  return context;
41116dd4:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
41116dd8:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
41116ddc:	00c00044 	movi	r3,1
41116de0:	e0bffa17 	ldw	r2,-24(fp)
41116de4:	1884983a 	sll	r2,r3,r2
41116de8:	1007883a 	mov	r3,r2
41116dec:	d0a02517 	ldw	r2,-32620(gp)
41116df0:	1884b03a 	or	r2,r3,r2
41116df4:	d0a02515 	stw	r2,-32620(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
41116df8:	d0a02517 	ldw	r2,-32620(gp)
41116dfc:	100170fa 	wrctl	ienable,r2
41116e00:	e0bffc17 	ldw	r2,-16(fp)
41116e04:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
41116e08:	e0bffd17 	ldw	r2,-12(fp)
41116e0c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
41116e10:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
41116e14:	0001883a 	nop
}
41116e18:	e037883a 	mov	sp,fp
41116e1c:	df000017 	ldw	fp,0(sp)
41116e20:	dec00104 	addi	sp,sp,4
41116e24:	f800283a 	ret

41116e28 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
41116e28:	defff904 	addi	sp,sp,-28
41116e2c:	df000615 	stw	fp,24(sp)
41116e30:	df000604 	addi	fp,sp,24
41116e34:	e13ffe15 	stw	r4,-8(fp)
41116e38:	e17fff15 	stw	r5,-4(fp)
41116e3c:	e0bfff17 	ldw	r2,-4(fp)
41116e40:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
41116e44:	0005303a 	rdctl	r2,status
41116e48:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41116e4c:	e0fffb17 	ldw	r3,-20(fp)
41116e50:	00bfff84 	movi	r2,-2
41116e54:	1884703a 	and	r2,r3,r2
41116e58:	1001703a 	wrctl	status,r2
  
  return context;
41116e5c:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
41116e60:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
41116e64:	00c00044 	movi	r3,1
41116e68:	e0bffa17 	ldw	r2,-24(fp)
41116e6c:	1884983a 	sll	r2,r3,r2
41116e70:	0084303a 	nor	r2,zero,r2
41116e74:	1007883a 	mov	r3,r2
41116e78:	d0a02517 	ldw	r2,-32620(gp)
41116e7c:	1884703a 	and	r2,r3,r2
41116e80:	d0a02515 	stw	r2,-32620(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
41116e84:	d0a02517 	ldw	r2,-32620(gp)
41116e88:	100170fa 	wrctl	ienable,r2
41116e8c:	e0bffc17 	ldw	r2,-16(fp)
41116e90:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
41116e94:	e0bffd17 	ldw	r2,-12(fp)
41116e98:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
41116e9c:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
41116ea0:	0001883a 	nop
}
41116ea4:	e037883a 	mov	sp,fp
41116ea8:	df000017 	ldw	fp,0(sp)
41116eac:	dec00104 	addi	sp,sp,4
41116eb0:	f800283a 	ret

41116eb4 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
41116eb4:	defffc04 	addi	sp,sp,-16
41116eb8:	df000315 	stw	fp,12(sp)
41116ebc:	df000304 	addi	fp,sp,12
41116ec0:	e13ffe15 	stw	r4,-8(fp)
41116ec4:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
41116ec8:	000530fa 	rdctl	r2,ienable
41116ecc:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
41116ed0:	00c00044 	movi	r3,1
41116ed4:	e0bfff17 	ldw	r2,-4(fp)
41116ed8:	1884983a 	sll	r2,r3,r2
41116edc:	1007883a 	mov	r3,r2
41116ee0:	e0bffd17 	ldw	r2,-12(fp)
41116ee4:	1884703a 	and	r2,r3,r2
41116ee8:	1004c03a 	cmpne	r2,r2,zero
41116eec:	10803fcc 	andi	r2,r2,255
}
41116ef0:	e037883a 	mov	sp,fp
41116ef4:	df000017 	ldw	fp,0(sp)
41116ef8:	dec00104 	addi	sp,sp,4
41116efc:	f800283a 	ret

41116f00 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
41116f00:	defff504 	addi	sp,sp,-44
41116f04:	dfc00a15 	stw	ra,40(sp)
41116f08:	df000915 	stw	fp,36(sp)
41116f0c:	df000904 	addi	fp,sp,36
41116f10:	e13ffc15 	stw	r4,-16(fp)
41116f14:	e17ffd15 	stw	r5,-12(fp)
41116f18:	e1bffe15 	stw	r6,-8(fp)
41116f1c:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
41116f20:	00bffa84 	movi	r2,-22
41116f24:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
41116f28:	e0bffd17 	ldw	r2,-12(fp)
41116f2c:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
41116f30:	e0bff817 	ldw	r2,-32(fp)
41116f34:	10800808 	cmpgei	r2,r2,32
41116f38:	1000271e 	bne	r2,zero,41116fd8 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
41116f3c:	0005303a 	rdctl	r2,status
41116f40:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
41116f44:	e0fffb17 	ldw	r3,-20(fp)
41116f48:	00bfff84 	movi	r2,-2
41116f4c:	1884703a 	and	r2,r3,r2
41116f50:	1001703a 	wrctl	status,r2
  
  return context;
41116f54:	e0bffb17 	ldw	r2,-20(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
41116f58:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = isr;
41116f5c:	009044b4 	movhi	r2,16658
41116f60:	10ac8104 	addi	r2,r2,-19964
41116f64:	e0fff817 	ldw	r3,-32(fp)
41116f68:	180690fa 	slli	r3,r3,3
41116f6c:	10c5883a 	add	r2,r2,r3
41116f70:	e0fffe17 	ldw	r3,-8(fp)
41116f74:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
41116f78:	009044b4 	movhi	r2,16658
41116f7c:	10ac8104 	addi	r2,r2,-19964
41116f80:	e0fff817 	ldw	r3,-32(fp)
41116f84:	180690fa 	slli	r3,r3,3
41116f88:	10c5883a 	add	r2,r2,r3
41116f8c:	10800104 	addi	r2,r2,4
41116f90:	e0ffff17 	ldw	r3,-4(fp)
41116f94:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
41116f98:	e0bffe17 	ldw	r2,-8(fp)
41116f9c:	10000526 	beq	r2,zero,41116fb4 <alt_iic_isr_register+0xb4>
41116fa0:	e0bff817 	ldw	r2,-32(fp)
41116fa4:	100b883a 	mov	r5,r2
41116fa8:	e13ffc17 	ldw	r4,-16(fp)
41116fac:	1116da00 	call	41116da0 <alt_ic_irq_enable>
41116fb0:	00000406 	br	41116fc4 <alt_iic_isr_register+0xc4>
41116fb4:	e0bff817 	ldw	r2,-32(fp)
41116fb8:	100b883a 	mov	r5,r2
41116fbc:	e13ffc17 	ldw	r4,-16(fp)
41116fc0:	1116e280 	call	41116e28 <alt_ic_irq_disable>
41116fc4:	e0bff715 	stw	r2,-36(fp)
41116fc8:	e0bffa17 	ldw	r2,-24(fp)
41116fcc:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
41116fd0:	e0bff917 	ldw	r2,-28(fp)
41116fd4:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
41116fd8:	e0bff717 	ldw	r2,-36(fp)
}
41116fdc:	e037883a 	mov	sp,fp
41116fe0:	dfc00117 	ldw	ra,4(sp)
41116fe4:	df000017 	ldw	fp,0(sp)
41116fe8:	dec00204 	addi	sp,sp,8
41116fec:	f800283a 	ret

41116ff0 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
41116ff0:	defff904 	addi	sp,sp,-28
41116ff4:	dfc00615 	stw	ra,24(sp)
41116ff8:	df000515 	stw	fp,20(sp)
41116ffc:	df000504 	addi	fp,sp,20
41117000:	e13ffc15 	stw	r4,-16(fp)
41117004:	e17ffd15 	stw	r5,-12(fp)
41117008:	e1bffe15 	stw	r6,-8(fp)
4111700c:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
41117010:	e1bfff17 	ldw	r6,-4(fp)
41117014:	e17ffe17 	ldw	r5,-8(fp)
41117018:	e13ffd17 	ldw	r4,-12(fp)
4111701c:	11172300 	call	41117230 <open>
41117020:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
41117024:	e0bffb17 	ldw	r2,-20(fp)
41117028:	10001c16 	blt	r2,zero,4111709c <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
4111702c:	009044b4 	movhi	r2,16658
41117030:	10a69004 	addi	r2,r2,-26048
41117034:	e0fffb17 	ldw	r3,-20(fp)
41117038:	18c00324 	muli	r3,r3,12
4111703c:	10c5883a 	add	r2,r2,r3
41117040:	10c00017 	ldw	r3,0(r2)
41117044:	e0bffc17 	ldw	r2,-16(fp)
41117048:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
4111704c:	009044b4 	movhi	r2,16658
41117050:	10a69004 	addi	r2,r2,-26048
41117054:	e0fffb17 	ldw	r3,-20(fp)
41117058:	18c00324 	muli	r3,r3,12
4111705c:	10c5883a 	add	r2,r2,r3
41117060:	10800104 	addi	r2,r2,4
41117064:	10c00017 	ldw	r3,0(r2)
41117068:	e0bffc17 	ldw	r2,-16(fp)
4111706c:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
41117070:	009044b4 	movhi	r2,16658
41117074:	10a69004 	addi	r2,r2,-26048
41117078:	e0fffb17 	ldw	r3,-20(fp)
4111707c:	18c00324 	muli	r3,r3,12
41117080:	10c5883a 	add	r2,r2,r3
41117084:	10800204 	addi	r2,r2,8
41117088:	10c00017 	ldw	r3,0(r2)
4111708c:	e0bffc17 	ldw	r2,-16(fp)
41117090:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
41117094:	e13ffb17 	ldw	r4,-20(fp)
41117098:	1112bc80 	call	41112bc8 <alt_release_fd>
  }
} 
4111709c:	0001883a 	nop
411170a0:	e037883a 	mov	sp,fp
411170a4:	dfc00117 	ldw	ra,4(sp)
411170a8:	df000017 	ldw	fp,0(sp)
411170ac:	dec00204 	addi	sp,sp,8
411170b0:	f800283a 	ret

411170b4 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
411170b4:	defffb04 	addi	sp,sp,-20
411170b8:	dfc00415 	stw	ra,16(sp)
411170bc:	df000315 	stw	fp,12(sp)
411170c0:	df000304 	addi	fp,sp,12
411170c4:	e13ffd15 	stw	r4,-12(fp)
411170c8:	e17ffe15 	stw	r5,-8(fp)
411170cc:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
411170d0:	01c07fc4 	movi	r7,511
411170d4:	01800044 	movi	r6,1
411170d8:	e17ffd17 	ldw	r5,-12(fp)
411170dc:	011044b4 	movhi	r4,16658
411170e0:	21269304 	addi	r4,r4,-26036
411170e4:	1116ff00 	call	41116ff0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
411170e8:	01c07fc4 	movi	r7,511
411170ec:	000d883a 	mov	r6,zero
411170f0:	e17ffe17 	ldw	r5,-8(fp)
411170f4:	011044b4 	movhi	r4,16658
411170f8:	21269004 	addi	r4,r4,-26048
411170fc:	1116ff00 	call	41116ff0 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
41117100:	01c07fc4 	movi	r7,511
41117104:	01800044 	movi	r6,1
41117108:	e17fff17 	ldw	r5,-4(fp)
4111710c:	011044b4 	movhi	r4,16658
41117110:	21269604 	addi	r4,r4,-26024
41117114:	1116ff00 	call	41116ff0 <alt_open_fd>
}  
41117118:	0001883a 	nop
4111711c:	e037883a 	mov	sp,fp
41117120:	dfc00117 	ldw	ra,4(sp)
41117124:	df000017 	ldw	fp,0(sp)
41117128:	dec00204 	addi	sp,sp,8
4111712c:	f800283a 	ret

41117130 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
41117130:	defffe04 	addi	sp,sp,-8
41117134:	dfc00115 	stw	ra,4(sp)
41117138:	df000015 	stw	fp,0(sp)
4111713c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
41117140:	d0a00b17 	ldw	r2,-32724(gp)
41117144:	10000326 	beq	r2,zero,41117154 <alt_get_errno+0x24>
41117148:	d0a00b17 	ldw	r2,-32724(gp)
4111714c:	103ee83a 	callr	r2
41117150:	00000106 	br	41117158 <alt_get_errno+0x28>
41117154:	d0a01f04 	addi	r2,gp,-32644
}
41117158:	e037883a 	mov	sp,fp
4111715c:	dfc00117 	ldw	ra,4(sp)
41117160:	df000017 	ldw	fp,0(sp)
41117164:	dec00204 	addi	sp,sp,8
41117168:	f800283a 	ret

4111716c <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
4111716c:	defffd04 	addi	sp,sp,-12
41117170:	df000215 	stw	fp,8(sp)
41117174:	df000204 	addi	fp,sp,8
41117178:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
4111717c:	e0bfff17 	ldw	r2,-4(fp)
41117180:	10800217 	ldw	r2,8(r2)
41117184:	10d00034 	orhi	r3,r2,16384
41117188:	e0bfff17 	ldw	r2,-4(fp)
4111718c:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
41117190:	e03ffe15 	stw	zero,-8(fp)
41117194:	00001d06 	br	4111720c <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
41117198:	009044b4 	movhi	r2,16658
4111719c:	10a69004 	addi	r2,r2,-26048
411171a0:	e0fffe17 	ldw	r3,-8(fp)
411171a4:	18c00324 	muli	r3,r3,12
411171a8:	10c5883a 	add	r2,r2,r3
411171ac:	10c00017 	ldw	r3,0(r2)
411171b0:	e0bfff17 	ldw	r2,-4(fp)
411171b4:	10800017 	ldw	r2,0(r2)
411171b8:	1880111e 	bne	r3,r2,41117200 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
411171bc:	009044b4 	movhi	r2,16658
411171c0:	10a69004 	addi	r2,r2,-26048
411171c4:	e0fffe17 	ldw	r3,-8(fp)
411171c8:	18c00324 	muli	r3,r3,12
411171cc:	10c5883a 	add	r2,r2,r3
411171d0:	10800204 	addi	r2,r2,8
411171d4:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
411171d8:	1000090e 	bge	r2,zero,41117200 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
411171dc:	e0bffe17 	ldw	r2,-8(fp)
411171e0:	10c00324 	muli	r3,r2,12
411171e4:	009044b4 	movhi	r2,16658
411171e8:	10a69004 	addi	r2,r2,-26048
411171ec:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
411171f0:	e0bfff17 	ldw	r2,-4(fp)
411171f4:	18800226 	beq	r3,r2,41117200 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
411171f8:	00bffcc4 	movi	r2,-13
411171fc:	00000806 	br	41117220 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
41117200:	e0bffe17 	ldw	r2,-8(fp)
41117204:	10800044 	addi	r2,r2,1
41117208:	e0bffe15 	stw	r2,-8(fp)
4111720c:	d0a00a17 	ldw	r2,-32728(gp)
41117210:	1007883a 	mov	r3,r2
41117214:	e0bffe17 	ldw	r2,-8(fp)
41117218:	18bfdf2e 	bgeu	r3,r2,41117198 <__reset+0xbb0f7198>
    }
  }
  
  /* The device is not locked */
 
  return 0;
4111721c:	0005883a 	mov	r2,zero
}
41117220:	e037883a 	mov	sp,fp
41117224:	df000017 	ldw	fp,0(sp)
41117228:	dec00104 	addi	sp,sp,4
4111722c:	f800283a 	ret

41117230 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
41117230:	defff604 	addi	sp,sp,-40
41117234:	dfc00915 	stw	ra,36(sp)
41117238:	df000815 	stw	fp,32(sp)
4111723c:	df000804 	addi	fp,sp,32
41117240:	e13ffd15 	stw	r4,-12(fp)
41117244:	e17ffe15 	stw	r5,-8(fp)
41117248:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
4111724c:	00bfffc4 	movi	r2,-1
41117250:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
41117254:	00bffb44 	movi	r2,-19
41117258:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
4111725c:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
41117260:	d1600804 	addi	r5,gp,-32736
41117264:	e13ffd17 	ldw	r4,-12(fp)
41117268:	1116cc00 	call	41116cc0 <alt_find_dev>
4111726c:	e0bff815 	stw	r2,-32(fp)
41117270:	e0bff817 	ldw	r2,-32(fp)
41117274:	1000051e 	bne	r2,zero,4111728c <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
41117278:	e13ffd17 	ldw	r4,-12(fp)
4111727c:	11176100 	call	41117610 <alt_find_file>
41117280:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
41117284:	00800044 	movi	r2,1
41117288:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
4111728c:	e0bff817 	ldw	r2,-32(fp)
41117290:	10002926 	beq	r2,zero,41117338 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
41117294:	e13ff817 	ldw	r4,-32(fp)
41117298:	11177180 	call	41117718 <alt_get_fd>
4111729c:	e0bff915 	stw	r2,-28(fp)
411172a0:	e0bff917 	ldw	r2,-28(fp)
411172a4:	1000030e 	bge	r2,zero,411172b4 <open+0x84>
    {
      status = index;
411172a8:	e0bff917 	ldw	r2,-28(fp)
411172ac:	e0bffa15 	stw	r2,-24(fp)
411172b0:	00002306 	br	41117340 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
411172b4:	e0bff917 	ldw	r2,-28(fp)
411172b8:	10c00324 	muli	r3,r2,12
411172bc:	009044b4 	movhi	r2,16658
411172c0:	10a69004 	addi	r2,r2,-26048
411172c4:	1885883a 	add	r2,r3,r2
411172c8:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
411172cc:	e0fffe17 	ldw	r3,-8(fp)
411172d0:	00900034 	movhi	r2,16384
411172d4:	10bfffc4 	addi	r2,r2,-1
411172d8:	1886703a 	and	r3,r3,r2
411172dc:	e0bffc17 	ldw	r2,-16(fp)
411172e0:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
411172e4:	e0bffb17 	ldw	r2,-20(fp)
411172e8:	1000051e 	bne	r2,zero,41117300 <open+0xd0>
411172ec:	e13ffc17 	ldw	r4,-16(fp)
411172f0:	111716c0 	call	4111716c <alt_file_locked>
411172f4:	e0bffa15 	stw	r2,-24(fp)
411172f8:	e0bffa17 	ldw	r2,-24(fp)
411172fc:	10001016 	blt	r2,zero,41117340 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
41117300:	e0bff817 	ldw	r2,-32(fp)
41117304:	10800317 	ldw	r2,12(r2)
41117308:	10000826 	beq	r2,zero,4111732c <open+0xfc>
4111730c:	e0bff817 	ldw	r2,-32(fp)
41117310:	10800317 	ldw	r2,12(r2)
41117314:	e1ffff17 	ldw	r7,-4(fp)
41117318:	e1bffe17 	ldw	r6,-8(fp)
4111731c:	e17ffd17 	ldw	r5,-12(fp)
41117320:	e13ffc17 	ldw	r4,-16(fp)
41117324:	103ee83a 	callr	r2
41117328:	00000106 	br	41117330 <open+0x100>
4111732c:	0005883a 	mov	r2,zero
41117330:	e0bffa15 	stw	r2,-24(fp)
41117334:	00000206 	br	41117340 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
41117338:	00bffb44 	movi	r2,-19
4111733c:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
41117340:	e0bffa17 	ldw	r2,-24(fp)
41117344:	1000090e 	bge	r2,zero,4111736c <open+0x13c>
  {
    alt_release_fd (index);  
41117348:	e13ff917 	ldw	r4,-28(fp)
4111734c:	1112bc80 	call	41112bc8 <alt_release_fd>
    ALT_ERRNO = -status;
41117350:	11171300 	call	41117130 <alt_get_errno>
41117354:	1007883a 	mov	r3,r2
41117358:	e0bffa17 	ldw	r2,-24(fp)
4111735c:	0085c83a 	sub	r2,zero,r2
41117360:	18800015 	stw	r2,0(r3)
    return -1;
41117364:	00bfffc4 	movi	r2,-1
41117368:	00000106 	br	41117370 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
4111736c:	e0bff917 	ldw	r2,-28(fp)
}
41117370:	e037883a 	mov	sp,fp
41117374:	dfc00117 	ldw	ra,4(sp)
41117378:	df000017 	ldw	fp,0(sp)
4111737c:	dec00204 	addi	sp,sp,8
41117380:	f800283a 	ret

41117384 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
41117384:	defff204 	addi	sp,sp,-56
41117388:	dfc00a15 	stw	ra,40(sp)
4111738c:	df000915 	stw	fp,36(sp)
41117390:	df000904 	addi	fp,sp,36
41117394:	e13fff15 	stw	r4,-4(fp)
41117398:	e1400215 	stw	r5,8(fp)
4111739c:	e1800315 	stw	r6,12(fp)
411173a0:	e1c00415 	stw	r7,16(fp)
	va_list args;
	va_start(args, fmt);
411173a4:	e0800204 	addi	r2,fp,8
411173a8:	e0bffe15 	stw	r2,-8(fp)
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
411173ac:	e0bfff17 	ldw	r2,-4(fp)
411173b0:	e0bff715 	stw	r2,-36(fp)
    while ((c = *w++) != 0)
411173b4:	00006f06 	br	41117574 <alt_printf+0x1f0>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
411173b8:	e0bff807 	ldb	r2,-32(fp)
411173bc:	10800960 	cmpeqi	r2,r2,37
411173c0:	1000041e 	bne	r2,zero,411173d4 <alt_printf+0x50>
        {
            alt_putchar(c);
411173c4:	e0bff807 	ldb	r2,-32(fp)
411173c8:	1009883a 	mov	r4,r2
411173cc:	11175b00 	call	411175b0 <alt_putchar>
411173d0:	00006806 	br	41117574 <alt_printf+0x1f0>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
411173d4:	e0bff717 	ldw	r2,-36(fp)
411173d8:	10c00044 	addi	r3,r2,1
411173dc:	e0fff715 	stw	r3,-36(fp)
411173e0:	10800003 	ldbu	r2,0(r2)
411173e4:	e0bff805 	stb	r2,-32(fp)
411173e8:	e0bff807 	ldb	r2,-32(fp)
411173ec:	10006926 	beq	r2,zero,41117594 <alt_printf+0x210>
            {
                if (c == '%')
411173f0:	e0bff807 	ldb	r2,-32(fp)
411173f4:	10800958 	cmpnei	r2,r2,37
411173f8:	1000041e 	bne	r2,zero,4111740c <alt_printf+0x88>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
411173fc:	e0bff807 	ldb	r2,-32(fp)
41117400:	1009883a 	mov	r4,r2
41117404:	11175b00 	call	411175b0 <alt_putchar>
41117408:	00005a06 	br	41117574 <alt_printf+0x1f0>
                } 
                else if (c == 'c')
4111740c:	e0bff807 	ldb	r2,-32(fp)
41117410:	108018d8 	cmpnei	r2,r2,99
41117414:	1000081e 	bne	r2,zero,41117438 <alt_printf+0xb4>
                {
                    int v = va_arg(args, int);
41117418:	e0bffe17 	ldw	r2,-8(fp)
4111741c:	10c00104 	addi	r3,r2,4
41117420:	e0fffe15 	stw	r3,-8(fp)
41117424:	10800017 	ldw	r2,0(r2)
41117428:	e0bffd15 	stw	r2,-12(fp)
                    alt_putchar(v);
4111742c:	e13ffd17 	ldw	r4,-12(fp)
41117430:	11175b00 	call	411175b0 <alt_putchar>
41117434:	00004f06 	br	41117574 <alt_printf+0x1f0>
                }
                else if (c == 'x')
41117438:	e0bff807 	ldb	r2,-32(fp)
4111743c:	10801e18 	cmpnei	r2,r2,120
41117440:	1000341e 	bne	r2,zero,41117514 <alt_printf+0x190>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
41117444:	e0bffe17 	ldw	r2,-8(fp)
41117448:	10c00104 	addi	r3,r2,4
4111744c:	e0fffe15 	stw	r3,-8(fp)
41117450:	10800017 	ldw	r2,0(r2)
41117454:	e0bffb15 	stw	r2,-20(fp)
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
41117458:	e0bffb17 	ldw	r2,-20(fp)
4111745c:	1000031e 	bne	r2,zero,4111746c <alt_printf+0xe8>
                    {
                        alt_putchar('0');
41117460:	01000c04 	movi	r4,48
41117464:	11175b00 	call	411175b0 <alt_putchar>
                        continue;
41117468:	00004206 	br	41117574 <alt_printf+0x1f0>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
4111746c:	00800704 	movi	r2,28
41117470:	e0bff915 	stw	r2,-28(fp)
                    while (!(v & (0xF << digit_shift)))
41117474:	00000306 	br	41117484 <alt_printf+0x100>
                        digit_shift -= 4;
41117478:	e0bff917 	ldw	r2,-28(fp)
4111747c:	10bfff04 	addi	r2,r2,-4
41117480:	e0bff915 	stw	r2,-28(fp)
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
41117484:	00c003c4 	movi	r3,15
41117488:	e0bff917 	ldw	r2,-28(fp)
4111748c:	1884983a 	sll	r2,r3,r2
41117490:	1007883a 	mov	r3,r2
41117494:	e0bffb17 	ldw	r2,-20(fp)
41117498:	1884703a 	and	r2,r3,r2
4111749c:	103ff626 	beq	r2,zero,41117478 <__reset+0xbb0f7478>
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
411174a0:	00001906 	br	41117508 <alt_printf+0x184>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
411174a4:	00c003c4 	movi	r3,15
411174a8:	e0bff917 	ldw	r2,-28(fp)
411174ac:	1884983a 	sll	r2,r3,r2
411174b0:	1007883a 	mov	r3,r2
411174b4:	e0bffb17 	ldw	r2,-20(fp)
411174b8:	1886703a 	and	r3,r3,r2
411174bc:	e0bff917 	ldw	r2,-28(fp)
411174c0:	1884d83a 	srl	r2,r3,r2
411174c4:	e0bffc15 	stw	r2,-16(fp)
                        if (digit <= 9)
411174c8:	e0bffc17 	ldw	r2,-16(fp)
411174cc:	108002a8 	cmpgeui	r2,r2,10
411174d0:	1000041e 	bne	r2,zero,411174e4 <alt_printf+0x160>
                            c = '0' + digit;
411174d4:	e0bffc17 	ldw	r2,-16(fp)
411174d8:	10800c04 	addi	r2,r2,48
411174dc:	e0bff805 	stb	r2,-32(fp)
411174e0:	00000306 	br	411174f0 <alt_printf+0x16c>
                        else
                            c = 'a' + digit - 10;
411174e4:	e0bffc17 	ldw	r2,-16(fp)
411174e8:	108015c4 	addi	r2,r2,87
411174ec:	e0bff805 	stb	r2,-32(fp)
                        alt_putchar(c);
411174f0:	e0bff807 	ldb	r2,-32(fp)
411174f4:	1009883a 	mov	r4,r2
411174f8:	11175b00 	call	411175b0 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
411174fc:	e0bff917 	ldw	r2,-28(fp)
41117500:	10bfff04 	addi	r2,r2,-4
41117504:	e0bff915 	stw	r2,-28(fp)
41117508:	e0bff917 	ldw	r2,-28(fp)
4111750c:	103fe50e 	bge	r2,zero,411174a4 <__reset+0xbb0f74a4>
41117510:	00001806 	br	41117574 <alt_printf+0x1f0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
41117514:	e0bff807 	ldb	r2,-32(fp)
41117518:	10801cd8 	cmpnei	r2,r2,115
4111751c:	1000151e 	bne	r2,zero,41117574 <alt_printf+0x1f0>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
41117520:	e0bffe17 	ldw	r2,-8(fp)
41117524:	10c00104 	addi	r3,r2,4
41117528:	e0fffe15 	stw	r3,-8(fp)
4111752c:	10800017 	ldw	r2,0(r2)
41117530:	e0bffa15 	stw	r2,-24(fp)

                    while(*s)
41117534:	00000906 	br	4111755c <alt_printf+0x1d8>
                      alt_putchar(*s++);
41117538:	e0bffa17 	ldw	r2,-24(fp)
4111753c:	10c00044 	addi	r3,r2,1
41117540:	e0fffa15 	stw	r3,-24(fp)
41117544:	10800003 	ldbu	r2,0(r2)
41117548:	10803fcc 	andi	r2,r2,255
4111754c:	1080201c 	xori	r2,r2,128
41117550:	10bfe004 	addi	r2,r2,-128
41117554:	1009883a 	mov	r4,r2
41117558:	11175b00 	call	411175b0 <alt_putchar>
                else if (c == 's')
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);

                    while(*s)
4111755c:	e0bffa17 	ldw	r2,-24(fp)
41117560:	10800003 	ldbu	r2,0(r2)
41117564:	10803fcc 	andi	r2,r2,255
41117568:	1080201c 	xori	r2,r2,128
4111756c:	10bfe004 	addi	r2,r2,-128
41117570:	103ff11e 	bne	r2,zero,41117538 <__reset+0xbb0f7538>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
41117574:	e0bff717 	ldw	r2,-36(fp)
41117578:	10c00044 	addi	r3,r2,1
4111757c:	e0fff715 	stw	r3,-36(fp)
41117580:	10800003 	ldbu	r2,0(r2)
41117584:	e0bff805 	stb	r2,-32(fp)
41117588:	e0bff807 	ldb	r2,-32(fp)
4111758c:	103f8a1e 	bne	r2,zero,411173b8 <__reset+0xbb0f73b8>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
41117590:	00000106 	br	41117598 <alt_printf+0x214>
                      alt_putchar(*s++);
                }
            }
            else
            {
                break;
41117594:	0001883a 	nop
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
41117598:	0001883a 	nop
4111759c:	e037883a 	mov	sp,fp
411175a0:	dfc00117 	ldw	ra,4(sp)
411175a4:	df000017 	ldw	fp,0(sp)
411175a8:	dec00504 	addi	sp,sp,20
411175ac:	f800283a 	ret

411175b0 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
411175b0:	defffd04 	addi	sp,sp,-12
411175b4:	dfc00215 	stw	ra,8(sp)
411175b8:	df000115 	stw	fp,4(sp)
411175bc:	df000104 	addi	fp,sp,4
411175c0:	e13fff15 	stw	r4,-4(fp)
    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
        return -1;
    }
    return c;
#else
    return putchar(c);
411175c4:	d0a00117 	ldw	r2,-32764(gp)
411175c8:	10800217 	ldw	r2,8(r2)
411175cc:	100b883a 	mov	r5,r2
411175d0:	e13fff17 	ldw	r4,-4(fp)
411175d4:	110d1c00 	call	4110d1c0 <putc>
#endif
#endif
}
411175d8:	e037883a 	mov	sp,fp
411175dc:	dfc00117 	ldw	ra,4(sp)
411175e0:	df000017 	ldw	fp,0(sp)
411175e4:	dec00204 	addi	sp,sp,8
411175e8:	f800283a 	ret

411175ec <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
411175ec:	deffff04 	addi	sp,sp,-4
411175f0:	df000015 	stw	fp,0(sp)
411175f4:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
411175f8:	000170fa 	wrctl	ienable,zero
}
411175fc:	0001883a 	nop
41117600:	e037883a 	mov	sp,fp
41117604:	df000017 	ldw	fp,0(sp)
41117608:	dec00104 	addi	sp,sp,4
4111760c:	f800283a 	ret

41117610 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
41117610:	defffb04 	addi	sp,sp,-20
41117614:	dfc00415 	stw	ra,16(sp)
41117618:	df000315 	stw	fp,12(sp)
4111761c:	df000304 	addi	fp,sp,12
41117620:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
41117624:	d0a00617 	ldw	r2,-32744(gp)
41117628:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
4111762c:	00003106 	br	411176f4 <alt_find_file+0xe4>
  {
    len = strlen(next->name);
41117630:	e0bffd17 	ldw	r2,-12(fp)
41117634:	10800217 	ldw	r2,8(r2)
41117638:	1009883a 	mov	r4,r2
4111763c:	11065140 	call	41106514 <strlen>
41117640:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
41117644:	e0bffd17 	ldw	r2,-12(fp)
41117648:	10c00217 	ldw	r3,8(r2)
4111764c:	e0bffe17 	ldw	r2,-8(fp)
41117650:	10bfffc4 	addi	r2,r2,-1
41117654:	1885883a 	add	r2,r3,r2
41117658:	10800003 	ldbu	r2,0(r2)
4111765c:	10803fcc 	andi	r2,r2,255
41117660:	1080201c 	xori	r2,r2,128
41117664:	10bfe004 	addi	r2,r2,-128
41117668:	10800bd8 	cmpnei	r2,r2,47
4111766c:	1000031e 	bne	r2,zero,4111767c <alt_find_file+0x6c>
    {
      len -= 1;
41117670:	e0bffe17 	ldw	r2,-8(fp)
41117674:	10bfffc4 	addi	r2,r2,-1
41117678:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
4111767c:	e0bffe17 	ldw	r2,-8(fp)
41117680:	e0ffff17 	ldw	r3,-4(fp)
41117684:	1885883a 	add	r2,r3,r2
41117688:	10800003 	ldbu	r2,0(r2)
4111768c:	10803fcc 	andi	r2,r2,255
41117690:	1080201c 	xori	r2,r2,128
41117694:	10bfe004 	addi	r2,r2,-128
41117698:	10800be0 	cmpeqi	r2,r2,47
4111769c:	1000081e 	bne	r2,zero,411176c0 <alt_find_file+0xb0>
411176a0:	e0bffe17 	ldw	r2,-8(fp)
411176a4:	e0ffff17 	ldw	r3,-4(fp)
411176a8:	1885883a 	add	r2,r3,r2
411176ac:	10800003 	ldbu	r2,0(r2)
411176b0:	10803fcc 	andi	r2,r2,255
411176b4:	1080201c 	xori	r2,r2,128
411176b8:	10bfe004 	addi	r2,r2,-128
411176bc:	10000a1e 	bne	r2,zero,411176e8 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
411176c0:	e0bffd17 	ldw	r2,-12(fp)
411176c4:	10800217 	ldw	r2,8(r2)
411176c8:	e0fffe17 	ldw	r3,-8(fp)
411176cc:	180d883a 	mov	r6,r3
411176d0:	e17fff17 	ldw	r5,-4(fp)
411176d4:	1009883a 	mov	r4,r2
411176d8:	11178a40 	call	411178a4 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
411176dc:	1000021e 	bne	r2,zero,411176e8 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
411176e0:	e0bffd17 	ldw	r2,-12(fp)
411176e4:	00000706 	br	41117704 <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
411176e8:	e0bffd17 	ldw	r2,-12(fp)
411176ec:	10800017 	ldw	r2,0(r2)
411176f0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
411176f4:	e0fffd17 	ldw	r3,-12(fp)
411176f8:	d0a00604 	addi	r2,gp,-32744
411176fc:	18bfcc1e 	bne	r3,r2,41117630 <__reset+0xbb0f7630>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
41117700:	0005883a 	mov	r2,zero
}
41117704:	e037883a 	mov	sp,fp
41117708:	dfc00117 	ldw	ra,4(sp)
4111770c:	df000017 	ldw	fp,0(sp)
41117710:	dec00204 	addi	sp,sp,8
41117714:	f800283a 	ret

41117718 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
41117718:	defffc04 	addi	sp,sp,-16
4111771c:	df000315 	stw	fp,12(sp)
41117720:	df000304 	addi	fp,sp,12
41117724:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
41117728:	00bffa04 	movi	r2,-24
4111772c:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
41117730:	e03ffd15 	stw	zero,-12(fp)
41117734:	00001906 	br	4111779c <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
41117738:	009044b4 	movhi	r2,16658
4111773c:	10a69004 	addi	r2,r2,-26048
41117740:	e0fffd17 	ldw	r3,-12(fp)
41117744:	18c00324 	muli	r3,r3,12
41117748:	10c5883a 	add	r2,r2,r3
4111774c:	10800017 	ldw	r2,0(r2)
41117750:	10000f1e 	bne	r2,zero,41117790 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
41117754:	009044b4 	movhi	r2,16658
41117758:	10a69004 	addi	r2,r2,-26048
4111775c:	e0fffd17 	ldw	r3,-12(fp)
41117760:	18c00324 	muli	r3,r3,12
41117764:	10c5883a 	add	r2,r2,r3
41117768:	e0ffff17 	ldw	r3,-4(fp)
4111776c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
41117770:	d0e00a17 	ldw	r3,-32728(gp)
41117774:	e0bffd17 	ldw	r2,-12(fp)
41117778:	1880020e 	bge	r3,r2,41117784 <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
4111777c:	e0bffd17 	ldw	r2,-12(fp)
41117780:	d0a00a15 	stw	r2,-32728(gp)
      }
      rc = i;
41117784:	e0bffd17 	ldw	r2,-12(fp)
41117788:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
4111778c:	00000606 	br	411177a8 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
41117790:	e0bffd17 	ldw	r2,-12(fp)
41117794:	10800044 	addi	r2,r2,1
41117798:	e0bffd15 	stw	r2,-12(fp)
4111779c:	e0bffd17 	ldw	r2,-12(fp)
411177a0:	10800810 	cmplti	r2,r2,32
411177a4:	103fe41e 	bne	r2,zero,41117738 <__reset+0xbb0f7738>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
411177a8:	e0bffe17 	ldw	r2,-8(fp)
}
411177ac:	e037883a 	mov	sp,fp
411177b0:	df000017 	ldw	fp,0(sp)
411177b4:	dec00104 	addi	sp,sp,4
411177b8:	f800283a 	ret

411177bc <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
411177bc:	defffe04 	addi	sp,sp,-8
411177c0:	df000115 	stw	fp,4(sp)
411177c4:	df000104 	addi	fp,sp,4
411177c8:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
411177cc:	e0bfff17 	ldw	r2,-4(fp)
411177d0:	10bffe84 	addi	r2,r2,-6
411177d4:	10c00428 	cmpgeui	r3,r2,16
411177d8:	18001a1e 	bne	r3,zero,41117844 <alt_exception_cause_generated_bad_addr+0x88>
411177dc:	100690ba 	slli	r3,r2,2
411177e0:	00904474 	movhi	r2,16657
411177e4:	109dfd04 	addi	r2,r2,30708
411177e8:	1885883a 	add	r2,r3,r2
411177ec:	10800017 	ldw	r2,0(r2)
411177f0:	1000683a 	jmp	r2
411177f4:	41117834 	orhi	r4,r8,17888
411177f8:	41117834 	orhi	r4,r8,17888
411177fc:	41117844 	addi	r4,r8,17889
41117800:	41117844 	addi	r4,r8,17889
41117804:	41117844 	addi	r4,r8,17889
41117808:	41117834 	orhi	r4,r8,17888
4111780c:	4111783c 	xorhi	r4,r8,17888
41117810:	41117844 	addi	r4,r8,17889
41117814:	41117834 	orhi	r4,r8,17888
41117818:	41117834 	orhi	r4,r8,17888
4111781c:	41117844 	addi	r4,r8,17889
41117820:	41117834 	orhi	r4,r8,17888
41117824:	4111783c 	xorhi	r4,r8,17888
41117828:	41117844 	addi	r4,r8,17889
4111782c:	41117844 	addi	r4,r8,17889
41117830:	41117834 	orhi	r4,r8,17888
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
41117834:	00800044 	movi	r2,1
41117838:	00000306 	br	41117848 <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
4111783c:	0005883a 	mov	r2,zero
41117840:	00000106 	br	41117848 <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
41117844:	0005883a 	mov	r2,zero
  }
}
41117848:	e037883a 	mov	sp,fp
4111784c:	df000017 	ldw	fp,0(sp)
41117850:	dec00104 	addi	sp,sp,4
41117854:	f800283a 	ret

41117858 <atexit>:
41117858:	200b883a 	mov	r5,r4
4111785c:	000f883a 	mov	r7,zero
41117860:	000d883a 	mov	r6,zero
41117864:	0009883a 	mov	r4,zero
41117868:	11179201 	jmpi	41117920 <__register_exitproc>

4111786c <exit>:
4111786c:	defffe04 	addi	sp,sp,-8
41117870:	000b883a 	mov	r5,zero
41117874:	dc000015 	stw	r16,0(sp)
41117878:	dfc00115 	stw	ra,4(sp)
4111787c:	2021883a 	mov	r16,r4
41117880:	1117a380 	call	41117a38 <__call_exitprocs>
41117884:	009044b4 	movhi	r2,16658
41117888:	10ab5004 	addi	r2,r2,-21184
4111788c:	11000017 	ldw	r4,0(r2)
41117890:	20800f17 	ldw	r2,60(r4)
41117894:	10000126 	beq	r2,zero,4111789c <exit+0x30>
41117898:	103ee83a 	callr	r2
4111789c:	8009883a 	mov	r4,r16
411178a0:	1117bb80 	call	41117bb8 <_exit>

411178a4 <memcmp>:
411178a4:	01c000c4 	movi	r7,3
411178a8:	3980192e 	bgeu	r7,r6,41117910 <memcmp+0x6c>
411178ac:	2144b03a 	or	r2,r4,r5
411178b0:	11c4703a 	and	r2,r2,r7
411178b4:	10000f26 	beq	r2,zero,411178f4 <memcmp+0x50>
411178b8:	20800003 	ldbu	r2,0(r4)
411178bc:	28c00003 	ldbu	r3,0(r5)
411178c0:	10c0151e 	bne	r2,r3,41117918 <memcmp+0x74>
411178c4:	31bfff84 	addi	r6,r6,-2
411178c8:	01ffffc4 	movi	r7,-1
411178cc:	00000406 	br	411178e0 <memcmp+0x3c>
411178d0:	20800003 	ldbu	r2,0(r4)
411178d4:	28c00003 	ldbu	r3,0(r5)
411178d8:	31bfffc4 	addi	r6,r6,-1
411178dc:	10c00e1e 	bne	r2,r3,41117918 <memcmp+0x74>
411178e0:	21000044 	addi	r4,r4,1
411178e4:	29400044 	addi	r5,r5,1
411178e8:	31fff91e 	bne	r6,r7,411178d0 <__reset+0xbb0f78d0>
411178ec:	0005883a 	mov	r2,zero
411178f0:	f800283a 	ret
411178f4:	20c00017 	ldw	r3,0(r4)
411178f8:	28800017 	ldw	r2,0(r5)
411178fc:	18bfee1e 	bne	r3,r2,411178b8 <__reset+0xbb0f78b8>
41117900:	31bfff04 	addi	r6,r6,-4
41117904:	21000104 	addi	r4,r4,4
41117908:	29400104 	addi	r5,r5,4
4111790c:	39bff936 	bltu	r7,r6,411178f4 <__reset+0xbb0f78f4>
41117910:	303fe91e 	bne	r6,zero,411178b8 <__reset+0xbb0f78b8>
41117914:	003ff506 	br	411178ec <__reset+0xbb0f78ec>
41117918:	10c5c83a 	sub	r2,r2,r3
4111791c:	f800283a 	ret

41117920 <__register_exitproc>:
41117920:	defffa04 	addi	sp,sp,-24
41117924:	dc000315 	stw	r16,12(sp)
41117928:	041044b4 	movhi	r16,16658
4111792c:	842b5004 	addi	r16,r16,-21184
41117930:	80c00017 	ldw	r3,0(r16)
41117934:	dc400415 	stw	r17,16(sp)
41117938:	dfc00515 	stw	ra,20(sp)
4111793c:	18805217 	ldw	r2,328(r3)
41117940:	2023883a 	mov	r17,r4
41117944:	10003726 	beq	r2,zero,41117a24 <__register_exitproc+0x104>
41117948:	10c00117 	ldw	r3,4(r2)
4111794c:	010007c4 	movi	r4,31
41117950:	20c00e16 	blt	r4,r3,4111798c <__register_exitproc+0x6c>
41117954:	1a000044 	addi	r8,r3,1
41117958:	8800221e 	bne	r17,zero,411179e4 <__register_exitproc+0xc4>
4111795c:	18c00084 	addi	r3,r3,2
41117960:	18c7883a 	add	r3,r3,r3
41117964:	18c7883a 	add	r3,r3,r3
41117968:	12000115 	stw	r8,4(r2)
4111796c:	10c7883a 	add	r3,r2,r3
41117970:	19400015 	stw	r5,0(r3)
41117974:	0005883a 	mov	r2,zero
41117978:	dfc00517 	ldw	ra,20(sp)
4111797c:	dc400417 	ldw	r17,16(sp)
41117980:	dc000317 	ldw	r16,12(sp)
41117984:	dec00604 	addi	sp,sp,24
41117988:	f800283a 	ret
4111798c:	00800034 	movhi	r2,0
41117990:	10800004 	addi	r2,r2,0
41117994:	10002626 	beq	r2,zero,41117a30 <__register_exitproc+0x110>
41117998:	01006404 	movi	r4,400
4111799c:	d9400015 	stw	r5,0(sp)
411179a0:	d9800115 	stw	r6,4(sp)
411179a4:	d9c00215 	stw	r7,8(sp)
411179a8:	00000000 	call	40000000 <__alt_mem_onchip_memory-0x1100000>
411179ac:	d9400017 	ldw	r5,0(sp)
411179b0:	d9800117 	ldw	r6,4(sp)
411179b4:	d9c00217 	ldw	r7,8(sp)
411179b8:	10001d26 	beq	r2,zero,41117a30 <__register_exitproc+0x110>
411179bc:	81000017 	ldw	r4,0(r16)
411179c0:	10000115 	stw	zero,4(r2)
411179c4:	02000044 	movi	r8,1
411179c8:	22405217 	ldw	r9,328(r4)
411179cc:	0007883a 	mov	r3,zero
411179d0:	12400015 	stw	r9,0(r2)
411179d4:	20805215 	stw	r2,328(r4)
411179d8:	10006215 	stw	zero,392(r2)
411179dc:	10006315 	stw	zero,396(r2)
411179e0:	883fde26 	beq	r17,zero,4111795c <__reset+0xbb0f795c>
411179e4:	18c9883a 	add	r4,r3,r3
411179e8:	2109883a 	add	r4,r4,r4
411179ec:	1109883a 	add	r4,r2,r4
411179f0:	21802215 	stw	r6,136(r4)
411179f4:	01800044 	movi	r6,1
411179f8:	12406217 	ldw	r9,392(r2)
411179fc:	30cc983a 	sll	r6,r6,r3
41117a00:	4992b03a 	or	r9,r9,r6
41117a04:	12406215 	stw	r9,392(r2)
41117a08:	21c04215 	stw	r7,264(r4)
41117a0c:	01000084 	movi	r4,2
41117a10:	893fd21e 	bne	r17,r4,4111795c <__reset+0xbb0f795c>
41117a14:	11006317 	ldw	r4,396(r2)
41117a18:	218cb03a 	or	r6,r4,r6
41117a1c:	11806315 	stw	r6,396(r2)
41117a20:	003fce06 	br	4111795c <__reset+0xbb0f795c>
41117a24:	18805304 	addi	r2,r3,332
41117a28:	18805215 	stw	r2,328(r3)
41117a2c:	003fc606 	br	41117948 <__reset+0xbb0f7948>
41117a30:	00bfffc4 	movi	r2,-1
41117a34:	003fd006 	br	41117978 <__reset+0xbb0f7978>

41117a38 <__call_exitprocs>:
41117a38:	defff504 	addi	sp,sp,-44
41117a3c:	df000915 	stw	fp,36(sp)
41117a40:	dd400615 	stw	r21,24(sp)
41117a44:	dc800315 	stw	r18,12(sp)
41117a48:	dfc00a15 	stw	ra,40(sp)
41117a4c:	ddc00815 	stw	r23,32(sp)
41117a50:	dd800715 	stw	r22,28(sp)
41117a54:	dd000515 	stw	r20,20(sp)
41117a58:	dcc00415 	stw	r19,16(sp)
41117a5c:	dc400215 	stw	r17,8(sp)
41117a60:	dc000115 	stw	r16,4(sp)
41117a64:	d9000015 	stw	r4,0(sp)
41117a68:	2839883a 	mov	fp,r5
41117a6c:	04800044 	movi	r18,1
41117a70:	057fffc4 	movi	r21,-1
41117a74:	009044b4 	movhi	r2,16658
41117a78:	10ab5004 	addi	r2,r2,-21184
41117a7c:	12000017 	ldw	r8,0(r2)
41117a80:	45005217 	ldw	r20,328(r8)
41117a84:	44c05204 	addi	r19,r8,328
41117a88:	a0001c26 	beq	r20,zero,41117afc <__call_exitprocs+0xc4>
41117a8c:	a0800117 	ldw	r2,4(r20)
41117a90:	15ffffc4 	addi	r23,r2,-1
41117a94:	b8000d16 	blt	r23,zero,41117acc <__call_exitprocs+0x94>
41117a98:	14000044 	addi	r16,r2,1
41117a9c:	8421883a 	add	r16,r16,r16
41117aa0:	8421883a 	add	r16,r16,r16
41117aa4:	84402004 	addi	r17,r16,128
41117aa8:	a463883a 	add	r17,r20,r17
41117aac:	a421883a 	add	r16,r20,r16
41117ab0:	e0001e26 	beq	fp,zero,41117b2c <__call_exitprocs+0xf4>
41117ab4:	80804017 	ldw	r2,256(r16)
41117ab8:	e0801c26 	beq	fp,r2,41117b2c <__call_exitprocs+0xf4>
41117abc:	bdffffc4 	addi	r23,r23,-1
41117ac0:	843fff04 	addi	r16,r16,-4
41117ac4:	8c7fff04 	addi	r17,r17,-4
41117ac8:	bd7ff91e 	bne	r23,r21,41117ab0 <__reset+0xbb0f7ab0>
41117acc:	00800034 	movhi	r2,0
41117ad0:	10800004 	addi	r2,r2,0
41117ad4:	10000926 	beq	r2,zero,41117afc <__call_exitprocs+0xc4>
41117ad8:	a0800117 	ldw	r2,4(r20)
41117adc:	1000301e 	bne	r2,zero,41117ba0 <__call_exitprocs+0x168>
41117ae0:	a0800017 	ldw	r2,0(r20)
41117ae4:	10003226 	beq	r2,zero,41117bb0 <__call_exitprocs+0x178>
41117ae8:	a009883a 	mov	r4,r20
41117aec:	98800015 	stw	r2,0(r19)
41117af0:	00000000 	call	40000000 <__alt_mem_onchip_memory-0x1100000>
41117af4:	9d000017 	ldw	r20,0(r19)
41117af8:	a03fe41e 	bne	r20,zero,41117a8c <__reset+0xbb0f7a8c>
41117afc:	dfc00a17 	ldw	ra,40(sp)
41117b00:	df000917 	ldw	fp,36(sp)
41117b04:	ddc00817 	ldw	r23,32(sp)
41117b08:	dd800717 	ldw	r22,28(sp)
41117b0c:	dd400617 	ldw	r21,24(sp)
41117b10:	dd000517 	ldw	r20,20(sp)
41117b14:	dcc00417 	ldw	r19,16(sp)
41117b18:	dc800317 	ldw	r18,12(sp)
41117b1c:	dc400217 	ldw	r17,8(sp)
41117b20:	dc000117 	ldw	r16,4(sp)
41117b24:	dec00b04 	addi	sp,sp,44
41117b28:	f800283a 	ret
41117b2c:	a0800117 	ldw	r2,4(r20)
41117b30:	80c00017 	ldw	r3,0(r16)
41117b34:	10bfffc4 	addi	r2,r2,-1
41117b38:	15c01426 	beq	r2,r23,41117b8c <__call_exitprocs+0x154>
41117b3c:	80000015 	stw	zero,0(r16)
41117b40:	183fde26 	beq	r3,zero,41117abc <__reset+0xbb0f7abc>
41117b44:	95c8983a 	sll	r4,r18,r23
41117b48:	a0806217 	ldw	r2,392(r20)
41117b4c:	a5800117 	ldw	r22,4(r20)
41117b50:	2084703a 	and	r2,r4,r2
41117b54:	10000b26 	beq	r2,zero,41117b84 <__call_exitprocs+0x14c>
41117b58:	a0806317 	ldw	r2,396(r20)
41117b5c:	2088703a 	and	r4,r4,r2
41117b60:	20000c1e 	bne	r4,zero,41117b94 <__call_exitprocs+0x15c>
41117b64:	89400017 	ldw	r5,0(r17)
41117b68:	d9000017 	ldw	r4,0(sp)
41117b6c:	183ee83a 	callr	r3
41117b70:	a0800117 	ldw	r2,4(r20)
41117b74:	15bfbf1e 	bne	r2,r22,41117a74 <__reset+0xbb0f7a74>
41117b78:	98800017 	ldw	r2,0(r19)
41117b7c:	153fcf26 	beq	r2,r20,41117abc <__reset+0xbb0f7abc>
41117b80:	003fbc06 	br	41117a74 <__reset+0xbb0f7a74>
41117b84:	183ee83a 	callr	r3
41117b88:	003ff906 	br	41117b70 <__reset+0xbb0f7b70>
41117b8c:	a5c00115 	stw	r23,4(r20)
41117b90:	003feb06 	br	41117b40 <__reset+0xbb0f7b40>
41117b94:	89000017 	ldw	r4,0(r17)
41117b98:	183ee83a 	callr	r3
41117b9c:	003ff406 	br	41117b70 <__reset+0xbb0f7b70>
41117ba0:	a0800017 	ldw	r2,0(r20)
41117ba4:	a027883a 	mov	r19,r20
41117ba8:	1029883a 	mov	r20,r2
41117bac:	003fb606 	br	41117a88 <__reset+0xbb0f7a88>
41117bb0:	0005883a 	mov	r2,zero
41117bb4:	003ffb06 	br	41117ba4 <__reset+0xbb0f7ba4>

41117bb8 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
41117bb8:	defffd04 	addi	sp,sp,-12
41117bbc:	df000215 	stw	fp,8(sp)
41117bc0:	df000204 	addi	fp,sp,8
41117bc4:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
41117bc8:	0001883a 	nop
41117bcc:	e0bfff17 	ldw	r2,-4(fp)
41117bd0:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
41117bd4:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
41117bd8:	10000226 	beq	r2,zero,41117be4 <_exit+0x2c>
    ALT_SIM_FAIL();
41117bdc:	002af070 	cmpltui	zero,zero,43969
41117be0:	00000106 	br	41117be8 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
41117be4:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
41117be8:	003fff06 	br	41117be8 <__reset+0xbb0f7be8>
