#ifndef FIXME_H
#define FIXME_H

#define ANACTRL_SYS1PLL_CTRL1                      ((0x0009  << 2) + 0xfe008000)
#define ANACTRL_SYS1PLL_CTRL2                      ((0x000a  << 2) + 0xfe008000)
#define ANACTRL_SYS1PLL_CTRL3                      ((0x000b  << 2) + 0xfe008000)

#define ANACTRL_FIXPLL_CTRL1                       ((0x0011  << 2) + 0xfe008000)
#define ANACTRL_FIXPLL_CTRL2                       ((0x0012  << 2) + 0xfe008000)
#define ANACTRL_FIXPLL_CTRL3                       ((0x0013  << 2) + 0xfe008000)
#define ANACTRL_FIXPLL_CTRL4                       ((0x0014  << 2) + 0xfe008000)
#define ANACTRL_FIXPLL_CTRL5                       ((0x0015  << 2) + 0xfe008000)
#define ANACTRL_FIXPLL_CTRL6                       ((0x0016  << 2) + 0xfe008000)

#define PWRCTRL_A730_FSM_START_OFF                 ((0x01bd  << 2) + 0xfe00c000)
#define PWRCTRL_A730_FSM_START_ON                  ((0x01be  << 2) + 0xfe00c000)
#define PWRCTRL_A730_FSM_JUMP                      ((0x01bf  << 2) + 0xfe00c000)
#define PWRCTRL_A731_AUTO_OFF_CTRL0                ((0x01c0  << 2) + 0xfe00c000)
#define PWRCTRL_A731_AUTO_OFF_CTRL1                ((0x01c1  << 2) + 0xfe00c000)
#define PWRCTRL_A731_AUTO_OFF_CTRL2                ((0x01c2  << 2) + 0xfe00c000)
#define PWRCTRL_A731_AUTO_OFF_CTRL3                ((0x01c3  << 2) + 0xfe00c000)
#define PWRCTRL_A731_AUTO_OFF_CTRL4                ((0x01c4  << 2) + 0xfe00c000)
#define PWRCTRL_A731_AUTO_OFF_CTRL5                ((0x01c5  << 2) + 0xfe00c000)
#define PWRCTRL_A731_TIMER_TH_01                   ((0x01c8  << 2) + 0xfe00c000)
#define PWRCTRL_A731_TIMER_TH_23                   ((0x01c9  << 2) + 0xfe00c000)
#define PWRCTRL_A731_TIMER_TH_45                   ((0x01ca  << 2) + 0xfe00c000)
#define PWRCTRL_A731_TIMER_TH_67                   ((0x01cb  << 2) + 0xfe00c000)
#define PWRCTRL_A731_TIMER_TH_89                   ((0x01cc  << 2) + 0xfe00c000)

#define PWRCTRL_A730_AUTO_OFF_CTRL0                ((0x0190  << 2) + 0xfe00c000)
#define PWRCTRL_A730_AUTO_OFF_CTRL1                ((0x0191  << 2) + 0xfe00c000)
#define PWRCTRL_A730_AUTO_OFF_CTRL2                ((0x0192  << 2) + 0xfe00c000)
#define PWRCTRL_A730_AUTO_OFF_CTRL3                ((0x0193  << 2) + 0xfe00c000)
#define PWRCTRL_A730_AUTO_OFF_CTRL4                ((0x0194  << 2) + 0xfe00c000)
#define PWRCTRL_A730_AUTO_OFF_CTRL5                ((0x0195  << 2) + 0xfe00c000)
#define PWRCTRL_A730_TIMER_TH_01                   ((0x0198  << 2) + 0xfe00c000)
#define PWRCTRL_A730_TIMER_TH_23                   ((0x0199  << 2) + 0xfe00c000)
#define PWRCTRL_A730_TIMER_TH_45                   ((0x019a  << 2) + 0xfe00c000)
#define PWRCTRL_A730_TIMER_TH_67                   ((0x019b  << 2) + 0xfe00c000)
#define PWRCTRL_A730_TIMER_TH_89                   ((0x019c  << 2) + 0xfe00c000)

#define PWRCTRL_A730_IRQ_MASK0                     ((0x01a0  << 2) + 0xfe00c000)
#define PWRCTRL_A730_IRQ_MASK1                     ((0x01a1  << 2) + 0xfe00c000)
#define PWRCTRL_A730_IRQ_MASK2                     ((0x01a2  << 2) + 0xfe00c000)
#define PWRCTRL_A730_IRQ_MASK3                     ((0x01a3  << 2) + 0xfe00c000)
#define PWRCTRL_A730_IRQ_MASK4                     ((0x01a4  << 2) + 0xfe00c000)
#define PWRCTRL_A730_IRQ_MASK5                     ((0x01a5  << 2) + 0xfe00c000)
#define PWRCTRL_A730_IRQ_MASK6                     ((0x01a6  << 2) + 0xfe00c000)
#define PWRCTRL_A730_IRQ_MASK7                     ((0x01a7  << 2) + 0xfe00c000)
#define PWRCTRL_A730_IRQ_MASK8                     ((0x01a8  << 2) + 0xfe00c000)
#define PWRCTRL_A730_IRQ_MASK9                     ((0x01a9  << 2) + 0xfe00c000)

#define PWRCTRL_A730_MEMPD_INIT_SET                ((0x01b0  << 2) + 0xfe00c000)
#define PWRCTRL_A730_MEMPD_OFF_SET                 ((0x01b1  << 2) + 0xfe00c000)
#define PWRCTRL_A730_MEMPD_ON_A_SET                ((0x01b2  << 2) + 0xfe00c000)
#define PWRCTRL_A730_MEMPD_ON_B_SET                ((0x01b3  << 2) + 0xfe00c000)
#define PWRCTRL_A730_MEMPD_ON_C_SET                ((0x01b4  << 2) + 0xfe00c000)
#define PWRCTRL_A730_MEMPD_ON_D_SET                ((0x01b5  << 2) + 0xfe00c000)
#define PWRCTRL_A730_MEMPD_STS                     ((0x01b6  << 2) + 0xfe00c000)
#define PWRCTRL_A730_FSM_STS0                      ((0x01b7  << 2) + 0xfe00c000)

#define PWRCTRL_A730_FSM_STS1                      ((0x01b8  << 2) + 0xfe00c000)
#define PWRCTRL_A730_FSM_STS2                      ((0x01b9  << 2) + 0xfe00c000)
#define PWRCTRL_A730_FSM_START_OFF                 ((0x01bd  << 2) + 0xfe00c000)
#define PWRCTRL_A730_FSM_START_ON                  ((0x01be  << 2) + 0xfe00c000)
#define PWRCTRL_A730_FSM_JUMP                      ((0x01bf  << 2) + 0xfe00c000)

#define PWRCTRL_A731_IRQ_MASK0                     ((0x01d0  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK1                     ((0x01d1  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK2                     ((0x01d2  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK3                     ((0x01d3  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK4                     ((0x01d4  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK5                     ((0x01d5  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK6                     ((0x01d6  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK7                     ((0x01d7  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK8                     ((0x01d8  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK9                     ((0x01d9  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK10                    ((0x01da  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK11                    ((0x01db  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK12                    ((0x01dc  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK13                    ((0x01dd  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK14                    ((0x01de  << 2) + 0xfe00c000)
#define PWRCTRL_A731_IRQ_MASK15                    ((0x01df  << 2) + 0xfe00c000)
#define PWRCTRL_A731_MEMPD_INIT_SET                ((0x01e0  << 2) + 0xfe00c000)
#define PWRCTRL_A731_MEMPD_OFF_SET                 ((0x01e1  << 2) + 0xfe00c000)
#define PWRCTRL_A731_MEMPD_ON_A_SET                ((0x01e2  << 2) + 0xfe00c000)
#define PWRCTRL_A731_MEMPD_ON_B_SET                ((0x01e3  << 2) + 0xfe00c000)
#define PWRCTRL_A731_MEMPD_ON_C_SET                ((0x01e4  << 2) + 0xfe00c000)
#define PWRCTRL_A731_MEMPD_ON_D_SET                ((0x01e5  << 2) + 0xfe00c000)
#define PWRCTRL_A731_MEMPD_STS                     ((0x01e6  << 2) + 0xfe00c000)
#define PWRCTRL_A731_FSM_STS0                      ((0x01e7  << 2) + 0xfe00c000)
#define PWRCTRL_A731_FSM_STS1                      ((0x01e8  << 2) + 0xfe00c000)
#define PWRCTRL_A731_FSM_STS2                      ((0x01e9  << 2) + 0xfe00c000)
#define PWRCTRL_A731_FSM_START_OFF                 ((0x01ed  << 2) + 0xfe00c000)
#define PWRCTRL_A731_FSM_START_ON                  ((0x01ee  << 2) + 0xfe00c000)
#define PWRCTRL_A731_FSM_JUMP                      ((0x01ef  << 2) + 0xfe00c000)

#define PWRCTRL_A732_AUTO_OFF_CTRL0                ((0x01f0  << 2) + 0xfe00c000)
#define PWRCTRL_A732_AUTO_OFF_CTRL1                ((0x01f1  << 2) + 0xfe00c000)
#define PWRCTRL_A732_AUTO_OFF_CTRL2                ((0x01f2  << 2) + 0xfe00c000)
#define PWRCTRL_A732_AUTO_OFF_CTRL3                ((0x01f3  << 2) + 0xfe00c000)
#define PWRCTRL_A732_AUTO_OFF_CTRL4                ((0x01f4  << 2) + 0xfe00c000)
#define PWRCTRL_A732_AUTO_OFF_CTRL5                ((0x01f5  << 2) + 0xfe00c000)
#define PWRCTRL_A732_TIMER_TH_01                   ((0x01f8  << 2) + 0xfe00c000)
#define PWRCTRL_A732_TIMER_TH_23                   ((0x01f9  << 2) + 0xfe00c000)
#define PWRCTRL_A732_TIMER_TH_45                   ((0x01fa  << 2) + 0xfe00c000)
#define PWRCTRL_A732_TIMER_TH_67                   ((0x01fb  << 2) + 0xfe00c000)
#define PWRCTRL_A732_TIMER_TH_89                   ((0x01fc  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK0                     ((0x0200  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK1                     ((0x0201  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK2                     ((0x0202  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK3                     ((0x0203  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK4                     ((0x0204  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK5                     ((0x0205  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK6                     ((0x0206  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK7                     ((0x0207  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK8                     ((0x0208  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK9                     ((0x0209  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK10                    ((0x020a  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK11                    ((0x020b  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK12                    ((0x020c  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK13                    ((0x020d  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK14                    ((0x020e  << 2) + 0xfe00c000)
#define PWRCTRL_A732_IRQ_MASK15                    ((0x020f  << 2) + 0xfe00c000)
#define PWRCTRL_A732_MEMPD_INIT_SET                ((0x0210  << 2) + 0xfe00c000)
#define PWRCTRL_A732_MEMPD_OFF_SET                 ((0x0211  << 2) + 0xfe00c000)
#define PWRCTRL_A732_MEMPD_ON_A_SET                ((0x0212  << 2) + 0xfe00c000)
#define PWRCTRL_A732_MEMPD_ON_B_SET                ((0x0213  << 2) + 0xfe00c000)
#define PWRCTRL_A732_MEMPD_ON_C_SET                ((0x0214  << 2) + 0xfe00c000)
#define PWRCTRL_A732_MEMPD_ON_D_SET                ((0x0215  << 2) + 0xfe00c000)
#define PWRCTRL_A732_MEMPD_STS                     ((0x0216  << 2) + 0xfe00c000)
#define PWRCTRL_A732_FSM_STS0                      ((0x0217  << 2) + 0xfe00c000)
#define PWRCTRL_A732_FSM_STS1                      ((0x0218  << 2) + 0xfe00c000)
#define PWRCTRL_A732_FSM_STS2                      ((0x0219  << 2) + 0xfe00c000)
#define PWRCTRL_A732_FSM_START_OFF                 ((0x021d  << 2) + 0xfe00c000)
#define PWRCTRL_A732_FSM_START_ON                  ((0x021e  << 2) + 0xfe00c000)
#define PWRCTRL_A732_FSM_JUMP                      ((0x021f  << 2) + 0xfe00c000)
#define PWRCTRL_A733_AUTO_OFF_CTRL0                ((0x0220  << 2) + 0xfe00c000)
#define PWRCTRL_A733_AUTO_OFF_CTRL1                ((0x0221  << 2) + 0xfe00c000)
#define PWRCTRL_A733_AUTO_OFF_CTRL2                ((0x0222  << 2) + 0xfe00c000)
#define PWRCTRL_A733_AUTO_OFF_CTRL3                ((0x0223  << 2) + 0xfe00c000)
#define PWRCTRL_A733_AUTO_OFF_CTRL4                ((0x0224  << 2) + 0xfe00c000)
#define PWRCTRL_A733_AUTO_OFF_CTRL5                ((0x0225  << 2) + 0xfe00c000)
#define PWRCTRL_A733_TIMER_TH_01                   ((0x0228  << 2) + 0xfe00c000)
#define PWRCTRL_A733_TIMER_TH_23                   ((0x0229  << 2) + 0xfe00c000)
#define PWRCTRL_A733_TIMER_TH_45                   ((0x022a  << 2) + 0xfe00c000)
#define PWRCTRL_A733_TIMER_TH_67                   ((0x022b  << 2) + 0xfe00c000)
#define PWRCTRL_A733_TIMER_TH_89                   ((0x022c  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK0                     ((0x0230  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK1                     ((0x0231  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK2                     ((0x0232  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK3                     ((0x0233  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK4                     ((0x0234  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK5                     ((0x0235  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK6                     ((0x0236  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK7                     ((0x0237  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK8                     ((0x0238  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK9                     ((0x0239  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK10                    ((0x023a  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK11                    ((0x023b  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK12                    ((0x023c  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK13                    ((0x023d  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK14                    ((0x023e  << 2) + 0xfe00c000)
#define PWRCTRL_A733_IRQ_MASK15                    ((0x023f  << 2) + 0xfe00c000)
#define PWRCTRL_A733_MEMPD_INIT_SET                ((0x0240  << 2) + 0xfe00c000)
#define PWRCTRL_A733_MEMPD_OFF_SET                 ((0x0241  << 2) + 0xfe00c000)
#define PWRCTRL_A733_MEMPD_ON_A_SET                ((0x0242  << 2) + 0xfe00c000)
#define PWRCTRL_A733_MEMPD_ON_B_SET                ((0x0243  << 2) + 0xfe00c000)
#define PWRCTRL_A733_MEMPD_ON_C_SET                ((0x0244  << 2) + 0xfe00c000)
#define PWRCTRL_A733_MEMPD_ON_D_SET                ((0x0245  << 2) + 0xfe00c000)
#define PWRCTRL_A733_MEMPD_STS                     ((0x0246  << 2) + 0xfe00c000)
#define PWRCTRL_A733_FSM_STS0                      ((0x0247  << 2) + 0xfe00c000)
#define PWRCTRL_A733_FSM_STS1                      ((0x0248  << 2) + 0xfe00c000)
#define PWRCTRL_A733_FSM_STS2                      ((0x0249  << 2) + 0xfe00c000)
#define PWRCTRL_A733_FSM_START_OFF                 ((0x024d  << 2) + 0xfe00c000)
#define PWRCTRL_A733_FSM_START_ON                  ((0x024e  << 2) + 0xfe00c000)
#define PWRCTRL_A733_FSM_JUMP                      ((0x024f  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_AUTO_OFF_CTRL0              ((0x0250  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_AUTO_OFF_CTRL1              ((0x0251  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_AUTO_OFF_CTRL2              ((0x0252  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_AUTO_OFF_CTRL3              ((0x0253  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_AUTO_OFF_CTRL4              ((0x0254  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_AUTO_OFF_CTRL5              ((0x0255  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_TIMER_TH_01                 ((0x0258  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_TIMER_TH_23                 ((0x0259  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_TIMER_TH_45                 ((0x025a  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_TIMER_TH_67                 ((0x025b  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_TIMER_TH_89                 ((0x025c  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_IRQ_MASK0                   ((0x0260  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_IRQ_MASK1                   ((0x0261  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_IRQ_MASK2                   ((0x0262  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_IRQ_MASK3                   ((0x0263  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_IRQ_MASK4                   ((0x0264  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_IRQ_MASK5                   ((0x0265  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_IRQ_MASK6                   ((0x0266  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_IRQ_MASK7                   ((0x0267  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_IRQ_MASK8                   ((0x0268  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_MEMPD_INIT_SET              ((0x0270  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_MEMPD_OFF_SET               ((0x0271  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_MEMPD_ON_A_SET              ((0x0272  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_MEMPD_ON_B_SET              ((0x0273  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_MEMPD_ON_C_SET              ((0x0274  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_MEMPD_ON_D_SET              ((0x0275  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_MEMPD_STS                   ((0x0276  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_FSM_STS0                    ((0x0277  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_FSM_STS1                    ((0x0278  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_FSM_STS2                    ((0x0279  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_FSM_START_OFF               ((0x027d  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_FSM_START_ON                ((0x027e  << 2) + 0xfe00c000)
#define PWRCTRL_A73TOP_FSM_JUMP                    ((0x027f  << 2) + 0xfe00c000)

#define HDMI20_AES_CNTL0                           ((0x0000  << 2) + 0xfe01e000)
#define HDMI20_AES_DATA                            ((0x0001  << 2) + 0xfe01e000)
#define HDMI20_AES_STAT0                           ((0x0002  << 2) + 0xfe01e000)

#define PWM_AO_AB_PWM_A                            ((0x0000  << 2) + 0xfe05e000)
#define PWM_AO_CD_PWM_A                            ((0x0000  << 2) + 0xfe060000)
#define PWM_AO_EF_PWM_A                            ((0x0000  << 2) + 0xfe030000)
#define PWM_AO_GH_PWM_A                            ((0x0000  << 2) + 0xfe032000)

#define CLKCTRL_PWM_CLK_AO_AB_CTRL                 ((0x0068  << 2) + 0xfe000000)
#define CLKCTRL_PWM_CLK_AO_CD_CTRL                 ((0x0069  << 2) + 0xfe000000)
#define CLKCTRL_PWM_CLK_AO_EF_CTRL                 ((0x006a  << 2) + 0xfe000000)
#define CLKCTRL_PWM_CLK_AO_GH_CTRL                 ((0x006b  << 2) + 0xfe000000)

#endif
