
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/zqy/vitis_hls/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/zqy/vitis_hls/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'xtraa100' (Linux_x86_64 version 6.5.0-1023-oem) on Sat Oct 04 21:44:59 +08 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/nw/nw'
Sourcing Tcl script '/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/nw/nw/hls_temp.tcl'
INFO: [HLS 200-1510] Running: open_project prj 
INFO: [HLS 200-10] Opening project '/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/nw/nw/prj'.
INFO: [HLS 200-1510] Running: add_files nw.c 
INFO: [HLS 200-10] Adding design file 'nw.c' to the project
INFO: [HLS 200-1510] Running: add_files local_support.c 
INFO: [HLS 200-10] Adding design file 'local_support.c' to the project
INFO: [HLS 200-1510] Running: set_top needwun 
INFO: [HLS 200-1510] Running: open_solution -reset solution 
INFO: [HLS 200-10] Opening and resetting solution '/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/nw/nw/prj/solution'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/nw/nw/prj/solution/solution.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7vx485tffg1761-2 
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1761-2'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -style stp needwun/init_row 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 needwun/init_col 
INFO: [HLS 200-1510] Running: set_directive_pipeline -style stp needwun/init_col 
INFO: [HLS 200-1510] Running: set_directive_pipeline -style stp needwun/trace 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 needwun/pad_a 
INFO: [HLS 200-1510] Running: set_directive_pipeline -style stp needwun/pad_a 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 needwun/pad_b 
INFO: [HLS 200-1510] Running: set_directive_pipeline -style stp needwun/pad_b 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 needwun/fill_out 
INFO: [HLS 200-1510] Running: set_directive_pipeline -style stp needwun/fill_in 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block needwun SEQA 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block needwun SEQA 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block needwun SEQB 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block needwun allignedA 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block needwun allignedA 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block needwun allignedB 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block needwun allignedB 
INFO: [HLS 200-1510] Running: set_directive_array_partition -factor 2 -type block needwun M 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block needwun M 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -factor 2 -type block needwun ptr 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl dsp -latency -1 needwun/fill_in row_up 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl dsp -latency -1 needwun/fill_in row 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 needwun/fill_in up_left 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 needwun/fill_in up 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 needwun/fill_in left 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op mul -impl dsp -latency -1 needwun/trace r 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 needwun/init_row a_idx 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 needwun/fill_in a_idx 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op sub -impl dsp -latency -1 needwun/trace a_idx 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 needwun/init_col b_idx 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 needwun/fill_out b_idx 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op sub -impl dsp -latency -1 needwun/trace b_idx 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 needwun/trace a_str_idx 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 needwun/pad_a a_str_idx 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 needwun/trace b_str_idx 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op add -impl dsp -latency -1 needwun/pad_b b_str_idx 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.459 GB.
INFO: [HLS 200-10] Analyzing design file 'local_support.c' ... 
INFO: [HLS 200-10] Analyzing design file 'nw.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.69 seconds. CPU system time: 1.06 seconds. Elapsed time: 1.63 seconds; current allocated memory: 463.496 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-188] Unrolling loop 'fill_out' (nw.c:30:15) in function 'needwun' partially with a factor of 2 (nw.c:15:0)
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'M' may not commute. Partition is applied first.
WARNING: [HLS 214-267] Partition and reshape on the same dimension of 'SEQA' may not commute. Partition is applied first.
INFO: [HLS 214-248] Applying array_partition to 'SEQA': Block partitioning with factor 2 on dimension 1. (nw.c:15:0)
INFO: [HLS 214-248] Applying array_partition to 'M': Block partitioning with factor 2 on dimension 1. (nw.c:15:0)
INFO: [HLS 214-248] Applying array_reshape to 'SEQA_0': Block reshaping with factor 2 on dimension 1. (nw.c:15:0)
INFO: [HLS 214-248] Applying array_reshape to 'SEQA_1': Block reshaping with factor 2 on dimension 1. (nw.c:15:0)
INFO: [HLS 214-248] Applying array_reshape to 'SEQB': Block reshaping with factor 2 on dimension 1. (nw.c:15:0)
INFO: [HLS 214-248] Applying array_reshape to 'M_0': Block reshaping with factor 2 on dimension 1. (nw.c:15:0)
INFO: [HLS 214-248] Applying array_reshape to 'M_1': Block reshaping with factor 2 on dimension 1. (nw.c:15:0)
INFO: [HLS 214-248] Applying array_reshape to 'ptr': Block reshaping with factor 2 on dimension 1. (nw.c:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.78 seconds. CPU system time: 0.61 seconds. Elapsed time: 4.4 seconds; current allocated memory: 463.824 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 463.824 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 465.047 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] nw.c:26: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 465.074 MB.
INFO: [XFORM 203-501] Unrolling loop 'init_col' (nw.c:19) in function 'needwun' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'pad_a' (nw.c:20) in function 'needwun' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'pad_b' (nw.c:20) in function 'needwun' partially with a factor of 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nw.c:48:20) to (nw.c:31:18) in function 'needwun'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (nw.c:48:20) to (nw.c:31:18) in function 'needwun'... converting 6 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 489.457 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'fill_out' (nw.c:19:16) in function 'needwun' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 574.910 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'needwun' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'needwun_Pipeline_init_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_row'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'init_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.08 seconds; current allocated memory: 576.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 576.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'needwun_Pipeline_init_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln26_3) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'init_col'.
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_init_col' (loop 'init_col'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('M_0_addr_write_ln26', nw.c:26) of variable 'or_ln26_2', nw.c:26 on array 'M_0' and 'load' operation ('M_0_load', nw.c:26) on array 'M_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_init_col' (loop 'init_col'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('M_0_addr_1_write_ln26', nw.c:26) of variable 'or_ln26_4', nw.c:26 on array 'M_0' and 'load' operation ('M_0_load', nw.c:26) on array 'M_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_init_col' (loop 'init_col'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('M_0_addr_1_write_ln26', nw.c:26) of variable 'or_ln26_4', nw.c:26 on array 'M_0' and 'load' operation ('M_0_load', nw.c:26) on array 'M_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 90, loop 'init_col'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 577.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 577.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'needwun_Pipeline_fill_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln42_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln41_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'fill_in'.
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_fill_in' (loop 'fill_in'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('M_0_addr_write_ln47', nw.c:47) of variable 'or_ln47_2', nw.c:47 on array 'M_0' and 'load' operation ('M_0_load', nw.c:47) on array 'M_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_fill_in' (loop 'fill_in'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('M_0_addr_write_ln47', nw.c:47) of variable 'or_ln47_2', nw.c:47 on array 'M_0' and 'load' operation ('M_0_load_2', nw.c:41) on array 'M_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_fill_in' (loop 'fill_in'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('M_0_addr_write_ln47', nw.c:47) of variable 'or_ln47_2', nw.c:47 on array 'M_0' and 'load' operation ('M_0_load_2', nw.c:41) on array 'M_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'needwun_Pipeline_fill_in' (loop 'fill_in'): Unable to schedule 'load' operation ('M_0_load_3', nw.c:42) on array 'M_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'M_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 40, loop 'fill_in'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 579.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 579.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'needwun_Pipeline_fill_in1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln47) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln43) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln42_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln42) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln41_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'fill_in'.
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_fill_in1' (loop 'fill_in'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('M_0_addr_4_write_ln47', nw.c:47) of variable 'or_ln47_1', nw.c:47 on array 'M_0' and 'load' operation ('M_0_load_4', nw.c:47) on array 'M_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_fill_in1' (loop 'fill_in'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('M_0_addr_4_write_ln47', nw.c:47) of variable 'or_ln47_1', nw.c:47 on array 'M_0' and 'load' operation ('M_0_load', nw.c:41) on array 'M_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_fill_in1' (loop 'fill_in'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('M_0_addr_4_write_ln47', nw.c:47) of variable 'or_ln47_1', nw.c:47 on array 'M_0' and 'load' operation ('M_0_load', nw.c:41) on array 'M_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'needwun_Pipeline_fill_in1' (loop 'fill_in'): Unable to schedule 'load' operation ('M_0_load_2', nw.c:42) on array 'M_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'M_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 41, loop 'fill_in'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 581.574 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 581.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'needwun_Pipeline_trace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'trace'.
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_trace' (loop 'trace'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'add' operation ('b_idx', nw.c:68) and 'mul' operation ('r', nw.c:65).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_trace' (loop 'trace'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'add' operation ('b_idx', nw.c:68) and 'mul' operation ('r', nw.c:65).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_trace' (loop 'trace'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation ('b_idx', nw.c:68) and 'mul' operation ('r', nw.c:65).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_trace' (loop 'trace'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'add' operation ('b_idx', nw.c:68) and 'mul' operation ('r', nw.c:65).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_trace' (loop 'trace'): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'add' operation ('b_idx', nw.c:68) and 'mul' operation ('r', nw.c:65).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'needwun_Pipeline_trace' (loop 'trace'): Unable to enforce a carried dependence constraint (II = 37, distance = 1, offset = 1) between 'add' operation ('b_idx', nw.c:68) and 'mul' operation ('r', nw.c:65).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 38, Depth = 42, loop 'trace'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 582.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 582.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'needwun_Pipeline_pad_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad_a'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'pad_a'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 584.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 584.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'needwun_Pipeline_pad_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pad_b'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'pad_b'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 584.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 584.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'needwun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 584.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 584.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'needwun_Pipeline_init_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'needwun_Pipeline_init_row' pipeline 'init_row' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'needwun_Pipeline_init_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 584.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'needwun_Pipeline_init_col' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'needwun_Pipeline_init_col' pipeline 'init_col' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_64ns_66ns_79_2_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_14ns_15ns_29_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_14ns_14ns_14_18_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_64ns_15ns_14_68_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'needwun_Pipeline_init_col'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 586.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'needwun_Pipeline_fill_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'needwun_Pipeline_fill_in' pipeline 'fill_in' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_14ns_15ns_29_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_15ns_16ns_31_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_14ns_14ns_14_18_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_15ns_15ns_14_19_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_15ns_15ns_15_19_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'needwun_Pipeline_fill_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 590.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'needwun_Pipeline_fill_in1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'needwun_Pipeline_fill_in1' pipeline 'fill_in' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32s_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_14ns_15ns_29_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_15ns_16ns_31_4_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_21_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_14ns_14ns_14_18_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_15ns_15ns_14_19_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_15ns_15ns_15_19_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'needwun_Pipeline_fill_in1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 595.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'needwun_Pipeline_trace' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'needwun_Pipeline_trace' pipeline 'trace' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_226_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_15ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'needwun_Pipeline_trace'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 600.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'needwun_Pipeline_pad_a' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'needwun_Pipeline_pad_a'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 602.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'needwun_Pipeline_pad_b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'needwun_Pipeline_pad_b'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 603.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'needwun' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'needwun/SEQA_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'needwun/SEQA_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'needwun/SEQB' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'needwun/alignedA' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'needwun/alignedB' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'needwun/M_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'needwun/M_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'needwun/ptr' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'needwun' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'needwun'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 604.457 MB.
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'needwun_add_32ns_32ns_32_1_1_AddSub_DSP_0'
INFO: [HLS 200-1622] Generating adder/subtractor implemented with DSP-unit(s): 'needwun_add_32ns_32s_32_1_1_AddSub_DSP_1'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 609.422 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 613.988 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for needwun.
INFO: [VLOG 209-307] Generating Verilog RTL for needwun.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 138.91 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.71 seconds. CPU system time: 1.91 seconds. Elapsed time: 14.5 seconds; current allocated memory: -879.418 MB.
INFO: [HLS 200-112] Total CPU user time: 16.54 seconds. Total CPU system time: 3.13 seconds. Total elapsed time: 16.9 seconds; peak allocated memory: 1.459 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Oct  4 21:45:16 2025...
