diff --git a/dv/env/uart_env_pkg.sv b/dv/env/uart_env_pkg.sv
index aa029a0..095b54a 100644
--- a/dv/env/uart_env_pkg.sv
+++ b/dv/env/uart_env_pkg.sv
@@ -26,7 +26,7 @@ package uart_env_pkg;
   parameter uint MAX_TX_WATERMARK_LVL = 7;
   // alerts
-  parameter uint NUM_ALERTS = 1;
-  parameter string LIST_OF_ALERTS[] = {"fatal_fault"};
+  parameter uint NUM_ALERTS = 0;
+  parameter string LIST_OF_ALERTS[] = {};
 
   typedef enum int {
     TxWatermark = 0,
diff --git a/dv/tb/tb.sv b/dv/tb/tb.sv
index 6e66d2a..9266253 100644
--- a/dv/tb/tb.sv
+++ b/dv/tb/tb.sv
@@ -36,6 +36,8 @@ module tb;
 
  `DV_ALERT_IF_CONNECT()
 
+  assign alert_tx = '0;
+
   // dut
   uart dut (
     .clk_i                (clk        ),
@@ -44,9 +46,6 @@ module tb;
     .tl_i                 (tl_if.h2d  ),
     .tl_o                 (tl_if.d2h  ),
 
-    .alert_rx_i           (alert_rx   ),
-    .alert_tx_o           (alert_tx   ),
-
     .cio_rx_i             (uart_rx    ),
     .cio_tx_o             (uart_tx    ),
     .cio_tx_en_o          (uart_tx_en ),
diff --git a/dv/uart_sim_cfg.hjson b/dv/uart_sim_cfg.hjson
index 6d13daf..814b30a 100644
--- a/dv/uart_sim_cfg.hjson
+++ b/dv/uart_sim_cfg.hjson
@@ -25,14 +25,14 @@
 
   // Import additional common sim cfg files.
   import_cfgs: [// Project wide common sim cfg file
-                "{proj_root}/hw/dv/tools/dvsim/common_sim_cfg.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/common_sim_cfg.hjson",
                 // Common CIP test lists
-                "{proj_root}/hw/dv/tools/dvsim/tests/csr_tests.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/alert_test.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/intr_test.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/tl_access_tests.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/sec_cm_tests.hjson",
-                "{proj_root}/hw/dv/tools/dvsim/tests/stress_tests.hjson"]
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/csr_tests.hjson",
+                //"{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/alert_test.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/intr_test.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/tl_access_tests.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/sec_cm_tests.hjson",
+                "{proj_root}/hw/vendor/lowrisc_ip/dv/tools/dvsim/tests/stress_tests.hjson"]
 
   // Add additional tops for simulation.
   sim_tops: ["uart_bind", "sec_cm_prim_onehot_check_bind"]
