$date
	Sun Oct 23 08:45:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#592591
b10110 !
1"
#592594
b10110 &
b10110 %
1$
#592595
0"
#592598
b1011 &
b1011 %
#592602
b100010 &
b100010 %
#592606
b10001 &
b10001 %
#592610
b110100 &
b110100 %
#592614
b11010 &
b11010 %
#592618
b1101 &
b1101 %
#592622
b101000 &
b101000 %
#592626
b10100 &
b10100 %
#592630
b1010 &
b1010 %
#592634
b101 &
b101 %
#592638
b10000 &
b10000 %
#592642
b1000 &
b1000 %
#592646
b100 &
b100 %
#592650
b10 &
b10 %
#592654
b1 &
1#
b1 %
#592658
b0 &
b0 %
0#
0$
#1605001
b10101 !
1"
#1605002
b10101 &
b10101 %
1$
#1605003
0"
#1605006
b1000000 &
b1000000 %
#1605010
b100000 &
b100000 %
#1605014
b10000 &
b10000 %
#1605018
b1000 &
b1000 %
#1605022
b100 &
b100 %
#1605026
b10 &
b10 %
#1605030
b1 &
1#
b1 %
#1605034
b0 &
b0 %
0#
0$
#2542874
b1000 &
b1000 %
1$
b1000 !
1"
#2542875
0"
#2542878
b100 &
b100 %
#2542882
b10 &
b10 %
#2542886
b1 &
1#
b1 %
#2542890
b0 &
b0 %
0#
0$
#4500012
