/*
MIT License

Copyright (c) 2019 Antmicro

Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all
copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
SOFTWARE.
*/
package DMAController

import chisel3._
import DMAController.Bus._
import DMAController.CSR.CSR
import DMAController.Frontend._
import DMAController.Worker.{InterruptBundle, WorkerCSRWrapper, SyncBundle}
import chisel3.util.Queue

class DMATop extends Module{
  val io = IO(new Bundle{
    val control = new WishboneSlave(DMATop.controlAddrWidth, DMATop.controlDataWidth)
    val read = new WishboneMaster(DMATop.addrWidth, DMATop.readDataWidth)
    val write = new WishboneMaster(DMATop.addrWidth, DMATop.writeDataWidth)
    val irq = new InterruptBundle
    val sync = new SyncBundle
  })

  val csrFrontend = Module(new WishboneCSR(DMATop.addrWidth))

  val readerFrontend = Module(new WishboneClassicReader(DMATop.addrWidth, DMATop.readDataWidth))

  val writerFrontend = Module(new WishboneClassicWriter(DMATop.addrWidth, DMATop.writeDataWidth))

  val csr = Module(new CSR(DMATop.addrWidth))

  val ctl = Module(new WorkerCSRWrapper(DMATop.addrWidth, DMATop.readDataWidth, DMATop.writeDataWidth,
    DMATop.readMaxBurst, DMATop.writeMaxBurst, DMATop.reader4KBarrier, DMATop.writer4KBarrier))

  val queue = Queue(readerFrontend.io.dataOut, DMATop.fifoDepth)
  queue <> writerFrontend.io.dataIn

  csrFrontend.io.ctl <> io.control
  csr.io.bus <> csrFrontend.io.bus
  ctl.io.csr <> csr.io.csr
  readerFrontend.io.xfer <> ctl.io.xferRead
  writerFrontend.io.xfer <> ctl.io.xferWrite

  io.read <> readerFrontend.io.bus
  io.write <> writerFrontend.io.bus

  io.irq <> ctl.io.irq
  io.sync <> ctl.io.sync

  assert(DMATop.readDataWidth == DMATop.writeDataWidth)

}

object DMATop {
  val addrWidth = 32
  val readDataWidth = 32
  val writeDataWidth = 32
  val readMaxBurst = 0
  val writeMaxBurst = 0
  val reader4KBarrier = false
  val writer4KBarrier = false

  val controlDataWidth = 32
  val controlAddrWidth = 32
  val controlRegCount = 16

  val fifoDepth = 512
}
