// Seed: 3950809954
module module_0 (
    input tri id_0
);
  logic id_2;
  ;
  logic id_3;
  wire  id_4;
  initial assume (id_2);
  id_5(
      id_5, id_0, -1'b0, -1'd0, 1'b0, 1
  );
  assign id_3 = id_2[-1];
  assign id_3 = id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output wire id_1,
    output supply0 id_2
);
  assign id_2 = 1 < "";
  assign id_2 = -1'b0;
  module_0 modCall_1 (id_0);
  wire id_4;
endmodule
