// Seed: 1213163350
module module_0 #(
    parameter id_1 = 32'd51
);
  parameter id_1 = 1;
  wire ["" : id_1] id_2;
  logic id_3;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wand id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    output logic id_7
);
  wire  id_9;
  logic id_10;
  always @(posedge -1 or "") id_7 = ~id_0 ~^ id_4;
  initial assume (id_10);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
