
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.KnkonY
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_xdc /tmp/tmp.xwyV2W/xdc/top_level.xdc
# read_verilog -sv /tmp/tmp.xwyV2W/src/electronic_clk_gen.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/convolution.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/computations.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/top_level.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/adc_read.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/pulse_gen.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/vga_clk_gen.v
# read_verilog -sv /tmp/tmp.xwyV2W/src/vga_mux.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/threshold.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/uart_text.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_verilog -sv /tmp/tmp.xwyV2W/src/kernels.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/data_req.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/data_array.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/xilinx_true_dual_port_read_first_1_clock_ram.v
# read_verilog -sv /tmp/tmp.xwyV2W/src/vga.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/center_of_mass.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/scale.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/visualizer.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/mux_select.sv
# read_verilog -sv /tmp/tmp.xwyV2W/src/motion_tracking.sv
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 293918
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2598.000 ; gain = 0.000 ; free physical = 2393 ; free virtual = 6325
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.xwyV2W/src/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'vga_clk_gen' [/tmp/tmp.xwyV2W/src/vga_clk_gen.v:66]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.375000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 15.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'vga_clk_gen' (0#1) [/tmp/tmp.xwyV2W/src/vga_clk_gen.v:66]
INFO: [Synth 8-6157] synthesizing module 'vga' [/tmp/tmp.xwyV2W/src/vga.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [/tmp/tmp.xwyV2W/src/vga.sv:18]
INFO: [Synth 8-6157] synthesizing module 'electronic_clk_gen' [/tmp/tmp.xwyV2W/src/electronic_clk_gen.sv:4]
	Parameter RD_WIRE_CNT bound to: 16 - type: integer 
	Parameter ADC_TQUIET bound to: 4 - type: integer 
	Parameter GLOBAL_DIV bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'electronic_clk_gen' (0#1) [/tmp/tmp.xwyV2W/src/electronic_clk_gen.sv:4]
INFO: [Synth 8-6157] synthesizing module 'pulse_gen' [/tmp/tmp.xwyV2W/src/pulse_gen.sv:4]
	Parameter SW_WIRE_CNT bound to: 16 - type: integer 
	Parameter RD_WIRE_CNT bound to: 16 - type: integer 
	Parameter TSERIAL bound to: 16 - type: integer 
	Parameter TQUIET bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_gen' (0#1) [/tmp/tmp.xwyV2W/src/pulse_gen.sv:4]
INFO: [Synth 8-6157] synthesizing module 'mux_select' [/tmp/tmp.xwyV2W/src/mux_select.sv:4]
	Parameter SW_WIRE_CNT bound to: 16 - type: integer 
	Parameter RD_WIRE_CNT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_select' (0#1) [/tmp/tmp.xwyV2W/src/mux_select.sv:4]
INFO: [Synth 8-6157] synthesizing module 'adc_read' [/tmp/tmp.xwyV2W/src/adc_read.sv:7]
	Parameter ADC_TQUIET bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.xwyV2W/src/adc_read.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'adc_read' (0#1) [/tmp/tmp.xwyV2W/src/adc_read.sv:7]
INFO: [Synth 8-6157] synthesizing module 'data_array' [/tmp/tmp.xwyV2W/src/data_array.sv:4]
	Parameter SW_WIRE_CNT bound to: 16 - type: integer 
	Parameter RD_WIRE_CNT bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/tmp/tmp.xwyV2W/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/tmp/tmp.xwyV2W/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'data_array' (0#1) [/tmp/tmp.xwyV2W/src/data_array.sv:4]
INFO: [Synth 8-6157] synthesizing module 'threshold_input' [/tmp/tmp.xwyV2W/src/threshold.sv:5]
	Parameter DATA_THRESH_LOW bound to: 0 - type: integer 
	Parameter DATA_THRESH_HIGH bound to: 4095 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'button_counter' [/tmp/tmp.xwyV2W/src/threshold.sv:61]
	Parameter START_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pulse_tracker' [/tmp/tmp.xwyV2W/src/threshold.sv:200]
INFO: [Synth 8-6155] done synthesizing module 'pulse_tracker' (0#1) [/tmp/tmp.xwyV2W/src/threshold.sv:200]
INFO: [Synth 8-6157] synthesizing module 'simple_counter' [/tmp/tmp.xwyV2W/src/threshold.sv:161]
	Parameter MAX_COUNT bound to: 3 - type: integer 
	Parameter START_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_counter' (0#1) [/tmp/tmp.xwyV2W/src/threshold.sv:161]
INFO: [Synth 8-6157] synthesizing module 'simple_counter__parameterized0' [/tmp/tmp.xwyV2W/src/threshold.sv:161]
	Parameter MAX_COUNT bound to: 16 - type: integer 
	Parameter START_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_counter__parameterized0' (0#1) [/tmp/tmp.xwyV2W/src/threshold.sv:161]
INFO: [Synth 8-6157] synthesizing module 'simple_counter__parameterized1' [/tmp/tmp.xwyV2W/src/threshold.sv:161]
	Parameter MAX_COUNT bound to: 16 - type: integer 
	Parameter START_VAL bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_counter__parameterized1' (0#1) [/tmp/tmp.xwyV2W/src/threshold.sv:161]
INFO: [Synth 8-6155] done synthesizing module 'button_counter' (0#1) [/tmp/tmp.xwyV2W/src/threshold.sv:61]
INFO: [Synth 8-6157] synthesizing module 'button_counter__parameterized0' [/tmp/tmp.xwyV2W/src/threshold.sv:61]
	Parameter START_VAL bound to: 4095 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'simple_counter__parameterized2' [/tmp/tmp.xwyV2W/src/threshold.sv:161]
	Parameter MAX_COUNT bound to: 16 - type: integer 
	Parameter START_VAL bound to: 4095 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_counter__parameterized2' (0#1) [/tmp/tmp.xwyV2W/src/threshold.sv:161]
INFO: [Synth 8-6157] synthesizing module 'simple_counter__parameterized3' [/tmp/tmp.xwyV2W/src/threshold.sv:161]
	Parameter MAX_COUNT bound to: 16 - type: integer 
	Parameter START_VAL bound to: 4095 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_counter__parameterized3' (0#1) [/tmp/tmp.xwyV2W/src/threshold.sv:161]
INFO: [Synth 8-6155] done synthesizing module 'button_counter__parameterized0' (0#1) [/tmp/tmp.xwyV2W/src/threshold.sv:61]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/tmp/tmp.xwyV2W/src/threshold.sv:223]
	Parameter COUNT_TO bound to: 16'b0001000000000000 
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/tmp/tmp.xwyV2W/src/threshold.sv:274]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/tmp/tmp.xwyV2W/src/threshold.sv:274]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/tmp/tmp.xwyV2W/src/threshold.sv:223]
INFO: [Synth 8-6155] done synthesizing module 'threshold_input' (0#1) [/tmp/tmp.xwyV2W/src/threshold.sv:5]
INFO: [Synth 8-6157] synthesizing module 'scale' [/tmp/tmp.xwyV2W/src/scale.sv:4]
	Parameter SW_WIRE_CNT bound to: 16 - type: integer 
	Parameter RD_WIRE_CNT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'scale' (0#1) [/tmp/tmp.xwyV2W/src/scale.sv:4]
INFO: [Synth 8-6157] synthesizing module 'computation' [/tmp/tmp.xwyV2W/src/computations.sv:4]
	Parameter SW_WIRE_CNT bound to: 16 - type: integer 
	Parameter RD_WIRE_CNT bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kernels' [/tmp/tmp.xwyV2W/src/kernels.sv:4]
	Parameter K_SELECT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels' (0#1) [/tmp/tmp.xwyV2W/src/kernels.sv:4]
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized0' [/tmp/tmp.xwyV2W/src/kernels.sv:4]
	Parameter K_SELECT bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized0' (0#1) [/tmp/tmp.xwyV2W/src/kernels.sv:4]
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized1' [/tmp/tmp.xwyV2W/src/kernels.sv:4]
	Parameter K_SELECT bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized1' (0#1) [/tmp/tmp.xwyV2W/src/kernels.sv:4]
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized2' [/tmp/tmp.xwyV2W/src/kernels.sv:4]
	Parameter K_SELECT bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized2' (0#1) [/tmp/tmp.xwyV2W/src/kernels.sv:4]
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized3' [/tmp/tmp.xwyV2W/src/kernels.sv:4]
	Parameter K_SELECT bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized3' (0#1) [/tmp/tmp.xwyV2W/src/kernels.sv:4]
INFO: [Synth 8-6157] synthesizing module 'kernels__parameterized4' [/tmp/tmp.xwyV2W/src/kernels.sv:4]
	Parameter K_SELECT bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'kernels__parameterized4' (0#1) [/tmp/tmp.xwyV2W/src/kernels.sv:4]
INFO: [Synth 8-6157] synthesizing module 'convolution' [/tmp/tmp.xwyV2W/src/convolution.sv:4]
	Parameter SW_WIRE_CNT bound to: 16 - type: integer 
	Parameter RD_WIRE_CNT bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'convolution' (0#1) [/tmp/tmp.xwyV2W/src/convolution.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'computation' (0#1) [/tmp/tmp.xwyV2W/src/computations.sv:4]
INFO: [Synth 8-6157] synthesizing module 'center_of_mass' [/tmp/tmp.xwyV2W/src/center_of_mass.sv:6]
INFO: [Synth 8-6157] synthesizing module 'divider' [/tmp/tmp.xwyV2W/src/center_of_mass.sv:115]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/tmp/tmp.xwyV2W/src/center_of_mass.sv:115]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.xwyV2W/src/center_of_mass.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'center_of_mass' (0#1) [/tmp/tmp.xwyV2W/src/center_of_mass.sv:6]
INFO: [Synth 8-6157] synthesizing module 'motion_tracking' [/tmp/tmp.xwyV2W/src/motion_tracking.sv:6]
	Parameter SW_WIRE_CNT bound to: 16 - type: integer 
	Parameter RD_WIRE_CNT bound to: 16 - type: integer 
	Parameter CYCLE_TIMEOUT bound to: 16250000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'motion_tracking' (0#1) [/tmp/tmp.xwyV2W/src/motion_tracking.sv:6]
INFO: [Synth 8-6157] synthesizing module 'uart' [/tmp/tmp.xwyV2W/src/uart_text.sv:4]
	Parameter SW_WIRE_CNT bound to: 16 - type: integer 
	Parameter RD_WIRE_CNT bound to: 16 - type: integer 
	Parameter CLOCK_RATE bound to: 65000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pulse_gen__parameterized0' [/tmp/tmp.xwyV2W/src/pulse_gen.sv:4]
	Parameter SW_WIRE_CNT bound to: 16 - type: integer 
	Parameter RD_WIRE_CNT bound to: 16 - type: integer 
	Parameter TSERIAL bound to: 1 - type: integer 
	Parameter TQUIET bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pulse_gen__parameterized0' (0#1) [/tmp/tmp.xwyV2W/src/pulse_gen.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.xwyV2W/src/uart_text.sv:74]
INFO: [Synth 8-6157] synthesizing module 'uart_transmit' [/tmp/tmp.xwyV2W/src/uart_text.sv:128]
	Parameter CLOCK_RATE bound to: 65000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_transmit' (0#1) [/tmp/tmp.xwyV2W/src/uart_text.sv:128]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [/tmp/tmp.xwyV2W/src/uart_text.sv:4]
INFO: [Synth 8-6157] synthesizing module 'data_req' [/tmp/tmp.xwyV2W/src/data_req.sv:6]
	Parameter SW_WIRE_CNT bound to: 16 - type: integer 
	Parameter RD_WIRE_CNT bound to: 16 - type: integer 
	Parameter HORIZONTAL_PIXEL bound to: 1024 - type: integer 
	Parameter VERTICAL_PIXEL bound to: 768 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_req' (0#1) [/tmp/tmp.xwyV2W/src/data_req.sv:6]
INFO: [Synth 8-6157] synthesizing module 'visualizer' [/tmp/tmp.xwyV2W/src/visualizer.sv:4]
	Parameter SW_WIRE_CNT bound to: 16 - type: integer 
	Parameter RD_WIRE_CNT bound to: 16 - type: integer 
	Parameter DATA_THRESH_LOW bound to: 0 - type: integer 
	Parameter DATA_THRESH_HIGH bound to: 4095 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'visualizer' (0#1) [/tmp/tmp.xwyV2W/src/visualizer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'vga_mux' [/tmp/tmp.xwyV2W/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_mux' (0#1) [/tmp/tmp.xwyV2W/src/vga_mux.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/tmp/tmp.xwyV2W/src/top_level.sv:4]
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-5856] 3D RAM coeffs_i_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-10225] Potential Runtime issue for 3D-RAM or RAM from Record/Structs for RAM  coeffs_i_reg 
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2598.000 ; gain = 0.000 ; free physical = 3479 ; free virtual = 7412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2598.000 ; gain = 0.000 ; free physical = 3481 ; free virtual = 7414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2598.000 ; gain = 0.000 ; free physical = 3481 ; free virtual = 7414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2598.000 ; gain = 0.000 ; free physical = 3473 ; free virtual = 7406
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.xwyV2W/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_txd_in'. [/tmp/tmp.xwyV2W/xdc/top_level.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.xwyV2W/xdc/top_level.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tmp/tmp.xwyV2W/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tmp/tmp.xwyV2W/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.008 ; gain = 0.000 ; free physical = 3387 ; free virtual = 7321
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2662.008 ; gain = 0.000 ; free physical = 3387 ; free virtual = 7321
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3462 ; free virtual = 7396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3462 ; free virtual = 7396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3462 ; free virtual = 7396
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'adc_read'
INFO: [Synth 8-802] inferred FSM for state register 'pulse_delay_reg' in module 'adc_read'
WARNING: [Synth 8-3936] Found unconnected internal register 'signed_data_res_reg' and it is trimmed from '32' to '12' bits. [/tmp/tmp.xwyV2W/src/convolution.sv:93]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'center_of_mass'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                              000
                 iSTATE1 |                               01 |                              001
                 iSTATE0 |                               10 |                              010
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pulse_delay_reg' using encoding 'sequential' in module 'adc_read'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   PAUSE |                             0001 |                             0010
                 WAITING |                             0010 |                             0000
                 READING |                             0100 |                             0001
                   ERROR |                             1000 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'adc_read'
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SUMMING |                              001 |                               00
             DIVIDE_WAIT |                              010 |                               01
               END_FRAME |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'center_of_mass'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
            NEWFRAME_SIG |                              010 |                               01
                  READ00 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3453 ; free virtual = 7388
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 5     
	   3 Input   32 Bit       Adders := 4     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 8     
	   2 Input    5 Bit       Adders := 14    
	   2 Input    4 Bit       Adders := 12    
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 5     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 17    
	               24 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               12 Bit    Registers := 70    
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 20    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 62    
+---RAMs : 
	               3K Bit	(256 X 12 bit)          RAMs := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 36    
	   2 Input   12 Bit        Muxes := 14    
	   4 Input   12 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 5     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 14    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 25    
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 101   
	   4 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP signed_data_p12, operation Mode is: A*B.
DSP Report: operator signed_data_p12 is absorbed into DSP signed_data_p12.
DSP Report: Generating DSP signed_data_p11, operation Mode is: A*B.
DSP Report: operator signed_data_p11 is absorbed into DSP signed_data_p11.
DSP Report: Generating DSP signed_data_p12, operation Mode is: A*B.
DSP Report: operator signed_data_p12 is absorbed into DSP signed_data_p12.
DSP Report: Generating DSP signed_data_p22, operation Mode is: A*B.
DSP Report: operator signed_data_p22 is absorbed into DSP signed_data_p22.
DSP Report: Generating DSP signed_data_p21, operation Mode is: A*B.
DSP Report: operator signed_data_p21 is absorbed into DSP signed_data_p21.
DSP Report: Generating DSP signed_data_p22, operation Mode is: A*B.
DSP Report: operator signed_data_p22 is absorbed into DSP signed_data_p22.
DSP Report: Generating DSP signed_data_p02, operation Mode is: A*B.
DSP Report: operator signed_data_p02 is absorbed into DSP signed_data_p02.
DSP Report: Generating DSP signed_data_p01, operation Mode is: A*B.
DSP Report: operator signed_data_p01 is absorbed into DSP signed_data_p01.
DSP Report: Generating DSP signed_data_p02, operation Mode is: A*B.
DSP Report: operator signed_data_p02 is absorbed into DSP signed_data_p02.
DSP Report: Generating DSP data_scaled0, operation Mode is: A*(B:0x2ff).
DSP Report: operator data_scaled0 is absorbed into DSP data_scaled0.
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element rawdata_bram_storage/storage_array/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element vis_bram_storage/storage_array/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element uart_bram_storage/storage_array/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3423 ; free virtual = 7365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | rawdata_bram_storage/storage_array/BRAM_reg | 256 x 12(NO_CHANGE)    | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_level   | vis_bram_storage/storage_array/BRAM_reg     | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_level   | uart_bram_storage/storage_array/BRAM_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|convolution | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 13     | 8      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|visualizer  | A*(B:0x2ff) | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3283 ; free virtual = 7225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3271 ; free virtual = 7213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                  | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top_level   | rawdata_bram_storage/storage_array/BRAM_reg | 256 x 12(NO_CHANGE)    | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_level   | vis_bram_storage/storage_array/BRAM_reg     | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|top_level   | uart_bram_storage/storage_array/BRAM_reg    | 256 x 12(READ_FIRST)   | W |   | 256 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+---------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3278 ; free virtual = 7209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3277 ; free virtual = 7208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3277 ; free virtual = 7208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3277 ; free virtual = 7208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3277 ; free virtual = 7208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3277 ; free virtual = 7208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3277 ; free virtual = 7208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | comp/conv/prev_sw_cnt4_reg[3] | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top_level   | comp/conv/prev_rd_cnt4_reg[3] | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top_level   | comp/conv/valid2_reg          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | comp/conv/identity2_reg[11]   | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|top_level   | blank2_reg                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | hsync3_reg                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vsync3_reg                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|convolution | A*B         | 12     | 3      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 12     | 2      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 12     | 2      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 12     | 2      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 12     | 1      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 12     | 1      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 12     | 2      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 12     | 1      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|convolution | A*B         | 12     | 1      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|visualizer  | A*B         | 12     | 10     | -      | -      | 22     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |   106|
|3     |DSP48E1    |    10|
|4     |LUT1       |    35|
|5     |LUT2       |   312|
|6     |LUT3       |   188|
|7     |LUT4       |   381|
|8     |LUT5       |   189|
|9     |LUT6       |   919|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   216|
|12    |MUXF8      |   108|
|13    |RAMB18E1   |     3|
|15    |SRL16E     |    24|
|16    |FDRE       |  1652|
|17    |FDSE       |    19|
|18    |IBUF       |    16|
|19    |OBUF       |    43|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3277 ; free virtual = 7208
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2662.008 ; gain = 0.000 ; free physical = 3334 ; free virtual = 7265
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2662.008 ; gain = 64.008 ; free physical = 3334 ; free virtual = 7265
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2662.008 ; gain = 0.000 ; free physical = 3427 ; free virtual = 7357
INFO: [Netlist 29-17] Analyzing 444 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tmp/tmp.xwyV2W/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_txd_in'. [/tmp/tmp.xwyV2W/xdc/top_level.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/tmp/tmp.xwyV2W/xdc/top_level.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/tmp/tmp.xwyV2W/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2662.008 ; gain = 0.000 ; free physical = 3359 ; free virtual = 7290
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 780462cd
INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 31 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 2662.008 ; gain = 64.020 ; free physical = 3584 ; free virtual = 7515
# opt_design;
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2726.039 ; gain = 64.031 ; free physical = 3584 ; free virtual = 7514

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 949bac38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2746.852 ; gain = 20.812 ; free physical = 3301 ; free virtual = 7232

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter uart_output/transmitter/data_out_i_2 into driver instance uart_output/transmitter/data_counter[4]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 55fa8098

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2961.820 ; gain = 0.000 ; free physical = 3089 ; free virtual = 7020
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 8eb75d45

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2961.820 ; gain = 0.000 ; free physical = 3089 ; free virtual = 7020
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a1e85c15

Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2961.820 ; gain = 0.000 ; free physical = 3089 ; free virtual = 7020
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a1e85c15

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2993.836 ; gain = 32.016 ; free physical = 3089 ; free virtual = 7020
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a1e85c15

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2993.836 ; gain = 32.016 ; free physical = 3089 ; free virtual = 7020
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a1e85c15

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2993.836 ; gain = 32.016 ; free physical = 3089 ; free virtual = 7020
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2993.836 ; gain = 0.000 ; free physical = 3089 ; free virtual = 7020
Ending Logic Optimization Task | Checksum: 11b628d18

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2993.836 ; gain = 32.016 ; free physical = 3089 ; free virtual = 7020

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 11b628d18

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3287 ; free virtual = 7218
Ending Power Optimization Task | Checksum: 11b628d18

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.8 . Memory (MB): peak = 3169.891 ; gain = 176.055 ; free physical = 3293 ; free virtual = 7223

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11b628d18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3293 ; free virtual = 7223

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3293 ; free virtual = 7223
Ending Netlist Obfuscation Task | Checksum: 11b628d18

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3293 ; free virtual = 7223
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3169.891 ; gain = 507.883 ; free physical = 3293 ; free virtual = 7223
# place_design;
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3248 ; free virtual = 7178
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d6bc76bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3248 ; free virtual = 7178
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3248 ; free virtual = 7178

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aed615a6

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3271 ; free virtual = 7202

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c8c7cb6c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.88 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3282 ; free virtual = 7213

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c8c7cb6c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3282 ; free virtual = 7213
Phase 1 Placer Initialization | Checksum: c8c7cb6c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.9 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3282 ; free virtual = 7213

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 134883cd4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3290 ; free virtual = 7221

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d00151ca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3290 ; free virtual = 7221

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d00151ca

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3291 ; free virtual = 7222

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 93 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 45 nets or LUTs. Breaked 0 LUT, combined 45 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3253 ; free virtual = 7184

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             45  |                    45  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             45  |                    45  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 168e83b43

Time (s): cpu = 00:01:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3253 ; free virtual = 7184
Phase 2.4 Global Placement Core | Checksum: 22a08a8b5

Time (s): cpu = 00:01:51 ; elapsed = 00:00:18 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3251 ; free virtual = 7182
Phase 2 Global Placement | Checksum: 22a08a8b5

Time (s): cpu = 00:01:51 ; elapsed = 00:00:18 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3253 ; free virtual = 7184

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 265801b30

Time (s): cpu = 00:01:52 ; elapsed = 00:00:18 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3253 ; free virtual = 7184

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f5f7cf8c

Time (s): cpu = 00:01:54 ; elapsed = 00:00:19 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3253 ; free virtual = 7184

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22e7c59b9

Time (s): cpu = 00:01:55 ; elapsed = 00:00:19 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3253 ; free virtual = 7184

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 177a1e8c6

Time (s): cpu = 00:01:55 ; elapsed = 00:00:19 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3253 ; free virtual = 7184

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18ea26e89

Time (s): cpu = 00:01:57 ; elapsed = 00:00:20 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3249 ; free virtual = 7180

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d99e6458

Time (s): cpu = 00:01:57 ; elapsed = 00:00:20 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3249 ; free virtual = 7180

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 251f24cd0

Time (s): cpu = 00:01:57 ; elapsed = 00:00:20 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3249 ; free virtual = 7180
Phase 3 Detail Placement | Checksum: 251f24cd0

Time (s): cpu = 00:01:57 ; elapsed = 00:00:20 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3249 ; free virtual = 7180

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20d37d7eb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.356 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 165116aa7

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3247 ; free virtual = 7178
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1f477a1ba

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3247 ; free virtual = 7178
Phase 4.1.1.1 BUFG Insertion | Checksum: 20d37d7eb

Time (s): cpu = 00:02:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3247 ; free virtual = 7178

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.356. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1bb18d8f3

Time (s): cpu = 00:02:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3247 ; free virtual = 7178

Time (s): cpu = 00:02:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3247 ; free virtual = 7178
Phase 4.1 Post Commit Optimization | Checksum: 1bb18d8f3

Time (s): cpu = 00:02:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3247 ; free virtual = 7178

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bb18d8f3

Time (s): cpu = 00:02:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3248 ; free virtual = 7179

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1bb18d8f3

Time (s): cpu = 00:02:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3248 ; free virtual = 7179
Phase 4.3 Placer Reporting | Checksum: 1bb18d8f3

Time (s): cpu = 00:02:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3248 ; free virtual = 7179

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3248 ; free virtual = 7179

Time (s): cpu = 00:02:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3248 ; free virtual = 7179
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16639b742

Time (s): cpu = 00:02:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3248 ; free virtual = 7179
Ending Placer Task | Checksum: 15af269ac

Time (s): cpu = 00:02:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3248 ; free virtual = 7179
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:03 ; elapsed = 00:00:22 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3270 ; free virtual = 7201
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: eccc83a1 ConstDB: 0 ShapeSum: 6e25e60b RouteDB: 0
Post Restoration Checksum: NetGraph: 7c6da6f2 NumContArr: a4009a13 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1206e4105

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3122 ; free virtual = 7053

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1206e4105

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3088 ; free virtual = 7019

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1206e4105

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3088 ; free virtual = 7019
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: b141152e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3080 ; free virtual = 7011
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.401  | TNS=0.000  | WHS=-0.176 | THS=-31.020|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2810
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2810
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 8833910b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3077 ; free virtual = 7008

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 8833910b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3077 ; free virtual = 7008
Phase 3 Initial Routing | Checksum: 17063062f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3076 ; free virtual = 7007

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 463
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.392  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23b4ba035

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3072 ; free virtual = 7003

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.392  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10577cd3b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3072 ; free virtual = 7002
Phase 4 Rip-up And Reroute | Checksum: 10577cd3b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3072 ; free virtual = 7002

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 10577cd3b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3072 ; free virtual = 7002

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10577cd3b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3072 ; free virtual = 7002
Phase 5 Delay and Skew Optimization | Checksum: 10577cd3b

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3072 ; free virtual = 7002

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16402d0e7

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3072 ; free virtual = 7002
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.479  | TNS=0.000  | WHS=0.066  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e6bc842d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3072 ; free virtual = 7002
Phase 6 Post Hold Fix | Checksum: e6bc842d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3072 ; free virtual = 7002

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.608609 %
  Global Horizontal Routing Utilization  = 0.615018 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d9efca78

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3072 ; free virtual = 7002

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d9efca78

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3071 ; free virtual = 7001

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cbdf465e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3070 ; free virtual = 7001

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.479  | TNS=0.000  | WHS=0.066  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cbdf465e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3070 ; free virtual = 7001
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3110 ; free virtual = 7040

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 3169.891 ; gain = 0.000 ; free physical = 3110 ; free virtual = 7040
# write_bitstream -force /tmp/tmp.xwyV2W/obj/out.bit
Command: write_bitstream -force /tmp/tmp.xwyV2W/obj/out.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p01 input comp/conv/signed_data_p01/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p01 input comp/conv/signed_data_p01/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p02 input comp/conv/signed_data_p02/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p02 input comp/conv/signed_data_p02/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p02__0 input comp/conv/signed_data_p02__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p02__0 input comp/conv/signed_data_p02__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p11 input comp/conv/signed_data_p11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p11 input comp/conv/signed_data_p11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p12 input comp/conv/signed_data_p12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p12 input comp/conv/signed_data_p12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p12__0 input comp/conv/signed_data_p12__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p12__0 input comp/conv/signed_data_p12__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p21 input comp/conv/signed_data_p21/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p21 input comp/conv/signed_data_p21/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p22 input comp/conv/signed_data_p22/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p22 input comp/conv/signed_data_p22/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p22__0 input comp/conv/signed_data_p22__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP comp/conv/signed_data_p22__0 input comp/conv/signed_data_p22__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP vga_out/data_scaled0 input vga_out/data_scaled0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP comp/conv/signed_data_p01 output comp/conv/signed_data_p01/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP comp/conv/signed_data_p02 output comp/conv/signed_data_p02/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP comp/conv/signed_data_p02__0 output comp/conv/signed_data_p02__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP comp/conv/signed_data_p11 output comp/conv/signed_data_p11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP comp/conv/signed_data_p12 output comp/conv/signed_data_p12/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP comp/conv/signed_data_p12__0 output comp/conv/signed_data_p12__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP comp/conv/signed_data_p21 output comp/conv/signed_data_p21/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP comp/conv/signed_data_p22 output comp/conv/signed_data_p22/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP comp/conv/signed_data_p22__0 output comp/conv/signed_data_p22__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP vga_out/data_scaled0 output vga_out/data_scaled0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP comp/conv/signed_data_p01 multiplier stage comp/conv/signed_data_p01/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP comp/conv/signed_data_p02 multiplier stage comp/conv/signed_data_p02/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP comp/conv/signed_data_p02__0 multiplier stage comp/conv/signed_data_p02__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP comp/conv/signed_data_p11 multiplier stage comp/conv/signed_data_p11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP comp/conv/signed_data_p12 multiplier stage comp/conv/signed_data_p12/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP comp/conv/signed_data_p12__0 multiplier stage comp/conv/signed_data_p12__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP comp/conv/signed_data_p21 multiplier stage comp/conv/signed_data_p21/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP comp/conv/signed_data_p22 multiplier stage comp/conv/signed_data_p22/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP comp/conv/signed_data_p22__0 multiplier stage comp/conv/signed_data_p22__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP vga_out/data_scaled0 multiplier stage vga_out/data_scaled0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 39 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream /tmp/tmp.xwyV2W/obj/out.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3349.289 ; gain = 179.398 ; free physical = 3066 ; free virtual = 6999
INFO: [Common 17-206] Exiting Vivado at Wed Dec 14 00:45:12 2022...
