Day 1: Introduction to Verilog RTL Design & Synthesis
---
We will start exploring Verilog designs, gain hands-on experience with Icarus Verilog (iverilog) tool for open-source simulation, and then how to visualise the waveform i.e. timing simulation output using Gtkwave tool.


## Table of Content 

- ğŸ” **What is a Simulator, Design, and Testbench?**  
- âš¡ **Getting Started with Icarus Verilog (iverilog)**  
- ğŸ§ª **Lab: Simulating a 2-to-1 Multiplexer**  
- ğŸ“– **Verilog Code Walkthrough & Analysis**  
- ğŸ—ï¸ **Introduction to Yosys & Gate Libraries**  
- ğŸ”§ **Synthesis Lab with Yosys**  
- ğŸ“ **Summary & Key Takeaways**  
  
