/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 264 144)
	(text "add_or_not" (rect 5 0 102 23)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 103 35 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "B2" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "B2" (rect 21 27 44 50)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "B1" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "B1" (rect 21 43 44 66)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "B0" (rect 0 0 23 23)(font "Intel Clear" (font_size 8)))
		(text "B0" (rect 21 59 44 82)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "ENABLE" (rect 0 0 68 23)(font "Intel Clear" (font_size 8)))
		(text "ENABLE" (rect 21 75 89 98)(font "Intel Clear" (font_size 8)))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 248 32)
		(output)
		(text "J2" (rect 0 0 21 23)(font "Intel Clear" (font_size 8)))
		(text "J2" (rect 206 27 227 50)(font "Intel Clear" (font_size 8)))
		(line (pt 248 32)(pt 232 32))
	)
	(port
		(pt 248 48)
		(output)
		(text "J1" (rect 0 0 21 23)(font "Intel Clear" (font_size 8)))
		(text "J1" (rect 206 43 227 66)(font "Intel Clear" (font_size 8)))
		(line (pt 248 48)(pt 232 48))
	)
	(port
		(pt 248 64)
		(output)
		(text "J0" (rect 0 0 21 23)(font "Intel Clear" (font_size 8)))
		(text "J0" (rect 206 59 227 82)(font "Intel Clear" (font_size 8)))
		(line (pt 248 64)(pt 232 64))
	)
	(port
		(pt 248 80)
		(output)
		(text "add2score" (rect 0 0 90 23)(font "Intel Clear" (font_size 8)))
		(text "add2score" (rect 137 75 227 98)(font "Intel Clear" (font_size 8)))
		(line (pt 248 80)(pt 232 80))
	)
	(port
		(pt 248 96)
		(output)
		(text "already_added" (rect 0 0 127 23)(font "Intel Clear" (font_size 8)))
		(text "already_added" (rect 100 91 227 114)(font "Intel Clear" (font_size 8)))
		(line (pt 248 96)(pt 232 96))
	)
	(drawing
		(rectangle (rect 16 16 232 112))
	)
)
