{
  "creator": "Yosys 0.48 (git sha1 aaa5347494801e9e3870b31387da59da24233f76, clang++ 18.1.2-wasi-sdk -O3)",
  "modules": {
    "nco": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:23.1-69.10"
      },
      "parameter_default_values": {
        "ADDR_BITS": "00000000000000000000000000001010",
        "DATA_WIDTH": "00000000000000000000000000001100",
        "PHASE_WIDTH": "00000000000000000000000000100000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "phase_increment": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "sine_out": {
          "direction": "output",
          "signed": 1,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ]
        },
        "cosine_out": {
          "direction": "output",
          "signed": 1,
          "bits": [ 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ]
        }
      },
      "cells": {
        "$add${workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:47$2": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000100000",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:47.34-47.69"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ],
            "B": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
            "Y": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ]
          }
        },
        "$add${workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:53$3": {
          "hide_name": 1,
          "type": "$add",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000001010",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000100000",
            "Y_WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:53.26-53.60"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ],
            "B": [ "0", "0", "0", "0", "0", "0", "0", "0", "1", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0", "0" ],
            "Y": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155 ]
          }
        },
        "$procdff$6": {
          "hide_name": 1,
          "type": "$adff",
          "parameters": {
            "ARST_POLARITY": "1",
            "ARST_VALUE": "00000000000000000000000000000000",
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000100000"
          },
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:43.5-49.8"
          },
          "port_directions": {
            "ARST": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "ARST": [ 3 ],
            "CLK": [ 2 ],
            "D": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
            "Q": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ]
          }
        },
        "sine_cos_rom_inst": {
          "hide_name": 0,
          "type": "sine_cos_rom",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:57.18-67.6"
          },
          "port_directions": {
            "addra": "input",
            "addrb": "input",
            "clka": "input",
            "clkb": "input",
            "douta": "output",
            "doutb": "output",
            "ena": "input",
            "enb": "input"
          },
          "connections": {
            "addra": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ],
            "addrb": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
            "clka": [ 2 ],
            "clkb": [ 2 ],
            "douta": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ],
            "doutb": [ 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
            "ena": [ "1" ],
            "enb": [ "1" ]
          }
        }
      },
      "netnames": {
        "$0\\phase_accumulator[31:0]": {
          "hide_name": 1,
          "bits": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:43.5-49.8"
          }
        },
        "$add${workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:47$2_Y": {
          "hide_name": 1,
          "bits": [ 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123 ],
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:47.34-47.69"
          }
        },
        "$add${workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:53$3_Y": {
          "hide_name": 1,
          "bits": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155 ],
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:53.26-53.60"
          }
        },
        "$auto$rtlil.cc:2743:ReduceOr$5": {
          "hide_name": 1,
          "bits": [ 3 ],
          "attributes": {
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:30.16-30.19"
          }
        },
        "cosine_addr": {
          "hide_name": 0,
          "bits": [ 124, 125, 126, 127, 128, 129, 130, 131, 132, 133 ],
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:40.27-40.38"
          }
        },
        "cosine_out": {
          "hide_name": 0,
          "bits": [ 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:34.41-34.51"
          }
        },
        "phase_accumulator": {
          "hide_name": 0,
          "bits": [ 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ],
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:38.27-38.44"
          }
        },
        "phase_increment": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:32.34-32.49"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:31.16-31.19"
          }
        },
        "sine_addr": {
          "hide_name": 0,
          "bits": [ 82, 83, 84, 85, 86, 87, 88, 89, 90, 91 ],
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:39.27-39.36"
          }
        },
        "sine_out": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47 ],
          "signed": 1,
          "attributes": {
            "src": "{workspace}/Radar_Pulse_Compression.srcs/sources_1/new/nco.v:33.41-33.49"
          }
        }
      }
    },
    "sine_cos_rom": {
      "attributes": {
        "x_core_info": "blk_mem_gen_v8_4_9,Vivado 2024.2",
        "downgradeipidentifiedwarnings": "yes",
        "core_generation_info": "sine_cos_rom,blk_mem_gen_v8_4_9,{x_ipProduct=Vivado 2024.2,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=blk_mem_gen,x_ipVersion=8.4,x_ipCoreRevision=9,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,C_FAMILY=zynq,C_XDEVICEFAMILY=zynq,C_ELABORATION_DIR=./,C_INTERFACE_TYPE=0,C_AXI_TYPE=1,C_AXI_SLAVE_TYPE=0,C_USE_BRAM_BLOCK=0,C_ENABLE_32BIT_ADDRESS=0,C_CTRL_ECC_ALGO=NONE,C_HAS_AXI_ID=0,C_AXI_ID_WIDTH=4,C_MEM_TYPE=1,C_BYTE_SIZE=9,C_ALGORITHM=1,C_PRIM_TYPE=1,C_LOAD_INIT_FILE=1,C_INIT_FILE_NAME=sine_cos_rom.mif,C_INIT_FILE=sine_cos_rom.mem,C_USE_DEFAULT_DATA=0,C_DEFAULT_DATA=0,C_HAS_RSTA=0,C_RST_PRIORITY_A=CE,C_RSTRAM_A=0,C_INITA_VAL=0,C_HAS_ENA=1,C_HAS_REGCEA=0,C_USE_BYTE_WEA=0,C_WEA_WIDTH=1,C_WRITE_MODE_A=NO_CHANGE,C_WRITE_WIDTH_A=12,C_READ_WIDTH_A=12,C_WRITE_DEPTH_A=1024,C_READ_DEPTH_A=1024,C_ADDRA_WIDTH=10,C_HAS_RSTB=0,C_RST_PRIORITY_B=CE,C_RSTRAM_B=0,C_INITB_VAL=0,C_HAS_ENB=1,C_HAS_REGCEB=0,C_USE_BYTE_WEB=0,C_WEB_WIDTH=1,C_WRITE_MODE_B=WRITE_FIRST,C_WRITE_WIDTH_B=12,C_READ_WIDTH_B=12,C_WRITE_DEPTH_B=1024,C_READ_DEPTH_B=1024,C_ADDRB_WIDTH=10,C_HAS_MEM_OUTPUT_REGS_A=0,C_HAS_MEM_OUTPUT_REGS_B=1,C_HAS_MUX_OUTPUT_REGS_A=0,C_HAS_MUX_OUTPUT_REGS_B=0,C_MUX_PIPELINE_STAGES=0,C_HAS_SOFTECC_INPUT_REGS_A=0,C_HAS_SOFTECC_OUTPUT_REGS_B=0,C_USE_SOFTECC=0,C_USE_ECC=0,C_EN_ECC_PIPE=0,C_READ_LATENCY_A=1,C_READ_LATENCY_B=1,C_HAS_INJECTERR=0,C_SIM_COLLISION_CHECK=ALL,C_COMMON_CLK=0,C_DISABLE_WARN_BHV_COLL=0,C_EN_SLEEP_PIN=0,C_USE_URAM=0,C_EN_RDADDRA_CHG=0,C_EN_RDADDRB_CHG=0,C_EN_DEEPSLEEP_PIN=0,C_EN_SHUTDOWN_PIN=0,C_EN_SAFETY_CKT=0,C_DISABLE_WARN_BHV_RANGE=0,C_COUNT_36K_BRAM=0,C_COUNT_18K_BRAM=1,C_EST_POWER_SUMMARY=Estimated Power for IP     _     2.5597 mW}",
        "CHECK_LICENSE_TYPE": "sine_cos_rom,blk_mem_gen_v8_4_9,{}",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "{workspace}/prj/xilinx/Radar_Pulse_Compression.ip_user_files/ip/sine_cos_rom/sine_cos_rom_stub.v:19.1-32.10"
      },
      "ports": {
        "clka": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ena": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "wea": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "addra": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 ]
        },
        "dina": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ]
        },
        "clkb": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "enb": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "addrb": {
          "direction": "input",
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38 ]
        },
        "doutb": {
          "direction": "output",
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "addra": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "{workspace}/prj/xilinx/Radar_Pulse_Compression.ip_user_files/ip/sine_cos_rom/sine_cos_rom_stub.v:26.87-26.92",
            "x_interface_info": "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR"
          }
        },
        "addrb": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38 ],
          "attributes": {
            "src": "{workspace}/prj/xilinx/Radar_Pulse_Compression.ip_user_files/ip/sine_cos_rom/sine_cos_rom_stub.v:30.87-30.92",
            "x_interface_info": "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR"
          }
        },
        "clka": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "{workspace}/prj/xilinx/Radar_Pulse_Compression.ip_user_files/ip/sine_cos_rom/sine_cos_rom_stub.v:23.295-23.299",
            "x_interface_info": "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK",
            "x_interface_mode": "slave BRAM_PORTA",
            "x_interface_parameter": "XIL_INTERFACENAME BRAM_PORTA, MEM_ADDRESS_MODE BYTE_ADDRESS, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1"
          }
        },
        "clkb": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "{workspace}/prj/xilinx/Radar_Pulse_Compression.ip_user_files/ip/sine_cos_rom/sine_cos_rom_stub.v:28.295-28.299",
            "x_interface_info": "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK",
            "x_interface_mode": "slave BRAM_PORTB",
            "x_interface_parameter": "XIL_INTERFACENAME BRAM_PORTB, MEM_ADDRESS_MODE BYTE_ADDRESS, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1"
          }
        },
        "dina": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "{workspace}/prj/xilinx/Radar_Pulse_Compression.ip_user_files/ip/sine_cos_rom/sine_cos_rom_stub.v:27.87-27.91",
            "x_interface_info": "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN"
          }
        },
        "doutb": {
          "hide_name": 0,
          "bits": [ 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50 ],
          "attributes": {
            "src": "{workspace}/prj/xilinx/Radar_Pulse_Compression.ip_user_files/ip/sine_cos_rom/sine_cos_rom_stub.v:31.89-31.94",
            "x_interface_info": "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT"
          }
        },
        "ena": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "{workspace}/prj/xilinx/Radar_Pulse_Compression.ip_user_files/ip/sine_cos_rom/sine_cos_rom_stub.v:24.80-24.83",
            "x_interface_info": "xilinx.com:interface:bram:1.0 BRAM_PORTA EN"
          }
        },
        "enb": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "{workspace}/prj/xilinx/Radar_Pulse_Compression.ip_user_files/ip/sine_cos_rom/sine_cos_rom_stub.v:29.80-29.83",
            "x_interface_info": "xilinx.com:interface:bram:1.0 BRAM_PORTB EN"
          }
        },
        "wea": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "{workspace}/prj/xilinx/Radar_Pulse_Compression.ip_user_files/ip/sine_cos_rom/sine_cos_rom_stub.v:25.85-25.88",
            "x_interface_info": "xilinx.com:interface:bram:1.0 BRAM_PORTA WE"
          }
        }
      }
    }
  }
}
