[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 50000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2577337 heartbeat IPC: 3.88 cumulative IPC: 3.88 (Simulation time: 00 hr 04 min 03 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5128544 heartbeat IPC: 3.92 cumulative IPC: 3.9 (Simulation time: 00 hr 08 min 12 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 7678862 heartbeat IPC: 3.921 cumulative IPC: 3.907 (Simulation time: 00 hr 12 min 07 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 10184206 heartbeat IPC: 3.991 cumulative IPC: 3.928 (Simulation time: 00 hr 15 min 52 sec)
Warmup finished CPU 0 instructions: 50000001 cycles: 12687621 cumulative IPC: 3.941 (Simulation time: 00 hr 19 min 58 sec)
Warmup complete CPU 0 instructions: 50000001 cycles: 12687621 cumulative IPC: 3.941 (Simulation time: 00 hr 19 min 58 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 12687623 heartbeat IPC: 3.995 cumulative IPC: 5 (Simulation time: 00 hr 19 min 58 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 17321358 heartbeat IPC: 2.158 cumulative IPC: 2.158 (Simulation time: 00 hr 26 min 00 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 22307773 heartbeat IPC: 2.005 cumulative IPC: 2.079 (Simulation time: 00 hr 32 min 06 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 27308990 heartbeat IPC: 2 cumulative IPC: 2.052 (Simulation time: 00 hr 37 min 59 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 32351367 heartbeat IPC: 1.983 cumulative IPC: 2.034 (Simulation time: 00 hr 43 min 49 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 37384557 heartbeat IPC: 1.987 cumulative IPC: 2.025 (Simulation time: 00 hr 49 min 43 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 42414100 heartbeat IPC: 1.988 cumulative IPC: 2.018 (Simulation time: 00 hr 55 min 37 sec)
Heartbeat CPU 0 instructions: 120000019 cycles: 47453567 heartbeat IPC: 1.984 cumulative IPC: 2.013 (Simulation time: 01 hr 01 min 33 sec)
Heartbeat CPU 0 instructions: 130000020 cycles: 52484748 heartbeat IPC: 1.988 cumulative IPC: 2.01 (Simulation time: 01 hr 07 min 31 sec)
Heartbeat CPU 0 instructions: 140000021 cycles: 57524492 heartbeat IPC: 1.984 cumulative IPC: 2.007 (Simulation time: 01 hr 13 min 07 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 49875664 cumulative IPC: 2.005 (Simulation time: 01 hr 18 min 59 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 49875664 cumulative IPC: 2.005 (Simulation time: 01 hr 18 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ./traces/456.hmmer-88B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.005 instructions: 100000004 cycles: 49875664
CPU 0 Branch Prediction Accuracy: 99.39% MPKI: 0.27 Average ROB Occupancy at Mispredict: 106.6
Branch type MPKI
BRANCH_DIRECT_JUMP: 4e-05
BRANCH_INDIRECT: 0.00048
BRANCH_CONDITIONAL: 0.2694
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 6e-05
BRANCH_RETURN: 2e-05

cpu0->cpu0_STLB TOTAL        ACCESS:       6804 HIT:       6799 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:       6804 HIT:       6799 MISS:          5 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 629.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     670505 HIT:     185429 MISS:     485076 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     137323 HIT:     125206 MISS:      12117 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     266226 HIT:       3233 MISS:     262993 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     266946 HIT:      56989 MISS:     209957 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:         10 HIT:          1 MISS:          9 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 38.59 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   19828921 HIT:   19828913 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   19828921 HIT:   19828913 MISS:          8 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 213.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   44776893 HIT:   42594367 MISS:    2182526 MSHR_MERGE:    1778973
cpu0->cpu0_L1D LOAD         ACCESS:   31883017 HIT:   31737387 MISS:     145630 MSHR_MERGE:       8314
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12893866 HIT:   10856980 MISS:    2036886 MSHR_MERGE:    1770659
cpu0->cpu0_L1D TRANSLATION  ACCESS:         10 HIT:          0 MISS:         10 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 52.99 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   18452470 HIT:   18452470 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   18452470 HIT:   18452470 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   42675918 HIT:   42664510 MISS:      11408 MSHR_MERGE:       4604
cpu0->cpu0_DTLB LOAD         ACCESS:   42675918 HIT:   42664510 MISS:      11408 MSHR_MERGE:       4604
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.472 cycles
cpu0->LLC TOTAL        ACCESS:     538627 HIT:     471633 MISS:      66994 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      12117 HIT:      10671 MISS:       1446 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     262993 HIT:     197604 MISS:      65389 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     263508 HIT:     263357 MISS:        151 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:          9 HIT:          1 MISS:          8 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 204.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:          8
  ROW_BUFFER_MISS:      66835
  AVG DBUS CONGESTED CYCLE: 7.516
Channel 0 WQ ROW_BUFFER_HIT:       2482
  ROW_BUFFER_MISS:      63432
  FULL:          0
Channel 0 REFRESHES ISSUED:       4156
