LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;

entity RegW is

	generic( W: integer := 8);
	port(
		clk, enable : in std_logic;
		D : in std_logic_vector(W-1 downto 0);
		Q : out std_logic_vector (W-1 downto 0)
	);
end RegW;

architecture comportamental of RegW is

	signal reg: std_logic_vector (W-1 downto 0);
	begin
	process(clk)
		begin
		
		if rising_edge(clk) then 
			if enable = '1' then
				reg <= D;
			end if;
		end if;
	end process;
	
	Q <= reg;
	
end comportamental;