#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat May 27 08:46:11 2023
# Process ID: 6016
# Current directory: C:/Users/pen/Desktop/FPGA/IFU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18788 C:\Users\pen\Desktop\FPGA\IFU\IFU.xpr
# Log file: C:/Users/pen/Desktop/FPGA/IFU/vivado.log
# Journal file: C:/Users/pen/Desktop/FPGA/IFU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pen/Desktop/FPGA/IFU/IFU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/PenProgram/Xilinx/vivado/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.IFU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IFU_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim/xsim.dir/IFU_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim/xsim.dir/IFU_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 27 09:20:47 2023. For additional details about this file, please refer to the WebTalk help file at C:/PenProgram/Xilinx/vivado/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 27 09:20:47 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 794.180 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IFU_tb_behav -key {Behavioral:sim_1:Functional:IFU_tb} -tclbatch {IFU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source IFU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
8	 @00000000:	 $00000000	
16	 @00000000:	 $00000000	
24	 @00000004:	 $00000004	
32	 @00000010:	 $00000016	
40	 @00000016:	 $00000022	
48	 @0000001a:	 $00000026	
56	 @0000001e:	 $00000030	
64	 @00000030:	 $00000048	
72	 @00000120:	 $00000288	
80	 @00000000:	 $00000000	
88	 @00000000:	 $00000000	
$finish called at time : 93 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 91
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IFU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 805.426 ; gain = 11.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 821.562 ; gain = 10.992
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU_tb
WARNING: [VRFC 10-159] /* in comment [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v:70]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.IFU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IFU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IFU_tb_behav -key {Behavioral:sim_1:Functional:IFU_tb} -tclbatch {IFU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source IFU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
2 0 0
4 0 0
6 0 0
8 0 0
10 0 0
12 0 0
14 0 0
16 0 0
18 0 0
20 0 0
22 0 0
24 0 0
26 0 0
28 0 0
30 0 0
32 0 0
34 0 0
36 0 0
38 0 0
40 0 0
42 0 0
44 0 0
46 0 0
48 0 0
50 0 0
52 0 0
54 0 0
56 0 0
58 0 0
60 0 0
62 0 0
64 0 0
66 0 0
68 0 0
70 0 0
72 0 0
74 0 0
76 0 0
78 0 0
80 0 0
82 0 0
84 0 0
86 0 0
88 0 0
90 0 0
92 0 0
94 0 0
96 0 0
98 0 0
100 0 0
102 0 0
104 0 0
106 4 4
108 4 4
110 4 4
112 4 4
114 8 8
116 8 8
118 8 8
120 8 8
122 c 12
124 c 12
126 c 12
128 c 12
130 10 16
132 10 16
134 10 16
136 10 16
138 14 20
140 14 20
142 14 20
144 14 20
146 18 24
148 18 24
150 18 24
152 18 24
154 1c 28
156 1c 28
158 1c 28
160 1c 28
162 20 32
164 20 32
166 20 32
168 20 32
170 24 36
172 24 36
174 24 36
176 24 36
178 28 40
180 28 40
182 28 40
184 28 40
186 2c 44
188 2c 44
190 2c 44
192 2c 44
194 30 48
196 30 48
198 30 48
$finish called at time : 200 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IFU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'IFU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IFU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sources_1/new/IFU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IFU_tb
WARNING: [VRFC 10-159] /* in comment [C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v:70]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
"xelab -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/PenProgram/Xilinx/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c2908ae65526437484f3a67d1b91fa7d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot IFU_tb_behav xil_defaultlib.IFU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IFU
Compiling module xil_defaultlib.IFU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IFU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pen/Desktop/FPGA/IFU/IFU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IFU_tb_behav -key {Behavioral:sim_1:Functional:IFU_tb} -tclbatch {IFU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source IFU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
2 0 0
4 0 0
6 0 0
8 0 0
10 0 0
12 0 0
14 0 0
16 0 0
18 0 0
20 0 0
22 0 0
24 0 0
26 0 0
28 0 0
30 0 0
32 0 0
34 0 0
36 0 0
38 0 0
40 0 0
42 0 0
44 0 0
46 0 0
48 0 0
50 0 0
52 0 0
54 0 0
56 0 0
58 4 4
60 4 4
62 4 4
64 4 4
66 8 8
68 8 8
70 8 8
72 8 8
74 c 12
76 c 12
78 c 12
80 c 12
82 10 16
84 10 16
86 10 16
88 10 16
90 14 20
92 14 20
94 14 20
96 14 20
98 18 24
100 18 24
102 18 24
104 18 24
106 ac 172
108 ac 172
110 ac 172
112 ac 172
114 678 xxxxxxxx
116 678 xxxxxxxx
118 678 xxxxxxxx
120 678 xxxxxxxx
122 xxxxxxxx xxxxxxxx
124 xxxxxxxx xxxxxxxx
126 xxxxxxxx xxxxxxxx
128 xxxxxxxx xxxxxxxx
130 xxxxxxxx xxxxxxxx
132 xxxxxxxx xxxxxxxx
134 xxxxxxxx xxxxxxxx
136 xxxxxxxx xxxxxxxx
138 xxxxxxxx xxxxxxxx
140 xxxxxxxx xxxxxxxx
142 xxxxxxxx xxxxxxxx
144 xxxxxxxx xxxxxxxx
146 xxxxxxxx xxxxxxxx
148 xxxxxxxx xxxxxxxx
150 xxxxxxxx xxxxxxxx
152 xxxxxxxx xxxxxxxx
154 xxxxxxxx xxxxxxxx
156 xxxxxxxx xxxxxxxx
158 xxxxxxxx xxxxxxxx
160 xxxxxxxx xxxxxxxx
162 xxxxxxxx xxxxxxxx
164 xxxxxxxx xxxxxxxx
166 xxxxxxxx xxxxxxxx
168 xxxxxxxx xxxxxxxx
170 xxxxxxxx xxxxxxxx
172 xxxxxxxx xxxxxxxx
174 xxxxxxxx xxxxxxxx
176 xxxxxxxx xxxxxxxx
178 xxxxxxxx xxxxxxxx
180 xxxxxxxx xxxxxxxx
182 xxxxxxxx xxxxxxxx
184 xxxxxxxx xxxxxxxx
186 xxxxxxxx xxxxxxxx
188 xxxxxxxx xxxxxxxx
190 xxxxxxxx xxxxxxxx
192 xxxxxxxx xxxxxxxx
194 xxxxxxxx xxxxxxxx
196 xxxxxxxx xxxxxxxx
198 xxxxxxxx xxxxxxxx
200 xxxxxxxx xxxxxxxx
202 xxxxxxxx xxxxxxxx
204 xxxxxxxx xxxxxxxx
206 xxxxxxxx xxxxxxxx
208 xxxxxxxx xxxxxxxx
210 xxxxxxxx xxxxxxxx
212 xxxxxxxx xxxxxxxx
214 xxxxxxxx xxxxxxxx
216 xxxxxxxx xxxxxxxx
218 xxxxxxxx xxxxxxxx
220 xxxxxxxx xxxxxxxx
222 xxxxxxxx xxxxxxxx
224 xxxxxxxx xxxxxxxx
226 xxxxxxxx xxxxxxxx
228 xxxxxxxx xxxxxxxx
230 xxxxxxxx xxxxxxxx
232 xxxxxxxx xxxxxxxx
234 xxxxxxxx xxxxxxxx
236 xxxxxxxx xxxxxxxx
238 xxxxxxxx xxxxxxxx
240 xxxxxxxx xxxxxxxx
242 xxxxxxxx xxxxxxxx
244 xxxxxxxx xxxxxxxx
246 xxxxxxxx xxxxxxxx
248 xxxxxxxx xxxxxxxx
250 xxxxxxxx xxxxxxxx
252 xxxxxxxx xxxxxxxx
254 xxxxxxxx xxxxxxxx
256 xxxxxxxx xxxxxxxx
258 xxxxxxxx xxxxxxxx
260 xxxxxxxx xxxxxxxx
262 xxxxxxxx xxxxxxxx
264 xxxxxxxx xxxxxxxx
266 xxxxxxxx xxxxxxxx
268 xxxxxxxx xxxxxxxx
270 xxxxxxxx xxxxxxxx
272 xxxxxxxx xxxxxxxx
274 xxxxxxxx xxxxxxxx
276 xxxxxxxx xxxxxxxx
278 xxxxxxxx xxxxxxxx
280 xxxxxxxx xxxxxxxx
282 xxxxxxxx xxxxxxxx
284 xxxxxxxx xxxxxxxx
286 xxxxxxxx xxxxxxxx
288 xxxxxxxx xxxxxxxx
290 xxxxxxxx xxxxxxxx
292 xxxxxxxx xxxxxxxx
294 xxxxxxxx xxxxxxxx
296 xxxxxxxx xxxxxxxx
298 xxxxxxxx xxxxxxxx
$finish called at time : 300 ns : File "C:/Users/pen/Desktop/FPGA/IFU/IFU.srcs/sim_1/new/IFU_tb.v" Line 45
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IFU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 27 11:56:46 2023...
