Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: NPC_Bird.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NPC_Bird.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NPC_Bird"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : NPC_Bird
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\ipcore_dir\bird_fly_up.v" into library work
Parsing module <bird_fly_up>.
Analyzing Verilog file "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\ipcore_dir\bird_fly_keep.v" into library work
Parsing module <bird_fly_keep>.
Analyzing Verilog file "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\ipcore_dir\bird_fly_down.v" into library work
Parsing module <bird_fly_down>.
Analyzing Verilog file "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\NPC_Bird.v" into library work
Parsing module <NPC_Bird>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <NPC_Bird>.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:413 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\NPC_Bird.v" Line 45: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\NPC_Bird.v" Line 73: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\NPC_Bird.v" Line 75: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\NPC_Bird.v" Line 81: Result of 32-bit expression is truncated to fit in 10-bit target.

Elaborating module <bird_fly_up>.
WARNING:HDLCompiler:1499 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\ipcore_dir\bird_fly_up.v" Line 39: Empty module <bird_fly_up> remains a black box.

Elaborating module <bird_fly_down>.
WARNING:HDLCompiler:1499 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\ipcore_dir\bird_fly_down.v" Line 39: Empty module <bird_fly_down> remains a black box.

Elaborating module <bird_fly_keep>.
WARNING:HDLCompiler:1499 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\ipcore_dir\bird_fly_keep.v" Line 39: Empty module <bird_fly_keep> remains a black box.
WARNING:HDLCompiler:1127 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\NPC_Bird.v" Line 97: Assignment to rgb_temp_bird_keep ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\NPC_Bird.v" Line 112: Result of 12-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\NPC_Bird.v" Line 112: Assignment to rbg_bird ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <NPC_Bird>.
    Related source file is "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\NPC_Bird.v".
INFO:Xst:3210 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\NPC_Bird.v" line 84: Output port <douta> of the instance <bird1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\NPC_Bird.v" line 89: Output port <douta> of the instance <bird2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\NPC_Bird.v" line 94: Output port <douta> of the instance <bird3> is unconnected or connected to loadless signal.
    Found 10-bit register for signal <bird_pic_t>.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_1_OUT> created at line 45.
    Found 11-bit subtractor for signal <GND_1_o_GND_1_o_sub_2_OUT> created at line 45.
    Found 32-bit adder for signal <GND_1_o_GND_1_o_add_2_OUT> created at line 45.
    Found 32-bit adder for signal <n0029> created at line 45.
    Found 10-bit adder for signal <bird_pic_t_temp[9]_GND_1_o_add_11_OUT> created at line 75.
    Found 11-bit adder for signal <n0060> created at line 81.
    Found 10-bit subtractor for signal <GND_1_o_GND_1_o_sub_10_OUT<9:0>> created at line 73.
    Found 10-bit subtractor for signal <bird_pic_b> created at line 31.
    Found 5x32-bit multiplier for signal <n0035> created at line 45.
    Found 10-bit comparator greater for signal <GND_1_o_bird_pic_t[9]_LessThan_9_o> created at line 72
    Found 10-bit comparator greater for signal <bird_pic_b[9]_GND_1_o_LessThan_11_o> created at line 74
    Summary:
	inferred   1 Multiplier(s).
	inferred   7 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <NPC_Bird> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "F:\study\Logic and Computer Design Fundamentals\final project\try\FLAPY_TRY\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_2_o_add_0_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x5-bit multiplier                                   : 1
# Adders/Subtractors                                   : 8
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 1
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
 32-bit adder                                          : 3
# Registers                                            : 2
 10-bit register                                       : 1
 32-bit register                                       : 1
# Comparators                                          : 2
 10-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/bird_fly_up.ngc>.
Reading core <ipcore_dir/bird_fly_down.ngc>.
Reading core <ipcore_dir/bird_fly_keep.ngc>.
Loading core <bird_fly_up> for timing and area information for instance <bird1>.
Loading core <bird_fly_down> for timing and area information for instance <bird2>.
Loading core <bird_fly_keep> for timing and area information for instance <bird3>.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x5-bit multiplier                                   : 1
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 2
 10-bit addsub                                         : 1
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Comparators                                          : 2
 10-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <Mmult_n00351> of sequential type is unconnected in block <NPC_Bird>.
WARNING:Xst:2677 - Node <clk2/clkdiv_19> of sequential type is unconnected in block <NPC_Bird>.
WARNING:Xst:2677 - Node <clk2/clkdiv_20> of sequential type is unconnected in block <NPC_Bird>.
WARNING:Xst:2677 - Node <clk2/clkdiv_21> of sequential type is unconnected in block <NPC_Bird>.
WARNING:Xst:2677 - Node <clk2/clkdiv_22> of sequential type is unconnected in block <NPC_Bird>.
WARNING:Xst:2677 - Node <clk2/clkdiv_23> of sequential type is unconnected in block <NPC_Bird>.
WARNING:Xst:2677 - Node <clk2/clkdiv_24> of sequential type is unconnected in block <NPC_Bird>.
WARNING:Xst:2677 - Node <clk2/clkdiv_25> of sequential type is unconnected in block <NPC_Bird>.
WARNING:Xst:2677 - Node <clk2/clkdiv_26> of sequential type is unconnected in block <NPC_Bird>.
WARNING:Xst:2677 - Node <clk2/clkdiv_27> of sequential type is unconnected in block <NPC_Bird>.
WARNING:Xst:2677 - Node <clk2/clkdiv_28> of sequential type is unconnected in block <NPC_Bird>.
WARNING:Xst:2677 - Node <clk2/clkdiv_29> of sequential type is unconnected in block <NPC_Bird>.
WARNING:Xst:2677 - Node <clk2/clkdiv_30> of sequential type is unconnected in block <NPC_Bird>.
WARNING:Xst:2677 - Node <clk2/clkdiv_31> of sequential type is unconnected in block <NPC_Bird>.

Optimizing unit <NPC_Bird> ...
WARNING:Xst:1293 - FF/Latch <bird_pic_t_temp_0> has a constant value of 0 in block <NPC_Bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bird_pic_t_temp_1> has a constant value of 1 in block <NPC_Bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <bird_pic_t_temp_0> has a constant value of 0 in block <NPC_Bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bird_pic_t_temp_1> has a constant value of 1 in block <NPC_Bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <bird_pic_t_temp_9> has a constant value of 0 in block <NPC_Bird>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NPC_Bird, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : NPC_Bird.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 160
#      GND                         : 4
#      INV                         : 3
#      LUT1                        : 19
#      LUT2                        : 14
#      LUT3                        : 13
#      LUT4                        : 5
#      LUT5                        : 11
#      LUT6                        : 9
#      MUXCY                       : 37
#      VCC                         : 4
#      XORCY                       : 41
# FlipFlops/Latches                : 26
#      FDC                         : 19
#      FDCE                        : 4
#      FDPE                        : 3
# RAMS                             : 3
#      RAMB18E1                    : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 62
#      IBUF                        : 22
#      OBUF                        : 40
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              26  out of  202800     0%  
 Number of Slice LUTs:                   74  out of  101400     0%  
    Number used as Logic:                74  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     78
   Number with an unused Flip Flop:      52  out of     78    66%  
   Number with an unused LUT:             4  out of     78     5%  
   Number of fully used LUT-FF pairs:    22  out of     78    28%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          76
 Number of bonded IOBs:                  63  out of    400    15%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                2  out of    325     0%  
    Number using Block RAM only:          2
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      1  out of    600     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.810ns (Maximum Frequency: 128.041MHz)
   Minimum input arrival time before clock: 8.330ns
   Maximum output required time after clock: 1.899ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.810ns (frequency: 128.041MHz)
  Total number of paths / destination ports: 66144 / 63
-------------------------------------------------------------------------
Delay:               7.810ns (Levels of Logic = 24)
  Source:            bird_pic_t_temp_2 (FF)
  Destination:       bird1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: bird_pic_t_temp_2 to bird1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            16   0.282   0.511  bird_pic_t_temp_2 (bird_pic_t_temp_2)
     LUT4:I3->O            1   0.053   0.000  Madd_GND_1_o_GND_1_o_add_2_OUT_lut<2> (Madd_GND_1_o_GND_1_o_add_2_OUT_lut<2>)
     MUXCY:S->O            1   0.291   0.000  Madd_GND_1_o_GND_1_o_add_2_OUT_cy<2> (Madd_GND_1_o_GND_1_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Madd_GND_1_o_GND_1_o_add_2_OUT_cy<3> (Madd_GND_1_o_GND_1_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Madd_GND_1_o_GND_1_o_add_2_OUT_cy<4> (Madd_GND_1_o_GND_1_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Madd_GND_1_o_GND_1_o_add_2_OUT_cy<5> (Madd_GND_1_o_GND_1_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Madd_GND_1_o_GND_1_o_add_2_OUT_cy<6> (Madd_GND_1_o_GND_1_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Madd_GND_1_o_GND_1_o_add_2_OUT_cy<7> (Madd_GND_1_o_GND_1_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Madd_GND_1_o_GND_1_o_add_2_OUT_cy<8> (Madd_GND_1_o_GND_1_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Madd_GND_1_o_GND_1_o_add_2_OUT_cy<9> (Madd_GND_1_o_GND_1_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           0   0.015   0.000  Madd_GND_1_o_GND_1_o_add_2_OUT_cy<10> (Madd_GND_1_o_GND_1_o_add_2_OUT_cy<10>)
     XORCY:CI->O           6   0.320   0.432  Madd_GND_1_o_GND_1_o_add_2_OUT_xor<11> (GND_1_o_GND_1_o_add_2_OUT<11>)
     DSP48E1:A11->P0       2   3.255   0.419  Mmult_n0035 (n0035<0>)
     LUT2:I1->O            1   0.053   0.413  Madd_n0029_Madd (Madd_n0029_Madd)
     LUT3:I2->O            1   0.053   0.000  Madd_n0029_Madd_lut<0>1 (Madd_n0029_Madd_lut<0>1)
     MUXCY:S->O            1   0.291   0.000  Madd_n0029_Madd_cy<0>_0 (Madd_n0029_Madd_cy<0>1)
     MUXCY:CI->O           1   0.015   0.000  Madd_n0029_Madd_cy<0>_1 (Madd_n0029_Madd_cy<0>2)
     MUXCY:CI->O           1   0.015   0.000  Madd_n0029_Madd_cy<0>_2 (Madd_n0029_Madd_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  Madd_n0029_Madd_cy<0>_3 (Madd_n0029_Madd_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  Madd_n0029_Madd_cy<0>_4 (Madd_n0029_Madd_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  Madd_n0029_Madd_cy<0>_5 (Madd_n0029_Madd_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  Madd_n0029_Madd_cy<0>_6 (Madd_n0029_Madd_cy<0>7)
     MUXCY:CI->O           0   0.015   0.000  Madd_n0029_Madd_cy<0>_7 (Madd_n0029_Madd_cy<0>8)
     XORCY:CI->O           3   0.320   0.413  Madd_n0029_Madd_xor<0>_8 (n0029<9>)
     begin scope: 'bird1:addra<9>'
     RAMB18E1:ADDRARDADDR13        0.479          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      7.810ns (5.622ns logic, 2.188ns route)
                                       (72.0% logic, 28.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 293802 / 69
-------------------------------------------------------------------------
Offset:              8.330ns (Levels of Logic = 18)
  Source:            pixel_y<5> (PAD)
  Destination:       bird1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock: clk rising

  Data Path: pixel_y<5> to bird1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.000   0.745  pixel_y_5_IBUF (pixel_y_5_IBUF)
     LUT6:I0->O            6   0.053   0.635  Msub_GND_1_o_GND_1_o_sub_2_OUT_cy<5>11 (Msub_GND_1_o_GND_1_o_sub_2_OUT_cy<5>)
     LUT5:I2->O            1   0.053   0.000  Msub_GND_1_o_GND_1_o_sub_2_OUT_xor<10>111 (Msub_GND_1_o_GND_1_o_sub_2_OUT_xor<10>11)
     MUXCY:S->O            0   0.291   0.000  Madd_GND_1_o_GND_1_o_add_2_OUT_cy<10> (Madd_GND_1_o_GND_1_o_add_2_OUT_cy<10>)
     XORCY:CI->O           6   0.320   0.432  Madd_GND_1_o_GND_1_o_add_2_OUT_xor<11> (GND_1_o_GND_1_o_add_2_OUT<11>)
     DSP48E1:A11->P0       2   3.255   0.419  Mmult_n0035 (n0035<0>)
     LUT2:I1->O            1   0.053   0.413  Madd_n0029_Madd (Madd_n0029_Madd)
     LUT3:I2->O            1   0.053   0.000  Madd_n0029_Madd_lut<0>1 (Madd_n0029_Madd_lut<0>1)
     MUXCY:S->O            1   0.291   0.000  Madd_n0029_Madd_cy<0>_0 (Madd_n0029_Madd_cy<0>1)
     MUXCY:CI->O           1   0.015   0.000  Madd_n0029_Madd_cy<0>_1 (Madd_n0029_Madd_cy<0>2)
     MUXCY:CI->O           1   0.015   0.000  Madd_n0029_Madd_cy<0>_2 (Madd_n0029_Madd_cy<0>3)
     MUXCY:CI->O           1   0.015   0.000  Madd_n0029_Madd_cy<0>_3 (Madd_n0029_Madd_cy<0>4)
     MUXCY:CI->O           1   0.015   0.000  Madd_n0029_Madd_cy<0>_4 (Madd_n0029_Madd_cy<0>5)
     MUXCY:CI->O           1   0.015   0.000  Madd_n0029_Madd_cy<0>_5 (Madd_n0029_Madd_cy<0>6)
     MUXCY:CI->O           1   0.015   0.000  Madd_n0029_Madd_cy<0>_6 (Madd_n0029_Madd_cy<0>7)
     MUXCY:CI->O           0   0.015   0.000  Madd_n0029_Madd_cy<0>_7 (Madd_n0029_Madd_cy<0>8)
     XORCY:CI->O           3   0.320   0.413  Madd_n0029_Madd_xor<0>_8 (n0029<9>)
     begin scope: 'bird1:addra<9>'
     RAMB18E1:ADDRARDADDR13        0.479          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      8.330ns (5.273ns logic, 3.057ns route)
                                       (63.3% logic, 36.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 42 / 15
-------------------------------------------------------------------------
Offset:              1.899ns (Levels of Logic = 3)
  Source:            bird_pic_t_temp_3 (FF)
  Destination:       bird_pic_b<9> (PAD)
  Source Clock:      clk rising

  Data Path: bird_pic_t_temp_3 to bird_pic_b<9>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            14   0.282   0.687  bird_pic_t_temp_3 (bird_pic_t_temp_3)
     LUT3:I0->O            2   0.053   0.419  Msub_bird_pic_b_cy<0>51 (Msub_bird_pic_b_cy<0>4)
     LUT5:I4->O            2   0.053   0.405  Msub_bird_pic_b_xor<0>91 (bird_pic_b_8_OBUF)
     OBUF:I->O                 0.000          bird_pic_b_8_OBUF (bird_pic_b<8>)
    ----------------------------------------
    Total                      1.899ns (0.388ns logic, 1.511ns route)
                                       (20.4% logic, 79.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.810|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 46.00 secs
Total CPU time to Xst completion: 45.77 secs
 
--> 

Total memory usage is 446512 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    3 (   0 filtered)

