#ifndef __CMUCAL_QCH_H__
#define __CMUCAL_QCH_H__

#include "../cmucal.h"

enum qch_id {
	APBIF_CHUB_RTC_QCH = QCH_TYPE,
	APBIF_GPIO_ALIVE_QCH,
	APBIF_PMU_ALIVE_QCH,
	APBIF_RTC_QCH,
	APBIF_TOP_RTC_QCH,
	APM_CMU_APM_QCH,
	DBGCORE_UART_QCH,
	DTZPC_APM_QCH,
	GREBEINTEGRATION_QCH_GREBE,
	GREBEINTEGRATION_QCH_DBG,
	I3C_APM_PMIC_QCH_P,
	I3C_APM_PMIC_QCH_S,
	INTMEM_QCH,
	LHM_AXI_C_CHUB_QCH,
	LHM_AXI_C_GNSS_QCH,
	LHM_AXI_C_MODEM_QCH,
	LHM_AXI_C_VTS_QCH,
	LHM_AXI_C_WLBT_QCH,
	LHM_AXI_P_APM_QCH,
	LHS_AXI_C_CMGP_QCH,
	LHS_AXI_D_APM_QCH,
	LHS_AXI_G_DBGCORE_QCH,
	LHS_AXI_G_SCAN2DRAM_QCH,
	LHS_AXI_LP_CHUB_QCH,
	LHS_AXI_LP_VTS_QCH,
	MAILBOX_APM_AP_QCH,
	MAILBOX_APM_CHUB_QCH,
	MAILBOX_APM_CP_QCH,
	MAILBOX_APM_GNSS_QCH,
	MAILBOX_APM_VTS_QCH,
	MAILBOX_APM_WLBT_QCH,
	MAILBOX_AP_CHUB_QCH,
	MAILBOX_AP_CP_QCH,
	MAILBOX_AP_CP_S_QCH,
	MAILBOX_AP_DBGCORE_QCH,
	MAILBOX_AP_GNSS_QCH,
	MAILBOX_AP_WLBT_QCH,
	MAILBOX_CP_CHUB_QCH,
	MAILBOX_CP_GNSS_QCH,
	MAILBOX_CP_WLBT_QCH,
	MAILBOX_GNSS_CHUB_QCH,
	MAILBOX_GNSS_WLBT_QCH,
	MAILBOX_VTS_CHUB_QCH,
	MAILBOX_WLBT_ABOX_QCH,
	MAILBOX_WLBT_CHUB_QCH,
	PMU_INTR_GEN_QCH,
	RFMSPEEDY_APM_QCH,
	ROM_CRC32_HOST_QCH,
	RSTNSYNC_CLK_APM_BUS_QCH_GREBE,
	RSTNSYNC_CLK_APM_BUS_QCH_GREBE_DBG,
	SS_DBGCORE_QCH_GREBE,
	SS_DBGCORE_QCH_DBG,
	SYSREG_APM_QCH,
	SYSREG_VGPIO2AP_QCH,
	SYSREG_VGPIO2APM_QCH,
	SYSREG_VGPIO2PMU_QCH,
	VGEN_LITE_APM_QCH,
	WDT_APM_QCH,
	ABOX_QCH_ACLK,
	ABOX_QCH_BCLK_DSIF,
	ABOX_QCH_BCLK0,
	ABOX_QCH_BCLK1,
	ABOX_QCH_BCLK2,
	ABOX_QCH_BCLK3,
	ABOX_QCH_CPU,
	ABOX_QCH_BCLK4,
	ABOX_QCH_CNT,
	ABOX_QCH_CCLK_ASB,
	ABOX_QCH_FM,
	ABOX_QCH_BCLK5,
	ABOX_QCH_BCLK6,
	ABOX_QCH_SCLK,
	AUD_CMU_AUD_QCH,
	DFTMUX_AUD_QCH,
	D_TZPC_AUD_QCH,
	LHM_AXI_P_AUD_QCH,
	LHS_AXI_D_AUD_QCH,
	MAILBOX_AUD0_QCH,
	MAILBOX_AUD1_QCH,
	PPMU_AUD_QCH,
	RSTNSYNC_CLK_AUD_CPU0_SW_RESET_QCH,
	RSTNSYNC_CLK_AUD_CPU1_SW_RESET_QCH,
	RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH,
	SYSMMU_AUD_QCH_S1,
	SYSMMU_AUD_QCH_S2,
	SYSREG_AUD_QCH,
	VGEN_LITE_AUD_QCH,
	WDT_AUD_QCH,
	BUSC_CMU_BUSC_QCH,
	CMU_BUSC_CMUREF_QCH,
	D_TZPC_BUSC_QCH,
	LHM_ACEL_D0_DNC_QCH,
	LHM_ACEL_D0_G2D_QCH,
	LHM_ACEL_D1_DNC_QCH,
	LHM_ACEL_D1_G2D_QCH,
	LHM_ACEL_D2_DNC_QCH,
	LHM_ACEL_D_PERI_QCH,
	LHM_ACEL_D_USB_QCH,
	LHM_AXI_D0_MFC_QCH,
	LHM_AXI_D0_TNR_QCH,
	LHM_AXI_D1_MFC_QCH,
	LHM_AXI_D1_TNR_QCH,
	LHM_AXI_D_APM_QCH,
	LHM_AXI_D_CHUB_QCH,
	LHM_AXI_D_SSP_QCH,
	LHM_AXI_D_VTS_QCH,
	LHM_AXI_P_BUSC_QCH,
	PDMA_BUSC_QCH,
	SPDMA_BUSC_QCH,
	SYSMMU_AXI_D_BUSC_QCH,
	SYSREG_BUSC_QCH,
	TREX_D_BUSC_QCH,
	VGEN_PDMA_QCH,
	APBIF_CHUB_COMBINE_WAKEUP_SRC_QCH,
	APBIF_GPIO_CHUB_QCH,
	BAAW_D_CHUB_QCH,
	BAAW_P_APM_CHUB_QCH,
	CHUB_CMU_CHUB_QCH,
	CM4_CHUB_QCH_CPU,
	D_TZPC_CHUB_QCH,
	I2C_CHUB0_QCH,
	I2C_CHUB1_QCH,
	I2C_CHUB2_QCH,
	LHM_AXI_LP_CHUB_QCH,
	LHM_AXI_P_CHUB_QCH,
	LHS_AXI_C_CHUB_QCH,
	LHS_AXI_D_CHUB_QCH,
	PDMA_CHUB_QCH,
	PWM_CHUB_QCH,
	SWEEPER_D_CHUB_QCH,
	SYSREG_CHUB_QCH,
	SYSREG_COMBINE_CHUB2AP_QCH,
	SYSREG_COMBINE_CHUB2APM_QCH,
	SYSREG_COMBINE_CHUB2CP_QCH,
	SYSREG_COMBINE_CHUB2GNSS_QCH,
	SYSREG_COMBINE_CHUB2WLBT_QCH,
	TIMER_CHUB_QCH,
	USI_CHUB0_QCH,
	USI_CHUB1_QCH,
	USI_CHUB2_QCH,
	WDT_CHUB_QCH,
	ADC_CMGP_QCH_S0,
	ADC_CMGP_QCH_S1,
	CMGP_CMU_CMGP_QCH,
	D_TZPC_CMGP_QCH,
	GPIO_CMGP_QCH,
	I2C_CMGP0_QCH,
	I2C_CMGP1_QCH,
	I2C_CMGP2_QCH,
	I2C_CMGP3_QCH,
	I3C_CMGP_QCH,
//	I3C_CMGP_QCH,
	LHM_AXI_C_CMGP_QCH,
	SYSREG_CMGP_QCH,
	SYSREG_CMGP2APM_QCH,
	SYSREG_CMGP2CHUB_QCH,
	SYSREG_CMGP2CP_QCH,
	SYSREG_CMGP2GNSS_QCH,
	SYSREG_CMGP2PMU_AP_QCH,
	SYSREG_CMGP2WLBT_QCH,
	USI_CMGP0_QCH,
	USI_CMGP1_QCH,
	USI_CMGP2_QCH,
	USI_CMGP3_QCH,
	CMU_CMU_CMUREF_QCH,
	DFTMUX_TOP_QCH_CIS_CLK0,
	DFTMUX_TOP_QCH_CIS_CLK1,
	DFTMUX_TOP_QCH_CIS_CLK2,
	DFTMUX_TOP_QCH_CIS_CLK3,
	DFTMUX_TOP_QCH_CIS_CLK4,
	OTP_QCH,
	ADM_AHB_SSS_QCH,
	BAAW_D_SSS_QCH,
	BAAW_P_CHUB_QCH,
	BAAW_P_DNC_QCH,
	BAAW_P_GNSS_QCH,
	BAAW_P_MODEM_QCH,
	BAAW_P_VTS_QCH,
	BAAW_P_WLBT_QCH,
	BDU_QCH,
	CCI_550_QCH,
	CMU_CORE_CMUREF_QCH,
	CORE_CMU_CORE_QCH,
	DIT_QCH,
	D_TZPC_CORE_QCH,
	GIC_QCH,
	LHM_ACEL_D0_G3D_QCH,
	LHM_ACEL_D1_G3D_QCH,
	LHM_ACEL_D_HSI_QCH,
	LHM_ACE_D0_CLUSTER0_QCH,
	LHM_ACE_D1_CLUSTER0_QCH,
	LHM_AXI_D0_CSIS_QCH,
	LHM_AXI_D0_MCSC_QCH,
	LHM_AXI_D0_MODEM_QCH,
	LHM_AXI_D1_CSIS_QCH,
	LHM_AXI_D1_MCSC_QCH,
	LHM_AXI_D1_MODEM_QCH,
	LHM_AXI_D2_MODEM_QCH,
	LHM_AXI_D_AUD_QCH,
	LHM_AXI_D_DNS_QCH,
	LHM_AXI_D_DPU_QCH,
	LHM_AXI_D_GNSS_QCH,
	LHM_AXI_D_IPP_QCH,
	LHM_AXI_D_SSS_QCH,
	LHM_AXI_D_VRA_QCH,
	LHM_AXI_D_WLBT_QCH,
	LHM_AXI_G_CSSYS_QCH,
	LHS_AXI_D0_MIF_CP_QCH,
	LHS_AXI_D0_MIF_CPU_QCH,
	LHS_AXI_D0_MIF_NRT_QCH,
	LHS_AXI_D0_MIF_RT_QCH,
	LHS_AXI_D1_MIF_CP_QCH,
	LHS_AXI_D1_MIF_CPU_QCH,
	LHS_AXI_D1_MIF_NRT_QCH,
	LHS_AXI_D1_MIF_RT_QCH,
	LHS_AXI_D_SSS_QCH,
	LHS_AXI_P_APM_QCH,
	LHS_AXI_P_AUD_QCH,
	LHS_AXI_P_BUSC_QCH,
	LHS_AXI_P_CHUB_QCH,
	LHS_AXI_P_CPUCL0_QCH,
	LHS_AXI_P_CSIS_QCH,
	LHS_AXI_P_DNC_QCH,
	LHS_AXI_P_DNS_QCH,
	LHS_AXI_P_DPU_QCH,
	LHS_AXI_P_G2D_QCH,
	LHS_AXI_P_G3D_QCH,
	LHS_AXI_P_GNSS_QCH,
	LHS_AXI_P_HSI_QCH,
	LHS_AXI_P_IPP_QCH,
	LHS_AXI_P_ITP_QCH,
	LHS_AXI_P_MCSC_QCH,
	LHS_AXI_P_MCW_QCH,
	LHS_AXI_P_MFC_QCH,
	LHS_AXI_P_MIF0_QCH,
	LHS_AXI_P_MIF1_QCH,
	LHS_AXI_P_MODEM_QCH,
	LHS_AXI_P_NPU0_QCH,
	LHS_AXI_P_NPU1_QCH,
	LHS_AXI_P_PERI_QCH,
	LHS_AXI_P_SSP_QCH,
	LHS_AXI_P_TNR_QCH,
	LHS_AXI_P_USB_QCH,
	LHS_AXI_P_VRA_QCH,
	LHS_AXI_P_VTS_QCH,
	LHS_AXI_P_WLBT_QCH,
	PPMU_ACE_CPUCL0_QCH,
	PPMU_ACE_CPUCL1_QCH,
	PUF_QCH,
	RTIC_QCH,
	SFR_APBIF_CMU_TOPC_QCH,
	SIREX_QCH,
	SSS_QCH,
	SYSMMU_ACEL_D_DIT_QCH,
	SYSMMU_AXI_D_CORE1_QCH,
	SYSREG_CORE_QCH,
	TREX_D_CORE_QCH,
	TREX_D_NRT_QCH,
	TREX_P_CORE_QCH,
	VGEN_LITE_SIREX_QCH,
	ADM_APB_G_CLUSTER0_QCH,
	BPS_CPUCL0_QCH,
	BUSIF_HPMCPUCL0_QCH,
	CLUSTER0_QCH_SCLK,
	CLUSTER0_QCH_ATCLK,
	CLUSTER0_QCH_PDBGCLK,
	CLUSTER0_QCH_GIC,
	CLUSTER0_QCH_DBG_PD,
	CLUSTER0_QCH_PCLK,
	CLUSTER0_QCH_PERIPHCLK,
	CMU_CPUCL0_CMUREF_QCH,
	CMU_CPUCL0_SHORTSTOP_QCH,
	CPUCL0_CMU_CPUCL0_QCH,
	CSSYS_QCH,
	D_TZPC_CPUCL0_QCH,
	LHM_AXI_G_DBGCORE_QCH,
	LHM_AXI_G_INT_CSSYS_QCH,
	LHM_AXI_G_INT_DBGCORE_QCH,
	LHM_AXI_P_CPUCL0_QCH,
	LHS_ACE_D0_CLUSTER0_QCH,
	LHS_ACE_D1_CLUSTER0_QCH,
	LHS_AXI_G_CSSYS_QCH,
	LHS_AXI_G_INT_CSSYS_QCH,
	LHS_AXI_G_INT_DBGCORE_QCH,
	SECJTAG_QCH,
	SYSREG_CPUCL0_QCH,
	CMU_CPUCL1_CMUREF_QCH,
	CMU_CPUCL1_SHORTSTOP_QCH,
	CPUCL1_QCH_BIG,
	CPUCL1_CMU_CPUCL1_QCH,
	CSIS_CMU_CSIS_QCH,
	CSIS_PDP_QCH_C2_CSIS,
	CSIS_PDP_QCH_CSIS0,
	CSIS_PDP_QCH_CSIS1,
	CSIS_PDP_QCH_CSIS2,
	CSIS_PDP_QCH_CSIS3,
	CSIS_PDP_QCH_CSIS4,
	CSIS_PDP_QCH_CSIS_DMA,
	CSIS_PDP_QCH_PDP_TOP,
	D_TZPC_CSIS_QCH,
	LHM_AST_SOTF0_IPPCSIS_QCH,
	LHM_AST_SOTF1_IPPCSIS_QCH,
	LHM_AST_SOTF2_IPPCSIS_QCH,
	LHM_AST_VO_MCSCCSIS_QCH,
	LHM_AST_ZOTF0_IPPCSIS_QCH,
	LHM_AST_ZOTF1_IPPCSIS_QCH,
	LHM_AST_ZOTF2_IPPCSIS_QCH,
	LHM_AXI_P_CSIS_QCH,
	LHS_AST_OTF0_CSISIPP_QCH,
	LHS_AST_OTF1_CSISIPP_QCH,
	LHS_AST_OTF2_CSISIPP_QCH,
	LHS_AST_VO_CSISIPP_QCH,
	LHS_AXI_D0_CSIS_QCH,
	LHS_AXI_D1_CSIS_QCH,
	LHS_AXI_P_CSISPERI_QCH,
	OIS_MCU_TOP_QCH_A,
	PPMU_CSIS_DMA0_CSIS_QCH,
	PPMU_CSIS_DMA1_CSIS_QCH,
	PPMU_PDP_STAT_CSIS_QCH,
	PPMU_STRP_CSIS_QCH,
	PPMU_ZSL_CSIS_QCH,
	RSTNSYNC_CLK_CSIS_OIS_MCU_CPU_SW_RESET_QCH,
	SYSMMU_D0_CSIS_QCH_S1,
	SYSMMU_D0_CSIS_QCH_S2,
	SYSMMU_D1_CSIS_QCH_S1,
	SYSMMU_D1_CSIS_QCH_S2,
	SYSREG_CSIS_QCH,
	VGEN_LITE_CSIS_QCH,
	ADM_DAP_DNC_QCH,
	BUSIF_HPMDNC_QCH,
	DNC_CMU_DNC_QCH,
	D_TZPC_DNC_QCH,
	IP_DSPC_QCH,
	IP_NPUC_QCH_ACLK,
	IP_NPUC_QCH_PCLK,
	LHM_AST_D_NPU0_UNIT0_DONE_QCH,
	LHM_AST_D_NPU0_UNIT1_DONE_QCH,
	LHM_AST_D_NPU1_UNIT0_DONE_QCH,
	LHM_AST_D_NPU1_UNIT1_DONE_QCH,
	LHM_AXI_D_DSP0DNC_CACHE_QCH,
	LHM_AXI_D_DSP0DNC_SFR_QCH,
	LHM_AXI_D_DSP1DNC_CACHE_QCH,
	LHM_AXI_D_DSP1DNC_SFR_QCH,
	LHM_AXI_D_DSPCNPUC_200_QCH,
	LHM_AXI_P_DNC_QCH,
	LHM_AXI_P_DSPC_800_QCH,
	LHS_ACEL_D0_DNC_QCH,
	LHS_ACEL_D1_DNC_QCH,
	LHS_ACEL_D2_DNC_QCH,
	LHS_AST_D_NPU0_UNIT0_SETREG_QCH,
	LHS_AST_D_NPU0_UNIT1_SETREG_QCH,
	LHS_AST_D_NPU1_UNIT0_SETREG_QCH,
	LHS_AST_D_NPU1_UNIT1_SETREG_QCH,
	LHS_AXI_D_DNCDSP0_DMA_QCH,
	LHS_AXI_D_DNCDSP0_SFR_QCH,
	LHS_AXI_D_DNCDSP1_DMA_QCH,
	LHS_AXI_D_DNCDSP1_SFR_QCH,
	LHS_AXI_D_DNCNPU0_DMA_QCH,
	LHS_AXI_D_DNCNPU1_DMA_QCH,
	LHS_AXI_D_DSPCNPUC_800_QCH,
	LHS_AXI_P_DNCDSP0_QCH,
	LHS_AXI_P_DNCDSP1_QCH,
	LHS_AXI_P_DSPC_200_QCH,
	PPMU_DNC0_QCH,
	PPMU_DNC1_QCH,
	PPMU_DNC2_QCH,
	SYSMMU_DNC0_QCH_S1,
	SYSMMU_DNC0_QCH_S2,
	SYSMMU_DNC1_QCH_S1,
	SYSMMU_DNC1_QCH_S2,
	SYSMMU_DNC2_QCH_S1,
	SYSMMU_DNC2_QCH_S2,
	SYSREG_DNC_QCH,
	VGEN_LITE_DNC_QCH,
	DNS_QCH,
	DNS_CMU_DNS_QCH,
	D_TZPC_DNS_QCH,
	LHM_AST_CTL_ITPDNS_QCH,
	LHM_AST_OTF0_ITPDNS_QCH,
	LHM_AST_OTF3_ITPDNS_QCH,
	LHM_AST_OTF_IPPDNS_QCH,
	LHM_AST_OTF_TNRDNS_QCH,
	LHM_AST_VO_IPPDNS_QCH,
	LHM_AXI_P_DNS_QCH,
	LHS_AST_CTL_DNSITP_QCH,
	LHS_AST_OTF0_DNSITP_QCH,
	LHS_AST_OTF1_DNSITP_QCH,
	LHS_AST_OTF2_DNSITP_QCH,
	LHS_AST_OTF3_DNSITP_QCH,
	LHS_AST_VO_DNSTNR_QCH,
	LHS_AXI_D_DNS_QCH,
	PPMU_DNS_QCH,
	SYSMMU_DNS_QCH_S1,
	SYSMMU_DNS_QCH_S2,
	SYSREG_DNS_QCH,
	VGEN_LITE_DNS_QCH,
	DPU_QCH_DPU,
	DPU_QCH_DPU_DMA,
	DPU_QCH_DPU_DPP,
	DPU_CMU_DPU_QCH,
	D_TZPC_DPU_QCH,
	LHM_AXI_P_DPU_QCH,
	LHS_AXI_D_DPU_QCH,
	PPMU_DPU_QCH,
	SYSMMU_DPU_QCH_S1,
	SYSMMU_DPU_QCH_S2,
	SYSREG_DPU_QCH,
	DSP_CMU_DSP_QCH,
	D_TZPC_DSP_QCH,
	IP_DSP_QCH,
	LHM_AXI_D_DNCDSP_DMA_QCH,
	LHM_AXI_D_DNCDSP_SFR_QCH,
	LHM_AXI_P_DNCDSP_QCH,
	LHS_AXI_D_DSPDNC_CACHE_QCH,
	LHS_AXI_D_DSPDNC_SFR_QCH,
	SYSREG_DSP_QCH,
	DSP1_CMU_DSP1_QCH,
	D_TZPC_G2D_QCH,
	G2D_QCH,
	G2D_CMU_G2D_QCH,
	JPEG_QCH,
	LHM_AXI_P_G2D_QCH,
	LHS_ACEL_D0_G2D_QCH,
	LHS_ACEL_D1_G2D_QCH,
	M2M_QCH,
	PPMU_D0_G2D_QCH,
	PPMU_D1_G2D_QCH,
	SYSMMU_D0_G2D_QCH_S1,
	SYSMMU_D0_G2D_QCH_S2,
	SYSMMU_D1_G2D_QCH_S1,
	SYSMMU_D1_G2D_QCH_S2,
	SYSREG_G2D_QCH,
	VGEN_LITE_G2D_QCH,
	BUSIF_HPMG3D_QCH,
	D_TZPC_G3D_QCH,
	G3D_CMU_G3D_QCH,
	GPU_QCH,
	LHM_AXI_P_G3D_QCH,
	LHM_AXI_P_INT_G3D_QCH,
	LHS_ACEL_D0_G3D_QCH,
	LHS_ACEL_D1_G3D_QCH,
	LHS_AXI_P_INT_G3D_QCH,
	PPMU_D0_G3D_QCH,
	PPMU_D1_G3D_QCH,
	SYSMMU_D0_G3D_QCH,
	SYSMMU_D1_G3D_QCH,
	SYSREG_G3D_QCH,
	VGEN_LITE_G3D_QCH,
	GNSS_CMU_GNSS_QCH,
	D_TZPC_HSI_QCH,
	GPIO_HSI_QCH,
	HSI_CMU_HSI_QCH,
	LHM_AXI_P_HSI_QCH,
	LHS_ACEL_D_HSI_QCH,
	MMC_EMBD_QCH,
	PPMU_HSI_QCH,
	S2MPU_D_HSI_QCH,
	SYSREG_HSI_QCH,
	UFS_EMBD_QCH,
	UFS_EMBD_QCH_FMP,
	VGEN_LITE_HSI_QCH,
	D_TZPC_IPP_QCH,
	IPP_CMU_IPP_QCH,
	LHM_AST_OTF0_CSISIPP_QCH,
	LHM_AST_OTF1_CSISIPP_QCH,
	LHM_AST_OTF2_CSISIPP_QCH,
	LHM_AST_VO_CSISIPP_QCH,
	LHM_AXI_P_IPP_QCH,
	LHS_AST_OTF_IPPDNS_QCH,
	LHS_AST_SOTF0_IPPCSIS_QCH,
	LHS_AST_SOTF1_IPPCSIS_QCH,
	LHS_AST_SOTF2_IPPCSIS_QCH,
	LHS_AST_VO_IPPDNS_QCH,
	LHS_AST_ZOTF0_IPPCSIS_QCH,
	LHS_AST_ZOTF1_IPPCSIS_QCH,
	LHS_AST_ZOTF2_IPPCSIS_QCH,
	LHS_AXI_D_IPP_QCH,
	PPMU_IPP_QCH,
	SIPU_IPP_QCH,
	SIPU_IPP_QCH_C2_STAT,
	SIPU_IPP_QCH_C2_YDS,
	SYSMMU_IPP_QCH_S1,
	SYSMMU_IPP_QCH_S2,
	SYSREG_IPP_QCH,
	VGEN_LITE_IPP_QCH,
	D_TZPC_ITP_QCH,
	ITP_QCH,
	ITP_CMU_ITP_QCH,
	LHM_AST_CTL_DNSITP_QCH,
	LHM_AST_OTF0_DNSITP_QCH,
	LHM_AST_OTF1_DNSITP_QCH,
	LHM_AST_OTF2_DNSITP_QCH,
	LHM_AST_OTF3_DNSITP_QCH,
	LHM_AST_OTF_TNRITP_QCH,
	LHM_AXI_P_ITP_QCH,
	LHS_AST_CTL_ITPDNS_QCH,
	LHS_AST_OTF0_ITPDNS_QCH,
	LHS_AST_OTF3_ITPDNS_QCH,
	LHS_AST_OTF_ITPMCSC_QCH,
	SYSREG_ITP_QCH,
	C2AGENT_D0_MCSC_QCH,
	C2AGENT_D1_MCSC_QCH,
	C2AGENT_D2_MCSC_QCH,
	D_TZPC_MCSC_QCH,
	GDC_QCH,
	GDC_QCH_C2,
	LHM_AST_INT_GDCMCSC_QCH,
	LHM_AST_OTF_ITPMCSC_QCH,
	LHM_AST_VO_TNRMCSC_QCH,
	LHM_AXI_P_MCSC_QCH,
	LHS_AST_INT_GDCMCSC_QCH,
	LHS_AST_VO_MCSCCSIS_QCH,
	LHS_AXI_D0_MCSC_QCH,
	LHS_AXI_D1_MCSC_QCH,
	MCSC_QCH,
	MCSC_QCH_C2,
	MCSC_CMU_MCSC_QCH,
	PPMU_GDC_QCH,
	PPMU_MCSC_QCH,
	SYSMMU_D0_MCSC_QCH_S1,
	SYSMMU_D0_MCSC_QCH_S2,
	SYSMMU_D1_MCSC_QCH_S1,
	SYSMMU_D1_MCSC_QCH_S2,
	SYSREG_MCSC_QCH,
	VGEN_LITE_MCSC_QCH,
	D_TZPC_MFC_QCH,
	LHM_AXI_P_MFC_QCH,
	LHS_AXI_D0_MFC_QCH,
	LHS_AXI_D1_MFC_QCH,
	LH_ATB_MFC_QCH_MI,
	LH_ATB_MFC_QCH_SI,
	MFC_QCH,
	MFC_CMU_MFC_QCH,
	PPMU_MFCD0_QCH,
	PPMU_MFCD1_QCH,
	PPMU_WFD_QCH,
	RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_MI_SW_RESET_QCH,
	RSTNSYNC_CLK_MFC_BUSD_LH_ATB_MFC_SI_SW_RESET_QCH,
	RSTNSYNC_CLK_MFC_BUSD_MFC_SW_RESET_QCH,
	RSTNSYNC_CLK_MFC_BUSD_WFD_SW_RESET_QCH,
	SYSMMU_MFCD0_QCH_S1,
	SYSMMU_MFCD0_QCH_S2,
	SYSMMU_MFCD1_QCH_S1,
	SYSMMU_MFCD1_QCH_S2,
	SYSREG_MFC_QCH,
	VGEN_MFC_QCH,
	WFD_QCH,
	CMU_MIF_CMUREF_QCH,
	DMC_QCH,
	D_TZPC_MIF_QCH,
	LHM_AXI_D_MIF_CP_QCH,
	LHM_AXI_D_MIF_CPU_QCH,
	LHM_AXI_D_MIF_NRT_QCH,
	LHM_AXI_D_MIF_RT_QCH,
	LHM_AXI_P_MIF_QCH,
	MIF_CMU_MIF_QCH,
	PPMU_DMC_CPU_QCH,
	QE_DMC_CPU_QCH,
	SFRAPB_BRIDGE_DDRPHY_QCH,
	SFRAPB_BRIDGE_DMC_QCH,
	SFRAPB_BRIDGE_DMC_PF_QCH,
	SFRAPB_BRIDGE_DMC_PPMPU_QCH,
	SFRAPB_BRIDGE_DMC_SECURE_QCH,
	SYSREG_MIF_QCH,
	MODEM_CMU_MODEM_QCH,
	D_TZPC_NPU_QCH,
	LHM_AST_D0_NPU_QCH,
	LHM_AST_D10_NPU_QCH,
	LHM_AST_D11_NPU_QCH,
	LHM_AST_D12_NPU_QCH,
	LHM_AST_D13_NPU_QCH,
	LHM_AST_D14_NPU_QCH,
	LHM_AST_D15_NPU_QCH,
	LHM_AST_D1_NPU_QCH,
	LHM_AST_D2_NPU_QCH,
	LHM_AST_D3_NPU_QCH,
	LHM_AST_D4_NPU_QCH,
	LHM_AST_D5_NPU_QCH,
	LHM_AST_D6_NPU_QCH,
	LHM_AST_D7_NPU_QCH,
	LHM_AST_D8_NPU_QCH,
	LHM_AST_D9_NPU_QCH,
	LHM_AST_D_NPU_UNIT0_SETREG_QCH,
	LHM_AST_D_NPU_UNIT1_SETREG_QCH,
	LHM_AXI_D_DNCNPU_DMA_QCH,
	LHM_AXI_P_NPU_QCH,
	LHS_AST_D0_NPU_QCH,
	LHS_AST_D10_NPU_QCH,
	LHS_AST_D11_NPU_QCH,
	LHS_AST_D12_NPU_QCH,
	LHS_AST_D13_NPU_QCH,
	LHS_AST_D14_NPU_QCH,
	LHS_AST_D15_NPU_QCH,
	LHS_AST_D1_NPU_QCH,
	LHS_AST_D2_NPU_QCH,
	LHS_AST_D3_NPU_QCH,
	LHS_AST_D4_NPU_QCH,
	LHS_AST_D5_NPU_QCH,
	LHS_AST_D6_NPU_QCH,
	LHS_AST_D7_NPU_QCH,
	LHS_AST_D8_NPU_QCH,
	LHS_AST_D9_NPU_QCH,
	LHS_AST_D_NPU_UNIT0_DONE_QCH,
	LHS_AST_D_NPU_UNIT1_DONE_QCH,
	NPUD_UNIT0_QCH,
	NPUD_UNIT1_QCH,
	NPU_CMU_NPU_QCH,
	PPMU_UNIT0_QCH,
	PPMU_UNIT1_QCH,
	SYSREG_NPU_QCH,
	NPU1_CMU_NPU1_QCH,
	BC_EMUL_QCH,
	D_TZPC_PERI_QCH,
	GPIO_MMCCARD_QCH,
	GPIO_PERI_QCH,
	I2C_OIS_QCH,
	LHM_AXI_P_CSISPERI_QCH,
	LHM_AXI_P_PERI_QCH,
	LHS_ACEL_D_PERI_QCH,
	MCT_QCH,
	MMC_CARD_QCH,
	OTP_CON_BIRA_QCH,
	OTP_CON_TOP_QCH,
	PERI_CMU_PERI_QCH,
	PPMU_PERI_QCH,
	PWM_QCH,
	S2MPU_D_PERI_QCH,
	SPI_OIS_QCH,
	SYSREG_PERI_QCH,
	TMU_QCH,
	UART_DBG_QCH,
	USI00_I2C_QCH,
	USI00_USI_QCH,
	USI01_I2C_QCH,
	USI01_USI_QCH,
	USI02_I2C_QCH,
	USI02_USI_QCH,
	USI03_I2C_QCH,
	USI03_USI_QCH,
	USI04_I2C_QCH,
	USI04_USI_QCH,
	USI05_I2C_QCH,
	USI05_USI_QCH,
	VGEN_LITE_PERI_QCH,
	WDT0_QCH,
	WDT1_QCH,
	LHM_AXI_G_SCAN2DRAM_QCH,
	S2D_CMU_S2D_QCH,
	D_TZPC_SSP_QCH,
	LHM_AXI_P_SSP_QCH,
	SSP_CMU_SSP_QCH,
	SYSREG_SSPCTRL_QCH,
	USS_SSPCORE_QCH,
	D_TZPC_TNR_QCH,
	LHM_AST_VO_DNSTNR_QCH,
	LHM_AXI_P_TNR_QCH,
	LHS_AST_OTF_TNRDNS_QCH,
	LHS_AST_OTF_TNRITP_QCH,
	LHS_AST_VO_TNRMCSC_QCH,
	LHS_AXI_D0_TNR_QCH,
	LHS_AXI_D1_TNR_QCH,
	ORBMCH_QCH_ACLK,
	ORBMCH_QCH_C2CLK,
	PPMU_D0_TNR_QCH,
	PPMU_D1_TNR_QCH,
	SYSMMU_D0_TNR_QCH_S1,
	SYSMMU_D0_TNR_QCH_S2,
	SYSMMU_D1_TNR_QCH_S1,
	SYSMMU_D1_TNR_QCH_S2,
	SYSREG_TNR_QCH,
	TNR_QCH,
	TNR_CMU_TNR_QCH,
	VGEN_LITE_TNR_QCH,
	DP_LINK_QCH_PCLK,
	DP_LINK_QCH_GTC_CLK,
	D_TZPC_USB_QCH,
	LHM_AXI_P_USB_QCH,
	LHS_ACEL_D_USB_QCH,
	PPMU_USB_QCH,
	S2MPU_D_USB_QCH,
	SYSREG_USB_QCH,
	USB31DRD_QCH_REF,
	USB31DRD_QCH_SLV_CTRL,
	USB31DRD_QCH_SLV_LINK,
	USB31DRD_QCH_APB,
	USB31DRD_QCH_PCS,
	USB_CMU_USB_QCH,
	VGEN_LITE_USB_QCH,
	CLAHE_QCH,
	D_TZPC_VRA_QCH,
	LHM_AXI_P_VRA_QCH,
	LHS_AXI_D_VRA_QCH,
	PPMU_D0_CLAHE_QCH,
	PPMU_D1_CLAHE_QCH,
	PPMU_VRA_QCH,
	SYSMMU_VRA_QCH_S1,
	SYSMMU_VRA_QCH_S2,
	SYSREG_VRA_QCH,
	VGEN_LITE_VRA_QCH,
	VRA_QCH,
	VRA_CMU_VRA_QCH,
	BAAW_C_VTS_QCH,
	BAAW_D_VTS_QCH,
	CORTEXM4INTEGRATION_QCH_CPU,
	DMIC_AHB0_QCH_PCLK,
	DMIC_AHB1_QCH_PCLK,
	DMIC_AHB2_QCH_PCLK,
	DMIC_AHB3_QCH_PCLK,
	DMIC_IF_QCH_PCLK,
	DMIC_IF_QCH_DMIC,
	DMIC_IF_3RD_QCH_PCLK,
	DMIC_IF_3RD_QCH_DMIC,
	D_TZPC_VTS_QCH,
	GPIO_VTS_QCH,
	HWACG_SYS_DMIC0_QCH,
	HWACG_SYS_DMIC1_QCH,
	HWACG_SYS_DMIC2_QCH,
	HWACG_SYS_DMIC3_QCH,
	LHM_AXI_LP_VTS_QCH,
	LHM_AXI_P_VTS_QCH,
	LHS_AXI_C_VTS_QCH,
	LHS_AXI_D_VTS_QCH,
	MAILBOX_ABOX_VTS_QCH,
	MAILBOX_AP_VTS_QCH,
	SS_VTS_GLUE_QCH_DMIC_IF_PAD,
	SS_VTS_GLUE_QCH_DMIC_3RD_IF_PAD,
	SWEEPER_C_VTS_QCH,
	SYSREG_VTS_QCH,
	TIMER_QCH,
	VGEN_LITE_QCH,
	VTS_CMU_VTS_QCH,
	WDT_VTS_QCH,
	U_DMIC_CLK_SCAN_MUX_QCH,
	end_of_qch,
	num_of_qch = (end_of_qch - QCH_TYPE) & MASK_OF_ID,

};
enum option_id {
	CTRL_OPTION_CMU_APM = OPTION_TYPE,
	CTRL_OPTION_CMU_AUD,
	CTRL_OPTION_CMU_BUSC,
	CTRL_OPTION_CMU_CHUB,
	CTRL_OPTION_CMU_CMGP,
	CTRL_OPTION_CMU_TOP,
	CTRL_OPTION_CMU_CORE,
	CTRL_OPTION_CMU_CPUCL0,
	CTRL_OPTION_EMBEDDED_CMU_CPUCL0,
	CTRL_OPTION_CMU_CPUCL1,
	CTRL_OPTION_CMU_CSIS,
	CTRL_OPTION_CMU_DNC,
	CTRL_OPTION_CMU_DNS,
	CTRL_OPTION_CMU_DPU,
	CTRL_OPTION_CMU_DSP,
	CTRL_OPTION_CMU_DSP1,
	CTRL_OPTION_CMU_G2D,
	CTRL_OPTION_CMU_G3D,
	CTRL_OPTION_CMU_GNSS,
	CTRL_OPTION_CMU_HSI,
	CTRL_OPTION_CMU_IPP,
	CTRL_OPTION_CMU_ITP,
	CTRL_OPTION_CMU_MCSC,
	CTRL_OPTION_CMU_MFC,
	CTRL_OPTION_CMU_MIF,
	CTRL_OPTION_CMU_MODEM,
	CTRL_OPTION_CMU_NPU,
	CTRL_OPTION_CMU_NPU1,
	CTRL_OPTION_CMU_PERI,
	CTRL_OPTION_CMU_S2D,
	CTRL_OPTION_CMU_SSP,
	CTRL_OPTION_CMU_TNR,
	CTRL_OPTION_CMU_USB,
	CTRL_OPTION_CMU_VRA,
	CTRL_OPTION_CMU_VTS,
	end_of_option,
	num_of_option = (end_of_option - OPTION_TYPE) & MASK_OF_ID,

};
#endif
