lib_name: serdes_templates
cell_name: ser_2to1_halfrate
pins: [ "CLKB", "I<1:0>", "CLK", "VSS", "VDD", "O" ]
instances:
  IMUX:
    lib_name: logic_templates
    cell_name: mux2to1
    instpins:
      EN0:
        direction: input
        net_name: "clkbib"
        num_bits: 1
      O:
        direction: inputOutput
        net_name: "O"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      I0:
        direction: input
        net_name: "samp_in0"
        num_bits: 1
      I1:
        direction: input
        net_name: "I<1>"
        num_bits: 1
      EN1:
        direction: input
        net_name: "clkib"
        num_bits: 1
  PIN0:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN1:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN5:
    lib_name: basic
    cell_name: ipin
    instpins: {}
  PIN2:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN3:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN4:
    lib_name: basic
    cell_name: opin
    instpins: {}
  ILATCH0:
    lib_name: logic_templates
    cell_name: latch
    instpins:
      I:
        direction: input
        net_name: "I<0>"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      CLK:
        direction: input
        net_name: "clkib"
        num_bits: 1
      O:
        direction: output
        net_name: "samp_in0"
        num_bits: 1
      CLKB:
        direction: input
        net_name: "clkbib"
        num_bits: 1
  ICLK:
    lib_name: logic_templates
    cell_name: inv
    instpins:
      I:
        direction: input
        net_name: "CLK"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "clkib"
        num_bits: 1
  ICLKB:
    lib_name: logic_templates
    cell_name: inv
    instpins:
      I:
        direction: input
        net_name: "CLKB"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "clkbib"
        num_bits: 1
