INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:47:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.888ns  (required time - arrival time)
  Source:                 buffer18/fifo/Head_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Destination:            buffer58/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.850ns period=3.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.700ns  (clk rise@3.700ns - clk rise@0.000ns)
  Data Path Delay:        4.334ns  (logic 0.732ns (16.891%)  route 3.602ns (83.109%))
  Logic Levels:           12  (LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.183 - 3.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2576, unset)         0.508     0.508    buffer18/fifo/clk
    SLICE_X23Y133        FDRE                                         r  buffer18/fifo/Head_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y133        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer18/fifo/Head_reg[0]/Q
                         net (fo=5, routed)           0.430     1.154    buffer18/fifo/Head[0]
    SLICE_X21Y133        LUT6 (Prop_lut6_I2_O)        0.043     1.197 r  buffer18/fifo/transmitValue_i_7/O
                         net (fo=4, routed)           0.304     1.501    buffer18/fifo/transmitValue_i_7_n_0
    SLICE_X21Y134        LUT5 (Prop_lut5_I2_O)        0.043     1.544 f  buffer18/fifo/transmitValue_i_5__16/O
                         net (fo=1, routed)           0.182     1.726    buffer60/fifo/branchInputs_valid_0
    SLICE_X23Y135        LUT6 (Prop_lut6_I3_O)        0.043     1.769 f  buffer60/fifo/transmitValue_i_3__31/O
                         net (fo=4, routed)           0.272     2.041    buffer65/control/branchInputs_valid_21
    SLICE_X23Y136        LUT6 (Prop_lut6_I0_O)        0.043     2.084 r  buffer65/control/transmitValue_i_5__15/O
                         net (fo=3, routed)           0.310     2.393    buffer65/control/branch_ready0__9
    SLICE_X22Y135        LUT6 (Prop_lut6_I5_O)        0.043     2.436 f  buffer65/control/transmitValue_i_2__8/O
                         net (fo=3, routed)           0.377     2.814    buffer65/control/outs_reg[0]_0
    SLICE_X23Y131        LUT6 (Prop_lut6_I2_O)        0.043     2.857 f  buffer65/control/transmitValue_i_6__2/O
                         net (fo=2, routed)           0.145     3.002    buffer65/control/fork28/control/anyBlockStop
    SLICE_X23Y131        LUT5 (Prop_lut5_I1_O)        0.043     3.045 r  buffer65/control/transmitValue_i_5__28/O
                         net (fo=4, routed)           0.276     3.320    buffer63/control/transmitValue_i_3__73_0
    SLICE_X21Y128        LUT6 (Prop_lut6_I3_O)        0.043     3.363 f  buffer63/control/transmitValue_i_6__1/O
                         net (fo=1, routed)           0.240     3.603    buffer63/control/transmitValue_i_6__1_n_0
    SLICE_X22Y127        LUT6 (Prop_lut6_I3_O)        0.043     3.646 r  buffer63/control/transmitValue_i_3__73/O
                         net (fo=2, routed)           0.265     3.911    buffer61/control/transmitValue_reg_1
    SLICE_X22Y130        LUT6 (Prop_lut6_I0_O)        0.043     3.954 f  buffer61/control/transmitValue_i_5__0/O
                         net (fo=1, routed)           0.251     4.205    buffer61/control/transmitValue_i_5__0_n_0
    SLICE_X23Y130        LUT6 (Prop_lut6_I2_O)        0.043     4.248 r  buffer61/control/transmitValue_i_3__72/O
                         net (fo=13, routed)          0.381     4.629    buffer61/control/outputValid_reg_2
    SLICE_X23Y124        LUT5 (Prop_lut5_I1_O)        0.043     4.672 r  buffer61/control/outs[5]_i_1__9/O
                         net (fo=6, routed)           0.170     4.842    buffer58/E[0]
    SLICE_X23Y123        FDRE                                         r  buffer58/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.700     3.700 r  
                                                      0.000     3.700 r  clk (IN)
                         net (fo=2576, unset)         0.483     4.183    buffer58/clk
    SLICE_X23Y123        FDRE                                         r  buffer58/outs_reg[0]/C
                         clock pessimism              0.000     4.183    
                         clock uncertainty           -0.035     4.147    
    SLICE_X23Y123        FDRE (Setup_fdre_C_CE)      -0.194     3.953    buffer58/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                 -0.888    




