Task "Create Project" successful.
Generated logfile: 
Generating Xilinx Vivado with IP Integrator project: <a href="matlab:downstream.tool.openTargetTool('D:\Xilinx_2016_2\Vivado\2016.2\bin\vivado vivado_prj.xpr &','hdl_prj\vivado_ip_prj\vivado_prj.xpr',0);">hdl_prj\vivado_ip_prj\vivado_prj.xpr</a>
****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vivado_create_prj.tcl
# create_project vivado_prj {} -part xc7z020clg484-1 -force
# set_property board_part em.avnet.com:zed:part0:1.0 [current_project]
# set_property target_language VHDL [current_project]
# set defaultRepoPath {./ipcore}
# set_property ip_repo_paths $defaultRepoPath [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2016_2/Vivado/2016.2/data/ip'.
# set ipList [glob -nocomplain -directory $defaultRepoPath *.zip]
# foreach ipCore $ipList {
#   set folderList [glob -nocomplain -directory $defaultRepoPath -type d *]
#   if {[lsearch -exact $folderList [file rootname $ipCore]] == -1} {
#     catch {update_ip_catalog -add_ip $ipCore -repo_path $defaultRepoPath}
#   }
# }
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# source vivado_custom_block_design.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2016.2
## set current_vivado_version [version -short]
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7z020clg484-1
##    set_property BOARD_PART em.avnet.com:zed:part0:1.0 [current_project]
## }
## set design_name system_top
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <system_top> in project, so creating one...
Wrote  : <C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
INFO: [BD_TCL-4] Making design <system_top> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "system_top".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]
##   set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]
## 
##   # Create ports
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
##   set_property -dict [ list \
## CONFIG.NUM_MI {1} \
##  ] $axi_interconnect_0
## 
##   # Create instance: clk_wiz_0, and set properties
##   set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:5.3 clk_wiz_0 ]
##   set_property -dict [ list \
## CONFIG.CLKOUT1_JITTER {151.636} \
## CONFIG.CLKOUT1_PHASE_ERROR {98.575} \
## CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} \
## CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} \
## CONFIG.MMCM_CLKIN1_PERIOD {10.0} \
## CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
## CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} \
## CONFIG.MMCM_COMPENSATION {ZHOLD} \
## CONFIG.MMCM_DIVCLK_DIVIDE {1} \
## CONFIG.RESET_PORT {resetn} \
## CONFIG.RESET_TYPE {ACTIVE_LOW} \
##  ] $clk_wiz_0
## 
##   # Need to retain value_src of defaults
##   set_property -dict [ list \
## CONFIG.CLKOUT1_PHASE_ERROR.VALUE_SRC {DEFAULT} \
## CONFIG.MMCM_CLKFBOUT_MULT_F.VALUE_SRC {DEFAULT} \
## CONFIG.MMCM_CLKIN1_PERIOD.VALUE_SRC {DEFAULT} \
## CONFIG.MMCM_CLKIN2_PERIOD.VALUE_SRC {DEFAULT} \
## CONFIG.MMCM_COMPENSATION.VALUE_SRC {DEFAULT} \
##  ] $clk_wiz_0
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
##   set_property -dict [ list \
## CONFIG.C_AUX_RESET_HIGH {0} \
##  ] $proc_sys_reset_0
## 
##   # Create instance: processing_system7_0, and set properties
##   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
##   set_property -dict [ list \
## CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
## CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
## CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
## CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
## CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
## CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
## CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
## CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
## CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
## CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
## CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
## CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
## CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
## CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
## CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {50.000000} \
## CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
## CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666667} \
## CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \
## CONFIG.PCW_CAN0_CAN0_IO {<Select>} \
## CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \
## CONFIG.PCW_CAN0_GRP_CLK_IO {<Select>} \
## CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
## CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_CAN1_CAN1_IO {<Select>} \
## CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \
## CONFIG.PCW_CAN1_GRP_CLK_IO {<Select>} \
## CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
## CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
## CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
## CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
## CONFIG.PCW_CLK0_FREQ {100000000} \
## CONFIG.PCW_CLK1_FREQ {10000000} \
## CONFIG.PCW_CLK2_FREQ {10000000} \
## CONFIG.PCW_CLK3_FREQ {10000000} \
## CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
## CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \
## CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
## CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
## CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
## CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
## CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \
## CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \
## CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
## CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
## CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
## CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
## CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
## CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
## CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
## CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
## CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
## CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
## CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
## CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
## CONFIG.PCW_DDR_PRIORITY_READPORT_0 {<Select>} \
## CONFIG.PCW_DDR_PRIORITY_READPORT_1 {<Select>} \
## CONFIG.PCW_DDR_PRIORITY_READPORT_2 {<Select>} \
## CONFIG.PCW_DDR_PRIORITY_READPORT_3 {<Select>} \
## CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0 {<Select>} \
## CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1 {<Select>} \
## CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2 {<Select>} \
## CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3 {<Select>} \
## CONFIG.PCW_DDR_RAM_HIGHADDR {0x1FFFFFFF} \
## CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
## CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
## CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
## CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
## CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
## CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
## CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
## CONFIG.PCW_ENET0_RESET_ENABLE {0} \
## CONFIG.PCW_ENET0_RESET_IO {<Select>} \
## CONFIG.PCW_ENET1_ENET1_IO {<Select>} \
## CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
## CONFIG.PCW_ENET1_GRP_MDIO_IO {<Select>} \
## CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
## CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
## CONFIG.PCW_ENET1_RESET_ENABLE {0} \
## CONFIG.PCW_ENET1_RESET_IO {<Select>} \
## CONFIG.PCW_ENET_RESET_ENABLE {1} \
## CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
## CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
## CONFIG.PCW_EN_4K_TIMER {0} \
## CONFIG.PCW_EN_CAN0 {0} \
## CONFIG.PCW_EN_EMIO_TTC0 {1} \
## CONFIG.PCW_EN_ENET0 {1} \
## CONFIG.PCW_EN_GPIO {1} \
## CONFIG.PCW_EN_I2C0 {0} \
## CONFIG.PCW_EN_QSPI {1} \
## CONFIG.PCW_EN_SDIO0 {1} \
## CONFIG.PCW_EN_TTC0 {1} \
## CONFIG.PCW_EN_UART1 {1} \
## CONFIG.PCW_EN_USB0 {1} \
## CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
## CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
## CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
## CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
## CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
## CONFIG.PCW_FCLK_CLK0_BUF {true} \
## CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
## CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {150.000000} \
## CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
## CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
## CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
## CONFIG.PCW_FTM_CTI_IN0 {<Select>} \
## CONFIG.PCW_FTM_CTI_IN1 {<Select>} \
## CONFIG.PCW_FTM_CTI_IN2 {<Select>} \
## CONFIG.PCW_FTM_CTI_IN3 {<Select>} \
## CONFIG.PCW_FTM_CTI_OUT0 {<Select>} \
## CONFIG.PCW_FTM_CTI_OUT1 {<Select>} \
## CONFIG.PCW_FTM_CTI_OUT2 {<Select>} \
## CONFIG.PCW_FTM_CTI_OUT3 {<Select>} \
## CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
## CONFIG.PCW_GPIO_EMIO_GPIO_IO {<Select>} \
## CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
## CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
## CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
## CONFIG.PCW_I2C0_GRP_INT_IO {<Select>} \
## CONFIG.PCW_I2C0_I2C0_IO {<Select>} \
## CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_I2C0_RESET_ENABLE {0} \
## CONFIG.PCW_I2C0_RESET_IO {<Select>} \
## CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \
## CONFIG.PCW_I2C1_GRP_INT_IO {<Select>} \
## CONFIG.PCW_I2C1_I2C1_IO {<Select>} \
## CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_I2C1_RESET_ENABLE {0} \
## CONFIG.PCW_I2C1_RESET_IO {<Select>} \
## CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {25} \
## CONFIG.PCW_I2C_RESET_ENABLE {1} \
## CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
## CONFIG.PCW_I2C_RESET_SELECT {<Select>} \
## CONFIG.PCW_IOPLL_CTRL_FBDIV {30} \
## CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
## CONFIG.PCW_MIO_0_DIRECTION {inout} \
## CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_0_PULLUP {disabled} \
## CONFIG.PCW_MIO_0_SLEW {slow} \
## CONFIG.PCW_MIO_10_DIRECTION {inout} \
## CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_10_PULLUP {disabled} \
## CONFIG.PCW_MIO_10_SLEW {slow} \
## CONFIG.PCW_MIO_11_DIRECTION {inout} \
## CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_11_PULLUP {disabled} \
## CONFIG.PCW_MIO_11_SLEW {slow} \
## CONFIG.PCW_MIO_12_DIRECTION {inout} \
## CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_12_PULLUP {disabled} \
## CONFIG.PCW_MIO_12_SLEW {slow} \
## CONFIG.PCW_MIO_13_DIRECTION {inout} \
## CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_13_PULLUP {disabled} \
## CONFIG.PCW_MIO_13_SLEW {slow} \
## CONFIG.PCW_MIO_14_DIRECTION {inout} \
## CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_14_PULLUP {disabled} \
## CONFIG.PCW_MIO_14_SLEW {slow} \
## CONFIG.PCW_MIO_15_DIRECTION {inout} \
## CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_15_PULLUP {disabled} \
## CONFIG.PCW_MIO_15_SLEW {slow} \
## CONFIG.PCW_MIO_16_DIRECTION {out} \
## CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_16_PULLUP {disabled} \
## CONFIG.PCW_MIO_16_SLEW {fast} \
## CONFIG.PCW_MIO_17_DIRECTION {out} \
## CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_17_PULLUP {disabled} \
## CONFIG.PCW_MIO_17_SLEW {fast} \
## CONFIG.PCW_MIO_18_DIRECTION {out} \
## CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_18_PULLUP {disabled} \
## CONFIG.PCW_MIO_18_SLEW {fast} \
## CONFIG.PCW_MIO_19_DIRECTION {out} \
## CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_19_PULLUP {disabled} \
## CONFIG.PCW_MIO_19_SLEW {fast} \
## CONFIG.PCW_MIO_1_DIRECTION {out} \
## CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_1_PULLUP {disabled} \
## CONFIG.PCW_MIO_1_SLEW {fast} \
## CONFIG.PCW_MIO_20_DIRECTION {out} \
## CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_20_PULLUP {disabled} \
## CONFIG.PCW_MIO_20_SLEW {fast} \
## CONFIG.PCW_MIO_21_DIRECTION {out} \
## CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_21_PULLUP {disabled} \
## CONFIG.PCW_MIO_21_SLEW {fast} \
## CONFIG.PCW_MIO_22_DIRECTION {in} \
## CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_22_PULLUP {disabled} \
## CONFIG.PCW_MIO_22_SLEW {fast} \
## CONFIG.PCW_MIO_23_DIRECTION {in} \
## CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_23_PULLUP {disabled} \
## CONFIG.PCW_MIO_23_SLEW {fast} \
## CONFIG.PCW_MIO_24_DIRECTION {in} \
## CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_24_PULLUP {disabled} \
## CONFIG.PCW_MIO_24_SLEW {fast} \
## CONFIG.PCW_MIO_25_DIRECTION {in} \
## CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_25_PULLUP {disabled} \
## CONFIG.PCW_MIO_25_SLEW {fast} \
## CONFIG.PCW_MIO_26_DIRECTION {in} \
## CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_26_PULLUP {disabled} \
## CONFIG.PCW_MIO_26_SLEW {fast} \
## CONFIG.PCW_MIO_27_DIRECTION {in} \
## CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_27_PULLUP {disabled} \
## CONFIG.PCW_MIO_27_SLEW {fast} \
## CONFIG.PCW_MIO_28_DIRECTION {inout} \
## CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_28_PULLUP {disabled} \
## CONFIG.PCW_MIO_28_SLEW {fast} \
## CONFIG.PCW_MIO_29_DIRECTION {in} \
## CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_29_PULLUP {disabled} \
## CONFIG.PCW_MIO_29_SLEW {fast} \
## CONFIG.PCW_MIO_2_DIRECTION {inout} \
## CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_2_PULLUP {disabled} \
## CONFIG.PCW_MIO_2_SLEW {fast} \
## CONFIG.PCW_MIO_30_DIRECTION {out} \
## CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_30_PULLUP {disabled} \
## CONFIG.PCW_MIO_30_SLEW {fast} \
## CONFIG.PCW_MIO_31_DIRECTION {in} \
## CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_31_PULLUP {disabled} \
## CONFIG.PCW_MIO_31_SLEW {fast} \
## CONFIG.PCW_MIO_32_DIRECTION {inout} \
## CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_32_PULLUP {disabled} \
## CONFIG.PCW_MIO_32_SLEW {fast} \
## CONFIG.PCW_MIO_33_DIRECTION {inout} \
## CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_33_PULLUP {disabled} \
## CONFIG.PCW_MIO_33_SLEW {fast} \
## CONFIG.PCW_MIO_34_DIRECTION {inout} \
## CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_34_PULLUP {disabled} \
## CONFIG.PCW_MIO_34_SLEW {fast} \
## CONFIG.PCW_MIO_35_DIRECTION {inout} \
## CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_35_PULLUP {disabled} \
## CONFIG.PCW_MIO_35_SLEW {fast} \
## CONFIG.PCW_MIO_36_DIRECTION {in} \
## CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_36_PULLUP {disabled} \
## CONFIG.PCW_MIO_36_SLEW {fast} \
## CONFIG.PCW_MIO_37_DIRECTION {inout} \
## CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_37_PULLUP {disabled} \
## CONFIG.PCW_MIO_37_SLEW {fast} \
## CONFIG.PCW_MIO_38_DIRECTION {inout} \
## CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_38_PULLUP {disabled} \
## CONFIG.PCW_MIO_38_SLEW {fast} \
## CONFIG.PCW_MIO_39_DIRECTION {inout} \
## CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_39_PULLUP {disabled} \
## CONFIG.PCW_MIO_39_SLEW {fast} \
## CONFIG.PCW_MIO_3_DIRECTION {inout} \
## CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_3_PULLUP {disabled} \
## CONFIG.PCW_MIO_3_SLEW {fast} \
## CONFIG.PCW_MIO_40_DIRECTION {inout} \
## CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_40_PULLUP {disabled} \
## CONFIG.PCW_MIO_40_SLEW {fast} \
## CONFIG.PCW_MIO_41_DIRECTION {inout} \
## CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_41_PULLUP {disabled} \
## CONFIG.PCW_MIO_41_SLEW {fast} \
## CONFIG.PCW_MIO_42_DIRECTION {inout} \
## CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_42_PULLUP {disabled} \
## CONFIG.PCW_MIO_42_SLEW {fast} \
## CONFIG.PCW_MIO_43_DIRECTION {inout} \
## CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_43_PULLUP {disabled} \
## CONFIG.PCW_MIO_43_SLEW {fast} \
## CONFIG.PCW_MIO_44_DIRECTION {inout} \
## CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_44_PULLUP {disabled} \
## CONFIG.PCW_MIO_44_SLEW {fast} \
## CONFIG.PCW_MIO_45_DIRECTION {inout} \
## CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_45_PULLUP {disabled} \
## CONFIG.PCW_MIO_45_SLEW {fast} \
## CONFIG.PCW_MIO_46_DIRECTION {in} \
## CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_46_PULLUP {disabled} \
## CONFIG.PCW_MIO_46_SLEW {slow} \
## CONFIG.PCW_MIO_47_DIRECTION {in} \
## CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_47_PULLUP {disabled} \
## CONFIG.PCW_MIO_47_SLEW {slow} \
## CONFIG.PCW_MIO_48_DIRECTION {out} \
## CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_48_PULLUP {disabled} \
## CONFIG.PCW_MIO_48_SLEW {slow} \
## CONFIG.PCW_MIO_49_DIRECTION {in} \
## CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_49_PULLUP {disabled} \
## CONFIG.PCW_MIO_49_SLEW {slow} \
## CONFIG.PCW_MIO_4_DIRECTION {inout} \
## CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_4_PULLUP {disabled} \
## CONFIG.PCW_MIO_4_SLEW {fast} \
## CONFIG.PCW_MIO_50_DIRECTION {inout} \
## CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_50_PULLUP {disabled} \
## CONFIG.PCW_MIO_50_SLEW {slow} \
## CONFIG.PCW_MIO_51_DIRECTION {inout} \
## CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_51_PULLUP {disabled} \
## CONFIG.PCW_MIO_51_SLEW {slow} \
## CONFIG.PCW_MIO_52_DIRECTION {out} \
## CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_52_PULLUP {disabled} \
## CONFIG.PCW_MIO_52_SLEW {slow} \
## CONFIG.PCW_MIO_53_DIRECTION {inout} \
## CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
## CONFIG.PCW_MIO_53_PULLUP {disabled} \
## CONFIG.PCW_MIO_53_SLEW {slow} \
## CONFIG.PCW_MIO_5_DIRECTION {inout} \
## CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_5_PULLUP {disabled} \
## CONFIG.PCW_MIO_5_SLEW {fast} \
## CONFIG.PCW_MIO_6_DIRECTION {out} \
## CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_6_PULLUP {disabled} \
## CONFIG.PCW_MIO_6_SLEW {fast} \
## CONFIG.PCW_MIO_7_DIRECTION {out} \
## CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_7_PULLUP {disabled} \
## CONFIG.PCW_MIO_7_SLEW {slow} \
## CONFIG.PCW_MIO_8_DIRECTION {out} \
## CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_8_PULLUP {disabled} \
## CONFIG.PCW_MIO_8_SLEW {fast} \
## CONFIG.PCW_MIO_9_DIRECTION {inout} \
## CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
## CONFIG.PCW_MIO_9_PULLUP {disabled} \
## CONFIG.PCW_MIO_9_SLEW {slow} \
## CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0} \
## CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio} \
## CONFIG.PCW_M_AXI_GP0_FREQMHZ {10} \
## CONFIG.PCW_NAND_CYCLES_T_AR {1} \
## CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
## CONFIG.PCW_NAND_CYCLES_T_RC {11} \
## CONFIG.PCW_NAND_CYCLES_T_REA {1} \
## CONFIG.PCW_NAND_CYCLES_T_RR {1} \
## CONFIG.PCW_NAND_CYCLES_T_WC {11} \
## CONFIG.PCW_NAND_CYCLES_T_WP {1} \
## CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
## CONFIG.PCW_NAND_GRP_D8_IO {<Select>} \
## CONFIG.PCW_NAND_NAND_IO {<Select>} \
## CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_NOR_CS0_T_CEOE {1} \
## CONFIG.PCW_NOR_CS0_T_PC {1} \
## CONFIG.PCW_NOR_CS0_T_RC {11} \
## CONFIG.PCW_NOR_CS0_T_TR {1} \
## CONFIG.PCW_NOR_CS0_T_WC {11} \
## CONFIG.PCW_NOR_CS0_T_WP {1} \
## CONFIG.PCW_NOR_CS0_WE_TIME {0} \
## CONFIG.PCW_NOR_CS1_T_CEOE {1} \
## CONFIG.PCW_NOR_CS1_T_PC {1} \
## CONFIG.PCW_NOR_CS1_T_RC {11} \
## CONFIG.PCW_NOR_CS1_T_TR {1} \
## CONFIG.PCW_NOR_CS1_T_WC {11} \
## CONFIG.PCW_NOR_CS1_T_WP {1} \
## CONFIG.PCW_NOR_CS1_WE_TIME {0} \
## CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
## CONFIG.PCW_NOR_GRP_A25_IO {<Select>} \
## CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
## CONFIG.PCW_NOR_GRP_CS0_IO {<Select>} \
## CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
## CONFIG.PCW_NOR_GRP_CS1_IO {<Select>} \
## CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
## CONFIG.PCW_NOR_GRP_SRAM_CS0_IO {<Select>} \
## CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
## CONFIG.PCW_NOR_GRP_SRAM_CS1_IO {<Select>} \
## CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
## CONFIG.PCW_NOR_GRP_SRAM_INT_IO {<Select>} \
## CONFIG.PCW_NOR_NOR_IO {<Select>} \
## CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
## CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
## CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
## CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
## CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
## CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
## CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
## CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
## CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
## CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
## CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
## CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
## CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
## CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
## CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.063} \
## CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.062} \
## CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.065} \
## CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.083} \
## CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.007} \
## CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.010} \
## CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.006} \
## CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.048} \
## CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
## CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
## CONFIG.PCW_PERIPHERAL_BOARD_PRESET {part0} \
## CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_PJTAG_PJTAG_IO {<Select>} \
## CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
## CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
## CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
## CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
## CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
## CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
## CONFIG.PCW_QSPI_GRP_IO1_IO {<Select>} \
## CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
## CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
## CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
## CONFIG.PCW_QSPI_GRP_SS1_IO {<Select>} \
## CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
## CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
## CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
## CONFIG.PCW_SD0_GRP_CD_ENABLE {1} \
## CONFIG.PCW_SD0_GRP_CD_IO {MIO 47} \
## CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
## CONFIG.PCW_SD0_GRP_POW_IO {<Select>} \
## CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \
## CONFIG.PCW_SD0_GRP_WP_IO {MIO 46} \
## CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
## CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
## CONFIG.PCW_SD1_GRP_CD_IO {<Select>} \
## CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
## CONFIG.PCW_SD1_GRP_POW_IO {<Select>} \
## CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
## CONFIG.PCW_SD1_GRP_WP_IO {<Select>} \
## CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_SD1_SD1_IO {<Select>} \
## CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
## CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
## CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
## CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
## CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
## CONFIG.PCW_SPI0_GRP_SS0_IO {<Select>} \
## CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
## CONFIG.PCW_SPI0_GRP_SS1_IO {<Select>} \
## CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
## CONFIG.PCW_SPI0_GRP_SS2_IO {<Select>} \
## CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_SPI0_SPI0_IO {<Select>} \
## CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
## CONFIG.PCW_SPI1_GRP_SS0_IO {<Select>} \
## CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
## CONFIG.PCW_SPI1_GRP_SS1_IO {<Select>} \
## CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
## CONFIG.PCW_SPI1_GRP_SS2_IO {<Select>} \
## CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_SPI1_SPI1_IO {<Select>} \
## CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
## CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
## CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
## CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
## CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
## CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
## CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
## CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \
## CONFIG.PCW_TRACE_GRP_16BIT_IO {<Select>} \
## CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \
## CONFIG.PCW_TRACE_GRP_2BIT_IO {<Select>} \
## CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \
## CONFIG.PCW_TRACE_GRP_32BIT_IO {<Select>} \
## CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \
## CONFIG.PCW_TRACE_GRP_4BIT_IO {<Select>} \
## CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \
## CONFIG.PCW_TRACE_GRP_8BIT_IO {<Select>} \
## CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
## CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_TRACE_TRACE_IO {<Select>} \
## CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
## CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
## CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
## CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_TTC0_TTC0_IO {EMIO} \
## CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
## CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
## CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
## CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_TTC1_TTC1_IO {<Select>} \
## CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
## CONFIG.PCW_UART0_BAUD_RATE {115200} \
## CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
## CONFIG.PCW_UART0_GRP_FULL_IO {<Select>} \
## CONFIG.PCW_UART0_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_UART0_UART0_IO {<Select>} \
## CONFIG.PCW_UART1_BAUD_RATE {115200} \
## CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
## CONFIG.PCW_UART1_GRP_FULL_IO {<Select>} \
## CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \
## CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
## CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {20} \
## CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {50} \
## CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
## CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
## CONFIG.PCW_UIPARAM_DDR_AL {0} \
## CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
## CONFIG.PCW_UIPARAM_DDR_BL {8} \
## CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.41} \
## CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.411} \
## CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.341} \
## CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.358} \
## CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
## CONFIG.PCW_UIPARAM_DDR_CL {7} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {61.0905} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {61.0905} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {61.0905} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {61.0905} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
## CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
## CONFIG.PCW_UIPARAM_DDR_CWL {6} \
## CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {2048 MBits} \
## CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {68.4725} \
## CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {71.086} \
## CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {66.794} \
## CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {108.7385} \
## CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.025} \
## CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.028} \
## CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {-0.009} \
## CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {-0.061} \
## CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {64.1705} \
## CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {63.686} \
## CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {68.46} \
## CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
## CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {105.4895} \
## CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
## CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
## CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
## CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
## CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333313} \
## CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
## CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
## CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J128M16 HA-15E} \
## CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {14} \
## CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
## CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
## CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
## CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
## CONFIG.PCW_UIPARAM_DDR_T_FAW {45.0} \
## CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {36.0} \
## CONFIG.PCW_UIPARAM_DDR_T_RC {49.5} \
## CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
## CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
## CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {1} \
## CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
## CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
## CONFIG.PCW_USB0_RESET_ENABLE {0} \
## CONFIG.PCW_USB0_RESET_IO {<Select>} \
## CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
## CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
## CONFIG.PCW_USB1_RESET_ENABLE {0} \
## CONFIG.PCW_USB1_RESET_IO {<Select>} \
## CONFIG.PCW_USB1_USB1_IO {<Select>} \
## CONFIG.PCW_USB_RESET_ENABLE {1} \
## CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
## CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
## CONFIG.PCW_USE_CROSS_TRIGGER {0} \
## CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
## CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
## CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
## CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
## CONFIG.PCW_WDT_WDT_IO {<Select>} \
## CONFIG.preset {ZedBoard} \
##  ] $processing_system7_0
## 
##   # Need to retain value_src of defaults
##   set_property -dict [ list \
## CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_APU_CLK_RATIO_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_APU_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ARMPLL_CTRL_FBDIV.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CAN0_CAN0_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CAN0_GRP_CLK_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CAN0_GRP_CLK_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CAN1_CAN1_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CAN1_GRP_CLK_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CAN1_GRP_CLK_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CAN1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CAN_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CLK1_FREQ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CLK2_FREQ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CLK3_FREQ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CPU_CPU_PLL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CPU_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDRPLL_CTRL_FBDIV.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_DDR_PLL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PORT0_HPR_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PORT1_HPR_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PORT2_HPR_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PORT3_HPR_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PRIORITY_READPORT_0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PRIORITY_READPORT_1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PRIORITY_READPORT_2.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PRIORITY_READPORT_3.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PRIORITY_WRITEPORT_0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PRIORITY_WRITEPORT_1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PRIORITY_WRITEPORT_2.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_PRIORITY_WRITEPORT_3.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET0_RESET_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET1_ENET1_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET1_GRP_MDIO_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET1_GRP_MDIO_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET1_RESET_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET1_RESET_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET_RESET_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET_RESET_POLARITY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_ENET_RESET_SELECT.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_EN_4K_TIMER.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FCLK_CLK0_BUF.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FPGA_FCLK0_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FTM_CTI_IN0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FTM_CTI_IN1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FTM_CTI_IN2.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FTM_CTI_IN3.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FTM_CTI_OUT0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FTM_CTI_OUT1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FTM_CTI_OUT2.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_FTM_CTI_OUT3.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_GPIO_EMIO_GPIO_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_GPIO_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C0_GRP_INT_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C0_GRP_INT_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C0_I2C0_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C0_RESET_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C0_RESET_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C1_GRP_INT_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C1_GRP_INT_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C1_I2C1_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C1_RESET_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C1_RESET_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C_RESET_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C_RESET_POLARITY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_I2C_RESET_SELECT.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_IOPLL_CTRL_FBDIV.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_IO_IO_PLL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_0_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_10_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_11_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_12_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_13_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_14_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_15_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_16_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_17_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_18_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_19_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_1_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_20_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_21_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_22_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_23_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_24_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_25_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_26_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_27_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_28_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_29_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_2_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_2_PULLUP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_30_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_31_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_32_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_33_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_34_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_35_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_36_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_37_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_38_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_39_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_3_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_3_PULLUP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_40_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_41_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_42_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_43_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_44_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_45_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_46_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_47_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_48_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_49_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_4_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_4_PULLUP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_50_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_51_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_52_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_53_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_5_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_5_PULLUP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_6_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_6_PULLUP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_7_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_7_PULLUP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_8_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_8_PULLUP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_MIO_9_DIRECTION.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NAND_CYCLES_T_AR.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NAND_CYCLES_T_CLR.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NAND_CYCLES_T_RC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NAND_CYCLES_T_REA.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NAND_CYCLES_T_RR.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NAND_CYCLES_T_WC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NAND_CYCLES_T_WP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NAND_GRP_D8_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NAND_GRP_D8_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NAND_NAND_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NAND_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS0_T_CEOE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS0_T_PC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS0_T_RC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS0_T_TR.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS0_T_WC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS0_T_WP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS0_WE_TIME.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS1_T_CEOE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS1_T_PC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS1_T_RC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS1_T_TR.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS1_T_WC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS1_T_WP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_CS1_WE_TIME.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_GRP_A25_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_GRP_A25_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_GRP_CS0_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_GRP_CS0_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_GRP_CS1_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_GRP_CS1_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_GRP_SRAM_CS0_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_GRP_SRAM_CS1_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_GRP_SRAM_INT_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_NOR_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS0_T_CEOE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS0_T_PC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS0_T_RC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS0_T_TR.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS0_T_WC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS0_T_WP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS0_WE_TIME.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS1_T_CEOE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS1_T_PC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS1_T_RC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS1_T_TR.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS1_T_WC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS1_T_WP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_NOR_SRAM_CS1_WE_TIME.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_PJTAG_PJTAG_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_PLL_BYPASSMODE_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_QSPI_GRP_IO1_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_QSPI_GRP_IO1_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_QSPI_GRP_SS1_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_QSPI_GRP_SS1_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SD0_GRP_POW_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SD0_GRP_POW_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SD1_GRP_CD_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SD1_GRP_CD_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SD1_GRP_POW_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SD1_GRP_POW_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SD1_GRP_WP_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SD1_GRP_WP_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SD1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SD1_SD1_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SMC_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI0_GRP_SS0_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI0_GRP_SS0_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI0_GRP_SS1_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI0_GRP_SS1_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI0_GRP_SS2_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI0_GRP_SS2_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI0_SPI0_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI1_GRP_SS0_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI1_GRP_SS0_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI1_GRP_SS1_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI1_GRP_SS1_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI1_GRP_SS2_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI1_GRP_SS2_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI1_SPI1_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_S_AXI_HP0_DATA_WIDTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_S_AXI_HP1_DATA_WIDTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_S_AXI_HP2_DATA_WIDTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_S_AXI_HP3_DATA_WIDTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TRACE_GRP_16BIT_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TRACE_GRP_16BIT_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TRACE_GRP_2BIT_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TRACE_GRP_2BIT_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TRACE_GRP_32BIT_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TRACE_GRP_32BIT_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TRACE_GRP_4BIT_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TRACE_GRP_4BIT_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TRACE_GRP_8BIT_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TRACE_GRP_8BIT_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TRACE_INTERNAL_WIDTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TRACE_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TRACE_TRACE_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC1_TTC1_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UART0_BAUD_RATE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UART0_GRP_FULL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UART0_GRP_FULL_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UART0_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UART0_UART0_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UART1_BAUD_RATE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UART1_GRP_FULL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UART1_GRP_FULL_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UART_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UART_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UART_PERIPHERAL_VALID.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_AL.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_BL.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CL.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_CWL.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_ECC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_SPEED_BIN.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_T_FAW.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_T_RC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_T_RCD.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_UIPARAM_DDR_T_RP.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_USB0_RESET_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_USB1_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_USB1_RESET_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_USB1_RESET_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_USB1_USB1_IO.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_USB_RESET_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_USB_RESET_POLARITY.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_USB_RESET_SELECT.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_USE_CROSS_TRIGGER.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_WDT_PERIPHERAL_CLKSRC.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_WDT_PERIPHERAL_ENABLE.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ.VALUE_SRC {DEFAULT} \
## CONFIG.PCW_WDT_WDT_IO.VALUE_SRC {DEFAULT} \
##  ] $processing_system7_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins processing_system7_0/M_AXI_GP0]
## 
##   # Create port connections
##   connect_bd_net -net ARESETN_1 [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
##   connect_bd_net -net S00_ARESETN_1 [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
##   connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
##   connect_bd_net -net clk_wiz_1_locked [get_bd_pins clk_wiz_0/locked] [get_bd_pins proc_sys_reset_0/dcm_locked]
##   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins clk_wiz_0/clk_in1] [get_bd_pins processing_system7_0/FCLK_CLK0]
##   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins clk_wiz_0/resetn] [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins processing_system7_0/FCLK_RESET0_N]
## 
##   # Create address segments
## 
##   # Perform GUI Layout
##   regenerate_bd_layout -layout_string {
##    guistr: "# # String gsaved with Nlview 6.5.12  2016-01-29 bk=1.3547 VDI=39 GEI=35 GUI=JA:1.6
## #  -string -flagsOSRD
## preplace port DDR -pg 1 -y 20 -defaultsOSRD
## preplace port FIXED_IO -pg 1 -y 40 -defaultsOSRD
## preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -y 450 -defaultsOSRD
## preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 200 -defaultsOSRD
## preplace inst clk_wiz_0 -pg 1 -lvl 1 -y -40 -defaultsOSRD
## preplace inst processing_system7_0 -pg 1 -lvl 2 -y 660 -defaultsOSRD
## preplace netloc processing_system7_0_DDR 1 2 3 660 20 NJ 20 NJ
## preplace netloc processing_system7_0_M_AXI_GP0 1 1 2 200 80 650
## preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 3 0 360 190 360 630
## preplace netloc ARESETN_1 1 1 2 190 350 610
## preplace netloc processing_system7_0_FIXED_IO 1 2 3 670 40 NJ 40 NJ
## preplace netloc clk_wiz_1_locked 1 1 1 170
## preplace netloc clk_wiz_0_clk_out1 1 1 1 180
## preplace netloc processing_system7_0_FCLK_CLK0 1 0 3 10 320 NJ 320 640
## preplace netloc S00_ARESETN_1 1 1 2 200 330 620
## levelinfo -pg 1 -20 90 410 740 850 890 -top -110 -bot 1040
## ",
## }
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
create_bd_cell: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 310.906 ; gain = 64.441
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_08: 1145	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 419.582 ; gain = 108.676
DADDR_08: 128a	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2
DADDR_08: 128a	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0A: 1041	-CLKOUT1 Register 1
DADDR_0B: 00c0	-CLKOUT1 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0C: 1041	-CLKOUT2 Register 1
DADDR_0D: 00c0	-CLKOUT2 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_0E: 1041	-CLKOUT3 Register 1
DADDR_0F: 00c0	-CLKOUT3 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_10: 1041	-CLKOUT4 Register 1
DADDR_11: 00c0	-CLKOUT4 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_06: 1041	-CLKOUT5 Register 1
DADDR_07: 00c0	-CLKOUT5 Register 2
DADDR_08: 128a	-CLKOUT0 Register 1
DADDR_09: 0000	-CLKOUT0 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2

	WARNING: Min duty cycle violation 0.500 < 1.0
	         Changing dutycycle to 1.0


	WARNING: Max duty cycle is 1.0 > 0.0
	         Changing dutycycle to 0.0

DADDR_12: 1041	-CLKOUT6 Register 1
DADDR_13: 00c0	-CLKOUT6 Register 2
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
create_bd_cell: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 476.027 ; gain = 56.445
INFO: [PS7-6] Configuring Board Preset part0. Please wait ......
Wrote  : <C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
# set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000}] [get_bd_cells clk_wiz_0]
# validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
# save_bd_design
Wrote  : <C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
# close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 30 17:41:03 2018...
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 30 17:41:03 2018...

Elapsed time is 48.829 seconds.

****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vivado_insert_ip.tcl
# open_project vivado_prj.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx_2016_2/Vivado/2016.2/data/ip'.
# update_ip_catalog -delete_ip {./ipcore/led_count_ip_v1_0/component.xml} -repo_path {./ipcore} -quiet
# update_ip_catalog -add_ip {./ipcore/led_count_ip_v1_0.zip} -repo_path {./ipcore}
INFO: [IP_Flow 19-949] Unzipped './ipcore/led_count_ip_v1_0.zip' into repository 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/ipcore'
# update_ip_catalog
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
# set HDLCODERIPVLNV [get_property VLNV [get_ipdefs -filter {NAME==led_count_ip && VERSION==1.0}]]
# set HDLCODERIPINST led_count_ip_0
# set BDFILEPATH [get_files -quiet system_top.bd]
# open_bd_design $BDFILEPATH
Adding cell -- xilinx.com:ip:clk_wiz:5.3 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <system_top> from BD file <C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd>
# create_bd_cell -type ip -vlnv $HDLCODERIPVLNV $HDLCODERIPINST
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins clk_wiz_0/clk_out1]] [get_bd_pins $HDLCODERIPINST/AXI4_Lite_ACLK] [get_bd_pins clk_wiz_0/clk_out1]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins proc_sys_reset_0/peripheral_aresetn]] [get_bd_pins $HDLCODERIPINST/AXI4_Lite_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
# connect_bd_intf_net [get_bd_intf_pins $HDLCODERIPINST/AXI4_Lite] [get_bd_intf_pins axi_interconnect_0/M00_AXI]
# create_bd_addr_seg -range 0x10000 -offset 0x400D0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs $HDLCODERIPINST/AXI4_Lite/reg0] SEG_${HDLCODERIPINST}_reg0
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins clk_wiz_0/clk_out1]] [get_bd_pins $HDLCODERIPINST/IPCORE_CLK] [get_bd_pins clk_wiz_0/clk_out1]
# connect_bd_net -net [get_bd_nets -of_objects [get_bd_pins proc_sys_reset_0/peripheral_aresetn]] [get_bd_pins $HDLCODERIPINST/IPCORE_RESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
# create_bd_port -dir O -from 7 -to 0 GPLEDs
# connect_bd_net [get_bd_ports GPLEDs] [get_bd_pins $HDLCODERIPINST/GPLEDs]
# make_wrapper -files $BDFILEPATH -top
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
VHDL Output written to : C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top.vhd
VHDL Output written to : C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/hdl/system_top_wrapper.vhd
Wrote  : <C:/Users/hyang344/Documents/MATLAB/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system_top/system_top.bd> 
make_wrapper: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 514.039 ; gain = 90.070
# regsub -all "system_top.vhd" [get_files system_top.vhd] "system_top_wrapper.vhd" TOPFILEPATH
# add_files -norecurse $TOPFILEPATH
# update_compile_order -fileset sources_1
# validate_bd_design
INFO: [BD 5-320] Validate design is not run, since the design is already validated.
# save_bd_design
# add_files -fileset constrs_1 -norecurse led_count_ip_src_led_counter_top.xdc
# close_project
# exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 30 17:41:21 2018...

Elapsed time is 18.5585 seconds.


