{
  "Top": "myFuncAccel",
  "RtlTop": "a0_myFuncAccel",
  "RtlPrefix": "a0_",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_sdx -target=sds",
      "config_sdx -optimization_level=0",
      "config_export -vivado_phys_opt=none",
      "config_export -ipname=myFuncAccel",
      "config_bind -effort=medium",
      "config_schedule -effort=medium",
      "config_schedule -relax_ii_for_timing=0",
      "config_rtl -auto_prefix=1",
      "config_rtl -reset_level=low",
      "config_rtl -prefix=a0_"
    ],
    "DirectiveTcl": [
      "set_directive_interface myFuncAccel ",
      "set_directive_interface myFuncAccel ",
      "set_directive_interface myFuncAccel ",
      "set_directive_latency myFuncAccel -min 1"
    ],
    "DirectiveInfo": [
      "interface myFuncAccel {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequireddata2}} {}",
      "interface myFuncAccel {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequireddata1}} {}",
      "interface myFuncAccel {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequireddata0}} {}",
      "latency myFuncAccel {{min 1}} {}"
    ]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "2.7"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myFuncAccel",
    "Version": "1.0",
    "DisplayName": "Myfuncaccel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["\/home\/skalogerakis\/TUC_Projects\/TUC_HLS\/MyCode\/MIlestone3\/SDSOC_Accel\/Algo_4\/src\/myAccel.c"],
    "Vhdl": [
      "impl\/vhdl\/a0_Block_codeRepl49_pro.vhd",
      "impl\/vhdl\/a0_fifo_w32_d2_A.vhd",
      "impl\/vhdl\/a0_Loop_sizeLoop_proc.vhd",
      "impl\/vhdl\/a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1.vhd",
      "impl\/vhdl\/a0_myFuncAccel_fcmp_32ns_32ns_1_1_1.vhd",
      "impl\/vhdl\/a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/a0_myFuncAccel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/a0_Block_codeRepl49_pro.v",
      "impl\/verilog\/a0_fifo_w32_d2_A.v",
      "impl\/verilog\/a0_Loop_sizeLoop_proc.v",
      "impl\/verilog\/a0_myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1.v",
      "impl\/verilog\/a0_myFuncAccel_fcmp_32ns_32ns_1_1_1.v",
      "impl\/verilog\/a0_myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/a0_myFuncAccel.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/a0_myFuncAccel_ap_fadd_3_full_dsp_32_ip.tcl",
      "impl\/misc\/a0_myFuncAccel_ap_fcmp_0_no_dsp_32_ip.tcl",
      "impl\/misc\/a0_myFuncAccel_ap_fmul_2_max_dsp_32_ip.tcl"
    ],
    "DesignXml": "\/home\/skalogerakis\/TUC_Projects\/TUC_HLS\/MyCode\/MIlestone3\/SDSOC_Accel\/Algo_4\/Debug\/_sds\/vhls\/myFuncAccel\/solution\/.autopilot\/db\/myFuncAccel.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "a0_myFuncAccel_ap_fadd_3_full_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name a0_myFuncAccel_ap_fadd_3_full_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "a0_myFuncAccel_ap_fcmp_0_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name a0_myFuncAccel_ap_fcmp_0_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Custom CONFIG.result_tlast_behv Null"
      },
      {
        "name": "a0_myFuncAccel_ap_fmul_2_max_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name a0_myFuncAccel_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "data0": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real float",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "data1": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "real float",
          "Width": "32"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "data2": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "real float",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "dim": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "size": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "threshold": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "real float",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "size": {
      "dir": "in",
      "width": "32"
    },
    "dim": {
      "dir": "in",
      "width": "32"
    },
    "threshold": {
      "dir": "in",
      "width": "32"
    },
    "data0_dout": {
      "dir": "in",
      "width": "32"
    },
    "data0_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data0_read": {
      "dir": "out",
      "width": "1"
    },
    "data1_dout": {
      "dir": "in",
      "width": "32"
    },
    "data1_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data1_read": {
      "dir": "out",
      "width": "1"
    },
    "data2_din": {
      "dir": "out",
      "width": "32"
    },
    "data2_full_n": {
      "dir": "in",
      "width": "1"
    },
    "data2_write": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "size": {
      "interfaceRef": "size",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "dim": {
      "interfaceRef": "dim",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "threshold": {
      "interfaceRef": "threshold",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "data0": {
      "interfaceRef": "data0",
      "dir": "in"
    },
    "data1": {
      "interfaceRef": "data1",
      "dir": "in"
    },
    "data2": {
      "interfaceRef": "data2",
      "dir": "out",
      "firstOutLatency": "35"
    },
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myFuncAccel",
      "Instances": [
        {
          "ModuleName": "Loop_sizeLoop_proc",
          "InstanceName": "Loop_sizeLoop_proc_U0"
        },
        {
          "ModuleName": "Block_codeRepl49_pro",
          "InstanceName": "Block_codeRepl49_pro_U0"
        }
      ]
    },
    "Metrics": {
      "Block_codeRepl49_pro": {
        "Latency": {
          "LatencyBest": "15",
          "LatencyAvg": "15",
          "LatencyWorst": "15",
          "PipelineII": "15",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.634"
        },
        "Area": {
          "FF": "1009",
          "LUT": "269",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Loop_sizeLoop_proc": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Loops": [{
            "Name": "sizeLoop",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "4",
            "PipelineDepth": "38"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "23",
          "FF": "4100",
          "LUT": "4839"
        }
      },
      "myFuncAccel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.256"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "23",
          "FF": "5221",
          "LUT": "6178"
        }
      }
    }
  },
  "Sdx": {
    "Target": "sds",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "myFuncAccel",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-12-12 23:27:50 EET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
