
Light-Array-9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c94  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08003d54  08003d54  00004d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003de8  08003de8  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003de8  08003de8  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003de8  08003de8  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003de8  08003de8  00004de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003dec  08003dec  00004dec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003df0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000790  2000000c  08003dfc  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000079c  08003dfc  0000579c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd87  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ef3  00000000  00000000  00010dbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cb8  00000000  00000000  00012cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009d7  00000000  00000000  00013968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013983  00000000  00000000  0001433f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e501  00000000  00000000  00027cc2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007f06a  00000000  00000000  000361c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b522d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002e14  00000000  00000000  000b5270  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  000b8084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003d3c 	.word	0x08003d3c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003d3c 	.word	0x08003d3c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <create_colour>:

volatile uint8_t FLAG_DataSent = 0;


// A function that returns an instance of a Colour struct with defined RGB values
struct Colour create_colour (uint8_t Red, uint8_t Green, uint8_t Blue) {
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b085      	sub	sp, #20
 8000224:	af00      	add	r7, sp, #0
 8000226:	0004      	movs	r4, r0
 8000228:	0008      	movs	r0, r1
 800022a:	0011      	movs	r1, r2
 800022c:	1dfb      	adds	r3, r7, #7
 800022e:	1c22      	adds	r2, r4, #0
 8000230:	701a      	strb	r2, [r3, #0]
 8000232:	1dbb      	adds	r3, r7, #6
 8000234:	1c02      	adds	r2, r0, #0
 8000236:	701a      	strb	r2, [r3, #0]
 8000238:	1d7b      	adds	r3, r7, #5
 800023a:	1c0a      	adds	r2, r1, #0
 800023c:	701a      	strb	r2, [r3, #0]

	struct Colour Current_Colour;

	Current_Colour.Red = Red;
 800023e:	2108      	movs	r1, #8
 8000240:	187b      	adds	r3, r7, r1
 8000242:	1dfa      	adds	r2, r7, #7
 8000244:	7812      	ldrb	r2, [r2, #0]
 8000246:	701a      	strb	r2, [r3, #0]
	Current_Colour.Green = Green;
 8000248:	187b      	adds	r3, r7, r1
 800024a:	1dba      	adds	r2, r7, #6
 800024c:	7812      	ldrb	r2, [r2, #0]
 800024e:	705a      	strb	r2, [r3, #1]
	Current_Colour.Blue = Blue;
 8000250:	187b      	adds	r3, r7, r1
 8000252:	1d7a      	adds	r2, r7, #5
 8000254:	7812      	ldrb	r2, [r2, #0]
 8000256:	709a      	strb	r2, [r3, #2]

	return Current_Colour;
 8000258:	200c      	movs	r0, #12
 800025a:	183b      	adds	r3, r7, r0
 800025c:	187a      	adds	r2, r7, r1
 800025e:	8811      	ldrh	r1, [r2, #0]
 8000260:	8019      	strh	r1, [r3, #0]
 8000262:	7892      	ldrb	r2, [r2, #2]
 8000264:	709a      	strb	r2, [r3, #2]
 8000266:	183a      	adds	r2, r7, r0
 8000268:	2300      	movs	r3, #0
 800026a:	7811      	ldrb	r1, [r2, #0]
 800026c:	20ff      	movs	r0, #255	@ 0xff
 800026e:	4001      	ands	r1, r0
 8000270:	20ff      	movs	r0, #255	@ 0xff
 8000272:	4383      	bics	r3, r0
 8000274:	430b      	orrs	r3, r1
 8000276:	7851      	ldrb	r1, [r2, #1]
 8000278:	20ff      	movs	r0, #255	@ 0xff
 800027a:	4001      	ands	r1, r0
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	4807      	ldr	r0, [pc, #28]	@ (800029c <create_colour+0x7c>)
 8000280:	4003      	ands	r3, r0
 8000282:	430b      	orrs	r3, r1
 8000284:	7892      	ldrb	r2, [r2, #2]
 8000286:	21ff      	movs	r1, #255	@ 0xff
 8000288:	400a      	ands	r2, r1
 800028a:	0412      	lsls	r2, r2, #16
 800028c:	4904      	ldr	r1, [pc, #16]	@ (80002a0 <create_colour+0x80>)
 800028e:	400b      	ands	r3, r1
 8000290:	4313      	orrs	r3, r2
}
 8000292:	0018      	movs	r0, r3
 8000294:	46bd      	mov	sp, r7
 8000296:	b005      	add	sp, #20
 8000298:	bd90      	pop	{r4, r7, pc}
 800029a:	46c0      	nop			@ (mov r8, r8)
 800029c:	ffff00ff 	.word	0xffff00ff
 80002a0:	ff00ffff 	.word	0xff00ffff

080002a4 <clear_frame>:


// Fills the pointed to array with zeroes
void clear_frame(struct Colour *frame) {
 80002a4:	b590      	push	{r4, r7, lr}
 80002a6:	b085      	sub	sp, #20
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	6078      	str	r0, [r7, #4]
	for (size_t i = 0; i < NUM_LEDS; i++) {
 80002ac:	2300      	movs	r3, #0
 80002ae:	60fb      	str	r3, [r7, #12]
 80002b0:	e016      	b.n	80002e0 <clear_frame+0x3c>
		frame[i] = create_colour(0, 0, 0);
 80002b2:	68fa      	ldr	r2, [r7, #12]
 80002b4:	0013      	movs	r3, r2
 80002b6:	005b      	lsls	r3, r3, #1
 80002b8:	189b      	adds	r3, r3, r2
 80002ba:	687a      	ldr	r2, [r7, #4]
 80002bc:	18d4      	adds	r4, r2, r3
 80002be:	2200      	movs	r2, #0
 80002c0:	2100      	movs	r1, #0
 80002c2:	2000      	movs	r0, #0
 80002c4:	f7ff ffac 	bl	8000220 <create_colour>
 80002c8:	0003      	movs	r3, r0
 80002ca:	1c1a      	adds	r2, r3, #0
 80002cc:	7022      	strb	r2, [r4, #0]
 80002ce:	041a      	lsls	r2, r3, #16
 80002d0:	0e12      	lsrs	r2, r2, #24
 80002d2:	7062      	strb	r2, [r4, #1]
 80002d4:	021b      	lsls	r3, r3, #8
 80002d6:	0e1b      	lsrs	r3, r3, #24
 80002d8:	70a3      	strb	r3, [r4, #2]
	for (size_t i = 0; i < NUM_LEDS; i++) {
 80002da:	68fb      	ldr	r3, [r7, #12]
 80002dc:	3301      	adds	r3, #1
 80002de:	60fb      	str	r3, [r7, #12]
 80002e0:	68fb      	ldr	r3, [r7, #12]
 80002e2:	2b08      	cmp	r3, #8
 80002e4:	d9e5      	bls.n	80002b2 <clear_frame+0xe>
	}
}
 80002e6:	46c0      	nop			@ (mov r8, r8)
 80002e8:	46c0      	nop			@ (mov r8, r8)
 80002ea:	46bd      	mov	sp, r7
 80002ec:	b005      	add	sp, #20
 80002ee:	bd90      	pop	{r4, r7, pc}

080002f0 <set_colour_whole_frame>:


// Arrays are passed to functions as a pointer to that array.
// Functions modify the the original array, not a copy of it you pass in.
// Therefore there's nothing to return
void set_colour_whole_frame(struct Colour *frame, struct Colour desired_colour) {
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b084      	sub	sp, #16
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
 80002f8:	003b      	movs	r3, r7
 80002fa:	6019      	str	r1, [r3, #0]

	for (size_t i = 0; i < NUM_LEDS; i++){
 80002fc:	2300      	movs	r3, #0
 80002fe:	60fb      	str	r3, [r7, #12]
 8000300:	e00f      	b.n	8000322 <set_colour_whole_frame+0x32>
		frame[i] = desired_colour;
 8000302:	68fa      	ldr	r2, [r7, #12]
 8000304:	0013      	movs	r3, r2
 8000306:	005b      	lsls	r3, r3, #1
 8000308:	189b      	adds	r3, r3, r2
 800030a:	687a      	ldr	r2, [r7, #4]
 800030c:	18d2      	adds	r2, r2, r3
 800030e:	003b      	movs	r3, r7
 8000310:	0010      	movs	r0, r2
 8000312:	0019      	movs	r1, r3
 8000314:	2303      	movs	r3, #3
 8000316:	001a      	movs	r2, r3
 8000318:	f003 fd06 	bl	8003d28 <memcpy>
	for (size_t i = 0; i < NUM_LEDS; i++){
 800031c:	68fb      	ldr	r3, [r7, #12]
 800031e:	3301      	adds	r3, #1
 8000320:	60fb      	str	r3, [r7, #12]
 8000322:	68fb      	ldr	r3, [r7, #12]
 8000324:	2b08      	cmp	r3, #8
 8000326:	d9ec      	bls.n	8000302 <set_colour_whole_frame+0x12>
	}
}
 8000328:	46c0      	nop			@ (mov r8, r8)
 800032a:	46c0      	nop			@ (mov r8, r8)
 800032c:	46bd      	mov	sp, r7
 800032e:	b004      	add	sp, #16
 8000330:	bd80      	pop	{r7, pc}
	...

08000334 <send_frame>:


void send_frame(struct Colour *frame) {
 8000334:	b580      	push	{r7, lr}
 8000336:	b088      	sub	sp, #32
 8000338:	af00      	add	r7, sp, #0
 800033a:	6078      	str	r0, [r7, #4]

	static uint16_t pwmData[(24*NUM_LEDS)+600];  // 24  = 24 bits of colour data for each LED
	                                             // 600 = 300 zeros before and after actual data to hold data line low
	                                             //       needed for timing requirements

	uint32_t index = 0;    // Keeps track of our current place writing data to pwmData
 800033c:	2300      	movs	r3, #0
 800033e:	61fb      	str	r3, [r7, #28]

	// Set first 300 elements of pwmData to 0% duty cycles to keep line low for the latch command (reset LEDs)
	for (uint16_t i = 0; i < 300; i++) {
 8000340:	231a      	movs	r3, #26
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	2200      	movs	r2, #0
 8000346:	801a      	strh	r2, [r3, #0]
 8000348:	e00d      	b.n	8000366 <send_frame+0x32>
		pwmData[index] = 0;
 800034a:	4b42      	ldr	r3, [pc, #264]	@ (8000454 <send_frame+0x120>)
 800034c:	69fa      	ldr	r2, [r7, #28]
 800034e:	0052      	lsls	r2, r2, #1
 8000350:	2100      	movs	r1, #0
 8000352:	52d1      	strh	r1, [r2, r3]
		index++;
 8000354:	69fb      	ldr	r3, [r7, #28]
 8000356:	3301      	adds	r3, #1
 8000358:	61fb      	str	r3, [r7, #28]
	for (uint16_t i = 0; i < 300; i++) {
 800035a:	211a      	movs	r1, #26
 800035c:	187b      	adds	r3, r7, r1
 800035e:	881a      	ldrh	r2, [r3, #0]
 8000360:	187b      	adds	r3, r7, r1
 8000362:	3201      	adds	r2, #1
 8000364:	801a      	strh	r2, [r3, #0]
 8000366:	231a      	movs	r3, #26
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	881a      	ldrh	r2, [r3, #0]
 800036c:	2396      	movs	r3, #150	@ 0x96
 800036e:	005b      	lsls	r3, r3, #1
 8000370:	429a      	cmp	r2, r3
 8000372:	d3ea      	bcc.n	800034a <send_frame+0x16>
	}

	uint32_t color;      // color data is 24 bits. Will hold all the RGB bits.

	for (uint32_t LED = 0; LED < NUM_LEDS; LED++) {     // for each LED
 8000374:	2300      	movs	r3, #0
 8000376:	617b      	str	r3, [r7, #20]
 8000378:	e03b      	b.n	80003f2 <send_frame+0xbe>

		// Concatenate color values into a single string
		color = (((uint32_t)frame[LED].Green << 16) |
 800037a:	697a      	ldr	r2, [r7, #20]
 800037c:	0013      	movs	r3, r2
 800037e:	005b      	lsls	r3, r3, #1
 8000380:	189b      	adds	r3, r3, r2
 8000382:	687a      	ldr	r2, [r7, #4]
 8000384:	18d3      	adds	r3, r2, r3
 8000386:	785b      	ldrb	r3, [r3, #1]
 8000388:	0419      	lsls	r1, r3, #16
				 ((uint32_t)frame[LED].Red   << 8 ) |
 800038a:	697a      	ldr	r2, [r7, #20]
 800038c:	0013      	movs	r3, r2
 800038e:	005b      	lsls	r3, r3, #1
 8000390:	189b      	adds	r3, r3, r2
 8000392:	687a      	ldr	r2, [r7, #4]
 8000394:	18d3      	adds	r3, r2, r3
 8000396:	781b      	ldrb	r3, [r3, #0]
 8000398:	021b      	lsls	r3, r3, #8
		color = (((uint32_t)frame[LED].Green << 16) |
 800039a:	4319      	orrs	r1, r3
				 ((uint32_t)frame[LED].Blue));
 800039c:	697a      	ldr	r2, [r7, #20]
 800039e:	0013      	movs	r3, r2
 80003a0:	005b      	lsls	r3, r3, #1
 80003a2:	189b      	adds	r3, r3, r2
 80003a4:	687a      	ldr	r2, [r7, #4]
 80003a6:	18d3      	adds	r3, r2, r3
 80003a8:	789b      	ldrb	r3, [r3, #2]
		color = (((uint32_t)frame[LED].Green << 16) |
 80003aa:	430b      	orrs	r3, r1
 80003ac:	60bb      	str	r3, [r7, #8]

		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
 80003ae:	2317      	movs	r3, #23
 80003b0:	613b      	str	r3, [r7, #16]
 80003b2:	e018      	b.n	80003e6 <send_frame+0xb2>
			if (color & (1 << bit)) {
 80003b4:	2201      	movs	r2, #1
 80003b6:	693b      	ldr	r3, [r7, #16]
 80003b8:	409a      	lsls	r2, r3
 80003ba:	0013      	movs	r3, r2
 80003bc:	001a      	movs	r2, r3
 80003be:	68bb      	ldr	r3, [r7, #8]
 80003c0:	4013      	ands	r3, r2
 80003c2:	d005      	beq.n	80003d0 <send_frame+0x9c>
				pwmData[index] = 30;   // 50% duty cycle
 80003c4:	4b23      	ldr	r3, [pc, #140]	@ (8000454 <send_frame+0x120>)
 80003c6:	69fa      	ldr	r2, [r7, #28]
 80003c8:	0052      	lsls	r2, r2, #1
 80003ca:	211e      	movs	r1, #30
 80003cc:	52d1      	strh	r1, [r2, r3]
 80003ce:	e004      	b.n	80003da <send_frame+0xa6>
			} else {
				pwmData[index] = 15;   // 25% duty cycle
 80003d0:	4b20      	ldr	r3, [pc, #128]	@ (8000454 <send_frame+0x120>)
 80003d2:	69fa      	ldr	r2, [r7, #28]
 80003d4:	0052      	lsls	r2, r2, #1
 80003d6:	210f      	movs	r1, #15
 80003d8:	52d1      	strh	r1, [r2, r3]
			}
			index++;
 80003da:	69fb      	ldr	r3, [r7, #28]
 80003dc:	3301      	adds	r3, #1
 80003de:	61fb      	str	r3, [r7, #28]
		for (int bit = 23; bit >= 0; bit--) {    // for each bit of color values
 80003e0:	693b      	ldr	r3, [r7, #16]
 80003e2:	3b01      	subs	r3, #1
 80003e4:	613b      	str	r3, [r7, #16]
 80003e6:	693b      	ldr	r3, [r7, #16]
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	dae3      	bge.n	80003b4 <send_frame+0x80>
	for (uint32_t LED = 0; LED < NUM_LEDS; LED++) {     // for each LED
 80003ec:	697b      	ldr	r3, [r7, #20]
 80003ee:	3301      	adds	r3, #1
 80003f0:	617b      	str	r3, [r7, #20]
 80003f2:	697b      	ldr	r3, [r7, #20]
 80003f4:	2b08      	cmp	r3, #8
 80003f6:	d9c0      	bls.n	800037a <send_frame+0x46>
		}
	}

	// send a bunch of 0% duty cycles to keep line low for the latch command
	for (uint16_t i = 0; i < 300; i++) {
 80003f8:	230e      	movs	r3, #14
 80003fa:	18fb      	adds	r3, r7, r3
 80003fc:	2200      	movs	r2, #0
 80003fe:	801a      	strh	r2, [r3, #0]
 8000400:	e00d      	b.n	800041e <send_frame+0xea>
		pwmData[index] = 0;
 8000402:	4b14      	ldr	r3, [pc, #80]	@ (8000454 <send_frame+0x120>)
 8000404:	69fa      	ldr	r2, [r7, #28]
 8000406:	0052      	lsls	r2, r2, #1
 8000408:	2100      	movs	r1, #0
 800040a:	52d1      	strh	r1, [r2, r3]
		index++;
 800040c:	69fb      	ldr	r3, [r7, #28]
 800040e:	3301      	adds	r3, #1
 8000410:	61fb      	str	r3, [r7, #28]
	for (uint16_t i = 0; i < 300; i++) {
 8000412:	210e      	movs	r1, #14
 8000414:	187b      	adds	r3, r7, r1
 8000416:	881a      	ldrh	r2, [r3, #0]
 8000418:	187b      	adds	r3, r7, r1
 800041a:	3201      	adds	r2, #1
 800041c:	801a      	strh	r2, [r3, #0]
 800041e:	230e      	movs	r3, #14
 8000420:	18fb      	adds	r3, r7, r3
 8000422:	881a      	ldrh	r2, [r3, #0]
 8000424:	2396      	movs	r3, #150	@ 0x96
 8000426:	005b      	lsls	r3, r3, #1
 8000428:	429a      	cmp	r2, r3
 800042a:	d3ea      	bcc.n	8000402 <send_frame+0xce>
	}

	// Start DMA and wait until it's done
	HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t*) pwmData, index);
 800042c:	69fb      	ldr	r3, [r7, #28]
 800042e:	b29b      	uxth	r3, r3
 8000430:	4a08      	ldr	r2, [pc, #32]	@ (8000454 <send_frame+0x120>)
 8000432:	4809      	ldr	r0, [pc, #36]	@ (8000458 <send_frame+0x124>)
 8000434:	2100      	movs	r1, #0
 8000436:	f002 fad7 	bl	80029e8 <HAL_TIM_PWM_Start_DMA>
	while (!FLAG_DataSent) {};
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	4b07      	ldr	r3, [pc, #28]	@ (800045c <send_frame+0x128>)
 800043e:	781b      	ldrb	r3, [r3, #0]
 8000440:	b2db      	uxtb	r3, r3
 8000442:	2b00      	cmp	r3, #0
 8000444:	d0fa      	beq.n	800043c <send_frame+0x108>
	FLAG_DataSent = 0;
 8000446:	4b05      	ldr	r3, [pc, #20]	@ (800045c <send_frame+0x128>)
 8000448:	2200      	movs	r2, #0
 800044a:	701a      	strb	r2, [r3, #0]

}
 800044c:	46c0      	nop			@ (mov r8, r8)
 800044e:	46bd      	mov	sp, r7
 8000450:	b008      	add	sp, #32
 8000452:	bd80      	pop	{r7, pc}
 8000454:	2000002c 	.word	0x2000002c
 8000458:	200006f0 	.word	0x200006f0
 800045c:	20000028 	.word	0x20000028

08000460 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8000460:	b580      	push	{r7, lr}
 8000462:	b082      	sub	sp, #8
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
	FLAG_DataSent = 1;
 8000468:	4b03      	ldr	r3, [pc, #12]	@ (8000478 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 800046a:	2201      	movs	r2, #1
 800046c:	701a      	strb	r2, [r3, #0]
}
 800046e:	46c0      	nop			@ (mov r8, r8)
 8000470:	46bd      	mov	sp, r7
 8000472:	b002      	add	sp, #8
 8000474:	bd80      	pop	{r7, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)
 8000478:	20000028 	.word	0x20000028

0800047c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800047c:	b590      	push	{r4, r7, lr}
 800047e:	b08b      	sub	sp, #44	@ 0x2c
 8000480:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000482:	f000 fbe5 	bl	8000c50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000486:	f000 f86f 	bl	8000568 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800048a:	f000 fa0b 	bl	80008a4 <MX_GPIO_Init>
  MX_DMA_Init();
 800048e:	f000 f9eb 	bl	8000868 <MX_DMA_Init>
  MX_TIM1_Init();
 8000492:	f000 f91f 	bl	80006d4 <MX_TIM1_Init>
  MX_ADC1_Init();
 8000496:	f000 f8b5 	bl	8000604 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */


  struct Colour frame[NUM_LEDS];
  clear_frame(frame);
 800049a:	230c      	movs	r3, #12
 800049c:	18fb      	adds	r3, r7, r3
 800049e:	0018      	movs	r0, r3
 80004a0:	f7ff ff00 	bl	80002a4 <clear_frame>

  struct Colour Red = create_colour (255, 0, 0);
 80004a4:	2200      	movs	r2, #0
 80004a6:	2100      	movs	r1, #0
 80004a8:	20ff      	movs	r0, #255	@ 0xff
 80004aa:	f7ff feb9 	bl	8000220 <create_colour>
 80004ae:	0003      	movs	r3, r0
 80004b0:	001a      	movs	r2, r3
 80004b2:	2308      	movs	r3, #8
 80004b4:	18fb      	adds	r3, r7, r3
 80004b6:	1c11      	adds	r1, r2, #0
 80004b8:	7019      	strb	r1, [r3, #0]
 80004ba:	0411      	lsls	r1, r2, #16
 80004bc:	0e09      	lsrs	r1, r1, #24
 80004be:	7059      	strb	r1, [r3, #1]
 80004c0:	0212      	lsls	r2, r2, #8
 80004c2:	0e12      	lsrs	r2, r2, #24
 80004c4:	709a      	strb	r2, [r3, #2]
  struct Colour Green = create_colour (0, 255, 0);
 80004c6:	2200      	movs	r2, #0
 80004c8:	21ff      	movs	r1, #255	@ 0xff
 80004ca:	2000      	movs	r0, #0
 80004cc:	f7ff fea8 	bl	8000220 <create_colour>
 80004d0:	0003      	movs	r3, r0
 80004d2:	001a      	movs	r2, r3
 80004d4:	1d3b      	adds	r3, r7, #4
 80004d6:	1c11      	adds	r1, r2, #0
 80004d8:	7019      	strb	r1, [r3, #0]
 80004da:	0411      	lsls	r1, r2, #16
 80004dc:	0e09      	lsrs	r1, r1, #24
 80004de:	7059      	strb	r1, [r3, #1]
 80004e0:	0212      	lsls	r2, r2, #8
 80004e2:	0e12      	lsrs	r2, r2, #24
 80004e4:	709a      	strb	r2, [r3, #2]
  struct Colour Blue = create_colour (0, 0, 255);
 80004e6:	22ff      	movs	r2, #255	@ 0xff
 80004e8:	2100      	movs	r1, #0
 80004ea:	2000      	movs	r0, #0
 80004ec:	f7ff fe98 	bl	8000220 <create_colour>
 80004f0:	0003      	movs	r3, r0
 80004f2:	001a      	movs	r2, r3
 80004f4:	003b      	movs	r3, r7
 80004f6:	1c11      	adds	r1, r2, #0
 80004f8:	7019      	strb	r1, [r3, #0]
 80004fa:	0411      	lsls	r1, r2, #16
 80004fc:	0e09      	lsrs	r1, r1, #24
 80004fe:	7059      	strb	r1, [r3, #1]
 8000500:	0212      	lsls	r2, r2, #8
 8000502:	0e12      	lsrs	r2, r2, #24
 8000504:	709a      	strb	r2, [r3, #2]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

		set_colour_whole_frame(frame, Red);
 8000506:	2308      	movs	r3, #8
 8000508:	18fb      	adds	r3, r7, r3
 800050a:	240c      	movs	r4, #12
 800050c:	193a      	adds	r2, r7, r4
 800050e:	6819      	ldr	r1, [r3, #0]
 8000510:	0010      	movs	r0, r2
 8000512:	f7ff feed 	bl	80002f0 <set_colour_whole_frame>
		send_frame(frame);
 8000516:	193b      	adds	r3, r7, r4
 8000518:	0018      	movs	r0, r3
 800051a:	f7ff ff0b 	bl	8000334 <send_frame>
		HAL_Delay(1000);
 800051e:	23fa      	movs	r3, #250	@ 0xfa
 8000520:	009b      	lsls	r3, r3, #2
 8000522:	0018      	movs	r0, r3
 8000524:	f000 fc12 	bl	8000d4c <HAL_Delay>

		set_colour_whole_frame(frame, Green);
 8000528:	1d3b      	adds	r3, r7, #4
 800052a:	193a      	adds	r2, r7, r4
 800052c:	6819      	ldr	r1, [r3, #0]
 800052e:	0010      	movs	r0, r2
 8000530:	f7ff fede 	bl	80002f0 <set_colour_whole_frame>
		send_frame(frame);
 8000534:	193b      	adds	r3, r7, r4
 8000536:	0018      	movs	r0, r3
 8000538:	f7ff fefc 	bl	8000334 <send_frame>
		HAL_Delay(1000);
 800053c:	23fa      	movs	r3, #250	@ 0xfa
 800053e:	009b      	lsls	r3, r3, #2
 8000540:	0018      	movs	r0, r3
 8000542:	f000 fc03 	bl	8000d4c <HAL_Delay>

		set_colour_whole_frame(frame, Blue);
 8000546:	003b      	movs	r3, r7
 8000548:	193a      	adds	r2, r7, r4
 800054a:	6819      	ldr	r1, [r3, #0]
 800054c:	0010      	movs	r0, r2
 800054e:	f7ff fecf 	bl	80002f0 <set_colour_whole_frame>
		send_frame(frame);
 8000552:	193b      	adds	r3, r7, r4
 8000554:	0018      	movs	r0, r3
 8000556:	f7ff feed 	bl	8000334 <send_frame>
		HAL_Delay(1000);
 800055a:	23fa      	movs	r3, #250	@ 0xfa
 800055c:	009b      	lsls	r3, r3, #2
 800055e:	0018      	movs	r0, r3
 8000560:	f000 fbf4 	bl	8000d4c <HAL_Delay>
		set_colour_whole_frame(frame, Red);
 8000564:	46c0      	nop			@ (mov r8, r8)
 8000566:	e7ce      	b.n	8000506 <main+0x8a>

08000568 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000568:	b590      	push	{r4, r7, lr}
 800056a:	b08d      	sub	sp, #52	@ 0x34
 800056c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800056e:	2414      	movs	r4, #20
 8000570:	193b      	adds	r3, r7, r4
 8000572:	0018      	movs	r0, r3
 8000574:	231c      	movs	r3, #28
 8000576:	001a      	movs	r2, r3
 8000578:	2100      	movs	r1, #0
 800057a:	f003 fba9 	bl	8003cd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800057e:	003b      	movs	r3, r7
 8000580:	0018      	movs	r0, r3
 8000582:	2314      	movs	r3, #20
 8000584:	001a      	movs	r2, r3
 8000586:	2100      	movs	r1, #0
 8000588:	f003 fba2 	bl	8003cd0 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800058c:	4b1c      	ldr	r3, [pc, #112]	@ (8000600 <SystemClock_Config+0x98>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	2207      	movs	r2, #7
 8000592:	4393      	bics	r3, r2
 8000594:	001a      	movs	r2, r3
 8000596:	4b1a      	ldr	r3, [pc, #104]	@ (8000600 <SystemClock_Config+0x98>)
 8000598:	2101      	movs	r1, #1
 800059a:	430a      	orrs	r2, r1
 800059c:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800059e:	193b      	adds	r3, r7, r4
 80005a0:	2202      	movs	r2, #2
 80005a2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005a4:	193b      	adds	r3, r7, r4
 80005a6:	2280      	movs	r2, #128	@ 0x80
 80005a8:	0052      	lsls	r2, r2, #1
 80005aa:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80005ac:	193b      	adds	r3, r7, r4
 80005ae:	2200      	movs	r2, #0
 80005b0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005b2:	193b      	adds	r3, r7, r4
 80005b4:	2240      	movs	r2, #64	@ 0x40
 80005b6:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b8:	193b      	adds	r3, r7, r4
 80005ba:	0018      	movs	r0, r3
 80005bc:	f001 fd4a 	bl	8002054 <HAL_RCC_OscConfig>
 80005c0:	1e03      	subs	r3, r0, #0
 80005c2:	d001      	beq.n	80005c8 <SystemClock_Config+0x60>
  {
    Error_Handler();
 80005c4:	f000 f9b2 	bl	800092c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005c8:	003b      	movs	r3, r7
 80005ca:	2207      	movs	r2, #7
 80005cc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80005ce:	003b      	movs	r3, r7
 80005d0:	2200      	movs	r2, #0
 80005d2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80005d4:	003b      	movs	r3, r7
 80005d6:	2200      	movs	r2, #0
 80005d8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80005da:	003b      	movs	r3, r7
 80005dc:	2200      	movs	r2, #0
 80005de:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80005e0:	003b      	movs	r3, r7
 80005e2:	2200      	movs	r2, #0
 80005e4:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80005e6:	003b      	movs	r3, r7
 80005e8:	2101      	movs	r1, #1
 80005ea:	0018      	movs	r0, r3
 80005ec:	f001 ff16 	bl	800241c <HAL_RCC_ClockConfig>
 80005f0:	1e03      	subs	r3, r0, #0
 80005f2:	d001      	beq.n	80005f8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80005f4:	f000 f99a 	bl	800092c <Error_Handler>
  }
}
 80005f8:	46c0      	nop			@ (mov r8, r8)
 80005fa:	46bd      	mov	sp, r7
 80005fc:	b00d      	add	sp, #52	@ 0x34
 80005fe:	bd90      	pop	{r4, r7, pc}
 8000600:	40022000 	.word	0x40022000

08000604 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800060a:	1d3b      	adds	r3, r7, #4
 800060c:	0018      	movs	r0, r3
 800060e:	230c      	movs	r3, #12
 8000610:	001a      	movs	r2, r3
 8000612:	2100      	movs	r1, #0
 8000614:	f003 fb5c 	bl	8003cd0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000618:	4b2b      	ldr	r3, [pc, #172]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800061a:	4a2c      	ldr	r2, [pc, #176]	@ (80006cc <MX_ADC1_Init+0xc8>)
 800061c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800061e:	4b2a      	ldr	r3, [pc, #168]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000620:	2280      	movs	r2, #128	@ 0x80
 8000622:	05d2      	lsls	r2, r2, #23
 8000624:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000626:	4b28      	ldr	r3, [pc, #160]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000628:	2200      	movs	r2, #0
 800062a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800062c:	4b26      	ldr	r3, [pc, #152]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800062e:	2200      	movs	r2, #0
 8000630:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8000632:	4b25      	ldr	r3, [pc, #148]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000634:	2280      	movs	r2, #128	@ 0x80
 8000636:	0612      	lsls	r2, r2, #24
 8000638:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800063a:	4b23      	ldr	r3, [pc, #140]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800063c:	2204      	movs	r2, #4
 800063e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000640:	4b21      	ldr	r3, [pc, #132]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000642:	2200      	movs	r2, #0
 8000644:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000646:	4b20      	ldr	r3, [pc, #128]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000648:	2200      	movs	r2, #0
 800064a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800064c:	4b1e      	ldr	r3, [pc, #120]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800064e:	2200      	movs	r2, #0
 8000650:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000652:	4b1d      	ldr	r3, [pc, #116]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000654:	2201      	movs	r2, #1
 8000656:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000658:	4b1b      	ldr	r3, [pc, #108]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800065a:	2220      	movs	r2, #32
 800065c:	2100      	movs	r1, #0
 800065e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000660:	4b19      	ldr	r3, [pc, #100]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000662:	2200      	movs	r2, #0
 8000664:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000666:	4b18      	ldr	r3, [pc, #96]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000668:	2200      	movs	r2, #0
 800066a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800066c:	4b16      	ldr	r3, [pc, #88]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800066e:	222c      	movs	r2, #44	@ 0x2c
 8000670:	2100      	movs	r1, #0
 8000672:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000674:	4b14      	ldr	r3, [pc, #80]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000676:	2200      	movs	r2, #0
 8000678:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 800067a:	4b13      	ldr	r3, [pc, #76]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800067c:	2200      	movs	r2, #0
 800067e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000680:	4b11      	ldr	r3, [pc, #68]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000682:	223c      	movs	r2, #60	@ 0x3c
 8000684:	2100      	movs	r1, #0
 8000686:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000688:	4b0f      	ldr	r3, [pc, #60]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 800068a:	2200      	movs	r2, #0
 800068c:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800068e:	4b0e      	ldr	r3, [pc, #56]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 8000690:	0018      	movs	r0, r3
 8000692:	f000 fc89 	bl	8000fa8 <HAL_ADC_Init>
 8000696:	1e03      	subs	r3, r0, #0
 8000698:	d001      	beq.n	800069e <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 800069a:	f000 f947 	bl	800092c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800069e:	1d3b      	adds	r3, r7, #4
 80006a0:	4a0b      	ldr	r2, [pc, #44]	@ (80006d0 <MX_ADC1_Init+0xcc>)
 80006a2:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80006a4:	1d3b      	adds	r3, r7, #4
 80006a6:	2201      	movs	r2, #1
 80006a8:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006aa:	1d3a      	adds	r2, r7, #4
 80006ac:	4b06      	ldr	r3, [pc, #24]	@ (80006c8 <MX_ADC1_Init+0xc4>)
 80006ae:	0011      	movs	r1, r2
 80006b0:	0018      	movs	r0, r3
 80006b2:	f000 fe1f 	bl	80012f4 <HAL_ADC_ConfigChannel>
 80006b6:	1e03      	subs	r3, r0, #0
 80006b8:	d001      	beq.n	80006be <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 80006ba:	f000 f937 	bl	800092c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006be:	46c0      	nop			@ (mov r8, r8)
 80006c0:	46bd      	mov	sp, r7
 80006c2:	b004      	add	sp, #16
 80006c4:	bd80      	pop	{r7, pc}
 80006c6:	46c0      	nop			@ (mov r8, r8)
 80006c8:	2000068c 	.word	0x2000068c
 80006cc:	40012400 	.word	0x40012400
 80006d0:	30001000 	.word	0x30001000

080006d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b09c      	sub	sp, #112	@ 0x70
 80006d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006da:	2360      	movs	r3, #96	@ 0x60
 80006dc:	18fb      	adds	r3, r7, r3
 80006de:	0018      	movs	r0, r3
 80006e0:	2310      	movs	r3, #16
 80006e2:	001a      	movs	r2, r3
 80006e4:	2100      	movs	r1, #0
 80006e6:	f003 faf3 	bl	8003cd0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80006ea:	2354      	movs	r3, #84	@ 0x54
 80006ec:	18fb      	adds	r3, r7, r3
 80006ee:	0018      	movs	r0, r3
 80006f0:	230c      	movs	r3, #12
 80006f2:	001a      	movs	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	f003 faeb 	bl	8003cd0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006fa:	2338      	movs	r3, #56	@ 0x38
 80006fc:	18fb      	adds	r3, r7, r3
 80006fe:	0018      	movs	r0, r3
 8000700:	231c      	movs	r3, #28
 8000702:	001a      	movs	r2, r3
 8000704:	2100      	movs	r1, #0
 8000706:	f003 fae3 	bl	8003cd0 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	0018      	movs	r0, r3
 800070e:	2334      	movs	r3, #52	@ 0x34
 8000710:	001a      	movs	r2, r3
 8000712:	2100      	movs	r1, #0
 8000714:	f003 fadc 	bl	8003cd0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000718:	4b51      	ldr	r3, [pc, #324]	@ (8000860 <MX_TIM1_Init+0x18c>)
 800071a:	4a52      	ldr	r2, [pc, #328]	@ (8000864 <MX_TIM1_Init+0x190>)
 800071c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800071e:	4b50      	ldr	r3, [pc, #320]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000720:	2200      	movs	r2, #0
 8000722:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000724:	4b4e      	ldr	r3, [pc, #312]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000726:	2200      	movs	r2, #0
 8000728:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 60-1;
 800072a:	4b4d      	ldr	r3, [pc, #308]	@ (8000860 <MX_TIM1_Init+0x18c>)
 800072c:	223b      	movs	r2, #59	@ 0x3b
 800072e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000730:	4b4b      	ldr	r3, [pc, #300]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000732:	2200      	movs	r2, #0
 8000734:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000736:	4b4a      	ldr	r3, [pc, #296]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000738:	2200      	movs	r2, #0
 800073a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800073c:	4b48      	ldr	r3, [pc, #288]	@ (8000860 <MX_TIM1_Init+0x18c>)
 800073e:	2200      	movs	r2, #0
 8000740:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000742:	4b47      	ldr	r3, [pc, #284]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000744:	0018      	movs	r0, r3
 8000746:	f002 f897 	bl	8002878 <HAL_TIM_Base_Init>
 800074a:	1e03      	subs	r3, r0, #0
 800074c:	d001      	beq.n	8000752 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 800074e:	f000 f8ed 	bl	800092c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000752:	2160      	movs	r1, #96	@ 0x60
 8000754:	187b      	adds	r3, r7, r1
 8000756:	2280      	movs	r2, #128	@ 0x80
 8000758:	0152      	lsls	r2, r2, #5
 800075a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800075c:	187a      	adds	r2, r7, r1
 800075e:	4b40      	ldr	r3, [pc, #256]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000760:	0011      	movs	r1, r2
 8000762:	0018      	movs	r0, r3
 8000764:	f002 fc2e 	bl	8002fc4 <HAL_TIM_ConfigClockSource>
 8000768:	1e03      	subs	r3, r0, #0
 800076a:	d001      	beq.n	8000770 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 800076c:	f000 f8de 	bl	800092c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000770:	4b3b      	ldr	r3, [pc, #236]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000772:	0018      	movs	r0, r3
 8000774:	f002 f8d8 	bl	8002928 <HAL_TIM_PWM_Init>
 8000778:	1e03      	subs	r3, r0, #0
 800077a:	d001      	beq.n	8000780 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 800077c:	f000 f8d6 	bl	800092c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000780:	2154      	movs	r1, #84	@ 0x54
 8000782:	187b      	adds	r3, r7, r1
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000788:	187b      	adds	r3, r7, r1
 800078a:	2200      	movs	r2, #0
 800078c:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800078e:	187b      	adds	r3, r7, r1
 8000790:	2200      	movs	r2, #0
 8000792:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000794:	187a      	adds	r2, r7, r1
 8000796:	4b32      	ldr	r3, [pc, #200]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000798:	0011      	movs	r1, r2
 800079a:	0018      	movs	r0, r3
 800079c:	f003 f99a 	bl	8003ad4 <HAL_TIMEx_MasterConfigSynchronization>
 80007a0:	1e03      	subs	r3, r0, #0
 80007a2:	d001      	beq.n	80007a8 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 80007a4:	f000 f8c2 	bl	800092c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007a8:	2138      	movs	r1, #56	@ 0x38
 80007aa:	187b      	adds	r3, r7, r1
 80007ac:	2260      	movs	r2, #96	@ 0x60
 80007ae:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80007b0:	187b      	adds	r3, r7, r1
 80007b2:	2200      	movs	r2, #0
 80007b4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007b6:	187b      	adds	r3, r7, r1
 80007b8:	2200      	movs	r2, #0
 80007ba:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007bc:	187b      	adds	r3, r7, r1
 80007be:	2200      	movs	r2, #0
 80007c0:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007c2:	187b      	adds	r3, r7, r1
 80007c4:	2200      	movs	r2, #0
 80007c6:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007c8:	187b      	adds	r3, r7, r1
 80007ca:	2200      	movs	r2, #0
 80007cc:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007ce:	187b      	adds	r3, r7, r1
 80007d0:	2200      	movs	r2, #0
 80007d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007d4:	1879      	adds	r1, r7, r1
 80007d6:	4b22      	ldr	r3, [pc, #136]	@ (8000860 <MX_TIM1_Init+0x18c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	0018      	movs	r0, r3
 80007dc:	f002 faf2 	bl	8002dc4 <HAL_TIM_PWM_ConfigChannel>
 80007e0:	1e03      	subs	r3, r0, #0
 80007e2:	d001      	beq.n	80007e8 <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 80007e4:	f000 f8a2 	bl	800092c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	2200      	movs	r2, #0
 80007ec:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	2200      	movs	r2, #0
 80007f2:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007f4:	1d3b      	adds	r3, r7, #4
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80007fa:	1d3b      	adds	r3, r7, #4
 80007fc:	2200      	movs	r2, #0
 80007fe:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000800:	1d3b      	adds	r3, r7, #4
 8000802:	2200      	movs	r2, #0
 8000804:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2280      	movs	r2, #128	@ 0x80
 800080a:	0192      	lsls	r2, r2, #6
 800080c:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800080e:	1d3b      	adds	r3, r7, #4
 8000810:	2200      	movs	r2, #0
 8000812:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000814:	1d3b      	adds	r3, r7, #4
 8000816:	2200      	movs	r2, #0
 8000818:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800081a:	1d3b      	adds	r3, r7, #4
 800081c:	2200      	movs	r2, #0
 800081e:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000820:	1d3b      	adds	r3, r7, #4
 8000822:	2280      	movs	r2, #128	@ 0x80
 8000824:	0492      	lsls	r2, r2, #18
 8000826:	625a      	str	r2, [r3, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000828:	1d3b      	adds	r3, r7, #4
 800082a:	2200      	movs	r2, #0
 800082c:	629a      	str	r2, [r3, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 800082e:	1d3b      	adds	r3, r7, #4
 8000830:	2200      	movs	r2, #0
 8000832:	62da      	str	r2, [r3, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000834:	1d3b      	adds	r3, r7, #4
 8000836:	2200      	movs	r2, #0
 8000838:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800083a:	1d3a      	adds	r2, r7, #4
 800083c:	4b08      	ldr	r3, [pc, #32]	@ (8000860 <MX_TIM1_Init+0x18c>)
 800083e:	0011      	movs	r1, r2
 8000840:	0018      	movs	r0, r3
 8000842:	f003 f9a9 	bl	8003b98 <HAL_TIMEx_ConfigBreakDeadTime>
 8000846:	1e03      	subs	r3, r0, #0
 8000848:	d001      	beq.n	800084e <MX_TIM1_Init+0x17a>
  {
    Error_Handler();
 800084a:	f000 f86f 	bl	800092c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800084e:	4b04      	ldr	r3, [pc, #16]	@ (8000860 <MX_TIM1_Init+0x18c>)
 8000850:	0018      	movs	r0, r3
 8000852:	f000 f93f 	bl	8000ad4 <HAL_TIM_MspPostInit>

}
 8000856:	46c0      	nop			@ (mov r8, r8)
 8000858:	46bd      	mov	sp, r7
 800085a:	b01c      	add	sp, #112	@ 0x70
 800085c:	bd80      	pop	{r7, pc}
 800085e:	46c0      	nop			@ (mov r8, r8)
 8000860:	200006f0 	.word	0x200006f0
 8000864:	40012c00 	.word	0x40012c00

08000868 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b082      	sub	sp, #8
 800086c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800086e:	4b0c      	ldr	r3, [pc, #48]	@ (80008a0 <MX_DMA_Init+0x38>)
 8000870:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000872:	4b0b      	ldr	r3, [pc, #44]	@ (80008a0 <MX_DMA_Init+0x38>)
 8000874:	2101      	movs	r1, #1
 8000876:	430a      	orrs	r2, r1
 8000878:	639a      	str	r2, [r3, #56]	@ 0x38
 800087a:	4b09      	ldr	r3, [pc, #36]	@ (80008a0 <MX_DMA_Init+0x38>)
 800087c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800087e:	2201      	movs	r2, #1
 8000880:	4013      	ands	r3, r2
 8000882:	607b      	str	r3, [r7, #4]
 8000884:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000886:	2200      	movs	r2, #0
 8000888:	2100      	movs	r1, #0
 800088a:	2009      	movs	r0, #9
 800088c:	f000 ffb4 	bl	80017f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000890:	2009      	movs	r0, #9
 8000892:	f000 ffc6 	bl	8001822 <HAL_NVIC_EnableIRQ>

}
 8000896:	46c0      	nop			@ (mov r8, r8)
 8000898:	46bd      	mov	sp, r7
 800089a:	b002      	add	sp, #8
 800089c:	bd80      	pop	{r7, pc}
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	40021000 	.word	0x40021000

080008a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008a4:	b590      	push	{r4, r7, lr}
 80008a6:	b089      	sub	sp, #36	@ 0x24
 80008a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008aa:	240c      	movs	r4, #12
 80008ac:	193b      	adds	r3, r7, r4
 80008ae:	0018      	movs	r0, r3
 80008b0:	2314      	movs	r3, #20
 80008b2:	001a      	movs	r2, r3
 80008b4:	2100      	movs	r1, #0
 80008b6:	f003 fa0b 	bl	8003cd0 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ba:	4b19      	ldr	r3, [pc, #100]	@ (8000920 <MX_GPIO_Init+0x7c>)
 80008bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008be:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <MX_GPIO_Init+0x7c>)
 80008c0:	2102      	movs	r1, #2
 80008c2:	430a      	orrs	r2, r1
 80008c4:	635a      	str	r2, [r3, #52]	@ 0x34
 80008c6:	4b16      	ldr	r3, [pc, #88]	@ (8000920 <MX_GPIO_Init+0x7c>)
 80008c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008ca:	2202      	movs	r2, #2
 80008cc:	4013      	ands	r3, r2
 80008ce:	60bb      	str	r3, [r7, #8]
 80008d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d2:	4b13      	ldr	r3, [pc, #76]	@ (8000920 <MX_GPIO_Init+0x7c>)
 80008d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008d6:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <MX_GPIO_Init+0x7c>)
 80008d8:	2101      	movs	r1, #1
 80008da:	430a      	orrs	r2, r1
 80008dc:	635a      	str	r2, [r3, #52]	@ 0x34
 80008de:	4b10      	ldr	r3, [pc, #64]	@ (8000920 <MX_GPIO_Init+0x7c>)
 80008e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008e2:	2201      	movs	r2, #1
 80008e4:	4013      	ands	r3, r2
 80008e6:	607b      	str	r3, [r7, #4]
 80008e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	2280      	movs	r2, #128	@ 0x80
 80008ee:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008f0:	193b      	adds	r3, r7, r4
 80008f2:	4a0c      	ldr	r2, [pc, #48]	@ (8000924 <MX_GPIO_Init+0x80>)
 80008f4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f6:	193b      	adds	r3, r7, r4
 80008f8:	2200      	movs	r2, #0
 80008fa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008fc:	193b      	adds	r3, r7, r4
 80008fe:	4a0a      	ldr	r2, [pc, #40]	@ (8000928 <MX_GPIO_Init+0x84>)
 8000900:	0019      	movs	r1, r3
 8000902:	0010      	movs	r0, r2
 8000904:	f001 f9fe 	bl	8001d04 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000908:	2200      	movs	r2, #0
 800090a:	2100      	movs	r1, #0
 800090c:	2007      	movs	r0, #7
 800090e:	f000 ff73 	bl	80017f8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000912:	2007      	movs	r0, #7
 8000914:	f000 ff85 	bl	8001822 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000918:	46c0      	nop			@ (mov r8, r8)
 800091a:	46bd      	mov	sp, r7
 800091c:	b009      	add	sp, #36	@ 0x24
 800091e:	bd90      	pop	{r4, r7, pc}
 8000920:	40021000 	.word	0x40021000
 8000924:	10110000 	.word	0x10110000
 8000928:	50000400 	.word	0x50000400

0800092c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000930:	b672      	cpsid	i
}
 8000932:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000934:	46c0      	nop			@ (mov r8, r8)
 8000936:	e7fd      	b.n	8000934 <Error_Handler+0x8>

08000938 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800093e:	4b0f      	ldr	r3, [pc, #60]	@ (800097c <HAL_MspInit+0x44>)
 8000940:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000942:	4b0e      	ldr	r3, [pc, #56]	@ (800097c <HAL_MspInit+0x44>)
 8000944:	2101      	movs	r1, #1
 8000946:	430a      	orrs	r2, r1
 8000948:	641a      	str	r2, [r3, #64]	@ 0x40
 800094a:	4b0c      	ldr	r3, [pc, #48]	@ (800097c <HAL_MspInit+0x44>)
 800094c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094e:	2201      	movs	r2, #1
 8000950:	4013      	ands	r3, r2
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000956:	4b09      	ldr	r3, [pc, #36]	@ (800097c <HAL_MspInit+0x44>)
 8000958:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800095a:	4b08      	ldr	r3, [pc, #32]	@ (800097c <HAL_MspInit+0x44>)
 800095c:	2180      	movs	r1, #128	@ 0x80
 800095e:	0549      	lsls	r1, r1, #21
 8000960:	430a      	orrs	r2, r1
 8000962:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000964:	4b05      	ldr	r3, [pc, #20]	@ (800097c <HAL_MspInit+0x44>)
 8000966:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000968:	2380      	movs	r3, #128	@ 0x80
 800096a:	055b      	lsls	r3, r3, #21
 800096c:	4013      	ands	r3, r2
 800096e:	603b      	str	r3, [r7, #0]
 8000970:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000972:	46c0      	nop			@ (mov r8, r8)
 8000974:	46bd      	mov	sp, r7
 8000976:	b002      	add	sp, #8
 8000978:	bd80      	pop	{r7, pc}
 800097a:	46c0      	nop			@ (mov r8, r8)
 800097c:	40021000 	.word	0x40021000

08000980 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000980:	b590      	push	{r4, r7, lr}
 8000982:	b091      	sub	sp, #68	@ 0x44
 8000984:	af00      	add	r7, sp, #0
 8000986:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000988:	232c      	movs	r3, #44	@ 0x2c
 800098a:	18fb      	adds	r3, r7, r3
 800098c:	0018      	movs	r0, r3
 800098e:	2314      	movs	r3, #20
 8000990:	001a      	movs	r2, r3
 8000992:	2100      	movs	r1, #0
 8000994:	f003 f99c 	bl	8003cd0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000998:	2410      	movs	r4, #16
 800099a:	193b      	adds	r3, r7, r4
 800099c:	0018      	movs	r0, r3
 800099e:	231c      	movs	r3, #28
 80009a0:	001a      	movs	r2, r3
 80009a2:	2100      	movs	r1, #0
 80009a4:	f003 f994 	bl	8003cd0 <memset>
  if(hadc->Instance==ADC1)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a20      	ldr	r2, [pc, #128]	@ (8000a30 <HAL_ADC_MspInit+0xb0>)
 80009ae:	4293      	cmp	r3, r2
 80009b0:	d139      	bne.n	8000a26 <HAL_ADC_MspInit+0xa6>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80009b2:	193b      	adds	r3, r7, r4
 80009b4:	2220      	movs	r2, #32
 80009b6:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80009b8:	193b      	adds	r3, r7, r4
 80009ba:	2200      	movs	r2, #0
 80009bc:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80009be:	193b      	adds	r3, r7, r4
 80009c0:	0018      	movs	r0, r3
 80009c2:	f001 fe6d 	bl	80026a0 <HAL_RCCEx_PeriphCLKConfig>
 80009c6:	1e03      	subs	r3, r0, #0
 80009c8:	d001      	beq.n	80009ce <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 80009ca:	f7ff ffaf 	bl	800092c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80009ce:	4b19      	ldr	r3, [pc, #100]	@ (8000a34 <HAL_ADC_MspInit+0xb4>)
 80009d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009d2:	4b18      	ldr	r3, [pc, #96]	@ (8000a34 <HAL_ADC_MspInit+0xb4>)
 80009d4:	2180      	movs	r1, #128	@ 0x80
 80009d6:	0349      	lsls	r1, r1, #13
 80009d8:	430a      	orrs	r2, r1
 80009da:	641a      	str	r2, [r3, #64]	@ 0x40
 80009dc:	4b15      	ldr	r3, [pc, #84]	@ (8000a34 <HAL_ADC_MspInit+0xb4>)
 80009de:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009e0:	2380      	movs	r3, #128	@ 0x80
 80009e2:	035b      	lsls	r3, r3, #13
 80009e4:	4013      	ands	r3, r2
 80009e6:	60fb      	str	r3, [r7, #12]
 80009e8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ea:	4b12      	ldr	r3, [pc, #72]	@ (8000a34 <HAL_ADC_MspInit+0xb4>)
 80009ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80009ee:	4b11      	ldr	r3, [pc, #68]	@ (8000a34 <HAL_ADC_MspInit+0xb4>)
 80009f0:	2101      	movs	r1, #1
 80009f2:	430a      	orrs	r2, r1
 80009f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80009f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a34 <HAL_ADC_MspInit+0xb4>)
 80009f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80009fa:	2201      	movs	r2, #1
 80009fc:	4013      	ands	r3, r2
 80009fe:	60bb      	str	r3, [r7, #8]
 8000a00:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA12 [PA10]     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8000a02:	212c      	movs	r1, #44	@ 0x2c
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	2280      	movs	r2, #128	@ 0x80
 8000a08:	0152      	lsls	r2, r2, #5
 8000a0a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a0c:	187b      	adds	r3, r7, r1
 8000a0e:	2203      	movs	r2, #3
 8000a10:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	187b      	adds	r3, r7, r1
 8000a14:	2200      	movs	r2, #0
 8000a16:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a18:	187a      	adds	r2, r7, r1
 8000a1a:	23a0      	movs	r3, #160	@ 0xa0
 8000a1c:	05db      	lsls	r3, r3, #23
 8000a1e:	0011      	movs	r1, r2
 8000a20:	0018      	movs	r0, r3
 8000a22:	f001 f96f 	bl	8001d04 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000a26:	46c0      	nop			@ (mov r8, r8)
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	b011      	add	sp, #68	@ 0x44
 8000a2c:	bd90      	pop	{r4, r7, pc}
 8000a2e:	46c0      	nop			@ (mov r8, r8)
 8000a30:	40012400 	.word	0x40012400
 8000a34:	40021000 	.word	0x40021000

08000a38 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	4a1f      	ldr	r2, [pc, #124]	@ (8000ac4 <HAL_TIM_Base_MspInit+0x8c>)
 8000a46:	4293      	cmp	r3, r2
 8000a48:	d138      	bne.n	8000abc <HAL_TIM_Base_MspInit+0x84>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a4a:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac8 <HAL_TIM_Base_MspInit+0x90>)
 8000a4c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a4e:	4b1e      	ldr	r3, [pc, #120]	@ (8000ac8 <HAL_TIM_Base_MspInit+0x90>)
 8000a50:	2180      	movs	r1, #128	@ 0x80
 8000a52:	0109      	lsls	r1, r1, #4
 8000a54:	430a      	orrs	r2, r1
 8000a56:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a58:	4b1b      	ldr	r3, [pc, #108]	@ (8000ac8 <HAL_TIM_Base_MspInit+0x90>)
 8000a5a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a5c:	2380      	movs	r3, #128	@ 0x80
 8000a5e:	011b      	lsls	r3, r3, #4
 8000a60:	4013      	ands	r3, r2
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel1;
 8000a66:	4b19      	ldr	r3, [pc, #100]	@ (8000acc <HAL_TIM_Base_MspInit+0x94>)
 8000a68:	4a19      	ldr	r2, [pc, #100]	@ (8000ad0 <HAL_TIM_Base_MspInit+0x98>)
 8000a6a:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Request = DMA_REQUEST_TIM1_CH1;
 8000a6c:	4b17      	ldr	r3, [pc, #92]	@ (8000acc <HAL_TIM_Base_MspInit+0x94>)
 8000a6e:	2214      	movs	r2, #20
 8000a70:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000a72:	4b16      	ldr	r3, [pc, #88]	@ (8000acc <HAL_TIM_Base_MspInit+0x94>)
 8000a74:	2210      	movs	r2, #16
 8000a76:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a78:	4b14      	ldr	r3, [pc, #80]	@ (8000acc <HAL_TIM_Base_MspInit+0x94>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000a7e:	4b13      	ldr	r3, [pc, #76]	@ (8000acc <HAL_TIM_Base_MspInit+0x94>)
 8000a80:	2280      	movs	r2, #128	@ 0x80
 8000a82:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000a84:	4b11      	ldr	r3, [pc, #68]	@ (8000acc <HAL_TIM_Base_MspInit+0x94>)
 8000a86:	2280      	movs	r2, #128	@ 0x80
 8000a88:	0052      	lsls	r2, r2, #1
 8000a8a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000acc <HAL_TIM_Base_MspInit+0x94>)
 8000a8e:	2280      	movs	r2, #128	@ 0x80
 8000a90:	00d2      	lsls	r2, r2, #3
 8000a92:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8000a94:	4b0d      	ldr	r3, [pc, #52]	@ (8000acc <HAL_TIM_Base_MspInit+0x94>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000a9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000acc <HAL_TIM_Base_MspInit+0x94>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8000aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8000acc <HAL_TIM_Base_MspInit+0x94>)
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f000 feda 	bl	800185c <HAL_DMA_Init>
 8000aa8:	1e03      	subs	r3, r0, #0
 8000aaa:	d001      	beq.n	8000ab0 <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 8000aac:	f7ff ff3e 	bl	800092c <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	4a06      	ldr	r2, [pc, #24]	@ (8000acc <HAL_TIM_Base_MspInit+0x94>)
 8000ab4:	625a      	str	r2, [r3, #36]	@ 0x24
 8000ab6:	4b05      	ldr	r3, [pc, #20]	@ (8000acc <HAL_TIM_Base_MspInit+0x94>)
 8000ab8:	687a      	ldr	r2, [r7, #4]
 8000aba:	629a      	str	r2, [r3, #40]	@ 0x28

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000abc:	46c0      	nop			@ (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	b004      	add	sp, #16
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	40012c00 	.word	0x40012c00
 8000ac8:	40021000 	.word	0x40021000
 8000acc:	2000073c 	.word	0x2000073c
 8000ad0:	40020008 	.word	0x40020008

08000ad4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000ad4:	b590      	push	{r4, r7, lr}
 8000ad6:	b089      	sub	sp, #36	@ 0x24
 8000ad8:	af00      	add	r7, sp, #0
 8000ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000adc:	240c      	movs	r4, #12
 8000ade:	193b      	adds	r3, r7, r4
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	2314      	movs	r3, #20
 8000ae4:	001a      	movs	r2, r3
 8000ae6:	2100      	movs	r1, #0
 8000ae8:	f003 f8f2 	bl	8003cd0 <memset>
  if(htim->Instance==TIM1)
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a17      	ldr	r2, [pc, #92]	@ (8000b50 <HAL_TIM_MspPostInit+0x7c>)
 8000af2:	4293      	cmp	r3, r2
 8000af4:	d128      	bne.n	8000b48 <HAL_TIM_MspPostInit+0x74>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af6:	4b17      	ldr	r3, [pc, #92]	@ (8000b54 <HAL_TIM_MspPostInit+0x80>)
 8000af8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000afa:	4b16      	ldr	r3, [pc, #88]	@ (8000b54 <HAL_TIM_MspPostInit+0x80>)
 8000afc:	2101      	movs	r1, #1
 8000afe:	430a      	orrs	r2, r1
 8000b00:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b02:	4b14      	ldr	r3, [pc, #80]	@ (8000b54 <HAL_TIM_MspPostInit+0x80>)
 8000b04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b06:	2201      	movs	r2, #1
 8000b08:	4013      	ands	r3, r2
 8000b0a:	60bb      	str	r3, [r7, #8]
 8000b0c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000b0e:	193b      	adds	r3, r7, r4
 8000b10:	2280      	movs	r2, #128	@ 0x80
 8000b12:	0052      	lsls	r2, r2, #1
 8000b14:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b16:	0021      	movs	r1, r4
 8000b18:	187b      	adds	r3, r7, r1
 8000b1a:	2202      	movs	r2, #2
 8000b1c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1e:	187b      	adds	r3, r7, r1
 8000b20:	2200      	movs	r2, #0
 8000b22:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b24:	187b      	adds	r3, r7, r1
 8000b26:	2200      	movs	r2, #0
 8000b28:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000b2a:	187b      	adds	r3, r7, r1
 8000b2c:	2202      	movs	r2, #2
 8000b2e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b30:	187a      	adds	r2, r7, r1
 8000b32:	23a0      	movs	r3, #160	@ 0xa0
 8000b34:	05db      	lsls	r3, r3, #23
 8000b36:	0011      	movs	r1, r2
 8000b38:	0018      	movs	r0, r3
 8000b3a:	f001 f8e3 	bl	8001d04 <HAL_GPIO_Init>

    HAL_SYSCFG_SetPinBinding(HAL_BIND_SO8_PIN5_PA8);
 8000b3e:	23c0      	movs	r3, #192	@ 0xc0
 8000b40:	039b      	lsls	r3, r3, #14
 8000b42:	0018      	movs	r0, r3
 8000b44:	f000 f926 	bl	8000d94 <HAL_SYSCFG_SetPinBinding>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000b48:	46c0      	nop			@ (mov r8, r8)
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	b009      	add	sp, #36	@ 0x24
 8000b4e:	bd90      	pop	{r4, r7, pc}
 8000b50:	40012c00 	.word	0x40012c00
 8000b54:	40021000 	.word	0x40021000

08000b58 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b5c:	46c0      	nop			@ (mov r8, r8)
 8000b5e:	e7fd      	b.n	8000b5c <NMI_Handler+0x4>

08000b60 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b64:	46c0      	nop			@ (mov r8, r8)
 8000b66:	e7fd      	b.n	8000b64 <HardFault_Handler+0x4>

08000b68 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000b6c:	46c0      	nop			@ (mov r8, r8)
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}

08000b72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b72:	b580      	push	{r7, lr}
 8000b74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b76:	46c0      	nop			@ (mov r8, r8)
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}

08000b7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b80:	f000 f8c8 	bl	8000d14 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b84:	46c0      	nop			@ (mov r8, r8)
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8000b8e:	2080      	movs	r0, #128	@ 0x80
 8000b90:	f001 fa22 	bl	8001fd8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000b94:	46c0      	nop			@ (mov r8, r8)
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
	...

08000b9c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8000ba0:	4b03      	ldr	r3, [pc, #12]	@ (8000bb0 <DMA1_Channel1_IRQHandler+0x14>)
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f000 ff6c 	bl	8001a80 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000ba8:	46c0      	nop			@ (mov r8, r8)
 8000baa:	46bd      	mov	sp, r7
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	46c0      	nop			@ (mov r8, r8)
 8000bb0:	2000073c 	.word	0x2000073c

08000bb4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000bb8:	4b03      	ldr	r3, [pc, #12]	@ (8000bc8 <SystemInit+0x14>)
 8000bba:	2280      	movs	r2, #128	@ 0x80
 8000bbc:	0512      	lsls	r2, r2, #20
 8000bbe:	609a      	str	r2, [r3, #8]
#endif
}
 8000bc0:	46c0      	nop			@ (mov r8, r8)
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	46c0      	nop			@ (mov r8, r8)
 8000bc8:	e000ed00 	.word	0xe000ed00

08000bcc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bcc:	480d      	ldr	r0, [pc, #52]	@ (8000c04 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000bd0:	f7ff fff0 	bl	8000bb4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000bd4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000bd6:	e003      	b.n	8000be0 <LoopCopyDataInit>

08000bd8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8000c08 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8000bda:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000bdc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000bde:	3104      	adds	r1, #4

08000be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000be0:	480a      	ldr	r0, [pc, #40]	@ (8000c0c <LoopForever+0xa>)
  ldr r3, =_edata
 8000be2:	4b0b      	ldr	r3, [pc, #44]	@ (8000c10 <LoopForever+0xe>)
  adds r2, r0, r1
 8000be4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000be6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000be8:	d3f6      	bcc.n	8000bd8 <CopyDataInit>
  ldr r2, =_sbss
 8000bea:	4a0a      	ldr	r2, [pc, #40]	@ (8000c14 <LoopForever+0x12>)
  b LoopFillZerobss
 8000bec:	e002      	b.n	8000bf4 <LoopFillZerobss>

08000bee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000bee:	2300      	movs	r3, #0
  str  r3, [r2]
 8000bf0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bf2:	3204      	adds	r2, #4

08000bf4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 8000bf4:	4b08      	ldr	r3, [pc, #32]	@ (8000c18 <LoopForever+0x16>)
  cmp r2, r3
 8000bf6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000bf8:	d3f9      	bcc.n	8000bee <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000bfa:	f003 f871 	bl	8003ce0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000bfe:	f7ff fc3d 	bl	800047c <main>

08000c02 <LoopForever>:

LoopForever:
    b LoopForever
 8000c02:	e7fe      	b.n	8000c02 <LoopForever>
  ldr   r0, =_estack
 8000c04:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8000c08:	08003df0 	.word	0x08003df0
  ldr r0, =_sdata
 8000c0c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000c10:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000c14:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8000c18:	2000079c 	.word	0x2000079c

08000c1c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c1c:	e7fe      	b.n	8000c1c <ADC1_IRQHandler>
	...

08000c20 <LL_SYSCFG_ConfigPinMux>:
  * @rmtoll SYSCFG_CFGR3 CLL   LL_SYSCFG_ConfigPinMux\n
  * @param  mux_cfg This parameter can be a value of @ref SYSTEM_LL_PINMUX_CFG
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_ConfigPinMux(uint32_t mux_cfg)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  MODIFY_REG(SYSCFG->CFGR3, (mux_cfg >> 16U), (mux_cfg & 0x0000FFFFU));
 8000c28:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <LL_SYSCFG_ConfigPinMux+0x2c>)
 8000c2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000c2c:	687a      	ldr	r2, [r7, #4]
 8000c2e:	0c12      	lsrs	r2, r2, #16
 8000c30:	43d2      	mvns	r2, r2
 8000c32:	401a      	ands	r2, r3
 8000c34:	0011      	movs	r1, r2
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	041b      	lsls	r3, r3, #16
 8000c3a:	0c1a      	lsrs	r2, r3, #16
 8000c3c:	4b03      	ldr	r3, [pc, #12]	@ (8000c4c <LL_SYSCFG_ConfigPinMux+0x2c>)
 8000c3e:	430a      	orrs	r2, r1
 8000c40:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8000c42:	46c0      	nop			@ (mov r8, r8)
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b002      	add	sp, #8
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	46c0      	nop			@ (mov r8, r8)
 8000c4c:	40010000 	.word	0x40010000

08000c50 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c56:	1dfb      	adds	r3, r7, #7
 8000c58:	2200      	movs	r2, #0
 8000c5a:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c5c:	2003      	movs	r0, #3
 8000c5e:	f000 f80f 	bl	8000c80 <HAL_InitTick>
 8000c62:	1e03      	subs	r3, r0, #0
 8000c64:	d003      	beq.n	8000c6e <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 8000c66:	1dfb      	adds	r3, r7, #7
 8000c68:	2201      	movs	r2, #1
 8000c6a:	701a      	strb	r2, [r3, #0]
 8000c6c:	e001      	b.n	8000c72 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c6e:	f7ff fe63 	bl	8000938 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c72:	1dfb      	adds	r3, r7, #7
 8000c74:	781b      	ldrb	r3, [r3, #0]
}
 8000c76:	0018      	movs	r0, r3
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b002      	add	sp, #8
 8000c7c:	bd80      	pop	{r7, pc}
	...

08000c80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c80:	b590      	push	{r4, r7, lr}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000c88:	230f      	movs	r3, #15
 8000c8a:	18fb      	adds	r3, r7, r3
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 8000c90:	4b1d      	ldr	r3, [pc, #116]	@ (8000d08 <HAL_InitTick+0x88>)
 8000c92:	781b      	ldrb	r3, [r3, #0]
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d02b      	beq.n	8000cf0 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8000c98:	4b1c      	ldr	r3, [pc, #112]	@ (8000d0c <HAL_InitTick+0x8c>)
 8000c9a:	681c      	ldr	r4, [r3, #0]
 8000c9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000d08 <HAL_InitTick+0x88>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	0019      	movs	r1, r3
 8000ca2:	23fa      	movs	r3, #250	@ 0xfa
 8000ca4:	0098      	lsls	r0, r3, #2
 8000ca6:	f7ff fa2f 	bl	8000108 <__udivsi3>
 8000caa:	0003      	movs	r3, r0
 8000cac:	0019      	movs	r1, r3
 8000cae:	0020      	movs	r0, r4
 8000cb0:	f7ff fa2a 	bl	8000108 <__udivsi3>
 8000cb4:	0003      	movs	r3, r0
 8000cb6:	0018      	movs	r0, r3
 8000cb8:	f000 fdc3 	bl	8001842 <HAL_SYSTICK_Config>
 8000cbc:	1e03      	subs	r3, r0, #0
 8000cbe:	d112      	bne.n	8000ce6 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b03      	cmp	r3, #3
 8000cc4:	d80a      	bhi.n	8000cdc <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cc6:	6879      	ldr	r1, [r7, #4]
 8000cc8:	2301      	movs	r3, #1
 8000cca:	425b      	negs	r3, r3
 8000ccc:	2200      	movs	r2, #0
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f000 fd92 	bl	80017f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8000d10 <HAL_InitTick+0x90>)
 8000cd6:	687a      	ldr	r2, [r7, #4]
 8000cd8:	601a      	str	r2, [r3, #0]
 8000cda:	e00d      	b.n	8000cf8 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000cdc:	230f      	movs	r3, #15
 8000cde:	18fb      	adds	r3, r7, r3
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	701a      	strb	r2, [r3, #0]
 8000ce4:	e008      	b.n	8000cf8 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ce6:	230f      	movs	r3, #15
 8000ce8:	18fb      	adds	r3, r7, r3
 8000cea:	2201      	movs	r2, #1
 8000cec:	701a      	strb	r2, [r3, #0]
 8000cee:	e003      	b.n	8000cf8 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000cf0:	230f      	movs	r3, #15
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	2201      	movs	r2, #1
 8000cf6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000cf8:	230f      	movs	r3, #15
 8000cfa:	18fb      	adds	r3, r7, r3
 8000cfc:	781b      	ldrb	r3, [r3, #0]
}
 8000cfe:	0018      	movs	r0, r3
 8000d00:	46bd      	mov	sp, r7
 8000d02:	b005      	add	sp, #20
 8000d04:	bd90      	pop	{r4, r7, pc}
 8000d06:	46c0      	nop			@ (mov r8, r8)
 8000d08:	20000008 	.word	0x20000008
 8000d0c:	20000000 	.word	0x20000000
 8000d10:	20000004 	.word	0x20000004

08000d14 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d18:	4b05      	ldr	r3, [pc, #20]	@ (8000d30 <HAL_IncTick+0x1c>)
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	001a      	movs	r2, r3
 8000d1e:	4b05      	ldr	r3, [pc, #20]	@ (8000d34 <HAL_IncTick+0x20>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	18d2      	adds	r2, r2, r3
 8000d24:	4b03      	ldr	r3, [pc, #12]	@ (8000d34 <HAL_IncTick+0x20>)
 8000d26:	601a      	str	r2, [r3, #0]
}
 8000d28:	46c0      	nop			@ (mov r8, r8)
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}
 8000d2e:	46c0      	nop			@ (mov r8, r8)
 8000d30:	20000008 	.word	0x20000008
 8000d34:	20000798 	.word	0x20000798

08000d38 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  return uwTick;
 8000d3c:	4b02      	ldr	r3, [pc, #8]	@ (8000d48 <HAL_GetTick+0x10>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
}
 8000d40:	0018      	movs	r0, r3
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	46c0      	nop			@ (mov r8, r8)
 8000d48:	20000798 	.word	0x20000798

08000d4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d54:	f7ff fff0 	bl	8000d38 <HAL_GetTick>
 8000d58:	0003      	movs	r3, r0
 8000d5a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	3301      	adds	r3, #1
 8000d64:	d005      	beq.n	8000d72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d66:	4b0a      	ldr	r3, [pc, #40]	@ (8000d90 <HAL_Delay+0x44>)
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	001a      	movs	r2, r3
 8000d6c:	68fb      	ldr	r3, [r7, #12]
 8000d6e:	189b      	adds	r3, r3, r2
 8000d70:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000d72:	46c0      	nop			@ (mov r8, r8)
 8000d74:	f7ff ffe0 	bl	8000d38 <HAL_GetTick>
 8000d78:	0002      	movs	r2, r0
 8000d7a:	68bb      	ldr	r3, [r7, #8]
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	68fa      	ldr	r2, [r7, #12]
 8000d80:	429a      	cmp	r2, r3
 8000d82:	d8f7      	bhi.n	8000d74 <HAL_Delay+0x28>
  {
  }
}
 8000d84:	46c0      	nop			@ (mov r8, r8)
 8000d86:	46c0      	nop			@ (mov r8, r8)
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	b004      	add	sp, #16
 8000d8c:	bd80      	pop	{r7, pc}
 8000d8e:	46c0      	nop			@ (mov r8, r8)
 8000d90:	20000008 	.word	0x20000008

08000d94 <HAL_SYSCFG_SetPinBinding>:
  *         for each die package
  *         This parameter can be a value of @ref HAL_BIND_CFG
  * @retval None
  */
void HAL_SYSCFG_SetPinBinding(uint32_t pin_binding)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	b082      	sub	sp, #8
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_HAL_SYSCFG_PINBINDING(pin_binding));
  LL_SYSCFG_ConfigPinMux(pin_binding);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f7ff ff3e 	bl	8000c20 <LL_SYSCFG_ConfigPinMux>
}
 8000da4:	46c0      	nop			@ (mov r8, r8)
 8000da6:	46bd      	mov	sp, r7
 8000da8:	b002      	add	sp, #8
 8000daa:	bd80      	pop	{r7, pc}

08000dac <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000dac:	b580      	push	{r7, lr}
 8000dae:	b082      	sub	sp, #8
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	6078      	str	r0, [r7, #4]
 8000db4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4a05      	ldr	r2, [pc, #20]	@ (8000dd0 <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000dbc:	401a      	ands	r2, r3
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	431a      	orrs	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	601a      	str	r2, [r3, #0]
}
 8000dc6:	46c0      	nop			@ (mov r8, r8)
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	b002      	add	sp, #8
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	46c0      	nop			@ (mov r8, r8)
 8000dd0:	ff3fffff 	.word	0xff3fffff

08000dd4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681a      	ldr	r2, [r3, #0]
 8000de0:	23c0      	movs	r3, #192	@ 0xc0
 8000de2:	041b      	lsls	r3, r3, #16
 8000de4:	4013      	ands	r3, r2
}
 8000de6:	0018      	movs	r0, r3
 8000de8:	46bd      	mov	sp, r7
 8000dea:	b002      	add	sp, #8
 8000dec:	bd80      	pop	{r7, pc}

08000dee <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b084      	sub	sp, #16
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	60f8      	str	r0, [r7, #12]
 8000df6:	60b9      	str	r1, [r7, #8]
 8000df8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000dfa:	68fb      	ldr	r3, [r7, #12]
 8000dfc:	695b      	ldr	r3, [r3, #20]
 8000dfe:	68ba      	ldr	r2, [r7, #8]
 8000e00:	2104      	movs	r1, #4
 8000e02:	400a      	ands	r2, r1
 8000e04:	2107      	movs	r1, #7
 8000e06:	4091      	lsls	r1, r2
 8000e08:	000a      	movs	r2, r1
 8000e0a:	43d2      	mvns	r2, r2
 8000e0c:	401a      	ands	r2, r3
 8000e0e:	68bb      	ldr	r3, [r7, #8]
 8000e10:	2104      	movs	r1, #4
 8000e12:	400b      	ands	r3, r1
 8000e14:	6879      	ldr	r1, [r7, #4]
 8000e16:	4099      	lsls	r1, r3
 8000e18:	000b      	movs	r3, r1
 8000e1a:	431a      	orrs	r2, r3
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000e20:	46c0      	nop			@ (mov r8, r8)
 8000e22:	46bd      	mov	sp, r7
 8000e24:	b004      	add	sp, #16
 8000e26:	bd80      	pop	{r7, pc}

08000e28 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
 8000e30:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	695b      	ldr	r3, [r3, #20]
 8000e36:	683a      	ldr	r2, [r7, #0]
 8000e38:	2104      	movs	r1, #4
 8000e3a:	400a      	ands	r2, r1
 8000e3c:	2107      	movs	r1, #7
 8000e3e:	4091      	lsls	r1, r2
 8000e40:	000a      	movs	r2, r1
 8000e42:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	2104      	movs	r1, #4
 8000e48:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000e4a:	40da      	lsrs	r2, r3
 8000e4c:	0013      	movs	r3, r2
}
 8000e4e:	0018      	movs	r0, r3
 8000e50:	46bd      	mov	sp, r7
 8000e52:	b002      	add	sp, #8
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b084      	sub	sp, #16
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	60f8      	str	r0, [r7, #12]
 8000e5e:	60b9      	str	r1, [r7, #8]
 8000e60:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000e62:	68fb      	ldr	r3, [r7, #12]
 8000e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000e66:	68ba      	ldr	r2, [r7, #8]
 8000e68:	211f      	movs	r1, #31
 8000e6a:	400a      	ands	r2, r1
 8000e6c:	210f      	movs	r1, #15
 8000e6e:	4091      	lsls	r1, r2
 8000e70:	000a      	movs	r2, r1
 8000e72:	43d2      	mvns	r2, r2
 8000e74:	401a      	ands	r2, r3
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	0e9b      	lsrs	r3, r3, #26
 8000e7a:	210f      	movs	r1, #15
 8000e7c:	4019      	ands	r1, r3
 8000e7e:	68bb      	ldr	r3, [r7, #8]
 8000e80:	201f      	movs	r0, #31
 8000e82:	4003      	ands	r3, r0
 8000e84:	4099      	lsls	r1, r3
 8000e86:	000b      	movs	r3, r1
 8000e88:	431a      	orrs	r2, r3
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000e8e:	46c0      	nop			@ (mov r8, r8)
 8000e90:	46bd      	mov	sp, r7
 8000e92:	b004      	add	sp, #16
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b082      	sub	sp, #8
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
 8000e9e:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	025b      	lsls	r3, r3, #9
 8000ea8:	0a5b      	lsrs	r3, r3, #9
 8000eaa:	431a      	orrs	r2, r3
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000eb0:	46c0      	nop			@ (mov r8, r8)
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	b002      	add	sp, #8
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b082      	sub	sp, #8
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
 8000ec0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ec6:	683a      	ldr	r2, [r7, #0]
 8000ec8:	0252      	lsls	r2, r2, #9
 8000eca:	0a52      	lsrs	r2, r2, #9
 8000ecc:	43d2      	mvns	r2, r2
 8000ece:	401a      	ands	r2, r3
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000ed4:	46c0      	nop			@ (mov r8, r8)
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	b002      	add	sp, #8
 8000eda:	bd80      	pop	{r7, pc}

08000edc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60f8      	str	r0, [r7, #12]
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	695b      	ldr	r3, [r3, #20]
 8000eec:	68ba      	ldr	r2, [r7, #8]
 8000eee:	0212      	lsls	r2, r2, #8
 8000ef0:	43d2      	mvns	r2, r2
 8000ef2:	401a      	ands	r2, r3
 8000ef4:	68bb      	ldr	r3, [r7, #8]
 8000ef6:	021b      	lsls	r3, r3, #8
 8000ef8:	6879      	ldr	r1, [r7, #4]
 8000efa:	400b      	ands	r3, r1
 8000efc:	4904      	ldr	r1, [pc, #16]	@ (8000f10 <LL_ADC_SetChannelSamplingTime+0x34>)
 8000efe:	400b      	ands	r3, r1
 8000f00:	431a      	orrs	r2, r3
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000f06:	46c0      	nop			@ (mov r8, r8)
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	b004      	add	sp, #16
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	46c0      	nop			@ (mov r8, r8)
 8000f10:	7fffff00 	.word	0x7fffff00

08000f14 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	4a05      	ldr	r2, [pc, #20]	@ (8000f38 <LL_ADC_EnableInternalRegulator+0x24>)
 8000f22:	4013      	ands	r3, r2
 8000f24:	2280      	movs	r2, #128	@ 0x80
 8000f26:	0552      	lsls	r2, r2, #21
 8000f28:	431a      	orrs	r2, r3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000f2e:	46c0      	nop			@ (mov r8, r8)
 8000f30:	46bd      	mov	sp, r7
 8000f32:	b002      	add	sp, #8
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	46c0      	nop			@ (mov r8, r8)
 8000f38:	6fffffe8 	.word	0x6fffffe8

08000f3c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b082      	sub	sp, #8
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	689a      	ldr	r2, [r3, #8]
 8000f48:	2380      	movs	r3, #128	@ 0x80
 8000f4a:	055b      	lsls	r3, r3, #21
 8000f4c:	401a      	ands	r2, r3
 8000f4e:	2380      	movs	r3, #128	@ 0x80
 8000f50:	055b      	lsls	r3, r3, #21
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d101      	bne.n	8000f5a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000f56:	2301      	movs	r3, #1
 8000f58:	e000      	b.n	8000f5c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000f5a:	2300      	movs	r3, #0
}
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	b002      	add	sp, #8
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	689b      	ldr	r3, [r3, #8]
 8000f70:	2201      	movs	r2, #1
 8000f72:	4013      	ands	r3, r2
 8000f74:	2b01      	cmp	r3, #1
 8000f76:	d101      	bne.n	8000f7c <LL_ADC_IsEnabled+0x18>
 8000f78:	2301      	movs	r3, #1
 8000f7a:	e000      	b.n	8000f7e <LL_ADC_IsEnabled+0x1a>
 8000f7c:	2300      	movs	r3, #0
}
 8000f7e:	0018      	movs	r0, r3
 8000f80:	46bd      	mov	sp, r7
 8000f82:	b002      	add	sp, #8
 8000f84:	bd80      	pop	{r7, pc}

08000f86 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000f86:	b580      	push	{r7, lr}
 8000f88:	b082      	sub	sp, #8
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	689b      	ldr	r3, [r3, #8]
 8000f92:	2204      	movs	r2, #4
 8000f94:	4013      	ands	r3, r2
 8000f96:	2b04      	cmp	r3, #4
 8000f98:	d101      	bne.n	8000f9e <LL_ADC_REG_IsConversionOngoing+0x18>
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e000      	b.n	8000fa0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000f9e:	2300      	movs	r3, #0
}
 8000fa0:	0018      	movs	r0, r3
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	b002      	add	sp, #8
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b088      	sub	sp, #32
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000fb0:	231f      	movs	r3, #31
 8000fb2:	18fb      	adds	r3, r7, r3
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d101      	bne.n	8000fce <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8000fca:	2301      	movs	r3, #1
 8000fcc:	e17e      	b.n	80012cc <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d10a      	bne.n	8000fec <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	0018      	movs	r0, r3
 8000fda:	f7ff fcd1 	bl	8000980 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	2254      	movs	r2, #84	@ 0x54
 8000fe8:	2100      	movs	r1, #0
 8000fea:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	f7ff ffa3 	bl	8000f3c <LL_ADC_IsInternalRegulatorEnabled>
 8000ff6:	1e03      	subs	r3, r0, #0
 8000ff8:	d114      	bne.n	8001024 <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	0018      	movs	r0, r3
 8001000:	f7ff ff88 	bl	8000f14 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001004:	4bb3      	ldr	r3, [pc, #716]	@ (80012d4 <HAL_ADC_Init+0x32c>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	49b3      	ldr	r1, [pc, #716]	@ (80012d8 <HAL_ADC_Init+0x330>)
 800100a:	0018      	movs	r0, r3
 800100c:	f7ff f87c 	bl	8000108 <__udivsi3>
 8001010:	0003      	movs	r3, r0
 8001012:	005b      	lsls	r3, r3, #1
 8001014:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001016:	e002      	b.n	800101e <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	3b01      	subs	r3, #1
 800101c:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	2b00      	cmp	r3, #0
 8001022:	d1f9      	bne.n	8001018 <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	0018      	movs	r0, r3
 800102a:	f7ff ff87 	bl	8000f3c <LL_ADC_IsInternalRegulatorEnabled>
 800102e:	1e03      	subs	r3, r0, #0
 8001030:	d10f      	bne.n	8001052 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001036:	2210      	movs	r2, #16
 8001038:	431a      	orrs	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001042:	2201      	movs	r2, #1
 8001044:	431a      	orrs	r2, r3
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800104a:	231f      	movs	r3, #31
 800104c:	18fb      	adds	r3, r7, r3
 800104e:	2201      	movs	r2, #1
 8001050:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	0018      	movs	r0, r3
 8001058:	f7ff ff95 	bl	8000f86 <LL_ADC_REG_IsConversionOngoing>
 800105c:	0003      	movs	r3, r0
 800105e:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001064:	2210      	movs	r2, #16
 8001066:	4013      	ands	r3, r2
 8001068:	d000      	beq.n	800106c <HAL_ADC_Init+0xc4>
 800106a:	e122      	b.n	80012b2 <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	2b00      	cmp	r3, #0
 8001070:	d000      	beq.n	8001074 <HAL_ADC_Init+0xcc>
 8001072:	e11e      	b.n	80012b2 <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001078:	4a98      	ldr	r2, [pc, #608]	@ (80012dc <HAL_ADC_Init+0x334>)
 800107a:	4013      	ands	r3, r2
 800107c:	2202      	movs	r2, #2
 800107e:	431a      	orrs	r2, r3
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	0018      	movs	r0, r3
 800108a:	f7ff ff6b 	bl	8000f64 <LL_ADC_IsEnabled>
 800108e:	1e03      	subs	r3, r0, #0
 8001090:	d000      	beq.n	8001094 <HAL_ADC_Init+0xec>
 8001092:	e0ad      	b.n	80011f0 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	7e1b      	ldrb	r3, [r3, #24]
 800109c:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800109e:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	7e5b      	ldrb	r3, [r3, #25]
 80010a4:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80010a6:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	7e9b      	ldrb	r3, [r3, #26]
 80010ac:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80010ae:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d002      	beq.n	80010be <HAL_ADC_Init+0x116>
 80010b8:	2380      	movs	r3, #128	@ 0x80
 80010ba:	015b      	lsls	r3, r3, #5
 80010bc:	e000      	b.n	80010c0 <HAL_ADC_Init+0x118>
 80010be:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80010c0:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80010c6:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	691b      	ldr	r3, [r3, #16]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	da04      	bge.n	80010da <HAL_ADC_Init+0x132>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	691b      	ldr	r3, [r3, #16]
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	085b      	lsrs	r3, r3, #1
 80010d8:	e001      	b.n	80010de <HAL_ADC_Init+0x136>
 80010da:	2380      	movs	r3, #128	@ 0x80
 80010dc:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 80010de:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	212c      	movs	r1, #44	@ 0x2c
 80010e4:	5c5b      	ldrb	r3, [r3, r1]
 80010e6:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80010e8:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	4313      	orrs	r3, r2
 80010ee:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2220      	movs	r2, #32
 80010f4:	5c9b      	ldrb	r3, [r3, r2]
 80010f6:	2b01      	cmp	r3, #1
 80010f8:	d115      	bne.n	8001126 <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7e9b      	ldrb	r3, [r3, #26]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d105      	bne.n	800110e <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001102:	69bb      	ldr	r3, [r7, #24]
 8001104:	2280      	movs	r2, #128	@ 0x80
 8001106:	0252      	lsls	r2, r2, #9
 8001108:	4313      	orrs	r3, r2
 800110a:	61bb      	str	r3, [r7, #24]
 800110c:	e00b      	b.n	8001126 <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001112:	2220      	movs	r2, #32
 8001114:	431a      	orrs	r2, r3
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800111e:	2201      	movs	r2, #1
 8001120:	431a      	orrs	r2, r3
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800112a:	2b00      	cmp	r3, #0
 800112c:	d00a      	beq.n	8001144 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001132:	23e0      	movs	r3, #224	@ 0xe0
 8001134:	005b      	lsls	r3, r3, #1
 8001136:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800113c:	4313      	orrs	r3, r2
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	4313      	orrs	r3, r2
 8001142:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	68db      	ldr	r3, [r3, #12]
 800114a:	4a65      	ldr	r2, [pc, #404]	@ (80012e0 <HAL_ADC_Init+0x338>)
 800114c:	4013      	ands	r3, r2
 800114e:	0019      	movs	r1, r3
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	69ba      	ldr	r2, [r7, #24]
 8001156:	430a      	orrs	r2, r1
 8001158:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	0f9b      	lsrs	r3, r3, #30
 8001160:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001166:	4313      	orrs	r3, r2
 8001168:	697a      	ldr	r2, [r7, #20]
 800116a:	4313      	orrs	r3, r2
 800116c:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	223c      	movs	r2, #60	@ 0x3c
 8001172:	5c9b      	ldrb	r3, [r3, r2]
 8001174:	2b01      	cmp	r3, #1
 8001176:	d111      	bne.n	800119c <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	0f9b      	lsrs	r3, r3, #30
 800117e:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001184:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 800118a:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8001190:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	4313      	orrs	r3, r2
 8001196:	2201      	movs	r2, #1
 8001198:	4313      	orrs	r3, r2
 800119a:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	691b      	ldr	r3, [r3, #16]
 80011a2:	4a50      	ldr	r2, [pc, #320]	@ (80012e4 <HAL_ADC_Init+0x33c>)
 80011a4:	4013      	ands	r3, r2
 80011a6:	0019      	movs	r1, r3
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	697a      	ldr	r2, [r7, #20]
 80011ae:	430a      	orrs	r2, r1
 80011b0:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	685a      	ldr	r2, [r3, #4]
 80011b6:	23c0      	movs	r3, #192	@ 0xc0
 80011b8:	061b      	lsls	r3, r3, #24
 80011ba:	429a      	cmp	r2, r3
 80011bc:	d018      	beq.n	80011f0 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80011c2:	2380      	movs	r3, #128	@ 0x80
 80011c4:	05db      	lsls	r3, r3, #23
 80011c6:	429a      	cmp	r2, r3
 80011c8:	d012      	beq.n	80011f0 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80011ce:	2380      	movs	r3, #128	@ 0x80
 80011d0:	061b      	lsls	r3, r3, #24
 80011d2:	429a      	cmp	r2, r3
 80011d4:	d00c      	beq.n	80011f0 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80011d6:	4b44      	ldr	r3, [pc, #272]	@ (80012e8 <HAL_ADC_Init+0x340>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a44      	ldr	r2, [pc, #272]	@ (80012ec <HAL_ADC_Init+0x344>)
 80011dc:	4013      	ands	r3, r2
 80011de:	0019      	movs	r1, r3
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	685a      	ldr	r2, [r3, #4]
 80011e4:	23f0      	movs	r3, #240	@ 0xf0
 80011e6:	039b      	lsls	r3, r3, #14
 80011e8:	401a      	ands	r2, r3
 80011ea:	4b3f      	ldr	r3, [pc, #252]	@ (80012e8 <HAL_ADC_Init+0x340>)
 80011ec:	430a      	orrs	r2, r1
 80011ee:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6818      	ldr	r0, [r3, #0]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011f8:	001a      	movs	r2, r3
 80011fa:	2100      	movs	r1, #0
 80011fc:	f7ff fdf7 	bl	8000dee <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6818      	ldr	r0, [r3, #0]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001208:	4939      	ldr	r1, [pc, #228]	@ (80012f0 <HAL_ADC_Init+0x348>)
 800120a:	001a      	movs	r2, r3
 800120c:	f7ff fdef 	bl	8000dee <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	691b      	ldr	r3, [r3, #16]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d109      	bne.n	800122c <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2110      	movs	r1, #16
 8001224:	4249      	negs	r1, r1
 8001226:	430a      	orrs	r2, r1
 8001228:	629a      	str	r2, [r3, #40]	@ 0x28
 800122a:	e018      	b.n	800125e <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	691a      	ldr	r2, [r3, #16]
 8001230:	2380      	movs	r3, #128	@ 0x80
 8001232:	039b      	lsls	r3, r3, #14
 8001234:	429a      	cmp	r2, r3
 8001236:	d112      	bne.n	800125e <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	69db      	ldr	r3, [r3, #28]
 8001242:	3b01      	subs	r3, #1
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	221c      	movs	r2, #28
 8001248:	4013      	ands	r3, r2
 800124a:	2210      	movs	r2, #16
 800124c:	4252      	negs	r2, r2
 800124e:	409a      	lsls	r2, r3
 8001250:	0011      	movs	r1, r2
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	430a      	orrs	r2, r1
 800125c:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2100      	movs	r1, #0
 8001264:	0018      	movs	r0, r3
 8001266:	f7ff fddf 	bl	8000e28 <LL_ADC_GetSamplingTimeCommonChannels>
 800126a:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001270:	429a      	cmp	r2, r3
 8001272:	d10b      	bne.n	800128c <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	2200      	movs	r2, #0
 8001278:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800127e:	2203      	movs	r2, #3
 8001280:	4393      	bics	r3, r2
 8001282:	2201      	movs	r2, #1
 8001284:	431a      	orrs	r2, r3
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800128a:	e01c      	b.n	80012c6 <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001290:	2212      	movs	r2, #18
 8001292:	4393      	bics	r3, r2
 8001294:	2210      	movs	r2, #16
 8001296:	431a      	orrs	r2, r3
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012a0:	2201      	movs	r2, #1
 80012a2:	431a      	orrs	r2, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80012a8:	231f      	movs	r3, #31
 80012aa:	18fb      	adds	r3, r7, r3
 80012ac:	2201      	movs	r2, #1
 80012ae:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80012b0:	e009      	b.n	80012c6 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012b6:	2210      	movs	r2, #16
 80012b8:	431a      	orrs	r2, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80012be:	231f      	movs	r3, #31
 80012c0:	18fb      	adds	r3, r7, r3
 80012c2:	2201      	movs	r2, #1
 80012c4:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 80012c6:	231f      	movs	r3, #31
 80012c8:	18fb      	adds	r3, r7, r3
 80012ca:	781b      	ldrb	r3, [r3, #0]
}
 80012cc:	0018      	movs	r0, r3
 80012ce:	46bd      	mov	sp, r7
 80012d0:	b008      	add	sp, #32
 80012d2:	bd80      	pop	{r7, pc}
 80012d4:	20000000 	.word	0x20000000
 80012d8:	00030d40 	.word	0x00030d40
 80012dc:	fffffefd 	.word	0xfffffefd
 80012e0:	ffde0201 	.word	0xffde0201
 80012e4:	1ffffc02 	.word	0x1ffffc02
 80012e8:	40012708 	.word	0x40012708
 80012ec:	ffc3ffff 	.word	0xffc3ffff
 80012f0:	7fffff04 	.word	0x7fffff04

080012f4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b086      	sub	sp, #24
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
 80012fc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012fe:	2317      	movs	r3, #23
 8001300:	18fb      	adds	r3, r7, r3
 8001302:	2200      	movs	r2, #0
 8001304:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001306:	2300      	movs	r3, #0
 8001308:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2254      	movs	r2, #84	@ 0x54
 800130e:	5c9b      	ldrb	r3, [r3, r2]
 8001310:	2b01      	cmp	r3, #1
 8001312:	d101      	bne.n	8001318 <HAL_ADC_ConfigChannel+0x24>
 8001314:	2302      	movs	r3, #2
 8001316:	e1be      	b.n	8001696 <HAL_ADC_ConfigChannel+0x3a2>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	2254      	movs	r2, #84	@ 0x54
 800131c:	2101      	movs	r1, #1
 800131e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	0018      	movs	r0, r3
 8001326:	f7ff fe2e 	bl	8000f86 <LL_ADC_REG_IsConversionOngoing>
 800132a:	1e03      	subs	r3, r0, #0
 800132c:	d000      	beq.n	8001330 <HAL_ADC_ConfigChannel+0x3c>
 800132e:	e1a1      	b.n	8001674 <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	2b02      	cmp	r3, #2
 8001336:	d100      	bne.n	800133a <HAL_ADC_ConfigChannel+0x46>
 8001338:	e152      	b.n	80015e0 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	691a      	ldr	r2, [r3, #16]
 800133e:	2380      	movs	r3, #128	@ 0x80
 8001340:	061b      	lsls	r3, r3, #24
 8001342:	429a      	cmp	r2, r3
 8001344:	d004      	beq.n	8001350 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800134a:	4ac2      	ldr	r2, [pc, #776]	@ (8001654 <HAL_ADC_ConfigChannel+0x360>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d108      	bne.n	8001362 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	0019      	movs	r1, r3
 800135a:	0010      	movs	r0, r2
 800135c:	f7ff fd9b 	bl	8000e96 <LL_ADC_REG_SetSequencerChAdd>
 8001360:	e0ed      	b.n	800153e <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	685b      	ldr	r3, [r3, #4]
 800136a:	211f      	movs	r1, #31
 800136c:	400b      	ands	r3, r1
 800136e:	210f      	movs	r1, #15
 8001370:	4099      	lsls	r1, r3
 8001372:	000b      	movs	r3, r1
 8001374:	43db      	mvns	r3, r3
 8001376:	4013      	ands	r3, r2
 8001378:	0019      	movs	r1, r3
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	025b      	lsls	r3, r3, #9
 8001380:	0a5b      	lsrs	r3, r3, #9
 8001382:	d105      	bne.n	8001390 <HAL_ADC_ConfigChannel+0x9c>
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	0e9b      	lsrs	r3, r3, #26
 800138a:	221f      	movs	r2, #31
 800138c:	4013      	ands	r3, r2
 800138e:	e0bc      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	2201      	movs	r2, #1
 8001396:	4013      	ands	r3, r2
 8001398:	d000      	beq.n	800139c <HAL_ADC_ConfigChannel+0xa8>
 800139a:	e0b5      	b.n	8001508 <HAL_ADC_ConfigChannel+0x214>
 800139c:	683b      	ldr	r3, [r7, #0]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2202      	movs	r2, #2
 80013a2:	4013      	ands	r3, r2
 80013a4:	d000      	beq.n	80013a8 <HAL_ADC_ConfigChannel+0xb4>
 80013a6:	e0ad      	b.n	8001504 <HAL_ADC_ConfigChannel+0x210>
 80013a8:	683b      	ldr	r3, [r7, #0]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2204      	movs	r2, #4
 80013ae:	4013      	ands	r3, r2
 80013b0:	d000      	beq.n	80013b4 <HAL_ADC_ConfigChannel+0xc0>
 80013b2:	e0a5      	b.n	8001500 <HAL_ADC_ConfigChannel+0x20c>
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2208      	movs	r2, #8
 80013ba:	4013      	ands	r3, r2
 80013bc:	d000      	beq.n	80013c0 <HAL_ADC_ConfigChannel+0xcc>
 80013be:	e09d      	b.n	80014fc <HAL_ADC_ConfigChannel+0x208>
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	2210      	movs	r2, #16
 80013c6:	4013      	ands	r3, r2
 80013c8:	d000      	beq.n	80013cc <HAL_ADC_ConfigChannel+0xd8>
 80013ca:	e095      	b.n	80014f8 <HAL_ADC_ConfigChannel+0x204>
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2220      	movs	r2, #32
 80013d2:	4013      	ands	r3, r2
 80013d4:	d000      	beq.n	80013d8 <HAL_ADC_ConfigChannel+0xe4>
 80013d6:	e08d      	b.n	80014f4 <HAL_ADC_ConfigChannel+0x200>
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	2240      	movs	r2, #64	@ 0x40
 80013de:	4013      	ands	r3, r2
 80013e0:	d000      	beq.n	80013e4 <HAL_ADC_ConfigChannel+0xf0>
 80013e2:	e085      	b.n	80014f0 <HAL_ADC_ConfigChannel+0x1fc>
 80013e4:	683b      	ldr	r3, [r7, #0]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	2280      	movs	r2, #128	@ 0x80
 80013ea:	4013      	ands	r3, r2
 80013ec:	d000      	beq.n	80013f0 <HAL_ADC_ConfigChannel+0xfc>
 80013ee:	e07d      	b.n	80014ec <HAL_ADC_ConfigChannel+0x1f8>
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	681a      	ldr	r2, [r3, #0]
 80013f4:	2380      	movs	r3, #128	@ 0x80
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	4013      	ands	r3, r2
 80013fa:	d000      	beq.n	80013fe <HAL_ADC_ConfigChannel+0x10a>
 80013fc:	e074      	b.n	80014e8 <HAL_ADC_ConfigChannel+0x1f4>
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	2380      	movs	r3, #128	@ 0x80
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	4013      	ands	r3, r2
 8001408:	d000      	beq.n	800140c <HAL_ADC_ConfigChannel+0x118>
 800140a:	e06b      	b.n	80014e4 <HAL_ADC_ConfigChannel+0x1f0>
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	681a      	ldr	r2, [r3, #0]
 8001410:	2380      	movs	r3, #128	@ 0x80
 8001412:	00db      	lsls	r3, r3, #3
 8001414:	4013      	ands	r3, r2
 8001416:	d000      	beq.n	800141a <HAL_ADC_ConfigChannel+0x126>
 8001418:	e062      	b.n	80014e0 <HAL_ADC_ConfigChannel+0x1ec>
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	681a      	ldr	r2, [r3, #0]
 800141e:	2380      	movs	r3, #128	@ 0x80
 8001420:	011b      	lsls	r3, r3, #4
 8001422:	4013      	ands	r3, r2
 8001424:	d000      	beq.n	8001428 <HAL_ADC_ConfigChannel+0x134>
 8001426:	e059      	b.n	80014dc <HAL_ADC_ConfigChannel+0x1e8>
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	2380      	movs	r3, #128	@ 0x80
 800142e:	015b      	lsls	r3, r3, #5
 8001430:	4013      	ands	r3, r2
 8001432:	d151      	bne.n	80014d8 <HAL_ADC_ConfigChannel+0x1e4>
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	2380      	movs	r3, #128	@ 0x80
 800143a:	019b      	lsls	r3, r3, #6
 800143c:	4013      	ands	r3, r2
 800143e:	d149      	bne.n	80014d4 <HAL_ADC_ConfigChannel+0x1e0>
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	2380      	movs	r3, #128	@ 0x80
 8001446:	01db      	lsls	r3, r3, #7
 8001448:	4013      	ands	r3, r2
 800144a:	d141      	bne.n	80014d0 <HAL_ADC_ConfigChannel+0x1dc>
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	2380      	movs	r3, #128	@ 0x80
 8001452:	021b      	lsls	r3, r3, #8
 8001454:	4013      	ands	r3, r2
 8001456:	d139      	bne.n	80014cc <HAL_ADC_ConfigChannel+0x1d8>
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	681a      	ldr	r2, [r3, #0]
 800145c:	2380      	movs	r3, #128	@ 0x80
 800145e:	025b      	lsls	r3, r3, #9
 8001460:	4013      	ands	r3, r2
 8001462:	d131      	bne.n	80014c8 <HAL_ADC_ConfigChannel+0x1d4>
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	681a      	ldr	r2, [r3, #0]
 8001468:	2380      	movs	r3, #128	@ 0x80
 800146a:	029b      	lsls	r3, r3, #10
 800146c:	4013      	ands	r3, r2
 800146e:	d129      	bne.n	80014c4 <HAL_ADC_ConfigChannel+0x1d0>
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	2380      	movs	r3, #128	@ 0x80
 8001476:	02db      	lsls	r3, r3, #11
 8001478:	4013      	ands	r3, r2
 800147a:	d121      	bne.n	80014c0 <HAL_ADC_ConfigChannel+0x1cc>
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	2380      	movs	r3, #128	@ 0x80
 8001482:	031b      	lsls	r3, r3, #12
 8001484:	4013      	ands	r3, r2
 8001486:	d119      	bne.n	80014bc <HAL_ADC_ConfigChannel+0x1c8>
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	2380      	movs	r3, #128	@ 0x80
 800148e:	035b      	lsls	r3, r3, #13
 8001490:	4013      	ands	r3, r2
 8001492:	d111      	bne.n	80014b8 <HAL_ADC_ConfigChannel+0x1c4>
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	2380      	movs	r3, #128	@ 0x80
 800149a:	039b      	lsls	r3, r3, #14
 800149c:	4013      	ands	r3, r2
 800149e:	d109      	bne.n	80014b4 <HAL_ADC_ConfigChannel+0x1c0>
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	681a      	ldr	r2, [r3, #0]
 80014a4:	2380      	movs	r3, #128	@ 0x80
 80014a6:	03db      	lsls	r3, r3, #15
 80014a8:	4013      	ands	r3, r2
 80014aa:	d001      	beq.n	80014b0 <HAL_ADC_ConfigChannel+0x1bc>
 80014ac:	2316      	movs	r3, #22
 80014ae:	e02c      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014b0:	2300      	movs	r3, #0
 80014b2:	e02a      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014b4:	2315      	movs	r3, #21
 80014b6:	e028      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014b8:	2314      	movs	r3, #20
 80014ba:	e026      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014bc:	2313      	movs	r3, #19
 80014be:	e024      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014c0:	2312      	movs	r3, #18
 80014c2:	e022      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014c4:	2311      	movs	r3, #17
 80014c6:	e020      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014c8:	2310      	movs	r3, #16
 80014ca:	e01e      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014cc:	230f      	movs	r3, #15
 80014ce:	e01c      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014d0:	230e      	movs	r3, #14
 80014d2:	e01a      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014d4:	230d      	movs	r3, #13
 80014d6:	e018      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014d8:	230c      	movs	r3, #12
 80014da:	e016      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014dc:	230b      	movs	r3, #11
 80014de:	e014      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014e0:	230a      	movs	r3, #10
 80014e2:	e012      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014e4:	2309      	movs	r3, #9
 80014e6:	e010      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014e8:	2308      	movs	r3, #8
 80014ea:	e00e      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014ec:	2307      	movs	r3, #7
 80014ee:	e00c      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014f0:	2306      	movs	r3, #6
 80014f2:	e00a      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014f4:	2305      	movs	r3, #5
 80014f6:	e008      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014f8:	2304      	movs	r3, #4
 80014fa:	e006      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 80014fc:	2303      	movs	r3, #3
 80014fe:	e004      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 8001500:	2302      	movs	r3, #2
 8001502:	e002      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <HAL_ADC_ConfigChannel+0x216>
 8001508:	2300      	movs	r3, #0
 800150a:	683a      	ldr	r2, [r7, #0]
 800150c:	6852      	ldr	r2, [r2, #4]
 800150e:	201f      	movs	r0, #31
 8001510:	4002      	ands	r2, r0
 8001512:	4093      	lsls	r3, r2
 8001514:	000a      	movs	r2, r1
 8001516:	431a      	orrs	r2, r3
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	089b      	lsrs	r3, r3, #2
 8001522:	1c5a      	adds	r2, r3, #1
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	69db      	ldr	r3, [r3, #28]
 8001528:	429a      	cmp	r2, r3
 800152a:	d808      	bhi.n	800153e <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6818      	ldr	r0, [r3, #0]
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	6859      	ldr	r1, [r3, #4]
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	001a      	movs	r2, r3
 800153a:	f7ff fc8c 	bl	8000e56 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	6818      	ldr	r0, [r3, #0]
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	6819      	ldr	r1, [r3, #0]
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	689b      	ldr	r3, [r3, #8]
 800154a:	001a      	movs	r2, r3
 800154c:	f7ff fcc6 	bl	8000edc <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2b00      	cmp	r3, #0
 8001556:	db00      	blt.n	800155a <HAL_ADC_ConfigChannel+0x266>
 8001558:	e096      	b.n	8001688 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800155a:	4b3f      	ldr	r3, [pc, #252]	@ (8001658 <HAL_ADC_ConfigChannel+0x364>)
 800155c:	0018      	movs	r0, r3
 800155e:	f7ff fc39 	bl	8000dd4 <LL_ADC_GetCommonPathInternalCh>
 8001562:	0003      	movs	r3, r0
 8001564:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001566:	683b      	ldr	r3, [r7, #0]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a3c      	ldr	r2, [pc, #240]	@ (800165c <HAL_ADC_ConfigChannel+0x368>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d123      	bne.n	80015b8 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	2380      	movs	r3, #128	@ 0x80
 8001574:	041b      	lsls	r3, r3, #16
 8001576:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001578:	d11e      	bne.n	80015b8 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	2280      	movs	r2, #128	@ 0x80
 800157e:	0412      	lsls	r2, r2, #16
 8001580:	4313      	orrs	r3, r2
 8001582:	4a35      	ldr	r2, [pc, #212]	@ (8001658 <HAL_ADC_ConfigChannel+0x364>)
 8001584:	0019      	movs	r1, r3
 8001586:	0010      	movs	r0, r2
 8001588:	f7ff fc10 	bl	8000dac <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 800158c:	4b34      	ldr	r3, [pc, #208]	@ (8001660 <HAL_ADC_ConfigChannel+0x36c>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4934      	ldr	r1, [pc, #208]	@ (8001664 <HAL_ADC_ConfigChannel+0x370>)
 8001592:	0018      	movs	r0, r3
 8001594:	f7fe fdb8 	bl	8000108 <__udivsi3>
 8001598:	0003      	movs	r3, r0
 800159a:	001a      	movs	r2, r3
 800159c:	0013      	movs	r3, r2
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	189b      	adds	r3, r3, r2
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	3301      	adds	r3, #1
 80015a6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80015a8:	e002      	b.n	80015b0 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	3b01      	subs	r3, #1
 80015ae:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d1f9      	bne.n	80015aa <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80015b6:	e067      	b.n	8001688 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80015b8:	683b      	ldr	r3, [r7, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a2a      	ldr	r2, [pc, #168]	@ (8001668 <HAL_ADC_ConfigChannel+0x374>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d162      	bne.n	8001688 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80015c2:	693a      	ldr	r2, [r7, #16]
 80015c4:	2380      	movs	r3, #128	@ 0x80
 80015c6:	03db      	lsls	r3, r3, #15
 80015c8:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80015ca:	d15d      	bne.n	8001688 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	2280      	movs	r2, #128	@ 0x80
 80015d0:	03d2      	lsls	r2, r2, #15
 80015d2:	4313      	orrs	r3, r2
 80015d4:	4a20      	ldr	r2, [pc, #128]	@ (8001658 <HAL_ADC_ConfigChannel+0x364>)
 80015d6:	0019      	movs	r1, r3
 80015d8:	0010      	movs	r0, r2
 80015da:	f7ff fbe7 	bl	8000dac <LL_ADC_SetCommonPathInternalCh>
 80015de:	e053      	b.n	8001688 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	691a      	ldr	r2, [r3, #16]
 80015e4:	2380      	movs	r3, #128	@ 0x80
 80015e6:	061b      	lsls	r3, r3, #24
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d004      	beq.n	80015f6 <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80015f0:	4a18      	ldr	r2, [pc, #96]	@ (8001654 <HAL_ADC_ConfigChannel+0x360>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d107      	bne.n	8001606 <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681a      	ldr	r2, [r3, #0]
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	0019      	movs	r1, r3
 8001600:	0010      	movs	r0, r2
 8001602:	f7ff fc59 	bl	8000eb8 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001606:	683b      	ldr	r3, [r7, #0]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2b00      	cmp	r3, #0
 800160c:	da3c      	bge.n	8001688 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800160e:	4b12      	ldr	r3, [pc, #72]	@ (8001658 <HAL_ADC_ConfigChannel+0x364>)
 8001610:	0018      	movs	r0, r3
 8001612:	f7ff fbdf 	bl	8000dd4 <LL_ADC_GetCommonPathInternalCh>
 8001616:	0003      	movs	r3, r0
 8001618:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800161a:	683b      	ldr	r3, [r7, #0]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	4a0f      	ldr	r2, [pc, #60]	@ (800165c <HAL_ADC_ConfigChannel+0x368>)
 8001620:	4293      	cmp	r3, r2
 8001622:	d108      	bne.n	8001636 <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	4a11      	ldr	r2, [pc, #68]	@ (800166c <HAL_ADC_ConfigChannel+0x378>)
 8001628:	4013      	ands	r3, r2
 800162a:	4a0b      	ldr	r2, [pc, #44]	@ (8001658 <HAL_ADC_ConfigChannel+0x364>)
 800162c:	0019      	movs	r1, r3
 800162e:	0010      	movs	r0, r2
 8001630:	f7ff fbbc 	bl	8000dac <LL_ADC_SetCommonPathInternalCh>
 8001634:	e028      	b.n	8001688 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a0b      	ldr	r2, [pc, #44]	@ (8001668 <HAL_ADC_ConfigChannel+0x374>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d123      	bne.n	8001688 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	4a0b      	ldr	r2, [pc, #44]	@ (8001670 <HAL_ADC_ConfigChannel+0x37c>)
 8001644:	4013      	ands	r3, r2
 8001646:	4a04      	ldr	r2, [pc, #16]	@ (8001658 <HAL_ADC_ConfigChannel+0x364>)
 8001648:	0019      	movs	r1, r3
 800164a:	0010      	movs	r0, r2
 800164c:	f7ff fbae 	bl	8000dac <LL_ADC_SetCommonPathInternalCh>
 8001650:	e01a      	b.n	8001688 <HAL_ADC_ConfigChannel+0x394>
 8001652:	46c0      	nop			@ (mov r8, r8)
 8001654:	80000004 	.word	0x80000004
 8001658:	40012708 	.word	0x40012708
 800165c:	a4000200 	.word	0xa4000200
 8001660:	20000000 	.word	0x20000000
 8001664:	00030d40 	.word	0x00030d40
 8001668:	a8000400 	.word	0xa8000400
 800166c:	ff7fffff 	.word	0xff7fffff
 8001670:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001678:	2220      	movs	r2, #32
 800167a:	431a      	orrs	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001680:	2317      	movs	r3, #23
 8001682:	18fb      	adds	r3, r7, r3
 8001684:	2201      	movs	r2, #1
 8001686:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2254      	movs	r2, #84	@ 0x54
 800168c:	2100      	movs	r1, #0
 800168e:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8001690:	2317      	movs	r3, #23
 8001692:	18fb      	adds	r3, r7, r3
 8001694:	781b      	ldrb	r3, [r3, #0]
}
 8001696:	0018      	movs	r0, r3
 8001698:	46bd      	mov	sp, r7
 800169a:	b006      	add	sp, #24
 800169c:	bd80      	pop	{r7, pc}
 800169e:	46c0      	nop			@ (mov r8, r8)

080016a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	0002      	movs	r2, r0
 80016a8:	1dfb      	adds	r3, r7, #7
 80016aa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80016ac:	1dfb      	adds	r3, r7, #7
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80016b2:	d809      	bhi.n	80016c8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016b4:	1dfb      	adds	r3, r7, #7
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	001a      	movs	r2, r3
 80016ba:	231f      	movs	r3, #31
 80016bc:	401a      	ands	r2, r3
 80016be:	4b04      	ldr	r3, [pc, #16]	@ (80016d0 <__NVIC_EnableIRQ+0x30>)
 80016c0:	2101      	movs	r1, #1
 80016c2:	4091      	lsls	r1, r2
 80016c4:	000a      	movs	r2, r1
 80016c6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80016c8:	46c0      	nop			@ (mov r8, r8)
 80016ca:	46bd      	mov	sp, r7
 80016cc:	b002      	add	sp, #8
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	e000e100 	.word	0xe000e100

080016d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016d4:	b590      	push	{r4, r7, lr}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	0002      	movs	r2, r0
 80016dc:	6039      	str	r1, [r7, #0]
 80016de:	1dfb      	adds	r3, r7, #7
 80016e0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80016e2:	1dfb      	adds	r3, r7, #7
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b7f      	cmp	r3, #127	@ 0x7f
 80016e8:	d828      	bhi.n	800173c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80016ea:	4a2f      	ldr	r2, [pc, #188]	@ (80017a8 <__NVIC_SetPriority+0xd4>)
 80016ec:	1dfb      	adds	r3, r7, #7
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	b25b      	sxtb	r3, r3
 80016f2:	089b      	lsrs	r3, r3, #2
 80016f4:	33c0      	adds	r3, #192	@ 0xc0
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	589b      	ldr	r3, [r3, r2]
 80016fa:	1dfa      	adds	r2, r7, #7
 80016fc:	7812      	ldrb	r2, [r2, #0]
 80016fe:	0011      	movs	r1, r2
 8001700:	2203      	movs	r2, #3
 8001702:	400a      	ands	r2, r1
 8001704:	00d2      	lsls	r2, r2, #3
 8001706:	21ff      	movs	r1, #255	@ 0xff
 8001708:	4091      	lsls	r1, r2
 800170a:	000a      	movs	r2, r1
 800170c:	43d2      	mvns	r2, r2
 800170e:	401a      	ands	r2, r3
 8001710:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	019b      	lsls	r3, r3, #6
 8001716:	22ff      	movs	r2, #255	@ 0xff
 8001718:	401a      	ands	r2, r3
 800171a:	1dfb      	adds	r3, r7, #7
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	0018      	movs	r0, r3
 8001720:	2303      	movs	r3, #3
 8001722:	4003      	ands	r3, r0
 8001724:	00db      	lsls	r3, r3, #3
 8001726:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001728:	481f      	ldr	r0, [pc, #124]	@ (80017a8 <__NVIC_SetPriority+0xd4>)
 800172a:	1dfb      	adds	r3, r7, #7
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	b25b      	sxtb	r3, r3
 8001730:	089b      	lsrs	r3, r3, #2
 8001732:	430a      	orrs	r2, r1
 8001734:	33c0      	adds	r3, #192	@ 0xc0
 8001736:	009b      	lsls	r3, r3, #2
 8001738:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800173a:	e031      	b.n	80017a0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800173c:	4a1b      	ldr	r2, [pc, #108]	@ (80017ac <__NVIC_SetPriority+0xd8>)
 800173e:	1dfb      	adds	r3, r7, #7
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	0019      	movs	r1, r3
 8001744:	230f      	movs	r3, #15
 8001746:	400b      	ands	r3, r1
 8001748:	3b08      	subs	r3, #8
 800174a:	089b      	lsrs	r3, r3, #2
 800174c:	3306      	adds	r3, #6
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	18d3      	adds	r3, r2, r3
 8001752:	3304      	adds	r3, #4
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	1dfa      	adds	r2, r7, #7
 8001758:	7812      	ldrb	r2, [r2, #0]
 800175a:	0011      	movs	r1, r2
 800175c:	2203      	movs	r2, #3
 800175e:	400a      	ands	r2, r1
 8001760:	00d2      	lsls	r2, r2, #3
 8001762:	21ff      	movs	r1, #255	@ 0xff
 8001764:	4091      	lsls	r1, r2
 8001766:	000a      	movs	r2, r1
 8001768:	43d2      	mvns	r2, r2
 800176a:	401a      	ands	r2, r3
 800176c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	019b      	lsls	r3, r3, #6
 8001772:	22ff      	movs	r2, #255	@ 0xff
 8001774:	401a      	ands	r2, r3
 8001776:	1dfb      	adds	r3, r7, #7
 8001778:	781b      	ldrb	r3, [r3, #0]
 800177a:	0018      	movs	r0, r3
 800177c:	2303      	movs	r3, #3
 800177e:	4003      	ands	r3, r0
 8001780:	00db      	lsls	r3, r3, #3
 8001782:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001784:	4809      	ldr	r0, [pc, #36]	@ (80017ac <__NVIC_SetPriority+0xd8>)
 8001786:	1dfb      	adds	r3, r7, #7
 8001788:	781b      	ldrb	r3, [r3, #0]
 800178a:	001c      	movs	r4, r3
 800178c:	230f      	movs	r3, #15
 800178e:	4023      	ands	r3, r4
 8001790:	3b08      	subs	r3, #8
 8001792:	089b      	lsrs	r3, r3, #2
 8001794:	430a      	orrs	r2, r1
 8001796:	3306      	adds	r3, #6
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	18c3      	adds	r3, r0, r3
 800179c:	3304      	adds	r3, #4
 800179e:	601a      	str	r2, [r3, #0]
}
 80017a0:	46c0      	nop			@ (mov r8, r8)
 80017a2:	46bd      	mov	sp, r7
 80017a4:	b003      	add	sp, #12
 80017a6:	bd90      	pop	{r4, r7, pc}
 80017a8:	e000e100 	.word	0xe000e100
 80017ac:	e000ed00 	.word	0xe000ed00

080017b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	1e5a      	subs	r2, r3, #1
 80017bc:	2380      	movs	r3, #128	@ 0x80
 80017be:	045b      	lsls	r3, r3, #17
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d301      	bcc.n	80017c8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017c4:	2301      	movs	r3, #1
 80017c6:	e010      	b.n	80017ea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017c8:	4b0a      	ldr	r3, [pc, #40]	@ (80017f4 <SysTick_Config+0x44>)
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	3a01      	subs	r2, #1
 80017ce:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017d0:	2301      	movs	r3, #1
 80017d2:	425b      	negs	r3, r3
 80017d4:	2103      	movs	r1, #3
 80017d6:	0018      	movs	r0, r3
 80017d8:	f7ff ff7c 	bl	80016d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017dc:	4b05      	ldr	r3, [pc, #20]	@ (80017f4 <SysTick_Config+0x44>)
 80017de:	2200      	movs	r2, #0
 80017e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017e2:	4b04      	ldr	r3, [pc, #16]	@ (80017f4 <SysTick_Config+0x44>)
 80017e4:	2207      	movs	r2, #7
 80017e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017e8:	2300      	movs	r3, #0
}
 80017ea:	0018      	movs	r0, r3
 80017ec:	46bd      	mov	sp, r7
 80017ee:	b002      	add	sp, #8
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	46c0      	nop			@ (mov r8, r8)
 80017f4:	e000e010 	.word	0xe000e010

080017f8 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b084      	sub	sp, #16
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	60b9      	str	r1, [r7, #8]
 8001800:	607a      	str	r2, [r7, #4]
 8001802:	210f      	movs	r1, #15
 8001804:	187b      	adds	r3, r7, r1
 8001806:	1c02      	adds	r2, r0, #0
 8001808:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800180a:	68ba      	ldr	r2, [r7, #8]
 800180c:	187b      	adds	r3, r7, r1
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	b25b      	sxtb	r3, r3
 8001812:	0011      	movs	r1, r2
 8001814:	0018      	movs	r0, r3
 8001816:	f7ff ff5d 	bl	80016d4 <__NVIC_SetPriority>
}
 800181a:	46c0      	nop			@ (mov r8, r8)
 800181c:	46bd      	mov	sp, r7
 800181e:	b004      	add	sp, #16
 8001820:	bd80      	pop	{r7, pc}

08001822 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001822:	b580      	push	{r7, lr}
 8001824:	b082      	sub	sp, #8
 8001826:	af00      	add	r7, sp, #0
 8001828:	0002      	movs	r2, r0
 800182a:	1dfb      	adds	r3, r7, #7
 800182c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800182e:	1dfb      	adds	r3, r7, #7
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	b25b      	sxtb	r3, r3
 8001834:	0018      	movs	r0, r3
 8001836:	f7ff ff33 	bl	80016a0 <__NVIC_EnableIRQ>
}
 800183a:	46c0      	nop			@ (mov r8, r8)
 800183c:	46bd      	mov	sp, r7
 800183e:	b002      	add	sp, #8
 8001840:	bd80      	pop	{r7, pc}

08001842 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001842:	b580      	push	{r7, lr}
 8001844:	b082      	sub	sp, #8
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	0018      	movs	r0, r3
 800184e:	f7ff ffaf 	bl	80017b0 <SysTick_Config>
 8001852:	0003      	movs	r3, r0
}
 8001854:	0018      	movs	r0, r3
 8001856:	46bd      	mov	sp, r7
 8001858:	b002      	add	sp, #8
 800185a:	bd80      	pop	{r7, pc}

0800185c <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b082      	sub	sp, #8
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d101      	bne.n	800186e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800186a:	2301      	movs	r3, #1
 800186c:	e077      	b.n	800195e <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a3d      	ldr	r2, [pc, #244]	@ (8001968 <HAL_DMA_Init+0x10c>)
 8001874:	4694      	mov	ip, r2
 8001876:	4463      	add	r3, ip
 8001878:	2114      	movs	r1, #20
 800187a:	0018      	movs	r0, r3
 800187c:	f7fe fc44 	bl	8000108 <__udivsi3>
 8001880:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 8001882:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2225      	movs	r2, #37	@ 0x25
 800188c:	2102      	movs	r1, #2
 800188e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	681a      	ldr	r2, [r3, #0]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4934      	ldr	r1, [pc, #208]	@ (800196c <HAL_DMA_Init+0x110>)
 800189c:	400a      	ands	r2, r1
 800189e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	6819      	ldr	r1, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	689a      	ldr	r2, [r3, #8]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	68db      	ldr	r3, [r3, #12]
 80018ae:	431a      	orrs	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	691b      	ldr	r3, [r3, #16]
 80018b4:	431a      	orrs	r2, r3
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	431a      	orrs	r2, r3
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	431a      	orrs	r2, r3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	69db      	ldr	r3, [r3, #28]
 80018c6:	431a      	orrs	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a1b      	ldr	r3, [r3, #32]
 80018cc:	431a      	orrs	r2, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	430a      	orrs	r2, r1
 80018d4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	0018      	movs	r0, r3
 80018da:	f000 f9c3 	bl	8001c64 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	689a      	ldr	r2, [r3, #8]
 80018e2:	2380      	movs	r3, #128	@ 0x80
 80018e4:	01db      	lsls	r3, r3, #7
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d102      	bne.n	80018f0 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	2200      	movs	r2, #0
 80018ee:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	685a      	ldr	r2, [r3, #4]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018f8:	21ff      	movs	r1, #255	@ 0xff
 80018fa:	400a      	ands	r2, r1
 80018fc:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001906:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d011      	beq.n	8001934 <HAL_DMA_Init+0xd8>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	2b04      	cmp	r3, #4
 8001916:	d80d      	bhi.n	8001934 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	0018      	movs	r0, r3
 800191c:	f000 f9ce 	bl	8001cbc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001924:	2200      	movs	r2, #0
 8001926:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	e008      	b.n	8001946 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	2200      	movs	r2, #0
 8001938:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2200      	movs	r2, #0
 800193e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2200      	movs	r2, #0
 8001944:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	2200      	movs	r2, #0
 800194a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2225      	movs	r2, #37	@ 0x25
 8001950:	2101      	movs	r1, #1
 8001952:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2224      	movs	r2, #36	@ 0x24
 8001958:	2100      	movs	r1, #0
 800195a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800195c:	2300      	movs	r3, #0
}
 800195e:	0018      	movs	r0, r3
 8001960:	46bd      	mov	sp, r7
 8001962:	b002      	add	sp, #8
 8001964:	bd80      	pop	{r7, pc}
 8001966:	46c0      	nop			@ (mov r8, r8)
 8001968:	bffdfff8 	.word	0xbffdfff8
 800196c:	ffff800f 	.word	0xffff800f

08001970 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	607a      	str	r2, [r7, #4]
 800197c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800197e:	2317      	movs	r3, #23
 8001980:	18fb      	adds	r3, r7, r3
 8001982:	2200      	movs	r2, #0
 8001984:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2224      	movs	r2, #36	@ 0x24
 800198a:	5c9b      	ldrb	r3, [r3, r2]
 800198c:	2b01      	cmp	r3, #1
 800198e:	d101      	bne.n	8001994 <HAL_DMA_Start_IT+0x24>
 8001990:	2302      	movs	r3, #2
 8001992:	e070      	b.n	8001a76 <HAL_DMA_Start_IT+0x106>
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	2224      	movs	r2, #36	@ 0x24
 8001998:	2101      	movs	r1, #1
 800199a:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	2225      	movs	r2, #37	@ 0x25
 80019a0:	5c9b      	ldrb	r3, [r3, r2]
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d157      	bne.n	8001a58 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	2225      	movs	r2, #37	@ 0x25
 80019ac:	2102      	movs	r1, #2
 80019ae:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2200      	movs	r2, #0
 80019b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2101      	movs	r1, #1
 80019c2:	438a      	bics	r2, r1
 80019c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	68b9      	ldr	r1, [r7, #8]
 80019cc:	68f8      	ldr	r0, [r7, #12]
 80019ce:	f000 f909 	bl	8001be4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d008      	beq.n	80019ec <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	210e      	movs	r1, #14
 80019e6:	430a      	orrs	r2, r1
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	e00f      	b.n	8001a0c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2104      	movs	r1, #4
 80019f8:	438a      	bics	r2, r1
 80019fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	681a      	ldr	r2, [r3, #0]
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	210a      	movs	r1, #10
 8001a08:	430a      	orrs	r2, r1
 8001a0a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	2380      	movs	r3, #128	@ 0x80
 8001a14:	025b      	lsls	r3, r3, #9
 8001a16:	4013      	ands	r3, r2
 8001a18:	d008      	beq.n	8001a2c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a24:	2180      	movs	r1, #128	@ 0x80
 8001a26:	0049      	lsls	r1, r1, #1
 8001a28:	430a      	orrs	r2, r1
 8001a2a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d008      	beq.n	8001a46 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a38:	681a      	ldr	r2, [r3, #0]
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a3e:	2180      	movs	r1, #128	@ 0x80
 8001a40:	0049      	lsls	r1, r1, #1
 8001a42:	430a      	orrs	r2, r1
 8001a44:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	2101      	movs	r1, #1
 8001a52:	430a      	orrs	r2, r1
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	e007      	b.n	8001a68 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2224      	movs	r2, #36	@ 0x24
 8001a5c:	2100      	movs	r1, #0
 8001a5e:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a60:	2317      	movs	r3, #23
 8001a62:	18fb      	adds	r3, r7, r3
 8001a64:	2202      	movs	r2, #2
 8001a66:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2224      	movs	r2, #36	@ 0x24
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	5499      	strb	r1, [r3, r2]

  return status;
 8001a70:	2317      	movs	r3, #23
 8001a72:	18fb      	adds	r3, r7, r3
 8001a74:	781b      	ldrb	r3, [r3, #0]
}
 8001a76:	0018      	movs	r0, r3
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	b006      	add	sp, #24
 8001a7c:	bd80      	pop	{r7, pc}
	...

08001a80 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b084      	sub	sp, #16
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 8001a88:	4b55      	ldr	r3, [pc, #340]	@ (8001be0 <HAL_DMA_IRQHandler+0x160>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9a:	221c      	movs	r2, #28
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	2204      	movs	r2, #4
 8001aa0:	409a      	lsls	r2, r3
 8001aa2:	0013      	movs	r3, r2
 8001aa4:	68fa      	ldr	r2, [r7, #12]
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	d027      	beq.n	8001afa <HAL_DMA_IRQHandler+0x7a>
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	2204      	movs	r2, #4
 8001aae:	4013      	ands	r3, r2
 8001ab0:	d023      	beq.n	8001afa <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2220      	movs	r2, #32
 8001aba:	4013      	ands	r3, r2
 8001abc:	d107      	bne.n	8001ace <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	2104      	movs	r1, #4
 8001aca:	438a      	bics	r2, r1
 8001acc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8001ace:	4b44      	ldr	r3, [pc, #272]	@ (8001be0 <HAL_DMA_IRQHandler+0x160>)
 8001ad0:	6859      	ldr	r1, [r3, #4]
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad6:	221c      	movs	r2, #28
 8001ad8:	4013      	ands	r3, r2
 8001ada:	2204      	movs	r2, #4
 8001adc:	409a      	lsls	r2, r3
 8001ade:	4b40      	ldr	r3, [pc, #256]	@ (8001be0 <HAL_DMA_IRQHandler+0x160>)
 8001ae0:	430a      	orrs	r2, r1
 8001ae2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d100      	bne.n	8001aee <HAL_DMA_IRQHandler+0x6e>
 8001aec:	e073      	b.n	8001bd6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af2:	687a      	ldr	r2, [r7, #4]
 8001af4:	0010      	movs	r0, r2
 8001af6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001af8:	e06d      	b.n	8001bd6 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afe:	221c      	movs	r2, #28
 8001b00:	4013      	ands	r3, r2
 8001b02:	2202      	movs	r2, #2
 8001b04:	409a      	lsls	r2, r3
 8001b06:	0013      	movs	r3, r2
 8001b08:	68fa      	ldr	r2, [r7, #12]
 8001b0a:	4013      	ands	r3, r2
 8001b0c:	d02e      	beq.n	8001b6c <HAL_DMA_IRQHandler+0xec>
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	2202      	movs	r2, #2
 8001b12:	4013      	ands	r3, r2
 8001b14:	d02a      	beq.n	8001b6c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	2220      	movs	r2, #32
 8001b1e:	4013      	ands	r3, r2
 8001b20:	d10b      	bne.n	8001b3a <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	210a      	movs	r1, #10
 8001b2e:	438a      	bics	r2, r1
 8001b30:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2225      	movs	r2, #37	@ 0x25
 8001b36:	2101      	movs	r1, #1
 8001b38:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8001b3a:	4b29      	ldr	r3, [pc, #164]	@ (8001be0 <HAL_DMA_IRQHandler+0x160>)
 8001b3c:	6859      	ldr	r1, [r3, #4]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b42:	221c      	movs	r2, #28
 8001b44:	4013      	ands	r3, r2
 8001b46:	2202      	movs	r2, #2
 8001b48:	409a      	lsls	r2, r3
 8001b4a:	4b25      	ldr	r3, [pc, #148]	@ (8001be0 <HAL_DMA_IRQHandler+0x160>)
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2224      	movs	r2, #36	@ 0x24
 8001b54:	2100      	movs	r1, #0
 8001b56:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d03a      	beq.n	8001bd6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	0010      	movs	r0, r2
 8001b68:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001b6a:	e034      	b.n	8001bd6 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b70:	221c      	movs	r2, #28
 8001b72:	4013      	ands	r3, r2
 8001b74:	2208      	movs	r2, #8
 8001b76:	409a      	lsls	r2, r3
 8001b78:	0013      	movs	r3, r2
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	4013      	ands	r3, r2
 8001b7e:	d02b      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0x158>
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	2208      	movs	r2, #8
 8001b84:	4013      	ands	r3, r2
 8001b86:	d027      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	210e      	movs	r1, #14
 8001b94:	438a      	bics	r2, r1
 8001b96:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001b98:	4b11      	ldr	r3, [pc, #68]	@ (8001be0 <HAL_DMA_IRQHandler+0x160>)
 8001b9a:	6859      	ldr	r1, [r3, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba0:	221c      	movs	r2, #28
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	409a      	lsls	r2, r3
 8001ba8:	4b0d      	ldr	r3, [pc, #52]	@ (8001be0 <HAL_DMA_IRQHandler+0x160>)
 8001baa:	430a      	orrs	r2, r1
 8001bac:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2225      	movs	r2, #37	@ 0x25
 8001bb8:	2101      	movs	r1, #1
 8001bba:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2224      	movs	r2, #36	@ 0x24
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d005      	beq.n	8001bd8 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001bd0:	687a      	ldr	r2, [r7, #4]
 8001bd2:	0010      	movs	r0, r2
 8001bd4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001bd6:	46c0      	nop			@ (mov r8, r8)
 8001bd8:	46c0      	nop			@ (mov r8, r8)
}
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	b004      	add	sp, #16
 8001bde:	bd80      	pop	{r7, pc}
 8001be0:	40020000 	.word	0x40020000

08001be4 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b084      	sub	sp, #16
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
 8001bf0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001bf6:	68fa      	ldr	r2, [r7, #12]
 8001bf8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001bfa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d004      	beq.n	8001c0e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c08:	68fa      	ldr	r2, [r7, #12]
 8001c0a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8001c0c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8001c0e:	4b14      	ldr	r3, [pc, #80]	@ (8001c60 <DMA_SetConfig+0x7c>)
 8001c10:	6859      	ldr	r1, [r3, #4]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c16:	221c      	movs	r2, #28
 8001c18:	4013      	ands	r3, r2
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	409a      	lsls	r2, r3
 8001c1e:	4b10      	ldr	r3, [pc, #64]	@ (8001c60 <DMA_SetConfig+0x7c>)
 8001c20:	430a      	orrs	r2, r1
 8001c22:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	2b10      	cmp	r3, #16
 8001c32:	d108      	bne.n	8001c46 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	687a      	ldr	r2, [r7, #4]
 8001c3a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c44:	e007      	b.n	8001c56 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	68ba      	ldr	r2, [r7, #8]
 8001c4c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	60da      	str	r2, [r3, #12]
}
 8001c56:	46c0      	nop			@ (mov r8, r8)
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	b004      	add	sp, #16
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	46c0      	nop			@ (mov r8, r8)
 8001c60:	40020000 	.word	0x40020000

08001c64 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	001a      	movs	r2, r3
 8001c72:	23ff      	movs	r3, #255	@ 0xff
 8001c74:	4013      	ands	r3, r2
 8001c76:	3b08      	subs	r3, #8
 8001c78:	2114      	movs	r1, #20
 8001c7a:	0018      	movs	r0, r3
 8001c7c:	f7fe fa44 	bl	8000108 <__udivsi3>
 8001c80:	0003      	movs	r3, r0
 8001c82:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c88:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8001c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8001cb4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001c8c:	4694      	mov	ip, r2
 8001c8e:	4463      	add	r3, ip
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	001a      	movs	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	645a      	str	r2, [r3, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a07      	ldr	r2, [pc, #28]	@ (8001cb8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001c9c:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	221c      	movs	r2, #28
 8001ca2:	4013      	ands	r3, r2
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	409a      	lsls	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8001cac:	46c0      	nop			@ (mov r8, r8)
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	b004      	add	sp, #16
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	10008200 	.word	0x10008200
 8001cb8:	40020880 	.word	0x40020880

08001cbc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b084      	sub	sp, #16
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	22ff      	movs	r2, #255	@ 0xff
 8001cca:	4013      	ands	r3, r2
 8001ccc:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	4a0a      	ldr	r2, [pc, #40]	@ (8001cfc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8001cd2:	4694      	mov	ip, r2
 8001cd4:	4463      	add	r3, ip
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	001a      	movs	r2, r3
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	651a      	str	r2, [r3, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	4a07      	ldr	r2, [pc, #28]	@ (8001d00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001ce2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	3b01      	subs	r3, #1
 8001ce8:	2203      	movs	r2, #3
 8001cea:	4013      	ands	r3, r2
 8001cec:	2201      	movs	r2, #1
 8001cee:	409a      	lsls	r2, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8001cf4:	46c0      	nop			@ (mov r8, r8)
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	b004      	add	sp, #16
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	1000823f 	.word	0x1000823f
 8001d00:	40020940 	.word	0x40020940

08001d04 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b086      	sub	sp, #24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
 8001d0c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001d12:	e14d      	b.n	8001fb0 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001d14:	683b      	ldr	r3, [r7, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	2101      	movs	r1, #1
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	4091      	lsls	r1, r2
 8001d1e:	000a      	movs	r2, r1
 8001d20:	4013      	ands	r3, r2
 8001d22:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d100      	bne.n	8001d2c <HAL_GPIO_Init+0x28>
 8001d2a:	e13e      	b.n	8001faa <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	2b02      	cmp	r3, #2
 8001d32:	d003      	beq.n	8001d3c <HAL_GPIO_Init+0x38>
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	2b12      	cmp	r3, #18
 8001d3a:	d125      	bne.n	8001d88 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001d3c:	693b      	ldr	r3, [r7, #16]
 8001d3e:	08da      	lsrs	r2, r3, #3
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	3208      	adds	r2, #8
 8001d44:	0092      	lsls	r2, r2, #2
 8001d46:	58d3      	ldr	r3, [r2, r3]
 8001d48:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	2207      	movs	r2, #7
 8001d4e:	4013      	ands	r3, r2
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	220f      	movs	r2, #15
 8001d54:	409a      	lsls	r2, r3
 8001d56:	0013      	movs	r3, r2
 8001d58:	43da      	mvns	r2, r3
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	691b      	ldr	r3, [r3, #16]
 8001d64:	220f      	movs	r2, #15
 8001d66:	401a      	ands	r2, r3
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	2107      	movs	r1, #7
 8001d6c:	400b      	ands	r3, r1
 8001d6e:	009b      	lsls	r3, r3, #2
 8001d70:	409a      	lsls	r2, r3
 8001d72:	0013      	movs	r3, r2
 8001d74:	697a      	ldr	r2, [r7, #20]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	08da      	lsrs	r2, r3, #3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	3208      	adds	r2, #8
 8001d82:	0092      	lsls	r2, r2, #2
 8001d84:	6979      	ldr	r1, [r7, #20]
 8001d86:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	005b      	lsls	r3, r3, #1
 8001d92:	2203      	movs	r2, #3
 8001d94:	409a      	lsls	r2, r3
 8001d96:	0013      	movs	r3, r2
 8001d98:	43da      	mvns	r2, r3
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	2203      	movs	r2, #3
 8001da6:	401a      	ands	r2, r3
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	409a      	lsls	r2, r3
 8001dae:	0013      	movs	r3, r2
 8001db0:	697a      	ldr	r2, [r7, #20]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	685b      	ldr	r3, [r3, #4]
 8001dc0:	2b01      	cmp	r3, #1
 8001dc2:	d00b      	beq.n	8001ddc <HAL_GPIO_Init+0xd8>
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	685b      	ldr	r3, [r3, #4]
 8001dc8:	2b02      	cmp	r3, #2
 8001dca:	d007      	beq.n	8001ddc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001dd0:	2b11      	cmp	r3, #17
 8001dd2:	d003      	beq.n	8001ddc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	2b12      	cmp	r3, #18
 8001dda:	d130      	bne.n	8001e3e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001de2:	693b      	ldr	r3, [r7, #16]
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	2203      	movs	r2, #3
 8001de8:	409a      	lsls	r2, r3
 8001dea:	0013      	movs	r3, r2
 8001dec:	43da      	mvns	r2, r3
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	4013      	ands	r3, r2
 8001df2:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	68da      	ldr	r2, [r3, #12]
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	005b      	lsls	r3, r3, #1
 8001dfc:	409a      	lsls	r2, r3
 8001dfe:	0013      	movs	r3, r2
 8001e00:	697a      	ldr	r2, [r7, #20]
 8001e02:	4313      	orrs	r3, r2
 8001e04:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	697a      	ldr	r2, [r7, #20]
 8001e0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001e12:	2201      	movs	r2, #1
 8001e14:	693b      	ldr	r3, [r7, #16]
 8001e16:	409a      	lsls	r2, r3
 8001e18:	0013      	movs	r3, r2
 8001e1a:	43da      	mvns	r2, r3
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	4013      	ands	r3, r2
 8001e20:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	091b      	lsrs	r3, r3, #4
 8001e28:	2201      	movs	r2, #1
 8001e2a:	401a      	ands	r2, r3
 8001e2c:	693b      	ldr	r3, [r7, #16]
 8001e2e:	409a      	lsls	r2, r3
 8001e30:	0013      	movs	r3, r2
 8001e32:	697a      	ldr	r2, [r7, #20]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	697a      	ldr	r2, [r7, #20]
 8001e3c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	2b03      	cmp	r3, #3
 8001e44:	d017      	beq.n	8001e76 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	68db      	ldr	r3, [r3, #12]
 8001e4a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	005b      	lsls	r3, r3, #1
 8001e50:	2203      	movs	r2, #3
 8001e52:	409a      	lsls	r2, r3
 8001e54:	0013      	movs	r3, r2
 8001e56:	43da      	mvns	r2, r3
 8001e58:	697b      	ldr	r3, [r7, #20]
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	005b      	lsls	r3, r3, #1
 8001e66:	409a      	lsls	r2, r3
 8001e68:	0013      	movs	r3, r2
 8001e6a:	697a      	ldr	r2, [r7, #20]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685a      	ldr	r2, [r3, #4]
 8001e7a:	2380      	movs	r3, #128	@ 0x80
 8001e7c:	055b      	lsls	r3, r3, #21
 8001e7e:	4013      	ands	r3, r2
 8001e80:	d100      	bne.n	8001e84 <HAL_GPIO_Init+0x180>
 8001e82:	e092      	b.n	8001faa <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8001e84:	4a50      	ldr	r2, [pc, #320]	@ (8001fc8 <HAL_GPIO_Init+0x2c4>)
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	089b      	lsrs	r3, r3, #2
 8001e8a:	3318      	adds	r3, #24
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	589b      	ldr	r3, [r3, r2]
 8001e90:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001e92:	693b      	ldr	r3, [r7, #16]
 8001e94:	2203      	movs	r2, #3
 8001e96:	4013      	ands	r3, r2
 8001e98:	00db      	lsls	r3, r3, #3
 8001e9a:	220f      	movs	r2, #15
 8001e9c:	409a      	lsls	r2, r3
 8001e9e:	0013      	movs	r3, r2
 8001ea0:	43da      	mvns	r2, r3
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	23a0      	movs	r3, #160	@ 0xa0
 8001eac:	05db      	lsls	r3, r3, #23
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d013      	beq.n	8001eda <HAL_GPIO_Init+0x1d6>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a45      	ldr	r2, [pc, #276]	@ (8001fcc <HAL_GPIO_Init+0x2c8>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d00d      	beq.n	8001ed6 <HAL_GPIO_Init+0x1d2>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a44      	ldr	r2, [pc, #272]	@ (8001fd0 <HAL_GPIO_Init+0x2cc>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d007      	beq.n	8001ed2 <HAL_GPIO_Init+0x1ce>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a43      	ldr	r2, [pc, #268]	@ (8001fd4 <HAL_GPIO_Init+0x2d0>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d101      	bne.n	8001ece <HAL_GPIO_Init+0x1ca>
 8001eca:	2305      	movs	r3, #5
 8001ecc:	e006      	b.n	8001edc <HAL_GPIO_Init+0x1d8>
 8001ece:	2306      	movs	r3, #6
 8001ed0:	e004      	b.n	8001edc <HAL_GPIO_Init+0x1d8>
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	e002      	b.n	8001edc <HAL_GPIO_Init+0x1d8>
 8001ed6:	2301      	movs	r3, #1
 8001ed8:	e000      	b.n	8001edc <HAL_GPIO_Init+0x1d8>
 8001eda:	2300      	movs	r3, #0
 8001edc:	693a      	ldr	r2, [r7, #16]
 8001ede:	2103      	movs	r1, #3
 8001ee0:	400a      	ands	r2, r1
 8001ee2:	00d2      	lsls	r2, r2, #3
 8001ee4:	4093      	lsls	r3, r2
 8001ee6:	697a      	ldr	r2, [r7, #20]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8001eec:	4936      	ldr	r1, [pc, #216]	@ (8001fc8 <HAL_GPIO_Init+0x2c4>)
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	089b      	lsrs	r3, r3, #2
 8001ef2:	3318      	adds	r3, #24
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	697a      	ldr	r2, [r7, #20]
 8001ef8:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8001efa:	4a33      	ldr	r2, [pc, #204]	@ (8001fc8 <HAL_GPIO_Init+0x2c4>)
 8001efc:	2380      	movs	r3, #128	@ 0x80
 8001efe:	58d3      	ldr	r3, [r2, r3]
 8001f00:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	43da      	mvns	r2, r3
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685a      	ldr	r2, [r3, #4]
 8001f10:	2380      	movs	r3, #128	@ 0x80
 8001f12:	025b      	lsls	r3, r3, #9
 8001f14:	4013      	ands	r3, r2
 8001f16:	d003      	beq.n	8001f20 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8001f18:	697a      	ldr	r2, [r7, #20]
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8001f20:	4929      	ldr	r1, [pc, #164]	@ (8001fc8 <HAL_GPIO_Init+0x2c4>)
 8001f22:	2280      	movs	r2, #128	@ 0x80
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8001f28:	4a27      	ldr	r2, [pc, #156]	@ (8001fc8 <HAL_GPIO_Init+0x2c4>)
 8001f2a:	2384      	movs	r3, #132	@ 0x84
 8001f2c:	58d3      	ldr	r3, [r2, r3]
 8001f2e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	43da      	mvns	r2, r3
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	4013      	ands	r3, r2
 8001f38:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	685a      	ldr	r2, [r3, #4]
 8001f3e:	2380      	movs	r3, #128	@ 0x80
 8001f40:	029b      	lsls	r3, r3, #10
 8001f42:	4013      	ands	r3, r2
 8001f44:	d003      	beq.n	8001f4e <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8001f46:	697a      	ldr	r2, [r7, #20]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8001f4e:	491e      	ldr	r1, [pc, #120]	@ (8001fc8 <HAL_GPIO_Init+0x2c4>)
 8001f50:	2284      	movs	r2, #132	@ 0x84
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001f56:	4b1c      	ldr	r3, [pc, #112]	@ (8001fc8 <HAL_GPIO_Init+0x2c4>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	43da      	mvns	r2, r3
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	4013      	ands	r3, r2
 8001f64:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685a      	ldr	r2, [r3, #4]
 8001f6a:	2380      	movs	r3, #128	@ 0x80
 8001f6c:	035b      	lsls	r3, r3, #13
 8001f6e:	4013      	ands	r3, r2
 8001f70:	d003      	beq.n	8001f7a <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8001f72:	697a      	ldr	r2, [r7, #20]
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8001f7a:	4b13      	ldr	r3, [pc, #76]	@ (8001fc8 <HAL_GPIO_Init+0x2c4>)
 8001f7c:	697a      	ldr	r2, [r7, #20]
 8001f7e:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8001f80:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <HAL_GPIO_Init+0x2c4>)
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	43da      	mvns	r2, r3
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	685a      	ldr	r2, [r3, #4]
 8001f94:	2380      	movs	r3, #128	@ 0x80
 8001f96:	039b      	lsls	r3, r3, #14
 8001f98:	4013      	ands	r3, r2
 8001f9a:	d003      	beq.n	8001fa4 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8001f9c:	697a      	ldr	r2, [r7, #20]
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	4313      	orrs	r3, r2
 8001fa2:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001fa4:	4b08      	ldr	r3, [pc, #32]	@ (8001fc8 <HAL_GPIO_Init+0x2c4>)
 8001fa6:	697a      	ldr	r2, [r7, #20]
 8001fa8:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	3301      	adds	r3, #1
 8001fae:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	693b      	ldr	r3, [r7, #16]
 8001fb6:	40da      	lsrs	r2, r3
 8001fb8:	1e13      	subs	r3, r2, #0
 8001fba:	d000      	beq.n	8001fbe <HAL_GPIO_Init+0x2ba>
 8001fbc:	e6aa      	b.n	8001d14 <HAL_GPIO_Init+0x10>
  }
}
 8001fbe:	46c0      	nop			@ (mov r8, r8)
 8001fc0:	46c0      	nop			@ (mov r8, r8)
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	b006      	add	sp, #24
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	40021800 	.word	0x40021800
 8001fcc:	50000400 	.word	0x50000400
 8001fd0:	50000800 	.word	0x50000800
 8001fd4:	50001400 	.word	0x50001400

08001fd8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	0002      	movs	r2, r0
 8001fe0:	1dbb      	adds	r3, r7, #6
 8001fe2:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_RISING_IT(GPIO_Pin) != 0U)
 8001fe4:	4b10      	ldr	r3, [pc, #64]	@ (8002028 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001fe6:	68db      	ldr	r3, [r3, #12]
 8001fe8:	1dba      	adds	r2, r7, #6
 8001fea:	8812      	ldrh	r2, [r2, #0]
 8001fec:	4013      	ands	r3, r2
 8001fee:	d008      	beq.n	8002002 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_RISING_IT(GPIO_Pin);
 8001ff0:	4b0d      	ldr	r3, [pc, #52]	@ (8002028 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8001ff2:	1dba      	adds	r2, r7, #6
 8001ff4:	8812      	ldrh	r2, [r2, #0]
 8001ff6:	60da      	str	r2, [r3, #12]
    HAL_GPIO_EXTI_Rising_Callback(GPIO_Pin);
 8001ff8:	1dbb      	adds	r3, r7, #6
 8001ffa:	881b      	ldrh	r3, [r3, #0]
 8001ffc:	0018      	movs	r0, r3
 8001ffe:	f000 f815 	bl	800202c <HAL_GPIO_EXTI_Rising_Callback>
  }

  if (__HAL_GPIO_EXTI_GET_FALLING_IT(GPIO_Pin) != 0U)
 8002002:	4b09      	ldr	r3, [pc, #36]	@ (8002028 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002004:	691b      	ldr	r3, [r3, #16]
 8002006:	1dba      	adds	r2, r7, #6
 8002008:	8812      	ldrh	r2, [r2, #0]
 800200a:	4013      	ands	r3, r2
 800200c:	d008      	beq.n	8002020 <HAL_GPIO_EXTI_IRQHandler+0x48>
  {
    __HAL_GPIO_EXTI_CLEAR_FALLING_IT(GPIO_Pin);
 800200e:	4b06      	ldr	r3, [pc, #24]	@ (8002028 <HAL_GPIO_EXTI_IRQHandler+0x50>)
 8002010:	1dba      	adds	r2, r7, #6
 8002012:	8812      	ldrh	r2, [r2, #0]
 8002014:	611a      	str	r2, [r3, #16]
    HAL_GPIO_EXTI_Falling_Callback(GPIO_Pin);
 8002016:	1dbb      	adds	r3, r7, #6
 8002018:	881b      	ldrh	r3, [r3, #0]
 800201a:	0018      	movs	r0, r3
 800201c:	f000 f810 	bl	8002040 <HAL_GPIO_EXTI_Falling_Callback>
  }
}
 8002020:	46c0      	nop			@ (mov r8, r8)
 8002022:	46bd      	mov	sp, r7
 8002024:	b002      	add	sp, #8
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40021800 	.word	0x40021800

0800202c <HAL_GPIO_EXTI_Rising_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Rising_Callback(uint16_t GPIO_Pin)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	0002      	movs	r2, r0
 8002034:	1dbb      	adds	r3, r7, #6
 8002036:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Rising_Callback could be implemented in the user file
   */
}
 8002038:	46c0      	nop			@ (mov r8, r8)
 800203a:	46bd      	mov	sp, r7
 800203c:	b002      	add	sp, #8
 800203e:	bd80      	pop	{r7, pc}

08002040 <HAL_GPIO_EXTI_Falling_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Falling_Callback(uint16_t GPIO_Pin)
{
 8002040:	b580      	push	{r7, lr}
 8002042:	b082      	sub	sp, #8
 8002044:	af00      	add	r7, sp, #0
 8002046:	0002      	movs	r2, r0
 8002048:	1dbb      	adds	r3, r7, #6
 800204a:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Falling_Callback could be implemented in the user file
   */
}
 800204c:	46c0      	nop			@ (mov r8, r8)
 800204e:	46bd      	mov	sp, r7
 8002050:	b002      	add	sp, #8
 8002052:	bd80      	pop	{r7, pc}

08002054 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e1d0      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	2201      	movs	r2, #1
 800206c:	4013      	ands	r3, r2
 800206e:	d100      	bne.n	8002072 <HAL_RCC_OscConfig+0x1e>
 8002070:	e069      	b.n	8002146 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002072:	4bc8      	ldr	r3, [pc, #800]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	2238      	movs	r2, #56	@ 0x38
 8002078:	4013      	ands	r3, r2
 800207a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	2b08      	cmp	r3, #8
 8002080:	d105      	bne.n	800208e <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d15d      	bne.n	8002146 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e1bc      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685a      	ldr	r2, [r3, #4]
 8002092:	2380      	movs	r3, #128	@ 0x80
 8002094:	025b      	lsls	r3, r3, #9
 8002096:	429a      	cmp	r2, r3
 8002098:	d107      	bne.n	80020aa <HAL_RCC_OscConfig+0x56>
 800209a:	4bbe      	ldr	r3, [pc, #760]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	4bbd      	ldr	r3, [pc, #756]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80020a0:	2180      	movs	r1, #128	@ 0x80
 80020a2:	0249      	lsls	r1, r1, #9
 80020a4:	430a      	orrs	r2, r1
 80020a6:	601a      	str	r2, [r3, #0]
 80020a8:	e020      	b.n	80020ec <HAL_RCC_OscConfig+0x98>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685a      	ldr	r2, [r3, #4]
 80020ae:	23a0      	movs	r3, #160	@ 0xa0
 80020b0:	02db      	lsls	r3, r3, #11
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d10e      	bne.n	80020d4 <HAL_RCC_OscConfig+0x80>
 80020b6:	4bb7      	ldr	r3, [pc, #732]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	4bb6      	ldr	r3, [pc, #728]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80020bc:	2180      	movs	r1, #128	@ 0x80
 80020be:	02c9      	lsls	r1, r1, #11
 80020c0:	430a      	orrs	r2, r1
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	4bb3      	ldr	r3, [pc, #716]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80020c6:	681a      	ldr	r2, [r3, #0]
 80020c8:	4bb2      	ldr	r3, [pc, #712]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80020ca:	2180      	movs	r1, #128	@ 0x80
 80020cc:	0249      	lsls	r1, r1, #9
 80020ce:	430a      	orrs	r2, r1
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	e00b      	b.n	80020ec <HAL_RCC_OscConfig+0x98>
 80020d4:	4baf      	ldr	r3, [pc, #700]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	4bae      	ldr	r3, [pc, #696]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80020da:	49af      	ldr	r1, [pc, #700]	@ (8002398 <HAL_RCC_OscConfig+0x344>)
 80020dc:	400a      	ands	r2, r1
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	4bac      	ldr	r3, [pc, #688]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	4bab      	ldr	r3, [pc, #684]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80020e6:	49ad      	ldr	r1, [pc, #692]	@ (800239c <HAL_RCC_OscConfig+0x348>)
 80020e8:	400a      	ands	r2, r1
 80020ea:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d014      	beq.n	800211e <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020f4:	f7fe fe20 	bl	8000d38 <HAL_GetTick>
 80020f8:	0003      	movs	r3, r0
 80020fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020fc:	e008      	b.n	8002110 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80020fe:	f7fe fe1b 	bl	8000d38 <HAL_GetTick>
 8002102:	0002      	movs	r2, r0
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b64      	cmp	r3, #100	@ 0x64
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e17b      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002110:	4ba0      	ldr	r3, [pc, #640]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	2380      	movs	r3, #128	@ 0x80
 8002116:	029b      	lsls	r3, r3, #10
 8002118:	4013      	ands	r3, r2
 800211a:	d0f0      	beq.n	80020fe <HAL_RCC_OscConfig+0xaa>
 800211c:	e013      	b.n	8002146 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800211e:	f7fe fe0b 	bl	8000d38 <HAL_GetTick>
 8002122:	0003      	movs	r3, r0
 8002124:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002126:	e008      	b.n	800213a <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002128:	f7fe fe06 	bl	8000d38 <HAL_GetTick>
 800212c:	0002      	movs	r2, r0
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	2b64      	cmp	r3, #100	@ 0x64
 8002134:	d901      	bls.n	800213a <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8002136:	2303      	movs	r3, #3
 8002138:	e166      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800213a:	4b96      	ldr	r3, [pc, #600]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 800213c:	681a      	ldr	r2, [r3, #0]
 800213e:	2380      	movs	r3, #128	@ 0x80
 8002140:	029b      	lsls	r3, r3, #10
 8002142:	4013      	ands	r3, r2
 8002144:	d1f0      	bne.n	8002128 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2202      	movs	r2, #2
 800214c:	4013      	ands	r3, r2
 800214e:	d100      	bne.n	8002152 <HAL_RCC_OscConfig+0xfe>
 8002150:	e086      	b.n	8002260 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002152:	4b90      	ldr	r3, [pc, #576]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	2238      	movs	r2, #56	@ 0x38
 8002158:	4013      	ands	r3, r2
 800215a:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800215c:	697b      	ldr	r3, [r7, #20]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d12f      	bne.n	80021c2 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	68db      	ldr	r3, [r3, #12]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d101      	bne.n	800216e <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	e14c      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800216e:	4b89      	ldr	r3, [pc, #548]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	4a8b      	ldr	r2, [pc, #556]	@ (80023a0 <HAL_RCC_OscConfig+0x34c>)
 8002174:	4013      	ands	r3, r2
 8002176:	0019      	movs	r1, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	695b      	ldr	r3, [r3, #20]
 800217c:	021a      	lsls	r2, r3, #8
 800217e:	4b85      	ldr	r3, [pc, #532]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002180:	430a      	orrs	r2, r1
 8002182:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d112      	bne.n	80021b0 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800218a:	4b82      	ldr	r3, [pc, #520]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a85      	ldr	r2, [pc, #532]	@ (80023a4 <HAL_RCC_OscConfig+0x350>)
 8002190:	4013      	ands	r3, r2
 8002192:	0019      	movs	r1, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	691a      	ldr	r2, [r3, #16]
 8002198:	4b7e      	ldr	r3, [pc, #504]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 800219a:	430a      	orrs	r2, r1
 800219c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800219e:	4b7d      	ldr	r3, [pc, #500]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	0adb      	lsrs	r3, r3, #11
 80021a4:	2207      	movs	r2, #7
 80021a6:	4013      	ands	r3, r2
 80021a8:	4a7f      	ldr	r2, [pc, #508]	@ (80023a8 <HAL_RCC_OscConfig+0x354>)
 80021aa:	40da      	lsrs	r2, r3
 80021ac:	4b7f      	ldr	r3, [pc, #508]	@ (80023ac <HAL_RCC_OscConfig+0x358>)
 80021ae:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80021b0:	4b7f      	ldr	r3, [pc, #508]	@ (80023b0 <HAL_RCC_OscConfig+0x35c>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	0018      	movs	r0, r3
 80021b6:	f7fe fd63 	bl	8000c80 <HAL_InitTick>
 80021ba:	1e03      	subs	r3, r0, #0
 80021bc:	d050      	beq.n	8002260 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e122      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d030      	beq.n	800222c <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80021ca:	4b72      	ldr	r3, [pc, #456]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	4a75      	ldr	r2, [pc, #468]	@ (80023a4 <HAL_RCC_OscConfig+0x350>)
 80021d0:	4013      	ands	r3, r2
 80021d2:	0019      	movs	r1, r3
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	691a      	ldr	r2, [r3, #16]
 80021d8:	4b6e      	ldr	r3, [pc, #440]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80021da:	430a      	orrs	r2, r1
 80021dc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 80021de:	4b6d      	ldr	r3, [pc, #436]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80021e0:	681a      	ldr	r2, [r3, #0]
 80021e2:	4b6c      	ldr	r3, [pc, #432]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80021e4:	2180      	movs	r1, #128	@ 0x80
 80021e6:	0049      	lsls	r1, r1, #1
 80021e8:	430a      	orrs	r2, r1
 80021ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ec:	f7fe fda4 	bl	8000d38 <HAL_GetTick>
 80021f0:	0003      	movs	r3, r0
 80021f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021f4:	e008      	b.n	8002208 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80021f6:	f7fe fd9f 	bl	8000d38 <HAL_GetTick>
 80021fa:	0002      	movs	r2, r0
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	2b02      	cmp	r3, #2
 8002202:	d901      	bls.n	8002208 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e0ff      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002208:	4b62      	ldr	r3, [pc, #392]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	2380      	movs	r3, #128	@ 0x80
 800220e:	00db      	lsls	r3, r3, #3
 8002210:	4013      	ands	r3, r2
 8002212:	d0f0      	beq.n	80021f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002214:	4b5f      	ldr	r3, [pc, #380]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	4a61      	ldr	r2, [pc, #388]	@ (80023a0 <HAL_RCC_OscConfig+0x34c>)
 800221a:	4013      	ands	r3, r2
 800221c:	0019      	movs	r1, r3
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	021a      	lsls	r2, r3, #8
 8002224:	4b5b      	ldr	r3, [pc, #364]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002226:	430a      	orrs	r2, r1
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	e019      	b.n	8002260 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 800222c:	4b59      	ldr	r3, [pc, #356]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	4b58      	ldr	r3, [pc, #352]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002232:	4960      	ldr	r1, [pc, #384]	@ (80023b4 <HAL_RCC_OscConfig+0x360>)
 8002234:	400a      	ands	r2, r1
 8002236:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002238:	f7fe fd7e 	bl	8000d38 <HAL_GetTick>
 800223c:	0003      	movs	r3, r0
 800223e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002240:	e008      	b.n	8002254 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002242:	f7fe fd79 	bl	8000d38 <HAL_GetTick>
 8002246:	0002      	movs	r2, r0
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	1ad3      	subs	r3, r2, r3
 800224c:	2b02      	cmp	r3, #2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e0d9      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002254:	4b4f      	ldr	r3, [pc, #316]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002256:	681a      	ldr	r2, [r3, #0]
 8002258:	2380      	movs	r3, #128	@ 0x80
 800225a:	00db      	lsls	r3, r3, #3
 800225c:	4013      	ands	r3, r2
 800225e:	d1f0      	bne.n	8002242 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2208      	movs	r2, #8
 8002266:	4013      	ands	r3, r2
 8002268:	d042      	beq.n	80022f0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800226a:	4b4a      	ldr	r3, [pc, #296]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	2238      	movs	r2, #56	@ 0x38
 8002270:	4013      	ands	r3, r2
 8002272:	2b18      	cmp	r3, #24
 8002274:	d105      	bne.n	8002282 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	699b      	ldr	r3, [r3, #24]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d138      	bne.n	80022f0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800227e:	2301      	movs	r3, #1
 8002280:	e0c2      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d019      	beq.n	80022be <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800228a:	4b42      	ldr	r3, [pc, #264]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 800228c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800228e:	4b41      	ldr	r3, [pc, #260]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002290:	2101      	movs	r1, #1
 8002292:	430a      	orrs	r2, r1
 8002294:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002296:	f7fe fd4f 	bl	8000d38 <HAL_GetTick>
 800229a:	0003      	movs	r3, r0
 800229c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800229e:	e008      	b.n	80022b2 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80022a0:	f7fe fd4a 	bl	8000d38 <HAL_GetTick>
 80022a4:	0002      	movs	r2, r0
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d901      	bls.n	80022b2 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 80022ae:	2303      	movs	r3, #3
 80022b0:	e0aa      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80022b2:	4b38      	ldr	r3, [pc, #224]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80022b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022b6:	2202      	movs	r2, #2
 80022b8:	4013      	ands	r3, r2
 80022ba:	d0f1      	beq.n	80022a0 <HAL_RCC_OscConfig+0x24c>
 80022bc:	e018      	b.n	80022f0 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80022be:	4b35      	ldr	r3, [pc, #212]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80022c0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80022c2:	4b34      	ldr	r3, [pc, #208]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80022c4:	2101      	movs	r1, #1
 80022c6:	438a      	bics	r2, r1
 80022c8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022ca:	f7fe fd35 	bl	8000d38 <HAL_GetTick>
 80022ce:	0003      	movs	r3, r0
 80022d0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80022d2:	e008      	b.n	80022e6 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80022d4:	f7fe fd30 	bl	8000d38 <HAL_GetTick>
 80022d8:	0002      	movs	r2, r0
 80022da:	693b      	ldr	r3, [r7, #16]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b02      	cmp	r3, #2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e090      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80022e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 80022e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ea:	2202      	movs	r2, #2
 80022ec:	4013      	ands	r3, r2
 80022ee:	d1f1      	bne.n	80022d4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2204      	movs	r2, #4
 80022f6:	4013      	ands	r3, r2
 80022f8:	d100      	bne.n	80022fc <HAL_RCC_OscConfig+0x2a8>
 80022fa:	e084      	b.n	8002406 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022fc:	230f      	movs	r3, #15
 80022fe:	18fb      	adds	r3, r7, r3
 8002300:	2200      	movs	r2, #0
 8002302:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002304:	4b23      	ldr	r3, [pc, #140]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	2238      	movs	r2, #56	@ 0x38
 800230a:	4013      	ands	r3, r2
 800230c:	2b20      	cmp	r3, #32
 800230e:	d106      	bne.n	800231e <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d000      	beq.n	800231a <HAL_RCC_OscConfig+0x2c6>
 8002318:	e075      	b.n	8002406 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 800231a:	2301      	movs	r3, #1
 800231c:	e074      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	689b      	ldr	r3, [r3, #8]
 8002322:	2b01      	cmp	r3, #1
 8002324:	d106      	bne.n	8002334 <HAL_RCC_OscConfig+0x2e0>
 8002326:	4b1b      	ldr	r3, [pc, #108]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002328:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800232a:	4b1a      	ldr	r3, [pc, #104]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 800232c:	2101      	movs	r1, #1
 800232e:	430a      	orrs	r2, r1
 8002330:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002332:	e01c      	b.n	800236e <HAL_RCC_OscConfig+0x31a>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	2b05      	cmp	r3, #5
 800233a:	d10c      	bne.n	8002356 <HAL_RCC_OscConfig+0x302>
 800233c:	4b15      	ldr	r3, [pc, #84]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 800233e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002340:	4b14      	ldr	r3, [pc, #80]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002342:	2104      	movs	r1, #4
 8002344:	430a      	orrs	r2, r1
 8002346:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002348:	4b12      	ldr	r3, [pc, #72]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 800234a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800234c:	4b11      	ldr	r3, [pc, #68]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 800234e:	2101      	movs	r1, #1
 8002350:	430a      	orrs	r2, r1
 8002352:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002354:	e00b      	b.n	800236e <HAL_RCC_OscConfig+0x31a>
 8002356:	4b0f      	ldr	r3, [pc, #60]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002358:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800235a:	4b0e      	ldr	r3, [pc, #56]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 800235c:	2101      	movs	r1, #1
 800235e:	438a      	bics	r2, r1
 8002360:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002362:	4b0c      	ldr	r3, [pc, #48]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002364:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002366:	4b0b      	ldr	r3, [pc, #44]	@ (8002394 <HAL_RCC_OscConfig+0x340>)
 8002368:	2104      	movs	r1, #4
 800236a:	438a      	bics	r2, r1
 800236c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	689b      	ldr	r3, [r3, #8]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d028      	beq.n	80023c8 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002376:	f7fe fcdf 	bl	8000d38 <HAL_GetTick>
 800237a:	0003      	movs	r3, r0
 800237c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800237e:	e01d      	b.n	80023bc <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002380:	f7fe fcda 	bl	8000d38 <HAL_GetTick>
 8002384:	0002      	movs	r2, r0
 8002386:	693b      	ldr	r3, [r7, #16]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	4a0b      	ldr	r2, [pc, #44]	@ (80023b8 <HAL_RCC_OscConfig+0x364>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d915      	bls.n	80023bc <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8002390:	2303      	movs	r3, #3
 8002392:	e039      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>
 8002394:	40021000 	.word	0x40021000
 8002398:	fffeffff 	.word	0xfffeffff
 800239c:	fffbffff 	.word	0xfffbffff
 80023a0:	ffff80ff 	.word	0xffff80ff
 80023a4:	ffffc7ff 	.word	0xffffc7ff
 80023a8:	02dc6c00 	.word	0x02dc6c00
 80023ac:	20000000 	.word	0x20000000
 80023b0:	20000004 	.word	0x20000004
 80023b4:	fffffeff 	.word	0xfffffeff
 80023b8:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80023bc:	4b14      	ldr	r3, [pc, #80]	@ (8002410 <HAL_RCC_OscConfig+0x3bc>)
 80023be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c0:	2202      	movs	r2, #2
 80023c2:	4013      	ands	r3, r2
 80023c4:	d0dc      	beq.n	8002380 <HAL_RCC_OscConfig+0x32c>
 80023c6:	e013      	b.n	80023f0 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c8:	f7fe fcb6 	bl	8000d38 <HAL_GetTick>
 80023cc:	0003      	movs	r3, r0
 80023ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80023d0:	e009      	b.n	80023e6 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d2:	f7fe fcb1 	bl	8000d38 <HAL_GetTick>
 80023d6:	0002      	movs	r2, r0
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002414 <HAL_RCC_OscConfig+0x3c0>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d901      	bls.n	80023e6 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 80023e2:	2303      	movs	r3, #3
 80023e4:	e010      	b.n	8002408 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80023e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002410 <HAL_RCC_OscConfig+0x3bc>)
 80023e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ea:	2202      	movs	r2, #2
 80023ec:	4013      	ands	r3, r2
 80023ee:	d1f0      	bne.n	80023d2 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80023f0:	230f      	movs	r3, #15
 80023f2:	18fb      	adds	r3, r7, r3
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	2b01      	cmp	r3, #1
 80023f8:	d105      	bne.n	8002406 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80023fa:	4b05      	ldr	r3, [pc, #20]	@ (8002410 <HAL_RCC_OscConfig+0x3bc>)
 80023fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80023fe:	4b04      	ldr	r3, [pc, #16]	@ (8002410 <HAL_RCC_OscConfig+0x3bc>)
 8002400:	4905      	ldr	r1, [pc, #20]	@ (8002418 <HAL_RCC_OscConfig+0x3c4>)
 8002402:	400a      	ands	r2, r1
 8002404:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8002406:	2300      	movs	r3, #0
}
 8002408:	0018      	movs	r0, r3
 800240a:	46bd      	mov	sp, r7
 800240c:	b006      	add	sp, #24
 800240e:	bd80      	pop	{r7, pc}
 8002410:	40021000 	.word	0x40021000
 8002414:	00001388 	.word	0x00001388
 8002418:	efffffff 	.word	0xefffffff

0800241c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b084      	sub	sp, #16
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d101      	bne.n	8002430 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e0df      	b.n	80025f0 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002430:	4b71      	ldr	r3, [pc, #452]	@ (80025f8 <HAL_RCC_ClockConfig+0x1dc>)
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	2207      	movs	r2, #7
 8002436:	4013      	ands	r3, r2
 8002438:	683a      	ldr	r2, [r7, #0]
 800243a:	429a      	cmp	r2, r3
 800243c:	d91e      	bls.n	800247c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800243e:	4b6e      	ldr	r3, [pc, #440]	@ (80025f8 <HAL_RCC_ClockConfig+0x1dc>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2207      	movs	r2, #7
 8002444:	4393      	bics	r3, r2
 8002446:	0019      	movs	r1, r3
 8002448:	4b6b      	ldr	r3, [pc, #428]	@ (80025f8 <HAL_RCC_ClockConfig+0x1dc>)
 800244a:	683a      	ldr	r2, [r7, #0]
 800244c:	430a      	orrs	r2, r1
 800244e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002450:	f7fe fc72 	bl	8000d38 <HAL_GetTick>
 8002454:	0003      	movs	r3, r0
 8002456:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002458:	e009      	b.n	800246e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800245a:	f7fe fc6d 	bl	8000d38 <HAL_GetTick>
 800245e:	0002      	movs	r2, r0
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	4a65      	ldr	r2, [pc, #404]	@ (80025fc <HAL_RCC_ClockConfig+0x1e0>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d901      	bls.n	800246e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e0c0      	b.n	80025f0 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800246e:	4b62      	ldr	r3, [pc, #392]	@ (80025f8 <HAL_RCC_ClockConfig+0x1dc>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2207      	movs	r2, #7
 8002474:	4013      	ands	r3, r2
 8002476:	683a      	ldr	r2, [r7, #0]
 8002478:	429a      	cmp	r2, r3
 800247a:	d1ee      	bne.n	800245a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	2202      	movs	r2, #2
 8002482:	4013      	ands	r3, r2
 8002484:	d017      	beq.n	80024b6 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	2204      	movs	r2, #4
 800248c:	4013      	ands	r3, r2
 800248e:	d008      	beq.n	80024a2 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002490:	4b5b      	ldr	r3, [pc, #364]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	4a5b      	ldr	r2, [pc, #364]	@ (8002604 <HAL_RCC_ClockConfig+0x1e8>)
 8002496:	401a      	ands	r2, r3
 8002498:	4b59      	ldr	r3, [pc, #356]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 800249a:	21b0      	movs	r1, #176	@ 0xb0
 800249c:	0109      	lsls	r1, r1, #4
 800249e:	430a      	orrs	r2, r1
 80024a0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80024a2:	4b57      	ldr	r3, [pc, #348]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	4a58      	ldr	r2, [pc, #352]	@ (8002608 <HAL_RCC_ClockConfig+0x1ec>)
 80024a8:	4013      	ands	r3, r2
 80024aa:	0019      	movs	r1, r3
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68da      	ldr	r2, [r3, #12]
 80024b0:	4b53      	ldr	r3, [pc, #332]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 80024b2:	430a      	orrs	r2, r1
 80024b4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	2201      	movs	r2, #1
 80024bc:	4013      	ands	r3, r2
 80024be:	d04b      	beq.n	8002558 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	2b01      	cmp	r3, #1
 80024c6:	d107      	bne.n	80024d8 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80024c8:	4b4d      	ldr	r3, [pc, #308]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 80024ca:	681a      	ldr	r2, [r3, #0]
 80024cc:	2380      	movs	r3, #128	@ 0x80
 80024ce:	029b      	lsls	r3, r3, #10
 80024d0:	4013      	ands	r3, r2
 80024d2:	d11f      	bne.n	8002514 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80024d4:	2301      	movs	r3, #1
 80024d6:	e08b      	b.n	80025f0 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d107      	bne.n	80024f0 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80024e0:	4b47      	ldr	r3, [pc, #284]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	2380      	movs	r3, #128	@ 0x80
 80024e6:	00db      	lsls	r3, r3, #3
 80024e8:	4013      	ands	r3, r2
 80024ea:	d113      	bne.n	8002514 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e07f      	b.n	80025f0 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	2b03      	cmp	r3, #3
 80024f6:	d106      	bne.n	8002506 <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80024f8:	4b41      	ldr	r3, [pc, #260]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 80024fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024fc:	2202      	movs	r2, #2
 80024fe:	4013      	ands	r3, r2
 8002500:	d108      	bne.n	8002514 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002502:	2301      	movs	r3, #1
 8002504:	e074      	b.n	80025f0 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002506:	4b3e      	ldr	r3, [pc, #248]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 8002508:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800250a:	2202      	movs	r2, #2
 800250c:	4013      	ands	r3, r2
 800250e:	d101      	bne.n	8002514 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e06d      	b.n	80025f0 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002514:	4b3a      	ldr	r3, [pc, #232]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	2207      	movs	r2, #7
 800251a:	4393      	bics	r3, r2
 800251c:	0019      	movs	r1, r3
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	685a      	ldr	r2, [r3, #4]
 8002522:	4b37      	ldr	r3, [pc, #220]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 8002524:	430a      	orrs	r2, r1
 8002526:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002528:	f7fe fc06 	bl	8000d38 <HAL_GetTick>
 800252c:	0003      	movs	r3, r0
 800252e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002530:	e009      	b.n	8002546 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002532:	f7fe fc01 	bl	8000d38 <HAL_GetTick>
 8002536:	0002      	movs	r2, r0
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	1ad3      	subs	r3, r2, r3
 800253c:	4a2f      	ldr	r2, [pc, #188]	@ (80025fc <HAL_RCC_ClockConfig+0x1e0>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d901      	bls.n	8002546 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e054      	b.n	80025f0 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002546:	4b2e      	ldr	r3, [pc, #184]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	2238      	movs	r2, #56	@ 0x38
 800254c:	401a      	ands	r2, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	00db      	lsls	r3, r3, #3
 8002554:	429a      	cmp	r2, r3
 8002556:	d1ec      	bne.n	8002532 <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002558:	4b27      	ldr	r3, [pc, #156]	@ (80025f8 <HAL_RCC_ClockConfig+0x1dc>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2207      	movs	r2, #7
 800255e:	4013      	ands	r3, r2
 8002560:	683a      	ldr	r2, [r7, #0]
 8002562:	429a      	cmp	r2, r3
 8002564:	d21e      	bcs.n	80025a4 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002566:	4b24      	ldr	r3, [pc, #144]	@ (80025f8 <HAL_RCC_ClockConfig+0x1dc>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	2207      	movs	r2, #7
 800256c:	4393      	bics	r3, r2
 800256e:	0019      	movs	r1, r3
 8002570:	4b21      	ldr	r3, [pc, #132]	@ (80025f8 <HAL_RCC_ClockConfig+0x1dc>)
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	430a      	orrs	r2, r1
 8002576:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002578:	f7fe fbde 	bl	8000d38 <HAL_GetTick>
 800257c:	0003      	movs	r3, r0
 800257e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002580:	e009      	b.n	8002596 <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002582:	f7fe fbd9 	bl	8000d38 <HAL_GetTick>
 8002586:	0002      	movs	r2, r0
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	4a1b      	ldr	r2, [pc, #108]	@ (80025fc <HAL_RCC_ClockConfig+0x1e0>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d901      	bls.n	8002596 <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 8002592:	2303      	movs	r3, #3
 8002594:	e02c      	b.n	80025f0 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002596:	4b18      	ldr	r3, [pc, #96]	@ (80025f8 <HAL_RCC_ClockConfig+0x1dc>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	2207      	movs	r2, #7
 800259c:	4013      	ands	r3, r2
 800259e:	683a      	ldr	r2, [r7, #0]
 80025a0:	429a      	cmp	r2, r3
 80025a2:	d1ee      	bne.n	8002582 <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	2204      	movs	r2, #4
 80025aa:	4013      	ands	r3, r2
 80025ac:	d009      	beq.n	80025c2 <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80025ae:	4b14      	ldr	r3, [pc, #80]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	4a16      	ldr	r2, [pc, #88]	@ (800260c <HAL_RCC_ClockConfig+0x1f0>)
 80025b4:	4013      	ands	r3, r2
 80025b6:	0019      	movs	r1, r3
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	691a      	ldr	r2, [r3, #16]
 80025bc:	4b10      	ldr	r3, [pc, #64]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 80025be:	430a      	orrs	r2, r1
 80025c0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80025c2:	f000 f82b 	bl	800261c <HAL_RCC_GetSysClockFreq>
 80025c6:	0001      	movs	r1, r0
 80025c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002600 <HAL_RCC_ClockConfig+0x1e4>)
 80025ca:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80025cc:	0a1b      	lsrs	r3, r3, #8
 80025ce:	220f      	movs	r2, #15
 80025d0:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80025d2:	4b0f      	ldr	r3, [pc, #60]	@ (8002610 <HAL_RCC_ClockConfig+0x1f4>)
 80025d4:	0092      	lsls	r2, r2, #2
 80025d6:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80025d8:	221f      	movs	r2, #31
 80025da:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80025dc:	000a      	movs	r2, r1
 80025de:	40da      	lsrs	r2, r3
 80025e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002614 <HAL_RCC_ClockConfig+0x1f8>)
 80025e2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80025e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002618 <HAL_RCC_ClockConfig+0x1fc>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	0018      	movs	r0, r3
 80025ea:	f7fe fb49 	bl	8000c80 <HAL_InitTick>
 80025ee:	0003      	movs	r3, r0
}
 80025f0:	0018      	movs	r0, r3
 80025f2:	46bd      	mov	sp, r7
 80025f4:	b004      	add	sp, #16
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40022000 	.word	0x40022000
 80025fc:	00001388 	.word	0x00001388
 8002600:	40021000 	.word	0x40021000
 8002604:	ffff84ff 	.word	0xffff84ff
 8002608:	fffff0ff 	.word	0xfffff0ff
 800260c:	ffff8fff 	.word	0xffff8fff
 8002610:	08003d54 	.word	0x08003d54
 8002614:	20000000 	.word	0x20000000
 8002618:	20000004 	.word	0x20000004

0800261c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002622:	4b1c      	ldr	r3, [pc, #112]	@ (8002694 <HAL_RCC_GetSysClockFreq+0x78>)
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	2238      	movs	r2, #56	@ 0x38
 8002628:	4013      	ands	r3, r2
 800262a:	d10f      	bne.n	800264c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800262c:	4b19      	ldr	r3, [pc, #100]	@ (8002694 <HAL_RCC_GetSysClockFreq+0x78>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	0adb      	lsrs	r3, r3, #11
 8002632:	2207      	movs	r2, #7
 8002634:	4013      	ands	r3, r2
 8002636:	2201      	movs	r2, #1
 8002638:	409a      	lsls	r2, r3
 800263a:	0013      	movs	r3, r2
 800263c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800263e:	6839      	ldr	r1, [r7, #0]
 8002640:	4815      	ldr	r0, [pc, #84]	@ (8002698 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002642:	f7fd fd61 	bl	8000108 <__udivsi3>
 8002646:	0003      	movs	r3, r0
 8002648:	607b      	str	r3, [r7, #4]
 800264a:	e01e      	b.n	800268a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800264c:	4b11      	ldr	r3, [pc, #68]	@ (8002694 <HAL_RCC_GetSysClockFreq+0x78>)
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	2238      	movs	r2, #56	@ 0x38
 8002652:	4013      	ands	r3, r2
 8002654:	2b08      	cmp	r3, #8
 8002656:	d102      	bne.n	800265e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002658:	4b10      	ldr	r3, [pc, #64]	@ (800269c <HAL_RCC_GetSysClockFreq+0x80>)
 800265a:	607b      	str	r3, [r7, #4]
 800265c:	e015      	b.n	800268a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800265e:	4b0d      	ldr	r3, [pc, #52]	@ (8002694 <HAL_RCC_GetSysClockFreq+0x78>)
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	2238      	movs	r2, #56	@ 0x38
 8002664:	4013      	ands	r3, r2
 8002666:	2b20      	cmp	r3, #32
 8002668:	d103      	bne.n	8002672 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800266a:	2380      	movs	r3, #128	@ 0x80
 800266c:	021b      	lsls	r3, r3, #8
 800266e:	607b      	str	r3, [r7, #4]
 8002670:	e00b      	b.n	800268a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002672:	4b08      	ldr	r3, [pc, #32]	@ (8002694 <HAL_RCC_GetSysClockFreq+0x78>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	2238      	movs	r2, #56	@ 0x38
 8002678:	4013      	ands	r3, r2
 800267a:	2b18      	cmp	r3, #24
 800267c:	d103      	bne.n	8002686 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800267e:	23fa      	movs	r3, #250	@ 0xfa
 8002680:	01db      	lsls	r3, r3, #7
 8002682:	607b      	str	r3, [r7, #4]
 8002684:	e001      	b.n	800268a <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8002686:	2300      	movs	r3, #0
 8002688:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 800268a:	687b      	ldr	r3, [r7, #4]
}
 800268c:	0018      	movs	r0, r3
 800268e:	46bd      	mov	sp, r7
 8002690:	b002      	add	sp, #8
 8002692:	bd80      	pop	{r7, pc}
 8002694:	40021000 	.word	0x40021000
 8002698:	02dc6c00 	.word	0x02dc6c00
 800269c:	007a1200 	.word	0x007a1200

080026a0 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80026a8:	2313      	movs	r3, #19
 80026aa:	18fb      	adds	r3, r7, r3
 80026ac:	2200      	movs	r2, #0
 80026ae:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80026b0:	2312      	movs	r3, #18
 80026b2:	18fb      	adds	r3, r7, r3
 80026b4:	2200      	movs	r2, #0
 80026b6:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2240      	movs	r2, #64	@ 0x40
 80026be:	4013      	ands	r3, r2
 80026c0:	d100      	bne.n	80026c4 <HAL_RCCEx_PeriphCLKConfig+0x24>
 80026c2:	e079      	b.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026c4:	2011      	movs	r0, #17
 80026c6:	183b      	adds	r3, r7, r0
 80026c8:	2200      	movs	r2, #0
 80026ca:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026cc:	4b63      	ldr	r3, [pc, #396]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026d0:	2380      	movs	r3, #128	@ 0x80
 80026d2:	055b      	lsls	r3, r3, #21
 80026d4:	4013      	ands	r3, r2
 80026d6:	d110      	bne.n	80026fa <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026d8:	4b60      	ldr	r3, [pc, #384]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026da:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026dc:	4b5f      	ldr	r3, [pc, #380]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026de:	2180      	movs	r1, #128	@ 0x80
 80026e0:	0549      	lsls	r1, r1, #21
 80026e2:	430a      	orrs	r2, r1
 80026e4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80026e6:	4b5d      	ldr	r3, [pc, #372]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80026ea:	2380      	movs	r3, #128	@ 0x80
 80026ec:	055b      	lsls	r3, r3, #21
 80026ee:	4013      	ands	r3, r2
 80026f0:	60bb      	str	r3, [r7, #8]
 80026f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80026f4:	183b      	adds	r3, r7, r0
 80026f6:	2201      	movs	r2, #1
 80026f8:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80026fa:	4b58      	ldr	r3, [pc, #352]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80026fc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80026fe:	23c0      	movs	r3, #192	@ 0xc0
 8002700:	009b      	lsls	r3, r3, #2
 8002702:	4013      	ands	r3, r2
 8002704:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d019      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	699b      	ldr	r3, [r3, #24]
 8002710:	697a      	ldr	r2, [r7, #20]
 8002712:	429a      	cmp	r2, r3
 8002714:	d014      	beq.n	8002740 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002716:	4b51      	ldr	r3, [pc, #324]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800271a:	4a51      	ldr	r2, [pc, #324]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800271c:	4013      	ands	r3, r2
 800271e:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002720:	4b4e      	ldr	r3, [pc, #312]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002722:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002724:	4b4d      	ldr	r3, [pc, #308]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002726:	2180      	movs	r1, #128	@ 0x80
 8002728:	0249      	lsls	r1, r1, #9
 800272a:	430a      	orrs	r2, r1
 800272c:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 800272e:	4b4b      	ldr	r3, [pc, #300]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002730:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002732:	4b4a      	ldr	r3, [pc, #296]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002734:	494b      	ldr	r1, [pc, #300]	@ (8002864 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002736:	400a      	ands	r2, r1
 8002738:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 800273a:	4b48      	ldr	r3, [pc, #288]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800273c:	697a      	ldr	r2, [r7, #20]
 800273e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 8002740:	697b      	ldr	r3, [r7, #20]
 8002742:	2201      	movs	r2, #1
 8002744:	4013      	ands	r3, r2
 8002746:	d016      	beq.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002748:	f7fe faf6 	bl	8000d38 <HAL_GetTick>
 800274c:	0003      	movs	r3, r0
 800274e:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002750:	e00c      	b.n	800276c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002752:	f7fe faf1 	bl	8000d38 <HAL_GetTick>
 8002756:	0002      	movs	r2, r0
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	4a42      	ldr	r2, [pc, #264]	@ (8002868 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d904      	bls.n	800276c <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 8002762:	2313      	movs	r3, #19
 8002764:	18fb      	adds	r3, r7, r3
 8002766:	2203      	movs	r2, #3
 8002768:	701a      	strb	r2, [r3, #0]
          break;
 800276a:	e004      	b.n	8002776 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800276c:	4b3b      	ldr	r3, [pc, #236]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800276e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002770:	2202      	movs	r2, #2
 8002772:	4013      	ands	r3, r2
 8002774:	d0ed      	beq.n	8002752 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 8002776:	2313      	movs	r3, #19
 8002778:	18fb      	adds	r3, r7, r3
 800277a:	781b      	ldrb	r3, [r3, #0]
 800277c:	2b00      	cmp	r3, #0
 800277e:	d10a      	bne.n	8002796 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002780:	4b36      	ldr	r3, [pc, #216]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002782:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002784:	4a36      	ldr	r2, [pc, #216]	@ (8002860 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002786:	4013      	ands	r3, r2
 8002788:	0019      	movs	r1, r3
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	699a      	ldr	r2, [r3, #24]
 800278e:	4b33      	ldr	r3, [pc, #204]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002790:	430a      	orrs	r2, r1
 8002792:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002794:	e005      	b.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002796:	2312      	movs	r3, #18
 8002798:	18fb      	adds	r3, r7, r3
 800279a:	2213      	movs	r2, #19
 800279c:	18ba      	adds	r2, r7, r2
 800279e:	7812      	ldrb	r2, [r2, #0]
 80027a0:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80027a2:	2311      	movs	r3, #17
 80027a4:	18fb      	adds	r3, r7, r3
 80027a6:	781b      	ldrb	r3, [r3, #0]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d105      	bne.n	80027b8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80027ac:	4b2b      	ldr	r3, [pc, #172]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80027b0:	4b2a      	ldr	r3, [pc, #168]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027b2:	492e      	ldr	r1, [pc, #184]	@ (800286c <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80027b4:	400a      	ands	r2, r1
 80027b6:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2201      	movs	r2, #1
 80027be:	4013      	ands	r3, r2
 80027c0:	d009      	beq.n	80027d6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80027c2:	4b26      	ldr	r3, [pc, #152]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027c6:	2203      	movs	r2, #3
 80027c8:	4393      	bics	r3, r2
 80027ca:	0019      	movs	r1, r3
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	689a      	ldr	r2, [r3, #8]
 80027d0:	4b22      	ldr	r3, [pc, #136]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027d2:	430a      	orrs	r2, r1
 80027d4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2202      	movs	r2, #2
 80027dc:	4013      	ands	r3, r2
 80027de:	d009      	beq.n	80027f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80027e0:	4b1e      	ldr	r3, [pc, #120]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027e4:	4a22      	ldr	r2, [pc, #136]	@ (8002870 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80027e6:	4013      	ands	r3, r2
 80027e8:	0019      	movs	r1, r3
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	68da      	ldr	r2, [r3, #12]
 80027ee:	4b1b      	ldr	r3, [pc, #108]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80027f0:	430a      	orrs	r2, r1
 80027f2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	2220      	movs	r2, #32
 80027fa:	4013      	ands	r3, r2
 80027fc:	d008      	beq.n	8002810 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80027fe:	4b17      	ldr	r3, [pc, #92]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	0899      	lsrs	r1, r3, #2
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	695a      	ldr	r2, [r3, #20]
 800280a:	4b14      	ldr	r3, [pc, #80]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800280c:	430a      	orrs	r2, r1
 800280e:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	2204      	movs	r2, #4
 8002816:	4013      	ands	r3, r2
 8002818:	d009      	beq.n	800282e <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800281a:	4b10      	ldr	r3, [pc, #64]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800281c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800281e:	4a15      	ldr	r2, [pc, #84]	@ (8002874 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002820:	4013      	ands	r3, r2
 8002822:	0019      	movs	r1, r3
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	691a      	ldr	r2, [r3, #16]
 8002828:	4b0c      	ldr	r3, [pc, #48]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800282a:	430a      	orrs	r2, r1
 800282c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2280      	movs	r2, #128	@ 0x80
 8002834:	4013      	ands	r3, r2
 8002836:	d009      	beq.n	800284c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8002838:	4b08      	ldr	r3, [pc, #32]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	22e0      	movs	r2, #224	@ 0xe0
 800283e:	4393      	bics	r3, r2
 8002840:	0019      	movs	r1, r3
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	4b05      	ldr	r3, [pc, #20]	@ (800285c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8002848:	430a      	orrs	r2, r1
 800284a:	601a      	str	r2, [r3, #0]
  }
  return status;
 800284c:	2312      	movs	r3, #18
 800284e:	18fb      	adds	r3, r7, r3
 8002850:	781b      	ldrb	r3, [r3, #0]
}
 8002852:	0018      	movs	r0, r3
 8002854:	46bd      	mov	sp, r7
 8002856:	b006      	add	sp, #24
 8002858:	bd80      	pop	{r7, pc}
 800285a:	46c0      	nop			@ (mov r8, r8)
 800285c:	40021000 	.word	0x40021000
 8002860:	fffffcff 	.word	0xfffffcff
 8002864:	fffeffff 	.word	0xfffeffff
 8002868:	00001388 	.word	0x00001388
 800286c:	efffffff 	.word	0xefffffff
 8002870:	ffffcfff 	.word	0xffffcfff
 8002874:	ffff3fff 	.word	0xffff3fff

08002878 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2b00      	cmp	r3, #0
 8002884:	d101      	bne.n	800288a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002886:	2301      	movs	r3, #1
 8002888:	e04a      	b.n	8002920 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	223d      	movs	r2, #61	@ 0x3d
 800288e:	5c9b      	ldrb	r3, [r3, r2]
 8002890:	b2db      	uxtb	r3, r3
 8002892:	2b00      	cmp	r3, #0
 8002894:	d107      	bne.n	80028a6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	223c      	movs	r2, #60	@ 0x3c
 800289a:	2100      	movs	r1, #0
 800289c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	0018      	movs	r0, r3
 80028a2:	f7fe f8c9 	bl	8000a38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	223d      	movs	r2, #61	@ 0x3d
 80028aa:	2102      	movs	r1, #2
 80028ac:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	3304      	adds	r3, #4
 80028b6:	0019      	movs	r1, r3
 80028b8:	0010      	movs	r0, r2
 80028ba:	f000 fd3d 	bl	8003338 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2248      	movs	r2, #72	@ 0x48
 80028c2:	2101      	movs	r1, #1
 80028c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	223e      	movs	r2, #62	@ 0x3e
 80028ca:	2101      	movs	r1, #1
 80028cc:	5499      	strb	r1, [r3, r2]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	223f      	movs	r2, #63	@ 0x3f
 80028d2:	2101      	movs	r1, #1
 80028d4:	5499      	strb	r1, [r3, r2]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2240      	movs	r2, #64	@ 0x40
 80028da:	2101      	movs	r1, #1
 80028dc:	5499      	strb	r1, [r3, r2]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2241      	movs	r2, #65	@ 0x41
 80028e2:	2101      	movs	r1, #1
 80028e4:	5499      	strb	r1, [r3, r2]
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	2242      	movs	r2, #66	@ 0x42
 80028ea:	2101      	movs	r1, #1
 80028ec:	5499      	strb	r1, [r3, r2]
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2243      	movs	r2, #67	@ 0x43
 80028f2:	2101      	movs	r1, #1
 80028f4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2244      	movs	r2, #68	@ 0x44
 80028fa:	2101      	movs	r1, #1
 80028fc:	5499      	strb	r1, [r3, r2]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2245      	movs	r2, #69	@ 0x45
 8002902:	2101      	movs	r1, #1
 8002904:	5499      	strb	r1, [r3, r2]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2246      	movs	r2, #70	@ 0x46
 800290a:	2101      	movs	r1, #1
 800290c:	5499      	strb	r1, [r3, r2]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	2247      	movs	r2, #71	@ 0x47
 8002912:	2101      	movs	r1, #1
 8002914:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	223d      	movs	r2, #61	@ 0x3d
 800291a:	2101      	movs	r1, #1
 800291c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800291e:	2300      	movs	r3, #0
}
 8002920:	0018      	movs	r0, r3
 8002922:	46bd      	mov	sp, r7
 8002924:	b002      	add	sp, #8
 8002926:	bd80      	pop	{r7, pc}

08002928 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d101      	bne.n	800293a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e04a      	b.n	80029d0 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	223d      	movs	r2, #61	@ 0x3d
 800293e:	5c9b      	ldrb	r3, [r3, r2]
 8002940:	b2db      	uxtb	r3, r3
 8002942:	2b00      	cmp	r3, #0
 8002944:	d107      	bne.n	8002956 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	223c      	movs	r2, #60	@ 0x3c
 800294a:	2100      	movs	r1, #0
 800294c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	0018      	movs	r0, r3
 8002952:	f000 f841 	bl	80029d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	223d      	movs	r2, #61	@ 0x3d
 800295a:	2102      	movs	r1, #2
 800295c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	3304      	adds	r3, #4
 8002966:	0019      	movs	r1, r3
 8002968:	0010      	movs	r0, r2
 800296a:	f000 fce5 	bl	8003338 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2248      	movs	r2, #72	@ 0x48
 8002972:	2101      	movs	r1, #1
 8002974:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	223e      	movs	r2, #62	@ 0x3e
 800297a:	2101      	movs	r1, #1
 800297c:	5499      	strb	r1, [r3, r2]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	223f      	movs	r2, #63	@ 0x3f
 8002982:	2101      	movs	r1, #1
 8002984:	5499      	strb	r1, [r3, r2]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2240      	movs	r2, #64	@ 0x40
 800298a:	2101      	movs	r1, #1
 800298c:	5499      	strb	r1, [r3, r2]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2241      	movs	r2, #65	@ 0x41
 8002992:	2101      	movs	r1, #1
 8002994:	5499      	strb	r1, [r3, r2]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2242      	movs	r2, #66	@ 0x42
 800299a:	2101      	movs	r1, #1
 800299c:	5499      	strb	r1, [r3, r2]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2243      	movs	r2, #67	@ 0x43
 80029a2:	2101      	movs	r1, #1
 80029a4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2244      	movs	r2, #68	@ 0x44
 80029aa:	2101      	movs	r1, #1
 80029ac:	5499      	strb	r1, [r3, r2]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2245      	movs	r2, #69	@ 0x45
 80029b2:	2101      	movs	r1, #1
 80029b4:	5499      	strb	r1, [r3, r2]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2246      	movs	r2, #70	@ 0x46
 80029ba:	2101      	movs	r1, #1
 80029bc:	5499      	strb	r1, [r3, r2]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2247      	movs	r2, #71	@ 0x47
 80029c2:	2101      	movs	r1, #1
 80029c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	223d      	movs	r2, #61	@ 0x3d
 80029ca:	2101      	movs	r1, #1
 80029cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029ce:	2300      	movs	r3, #0
}
 80029d0:	0018      	movs	r0, r3
 80029d2:	46bd      	mov	sp, r7
 80029d4:	b002      	add	sp, #8
 80029d6:	bd80      	pop	{r7, pc}

080029d8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80029e0:	46c0      	nop			@ (mov r8, r8)
 80029e2:	46bd      	mov	sp, r7
 80029e4:	b002      	add	sp, #8
 80029e6:	bd80      	pop	{r7, pc}

080029e8 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b086      	sub	sp, #24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	607a      	str	r2, [r7, #4]
 80029f4:	001a      	movs	r2, r3
 80029f6:	1cbb      	adds	r3, r7, #2
 80029f8:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80029fa:	2317      	movs	r3, #23
 80029fc:	18fb      	adds	r3, r7, r3
 80029fe:	2200      	movs	r2, #0
 8002a00:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d108      	bne.n	8002a1a <HAL_TIM_PWM_Start_DMA+0x32>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	223e      	movs	r2, #62	@ 0x3e
 8002a0c:	5c9b      	ldrb	r3, [r3, r2]
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	3b02      	subs	r3, #2
 8002a12:	425a      	negs	r2, r3
 8002a14:	4153      	adcs	r3, r2
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	e037      	b.n	8002a8a <HAL_TIM_PWM_Start_DMA+0xa2>
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	2b04      	cmp	r3, #4
 8002a1e:	d108      	bne.n	8002a32 <HAL_TIM_PWM_Start_DMA+0x4a>
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	223f      	movs	r2, #63	@ 0x3f
 8002a24:	5c9b      	ldrb	r3, [r3, r2]
 8002a26:	b2db      	uxtb	r3, r3
 8002a28:	3b02      	subs	r3, #2
 8002a2a:	425a      	negs	r2, r3
 8002a2c:	4153      	adcs	r3, r2
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	e02b      	b.n	8002a8a <HAL_TIM_PWM_Start_DMA+0xa2>
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	2b08      	cmp	r3, #8
 8002a36:	d108      	bne.n	8002a4a <HAL_TIM_PWM_Start_DMA+0x62>
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2240      	movs	r2, #64	@ 0x40
 8002a3c:	5c9b      	ldrb	r3, [r3, r2]
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	3b02      	subs	r3, #2
 8002a42:	425a      	negs	r2, r3
 8002a44:	4153      	adcs	r3, r2
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	e01f      	b.n	8002a8a <HAL_TIM_PWM_Start_DMA+0xa2>
 8002a4a:	68bb      	ldr	r3, [r7, #8]
 8002a4c:	2b0c      	cmp	r3, #12
 8002a4e:	d108      	bne.n	8002a62 <HAL_TIM_PWM_Start_DMA+0x7a>
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2241      	movs	r2, #65	@ 0x41
 8002a54:	5c9b      	ldrb	r3, [r3, r2]
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	3b02      	subs	r3, #2
 8002a5a:	425a      	negs	r2, r3
 8002a5c:	4153      	adcs	r3, r2
 8002a5e:	b2db      	uxtb	r3, r3
 8002a60:	e013      	b.n	8002a8a <HAL_TIM_PWM_Start_DMA+0xa2>
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	2b10      	cmp	r3, #16
 8002a66:	d108      	bne.n	8002a7a <HAL_TIM_PWM_Start_DMA+0x92>
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	2242      	movs	r2, #66	@ 0x42
 8002a6c:	5c9b      	ldrb	r3, [r3, r2]
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	3b02      	subs	r3, #2
 8002a72:	425a      	negs	r2, r3
 8002a74:	4153      	adcs	r3, r2
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	e007      	b.n	8002a8a <HAL_TIM_PWM_Start_DMA+0xa2>
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2243      	movs	r2, #67	@ 0x43
 8002a7e:	5c9b      	ldrb	r3, [r3, r2]
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	3b02      	subs	r3, #2
 8002a84:	425a      	negs	r2, r3
 8002a86:	4153      	adcs	r3, r2
 8002a88:	b2db      	uxtb	r3, r3
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 8002a8e:	2302      	movs	r3, #2
 8002a90:	e183      	b.n	8002d9a <HAL_TIM_PWM_Start_DMA+0x3b2>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d108      	bne.n	8002aaa <HAL_TIM_PWM_Start_DMA+0xc2>
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	223e      	movs	r2, #62	@ 0x3e
 8002a9c:	5c9b      	ldrb	r3, [r3, r2]
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	3b01      	subs	r3, #1
 8002aa2:	425a      	negs	r2, r3
 8002aa4:	4153      	adcs	r3, r2
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	e037      	b.n	8002b1a <HAL_TIM_PWM_Start_DMA+0x132>
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	2b04      	cmp	r3, #4
 8002aae:	d108      	bne.n	8002ac2 <HAL_TIM_PWM_Start_DMA+0xda>
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	223f      	movs	r2, #63	@ 0x3f
 8002ab4:	5c9b      	ldrb	r3, [r3, r2]
 8002ab6:	b2db      	uxtb	r3, r3
 8002ab8:	3b01      	subs	r3, #1
 8002aba:	425a      	negs	r2, r3
 8002abc:	4153      	adcs	r3, r2
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	e02b      	b.n	8002b1a <HAL_TIM_PWM_Start_DMA+0x132>
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	2b08      	cmp	r3, #8
 8002ac6:	d108      	bne.n	8002ada <HAL_TIM_PWM_Start_DMA+0xf2>
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	2240      	movs	r2, #64	@ 0x40
 8002acc:	5c9b      	ldrb	r3, [r3, r2]
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	3b01      	subs	r3, #1
 8002ad2:	425a      	negs	r2, r3
 8002ad4:	4153      	adcs	r3, r2
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	e01f      	b.n	8002b1a <HAL_TIM_PWM_Start_DMA+0x132>
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	2b0c      	cmp	r3, #12
 8002ade:	d108      	bne.n	8002af2 <HAL_TIM_PWM_Start_DMA+0x10a>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2241      	movs	r2, #65	@ 0x41
 8002ae4:	5c9b      	ldrb	r3, [r3, r2]
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	3b01      	subs	r3, #1
 8002aea:	425a      	negs	r2, r3
 8002aec:	4153      	adcs	r3, r2
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	e013      	b.n	8002b1a <HAL_TIM_PWM_Start_DMA+0x132>
 8002af2:	68bb      	ldr	r3, [r7, #8]
 8002af4:	2b10      	cmp	r3, #16
 8002af6:	d108      	bne.n	8002b0a <HAL_TIM_PWM_Start_DMA+0x122>
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2242      	movs	r2, #66	@ 0x42
 8002afc:	5c9b      	ldrb	r3, [r3, r2]
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	3b01      	subs	r3, #1
 8002b02:	425a      	negs	r2, r3
 8002b04:	4153      	adcs	r3, r2
 8002b06:	b2db      	uxtb	r3, r3
 8002b08:	e007      	b.n	8002b1a <HAL_TIM_PWM_Start_DMA+0x132>
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	2243      	movs	r2, #67	@ 0x43
 8002b0e:	5c9b      	ldrb	r3, [r3, r2]
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	3b01      	subs	r3, #1
 8002b14:	425a      	negs	r2, r3
 8002b16:	4153      	adcs	r3, r2
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d035      	beq.n	8002b8a <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d003      	beq.n	8002b2c <HAL_TIM_PWM_Start_DMA+0x144>
 8002b24:	1cbb      	adds	r3, r7, #2
 8002b26:	881b      	ldrh	r3, [r3, #0]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e134      	b.n	8002d9a <HAL_TIM_PWM_Start_DMA+0x3b2>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002b30:	68bb      	ldr	r3, [r7, #8]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d104      	bne.n	8002b40 <HAL_TIM_PWM_Start_DMA+0x158>
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	223e      	movs	r2, #62	@ 0x3e
 8002b3a:	2102      	movs	r1, #2
 8002b3c:	5499      	strb	r1, [r3, r2]
 8002b3e:	e026      	b.n	8002b8e <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	2b04      	cmp	r3, #4
 8002b44:	d104      	bne.n	8002b50 <HAL_TIM_PWM_Start_DMA+0x168>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	223f      	movs	r2, #63	@ 0x3f
 8002b4a:	2102      	movs	r1, #2
 8002b4c:	5499      	strb	r1, [r3, r2]
 8002b4e:	e01e      	b.n	8002b8e <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002b50:	68bb      	ldr	r3, [r7, #8]
 8002b52:	2b08      	cmp	r3, #8
 8002b54:	d104      	bne.n	8002b60 <HAL_TIM_PWM_Start_DMA+0x178>
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2240      	movs	r2, #64	@ 0x40
 8002b5a:	2102      	movs	r1, #2
 8002b5c:	5499      	strb	r1, [r3, r2]
 8002b5e:	e016      	b.n	8002b8e <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	2b0c      	cmp	r3, #12
 8002b64:	d104      	bne.n	8002b70 <HAL_TIM_PWM_Start_DMA+0x188>
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	2241      	movs	r2, #65	@ 0x41
 8002b6a:	2102      	movs	r1, #2
 8002b6c:	5499      	strb	r1, [r3, r2]
 8002b6e:	e00e      	b.n	8002b8e <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	2b10      	cmp	r3, #16
 8002b74:	d104      	bne.n	8002b80 <HAL_TIM_PWM_Start_DMA+0x198>
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2242      	movs	r2, #66	@ 0x42
 8002b7a:	2102      	movs	r1, #2
 8002b7c:	5499      	strb	r1, [r3, r2]
 8002b7e:	e006      	b.n	8002b8e <HAL_TIM_PWM_Start_DMA+0x1a6>
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	2243      	movs	r2, #67	@ 0x43
 8002b84:	2102      	movs	r1, #2
 8002b86:	5499      	strb	r1, [r3, r2]
 8002b88:	e001      	b.n	8002b8e <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 8002b8a:	2301      	movs	r3, #1
 8002b8c:	e105      	b.n	8002d9a <HAL_TIM_PWM_Start_DMA+0x3b2>
  }

  switch (Channel)
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	2b0c      	cmp	r3, #12
 8002b92:	d100      	bne.n	8002b96 <HAL_TIM_PWM_Start_DMA+0x1ae>
 8002b94:	e080      	b.n	8002c98 <HAL_TIM_PWM_Start_DMA+0x2b0>
 8002b96:	68bb      	ldr	r3, [r7, #8]
 8002b98:	2b0c      	cmp	r3, #12
 8002b9a:	d900      	bls.n	8002b9e <HAL_TIM_PWM_Start_DMA+0x1b6>
 8002b9c:	e0a1      	b.n	8002ce2 <HAL_TIM_PWM_Start_DMA+0x2fa>
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	2b08      	cmp	r3, #8
 8002ba2:	d054      	beq.n	8002c4e <HAL_TIM_PWM_Start_DMA+0x266>
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	2b08      	cmp	r3, #8
 8002ba8:	d900      	bls.n	8002bac <HAL_TIM_PWM_Start_DMA+0x1c4>
 8002baa:	e09a      	b.n	8002ce2 <HAL_TIM_PWM_Start_DMA+0x2fa>
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d003      	beq.n	8002bba <HAL_TIM_PWM_Start_DMA+0x1d2>
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	2b04      	cmp	r3, #4
 8002bb6:	d025      	beq.n	8002c04 <HAL_TIM_PWM_Start_DMA+0x21c>
 8002bb8:	e093      	b.n	8002ce2 <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbe:	4a79      	ldr	r2, [pc, #484]	@ (8002da4 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002bc0:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc6:	4a78      	ldr	r2, [pc, #480]	@ (8002da8 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002bc8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bce:	4a77      	ldr	r2, [pc, #476]	@ (8002dac <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002bd0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8002bd6:	6879      	ldr	r1, [r7, #4]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	3334      	adds	r3, #52	@ 0x34
 8002bde:	001a      	movs	r2, r3
 8002be0:	1cbb      	adds	r3, r7, #2
 8002be2:	881b      	ldrh	r3, [r3, #0]
 8002be4:	f7fe fec4 	bl	8001970 <HAL_DMA_Start_IT>
 8002be8:	1e03      	subs	r3, r0, #0
 8002bea:	d001      	beq.n	8002bf0 <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e0d4      	b.n	8002d9a <HAL_TIM_PWM_Start_DMA+0x3b2>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	68da      	ldr	r2, [r3, #12]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	2180      	movs	r1, #128	@ 0x80
 8002bfc:	0089      	lsls	r1, r1, #2
 8002bfe:	430a      	orrs	r2, r1
 8002c00:	60da      	str	r2, [r3, #12]
      break;
 8002c02:	e073      	b.n	8002cec <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c08:	4a66      	ldr	r2, [pc, #408]	@ (8002da4 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002c0a:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c10:	4a65      	ldr	r2, [pc, #404]	@ (8002da8 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002c12:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c18:	4a64      	ldr	r2, [pc, #400]	@ (8002dac <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002c1a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8002c20:	6879      	ldr	r1, [r7, #4]
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	3338      	adds	r3, #56	@ 0x38
 8002c28:	001a      	movs	r2, r3
 8002c2a:	1cbb      	adds	r3, r7, #2
 8002c2c:	881b      	ldrh	r3, [r3, #0]
 8002c2e:	f7fe fe9f 	bl	8001970 <HAL_DMA_Start_IT>
 8002c32:	1e03      	subs	r3, r0, #0
 8002c34:	d001      	beq.n	8002c3a <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e0af      	b.n	8002d9a <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	68da      	ldr	r2, [r3, #12]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2180      	movs	r1, #128	@ 0x80
 8002c46:	00c9      	lsls	r1, r1, #3
 8002c48:	430a      	orrs	r2, r1
 8002c4a:	60da      	str	r2, [r3, #12]
      break;
 8002c4c:	e04e      	b.n	8002cec <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c52:	4a54      	ldr	r2, [pc, #336]	@ (8002da4 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002c54:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c5a:	4a53      	ldr	r2, [pc, #332]	@ (8002da8 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002c5c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c62:	4a52      	ldr	r2, [pc, #328]	@ (8002dac <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002c64:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	333c      	adds	r3, #60	@ 0x3c
 8002c72:	001a      	movs	r2, r3
 8002c74:	1cbb      	adds	r3, r7, #2
 8002c76:	881b      	ldrh	r3, [r3, #0]
 8002c78:	f7fe fe7a 	bl	8001970 <HAL_DMA_Start_IT>
 8002c7c:	1e03      	subs	r3, r0, #0
 8002c7e:	d001      	beq.n	8002c84 <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002c80:	2301      	movs	r3, #1
 8002c82:	e08a      	b.n	8002d9a <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	68da      	ldr	r2, [r3, #12]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	2180      	movs	r1, #128	@ 0x80
 8002c90:	0109      	lsls	r1, r1, #4
 8002c92:	430a      	orrs	r2, r1
 8002c94:	60da      	str	r2, [r3, #12]
      break;
 8002c96:	e029      	b.n	8002cec <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9c:	4a41      	ldr	r2, [pc, #260]	@ (8002da4 <HAL_TIM_PWM_Start_DMA+0x3bc>)
 8002c9e:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca4:	4a40      	ldr	r2, [pc, #256]	@ (8002da8 <HAL_TIM_PWM_Start_DMA+0x3c0>)
 8002ca6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cac:	4a3f      	ldr	r2, [pc, #252]	@ (8002dac <HAL_TIM_PWM_Start_DMA+0x3c4>)
 8002cae:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8002cb4:	6879      	ldr	r1, [r7, #4]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	3340      	adds	r3, #64	@ 0x40
 8002cbc:	001a      	movs	r2, r3
 8002cbe:	1cbb      	adds	r3, r7, #2
 8002cc0:	881b      	ldrh	r3, [r3, #0]
 8002cc2:	f7fe fe55 	bl	8001970 <HAL_DMA_Start_IT>
 8002cc6:	1e03      	subs	r3, r0, #0
 8002cc8:	d001      	beq.n	8002cce <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e065      	b.n	8002d9a <HAL_TIM_PWM_Start_DMA+0x3b2>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	68da      	ldr	r2, [r3, #12]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	2180      	movs	r1, #128	@ 0x80
 8002cda:	0149      	lsls	r1, r1, #5
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	60da      	str	r2, [r3, #12]
      break;
 8002ce0:	e004      	b.n	8002cec <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 8002ce2:	2317      	movs	r3, #23
 8002ce4:	18fb      	adds	r3, r7, r3
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	701a      	strb	r2, [r3, #0]
      break;
 8002cea:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8002cec:	2317      	movs	r3, #23
 8002cee:	18fb      	adds	r3, r7, r3
 8002cf0:	781b      	ldrb	r3, [r3, #0]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d14e      	bne.n	8002d94 <HAL_TIM_PWM_Start_DMA+0x3ac>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68b9      	ldr	r1, [r7, #8]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	0018      	movs	r0, r3
 8002d00:	f000 fec4 	bl	8003a8c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a29      	ldr	r2, [pc, #164]	@ (8002db0 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d009      	beq.n	8002d22 <HAL_TIM_PWM_Start_DMA+0x33a>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a28      	ldr	r2, [pc, #160]	@ (8002db4 <HAL_TIM_PWM_Start_DMA+0x3cc>)
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d004      	beq.n	8002d22 <HAL_TIM_PWM_Start_DMA+0x33a>
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a26      	ldr	r2, [pc, #152]	@ (8002db8 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8002d1e:	4293      	cmp	r3, r2
 8002d20:	d101      	bne.n	8002d26 <HAL_TIM_PWM_Start_DMA+0x33e>
 8002d22:	2301      	movs	r3, #1
 8002d24:	e000      	b.n	8002d28 <HAL_TIM_PWM_Start_DMA+0x340>
 8002d26:	2300      	movs	r3, #0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d008      	beq.n	8002d3e <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2180      	movs	r1, #128	@ 0x80
 8002d38:	0209      	lsls	r1, r1, #8
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a1b      	ldr	r2, [pc, #108]	@ (8002db0 <HAL_TIM_PWM_Start_DMA+0x3c8>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	d004      	beq.n	8002d52 <HAL_TIM_PWM_Start_DMA+0x36a>
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a1b      	ldr	r2, [pc, #108]	@ (8002dbc <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d116      	bne.n	8002d80 <HAL_TIM_PWM_Start_DMA+0x398>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	689b      	ldr	r3, [r3, #8]
 8002d58:	4a19      	ldr	r2, [pc, #100]	@ (8002dc0 <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	2b06      	cmp	r3, #6
 8002d62:	d016      	beq.n	8002d92 <HAL_TIM_PWM_Start_DMA+0x3aa>
 8002d64:	693a      	ldr	r2, [r7, #16]
 8002d66:	2380      	movs	r3, #128	@ 0x80
 8002d68:	025b      	lsls	r3, r3, #9
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d011      	beq.n	8002d92 <HAL_TIM_PWM_Start_DMA+0x3aa>
      {
        __HAL_TIM_ENABLE(htim);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	2101      	movs	r1, #1
 8002d7a:	430a      	orrs	r2, r1
 8002d7c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d7e:	e008      	b.n	8002d92 <HAL_TIM_PWM_Start_DMA+0x3aa>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	681a      	ldr	r2, [r3, #0]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	2101      	movs	r1, #1
 8002d8c:	430a      	orrs	r2, r1
 8002d8e:	601a      	str	r2, [r3, #0]
 8002d90:	e000      	b.n	8002d94 <HAL_TIM_PWM_Start_DMA+0x3ac>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d92:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 8002d94:	2317      	movs	r3, #23
 8002d96:	18fb      	adds	r3, r7, r3
 8002d98:	781b      	ldrb	r3, [r3, #0]
}
 8002d9a:	0018      	movs	r0, r3
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	b006      	add	sp, #24
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	46c0      	nop			@ (mov r8, r8)
 8002da4:	08003225 	.word	0x08003225
 8002da8:	080032cf 	.word	0x080032cf
 8002dac:	08003191 	.word	0x08003191
 8002db0:	40012c00 	.word	0x40012c00
 8002db4:	40014400 	.word	0x40014400
 8002db8:	40014800 	.word	0x40014800
 8002dbc:	40000400 	.word	0x40000400
 8002dc0:	00010007 	.word	0x00010007

08002dc4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	b086      	sub	sp, #24
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002dd0:	2317      	movs	r3, #23
 8002dd2:	18fb      	adds	r3, r7, r3
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	223c      	movs	r2, #60	@ 0x3c
 8002ddc:	5c9b      	ldrb	r3, [r3, r2]
 8002dde:	2b01      	cmp	r3, #1
 8002de0:	d101      	bne.n	8002de6 <HAL_TIM_PWM_ConfigChannel+0x22>
 8002de2:	2302      	movs	r3, #2
 8002de4:	e0e5      	b.n	8002fb2 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	223c      	movs	r2, #60	@ 0x3c
 8002dea:	2101      	movs	r1, #1
 8002dec:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2b14      	cmp	r3, #20
 8002df2:	d900      	bls.n	8002df6 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002df4:	e0d1      	b.n	8002f9a <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	009a      	lsls	r2, r3, #2
 8002dfa:	4b70      	ldr	r3, [pc, #448]	@ (8002fbc <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8002dfc:	18d3      	adds	r3, r2, r3
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	68ba      	ldr	r2, [r7, #8]
 8002e08:	0011      	movs	r1, r2
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	f000 fb06 	bl	800341c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	699a      	ldr	r2, [r3, #24]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2108      	movs	r1, #8
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	699a      	ldr	r2, [r3, #24]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	2104      	movs	r1, #4
 8002e2c:	438a      	bics	r2, r1
 8002e2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	6999      	ldr	r1, [r3, #24]
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	691a      	ldr	r2, [r3, #16]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	619a      	str	r2, [r3, #24]
      break;
 8002e42:	e0af      	b.n	8002fa4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	68ba      	ldr	r2, [r7, #8]
 8002e4a:	0011      	movs	r1, r2
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	f000 fb65 	bl	800351c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	699a      	ldr	r2, [r3, #24]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2180      	movs	r1, #128	@ 0x80
 8002e5e:	0109      	lsls	r1, r1, #4
 8002e60:	430a      	orrs	r2, r1
 8002e62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	699a      	ldr	r2, [r3, #24]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4954      	ldr	r1, [pc, #336]	@ (8002fc0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002e70:	400a      	ands	r2, r1
 8002e72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	6999      	ldr	r1, [r3, #24]
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	691b      	ldr	r3, [r3, #16]
 8002e7e:	021a      	lsls	r2, r3, #8
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	430a      	orrs	r2, r1
 8002e86:	619a      	str	r2, [r3, #24]
      break;
 8002e88:	e08c      	b.n	8002fa4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68ba      	ldr	r2, [r7, #8]
 8002e90:	0011      	movs	r1, r2
 8002e92:	0018      	movs	r0, r3
 8002e94:	f000 fbc0 	bl	8003618 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	69da      	ldr	r2, [r3, #28]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	2108      	movs	r1, #8
 8002ea4:	430a      	orrs	r2, r1
 8002ea6:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	69da      	ldr	r2, [r3, #28]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	2104      	movs	r1, #4
 8002eb4:	438a      	bics	r2, r1
 8002eb6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	69d9      	ldr	r1, [r3, #28]
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	691a      	ldr	r2, [r3, #16]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	61da      	str	r2, [r3, #28]
      break;
 8002eca:	e06b      	b.n	8002fa4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68ba      	ldr	r2, [r7, #8]
 8002ed2:	0011      	movs	r1, r2
 8002ed4:	0018      	movs	r0, r3
 8002ed6:	f000 fc21 	bl	800371c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	69da      	ldr	r2, [r3, #28]
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	2180      	movs	r1, #128	@ 0x80
 8002ee6:	0109      	lsls	r1, r1, #4
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	69da      	ldr	r2, [r3, #28]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	4932      	ldr	r1, [pc, #200]	@ (8002fc0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002ef8:	400a      	ands	r2, r1
 8002efa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	69d9      	ldr	r1, [r3, #28]
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	691b      	ldr	r3, [r3, #16]
 8002f06:	021a      	lsls	r2, r3, #8
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	430a      	orrs	r2, r1
 8002f0e:	61da      	str	r2, [r3, #28]
      break;
 8002f10:	e048      	b.n	8002fa4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	68ba      	ldr	r2, [r7, #8]
 8002f18:	0011      	movs	r1, r2
 8002f1a:	0018      	movs	r0, r3
 8002f1c:	f000 fc62 	bl	80037e4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2108      	movs	r1, #8
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2104      	movs	r1, #4
 8002f3c:	438a      	bics	r2, r1
 8002f3e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	691a      	ldr	r2, [r3, #16]
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002f52:	e027      	b.n	8002fa4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68ba      	ldr	r2, [r7, #8]
 8002f5a:	0011      	movs	r1, r2
 8002f5c:	0018      	movs	r0, r3
 8002f5e:	f000 fc9b 	bl	8003898 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	2180      	movs	r1, #128	@ 0x80
 8002f6e:	0109      	lsls	r1, r1, #4
 8002f70:	430a      	orrs	r2, r1
 8002f72:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	4910      	ldr	r1, [pc, #64]	@ (8002fc0 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8002f80:	400a      	ands	r2, r1
 8002f82:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	691b      	ldr	r3, [r3, #16]
 8002f8e:	021a      	lsls	r2, r3, #8
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002f98:	e004      	b.n	8002fa4 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8002f9a:	2317      	movs	r3, #23
 8002f9c:	18fb      	adds	r3, r7, r3
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	701a      	strb	r2, [r3, #0]
      break;
 8002fa2:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	223c      	movs	r2, #60	@ 0x3c
 8002fa8:	2100      	movs	r1, #0
 8002faa:	5499      	strb	r1, [r3, r2]

  return status;
 8002fac:	2317      	movs	r3, #23
 8002fae:	18fb      	adds	r3, r7, r3
 8002fb0:	781b      	ldrb	r3, [r3, #0]
}
 8002fb2:	0018      	movs	r0, r3
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	b006      	add	sp, #24
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	46c0      	nop			@ (mov r8, r8)
 8002fbc:	08003d94 	.word	0x08003d94
 8002fc0:	fffffbff 	.word	0xfffffbff

08002fc4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002fce:	230f      	movs	r3, #15
 8002fd0:	18fb      	adds	r3, r7, r3
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	223c      	movs	r2, #60	@ 0x3c
 8002fda:	5c9b      	ldrb	r3, [r3, r2]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d101      	bne.n	8002fe4 <HAL_TIM_ConfigClockSource+0x20>
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	e0bc      	b.n	800315e <HAL_TIM_ConfigClockSource+0x19a>
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	223c      	movs	r2, #60	@ 0x3c
 8002fe8:	2101      	movs	r1, #1
 8002fea:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	223d      	movs	r2, #61	@ 0x3d
 8002ff0:	2102      	movs	r1, #2
 8002ff2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	4a5a      	ldr	r2, [pc, #360]	@ (8003168 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003000:	4013      	ands	r3, r2
 8003002:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	4a59      	ldr	r2, [pc, #356]	@ (800316c <HAL_TIM_ConfigClockSource+0x1a8>)
 8003008:	4013      	ands	r3, r2
 800300a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	68ba      	ldr	r2, [r7, #8]
 8003012:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2280      	movs	r2, #128	@ 0x80
 800301a:	0192      	lsls	r2, r2, #6
 800301c:	4293      	cmp	r3, r2
 800301e:	d040      	beq.n	80030a2 <HAL_TIM_ConfigClockSource+0xde>
 8003020:	2280      	movs	r2, #128	@ 0x80
 8003022:	0192      	lsls	r2, r2, #6
 8003024:	4293      	cmp	r3, r2
 8003026:	d900      	bls.n	800302a <HAL_TIM_ConfigClockSource+0x66>
 8003028:	e088      	b.n	800313c <HAL_TIM_ConfigClockSource+0x178>
 800302a:	2280      	movs	r2, #128	@ 0x80
 800302c:	0152      	lsls	r2, r2, #5
 800302e:	4293      	cmp	r3, r2
 8003030:	d100      	bne.n	8003034 <HAL_TIM_ConfigClockSource+0x70>
 8003032:	e088      	b.n	8003146 <HAL_TIM_ConfigClockSource+0x182>
 8003034:	2280      	movs	r2, #128	@ 0x80
 8003036:	0152      	lsls	r2, r2, #5
 8003038:	4293      	cmp	r3, r2
 800303a:	d900      	bls.n	800303e <HAL_TIM_ConfigClockSource+0x7a>
 800303c:	e07e      	b.n	800313c <HAL_TIM_ConfigClockSource+0x178>
 800303e:	2b70      	cmp	r3, #112	@ 0x70
 8003040:	d018      	beq.n	8003074 <HAL_TIM_ConfigClockSource+0xb0>
 8003042:	d900      	bls.n	8003046 <HAL_TIM_ConfigClockSource+0x82>
 8003044:	e07a      	b.n	800313c <HAL_TIM_ConfigClockSource+0x178>
 8003046:	2b60      	cmp	r3, #96	@ 0x60
 8003048:	d04f      	beq.n	80030ea <HAL_TIM_ConfigClockSource+0x126>
 800304a:	d900      	bls.n	800304e <HAL_TIM_ConfigClockSource+0x8a>
 800304c:	e076      	b.n	800313c <HAL_TIM_ConfigClockSource+0x178>
 800304e:	2b50      	cmp	r3, #80	@ 0x50
 8003050:	d03b      	beq.n	80030ca <HAL_TIM_ConfigClockSource+0x106>
 8003052:	d900      	bls.n	8003056 <HAL_TIM_ConfigClockSource+0x92>
 8003054:	e072      	b.n	800313c <HAL_TIM_ConfigClockSource+0x178>
 8003056:	2b40      	cmp	r3, #64	@ 0x40
 8003058:	d057      	beq.n	800310a <HAL_TIM_ConfigClockSource+0x146>
 800305a:	d900      	bls.n	800305e <HAL_TIM_ConfigClockSource+0x9a>
 800305c:	e06e      	b.n	800313c <HAL_TIM_ConfigClockSource+0x178>
 800305e:	2b30      	cmp	r3, #48	@ 0x30
 8003060:	d063      	beq.n	800312a <HAL_TIM_ConfigClockSource+0x166>
 8003062:	d86b      	bhi.n	800313c <HAL_TIM_ConfigClockSource+0x178>
 8003064:	2b20      	cmp	r3, #32
 8003066:	d060      	beq.n	800312a <HAL_TIM_ConfigClockSource+0x166>
 8003068:	d868      	bhi.n	800313c <HAL_TIM_ConfigClockSource+0x178>
 800306a:	2b00      	cmp	r3, #0
 800306c:	d05d      	beq.n	800312a <HAL_TIM_ConfigClockSource+0x166>
 800306e:	2b10      	cmp	r3, #16
 8003070:	d05b      	beq.n	800312a <HAL_TIM_ConfigClockSource+0x166>
 8003072:	e063      	b.n	800313c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003084:	f000 fce2 	bl	8003a4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	689b      	ldr	r3, [r3, #8]
 800308e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	2277      	movs	r2, #119	@ 0x77
 8003094:	4313      	orrs	r3, r2
 8003096:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	68ba      	ldr	r2, [r7, #8]
 800309e:	609a      	str	r2, [r3, #8]
      break;
 80030a0:	e052      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030b2:	f000 fccb 	bl	8003a4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	689a      	ldr	r2, [r3, #8]
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2180      	movs	r1, #128	@ 0x80
 80030c2:	01c9      	lsls	r1, r1, #7
 80030c4:	430a      	orrs	r2, r1
 80030c6:	609a      	str	r2, [r3, #8]
      break;
 80030c8:	e03e      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030d6:	001a      	movs	r2, r3
 80030d8:	f000 fc3c 	bl	8003954 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	2150      	movs	r1, #80	@ 0x50
 80030e2:	0018      	movs	r0, r3
 80030e4:	f000 fc96 	bl	8003a14 <TIM_ITRx_SetConfig>
      break;
 80030e8:	e02e      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80030f6:	001a      	movs	r2, r3
 80030f8:	f000 fc5a 	bl	80039b0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	2160      	movs	r1, #96	@ 0x60
 8003102:	0018      	movs	r0, r3
 8003104:	f000 fc86 	bl	8003a14 <TIM_ITRx_SetConfig>
      break;
 8003108:	e01e      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003116:	001a      	movs	r2, r3
 8003118:	f000 fc1c 	bl	8003954 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2140      	movs	r1, #64	@ 0x40
 8003122:	0018      	movs	r0, r3
 8003124:	f000 fc76 	bl	8003a14 <TIM_ITRx_SetConfig>
      break;
 8003128:	e00e      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	0019      	movs	r1, r3
 8003134:	0010      	movs	r0, r2
 8003136:	f000 fc6d 	bl	8003a14 <TIM_ITRx_SetConfig>
      break;
 800313a:	e005      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800313c:	230f      	movs	r3, #15
 800313e:	18fb      	adds	r3, r7, r3
 8003140:	2201      	movs	r2, #1
 8003142:	701a      	strb	r2, [r3, #0]
      break;
 8003144:	e000      	b.n	8003148 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003146:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	223d      	movs	r2, #61	@ 0x3d
 800314c:	2101      	movs	r1, #1
 800314e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	223c      	movs	r2, #60	@ 0x3c
 8003154:	2100      	movs	r1, #0
 8003156:	5499      	strb	r1, [r3, r2]

  return status;
 8003158:	230f      	movs	r3, #15
 800315a:	18fb      	adds	r3, r7, r3
 800315c:	781b      	ldrb	r3, [r3, #0]
}
 800315e:	0018      	movs	r0, r3
 8003160:	46bd      	mov	sp, r7
 8003162:	b004      	add	sp, #16
 8003164:	bd80      	pop	{r7, pc}
 8003166:	46c0      	nop			@ (mov r8, r8)
 8003168:	ffceff88 	.word	0xffceff88
 800316c:	ffff00ff 	.word	0xffff00ff

08003170 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003178:	46c0      	nop			@ (mov r8, r8)
 800317a:	46bd      	mov	sp, r7
 800317c:	b002      	add	sp, #8
 800317e:	bd80      	pop	{r7, pc}

08003180 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b082      	sub	sp, #8
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8003188:	46c0      	nop			@ (mov r8, r8)
 800318a:	46bd      	mov	sp, r7
 800318c:	b002      	add	sp, #8
 800318e:	bd80      	pop	{r7, pc}

08003190 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b084      	sub	sp, #16
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800319c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d107      	bne.n	80031b8 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	2201      	movs	r2, #1
 80031ac:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	223e      	movs	r2, #62	@ 0x3e
 80031b2:	2101      	movs	r1, #1
 80031b4:	5499      	strb	r1, [r3, r2]
 80031b6:	e02a      	b.n	800320e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	429a      	cmp	r2, r3
 80031c0:	d107      	bne.n	80031d2 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2202      	movs	r2, #2
 80031c6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	223f      	movs	r2, #63	@ 0x3f
 80031cc:	2101      	movs	r1, #1
 80031ce:	5499      	strb	r1, [r3, r2]
 80031d0:	e01d      	b.n	800320e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d107      	bne.n	80031ec <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2204      	movs	r2, #4
 80031e0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	2240      	movs	r2, #64	@ 0x40
 80031e6:	2101      	movs	r1, #1
 80031e8:	5499      	strb	r1, [r3, r2]
 80031ea:	e010      	b.n	800320e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d107      	bne.n	8003206 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2208      	movs	r2, #8
 80031fa:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2241      	movs	r2, #65	@ 0x41
 8003200:	2101      	movs	r1, #1
 8003202:	5499      	strb	r1, [r3, r2]
 8003204:	e003      	b.n	800320e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	223d      	movs	r2, #61	@ 0x3d
 800320a:	2101      	movs	r1, #1
 800320c:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	0018      	movs	r0, r3
 8003212:	f7ff ffb5 	bl	8003180 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2200      	movs	r2, #0
 800321a:	771a      	strb	r2, [r3, #28]
}
 800321c:	46c0      	nop			@ (mov r8, r8)
 800321e:	46bd      	mov	sp, r7
 8003220:	b004      	add	sp, #16
 8003222:	bd80      	pop	{r7, pc}

08003224 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b084      	sub	sp, #16
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003230:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003236:	687a      	ldr	r2, [r7, #4]
 8003238:	429a      	cmp	r2, r3
 800323a:	d10b      	bne.n	8003254 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	2201      	movs	r2, #1
 8003240:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	69db      	ldr	r3, [r3, #28]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d136      	bne.n	80032b8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	223e      	movs	r2, #62	@ 0x3e
 800324e:	2101      	movs	r1, #1
 8003250:	5499      	strb	r1, [r3, r2]
 8003252:	e031      	b.n	80032b8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	429a      	cmp	r2, r3
 800325c:	d10b      	bne.n	8003276 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	2202      	movs	r2, #2
 8003262:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	69db      	ldr	r3, [r3, #28]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d125      	bne.n	80032b8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	223f      	movs	r2, #63	@ 0x3f
 8003270:	2101      	movs	r1, #1
 8003272:	5499      	strb	r1, [r3, r2]
 8003274:	e020      	b.n	80032b8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	429a      	cmp	r2, r3
 800327e:	d10b      	bne.n	8003298 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2204      	movs	r2, #4
 8003284:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	69db      	ldr	r3, [r3, #28]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d114      	bne.n	80032b8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	2240      	movs	r2, #64	@ 0x40
 8003292:	2101      	movs	r1, #1
 8003294:	5499      	strb	r1, [r3, r2]
 8003296:	e00f      	b.n	80032b8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d10a      	bne.n	80032b8 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2208      	movs	r2, #8
 80032a6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	69db      	ldr	r3, [r3, #28]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d103      	bne.n	80032b8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2241      	movs	r2, #65	@ 0x41
 80032b4:	2101      	movs	r1, #1
 80032b6:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	0018      	movs	r0, r3
 80032bc:	f7fd f8d0 	bl	8000460 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2200      	movs	r2, #0
 80032c4:	771a      	strb	r2, [r3, #28]
}
 80032c6:	46c0      	nop			@ (mov r8, r8)
 80032c8:	46bd      	mov	sp, r7
 80032ca:	b004      	add	sp, #16
 80032cc:	bd80      	pop	{r7, pc}

080032ce <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80032ce:	b580      	push	{r7, lr}
 80032d0:	b084      	sub	sp, #16
 80032d2:	af00      	add	r7, sp, #0
 80032d4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032da:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	429a      	cmp	r2, r3
 80032e4:	d103      	bne.n	80032ee <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2201      	movs	r2, #1
 80032ea:	771a      	strb	r2, [r3, #28]
 80032ec:	e019      	b.n	8003322 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032f2:	687a      	ldr	r2, [r7, #4]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	d103      	bne.n	8003300 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	2202      	movs	r2, #2
 80032fc:	771a      	strb	r2, [r3, #28]
 80032fe:	e010      	b.n	8003322 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	429a      	cmp	r2, r3
 8003308:	d103      	bne.n	8003312 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2204      	movs	r2, #4
 800330e:	771a      	strb	r2, [r3, #28]
 8003310:	e007      	b.n	8003322 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	429a      	cmp	r2, r3
 800331a:	d102      	bne.n	8003322 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2208      	movs	r2, #8
 8003320:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	0018      	movs	r0, r3
 8003326:	f7ff ff23 	bl	8003170 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	771a      	strb	r2, [r3, #28]
}
 8003330:	46c0      	nop			@ (mov r8, r8)
 8003332:	46bd      	mov	sp, r7
 8003334:	b004      	add	sp, #16
 8003336:	bd80      	pop	{r7, pc}

08003338 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
 8003340:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a2e      	ldr	r2, [pc, #184]	@ (8003404 <TIM_Base_SetConfig+0xcc>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d003      	beq.n	8003358 <TIM_Base_SetConfig+0x20>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a2d      	ldr	r2, [pc, #180]	@ (8003408 <TIM_Base_SetConfig+0xd0>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d108      	bne.n	800336a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2270      	movs	r2, #112	@ 0x70
 800335c:	4393      	bics	r3, r2
 800335e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	68fa      	ldr	r2, [r7, #12]
 8003366:	4313      	orrs	r3, r2
 8003368:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	4a25      	ldr	r2, [pc, #148]	@ (8003404 <TIM_Base_SetConfig+0xcc>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d00f      	beq.n	8003392 <TIM_Base_SetConfig+0x5a>
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a24      	ldr	r2, [pc, #144]	@ (8003408 <TIM_Base_SetConfig+0xd0>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d00b      	beq.n	8003392 <TIM_Base_SetConfig+0x5a>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	4a23      	ldr	r2, [pc, #140]	@ (800340c <TIM_Base_SetConfig+0xd4>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d007      	beq.n	8003392 <TIM_Base_SetConfig+0x5a>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a22      	ldr	r2, [pc, #136]	@ (8003410 <TIM_Base_SetConfig+0xd8>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d003      	beq.n	8003392 <TIM_Base_SetConfig+0x5a>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	4a21      	ldr	r2, [pc, #132]	@ (8003414 <TIM_Base_SetConfig+0xdc>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d108      	bne.n	80033a4 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	4a20      	ldr	r2, [pc, #128]	@ (8003418 <TIM_Base_SetConfig+0xe0>)
 8003396:	4013      	ands	r3, r2
 8003398:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	68fa      	ldr	r2, [r7, #12]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	2280      	movs	r2, #128	@ 0x80
 80033a8:	4393      	bics	r3, r2
 80033aa:	001a      	movs	r2, r3
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	695b      	ldr	r3, [r3, #20]
 80033b0:	4313      	orrs	r3, r2
 80033b2:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	689a      	ldr	r2, [r3, #8]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	4a0f      	ldr	r2, [pc, #60]	@ (8003404 <TIM_Base_SetConfig+0xcc>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d007      	beq.n	80033dc <TIM_Base_SetConfig+0xa4>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	4a10      	ldr	r2, [pc, #64]	@ (8003410 <TIM_Base_SetConfig+0xd8>)
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d003      	beq.n	80033dc <TIM_Base_SetConfig+0xa4>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	4a0f      	ldr	r2, [pc, #60]	@ (8003414 <TIM_Base_SetConfig+0xdc>)
 80033d8:	4293      	cmp	r3, r2
 80033da:	d103      	bne.n	80033e4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	691a      	ldr	r2, [r3, #16]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	2204      	movs	r2, #4
 80033ea:	431a      	orrs	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	2201      	movs	r2, #1
 80033f4:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	68fa      	ldr	r2, [r7, #12]
 80033fa:	601a      	str	r2, [r3, #0]
}
 80033fc:	46c0      	nop			@ (mov r8, r8)
 80033fe:	46bd      	mov	sp, r7
 8003400:	b004      	add	sp, #16
 8003402:	bd80      	pop	{r7, pc}
 8003404:	40012c00 	.word	0x40012c00
 8003408:	40000400 	.word	0x40000400
 800340c:	40002000 	.word	0x40002000
 8003410:	40014400 	.word	0x40014400
 8003414:	40014800 	.word	0x40014800
 8003418:	fffffcff 	.word	0xfffffcff

0800341c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	2201      	movs	r2, #1
 8003432:	4393      	bics	r3, r2
 8003434:	001a      	movs	r2, r3
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	4a2e      	ldr	r2, [pc, #184]	@ (8003504 <TIM_OC1_SetConfig+0xe8>)
 800344a:	4013      	ands	r3, r2
 800344c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	2203      	movs	r2, #3
 8003452:	4393      	bics	r3, r2
 8003454:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	4313      	orrs	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	2202      	movs	r2, #2
 8003464:	4393      	bics	r3, r2
 8003466:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	697a      	ldr	r2, [r7, #20]
 800346e:	4313      	orrs	r3, r2
 8003470:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	4a24      	ldr	r2, [pc, #144]	@ (8003508 <TIM_OC1_SetConfig+0xec>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d007      	beq.n	800348a <TIM_OC1_SetConfig+0x6e>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	4a23      	ldr	r2, [pc, #140]	@ (800350c <TIM_OC1_SetConfig+0xf0>)
 800347e:	4293      	cmp	r3, r2
 8003480:	d003      	beq.n	800348a <TIM_OC1_SetConfig+0x6e>
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	4a22      	ldr	r2, [pc, #136]	@ (8003510 <TIM_OC1_SetConfig+0xf4>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d10c      	bne.n	80034a4 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	2208      	movs	r2, #8
 800348e:	4393      	bics	r3, r2
 8003490:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	697a      	ldr	r2, [r7, #20]
 8003498:	4313      	orrs	r3, r2
 800349a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	2204      	movs	r2, #4
 80034a0:	4393      	bics	r3, r2
 80034a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	4a18      	ldr	r2, [pc, #96]	@ (8003508 <TIM_OC1_SetConfig+0xec>)
 80034a8:	4293      	cmp	r3, r2
 80034aa:	d007      	beq.n	80034bc <TIM_OC1_SetConfig+0xa0>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	4a17      	ldr	r2, [pc, #92]	@ (800350c <TIM_OC1_SetConfig+0xf0>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d003      	beq.n	80034bc <TIM_OC1_SetConfig+0xa0>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a16      	ldr	r2, [pc, #88]	@ (8003510 <TIM_OC1_SetConfig+0xf4>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d111      	bne.n	80034e0 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80034bc:	693b      	ldr	r3, [r7, #16]
 80034be:	4a15      	ldr	r2, [pc, #84]	@ (8003514 <TIM_OC1_SetConfig+0xf8>)
 80034c0:	4013      	ands	r3, r2
 80034c2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	4a14      	ldr	r2, [pc, #80]	@ (8003518 <TIM_OC1_SetConfig+0xfc>)
 80034c8:	4013      	ands	r3, r2
 80034ca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	695b      	ldr	r3, [r3, #20]
 80034d0:	693a      	ldr	r2, [r7, #16]
 80034d2:	4313      	orrs	r3, r2
 80034d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	699b      	ldr	r3, [r3, #24]
 80034da:	693a      	ldr	r2, [r7, #16]
 80034dc:	4313      	orrs	r3, r2
 80034de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	693a      	ldr	r2, [r7, #16]
 80034e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	68fa      	ldr	r2, [r7, #12]
 80034ea:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	685a      	ldr	r2, [r3, #4]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	697a      	ldr	r2, [r7, #20]
 80034f8:	621a      	str	r2, [r3, #32]
}
 80034fa:	46c0      	nop			@ (mov r8, r8)
 80034fc:	46bd      	mov	sp, r7
 80034fe:	b006      	add	sp, #24
 8003500:	bd80      	pop	{r7, pc}
 8003502:	46c0      	nop			@ (mov r8, r8)
 8003504:	fffeff8f 	.word	0xfffeff8f
 8003508:	40012c00 	.word	0x40012c00
 800350c:	40014400 	.word	0x40014400
 8003510:	40014800 	.word	0x40014800
 8003514:	fffffeff 	.word	0xfffffeff
 8003518:	fffffdff 	.word	0xfffffdff

0800351c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b086      	sub	sp, #24
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6a1b      	ldr	r3, [r3, #32]
 800352a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6a1b      	ldr	r3, [r3, #32]
 8003530:	2210      	movs	r2, #16
 8003532:	4393      	bics	r3, r2
 8003534:	001a      	movs	r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	4a2c      	ldr	r2, [pc, #176]	@ (80035fc <TIM_OC2_SetConfig+0xe0>)
 800354a:	4013      	ands	r3, r2
 800354c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	4a2b      	ldr	r2, [pc, #172]	@ (8003600 <TIM_OC2_SetConfig+0xe4>)
 8003552:	4013      	ands	r3, r2
 8003554:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	021b      	lsls	r3, r3, #8
 800355c:	68fa      	ldr	r2, [r7, #12]
 800355e:	4313      	orrs	r3, r2
 8003560:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	2220      	movs	r2, #32
 8003566:	4393      	bics	r3, r2
 8003568:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	011b      	lsls	r3, r3, #4
 8003570:	697a      	ldr	r2, [r7, #20]
 8003572:	4313      	orrs	r3, r2
 8003574:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	4a22      	ldr	r2, [pc, #136]	@ (8003604 <TIM_OC2_SetConfig+0xe8>)
 800357a:	4293      	cmp	r3, r2
 800357c:	d10d      	bne.n	800359a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	2280      	movs	r2, #128	@ 0x80
 8003582:	4393      	bics	r3, r2
 8003584:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	68db      	ldr	r3, [r3, #12]
 800358a:	011b      	lsls	r3, r3, #4
 800358c:	697a      	ldr	r2, [r7, #20]
 800358e:	4313      	orrs	r3, r2
 8003590:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	2240      	movs	r2, #64	@ 0x40
 8003596:	4393      	bics	r3, r2
 8003598:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a19      	ldr	r2, [pc, #100]	@ (8003604 <TIM_OC2_SetConfig+0xe8>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d007      	beq.n	80035b2 <TIM_OC2_SetConfig+0x96>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	4a18      	ldr	r2, [pc, #96]	@ (8003608 <TIM_OC2_SetConfig+0xec>)
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d003      	beq.n	80035b2 <TIM_OC2_SetConfig+0x96>
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	4a17      	ldr	r2, [pc, #92]	@ (800360c <TIM_OC2_SetConfig+0xf0>)
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d113      	bne.n	80035da <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	4a16      	ldr	r2, [pc, #88]	@ (8003610 <TIM_OC2_SetConfig+0xf4>)
 80035b6:	4013      	ands	r3, r2
 80035b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	4a15      	ldr	r2, [pc, #84]	@ (8003614 <TIM_OC2_SetConfig+0xf8>)
 80035be:	4013      	ands	r3, r2
 80035c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80035c2:	683b      	ldr	r3, [r7, #0]
 80035c4:	695b      	ldr	r3, [r3, #20]
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	009b      	lsls	r3, r3, #2
 80035d4:	693a      	ldr	r2, [r7, #16]
 80035d6:	4313      	orrs	r3, r2
 80035d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	693a      	ldr	r2, [r7, #16]
 80035de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	685a      	ldr	r2, [r3, #4]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	697a      	ldr	r2, [r7, #20]
 80035f2:	621a      	str	r2, [r3, #32]
}
 80035f4:	46c0      	nop			@ (mov r8, r8)
 80035f6:	46bd      	mov	sp, r7
 80035f8:	b006      	add	sp, #24
 80035fa:	bd80      	pop	{r7, pc}
 80035fc:	feff8fff 	.word	0xfeff8fff
 8003600:	fffffcff 	.word	0xfffffcff
 8003604:	40012c00 	.word	0x40012c00
 8003608:	40014400 	.word	0x40014400
 800360c:	40014800 	.word	0x40014800
 8003610:	fffffbff 	.word	0xfffffbff
 8003614:	fffff7ff 	.word	0xfffff7ff

08003618 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6a1b      	ldr	r3, [r3, #32]
 8003626:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a1b      	ldr	r3, [r3, #32]
 800362c:	4a31      	ldr	r2, [pc, #196]	@ (80036f4 <TIM_OC3_SetConfig+0xdc>)
 800362e:	401a      	ands	r2, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	69db      	ldr	r3, [r3, #28]
 800363e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	4a2d      	ldr	r2, [pc, #180]	@ (80036f8 <TIM_OC3_SetConfig+0xe0>)
 8003644:	4013      	ands	r3, r2
 8003646:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	2203      	movs	r2, #3
 800364c:	4393      	bics	r3, r2
 800364e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	68fa      	ldr	r2, [r7, #12]
 8003656:	4313      	orrs	r3, r2
 8003658:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	4a27      	ldr	r2, [pc, #156]	@ (80036fc <TIM_OC3_SetConfig+0xe4>)
 800365e:	4013      	ands	r3, r2
 8003660:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	021b      	lsls	r3, r3, #8
 8003668:	697a      	ldr	r2, [r7, #20]
 800366a:	4313      	orrs	r3, r2
 800366c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	4a23      	ldr	r2, [pc, #140]	@ (8003700 <TIM_OC3_SetConfig+0xe8>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d10d      	bne.n	8003692 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	4a22      	ldr	r2, [pc, #136]	@ (8003704 <TIM_OC3_SetConfig+0xec>)
 800367a:	4013      	ands	r3, r2
 800367c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	68db      	ldr	r3, [r3, #12]
 8003682:	021b      	lsls	r3, r3, #8
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	4313      	orrs	r3, r2
 8003688:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	4a1e      	ldr	r2, [pc, #120]	@ (8003708 <TIM_OC3_SetConfig+0xf0>)
 800368e:	4013      	ands	r3, r2
 8003690:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	4a1a      	ldr	r2, [pc, #104]	@ (8003700 <TIM_OC3_SetConfig+0xe8>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d007      	beq.n	80036aa <TIM_OC3_SetConfig+0x92>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a1b      	ldr	r2, [pc, #108]	@ (800370c <TIM_OC3_SetConfig+0xf4>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d003      	beq.n	80036aa <TIM_OC3_SetConfig+0x92>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	4a1a      	ldr	r2, [pc, #104]	@ (8003710 <TIM_OC3_SetConfig+0xf8>)
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d113      	bne.n	80036d2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	4a19      	ldr	r2, [pc, #100]	@ (8003714 <TIM_OC3_SetConfig+0xfc>)
 80036ae:	4013      	ands	r3, r2
 80036b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	4a18      	ldr	r2, [pc, #96]	@ (8003718 <TIM_OC3_SetConfig+0x100>)
 80036b6:	4013      	ands	r3, r2
 80036b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	011b      	lsls	r3, r3, #4
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	699b      	ldr	r3, [r3, #24]
 80036ca:	011b      	lsls	r3, r3, #4
 80036cc:	693a      	ldr	r2, [r7, #16]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	68fa      	ldr	r2, [r7, #12]
 80036dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685a      	ldr	r2, [r3, #4]
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	697a      	ldr	r2, [r7, #20]
 80036ea:	621a      	str	r2, [r3, #32]
}
 80036ec:	46c0      	nop			@ (mov r8, r8)
 80036ee:	46bd      	mov	sp, r7
 80036f0:	b006      	add	sp, #24
 80036f2:	bd80      	pop	{r7, pc}
 80036f4:	fffffeff 	.word	0xfffffeff
 80036f8:	fffeff8f 	.word	0xfffeff8f
 80036fc:	fffffdff 	.word	0xfffffdff
 8003700:	40012c00 	.word	0x40012c00
 8003704:	fffff7ff 	.word	0xfffff7ff
 8003708:	fffffbff 	.word	0xfffffbff
 800370c:	40014400 	.word	0x40014400
 8003710:	40014800 	.word	0x40014800
 8003714:	ffffefff 	.word	0xffffefff
 8003718:	ffffdfff 	.word	0xffffdfff

0800371c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b086      	sub	sp, #24
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6a1b      	ldr	r3, [r3, #32]
 800372a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6a1b      	ldr	r3, [r3, #32]
 8003730:	4a24      	ldr	r2, [pc, #144]	@ (80037c4 <TIM_OC4_SetConfig+0xa8>)
 8003732:	401a      	ands	r2, r3
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	69db      	ldr	r3, [r3, #28]
 8003742:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	4a20      	ldr	r2, [pc, #128]	@ (80037c8 <TIM_OC4_SetConfig+0xac>)
 8003748:	4013      	ands	r3, r2
 800374a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	4a1f      	ldr	r2, [pc, #124]	@ (80037cc <TIM_OC4_SetConfig+0xb0>)
 8003750:	4013      	ands	r3, r2
 8003752:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	021b      	lsls	r3, r3, #8
 800375a:	68fa      	ldr	r2, [r7, #12]
 800375c:	4313      	orrs	r3, r2
 800375e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003760:	693b      	ldr	r3, [r7, #16]
 8003762:	4a1b      	ldr	r2, [pc, #108]	@ (80037d0 <TIM_OC4_SetConfig+0xb4>)
 8003764:	4013      	ands	r3, r2
 8003766:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	031b      	lsls	r3, r3, #12
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	4313      	orrs	r3, r2
 8003772:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4a17      	ldr	r2, [pc, #92]	@ (80037d4 <TIM_OC4_SetConfig+0xb8>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d007      	beq.n	800378c <TIM_OC4_SetConfig+0x70>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	4a16      	ldr	r2, [pc, #88]	@ (80037d8 <TIM_OC4_SetConfig+0xbc>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d003      	beq.n	800378c <TIM_OC4_SetConfig+0x70>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	4a15      	ldr	r2, [pc, #84]	@ (80037dc <TIM_OC4_SetConfig+0xc0>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d109      	bne.n	80037a0 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	4a14      	ldr	r2, [pc, #80]	@ (80037e0 <TIM_OC4_SetConfig+0xc4>)
 8003790:	4013      	ands	r3, r2
 8003792:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003794:	683b      	ldr	r3, [r7, #0]
 8003796:	695b      	ldr	r3, [r3, #20]
 8003798:	019b      	lsls	r3, r3, #6
 800379a:	697a      	ldr	r2, [r7, #20]
 800379c:	4313      	orrs	r3, r2
 800379e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	697a      	ldr	r2, [r7, #20]
 80037a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	68fa      	ldr	r2, [r7, #12]
 80037aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	685a      	ldr	r2, [r3, #4]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	693a      	ldr	r2, [r7, #16]
 80037b8:	621a      	str	r2, [r3, #32]
}
 80037ba:	46c0      	nop			@ (mov r8, r8)
 80037bc:	46bd      	mov	sp, r7
 80037be:	b006      	add	sp, #24
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	46c0      	nop			@ (mov r8, r8)
 80037c4:	ffffefff 	.word	0xffffefff
 80037c8:	feff8fff 	.word	0xfeff8fff
 80037cc:	fffffcff 	.word	0xfffffcff
 80037d0:	ffffdfff 	.word	0xffffdfff
 80037d4:	40012c00 	.word	0x40012c00
 80037d8:	40014400 	.word	0x40014400
 80037dc:	40014800 	.word	0x40014800
 80037e0:	ffffbfff 	.word	0xffffbfff

080037e4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b086      	sub	sp, #24
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a1b      	ldr	r3, [r3, #32]
 80037f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6a1b      	ldr	r3, [r3, #32]
 80037f8:	4a21      	ldr	r2, [pc, #132]	@ (8003880 <TIM_OC5_SetConfig+0x9c>)
 80037fa:	401a      	ands	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800380a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	4a1d      	ldr	r2, [pc, #116]	@ (8003884 <TIM_OC5_SetConfig+0xa0>)
 8003810:	4013      	ands	r3, r2
 8003812:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68fa      	ldr	r2, [r7, #12]
 800381a:	4313      	orrs	r3, r2
 800381c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	4a19      	ldr	r2, [pc, #100]	@ (8003888 <TIM_OC5_SetConfig+0xa4>)
 8003822:	4013      	ands	r3, r2
 8003824:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	041b      	lsls	r3, r3, #16
 800382c:	693a      	ldr	r2, [r7, #16]
 800382e:	4313      	orrs	r3, r2
 8003830:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a15      	ldr	r2, [pc, #84]	@ (800388c <TIM_OC5_SetConfig+0xa8>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d007      	beq.n	800384a <TIM_OC5_SetConfig+0x66>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a14      	ldr	r2, [pc, #80]	@ (8003890 <TIM_OC5_SetConfig+0xac>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d003      	beq.n	800384a <TIM_OC5_SetConfig+0x66>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a13      	ldr	r2, [pc, #76]	@ (8003894 <TIM_OC5_SetConfig+0xb0>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d109      	bne.n	800385e <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	4a0c      	ldr	r2, [pc, #48]	@ (8003880 <TIM_OC5_SetConfig+0x9c>)
 800384e:	4013      	ands	r3, r2
 8003850:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	695b      	ldr	r3, [r3, #20]
 8003856:	021b      	lsls	r3, r3, #8
 8003858:	697a      	ldr	r2, [r7, #20]
 800385a:	4313      	orrs	r3, r2
 800385c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	697a      	ldr	r2, [r7, #20]
 8003862:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	68fa      	ldr	r2, [r7, #12]
 8003868:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	621a      	str	r2, [r3, #32]
}
 8003878:	46c0      	nop			@ (mov r8, r8)
 800387a:	46bd      	mov	sp, r7
 800387c:	b006      	add	sp, #24
 800387e:	bd80      	pop	{r7, pc}
 8003880:	fffeffff 	.word	0xfffeffff
 8003884:	fffeff8f 	.word	0xfffeff8f
 8003888:	fffdffff 	.word	0xfffdffff
 800388c:	40012c00 	.word	0x40012c00
 8003890:	40014400 	.word	0x40014400
 8003894:	40014800 	.word	0x40014800

08003898 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b086      	sub	sp, #24
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a1b      	ldr	r3, [r3, #32]
 80038a6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6a1b      	ldr	r3, [r3, #32]
 80038ac:	4a22      	ldr	r2, [pc, #136]	@ (8003938 <TIM_OC6_SetConfig+0xa0>)
 80038ae:	401a      	ands	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	4a1e      	ldr	r2, [pc, #120]	@ (800393c <TIM_OC6_SetConfig+0xa4>)
 80038c4:	4013      	ands	r3, r2
 80038c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	021b      	lsls	r3, r3, #8
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	4a1a      	ldr	r2, [pc, #104]	@ (8003940 <TIM_OC6_SetConfig+0xa8>)
 80038d8:	4013      	ands	r3, r2
 80038da:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	051b      	lsls	r3, r3, #20
 80038e2:	693a      	ldr	r2, [r7, #16]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a16      	ldr	r2, [pc, #88]	@ (8003944 <TIM_OC6_SetConfig+0xac>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d007      	beq.n	8003900 <TIM_OC6_SetConfig+0x68>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a15      	ldr	r2, [pc, #84]	@ (8003948 <TIM_OC6_SetConfig+0xb0>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d003      	beq.n	8003900 <TIM_OC6_SetConfig+0x68>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a14      	ldr	r2, [pc, #80]	@ (800394c <TIM_OC6_SetConfig+0xb4>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d109      	bne.n	8003914 <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	4a13      	ldr	r2, [pc, #76]	@ (8003950 <TIM_OC6_SetConfig+0xb8>)
 8003904:	4013      	ands	r3, r2
 8003906:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003908:	683b      	ldr	r3, [r7, #0]
 800390a:	695b      	ldr	r3, [r3, #20]
 800390c:	029b      	lsls	r3, r3, #10
 800390e:	697a      	ldr	r2, [r7, #20]
 8003910:	4313      	orrs	r3, r2
 8003912:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	697a      	ldr	r2, [r7, #20]
 8003918:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	68fa      	ldr	r2, [r7, #12]
 800391e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685a      	ldr	r2, [r3, #4]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	693a      	ldr	r2, [r7, #16]
 800392c:	621a      	str	r2, [r3, #32]
}
 800392e:	46c0      	nop			@ (mov r8, r8)
 8003930:	46bd      	mov	sp, r7
 8003932:	b006      	add	sp, #24
 8003934:	bd80      	pop	{r7, pc}
 8003936:	46c0      	nop			@ (mov r8, r8)
 8003938:	ffefffff 	.word	0xffefffff
 800393c:	feff8fff 	.word	0xfeff8fff
 8003940:	ffdfffff 	.word	0xffdfffff
 8003944:	40012c00 	.word	0x40012c00
 8003948:	40014400 	.word	0x40014400
 800394c:	40014800 	.word	0x40014800
 8003950:	fffbffff 	.word	0xfffbffff

08003954 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6a1b      	ldr	r3, [r3, #32]
 8003964:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6a1b      	ldr	r3, [r3, #32]
 800396a:	2201      	movs	r2, #1
 800396c:	4393      	bics	r3, r2
 800396e:	001a      	movs	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	22f0      	movs	r2, #240	@ 0xf0
 800397e:	4393      	bics	r3, r2
 8003980:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	011b      	lsls	r3, r3, #4
 8003986:	693a      	ldr	r2, [r7, #16]
 8003988:	4313      	orrs	r3, r2
 800398a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800398c:	697b      	ldr	r3, [r7, #20]
 800398e:	220a      	movs	r2, #10
 8003990:	4393      	bics	r3, r2
 8003992:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003994:	697a      	ldr	r2, [r7, #20]
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	4313      	orrs	r3, r2
 800399a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	693a      	ldr	r2, [r7, #16]
 80039a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	697a      	ldr	r2, [r7, #20]
 80039a6:	621a      	str	r2, [r3, #32]
}
 80039a8:	46c0      	nop			@ (mov r8, r8)
 80039aa:	46bd      	mov	sp, r7
 80039ac:	b006      	add	sp, #24
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	6a1b      	ldr	r3, [r3, #32]
 80039c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6a1b      	ldr	r3, [r3, #32]
 80039c6:	2210      	movs	r2, #16
 80039c8:	4393      	bics	r3, r2
 80039ca:	001a      	movs	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039d6:	693b      	ldr	r3, [r7, #16]
 80039d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003a10 <TIM_TI2_ConfigInputStage+0x60>)
 80039da:	4013      	ands	r3, r2
 80039dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	031b      	lsls	r3, r3, #12
 80039e2:	693a      	ldr	r2, [r7, #16]
 80039e4:	4313      	orrs	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	22a0      	movs	r2, #160	@ 0xa0
 80039ec:	4393      	bics	r3, r2
 80039ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	011b      	lsls	r3, r3, #4
 80039f4:	697a      	ldr	r2, [r7, #20]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	693a      	ldr	r2, [r7, #16]
 80039fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	621a      	str	r2, [r3, #32]
}
 8003a06:	46c0      	nop			@ (mov r8, r8)
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	b006      	add	sp, #24
 8003a0c:	bd80      	pop	{r7, pc}
 8003a0e:	46c0      	nop			@ (mov r8, r8)
 8003a10:	ffff0fff 	.word	0xffff0fff

08003a14 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	4a08      	ldr	r2, [pc, #32]	@ (8003a48 <TIM_ITRx_SetConfig+0x34>)
 8003a28:	4013      	ands	r3, r2
 8003a2a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a2c:	683a      	ldr	r2, [r7, #0]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	4313      	orrs	r3, r2
 8003a32:	2207      	movs	r2, #7
 8003a34:	4313      	orrs	r3, r2
 8003a36:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	68fa      	ldr	r2, [r7, #12]
 8003a3c:	609a      	str	r2, [r3, #8]
}
 8003a3e:	46c0      	nop			@ (mov r8, r8)
 8003a40:	46bd      	mov	sp, r7
 8003a42:	b004      	add	sp, #16
 8003a44:	bd80      	pop	{r7, pc}
 8003a46:	46c0      	nop			@ (mov r8, r8)
 8003a48:	ffcfff8f 	.word	0xffcfff8f

08003a4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b086      	sub	sp, #24
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	607a      	str	r2, [r7, #4]
 8003a58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	4a09      	ldr	r2, [pc, #36]	@ (8003a88 <TIM_ETR_SetConfig+0x3c>)
 8003a64:	4013      	ands	r3, r2
 8003a66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	021a      	lsls	r2, r3, #8
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	431a      	orrs	r2, r3
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	697a      	ldr	r2, [r7, #20]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	609a      	str	r2, [r3, #8]
}
 8003a80:	46c0      	nop			@ (mov r8, r8)
 8003a82:	46bd      	mov	sp, r7
 8003a84:	b006      	add	sp, #24
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	ffff00ff 	.word	0xffff00ff

08003a8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b086      	sub	sp, #24
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	60f8      	str	r0, [r7, #12]
 8003a94:	60b9      	str	r1, [r7, #8]
 8003a96:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003a98:	68bb      	ldr	r3, [r7, #8]
 8003a9a:	221f      	movs	r2, #31
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	409a      	lsls	r2, r3
 8003aa2:	0013      	movs	r3, r2
 8003aa4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	43d2      	mvns	r2, r2
 8003aae:	401a      	ands	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6a1a      	ldr	r2, [r3, #32]
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	211f      	movs	r1, #31
 8003abc:	400b      	ands	r3, r1
 8003abe:	6879      	ldr	r1, [r7, #4]
 8003ac0:	4099      	lsls	r1, r3
 8003ac2:	000b      	movs	r3, r1
 8003ac4:	431a      	orrs	r2, r3
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	621a      	str	r2, [r3, #32]
}
 8003aca:	46c0      	nop			@ (mov r8, r8)
 8003acc:	46bd      	mov	sp, r7
 8003ace:	b006      	add	sp, #24
 8003ad0:	bd80      	pop	{r7, pc}
	...

08003ad4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b084      	sub	sp, #16
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
 8003adc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	223c      	movs	r2, #60	@ 0x3c
 8003ae2:	5c9b      	ldrb	r3, [r3, r2]
 8003ae4:	2b01      	cmp	r3, #1
 8003ae6:	d101      	bne.n	8003aec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003ae8:	2302      	movs	r3, #2
 8003aea:	e04a      	b.n	8003b82 <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	223c      	movs	r2, #60	@ 0x3c
 8003af0:	2101      	movs	r1, #1
 8003af2:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	223d      	movs	r2, #61	@ 0x3d
 8003af8:	2102      	movs	r1, #2
 8003afa:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a1e      	ldr	r2, [pc, #120]	@ (8003b8c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d108      	bne.n	8003b28 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	4a1d      	ldr	r2, [pc, #116]	@ (8003b90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	685b      	ldr	r3, [r3, #4]
 8003b22:	68fa      	ldr	r2, [r7, #12]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2270      	movs	r2, #112	@ 0x70
 8003b2c:	4393      	bics	r3, r2
 8003b2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68fa      	ldr	r2, [r7, #12]
 8003b36:	4313      	orrs	r3, r2
 8003b38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	4a11      	ldr	r2, [pc, #68]	@ (8003b8c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d004      	beq.n	8003b56 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a10      	ldr	r2, [pc, #64]	@ (8003b94 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d10c      	bne.n	8003b70 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	2280      	movs	r2, #128	@ 0x80
 8003b5a:	4393      	bics	r3, r2
 8003b5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b5e:	683b      	ldr	r3, [r7, #0]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	68ba      	ldr	r2, [r7, #8]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68ba      	ldr	r2, [r7, #8]
 8003b6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	223d      	movs	r2, #61	@ 0x3d
 8003b74:	2101      	movs	r1, #1
 8003b76:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	223c      	movs	r2, #60	@ 0x3c
 8003b7c:	2100      	movs	r1, #0
 8003b7e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	0018      	movs	r0, r3
 8003b84:	46bd      	mov	sp, r7
 8003b86:	b004      	add	sp, #16
 8003b88:	bd80      	pop	{r7, pc}
 8003b8a:	46c0      	nop			@ (mov r8, r8)
 8003b8c:	40012c00 	.word	0x40012c00
 8003b90:	ff0fffff 	.word	0xff0fffff
 8003b94:	40000400 	.word	0x40000400

08003b98 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b084      	sub	sp, #16
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
 8003ba0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	223c      	movs	r2, #60	@ 0x3c
 8003baa:	5c9b      	ldrb	r3, [r3, r2]
 8003bac:	2b01      	cmp	r3, #1
 8003bae:	d101      	bne.n	8003bb4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003bb0:	2302      	movs	r3, #2
 8003bb2:	e06f      	b.n	8003c94 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	223c      	movs	r2, #60	@ 0x3c
 8003bb8:	2101      	movs	r1, #1
 8003bba:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	22ff      	movs	r2, #255	@ 0xff
 8003bc0:	4393      	bics	r3, r2
 8003bc2:	001a      	movs	r2, r3
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	4a33      	ldr	r2, [pc, #204]	@ (8003c9c <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 8003bd0:	401a      	ands	r2, r3
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	4a30      	ldr	r2, [pc, #192]	@ (8003ca0 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8003bde:	401a      	ands	r2, r3
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	4a2e      	ldr	r2, [pc, #184]	@ (8003ca4 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>)
 8003bec:	401a      	ands	r2, r3
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4313      	orrs	r3, r2
 8003bf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	4a2b      	ldr	r2, [pc, #172]	@ (8003ca8 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 8003bfa:	401a      	ands	r2, r3
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	4a29      	ldr	r2, [pc, #164]	@ (8003cac <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8003c08:	401a      	ands	r2, r3
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	695b      	ldr	r3, [r3, #20]
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	4a26      	ldr	r2, [pc, #152]	@ (8003cb0 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8003c16:	401a      	ands	r2, r3
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	4a24      	ldr	r2, [pc, #144]	@ (8003cb4 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8003c24:	401a      	ands	r2, r3
 8003c26:	683b      	ldr	r3, [r7, #0]
 8003c28:	699b      	ldr	r3, [r3, #24]
 8003c2a:	041b      	lsls	r3, r3, #16
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	4a21      	ldr	r2, [pc, #132]	@ (8003cb8 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8003c34:	401a      	ands	r2, r3
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	69db      	ldr	r3, [r3, #28]
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a1e      	ldr	r2, [pc, #120]	@ (8003cbc <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8003c44:	4293      	cmp	r3, r2
 8003c46:	d11c      	bne.n	8003c82 <HAL_TIMEx_ConfigBreakDeadTime+0xea>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	4a1d      	ldr	r2, [pc, #116]	@ (8003cc0 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 8003c4c:	401a      	ands	r2, r3
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c52:	051b      	lsls	r3, r3, #20
 8003c54:	4313      	orrs	r3, r2
 8003c56:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	4a1a      	ldr	r2, [pc, #104]	@ (8003cc4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 8003c5c:	401a      	ands	r2, r3
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	6a1b      	ldr	r3, [r3, #32]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	4a17      	ldr	r2, [pc, #92]	@ (8003cc8 <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 8003c6a:	401a      	ands	r2, r3
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c70:	4313      	orrs	r3, r2
 8003c72:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	4a15      	ldr	r2, [pc, #84]	@ (8003ccc <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8003c78:	401a      	ands	r2, r3
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c7e:	4313      	orrs	r3, r2
 8003c80:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	223c      	movs	r2, #60	@ 0x3c
 8003c8e:	2100      	movs	r1, #0
 8003c90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	0018      	movs	r0, r3
 8003c96:	46bd      	mov	sp, r7
 8003c98:	b004      	add	sp, #16
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	fffffcff 	.word	0xfffffcff
 8003ca0:	fffffbff 	.word	0xfffffbff
 8003ca4:	fffff7ff 	.word	0xfffff7ff
 8003ca8:	ffffefff 	.word	0xffffefff
 8003cac:	ffffdfff 	.word	0xffffdfff
 8003cb0:	ffffbfff 	.word	0xffffbfff
 8003cb4:	fff0ffff 	.word	0xfff0ffff
 8003cb8:	efffffff 	.word	0xefffffff
 8003cbc:	40012c00 	.word	0x40012c00
 8003cc0:	ff0fffff 	.word	0xff0fffff
 8003cc4:	feffffff 	.word	0xfeffffff
 8003cc8:	fdffffff 	.word	0xfdffffff
 8003ccc:	dfffffff 	.word	0xdfffffff

08003cd0 <memset>:
 8003cd0:	0003      	movs	r3, r0
 8003cd2:	1882      	adds	r2, r0, r2
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d100      	bne.n	8003cda <memset+0xa>
 8003cd8:	4770      	bx	lr
 8003cda:	7019      	strb	r1, [r3, #0]
 8003cdc:	3301      	adds	r3, #1
 8003cde:	e7f9      	b.n	8003cd4 <memset+0x4>

08003ce0 <__libc_init_array>:
 8003ce0:	b570      	push	{r4, r5, r6, lr}
 8003ce2:	2600      	movs	r6, #0
 8003ce4:	4c0c      	ldr	r4, [pc, #48]	@ (8003d18 <__libc_init_array+0x38>)
 8003ce6:	4d0d      	ldr	r5, [pc, #52]	@ (8003d1c <__libc_init_array+0x3c>)
 8003ce8:	1b64      	subs	r4, r4, r5
 8003cea:	10a4      	asrs	r4, r4, #2
 8003cec:	42a6      	cmp	r6, r4
 8003cee:	d109      	bne.n	8003d04 <__libc_init_array+0x24>
 8003cf0:	2600      	movs	r6, #0
 8003cf2:	f000 f823 	bl	8003d3c <_init>
 8003cf6:	4c0a      	ldr	r4, [pc, #40]	@ (8003d20 <__libc_init_array+0x40>)
 8003cf8:	4d0a      	ldr	r5, [pc, #40]	@ (8003d24 <__libc_init_array+0x44>)
 8003cfa:	1b64      	subs	r4, r4, r5
 8003cfc:	10a4      	asrs	r4, r4, #2
 8003cfe:	42a6      	cmp	r6, r4
 8003d00:	d105      	bne.n	8003d0e <__libc_init_array+0x2e>
 8003d02:	bd70      	pop	{r4, r5, r6, pc}
 8003d04:	00b3      	lsls	r3, r6, #2
 8003d06:	58eb      	ldr	r3, [r5, r3]
 8003d08:	4798      	blx	r3
 8003d0a:	3601      	adds	r6, #1
 8003d0c:	e7ee      	b.n	8003cec <__libc_init_array+0xc>
 8003d0e:	00b3      	lsls	r3, r6, #2
 8003d10:	58eb      	ldr	r3, [r5, r3]
 8003d12:	4798      	blx	r3
 8003d14:	3601      	adds	r6, #1
 8003d16:	e7f2      	b.n	8003cfe <__libc_init_array+0x1e>
 8003d18:	08003de8 	.word	0x08003de8
 8003d1c:	08003de8 	.word	0x08003de8
 8003d20:	08003dec 	.word	0x08003dec
 8003d24:	08003de8 	.word	0x08003de8

08003d28 <memcpy>:
 8003d28:	2300      	movs	r3, #0
 8003d2a:	b510      	push	{r4, lr}
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d100      	bne.n	8003d32 <memcpy+0xa>
 8003d30:	bd10      	pop	{r4, pc}
 8003d32:	5ccc      	ldrb	r4, [r1, r3]
 8003d34:	54c4      	strb	r4, [r0, r3]
 8003d36:	3301      	adds	r3, #1
 8003d38:	e7f8      	b.n	8003d2c <memcpy+0x4>
	...

08003d3c <_init>:
 8003d3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d3e:	46c0      	nop			@ (mov r8, r8)
 8003d40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d42:	bc08      	pop	{r3}
 8003d44:	469e      	mov	lr, r3
 8003d46:	4770      	bx	lr

08003d48 <_fini>:
 8003d48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d4a:	46c0      	nop			@ (mov r8, r8)
 8003d4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d4e:	bc08      	pop	{r3}
 8003d50:	469e      	mov	lr, r3
 8003d52:	4770      	bx	lr
