/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_DSPL2FNOC_H
#define CSLR_DSPL2FNOC_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000
**************************************************************************/
typedef struct {
    volatile Uint32 C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0;
    volatile Uint32 C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_LOGICAL_ADDR_ERRLOG_0;
    volatile Uint8  RSVD0[56];
    volatile Uint32 C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_REGUPDATE_CONTROL;
    volatile Uint8  RSVD1[68];
    volatile Uint32 C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0;
    volatile Uint32 C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0;
    volatile Uint8  RSVD2[3952];
} CSL_C66x_init_ocpc66x_init_ocp_mmu1_ctrl_targ_ocp_fw_1d04000Regs;


/**************************************************************************
* Register Overlay Structure for C66X_INIT_OCP_L2_FNOC_DSPSS_FLAGMUX_1D07000
**************************************************************************/
typedef struct {
    volatile Uint32 FLAGMUX_ID_COREID;
    volatile Uint32 FLAGMUX_ID_REVISIONID;
    volatile Uint32 FLAGMUX_FAULTEN;
    volatile Uint32 FLAGMUX_FAULTSTATUS;
    volatile Uint32 FLAGMUX_FLAGINEN0;
    volatile Uint32 FLAGMUX_FLAGINSTATUS0;
    volatile Uint8  RSVD0[232];
} CSL_C66x_init_ocpc66x_init_ocp_l2_fnoc_dspss_flagmux_1d07000Regs;


/**************************************************************************
* Register Overlay Structure for C66X_INIT_OCP_L2_FNOC_DSPSS_ERRORLOG_1D07200
**************************************************************************/
typedef struct {
    volatile Uint32 ERRORLOG_ID_COREID;
    volatile Uint32 ERRORLOG_ID_REVISIONID;
    volatile Uint32 ERRORLOG_FAULTEN;
    volatile Uint32 ERRORLOG_ERRVLD;
    volatile Uint32 ERRORLOG_ERRCLR;
    volatile Uint32 ERRORLOG_ERRLOG0;
    volatile Uint32 ERRORLOG_ERRLOG1;
    volatile Uint8  RSVD0[4];
    volatile Uint32 ERRORLOG_ERRLOG3;
    volatile Uint8  RSVD1[4];
    volatile Uint32 ERRORLOG_ERRLOG5;
    volatile Uint8  RSVD2[84];
} CSL_C66x_init_ocpc66x_init_ocp_l2_fnoc_dspss_errorlog_1d07200Regs;


/**************************************************************************
* Register Overlay Structure
**************************************************************************/
typedef struct {
    volatile Uint32 C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0;
    volatile Uint32 C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_LOGICAL_ADDR_ERRLOG_0;
    volatile Uint8  RSVD3[56];
    volatile Uint32 C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_REGUPDATE_CONTROL;
    volatile Uint8  RSVD4[68];
    volatile Uint32 C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0;
    volatile Uint32 C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0;
    volatile Uint32 C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_START_REGION_1;
    volatile Uint32 C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_END_REGION_1;
    volatile Uint32 C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1;
    volatile Uint32 C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1;
    volatile Uint8  RSVD5[3936];
    CSL_C66x_init_ocpc66x_init_ocp_mmu1_ctrl_targ_ocp_fw_1d04000Regs	C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000;
    volatile Uint8  RSVD6[8192];
    CSL_C66x_init_ocpc66x_init_ocp_l2_fnoc_dspss_flagmux_1d07000Regs	C66X_INIT_OCP_L2_FNOC_DSPSS_FLAGMUX_1D07000;
    volatile Uint8  RSVD7[256];
    CSL_C66x_init_ocpc66x_init_ocp_l2_fnoc_dspss_errorlog_1d07200Regs	C66X_INIT_OCP_L2_FNOC_DSPSS_ERRORLOG_1D07200;
} CSL_DspL2Fnoc_C66x_init_OcpRegs;




/**************************************************************************
* Register Overlay Structure for L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000
**************************************************************************/
typedef struct {
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0;
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_LOGICAL_ADDR_ERRLOG_0;
    volatile Uint8  RSVD0[56];
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL;
    volatile Uint8  RSVD1[68];
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0;
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0;
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_START_REGION_1;
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1;
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1;
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1;
    volatile Uint8  RSVD2[3936];
} CSL_L3_dspss_init_ocpl3_dspss_init_ocp_mmu0_ctrl_targ_ocp_fw_503000Regs;


/**************************************************************************
* Register Overlay Structure for L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000
**************************************************************************/
typedef struct {
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0;
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_LOGICAL_ADDR_ERRLOG_0;
    volatile Uint8  RSVD0[56];
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL;
    volatile Uint8  RSVD1[68];
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0;
    volatile Uint32 L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0;
    volatile Uint8  RSVD2[3952];
} CSL_L3_dspss_init_ocpl3_dspss_init_ocp_mmu1_ctrl_targ_ocp_fw_504000Regs;


/**************************************************************************
* Register Overlay Structure for L3_DSPSS_INIT_OCP_L2_FNOC_DSPSS_FLAGMUX_507000
**************************************************************************/
typedef struct {
    volatile Uint32 FLAGMUX_ID_COREID;
    volatile Uint32 FLAGMUX_ID_REVISIONID;
    volatile Uint32 FLAGMUX_FAULTEN;
    volatile Uint32 FLAGMUX_FAULTSTATUS;
    volatile Uint32 FLAGMUX_FLAGINEN0;
    volatile Uint32 FLAGMUX_FLAGINSTATUS0;
    volatile Uint8  RSVD0[232];
} CSL_L3_dspss_init_ocpl3_dspss_init_ocp_l2_fnoc_dspss_flagmux_507000Regs;


/**************************************************************************
* Register Overlay Structure for L3_DSPSS_INIT_OCP_L2_FNOC_DSPSS_ERRORLOG_507200
**************************************************************************/
typedef struct {
    volatile Uint32 ERRORLOG_ID_COREID;
    volatile Uint32 ERRORLOG_ID_REVISIONID;
    volatile Uint32 ERRORLOG_FAULTEN;
    volatile Uint32 ERRORLOG_ERRVLD;
    volatile Uint32 ERRORLOG_ERRCLR;
    volatile Uint32 ERRORLOG_ERRLOG0;
    volatile Uint32 ERRORLOG_ERRLOG1;
    volatile Uint8  RSVD0[4];
    volatile Uint32 ERRORLOG_ERRLOG3;
    volatile Uint8  RSVD1[4];
    volatile Uint32 ERRORLOG_ERRLOG5;
    volatile Uint8  RSVD2[84];
} CSL_L3_dspss_init_ocpl3_dspss_init_ocp_l2_fnoc_dspss_errorlog_507200Regs;


/**************************************************************************
* Register Overlay Structure
**************************************************************************/
typedef struct {
    CSL_L3_dspss_init_ocpl3_dspss_init_ocp_mmu0_ctrl_targ_ocp_fw_503000Regs	L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000;
    CSL_L3_dspss_init_ocpl3_dspss_init_ocp_mmu1_ctrl_targ_ocp_fw_504000Regs	L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000;
    volatile Uint8  RSVD3[8192];
    CSL_L3_dspss_init_ocpl3_dspss_init_ocp_l2_fnoc_dspss_flagmux_507000Regs	L3_DSPSS_INIT_OCP_L2_FNOC_DSPSS_FLAGMUX_507000;
    volatile Uint8  RSVD4[256];
    CSL_L3_dspss_init_ocpl3_dspss_init_ocp_l2_fnoc_dspss_errorlog_507200Regs	L3_DSPSS_INIT_OCP_L2_FNOC_DSPSS_ERRORLOG_507200;
} CSL_DspL2Fnoc_L3_dspss_init_OcpRegs;




/**************************************************************************
* Register Macros
**************************************************************************/

/* Register Macros for C66x_init_Ocp */

/* Register update control register */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_REGUPDATE_CONTROL  (0x40U)

/* Core 0 Error log register */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0  (0x0U)

/* Core 0 Logical Physical Address Error log register */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_LOGICAL_ADDR_ERRLOG_0  (0x4U)

/* MRM_PERMISSION_REGION_0_LOW register */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0  (0x88U)

/* MRM_PERMISSION_REGION_1_LOW register */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1  (0x98U)

/* MRM_PERMISSION_REGION_0_HIGH register */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0  (0x8CU)

/* MRM_PERMISSION_REGION_1_HIGH register */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1  (0x9CU)

/* Start physical address of region 1 */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_START_REGION_1  (0x90U)

/* End physical address of region 1 */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_END_REGION_1  (0x94U)

/* Register update control register */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_REGUPDATE_CONTROL  (0x1040U)

/* Core 0 Error log register */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0  (0x1000U)

/* Core 0 Logical Physical Address Error log register */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_LOGICAL_ADDR_ERRLOG_0  (0x1004U)

/* MRM_PERMISSION_REGION_0_LOW register */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0  (0x1088U)

/* MRM_PERMISSION_REGION_0_HIGH register */
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0  (0x108CU)

/* FLAGMUX_ID_COREID */
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID                         (0x4000U)

/* FLAGMUX_ID_REVISIONID */
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID                     (0x4004U)

/* FLAGMUX_FAULTEN */
#define CSL_DSPL2FNOC_FLAGMUX_FAULTEN                           (0x4008U)

/* FLAGMUX_FAULTSTATUS */
#define CSL_DSPL2FNOC_FLAGMUX_FAULTSTATUS                       (0x400CU)

/* FLAGMUX_FLAGINEN0 */
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINEN0                         (0x4010U)

/* FLAGMUX_FLAGINSTATUS0 */
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINSTATUS0                     (0x4014U)

/* ERRORLOG_ID_COREID */
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID                        (0x4200U)

/* ERRORLOG_ID_REVISIONID */
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID                    (0x4204U)

/* ERRORLOG_FAULTEN */
#define CSL_DSPL2FNOC_ERRORLOG_FAULTEN                          (0x4208U)

/* ERRORLOG_ERRVLD */
#define CSL_DSPL2FNOC_ERRORLOG_ERRVLD                           (0x420CU)

/* ERRORLOG_ERRCLR */
#define CSL_DSPL2FNOC_ERRORLOG_ERRCLR                           (0x4210U)

/* Header: Lock, Opcode, Len1, ErrCode values */
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0                          (0x4214U)

/* ERRORLOG_ERRLOG1 */
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG1                          (0x4218U)

/* ERRORLOG_ERRLOG3 */
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG3                          (0x4220U)

/* ERRORLOG_ERRLOG5 */
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG5                          (0x4228U)

/* Register Macros for L3_dspss_init_Ocp */

/* Register update control register */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL  (0x40U)

/* Core 0 Error log register */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0  (0x0U)

/* Core 0 Logical Physical Address Error log register */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_LOGICAL_ADDR_ERRLOG_0  (0x4U)

/* MRM_PERMISSION_REGION_0_LOW register */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0  (0x88U)

/* MRM_PERMISSION_REGION_1_LOW register */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1  (0x98U)

/* MRM_PERMISSION_REGION_0_HIGH register */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0  (0x8CU)

/* MRM_PERMISSION_REGION_1_HIGH register */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1  (0x9CU)

/* Start physical address of region 1 */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_START_REGION_1  (0x90U)

/* End physical address of region 1 */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1  (0x94U)

/* Register update control register */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL  (0x1040U)

/* Core 0 Error log register */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0  (0x1000U)

/* Core 0 Logical Physical Address Error log register */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_LOGICAL_ADDR_ERRLOG_0  (0x1004U)

/* MRM_PERMISSION_REGION_0_LOW register */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0  (0x1088U)

/* MRM_PERMISSION_REGION_0_HIGH register */
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0  (0x108CU)

/* FLAGMUX_ID_COREID */
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID                         (0x4000U)

/* FLAGMUX_ID_REVISIONID */
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID                     (0x4004U)

/* FLAGMUX_FAULTEN */
#define CSL_DSPL2FNOC_FLAGMUX_FAULTEN                           (0x4008U)

/* FLAGMUX_FAULTSTATUS */
#define CSL_DSPL2FNOC_FLAGMUX_FAULTSTATUS                       (0x400CU)

/* FLAGMUX_FLAGINEN0 */
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINEN0                         (0x4010U)

/* FLAGMUX_FLAGINSTATUS0 */
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINSTATUS0                     (0x4014U)

/* ERRORLOG_ID_COREID */
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID                        (0x4200U)

/* ERRORLOG_ID_REVISIONID */
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID                    (0x4204U)

/* ERRORLOG_FAULTEN */
#define CSL_DSPL2FNOC_ERRORLOG_FAULTEN                          (0x4208U)

/* ERRORLOG_ERRVLD */
#define CSL_DSPL2FNOC_ERRORLOG_ERRVLD                           (0x420CU)

/* ERRORLOG_ERRCLR */
#define CSL_DSPL2FNOC_ERRORLOG_ERRCLR                           (0x4210U)

/* Header: Lock, Opcode, Len1, ErrCode values */
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0                          (0x4214U)

/* ERRORLOG_ERRLOG1 */
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG1                          (0x4218U)

/* ERRORLOG_ERRLOG3 */
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG3                          (0x4220U)

/* ERRORLOG_ERRLOG5 */
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG5                          (0x4228U)


/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_REGUPDATE_CONTROL */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_REGUPDATE_CONTROL_FW_UPDATE_REQ_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_REGUPDATE_CONTROL_FW_UPDATE_REQ_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_REGUPDATE_CONTROL_FW_UPDATE_REQ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_REGUPDATE_CONTROL_FW_UPDATE_REQ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_REGUPDATE_CONTROL_FW_LOAD_REQ_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_REGUPDATE_CONTROL_FW_LOAD_REQ_SHIFT  (1U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_REGUPDATE_CONTROL_FW_LOAD_REQ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_REGUPDATE_CONTROL_FW_LOAD_REQ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_REGUPDATE_CONTROL_RESETVAL  (0x00000003U)

/* C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0 */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_REQINFO_ERRLOG_MASK  (0x0000FFFFU)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_REQINFO_ERRLOG_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_REQINFO_ERRLOG_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_REQINFO_ERRLOG_MAX  (0x0000ffffU)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_REGION_END_ERRLOG_MASK  (0x001F0000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_REGION_END_ERRLOG_SHIFT  (16U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_REGION_END_ERRLOG_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_REGION_END_ERRLOG_MAX  (0x0000001fU)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_REGION_START_ERRLOG_MASK  (0x03E00000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_REGION_START_ERRLOG_SHIFT  (21U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_REGION_START_ERRLOG_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_REGION_START_ERRLOG_MAX  (0x0000001fU)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_BLK_BURST_VIOLATION_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_BLK_BURST_VIOLATION_SHIFT  (27U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_BLK_BURST_VIOLATION_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_BLK_BURST_VIOLATION_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_ERROR_LOG_0_RESETVAL  (0x00000000U)

/* C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_LOGICAL_ADDR_ERRLOG_0 */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_MASK  (0x0FFFFFFFU)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_MAX  (0x0fffffffU)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_LOGICAL_ADDR_ERRLOG_0_RESETVAL  (0x00000000U)

/* C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0 */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_SHIFT  (1U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_MASK  (0x00000004U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_SHIFT  (2U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_MASK  (0x00000008U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_SHIFT  (3U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_MASK  (0x00000010U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_SHIFT  (4U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_MASK  (0x00000020U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_SHIFT  (5U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_MASK  (0x00000040U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_SHIFT  (6U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_MASK  (0x00000080U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_SHIFT  (7U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_MASK  (0x00000100U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_SHIFT  (8U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_MASK  (0x00000200U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_SHIFT  (9U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_MASK  (0x00000400U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_SHIFT  (10U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_MASK  (0x00000800U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_SHIFT  (11U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_MASK  (0x00001000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_SHIFT  (12U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_MASK  (0x00002000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_SHIFT  (13U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_MASK  (0x00004000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_SHIFT  (14U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_MASK  (0x00008000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_SHIFT  (15U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_MASK  (0x00010000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_SHIFT  (16U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_MASK  (0x00020000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_SHIFT  (17U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_MASK  (0x00040000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_SHIFT  (18U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_MASK  (0x00080000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_SHIFT  (19U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_MASK  (0x00100000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_SHIFT  (20U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_MASK  (0x00200000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_SHIFT  (21U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_MASK  (0x00400000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_SHIFT  (22U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_MASK  (0x00800000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_SHIFT  (23U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_MASK  (0x01000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_SHIFT  (24U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_MASK  (0x02000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_SHIFT  (25U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_MASK  (0x04000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_SHIFT  (26U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_SHIFT  (27U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_MASK  (0x10000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_SHIFT  (28U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_MASK  (0x20000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_SHIFT  (29U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_MASK  (0x40000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_SHIFT  (30U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_SHIFT  (31U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_0_RESETVAL  (0xffffffffU)

/* C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1 */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_EXE_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_EXE_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_WRITE_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_WRITE_SHIFT  (1U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_READ_MASK  (0x00000004U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_READ_SHIFT  (2U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_EXE_MASK  (0x00000008U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_EXE_SHIFT  (3U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_WRITE_MASK  (0x00000010U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_WRITE_SHIFT  (4U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_READ_MASK  (0x00000020U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_READ_SHIFT  (5U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_EXE_MASK  (0x00000040U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_EXE_SHIFT  (6U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_WRITE_MASK  (0x00000080U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_WRITE_SHIFT  (7U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_READ_MASK  (0x00000100U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_READ_SHIFT  (8U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_EXE_MASK  (0x00000200U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_EXE_SHIFT  (9U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_WRITE_MASK  (0x00000400U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_WRITE_SHIFT  (10U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_READ_MASK  (0x00000800U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_READ_SHIFT  (11U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_DEBUG_MASK  (0x00001000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_DEBUG_SHIFT  (12U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_DEBUG_MASK  (0x00002000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_DEBUG_SHIFT  (13U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_DEBUG_MASK  (0x00004000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_DEBUG_SHIFT  (14U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_DEBUG_MASK  (0x00008000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_DEBUG_SHIFT  (15U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL0_MASK  (0x00010000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL0_SHIFT  (16U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG0_MASK  (0x00020000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG0_SHIFT  (17U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL1_MASK  (0x00040000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL1_SHIFT  (18U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG1_MASK  (0x00080000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG1_SHIFT  (19U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL2_MASK  (0x00100000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL2_SHIFT  (20U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG2_MASK  (0x00200000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG2_SHIFT  (21U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL3_MASK  (0x00400000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL3_SHIFT  (22U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG3_MASK  (0x00800000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG3_SHIFT  (23U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL4_MASK  (0x01000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL4_SHIFT  (24U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG4_MASK  (0x02000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG4_SHIFT  (25U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL5_MASK  (0x04000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL5_SHIFT  (26U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG5_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG5_SHIFT  (27U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL6_MASK  (0x10000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL6_SHIFT  (28U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG6_MASK  (0x20000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG6_SHIFT  (29U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL7_MASK  (0x40000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL7_SHIFT  (30U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG7_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG7_SHIFT  (31U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_DEBUG7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_LOW_1_RESETVAL  (0xffffffffU)

/* C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0 */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R0_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R0_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W0_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W0_SHIFT  (1U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R1_MASK  (0x00000004U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R1_SHIFT  (2U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W1_MASK  (0x00000008U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W1_SHIFT  (3U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R2_MASK  (0x00000010U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R2_SHIFT  (4U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W2_MASK  (0x00000020U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W2_SHIFT  (5U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R3_MASK  (0x00000040U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R3_SHIFT  (6U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W3_MASK  (0x00000080U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W3_SHIFT  (7U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R4_MASK  (0x00000100U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R4_SHIFT  (8U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W4_MASK  (0x00000200U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W4_SHIFT  (9U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R5_MASK  (0x00000400U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R5_SHIFT  (10U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W5_MASK  (0x00000800U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W5_SHIFT  (11U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R6_MASK  (0x00001000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R6_SHIFT  (12U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W6_MASK  (0x00002000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W6_SHIFT  (13U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R7_MASK  (0x00004000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R7_SHIFT  (14U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W7_MASK  (0x00008000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W7_SHIFT  (15U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R8_MASK  (0x00010000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R8_SHIFT  (16U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R8_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R8_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W8_MASK  (0x00020000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W8_SHIFT  (17U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W8_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W8_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R9_MASK  (0x00040000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R9_SHIFT  (18U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R9_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R9_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W9_MASK  (0x00080000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W9_SHIFT  (19U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W9_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W9_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R10_MASK  (0x00100000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R10_SHIFT  (20U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R10_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R10_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W10_MASK  (0x00200000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W10_SHIFT  (21U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W10_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W10_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R11_MASK  (0x00400000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R11_SHIFT  (22U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R11_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R11_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W11_MASK  (0x00800000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W11_SHIFT  (23U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W11_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W11_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R12_MASK  (0x01000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R12_SHIFT  (24U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R12_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R12_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W12_MASK  (0x02000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W12_SHIFT  (25U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W12_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W12_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R13_MASK  (0x04000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R13_SHIFT  (26U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R13_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R13_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W13_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W13_SHIFT  (27U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W13_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W13_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R14_MASK  (0x10000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R14_SHIFT  (28U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R14_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R14_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W14_MASK  (0x20000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W14_SHIFT  (29U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W14_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W14_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R15_MASK  (0x40000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R15_SHIFT  (30U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R15_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_R15_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W15_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W15_SHIFT  (31U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W15_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_W15_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_0_RESETVAL  (0xffffffffU)

/* C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1 */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R0_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R0_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W0_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W0_SHIFT  (1U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R1_MASK  (0x00000004U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R1_SHIFT  (2U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W1_MASK  (0x00000008U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W1_SHIFT  (3U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R2_MASK  (0x00000010U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R2_SHIFT  (4U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W2_MASK  (0x00000020U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W2_SHIFT  (5U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R3_MASK  (0x00000040U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R3_SHIFT  (6U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W3_MASK  (0x00000080U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W3_SHIFT  (7U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R4_MASK  (0x00000100U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R4_SHIFT  (8U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W4_MASK  (0x00000200U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W4_SHIFT  (9U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R5_MASK  (0x00000400U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R5_SHIFT  (10U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W5_MASK  (0x00000800U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W5_SHIFT  (11U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R6_MASK  (0x00001000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R6_SHIFT  (12U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W6_MASK  (0x00002000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W6_SHIFT  (13U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R7_MASK  (0x00004000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R7_SHIFT  (14U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W7_MASK  (0x00008000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W7_SHIFT  (15U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R8_MASK  (0x00010000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R8_SHIFT  (16U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R8_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R8_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W8_MASK  (0x00020000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W8_SHIFT  (17U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W8_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W8_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R9_MASK  (0x00040000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R9_SHIFT  (18U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R9_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R9_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W9_MASK  (0x00080000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W9_SHIFT  (19U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W9_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W9_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R10_MASK  (0x00100000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R10_SHIFT  (20U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R10_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R10_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W10_MASK  (0x00200000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W10_SHIFT  (21U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W10_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W10_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R11_MASK  (0x00400000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R11_SHIFT  (22U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R11_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R11_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W11_MASK  (0x00800000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W11_SHIFT  (23U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W11_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W11_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R12_MASK  (0x01000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R12_SHIFT  (24U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R12_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R12_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W12_MASK  (0x02000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W12_SHIFT  (25U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W12_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W12_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R13_MASK  (0x04000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R13_SHIFT  (26U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R13_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R13_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W13_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W13_SHIFT  (27U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W13_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W13_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R14_MASK  (0x10000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R14_SHIFT  (28U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R14_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R14_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W14_MASK  (0x20000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W14_SHIFT  (29U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W14_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W14_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R15_MASK  (0x40000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R15_SHIFT  (30U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R15_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_R15_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W15_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W15_SHIFT  (31U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W15_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_W15_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_MRM_PERMISSION_REGION_HIGH_1_RESETVAL  (0xffffffffU)

/* C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_START_REGION_1 */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_START_REGION_1_START_REGION_1_MASK  (0x0000000FU)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_START_REGION_1_START_REGION_1_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_START_REGION_1_START_REGION_1_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_START_REGION_1_START_REGION_1_MAX  (0x0000000fU)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_START_REGION_1_RESETVAL  (0x00000000U)

/* C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_END_REGION_1 */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_END_REGION_1_END_REGION_1_ENABLE_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_END_REGION_1_END_REGION_1_ENABLE_SHIFT  (31U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_END_REGION_1_END_REGION_1_ENABLE_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_END_REGION_1_END_REGION_1_ENABLE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_END_REGION_1_END_REGION_1_MASK  (0x0000000FU)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_END_REGION_1_END_REGION_1_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_END_REGION_1_END_REGION_1_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_END_REGION_1_END_REGION_1_MAX  (0x0000000fU)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_1D03000_END_REGION_1_RESETVAL  (0x00000000U)

/* C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_REGUPDATE_CONTROL */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_REGUPDATE_CONTROL_FW_UPDATE_REQ_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_REGUPDATE_CONTROL_FW_UPDATE_REQ_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_REGUPDATE_CONTROL_FW_UPDATE_REQ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_REGUPDATE_CONTROL_FW_UPDATE_REQ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_REGUPDATE_CONTROL_FW_LOAD_REQ_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_REGUPDATE_CONTROL_FW_LOAD_REQ_SHIFT  (1U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_REGUPDATE_CONTROL_FW_LOAD_REQ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_REGUPDATE_CONTROL_FW_LOAD_REQ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_REGUPDATE_CONTROL_RESETVAL  (0x00000003U)

/* C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0 */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_REQINFO_ERRLOG_MASK  (0x0000FFFFU)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_REQINFO_ERRLOG_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_REQINFO_ERRLOG_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_REQINFO_ERRLOG_MAX  (0x0000ffffU)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_REGION_END_ERRLOG_MASK  (0x001F0000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_REGION_END_ERRLOG_SHIFT  (16U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_REGION_END_ERRLOG_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_REGION_END_ERRLOG_MAX  (0x0000001fU)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_REGION_START_ERRLOG_MASK  (0x03E00000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_REGION_START_ERRLOG_SHIFT  (21U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_REGION_START_ERRLOG_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_REGION_START_ERRLOG_MAX  (0x0000001fU)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_BLK_BURST_VIOLATION_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_BLK_BURST_VIOLATION_SHIFT  (27U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_BLK_BURST_VIOLATION_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_BLK_BURST_VIOLATION_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_ERROR_LOG_0_RESETVAL  (0x00000000U)

/* C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_LOGICAL_ADDR_ERRLOG_0 */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_MASK  (0x0FFFFFFFU)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_MAX  (0x0fffffffU)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_LOGICAL_ADDR_ERRLOG_0_RESETVAL  (0x00000000U)

/* C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0 */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_SHIFT  (1U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_MASK  (0x00000004U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_SHIFT  (2U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_MASK  (0x00000008U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_SHIFT  (3U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_MASK  (0x00000010U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_SHIFT  (4U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_MASK  (0x00000020U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_SHIFT  (5U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_MASK  (0x00000040U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_SHIFT  (6U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_MASK  (0x00000080U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_SHIFT  (7U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_MASK  (0x00000100U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_SHIFT  (8U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_MASK  (0x00000200U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_SHIFT  (9U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_MASK  (0x00000400U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_SHIFT  (10U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_MASK  (0x00000800U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_SHIFT  (11U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_MASK  (0x00001000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_SHIFT  (12U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_MASK  (0x00002000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_SHIFT  (13U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_MASK  (0x00004000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_SHIFT  (14U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_MASK  (0x00008000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_SHIFT  (15U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_MASK  (0x00010000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_SHIFT  (16U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_MASK  (0x00020000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_SHIFT  (17U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_MASK  (0x00040000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_SHIFT  (18U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_MASK  (0x00080000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_SHIFT  (19U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_MASK  (0x00100000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_SHIFT  (20U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_MASK  (0x00200000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_SHIFT  (21U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_MASK  (0x00400000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_SHIFT  (22U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_MASK  (0x00800000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_SHIFT  (23U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_MASK  (0x01000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_SHIFT  (24U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_MASK  (0x02000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_SHIFT  (25U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_MASK  (0x04000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_SHIFT  (26U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_SHIFT  (27U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_MASK  (0x10000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_SHIFT  (28U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_MASK  (0x20000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_SHIFT  (29U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_MASK  (0x40000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_SHIFT  (30U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_SHIFT  (31U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_LOW_0_RESETVAL  (0xffffffffU)

/* C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0 */

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R0_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R0_SHIFT  (0U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W0_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W0_SHIFT  (1U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R1_MASK  (0x00000004U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R1_SHIFT  (2U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W1_MASK  (0x00000008U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W1_SHIFT  (3U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R2_MASK  (0x00000010U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R2_SHIFT  (4U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W2_MASK  (0x00000020U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W2_SHIFT  (5U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R3_MASK  (0x00000040U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R3_SHIFT  (6U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W3_MASK  (0x00000080U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W3_SHIFT  (7U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R4_MASK  (0x00000100U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R4_SHIFT  (8U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W4_MASK  (0x00000200U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W4_SHIFT  (9U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R5_MASK  (0x00000400U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R5_SHIFT  (10U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W5_MASK  (0x00000800U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W5_SHIFT  (11U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R6_MASK  (0x00001000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R6_SHIFT  (12U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W6_MASK  (0x00002000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W6_SHIFT  (13U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R7_MASK  (0x00004000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R7_SHIFT  (14U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W7_MASK  (0x00008000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W7_SHIFT  (15U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R8_MASK  (0x00010000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R8_SHIFT  (16U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R8_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R8_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W8_MASK  (0x00020000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W8_SHIFT  (17U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W8_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W8_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R9_MASK  (0x00040000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R9_SHIFT  (18U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R9_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R9_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W9_MASK  (0x00080000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W9_SHIFT  (19U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W9_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W9_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R10_MASK  (0x00100000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R10_SHIFT  (20U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R10_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R10_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W10_MASK  (0x00200000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W10_SHIFT  (21U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W10_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W10_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R11_MASK  (0x00400000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R11_SHIFT  (22U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R11_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R11_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W11_MASK  (0x00800000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W11_SHIFT  (23U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W11_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W11_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R12_MASK  (0x01000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R12_SHIFT  (24U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R12_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R12_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W12_MASK  (0x02000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W12_SHIFT  (25U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W12_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W12_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R13_MASK  (0x04000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R13_SHIFT  (26U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R13_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R13_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W13_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W13_SHIFT  (27U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W13_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W13_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R14_MASK  (0x10000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R14_SHIFT  (28U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R14_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R14_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W14_MASK  (0x20000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W14_SHIFT  (29U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W14_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W14_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R15_MASK  (0x40000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R15_SHIFT  (30U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R15_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_R15_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W15_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W15_SHIFT  (31U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W15_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_W15_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_C66X_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_1D04000_MRM_PERMISSION_REGION_HIGH_0_RESETVAL  (0xffffffffU)

/* FLAGMUX_ID_COREID */

#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORETYPEID_MASK         (0x000000FFU)
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORETYPEID_SHIFT        (0U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORETYPEID_RESETVAL     (0x0000000bU)
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORETYPEID_MAX          (0x000000ffU)

#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORECHECKSUM_MASK       (0xFFFFFF00U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORECHECKSUM_SHIFT      (8U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORECHECKSUM_RESETVAL   (0x00ff71d7U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORECHECKSUM_MAX        (0x00ffffffU)

#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_RESETVAL                (0xff71d70bU)

/* FLAGMUX_ID_REVISIONID */

#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_USERID_MASK         (0x000000FFU)
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_USERID_SHIFT        (0U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_USERID_RESETVAL     (0x00000000U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_USERID_MAX          (0x000000ffU)

#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_FLEXNOCID_MASK      (0xFFFFFF00U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_FLEXNOCID_SHIFT     (8U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_FLEXNOCID_RESETVAL  (0x0000ffb2U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_FLEXNOCID_MAX       (0x00ffffffU)

#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_RESETVAL            (0x00ffb200U)

/* FLAGMUX_FAULTEN */

#define CSL_DSPL2FNOC_FLAGMUX_FAULTEN_FAULTEN_MASK              (0x00000001U)
#define CSL_DSPL2FNOC_FLAGMUX_FAULTEN_FAULTEN_SHIFT             (0U)
#define CSL_DSPL2FNOC_FLAGMUX_FAULTEN_FAULTEN_RESETVAL          (0x00000001U)
#define CSL_DSPL2FNOC_FLAGMUX_FAULTEN_FAULTEN_MAX               (0x00000001U)

#define CSL_DSPL2FNOC_FLAGMUX_FAULTEN_RESETVAL                  (0x00000001U)

/* FLAGMUX_FAULTSTATUS */

#define CSL_DSPL2FNOC_FLAGMUX_FAULTSTATUS_FAULTSTATUS_MASK      (0x00000001U)
#define CSL_DSPL2FNOC_FLAGMUX_FAULTSTATUS_FAULTSTATUS_SHIFT     (0U)
#define CSL_DSPL2FNOC_FLAGMUX_FAULTSTATUS_FAULTSTATUS_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_FLAGMUX_FAULTSTATUS_FAULTSTATUS_MAX       (0x00000001U)

#define CSL_DSPL2FNOC_FLAGMUX_FAULTSTATUS_RESETVAL              (0x00000000U)

/* FLAGMUX_FLAGINEN0 */

#define CSL_DSPL2FNOC_FLAGMUX_FLAGINEN0_FLAGINEN0_MASK          (0x00000001U)
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINEN0_FLAGINEN0_SHIFT         (0U)
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINEN0_FLAGINEN0_RESETVAL      (0x00000001U)
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINEN0_FLAGINEN0_MAX           (0x00000001U)

#define CSL_DSPL2FNOC_FLAGMUX_FLAGINEN0_RESETVAL                (0x00000001U)

/* FLAGMUX_FLAGINSTATUS0 */

#define CSL_DSPL2FNOC_FLAGMUX_FLAGINSTATUS0_FLAGINSTATUS0_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINSTATUS0_FLAGINSTATUS0_SHIFT  (0U)
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINSTATUS0_FLAGINSTATUS0_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINSTATUS0_FLAGINSTATUS0_MAX   (0x00000001U)

#define CSL_DSPL2FNOC_FLAGMUX_FLAGINSTATUS0_RESETVAL            (0x00000000U)

/* ERRORLOG_ID_COREID */

#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORETYPEID_MASK        (0x000000FFU)
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORETYPEID_SHIFT       (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORETYPEID_RESETVAL    (0x0000000dU)
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORETYPEID_MAX         (0x000000ffU)

#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORECHECKSUM_MASK      (0xFFFFFF00U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORECHECKSUM_SHIFT     (8U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORECHECKSUM_RESETVAL  (0x000af434U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORECHECKSUM_MAX       (0x00ffffffU)

#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_RESETVAL               (0x0af4340dU)

/* ERRORLOG_ID_REVISIONID */

#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_USERID_MASK        (0x000000FFU)
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_USERID_SHIFT       (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_USERID_RESETVAL    (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_USERID_MAX         (0x000000ffU)

#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_FLEXNOCID_MASK     (0xFFFFFF00U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_FLEXNOCID_SHIFT    (8U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_FLEXNOCID_RESETVAL  (0x0000ffb2U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_FLEXNOCID_MAX      (0x00ffffffU)

#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_RESETVAL           (0x00ffb200U)

/* ERRORLOG_FAULTEN */

#define CSL_DSPL2FNOC_ERRORLOG_FAULTEN_FAULTEN_MASK             (0x00000001U)
#define CSL_DSPL2FNOC_ERRORLOG_FAULTEN_FAULTEN_SHIFT            (0U)
#define CSL_DSPL2FNOC_ERRORLOG_FAULTEN_FAULTEN_RESETVAL         (0x00000001U)
#define CSL_DSPL2FNOC_ERRORLOG_FAULTEN_FAULTEN_MAX              (0x00000001U)

#define CSL_DSPL2FNOC_ERRORLOG_FAULTEN_RESETVAL                 (0x00000001U)

/* ERRORLOG_ERRVLD */

#define CSL_DSPL2FNOC_ERRORLOG_ERRVLD_ERRVLD_MASK               (0x00000001U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRVLD_ERRVLD_SHIFT              (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRVLD_ERRVLD_RESETVAL           (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRVLD_ERRVLD_MAX                (0x00000001U)

#define CSL_DSPL2FNOC_ERRORLOG_ERRVLD_RESETVAL                  (0x00000000U)

/* ERRORLOG_ERRCLR */

#define CSL_DSPL2FNOC_ERRORLOG_ERRCLR_ERRCLR_MASK               (0x00000001U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRCLR_ERRCLR_SHIFT              (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRCLR_ERRCLR_RESETVAL           (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRCLR_ERRCLR_MAX                (0x00000001U)

#define CSL_DSPL2FNOC_ERRORLOG_ERRCLR_RESETVAL                  (0x00000000U)

/* ERRORLOG_ERRLOG0 */

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LOCK_MASK                (0x00000001U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LOCK_SHIFT               (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LOCK_RESETVAL            (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LOCK_MAX                 (0x00000001U)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_OPC_MASK                 (0x0000001EU)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_OPC_SHIFT                (1U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_OPC_RESETVAL             (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_OPC_MAX                  (0x0000000fU)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_ERRCODE_MASK             (0x00000700U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_ERRCODE_SHIFT            (8U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_ERRCODE_RESETVAL         (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_ERRCODE_MAX              (0x00000007U)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LEN1_MASK                (0x0FFF0000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LEN1_SHIFT               (16U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LEN1_RESETVAL            (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LEN1_MAX                 (0x00000fffU)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_FORMAT_MASK              (0x80000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_FORMAT_SHIFT             (31U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_FORMAT_RESETVAL          (0x00000001U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_FORMAT_MAX               (0x00000001U)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_RESETVAL                 (0x80000000U)

/* ERRORLOG_ERRLOG1 */

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG1_ERRLOG1_MASK             (0x00007FFFU)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG1_ERRLOG1_SHIFT            (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG1_ERRLOG1_RESETVAL         (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG1_ERRLOG1_MAX              (0x00007fffU)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG1_RESETVAL                 (0x00000000U)

/* ERRORLOG_ERRLOG3 */

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG3_ERRLOG3_MASK             (0x7FFFFFFFU)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG3_ERRLOG3_SHIFT            (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG3_ERRLOG3_RESETVAL         (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG3_ERRLOG3_MAX              (0x7fffffffU)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG3_RESETVAL                 (0x00000000U)

/* ERRORLOG_ERRLOG5 */

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG5_ERRLOG5_MASK             (0x003FFFFFU)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG5_ERRLOG5_SHIFT            (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG5_ERRLOG5_RESETVAL         (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG5_ERRLOG5_MAX              (0x003fffffU)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG5_RESETVAL                 (0x00000000U)

/* L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL_FW_UPDATE_REQ_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL_FW_UPDATE_REQ_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL_FW_UPDATE_REQ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL_FW_UPDATE_REQ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL_FW_LOAD_REQ_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL_FW_LOAD_REQ_SHIFT  (1U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL_FW_LOAD_REQ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL_FW_LOAD_REQ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_REGUPDATE_CONTROL_RESETVAL  (0x00000003U)

/* L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0 */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_REQINFO_ERRLOG_MASK  (0x0000FFFFU)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_REQINFO_ERRLOG_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_REQINFO_ERRLOG_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_REQINFO_ERRLOG_MAX  (0x0000ffffU)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_REGION_END_ERRLOG_MASK  (0x001F0000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_REGION_END_ERRLOG_SHIFT  (16U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_REGION_END_ERRLOG_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_REGION_END_ERRLOG_MAX  (0x0000001fU)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_REGION_START_ERRLOG_MASK  (0x03E00000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_REGION_START_ERRLOG_SHIFT  (21U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_REGION_START_ERRLOG_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_REGION_START_ERRLOG_MAX  (0x0000001fU)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_BLK_BURST_VIOLATION_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_BLK_BURST_VIOLATION_SHIFT  (27U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_BLK_BURST_VIOLATION_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_BLK_BURST_VIOLATION_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_ERROR_LOG_0_RESETVAL  (0x00000000U)

/* L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_LOGICAL_ADDR_ERRLOG_0 */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_MASK  (0x0FFFFFFFU)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_MAX  (0x0fffffffU)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_LOGICAL_ADDR_ERRLOG_0_RESETVAL  (0x00000000U)

/* L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0 */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_SHIFT  (1U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_MASK  (0x00000004U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_SHIFT  (2U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_MASK  (0x00000008U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_SHIFT  (3U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_MASK  (0x00000010U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_SHIFT  (4U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_MASK  (0x00000020U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_SHIFT  (5U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_MASK  (0x00000040U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_SHIFT  (6U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_MASK  (0x00000080U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_SHIFT  (7U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_MASK  (0x00000100U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_SHIFT  (8U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_MASK  (0x00000200U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_SHIFT  (9U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_MASK  (0x00000400U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_SHIFT  (10U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_MASK  (0x00000800U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_SHIFT  (11U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_MASK  (0x00001000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_SHIFT  (12U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_MASK  (0x00002000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_SHIFT  (13U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_MASK  (0x00004000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_SHIFT  (14U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_MASK  (0x00008000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_SHIFT  (15U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_MASK  (0x00010000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_SHIFT  (16U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_MASK  (0x00020000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_SHIFT  (17U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_MASK  (0x00040000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_SHIFT  (18U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_MASK  (0x00080000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_SHIFT  (19U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_MASK  (0x00100000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_SHIFT  (20U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_MASK  (0x00200000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_SHIFT  (21U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_MASK  (0x00400000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_SHIFT  (22U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_MASK  (0x00800000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_SHIFT  (23U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_MASK  (0x01000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_SHIFT  (24U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_MASK  (0x02000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_SHIFT  (25U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_MASK  (0x04000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_SHIFT  (26U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_SHIFT  (27U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_MASK  (0x10000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_SHIFT  (28U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_MASK  (0x20000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_SHIFT  (29U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_MASK  (0x40000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_SHIFT  (30U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_SHIFT  (31U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_0_RESETVAL  (0xffffffffU)

/* L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1 */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_EXE_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_EXE_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_WRITE_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_WRITE_SHIFT  (1U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_READ_MASK  (0x00000004U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_READ_SHIFT  (2U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_EXE_MASK  (0x00000008U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_EXE_SHIFT  (3U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_WRITE_MASK  (0x00000010U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_WRITE_SHIFT  (4U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_READ_MASK  (0x00000020U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_READ_SHIFT  (5U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_EXE_MASK  (0x00000040U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_EXE_SHIFT  (6U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_WRITE_MASK  (0x00000080U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_WRITE_SHIFT  (7U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_READ_MASK  (0x00000100U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_READ_SHIFT  (8U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_EXE_MASK  (0x00000200U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_EXE_SHIFT  (9U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_WRITE_MASK  (0x00000400U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_WRITE_SHIFT  (10U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_READ_MASK  (0x00000800U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_READ_SHIFT  (11U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_DEBUG_MASK  (0x00001000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_DEBUG_SHIFT  (12U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_USR_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_DEBUG_MASK  (0x00002000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_DEBUG_SHIFT  (13U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_SEC_PRV_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_DEBUG_MASK  (0x00004000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_DEBUG_SHIFT  (14U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_USR_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_DEBUG_MASK  (0x00008000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_DEBUG_SHIFT  (15U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_PUB_PRV_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL0_MASK  (0x00010000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL0_SHIFT  (16U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG0_MASK  (0x00020000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG0_SHIFT  (17U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL1_MASK  (0x00040000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL1_SHIFT  (18U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG1_MASK  (0x00080000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG1_SHIFT  (19U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL2_MASK  (0x00100000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL2_SHIFT  (20U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG2_MASK  (0x00200000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG2_SHIFT  (21U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL3_MASK  (0x00400000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL3_SHIFT  (22U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG3_MASK  (0x00800000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG3_SHIFT  (23U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL4_MASK  (0x01000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL4_SHIFT  (24U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG4_MASK  (0x02000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG4_SHIFT  (25U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL5_MASK  (0x04000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL5_SHIFT  (26U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG5_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG5_SHIFT  (27U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL6_MASK  (0x10000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL6_SHIFT  (28U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG6_MASK  (0x20000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG6_SHIFT  (29U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL7_MASK  (0x40000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL7_SHIFT  (30U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_FUNCTIONAL7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG7_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG7_SHIFT  (31U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_DEBUG7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_LOW_1_RESETVAL  (0xffffffffU)

/* L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0 */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R0_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R0_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W0_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W0_SHIFT  (1U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R1_MASK  (0x00000004U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R1_SHIFT  (2U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W1_MASK  (0x00000008U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W1_SHIFT  (3U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R2_MASK  (0x00000010U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R2_SHIFT  (4U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W2_MASK  (0x00000020U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W2_SHIFT  (5U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R3_MASK  (0x00000040U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R3_SHIFT  (6U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W3_MASK  (0x00000080U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W3_SHIFT  (7U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R4_MASK  (0x00000100U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R4_SHIFT  (8U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W4_MASK  (0x00000200U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W4_SHIFT  (9U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R5_MASK  (0x00000400U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R5_SHIFT  (10U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W5_MASK  (0x00000800U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W5_SHIFT  (11U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R6_MASK  (0x00001000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R6_SHIFT  (12U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W6_MASK  (0x00002000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W6_SHIFT  (13U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R7_MASK  (0x00004000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R7_SHIFT  (14U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W7_MASK  (0x00008000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W7_SHIFT  (15U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R8_MASK  (0x00010000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R8_SHIFT  (16U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R8_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R8_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W8_MASK  (0x00020000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W8_SHIFT  (17U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W8_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W8_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R9_MASK  (0x00040000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R9_SHIFT  (18U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R9_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R9_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W9_MASK  (0x00080000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W9_SHIFT  (19U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W9_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W9_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R10_MASK  (0x00100000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R10_SHIFT  (20U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R10_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R10_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W10_MASK  (0x00200000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W10_SHIFT  (21U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W10_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W10_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R11_MASK  (0x00400000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R11_SHIFT  (22U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R11_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R11_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W11_MASK  (0x00800000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W11_SHIFT  (23U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W11_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W11_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R12_MASK  (0x01000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R12_SHIFT  (24U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R12_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R12_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W12_MASK  (0x02000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W12_SHIFT  (25U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W12_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W12_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R13_MASK  (0x04000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R13_SHIFT  (26U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R13_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R13_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W13_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W13_SHIFT  (27U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W13_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W13_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R14_MASK  (0x10000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R14_SHIFT  (28U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R14_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R14_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W14_MASK  (0x20000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W14_SHIFT  (29U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W14_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W14_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R15_MASK  (0x40000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R15_SHIFT  (30U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R15_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_R15_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W15_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W15_SHIFT  (31U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W15_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_W15_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_0_RESETVAL  (0xffffffffU)

/* L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1 */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R0_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R0_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W0_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W0_SHIFT  (1U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R1_MASK  (0x00000004U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R1_SHIFT  (2U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W1_MASK  (0x00000008U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W1_SHIFT  (3U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R2_MASK  (0x00000010U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R2_SHIFT  (4U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W2_MASK  (0x00000020U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W2_SHIFT  (5U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R3_MASK  (0x00000040U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R3_SHIFT  (6U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W3_MASK  (0x00000080U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W3_SHIFT  (7U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R4_MASK  (0x00000100U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R4_SHIFT  (8U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W4_MASK  (0x00000200U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W4_SHIFT  (9U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R5_MASK  (0x00000400U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R5_SHIFT  (10U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W5_MASK  (0x00000800U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W5_SHIFT  (11U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R6_MASK  (0x00001000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R6_SHIFT  (12U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W6_MASK  (0x00002000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W6_SHIFT  (13U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R7_MASK  (0x00004000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R7_SHIFT  (14U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W7_MASK  (0x00008000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W7_SHIFT  (15U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R8_MASK  (0x00010000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R8_SHIFT  (16U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R8_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R8_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W8_MASK  (0x00020000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W8_SHIFT  (17U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W8_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W8_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R9_MASK  (0x00040000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R9_SHIFT  (18U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R9_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R9_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W9_MASK  (0x00080000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W9_SHIFT  (19U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W9_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W9_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R10_MASK  (0x00100000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R10_SHIFT  (20U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R10_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R10_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W10_MASK  (0x00200000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W10_SHIFT  (21U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W10_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W10_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R11_MASK  (0x00400000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R11_SHIFT  (22U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R11_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R11_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W11_MASK  (0x00800000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W11_SHIFT  (23U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W11_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W11_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R12_MASK  (0x01000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R12_SHIFT  (24U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R12_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R12_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W12_MASK  (0x02000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W12_SHIFT  (25U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W12_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W12_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R13_MASK  (0x04000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R13_SHIFT  (26U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R13_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R13_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W13_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W13_SHIFT  (27U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W13_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W13_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R14_MASK  (0x10000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R14_SHIFT  (28U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R14_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R14_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W14_MASK  (0x20000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W14_SHIFT  (29U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W14_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W14_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R15_MASK  (0x40000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R15_SHIFT  (30U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R15_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_R15_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W15_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W15_SHIFT  (31U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W15_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_W15_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_MRM_PERMISSION_REGION_HIGH_1_RESETVAL  (0xffffffffU)

/* L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_START_REGION_1 */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_START_REGION_1_START_REGION_1_MASK  (0x0000000FU)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_START_REGION_1_START_REGION_1_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_START_REGION_1_START_REGION_1_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_START_REGION_1_START_REGION_1_MAX  (0x0000000fU)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_START_REGION_1_RESETVAL  (0x00000000U)

/* L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1 */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1_END_REGION_1_ENABLE_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1_END_REGION_1_ENABLE_SHIFT  (31U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1_END_REGION_1_ENABLE_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1_END_REGION_1_ENABLE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1_END_REGION_1_MASK  (0x0000000FU)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1_END_REGION_1_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1_END_REGION_1_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1_END_REGION_1_MAX  (0x0000000fU)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU0_CTRL_TARG_OCP_FW_503000_END_REGION_1_RESETVAL  (0x00000000U)

/* L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL_FW_UPDATE_REQ_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL_FW_UPDATE_REQ_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL_FW_UPDATE_REQ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL_FW_UPDATE_REQ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL_FW_LOAD_REQ_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL_FW_LOAD_REQ_SHIFT  (1U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL_FW_LOAD_REQ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL_FW_LOAD_REQ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_REGUPDATE_CONTROL_RESETVAL  (0x00000003U)

/* L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0 */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_REQINFO_ERRLOG_MASK  (0x0000FFFFU)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_REQINFO_ERRLOG_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_REQINFO_ERRLOG_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_REQINFO_ERRLOG_MAX  (0x0000ffffU)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_REGION_END_ERRLOG_MASK  (0x001F0000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_REGION_END_ERRLOG_SHIFT  (16U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_REGION_END_ERRLOG_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_REGION_END_ERRLOG_MAX  (0x0000001fU)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_REGION_START_ERRLOG_MASK  (0x03E00000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_REGION_START_ERRLOG_SHIFT  (21U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_REGION_START_ERRLOG_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_REGION_START_ERRLOG_MAX  (0x0000001fU)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_BLK_BURST_VIOLATION_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_BLK_BURST_VIOLATION_SHIFT  (27U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_BLK_BURST_VIOLATION_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_BLK_BURST_VIOLATION_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_ERROR_LOG_0_RESETVAL  (0x00000000U)

/* L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_LOGICAL_ADDR_ERRLOG_0 */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_MASK  (0x0FFFFFFFU)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_LOGICAL_ADDR_ERRLOG_0_SLVOFS_LOGICAL_MAX  (0x0fffffffU)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_LOGICAL_ADDR_ERRLOG_0_RESETVAL  (0x00000000U)

/* L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0 */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_SHIFT  (1U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_MASK  (0x00000004U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_SHIFT  (2U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_MASK  (0x00000008U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_SHIFT  (3U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_MASK  (0x00000010U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_SHIFT  (4U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_MASK  (0x00000020U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_SHIFT  (5U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_MASK  (0x00000040U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_SHIFT  (6U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_MASK  (0x00000080U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_SHIFT  (7U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_MASK  (0x00000100U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_SHIFT  (8U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_MASK  (0x00000200U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_SHIFT  (9U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_EXE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_MASK  (0x00000400U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_SHIFT  (10U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_WRITE_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_MASK  (0x00000800U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_SHIFT  (11U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_READ_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_MASK  (0x00001000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_SHIFT  (12U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_USR_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_MASK  (0x00002000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_SHIFT  (13U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_SEC_PRV_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_MASK  (0x00004000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_SHIFT  (14U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_USR_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_MASK  (0x00008000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_SHIFT  (15U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_PUB_PRV_DEBUG_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_MASK  (0x00010000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_SHIFT  (16U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_MASK  (0x00020000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_SHIFT  (17U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_MASK  (0x00040000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_SHIFT  (18U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_MASK  (0x00080000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_SHIFT  (19U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_MASK  (0x00100000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_SHIFT  (20U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_MASK  (0x00200000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_SHIFT  (21U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_MASK  (0x00400000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_SHIFT  (22U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_MASK  (0x00800000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_SHIFT  (23U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_MASK  (0x01000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_SHIFT  (24U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_MASK  (0x02000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_SHIFT  (25U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_MASK  (0x04000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_SHIFT  (26U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_SHIFT  (27U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_MASK  (0x10000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_SHIFT  (28U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_MASK  (0x20000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_SHIFT  (29U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_MASK  (0x40000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_SHIFT  (30U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_FUNCTIONAL7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_SHIFT  (31U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_DEBUG7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_LOW_0_RESETVAL  (0xffffffffU)

/* L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0 */

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R0_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R0_SHIFT  (0U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W0_MASK  (0x00000002U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W0_SHIFT  (1U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W0_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W0_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R1_MASK  (0x00000004U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R1_SHIFT  (2U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W1_MASK  (0x00000008U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W1_SHIFT  (3U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W1_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W1_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R2_MASK  (0x00000010U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R2_SHIFT  (4U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W2_MASK  (0x00000020U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W2_SHIFT  (5U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W2_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W2_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R3_MASK  (0x00000040U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R3_SHIFT  (6U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W3_MASK  (0x00000080U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W3_SHIFT  (7U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W3_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W3_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R4_MASK  (0x00000100U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R4_SHIFT  (8U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W4_MASK  (0x00000200U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W4_SHIFT  (9U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W4_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W4_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R5_MASK  (0x00000400U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R5_SHIFT  (10U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W5_MASK  (0x00000800U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W5_SHIFT  (11U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W5_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W5_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R6_MASK  (0x00001000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R6_SHIFT  (12U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W6_MASK  (0x00002000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W6_SHIFT  (13U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W6_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W6_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R7_MASK  (0x00004000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R7_SHIFT  (14U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W7_MASK  (0x00008000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W7_SHIFT  (15U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W7_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W7_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R8_MASK  (0x00010000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R8_SHIFT  (16U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R8_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R8_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W8_MASK  (0x00020000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W8_SHIFT  (17U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W8_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W8_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R9_MASK  (0x00040000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R9_SHIFT  (18U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R9_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R9_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W9_MASK  (0x00080000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W9_SHIFT  (19U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W9_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W9_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R10_MASK  (0x00100000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R10_SHIFT  (20U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R10_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R10_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W10_MASK  (0x00200000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W10_SHIFT  (21U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W10_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W10_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R11_MASK  (0x00400000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R11_SHIFT  (22U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R11_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R11_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W11_MASK  (0x00800000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W11_SHIFT  (23U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W11_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W11_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R12_MASK  (0x01000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R12_SHIFT  (24U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R12_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R12_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W12_MASK  (0x02000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W12_SHIFT  (25U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W12_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W12_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R13_MASK  (0x04000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R13_SHIFT  (26U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R13_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R13_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W13_MASK  (0x08000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W13_SHIFT  (27U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W13_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W13_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R14_MASK  (0x10000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R14_SHIFT  (28U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R14_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R14_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W14_MASK  (0x20000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W14_SHIFT  (29U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W14_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W14_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R15_MASK  (0x40000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R15_SHIFT  (30U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R15_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_R15_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W15_MASK  (0x80000000U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W15_SHIFT  (31U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W15_RESETVAL  (0x00000001U)
#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_W15_MAX  (0x00000001U)

#define CSL_DSPL2FNOC_L3_DSPSS_INIT_OCP_MMU1_CTRL_TARG_OCP_FW_504000_MRM_PERMISSION_REGION_HIGH_0_RESETVAL  (0xffffffffU)

/* FLAGMUX_ID_COREID */

#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORETYPEID_MASK         (0x000000FFU)
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORETYPEID_SHIFT        (0U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORETYPEID_RESETVAL     (0x0000000bU)
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORETYPEID_MAX          (0x000000ffU)

#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORECHECKSUM_MASK       (0xFFFFFF00U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORECHECKSUM_SHIFT      (8U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORECHECKSUM_RESETVAL   (0x00ff71d7U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_CORECHECKSUM_MAX        (0x00ffffffU)

#define CSL_DSPL2FNOC_FLAGMUX_ID_COREID_RESETVAL                (0xff71d70bU)

/* FLAGMUX_ID_REVISIONID */

#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_USERID_MASK         (0x000000FFU)
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_USERID_SHIFT        (0U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_USERID_RESETVAL     (0x00000000U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_USERID_MAX          (0x000000ffU)

#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_FLEXNOCID_MASK      (0xFFFFFF00U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_FLEXNOCID_SHIFT     (8U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_FLEXNOCID_RESETVAL  (0x0000ffb2U)
#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_FLEXNOCID_MAX       (0x00ffffffU)

#define CSL_DSPL2FNOC_FLAGMUX_ID_REVISIONID_RESETVAL            (0x00ffb200U)

/* FLAGMUX_FAULTEN */

#define CSL_DSPL2FNOC_FLAGMUX_FAULTEN_FAULTEN_MASK              (0x00000001U)
#define CSL_DSPL2FNOC_FLAGMUX_FAULTEN_FAULTEN_SHIFT             (0U)
#define CSL_DSPL2FNOC_FLAGMUX_FAULTEN_FAULTEN_RESETVAL          (0x00000001U)
#define CSL_DSPL2FNOC_FLAGMUX_FAULTEN_FAULTEN_MAX               (0x00000001U)

#define CSL_DSPL2FNOC_FLAGMUX_FAULTEN_RESETVAL                  (0x00000001U)

/* FLAGMUX_FAULTSTATUS */

#define CSL_DSPL2FNOC_FLAGMUX_FAULTSTATUS_FAULTSTATUS_MASK      (0x00000001U)
#define CSL_DSPL2FNOC_FLAGMUX_FAULTSTATUS_FAULTSTATUS_SHIFT     (0U)
#define CSL_DSPL2FNOC_FLAGMUX_FAULTSTATUS_FAULTSTATUS_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_FLAGMUX_FAULTSTATUS_FAULTSTATUS_MAX       (0x00000001U)

#define CSL_DSPL2FNOC_FLAGMUX_FAULTSTATUS_RESETVAL              (0x00000000U)

/* FLAGMUX_FLAGINEN0 */

#define CSL_DSPL2FNOC_FLAGMUX_FLAGINEN0_FLAGINEN0_MASK          (0x00000001U)
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINEN0_FLAGINEN0_SHIFT         (0U)
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINEN0_FLAGINEN0_RESETVAL      (0x00000001U)
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINEN0_FLAGINEN0_MAX           (0x00000001U)

#define CSL_DSPL2FNOC_FLAGMUX_FLAGINEN0_RESETVAL                (0x00000001U)

/* FLAGMUX_FLAGINSTATUS0 */

#define CSL_DSPL2FNOC_FLAGMUX_FLAGINSTATUS0_FLAGINSTATUS0_MASK  (0x00000001U)
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINSTATUS0_FLAGINSTATUS0_SHIFT  (0U)
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINSTATUS0_FLAGINSTATUS0_RESETVAL  (0x00000000U)
#define CSL_DSPL2FNOC_FLAGMUX_FLAGINSTATUS0_FLAGINSTATUS0_MAX   (0x00000001U)

#define CSL_DSPL2FNOC_FLAGMUX_FLAGINSTATUS0_RESETVAL            (0x00000000U)

/* ERRORLOG_ID_COREID */

#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORETYPEID_MASK        (0x000000FFU)
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORETYPEID_SHIFT       (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORETYPEID_RESETVAL    (0x0000000dU)
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORETYPEID_MAX         (0x000000ffU)

#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORECHECKSUM_MASK      (0xFFFFFF00U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORECHECKSUM_SHIFT     (8U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORECHECKSUM_RESETVAL  (0x000af434U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_CORECHECKSUM_MAX       (0x00ffffffU)

#define CSL_DSPL2FNOC_ERRORLOG_ID_COREID_RESETVAL               (0x0af4340dU)

/* ERRORLOG_ID_REVISIONID */

#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_USERID_MASK        (0x000000FFU)
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_USERID_SHIFT       (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_USERID_RESETVAL    (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_USERID_MAX         (0x000000ffU)

#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_FLEXNOCID_MASK     (0xFFFFFF00U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_FLEXNOCID_SHIFT    (8U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_FLEXNOCID_RESETVAL  (0x0000ffb2U)
#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_FLEXNOCID_MAX      (0x00ffffffU)

#define CSL_DSPL2FNOC_ERRORLOG_ID_REVISIONID_RESETVAL           (0x00ffb200U)

/* ERRORLOG_FAULTEN */

#define CSL_DSPL2FNOC_ERRORLOG_FAULTEN_FAULTEN_MASK             (0x00000001U)
#define CSL_DSPL2FNOC_ERRORLOG_FAULTEN_FAULTEN_SHIFT            (0U)
#define CSL_DSPL2FNOC_ERRORLOG_FAULTEN_FAULTEN_RESETVAL         (0x00000001U)
#define CSL_DSPL2FNOC_ERRORLOG_FAULTEN_FAULTEN_MAX              (0x00000001U)

#define CSL_DSPL2FNOC_ERRORLOG_FAULTEN_RESETVAL                 (0x00000001U)

/* ERRORLOG_ERRVLD */

#define CSL_DSPL2FNOC_ERRORLOG_ERRVLD_ERRVLD_MASK               (0x00000001U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRVLD_ERRVLD_SHIFT              (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRVLD_ERRVLD_RESETVAL           (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRVLD_ERRVLD_MAX                (0x00000001U)

#define CSL_DSPL2FNOC_ERRORLOG_ERRVLD_RESETVAL                  (0x00000000U)

/* ERRORLOG_ERRCLR */

#define CSL_DSPL2FNOC_ERRORLOG_ERRCLR_ERRCLR_MASK               (0x00000001U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRCLR_ERRCLR_SHIFT              (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRCLR_ERRCLR_RESETVAL           (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRCLR_ERRCLR_MAX                (0x00000001U)

#define CSL_DSPL2FNOC_ERRORLOG_ERRCLR_RESETVAL                  (0x00000000U)

/* ERRORLOG_ERRLOG0 */

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LOCK_MASK                (0x00000001U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LOCK_SHIFT               (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LOCK_RESETVAL            (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LOCK_MAX                 (0x00000001U)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_OPC_MASK                 (0x0000001EU)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_OPC_SHIFT                (1U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_OPC_RESETVAL             (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_OPC_MAX                  (0x0000000fU)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_ERRCODE_MASK             (0x00000700U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_ERRCODE_SHIFT            (8U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_ERRCODE_RESETVAL         (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_ERRCODE_MAX              (0x00000007U)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LEN1_MASK                (0x0FFF0000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LEN1_SHIFT               (16U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LEN1_RESETVAL            (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_LEN1_MAX                 (0x00000fffU)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_FORMAT_MASK              (0x80000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_FORMAT_SHIFT             (31U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_FORMAT_RESETVAL          (0x00000001U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_FORMAT_MAX               (0x00000001U)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG0_RESETVAL                 (0x80000000U)

/* ERRORLOG_ERRLOG1 */

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG1_ERRLOG1_MASK             (0x00007FFFU)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG1_ERRLOG1_SHIFT            (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG1_ERRLOG1_RESETVAL         (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG1_ERRLOG1_MAX              (0x00007fffU)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG1_RESETVAL                 (0x00000000U)

/* ERRORLOG_ERRLOG3 */

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG3_ERRLOG3_MASK             (0x7FFFFFFFU)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG3_ERRLOG3_SHIFT            (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG3_ERRLOG3_RESETVAL         (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG3_ERRLOG3_MAX              (0x7fffffffU)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG3_RESETVAL                 (0x00000000U)

/* ERRORLOG_ERRLOG5 */

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG5_ERRLOG5_MASK             (0x003FFFFFU)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG5_ERRLOG5_SHIFT            (0U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG5_ERRLOG5_RESETVAL         (0x00000000U)
#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG5_ERRLOG5_MAX              (0x003fffffU)

#define CSL_DSPL2FNOC_ERRORLOG_ERRLOG5_RESETVAL                 (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
