<?xml version="1.0" encoding="UTF-8" standalone="no" ?><toolSetting xmlns="http://actel.com/sweng/afi" component="debug_top" xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1"><device VendorTechnology_Die="PA4M5000" VendorTechnology_DieVoltage="1.2" VendorTechnology_Family="SmartFusion2" VendorTechnology_Package="fg896" VendorTechnology_Speed="STD"><advancedoptions IO_DEFT_STD="LVCMOS 2.5V" OPCONR="COM" RESTRICTPROBEPINS="1" TEMPR="COM" VCCI_1.2_VOLTR="COM" VCCI_1.5_VOLTR="COM" VCCI_1.8_VOLTR="COM" VCCI_2.5_VOLTR="COM" VCCI_3.3_VOLTR="COM" VOLTR="COM"/></device><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="UPDATE_ENVM" library="Tool" name="UpdateEnvm" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYSTEMBUILDER" library="Tool" name="SysBuilder" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE_PS" library="Tool" name="Precision" state="0" vendor="Mentor" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SYNTHESIZE" library="Tool" name="Synthesize" state="1" vendor="Synopsys" version="1.0.102"><configuration><spirit:hwParameter spirit:name="LANGUAGE_SYSTEM_VLOG">false</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VERILOG_2001">true</spirit:hwParameter><spirit:hwParameter spirit:name="LANGUAGE_VHDL_2008">false</spirit:hwParameter></configuration><input_files><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite_addrdec.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite_defaultslavesm.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite_masterstage.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite_matrix2x16.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite_slavearbiter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite_slavestage.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\rtl\vlog\core_obfuscated\coreahbtoapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368666685</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\rtl\vlog\core_obfuscated\coreahbtoapb3_ahbtoapbsm.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368666685</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368666685</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\rtl\vlog\core_obfuscated\coreahbtoapb3_penablescheduler.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368666685</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core\coreapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367515662</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core\coreapb3_iaddr_reg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367515662</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core\coreapb3_muxptob3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367515662</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\SgCore\OSC\1.0.100\osc_comps.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367531710</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\debug_top\debug_top.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369076421</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\my_mss\my_mss.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368671251</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\my_mss_MSS\my_mss_MSS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368671269</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\my_mss_MSS\my_mss_MSS_tmp_syn.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368671268</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\RAM_with_wrapper\RAM_with_wrapper.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368739150</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\SRAM_64x8\SRAM_64x8.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368674078</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\SRAM_64x8\SRAM_64x8_0\SRAM_64x8_SRAM_64x8_0_TPSRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368674077</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\Top\CCC_0\Top_CCC_0_FCCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369076395</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\Top\OSC_0\Top_OSC_0_OSC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369076397</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\Top\Top.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369076397</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\AHBMASTER_FIC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368996261</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\mem_apb_wrp.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369075065</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\mem_apb_wrp_debug.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369075353</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\mux_blk.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1343084998</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\AHBMASTER_FIC_synplify.sdc</path><type>SDC_ROOT</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368996267</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\Top_synplify.sdc</path><type>SDC_ROOT</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368739253</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\AHBMASTER_FIC_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368996267</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\Top_sdc.sdc</path><type>SDC_ROOT</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368739253</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files><file><path>synthesis\debug_top.edn</path><type>EDN</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1369077317</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></output_files><report_files><file><path>synthesis\synplify.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\debug_top.srr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\debug_top.areasrr</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\run_options.txt</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SPM" library="Tool" name="SPM" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SOFTWAREIDE" library="Tool" name="SoftwareIDE" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SMARTDESIGNCONFIGURATOR" library="Tool" name="SmartDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SMARTDEBUG" library="Tool" name="SmartDebug" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_PRESYNTH" library="Tool" name="RTLSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite_addrdec.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite_defaultslavesm.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite_masterstage.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite_matrix2x16.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite_slavearbiter.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\core\coreahblite_slavestage.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367517502</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\rtl\vlog\core_obfuscated\coreahbtoapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368666685</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\rtl\vlog\core_obfuscated\coreahbtoapb3_ahbtoapbsm.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368666685</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368666685</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\rtl\vlog\core_obfuscated\coreahbtoapb3_penablescheduler.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368666685</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core\coreapb3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367515662</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core\coreapb3_iaddr_reg.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367515662</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\core\coreapb3_muxptob3.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1367515662</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\SgCore\OSC\1.0.100\osc_comps.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1367531710</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\debug_top\debug_top.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369076421</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\my_mss\my_mss.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368671251</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\my_mss_MSS\my_mss_MSS.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368671269</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\my_mss_MSS\my_mss_MSS_tmp_syn.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368671268</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\RAM_with_wrapper\RAM_with_wrapper.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368739150</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\SRAM_64x8\SRAM_64x8.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368674078</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\SRAM_64x8\SRAM_64x8_0\SRAM_64x8_SRAM_64x8_0_TPSRAM.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368674077</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\Top\CCC_0\Top_CCC_0_FCCC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369076395</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\Top\OSC_0\Top_OSC_0_OSC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369076397</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\Top\Top.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369076397</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\AHBMASTER_FIC.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1368996261</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\mem_apb_wrp.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369075065</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\mem_apb_wrp_debug.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369075353</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>hdl\mux_blk.v</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1343084998</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1369076396</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\amba_bfm\bfm_ahbl.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1367517501</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\amba_bfm\bfm_ahbslave.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1367517501</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\amba_bfm\bfm_ahbslaveext.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1367517501</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\amba_bfm\bfm_main.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1367517501</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAHBLite\4.0.100\rtl\vlog\test\user\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1367517501</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1369076396</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\rtl\vlog\amba_bfm\bfm_ahbl.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368666685</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\rtl\vlog\amba_bfm\bfm_apbslave.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368666685</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368666685</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\rtl\vlog\amba_bfm\bfm_main.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368666685</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\COREAHBTOAPB3\3.0.100\rtl\vlog\test\user\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368666685</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAPB3\4.0.100\coreparameters.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1369076397</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\amba_bfm\bfm_ahbtoapb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1367515662</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\amba_bfm\bfm_apb.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1367515662</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\amba_bfm\bfm_apbslave.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1367515662</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\amba_bfm\bfm_apbslaveext.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1367515662</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\amba_bfm\bfm_main.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1367515662</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\DirectCore\CoreAPB3\4.0.100\rtl\vlog\test\user\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1367515662</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\Simulation\CLK_GEN\1.0.1\CLK_GEN.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368824311</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\Simulation\PULSE_GEN\1.0.1\PULSE_GEN.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368993840</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\Actel\Simulation\RESET_GEN\1.0.1\RESET_GEN.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368824311</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\ahbmaster_testbench\ahbmaster_testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1343242988</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\debug_top\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369076421</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\my_mss\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368671251</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\my_mss_MSS\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368671269</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\my_testbench\my_testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368993840</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\RAM_with_wrapper\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368739151</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\SRAM_64x8\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368674078</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>component\work\Top\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1369076401</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>stimulus\my_cnt6.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1343157651</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>stimulus\my_cnt8.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1343157646</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>stimulus\testbench.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1343343648</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>stimulus\user_rd_wr.v</path><type>TB_HDL</type><fileset>STIMULUS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1343857011</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files><file><path>simulation\testbench_presynth_simulation.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SDTB" library="Tool" name="SDTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAM_OPTIONS" library="Tool" name="ProgramOptions" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAMMER_INFO" library="Tool" name="ProgrammerInfo" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="MSSCONFIGURATOR" library="Tool" name="MSS" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="IO_PROGRAMMING_STATE" library="Tool" name="IoProgramState" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLTB" library="Tool" name="HDLTB" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="HDLEDITOR" library="Tool" name="HDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="FIRMWARECONFIGURATOR" library="Tool" name="FirmwareView" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTSDC" library="Tool" name="sdc_export" state="0" vendor="Actel" version="1.0.0"><configuration><spirit:hwParameter spirit:name="FULL_PLACEMENT">false</spirit:hwParameter><spirit:hwParameter spirit:name="PIN_LOCATIONS">true</spirit:hwParameter><spirit:hwParameter spirit:name="PLACEMENT">false</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTNETLIST" library="Tool" name="netlist_export" state="0" vendor="Actel" version="1.0.0"><configuration><spirit:hwParameter spirit:name="EXPORT_HDL_TYPE">VERILOG</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_POSTSYNTH" library="Tool" name="PostSynthesisSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTIOPDC" library="Tool" name="pdc_export" state="0" vendor="Actel" version="1.0.4"><configuration><spirit:hwParameter spirit:name="EXPORT_MODE">PDC_PLACE</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTFPPDC" library="Tool" name="pdc_export" state="0" vendor="Actel" version="1.0.4"><configuration><spirit:hwParameter spirit:name="EXPORT_MODE">PDC_PLACE</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_PRESYNTH" library="Tool" name="st_constraints" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_PRESYNTH" library="Tool" name="mvn_io" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITFLOORPLAN_PRECOMPILE" library="Tool" name="mvn_fp" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="CONFIGURE_CHAIN" library="Tool" name="ConfigureChain" state="0" vendor="Actel" version="1.0.101"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="false" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="COMPILE" library="Tool" name="g4compile" state="1" vendor="Actel" version="1.0.46"><configuration><spirit:hwParameter spirit:name="DISPLAY_FANOUT_LIMIT">10</spirit:hwParameter><spirit:hwParameter spirit:name="MERGE_SDC">true</spirit:hwParameter><spirit:hwParameter spirit:name="PDC_IMPORT_HARDERROR">true</spirit:hwParameter></configuration><input_files><file><path>synthesis\debug_top.edn</path><type>HDL</type><fileset>HDL_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369077317</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>constraint\io\debug_top.io.pdc</path><type>PDC</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>true</used><selectable>true</selectable><timestamp>1369077378</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\debug_top_sdc.sdc</path><type>SDC_SYN</type><fileset>OTHER_SYNTHESIS_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1369077317</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\AHBMASTER_FIC_synplify.sdc</path><type>SDC_PRJ</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368996267</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\debug_top_synplify.sdc</path><type>SDC_PRJ</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1369077317</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>synthesis\Top_synplify.sdc</path><type>SDC_PRJ</type><fileset>DESIGNER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368739253</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files/><report_files><file><path>designer\debug_top\debug_top_rwnetlist.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\debug_top\debug_top_compile.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\debug_top\debug_top_compile_log.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\debug_top\debug_top_sdc.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\debug_top\debug_top_compile_settings.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\debug_top\debug_top_compile.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PLACEROUTE" library="Tool" name="g4layout_placer" state="1" vendor="Actel" version="1.0.35"><configuration><spirit:hwParameter spirit:name="EFFORT_LEVEL">false</spirit:hwParameter><spirit:hwParameter spirit:name="INCRPLACEANDROUTE">0</spirit:hwParameter><spirit:hwParameter spirit:name="PDPR">false</spirit:hwParameter><spirit:hwParameter spirit:name="TDPR">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTSDF" library="Tool" name="g4ba" state="0" vendor="Actel" version="1.0.12"><configuration><spirit:hwParameter spirit:name="DELAY_TYPE">false</spirit:hwParameter><spirit:hwParameter spirit:name="EXPORT_HDL_TYPE">VERILOG</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="SIM_POSTLAYOUT" library="Tool" name="BackAnnotatedSimulation" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTBSDL" library="Tool" name="ExportBSDL" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPIN" library="Tool" name="pinrpt" state="0" vendor="Actel" version="1.0.12"><configuration><spirit:hwParameter spirit:name="PINRPT_BY_NAME">true</spirit:hwParameter><spirit:hwParameter spirit:name="PINRPT_BY_NUMBER">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYPOWER" library="Tool" name="SmartPower" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="VERIFYTIMING" library="Tool" name="st_analysis" state="1" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files><file><path>designer\debug_top\debug_top_maxdelay_timing_report.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\debug_top\debug_top_mindelay_timing_report.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\debug_top\debug_top_maxdelay_timing_violations_report.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file><file><path>designer\debug_top\debug_top_mindelay_timing_violations_report.xml</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="GENERATEPROGRAMMINGDATA" library="Tool" name="g4layout_mapper" state="1" vendor="Actel" version="1.0.2"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EXPORTPROGRAMMINGFILE" library="Tool" name="ExportProgrammingFile" state="0" vendor="Actel" version="1.0.103"><configuration><spirit:hwParameter spirit:name="DUMMY">true</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="PROGRAMDEVICE" library="Tool" name="ProgramDevice" state="4" vendor="Actel" version="1.0.103"><configuration/><input_files><file><path>D:\Appsnotes\2013\RAM_initilization\FROM_FABRIC\FAB_MST_RAM_INIT\component\work\my_mss_MSS\ENVM\ENVM.efc</path><type>EFC</type><fileset>PROG_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1368671254</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></input_files><output_files><file><path>designer\debug_top\debug_top_fp\debug_top.tcl</path><type>FPRO</type><fileset>PROG_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>1369268847</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></output_files><report_files><file><path>designer\debug_top\debug_top_fp\debug_top_program.log</path><type>LOG</type><fileset>OTHER_FILESET</fileset><local>true</local><used>false</used><selectable>true</selectable><timestamp>0</timestamp><used_for_compile>false</used_for_compile><used_for_synthesis>false</used_for_synthesis></file></report_files></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="INSTRUMENTDESIGN" library="Tool" name="InstrumentDesign" state="0" vendor="Actel" version="1.0.100"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITFLOORPLAN_POSTCOMPILE" library="Tool" name="mvn_fp" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITIO_POSTCOMPILE" library="Tool" name="mvn_io" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="EDITTIMING_POSTCOMPILE" library="Tool" name="st_constraints" state="0" vendor="Actel" version="1.0.11"><configuration/><input_files/><output_files/><report_files/></tool><tool Constraint_Default="true" Simulation_Default="true" Source_Default="true" Stimulus_Default="true" internal_name="FLASH_FREEZE" library="Tool" name="g4ff" state="0" vendor="Actel" version="1.0.100"><configuration><spirit:hwParameter spirit:name="FF_MSS_CLOCK">RCOSC_1MHZ</spirit:hwParameter><spirit:hwParameter spirit:name="FF_RAM_STATE">SUSPEND</spirit:hwParameter></configuration><input_files/><output_files/><report_files/></tool></toolSetting>