

================================================================
== Vitis HLS Report for 'covariance'
================================================================
* Date:           Sat Mar  9 22:44:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_covariance_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.600 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max  |   Type  |
    +---------+---------+----------+----------+------+-------+---------+
    |     5369|    18809|  0.107 ms|  0.376 ms|  5370|  18810|       no|
    +---------+---------+----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_5  |      960|    14400|  60 ~ 900|          -|          -|    16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%mean_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %mean" [covariance_no_taffo.c:18]   --->   Operation 8 'read' 'mean_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%cov_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %cov" [covariance_no_taffo.c:18]   --->   Operation 9 'read' 'cov_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%data_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %data" [covariance_no_taffo.c:18]   --->   Operation 10 'read' 'data_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [2/2] (1.81ns)   --->   "%call_ln18 = call void @covariance_Pipeline_VITIS_LOOP_50_1, i32 %gmem, i64 %mean_read, i64 %data_read" [covariance_no_taffo.c:18]   --->   Operation 11 'call' 'call_ln18' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %mean_read, i32 2, i32 63" [covariance_no_taffo.c:62]   --->   Operation 12 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.84ns)   --->   "%store_ln68 = store i5 0, i5 %j" [covariance_no_taffo.c:68]   --->   Operation 13 'store' 'store_ln68' <Predicate = true> <Delay = 0.84>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln18 = call void @covariance_Pipeline_VITIS_LOOP_50_1, i32 %gmem, i64 %mean_read, i64 %data_read" [covariance_no_taffo.c:18]   --->   Operation 14 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.81>
ST_3 : Operation 15 [2/2] (1.81ns)   --->   "%call_ln62 = call void @covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4, i32 %gmem, i62 %trunc_ln, i64 %data_read" [covariance_no_taffo.c:62]   --->   Operation 15 'call' 'call_ln62' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14" [covariance_no_taffo.c:18]   --->   Operation 16 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 256, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %cov, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_12, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %cov, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mean, void @empty_8, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_13, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mean, void @empty_0, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln62 = call void @covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4, i32 %gmem, i62 %trunc_ln, i64 %data_read" [covariance_no_taffo.c:62]   --->   Operation 25 'call' 'call_ln62' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.body36.lr.ph" [covariance_no_taffo.c:68]   --->   Operation 26 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.94>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%i = load i5 %j" [covariance_no_taffo.c:28]   --->   Operation 27 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.87ns)   --->   "%icmp_ln68 = icmp_eq  i5 %i, i5 16" [covariance_no_taffo.c:68]   --->   Operation 28 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [1/1] (1.09ns)   --->   "%add_ln68 = add i5 %i, i5 1" [covariance_no_taffo.c:68]   --->   Operation 30 'add' 'add_ln68' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.body36.lr.ph.split, void %for.end75" [covariance_no_taffo.c:68]   --->   Operation 31 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %i" [covariance_no_taffo.c:28]   --->   Operation 32 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln28, i4 0" [covariance_no_taffo.c:28]   --->   Operation 33 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 34 [2/2] (0.84ns)   --->   "%call_ln28 = call void @covariance_Pipeline_VITIS_LOOP_70_6, i4 %trunc_ln28, i32 %gmem, i8 %tmp_s, i64 %cov_read, i64 %data_read, i4 %trunc_ln28" [covariance_no_taffo.c:28]   --->   Operation 34 'call' 'call_ln28' <Predicate = (!icmp_ln68)> <Delay = 0.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 35 [1/1] (0.84ns)   --->   "%store_ln68 = store i5 %add_ln68, i5 %j" [covariance_no_taffo.c:68]   --->   Operation 35 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.84>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [covariance_no_taffo.c:82]   --->   Operation 36 'ret' 'ret_ln82' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [covariance_no_taffo.c:28]   --->   Operation 37 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln28 = call void @covariance_Pipeline_VITIS_LOOP_70_6, i4 %trunc_ln28, i32 %gmem, i8 %tmp_s, i64 %cov_read, i64 %data_read, i4 %trunc_ln28" [covariance_no_taffo.c:28]   --->   Operation 38 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.body36.lr.ph" [covariance_no_taffo.c:68]   --->   Operation 39 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 2.81ns
The critical path consists of the following:
	s_axi read operation ('mean', covariance_no_taffo.c:18) on port 'mean' (covariance_no_taffo.c:18) [15]  (1 ns)
	'call' operation ('call_ln18', covariance_no_taffo.c:18) to 'covariance_Pipeline_VITIS_LOOP_50_1' [18]  (1.81 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 1.81ns
The critical path consists of the following:
	'call' operation ('call_ln62', covariance_no_taffo.c:62) to 'covariance_Pipeline_VITIS_LOOP_60_3_VITIS_LOOP_62_4' [20]  (1.81 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.94ns
The critical path consists of the following:
	'load' operation ('i', covariance_no_taffo.c:28) on local variable 'j' [24]  (0 ns)
	'add' operation ('add_ln68', covariance_no_taffo.c:68) [27]  (1.1 ns)
	'store' operation ('store_ln68', covariance_no_taffo.c:68) of variable 'add_ln68', covariance_no_taffo.c:68 on local variable 'j' [34]  (0.844 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
