Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,1867
design__instance__area,23131.8
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0003169848641846329
power__switching__total,0.00015720412193331867
power__leakage__total,5.202551847105497E-7
power__total,0.00047470926074311137
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,3.9816098212107893
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,4.481609876721942
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11077497566113506
timing__setup__ws__corner:nom_fast_1p32V_m40C,13.938386839238259
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.110775
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.240042
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,4.311781276288
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,4.811781331799153
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6037678861097662
timing__setup__ws__corner:nom_slow_1p08V_125C,11.390924970126672
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.603768
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.035709
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,4.107613032642001
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,4.607613088153154
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29609177059372177
timing__setup__ws__corner:nom_typ_1p20V_25C,12.993792187782239
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.296092
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.431627
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,4.311781276288
clock__skew__worst_setup,4.481609876721942
timing__hold__ws,0.11077497566113506
timing__setup__ws,11.390924970126672
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110775
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.035709
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1867
design__instance__area__stdcell,23131.8
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.79926
design__instance__utilization__stdcell,0.79926
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,103
design__instance__area__class:inverter,600.566
design__instance__count__class:sequential_cell,115
design__instance__area__class:sequential_cell,5425.06
design__instance__count__class:multi_input_combinational_cell,1504
design__instance__area__class:multi_input_combinational_cell,15378.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,136
design__instance__area__class:timing_repair_buffer,1649.29
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,43373.7
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,28
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1999
route__net__special,2
route__drc_errors__iter:0,1338
route__wirelength__iter:0,48965
route__drc_errors__iter:1,714
route__wirelength__iter:1,48611
route__drc_errors__iter:2,733
route__wirelength__iter:2,48527
route__drc_errors__iter:3,84
route__wirelength__iter:3,48143
route__drc_errors__iter:4,6
route__wirelength__iter:4,48127
route__drc_errors__iter:5,0
route__wirelength__iter:5,48127
route__drc_errors,0
route__wirelength,48127
route__vias,12338
route__vias__singlecut,12338
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,301.365
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,87
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,87
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,87
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,87
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000131026
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000145738
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000598483
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000145738
design_powergrid__voltage__worst,0.0000145738
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000145738
design_powergrid__drop__worst__net:VPWR,0.0000131026
design_powergrid__voltage__worst__net:VGND,0.0000145738
design_powergrid__drop__worst__net:VGND,0.0000145738
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000060900000000000001373445628061187306911961059086024761199951171875
ir__drop__worst,0.0000130999999999999999365958569530477006992441602051258087158203125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
