/* Generated by Yosys 0.53 (git sha1 53c22ab7c, ccache clang++ 18.1.3 -fPIC -O3) */

(* top =  1  *)
/* verilator lint_off CASEOVERLAP*/
module IEEEFMA_H5(clk, rst, A, B, C, negateAB, negateC, RndMode, R);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire [4:0] _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire [6:0] _018_;
  wire [6:0] _019_;
  wire [6:0] _020_;
  wire [6:0] _021_;
  wire [6:0] _022_;
  wire _023_;
  wire [6:0] _024_;
  wire [6:0] _025_;
  wire [6:0] _026_;
  wire [5:0] _027_;
  wire [5:0] _028_;
  wire [5:0] _029_;
  wire [47:0] _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire [21:0] _042_;
  wire _043_;
  wire [37:0] _044_;
  wire _045_;
  wire [36:0] _046_;
  wire [37:0] _047_;
  wire [37:0] _048_;
  wire [37:0] _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire [36:0] _055_;
  wire _056_;
  wire [4:0] _057_;
  wire [6:0] _058_;
  wire [6:0] _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire [5:0] _074_;
  wire [5:0] _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire [5:0] _079_;
  wire _080_;
  wire [5:0] _081_;
  wire [72:0] _082_;
  wire [6:0] _083_;
  wire [6:0] _084_;
  wire [6:0] _085_;
  wire [6:0] _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire [6:0] _090_;
  wire [6:0] _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire [1:0] _118_;
  wire _119_;
  wire [9:0] _120_;
  wire _121_;
  wire [9:0] _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire [6:0] _141_;
  wire _142_;
  wire [6:0] _143_;
  wire _144_;
  wire _145_;
  wire [6:0] _146_;
  wire [6:0] _147_;
  wire [16:0] _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire [15:0] _159_;
  wire [15:0] _160_;
  reg _161_;
  reg _162_;
  reg _163_;
  reg _164_;
  reg _165_;
  reg _166_;
  wire _167_;
  reg _168_;
  reg _169_;
  reg _170_;
  reg _171_;
  reg _172_;
  reg _173_;
  reg [5:0] _174_;
  reg [5:0] _175_;
  reg [5:0] _176_;
  reg _177_;
  wire _178_;
  reg _179_;
  reg _180_;
  reg _181_;
  reg _182_;
  reg _183_;
  reg _184_;
  reg _185_;
  reg _186_;
  reg _187_;
  reg _188_;
  wire _189_;
  reg _190_;
  reg _191_;
  reg _192_;
  reg _193_;
  reg _194_;
  reg _195_;
  reg _196_;
  reg _197_;
  reg [4:0] _198_;
  reg [4:0] _199_;
  wire _200_;
  reg [4:0] _201_;
  reg _202_;
  reg _203_;
  reg _204_;
  reg _205_;
  reg [5:0] _206_;
  reg [5:0] _207_;
  reg [5:0] _208_;
  reg _209_;
  reg _210_;
  wire _211_;
  reg _212_;
  reg _213_;
  reg [36:0] _214_;
  reg _215_;
  reg _216_;
  reg [6:0] _217_;
  reg [6:0] _218_;
  reg [6:0] _219_;
  reg _220_;
  reg _221_;
  wire _222_;
  wire _223_;
  reg _224_;
  reg _225_;
  reg _226_;
  reg _227_;
  reg [5:0] _228_;
  reg [5:0] _229_;
  reg [5:0] _230_;
  reg [6:0] _231_;
  reg [6:0] _232_;
  reg [14:0] _233_;
  wire _234_;
  reg [14:0] _235_;
  reg [14:0] _236_;
  reg [14:0] _237_;
  reg [14:0] _238_;
  reg [14:0] _239_;
  reg [14:0] _240_;
  reg [14:0] _241_;
  reg [14:0] _242_;
  reg [14:0] _243_;
  reg _244_;
  wire _245_;
  reg _246_;
  reg _247_;
  reg _248_;
  reg _249_;
  reg _250_;
  wire _251_;
  wire _252_;
  wire _253_;
  wire _254_;
  wire _255_;
  wire _256_;
  wire _257_;
  wire _258_;
  wire _259_;
  wire _260_;
  wire _261_;
  wire _262_;
  wire _263_;
  wire _264_;
  wire _265_;
  wire [4:0] _266_;
  wire [4:0] _267_;
  wire [5:0] _268_;
  wire _269_;
  wire _270_;
  wire _271_;
  wire _272_;
  wire _273_;
  wire _274_;
  wire _275_;
  wire _276_;
  wire _277_;
  wire _278_;
  wire _279_;
  wire _280_;
  wire _281_;
  wire _282_;
  wire _283_;
  wire _284_;
  wire _285_;
  wire _286_;
  wire _287_;
  wire _288_;
  wire _289_;
  wire _290_;
  wire _291_;
  wire _292_;
  wire _293_;
  wire _294_;
  wire _295_;
  wire _296_;
  wire _297_;
  wire _298_;
  wire _299_;
  wire _300_;
  wire _301_;
  wire _302_;
  wire _303_;
  wire _304_;
  wire _305_;
  wire _306_;
  wire _307_;
  wire _308_;
  wire _309_;
  wire _310_;
  wire _311_;
  wire _312_;
  wire _313_;
  wire _314_;
  wire _315_;
  wire _316_;
  wire _317_;
  wire _318_;
  wire _319_;
  wire _320_;
  wire _321_;
  wire _322_;
  wire _323_;
  input [15:0] A;
  wire [15:0] A;
  input [15:0] B;
  wire [15:0] B;
  input [15:0] C;
  wire [15:0] C;
  output [15:0] R;
  wire [15:0] R;
  input [1:0] RndMode;
  wire [1:0] RndMode;
  wire [4:0] aexp;
  wire [4:0] aexpfield;
  wire [5:0] aexpplusbexp;
  wire [5:0] aexpplusbexp_d1;
  wire [5:0] aexpplusbexp_d2;
  wire [5:0] aexpplusbexp_d3;
  wire ahasnonnullsig;
  wire aisinf;
  wire aisinfornan;
  wire aisnan;
  wire aisnormal;
  wire aiszero;
  wire aiszero_d1;
  wire aiszero_d2;
  wire aiszero_d3;
  wire asgn;
  wire asgn_d1;
  wire asgn_d2;
  wire asgn_d3;
  wire [10:0] asig;
  wire [9:0] asigfield;
  wire [4:0] bexp;
  wire [4:0] bexpfield;
  wire bhasnonnullsig;
  wire [37:0] bigsum;
  wire [37:0] bigsum2;
  wire [36:0] bigsumabs;
  wire [25:0] bigsumabslowerbits;
  wire [72:0] bigsumnormd;
  wire bisinf;
  wire bisinfornan;
  wire bisnan;
  wire bisnormal;
  wire biszero;
  wire biszero_d1;
  wire biszero_d2;
  wire biszero_d3;
  wire bsgn;
  wire bsgn_d1;
  wire bsgn_d2;
  wire bsgn_d3;
  wire [10:0] bsig;
  wire [9:0] bsigfield;
  wire [4:0] cexp;
  wire [4:0] cexp_d1;
  wire [4:0] cexp_d2;
  wire [4:0] cexp_d3;
  wire [4:0] cexpfield;
  wire chasnonnullsig;
  wire cisinf;
  wire cisinfornan;
  wire cisnan;
  wire cisnormal;
  wire cisnormal_d1;
  wire cisnormal_d2;
  wire cisnormal_d3;
  wire ciszero;
  wire ciszero_d1;
  wire ciszero_d2;
  wire ciszero_d3;
  input clk;
  wire clk;
  wire csgn;
  wire csgn_d1;
  wire csgn_d2;
  wire csgn_d3;
  wire [10:0] csig;
  wire [9:0] csigfield;
  wire [37:0] csiginverted;
  wire [47:0] csigshifted;
  wire [36:0] csigshiftedt;
  wire effectivesub;
  wire effectivesub_d1;
  wire [6:0] expdiff;
  wire expdiffnotlarge;
  wire [6:0] expdiffprepare;
  wire expdiffsmall;
  wire expdiffsmall_d1;
  wire expdiffsmall_d2;
  wire expdiffsmall_d3;
  wire expdiffverysmall;
  wire [6:0] exponentresult1;
  wire [6:0] exptentative;
  wire [6:0] exptentative_d1;
  wire [6:0] exptentative_d2;
  wire [6:0] expupdate;
  wire finalrisinf;
  wire [1:0] fracleadingbits;
  wire [1:0] fracleadingbitsnormal;
  wire [9:0] fracresultnormd;
  wire fracresultroundbit;
  wire fracresultstickybit;
  wire [13:0] fractentative;
  wire [4:0] \ieeefpfma_5_10_freq400_uid2leadingzerocounter:534 ;
  wire [14:0] inf;
  wire [14:0] inf_d1;
  wire [14:0] inf_d2;
  wire [14:0] inf_d3;
  wire [14:0] inf_d4;
  wire [14:0] inf_d5;
  wire [4:0] l;
  wire [14:0] nan;
  wire [14:0] nan_d1;
  wire [14:0] nan_d2;
  wire [14:0] nan_d3;
  wire [14:0] nan_d4;
  wire [14:0] nan_d5;
  input negateAB;
  wire negateAB;
  input negateC;
  wire negateC;
  wire negateab_d1;
  wire negateab_d2;
  wire negateab_d3;
  wire negatec_d1;
  wire negatec_d2;
  wire negatec_d3;
  wire [72:0] \normalizationshifter:572 ;
  wire [5:0] normshiftvalue;
  wire [21:0] p;
  wire [36:0] paligned;
  wire [36:0] paligned_d1;
  wire [16:0] resultbeforeround;
  wire [16:0] resultrounded;
  wire [47:0] \rightshiftercomponent:475 ;
  wire risnan;
  wire risnan_d1;
  wire risnan_d2;
  wire risnan_d3;
  wire risnan_d4;
  wire risnan_d5;
  wire rissubnormal;
  wire rissubnormal_d1;
  wire rissubnormal_d2;
  wire riszero;
  wire riszero_d1;
  wire riszero_d2;
  wire round;
  wire roverflowed;
  wire rsgn;
  wire rsgn_d1;
  wire rsgn_d2;
  wire rsgntentative;
  wire rsgntentative_d1;
  wire rsgntentative_d2;
  input rst;
  wire rst;
  wire [5:0] shiftvalue;
  wire [5:0] shiftvalue_d1;
  wire [5:0] shiftvalue_d2;
  wire [5:0] shiftvalue_d3;
  wire [5:0] shiftvaluecasesubnormal;
  wire [5:0] shiftvaluecasesubnormal_d1;
  wire [5:0] shiftvaluecasesubnormal_d2;
  wire [5:0] shiftvaluecasesubnormal_d3;
  wire sticky1;
  wire sticky1_d1;
  wire sticky1_d2;
  wire sticky1_d3;
  wire sticky1_d4;
  wire sticky2;
  wire tentativerisinf;
  wire tentativerisinf_d1;
  wire tentativerisinf_d2;
  wire tentativerisinf_d3;
  wire tentativerisinf_d4;
  wire tentativerisinf_d5;
  wire [6:0] tmpexpcomp1;
  wire [6:0] tmpexpcomp2;
  wire [6:0] tmpexpcomp3;
  wire [6:0] tmpexpcompres1;
  wire [6:0] tmpexpcompres1_d1;
  wire [6:0] tmpexpcompres1_d2;
  wire [6:0] tmpexpcompres1_d3;
  wire [6:0] tmpexpcompres2;
  assign _000_ = A[10] | A[11];
  assign _111_ = _000_ | A[12];
  assign _222_ = _111_ | A[13];
  assign _258_ = _222_ | A[14];
  assign _269_ = A[10] & A[11];
  assign _280_ = _269_ & A[12];
  assign _291_ = _280_ & A[13];
  assign _302_ = _291_ & A[14];
  assign _313_ = A[0] | A[1];
  assign _001_ = _313_ | A[2];
  assign _012_ = _001_ | A[3];
  assign _023_ = _012_ | A[4];
  assign _034_ = _023_ | A[5];
  assign _045_ = _034_ | A[6];
  assign _056_ = _045_ | A[7];
  assign _067_ = _056_ | A[8];
  assign _078_ = _067_ | A[9];
  assign _089_ = ~ aisnormal;
  assign _100_ = ~ ahasnonnullsig;
  assign _112_ = _089_ & _100_;
  assign _123_ = ~ ahasnonnullsig;
  assign _134_ = aisinfornan & _123_;
  assign _145_ = aisinfornan & ahasnonnullsig;
  assign _156_ = B[10] | B[11];
  assign _167_ = _156_ | B[12];
  assign _178_ = _167_ | B[13];
  assign _189_ = _178_ | B[14];
  assign _200_ = B[10] & B[11];
  assign _211_ = _200_ & B[12];
  assign _223_ = _211_ & B[13];
  assign _234_ = _223_ & B[14];
  assign _245_ = B[0] | B[1];
  assign _251_ = _245_ | B[2];
  assign _252_ = _251_ | B[3];
  assign _253_ = _252_ | B[4];
  assign _254_ = _253_ | B[5];
  assign _255_ = _254_ | B[6];
  assign _256_ = _255_ | B[7];
  assign _257_ = _256_ | B[8];
  assign _259_ = _257_ | B[9];
  assign _260_ = ~ bisnormal;
  assign _261_ = ~ bhasnonnullsig;
  assign _262_ = _260_ & _261_;
  assign _263_ = ~ bhasnonnullsig;
  assign _264_ = bisinfornan & _263_;
  assign _265_ = bisinfornan & bhasnonnullsig;
  assign _266_ = aexpfield - { 4'h7, aisnormal };
  assign _267_ = bexpfield - { 4'h7, bisnormal };
  assign _268_ = { aexp[4], aexp } + { bexp[4], bexp };
  assign _270_ = C[10] | C[11];
  assign _271_ = _270_ | C[12];
  assign _272_ = _271_ | C[13];
  assign _273_ = _272_ | C[14];
  assign _274_ = C[10] & C[11];
  assign _275_ = _274_ & C[12];
  assign _276_ = _275_ & C[13];
  assign _277_ = _276_ & C[14];
  assign _278_ = C[0] | C[1];
  assign _279_ = _278_ | C[2];
  assign _281_ = _279_ | C[3];
  assign _282_ = _281_ | C[4];
  assign _283_ = _282_ | C[5];
  assign _284_ = _283_ | C[6];
  assign _285_ = _284_ | C[7];
  assign _286_ = _285_ | C[8];
  assign _287_ = _286_ | C[9];
  assign _288_ = ~ cisnormal;
  assign _289_ = ~ chasnonnullsig;
  assign _290_ = _288_ & _289_;
  assign _292_ = ~ chasnonnullsig;
  assign _293_ = cisinfornan & _292_;
  assign _294_ = cisinfornan & chasnonnullsig;
  assign _295_ = aisnan | bisnan;
  assign _296_ = _295_ | cisnan;
  assign _297_ = aisinf | bisinf;
  assign _298_ = _297_ & cisinf;
  assign _299_ = asgn ^ bsgn;
  assign _300_ = _299_ ^ csgn;
  assign _301_ = _298_ & _300_;
  assign _303_ = _296_ | _301_;
  assign _304_ = biszero | bisnan;
  assign _305_ = ~ _304_;
  assign _306_ = aisinf & _305_;
  assign _307_ = aiszero | aisnan;
  assign _308_ = ~ _307_;
  assign _309_ = bisinf & _308_;
  assign _310_ = _306_ | _309_;
  assign _311_ = ~ cisnan;
  assign _312_ = _310_ & _311_;
  assign _314_ = asgn ^ bsgn;
  assign _315_ = _314_ ^ csgn;
  assign _316_ = ~ _315_;
  assign _317_ = cisinf & _316_;
  assign _318_ = ~ cisinf;
  assign _319_ = _317_ | _318_;
  assign _320_ = _312_ & _319_;
  assign _321_ = aisnan | bisnan;
  assign _322_ = ~ _321_;
  assign _323_ = cisinf & _322_;
  assign _002_ = aisinf | bisinf;
  assign _003_ = asgn ^ bsgn;
  assign _004_ = _003_ ^ csgn;
  assign _005_ = ~ _004_;
  assign _006_ = _002_ & _005_;
  assign _007_ = aisinf | bisinf;
  assign _008_ = ~ _007_;
  assign _009_ = _006_ | _008_;
  assign _010_ = _323_ & _009_;
  assign _011_ = _320_ | _010_;
  assign _013_ = cexpfield - { 4'h7, cisnormal };
  assign _014_ = negateAB ^ asgn;
  assign _015_ = _014_ ^ bsgn;
  assign _016_ = negateC ^ csgn;
  assign _017_ = _015_ ^ _016_;
  assign _018_ = { 2'h0, aexpfield } + { 2'h0, bexpfield };
  assign _019_ = _018_ - { 6'h07, aisnormal };
  assign _020_ = _019_ - { 6'h00, bisnormal };
  assign _021_ = { 2'h0, cexpfield } - expdiffprepare;
  assign _022_ = _021_ - { 6'h00, cisnormal };
  assign _024_ = expdiff + 7'h16;
  assign _025_ = expdiff - 7'h03;
  assign _026_ = expdiff - 7'h0e;
  assign _027_ = expdiffverysmall ? 6'h25 : _029_;
  assign _028_ = 6'h0e - expdiff[5:0];
  assign _029_ = expdiffnotlarge ? _028_ : 6'h00;
  assign _031_ = csigshifted[0] | csigshifted[1];
  assign _032_ = _031_ | csigshifted[2];
  assign _033_ = _032_ | csigshifted[3];
  assign _035_ = _033_ | csigshifted[4];
  assign _036_ = _035_ | csigshifted[5];
  assign _037_ = _036_ | csigshifted[6];
  assign _038_ = _037_ | csigshifted[7];
  assign _039_ = _038_ | csigshifted[8];
  assign _040_ = _039_ | csigshifted[9];
  assign _041_ = _040_ | csigshifted[10];
  assign _042_ = { 11'h000, asig } * { 11'h000, bsig };
  assign _043_ = ~ effectivesub_d1;
  assign _044_ = _043_ ? { 1'h0, csigshiftedt } : { 1'h1, _046_ };
  assign _046_ = ~ csigshiftedt;
  assign _047_ = csiginverted + { 1'h0, paligned_d1 };
  assign _048_ = _047_ + { 37'h0000000000, effectivesub_d1 };
  assign _049_ = { 1'h0, csigshiftedt } - { 1'h0, paligned_d1 };
  assign _050_ = asgn_d1 ^ bsgn_d1;
  assign _051_ = _050_ ^ negateab_d1;
  assign _052_ = _051_ ^ bigsum[37];
  assign _053_ = ~ effectivesub_d1;
  assign _054_ = bigsum2[37] | _053_;
  assign _055_ = _054_ ? bigsum[36:0] : bigsum2[36:0];
  assign _058_ = { aexpplusbexp[5], aexpplusbexp } + 7'h11;
  assign _059_ = tmpexpcompres1_d3 - { 2'h0, l };
  assign _060_ = ~ cisnormal_d3;
  assign _061_ = expdiffsmall_d3 | _060_;
  assign _062_ = _061_ & tmpexpcompres2[6];
  assign _063_ = l == 5'h1a;
  assign _064_ = _063_ ? expdiffsmall_d3 : 1'h0;
  assign _065_ = asgn_d3 ^ bsgn_d3;
  assign _066_ = _065_ ^ negateab_d3;
  assign _068_ = csgn_d3 ^ negatec_d3;
  assign _069_ = _066_ & _068_;
  assign _070_ = aiszero_d3 | biszero_d3;
  assign _071_ = _070_ & ciszero_d3;
  assign _072_ = _071_ ? _069_ : _073_;
  assign _073_ = riszero ? 1'h0 : rsgntentative_d2;
  assign _074_ = aexpplusbexp + 6'h1c;
  assign _075_ = { 1'h0, l } + 6'h0c;
  assign _076_ = ~ rissubnormal;
  assign _077_ = expdiffsmall_d3 & _076_;
  assign _079_ = _077_ ? _075_ : _081_;
  assign _080_ = expdiffsmall_d3 & rissubnormal;
  assign _081_ = _080_ ? shiftvaluecasesubnormal_d3 : shiftvalue_d3;
  assign _083_ = riszero ? 7'h73 : _084_;
  assign _084_ = rissubnormal ? 7'h72 : _090_;
  assign _085_ = { aexpplusbexp_d3[5], aexpplusbexp_d3 } - { 2'h0, l };
  assign _086_ = _085_ + 7'h03;
  assign _087_ = ~ rissubnormal;
  assign _088_ = expdiffsmall_d3 & _087_;
  assign _090_ = _088_ ? _086_ : _091_;
  assign _091_ = { cexp_d3[4], cexp_d3[4], cexp_d3 } + 7'h01;
  assign _092_ = bigsumnormd[0] | bigsumnormd[1];
  assign _093_ = _092_ | bigsumnormd[2];
  assign _094_ = _093_ | bigsumnormd[3];
  assign _095_ = _094_ | bigsumnormd[4];
  assign _096_ = _095_ | bigsumnormd[5];
  assign _097_ = _096_ | bigsumnormd[6];
  assign _098_ = _097_ | bigsumnormd[7];
  assign _099_ = _098_ | bigsumnormd[8];
  assign _101_ = _099_ | bigsumnormd[9];
  assign _102_ = _101_ | bigsumnormd[10];
  assign _103_ = _102_ | bigsumnormd[11];
  assign _104_ = _103_ | bigsumnormd[12];
  assign _105_ = _104_ | bigsumnormd[13];
  assign _106_ = _105_ | bigsumnormd[14];
  assign _107_ = _106_ | bigsumnormd[15];
  assign _108_ = _107_ | bigsumnormd[16];
  assign _109_ = _108_ | bigsumnormd[17];
  assign _110_ = _109_ | bigsumnormd[18];
  assign _113_ = _110_ | bigsumnormd[19];
  assign _114_ = _113_ | bigsumnormd[20];
  assign _115_ = _114_ | bigsumnormd[21];
  assign _116_ = _115_ | bigsumnormd[22];
  assign _117_ = _116_ | bigsumnormd[23];
  assign _118_ = rissubnormal_d2 ? 2'h1 : fracleadingbitsnormal;
  assign _119_ = fracleadingbits == 2'h0;
  assign _120_ = _119_ ? fractentative[10:1] : _122_;
  assign _121_ = fracleadingbits == 2'h1;
  assign _122_ = _121_ ? fractentative[11:2] : fractentative[12:3];
  assign _124_ = fracleadingbits == 2'h0;
  assign _125_ = _124_ ? fractentative[0] : _127_;
  assign _126_ = fracleadingbits == 2'h1;
  assign _127_ = _126_ ? fractentative[1] : fractentative[2];
  assign _128_ = sticky1_d4 | sticky2;
  assign _129_ = fracleadingbits == 2'h0;
  assign _130_ = _129_ ? _128_ : _135_;
  assign _131_ = fractentative[0] | sticky1_d4;
  assign _132_ = _131_ | sticky2;
  assign _133_ = fracleadingbits == 2'h1;
  assign _135_ = _133_ ? _132_ : _138_;
  assign _136_ = fractentative[1] | fractentative[0];
  assign _137_ = _136_ | sticky1_d4;
  assign _138_ = _137_ | sticky2;
  assign _139_ = fracresultstickybit | fracresultnormd[0];
  assign _140_ = fracresultroundbit & _139_;
  assign _141_ = riszero_d2 ? 7'h0d : _143_;
  assign _142_ = fracleadingbits == 2'h0;
  assign _143_ = _142_ ? 7'h0d : _146_;
  assign _144_ = fracleadingbits == 2'h1;
  assign _146_ = _144_ ? 7'h0e : 7'h0f;
  assign _147_ = exptentative_d2 + expupdate;
  assign _148_ = resultbeforeround + { 16'h0000, round };
  assign _149_ = resultrounded[16] | resultrounded[15];
  assign _150_ = resultrounded[14] & resultrounded[13];
  assign _151_ = _150_ & resultrounded[12];
  assign _152_ = _151_ & resultrounded[11];
  assign _153_ = _152_ & resultrounded[10];
  assign _154_ = _149_ | _153_;
  assign _155_ = tentativerisinf_d5 | roverflowed;
  assign _157_ = ~ risnan_d5;
  assign _158_ = _157_ & finalrisinf;
  assign _159_ = _158_ ? { rsgn_d2, inf_d5 } : _160_;
  assign _160_ = risnan_d5 ? { 1'h0, nan_d5 } : { rsgn_d2, resultrounded[14:0] };
  always @(posedge clk, posedge rst)
    if (rst) _161_ <= 1'h0;
    else _161_ <= asgn;
  always @(posedge clk, posedge rst)
    if (rst) _162_ <= 1'h0;
    else _162_ <= asgn_d1;
  always @(posedge clk, posedge rst)
    if (rst) _163_ <= 1'h0;
    else _163_ <= asgn_d2;
  always @(posedge clk, posedge rst)
    if (rst) _164_ <= 1'h0;
    else _164_ <= aiszero;
  always @(posedge clk, posedge rst)
    if (rst) _165_ <= 1'h0;
    else _165_ <= aiszero_d1;
  always @(posedge clk, posedge rst)
    if (rst) _166_ <= 1'h0;
    else _166_ <= aiszero_d2;
  always @(posedge clk, posedge rst)
    if (rst) _168_ <= 1'h0;
    else _168_ <= bsgn;
  always @(posedge clk, posedge rst)
    if (rst) _169_ <= 1'h0;
    else _169_ <= bsgn_d1;
  always @(posedge clk, posedge rst)
    if (rst) _170_ <= 1'h0;
    else _170_ <= bsgn_d2;
  always @(posedge clk, posedge rst)
    if (rst) _171_ <= 1'h0;
    else _171_ <= biszero;
  always @(posedge clk, posedge rst)
    if (rst) _172_ <= 1'h0;
    else _172_ <= biszero_d1;
  always @(posedge clk, posedge rst)
    if (rst) _173_ <= 1'h0;
    else _173_ <= biszero_d2;
  always @(posedge clk, posedge rst)
    if (rst) _174_ <= 6'h00;
    else _174_ <= aexpplusbexp;
  always @(posedge clk, posedge rst)
    if (rst) _175_ <= 6'h00;
    else _175_ <= aexpplusbexp_d1;
  always @(posedge clk, posedge rst)
    if (rst) _176_ <= 6'h00;
    else _176_ <= aexpplusbexp_d2;
  always @(posedge clk, posedge rst)
    if (rst) _177_ <= 1'h0;
    else _177_ <= csgn;
  always @(posedge clk, posedge rst)
    if (rst) _179_ <= 1'h0;
    else _179_ <= csgn_d1;
  always @(posedge clk, posedge rst)
    if (rst) _180_ <= 1'h0;
    else _180_ <= csgn_d2;
  always @(posedge clk, posedge rst)
    if (rst) _181_ <= 1'h0;
    else _181_ <= cisnormal;
  always @(posedge clk, posedge rst)
    if (rst) _182_ <= 1'h0;
    else _182_ <= cisnormal_d1;
  always @(posedge clk, posedge rst)
    if (rst) _183_ <= 1'h0;
    else _183_ <= cisnormal_d2;
  always @(posedge clk, posedge rst)
    if (rst) _184_ <= 1'h0;
    else _184_ <= ciszero;
  always @(posedge clk, posedge rst)
    if (rst) _185_ <= 1'h0;
    else _185_ <= ciszero_d1;
  always @(posedge clk, posedge rst)
    if (rst) _186_ <= 1'h0;
    else _186_ <= ciszero_d2;
  always @(posedge clk, posedge rst)
    if (rst) _187_ <= 1'h0;
    else _187_ <= risnan;
  always @(posedge clk, posedge rst)
    if (rst) _188_ <= 1'h0;
    else _188_ <= risnan_d1;
  always @(posedge clk, posedge rst)
    if (rst) _190_ <= 1'h0;
    else _190_ <= risnan_d2;
  always @(posedge clk, posedge rst)
    if (rst) _191_ <= 1'h0;
    else _191_ <= risnan_d3;
  always @(posedge clk, posedge rst)
    if (rst) _192_ <= 1'h0;
    else _192_ <= risnan_d4;
  always @(posedge clk, posedge rst)
    if (rst) _193_ <= 1'h0;
    else _193_ <= tentativerisinf;
  always @(posedge clk, posedge rst)
    if (rst) _194_ <= 1'h0;
    else _194_ <= tentativerisinf_d1;
  always @(posedge clk, posedge rst)
    if (rst) _195_ <= 1'h0;
    else _195_ <= tentativerisinf_d2;
  always @(posedge clk, posedge rst)
    if (rst) _196_ <= 1'h0;
    else _196_ <= tentativerisinf_d3;
  always @(posedge clk, posedge rst)
    if (rst) _197_ <= 1'h0;
    else _197_ <= tentativerisinf_d4;
  always @(posedge clk, posedge rst)
    if (rst) _198_ <= 5'h00;
    else _198_ <= cexp;
  always @(posedge clk, posedge rst)
    if (rst) _199_ <= 5'h00;
    else _199_ <= cexp_d1;
  always @(posedge clk, posedge rst)
    if (rst) _201_ <= 5'h00;
    else _201_ <= cexp_d2;
  always @(posedge clk, posedge rst)
    if (rst) _202_ <= 1'h0;
    else _202_ <= effectivesub;
  always @(posedge clk, posedge rst)
    if (rst) _203_ <= 1'h0;
    else _203_ <= expdiffsmall;
  always @(posedge clk, posedge rst)
    if (rst) _204_ <= 1'h0;
    else _204_ <= expdiffsmall_d1;
  always @(posedge clk, posedge rst)
    if (rst) _205_ <= 1'h0;
    else _205_ <= expdiffsmall_d2;
  always @(posedge clk, posedge rst)
    if (rst) _206_ <= 6'h00;
    else _206_ <= shiftvalue;
  always @(posedge clk, posedge rst)
    if (rst) _207_ <= 6'h00;
    else _207_ <= shiftvalue_d1;
  always @(posedge clk, posedge rst)
    if (rst) _208_ <= 6'h00;
    else _208_ <= shiftvalue_d2;
  always @(posedge clk, posedge rst)
    if (rst) _209_ <= 1'h0;
    else _209_ <= sticky1;
  always @(posedge clk, posedge rst)
    if (rst) _210_ <= 1'h0;
    else _210_ <= sticky1_d1;
  always @(posedge clk, posedge rst)
    if (rst) _212_ <= 1'h0;
    else _212_ <= sticky1_d2;
  always @(posedge clk, posedge rst)
    if (rst) _213_ <= 1'h0;
    else _213_ <= sticky1_d3;
  always @(posedge clk, posedge rst)
    if (rst) _214_ <= 37'h0000000000;
    else _214_ <= paligned;
  always @(posedge clk, posedge rst)
    if (rst) _215_ <= 1'h0;
    else _215_ <= rsgntentative;
  always @(posedge clk, posedge rst)
    if (rst) _216_ <= 1'h0;
    else _216_ <= rsgntentative_d1;
  always @(posedge clk, posedge rst)
    if (rst) _217_ <= 7'h00;
    else _217_ <= tmpexpcompres1;
  always @(posedge clk, posedge rst)
    if (rst) _218_ <= 7'h00;
    else _218_ <= tmpexpcompres1_d1;
  always @(posedge clk, posedge rst)
    if (rst) _219_ <= 7'h00;
    else _219_ <= tmpexpcompres1_d2;
  always @(posedge clk, posedge rst)
    if (rst) _220_ <= 1'h0;
    else _220_ <= rissubnormal;
  always @(posedge clk, posedge rst)
    if (rst) _221_ <= 1'h0;
    else _221_ <= rissubnormal_d1;
  always @(posedge clk, posedge rst)
    if (rst) _224_ <= 1'h0;
    else _224_ <= riszero;
  always @(posedge clk, posedge rst)
    if (rst) _225_ <= 1'h0;
    else _225_ <= riszero_d1;
  always @(posedge clk, posedge rst)
    if (rst) _226_ <= 1'h0;
    else _226_ <= rsgn;
  always @(posedge clk, posedge rst)
    if (rst) _227_ <= 1'h0;
    else _227_ <= rsgn_d1;
  always @(posedge clk, posedge rst)
    if (rst) _228_ <= 6'h00;
    else _228_ <= shiftvaluecasesubnormal;
  always @(posedge clk, posedge rst)
    if (rst) _229_ <= 6'h00;
    else _229_ <= shiftvaluecasesubnormal_d1;
  always @(posedge clk, posedge rst)
    if (rst) _230_ <= 6'h00;
    else _230_ <= shiftvaluecasesubnormal_d2;
  always @(posedge clk, posedge rst)
    if (rst) _231_ <= 7'h00;
    else _231_ <= exptentative;
  always @(posedge clk, posedge rst)
    if (rst) _232_ <= 7'h00;
    else _232_ <= exptentative_d1;
  always @(posedge clk, posedge rst)
    if (rst) _233_ <= 15'h0000;
    else _233_ <= inf;
  always @(posedge clk, posedge rst)
    if (rst) _235_ <= 15'h0000;
    else _235_ <= inf_d1;
  always @(posedge clk, posedge rst)
    if (rst) _236_ <= 15'h0000;
    else _236_ <= inf_d2;
  always @(posedge clk, posedge rst)
    if (rst) _237_ <= 15'h0000;
    else _237_ <= inf_d3;
  always @(posedge clk, posedge rst)
    if (rst) _238_ <= 15'h0000;
    else _238_ <= inf_d4;
  always @(posedge clk, posedge rst)
    if (rst) _239_ <= 15'h0000;
    else _239_ <= nan;
  always @(posedge clk, posedge rst)
    if (rst) _240_ <= 15'h0000;
    else _240_ <= nan_d1;
  always @(posedge clk, posedge rst)
    if (rst) _241_ <= 15'h0000;
    else _241_ <= nan_d2;
  always @(posedge clk, posedge rst)
    if (rst) _242_ <= 15'h0000;
    else _242_ <= nan_d3;
  always @(posedge clk, posedge rst)
    if (rst) _243_ <= 15'h0000;
    else _243_ <= nan_d4;
  always @(posedge clk, posedge rst)
    if (rst) _244_ <= 1'h0;
    else _244_ <= negateAB;
  always @(posedge clk, posedge rst)
    if (rst) _246_ <= 1'h0;
    else _246_ <= negateab_d1;
  always @(posedge clk, posedge rst)
    if (rst) _247_ <= 1'h0;
    else _247_ <= negateab_d2;
  always @(posedge clk, posedge rst)
    if (rst) _248_ <= 1'h0;
    else _248_ <= negateC;
  always @(posedge clk, posedge rst)
    if (rst) _249_ <= 1'h0;
    else _249_ <= negatec_d1;
  always @(posedge clk, posedge rst)
    if (rst) _250_ <= 1'h0;
    else _250_ <= negatec_d2;
  lzc_26_freq400_uid6_IEEEFMA_H5 ieeefpfma_5_10_freq400_uid2leadingzerocounter (
    .clk(clk),
    .i(bigsumabslowerbits),
    .o(_057_),
    .rst(rst)
  );
  leftshifter37_by_max_36_freq400_uid8_IEEEFMA_H5 normalizationshifter (
    .clk(clk),
    .r(_082_),
    .rst(rst),
    .s(normshiftvalue),
    .x(bigsumabs)
  );
  rightshifter11_by_max_37_freq400_uid4_IEEEFMA_H5 rightshiftercomponent (
    .clk(clk),
    .r(_030_),
    .rst(rst),
    .s(shiftvalue),
    .x(csig)
  );
  assign asgn = A[15];
  assign asgn_d1 = _161_;
  assign asgn_d2 = _162_;
  assign asgn_d3 = _163_;
  assign aexpfield = A[14:10];
  assign asigfield = A[9:0];
  assign aisnormal = _258_;
  assign aisinfornan = _302_;
  assign ahasnonnullsig = _078_;
  assign aiszero = _112_;
  assign aiszero_d1 = _164_;
  assign aiszero_d2 = _165_;
  assign aiszero_d3 = _166_;
  assign aisinf = _134_;
  assign aisnan = _145_;
  assign bsgn = B[15];
  assign bsgn_d1 = _168_;
  assign bsgn_d2 = _169_;
  assign bsgn_d3 = _170_;
  assign bexpfield = B[14:10];
  assign bsigfield = B[9:0];
  assign bisnormal = _189_;
  assign bisinfornan = _234_;
  assign bhasnonnullsig = _259_;
  assign biszero = _262_;
  assign biszero_d1 = _171_;
  assign biszero_d2 = _172_;
  assign biszero_d3 = _173_;
  assign bisinf = _264_;
  assign bisnan = _265_;
  assign aexp = _266_;
  assign bexp = _267_;
  assign asig = { aisnormal, asigfield };
  assign bsig = { bisnormal, bsigfield };
  assign aexpplusbexp = _268_;
  assign aexpplusbexp_d1 = _174_;
  assign aexpplusbexp_d2 = _175_;
  assign aexpplusbexp_d3 = _176_;
  assign csgn = C[15];
  assign csgn_d1 = _177_;
  assign csgn_d2 = _179_;
  assign csgn_d3 = _180_;
  assign cexpfield = C[14:10];
  assign csigfield = C[9:0];
  assign cisnormal = _273_;
  assign cisnormal_d1 = _181_;
  assign cisnormal_d2 = _182_;
  assign cisnormal_d3 = _183_;
  assign cisinfornan = _277_;
  assign chasnonnullsig = _287_;
  assign ciszero = _290_;
  assign ciszero_d1 = _184_;
  assign ciszero_d2 = _185_;
  assign ciszero_d3 = _186_;
  assign cisinf = _293_;
  assign cisnan = _294_;
  assign risnan = _303_;
  assign risnan_d1 = _187_;
  assign risnan_d2 = _188_;
  assign risnan_d3 = _190_;
  assign risnan_d4 = _191_;
  assign risnan_d5 = _192_;
  assign tentativerisinf = _011_;
  assign tentativerisinf_d1 = _193_;
  assign tentativerisinf_d2 = _194_;
  assign tentativerisinf_d3 = _195_;
  assign tentativerisinf_d4 = _196_;
  assign tentativerisinf_d5 = _197_;
  assign cexp = _013_;
  assign cexp_d1 = _198_;
  assign cexp_d2 = _199_;
  assign cexp_d3 = _201_;
  assign effectivesub = _017_;
  assign effectivesub_d1 = _202_;
  assign csig = { cisnormal, csigfield };
  assign expdiffprepare = _020_;
  assign expdiff = _022_;
  assign tmpexpcomp1 = _024_;
  assign expdiffverysmall = tmpexpcomp1[6];
  assign tmpexpcomp2 = _025_;
  assign expdiffsmall = tmpexpcomp2[6];
  assign expdiffsmall_d1 = _203_;
  assign expdiffsmall_d2 = _204_;
  assign expdiffsmall_d3 = _205_;
  assign tmpexpcomp3 = _026_;
  assign expdiffnotlarge = tmpexpcomp3[6];
  assign shiftvalue = _027_;
  assign shiftvalue_d1 = _206_;
  assign shiftvalue_d2 = _207_;
  assign shiftvalue_d3 = _208_;
  assign csigshifted = \rightshiftercomponent:475 ;
  assign sticky1 = _041_;
  assign sticky1_d1 = _209_;
  assign sticky1_d2 = _210_;
  assign sticky1_d3 = _212_;
  assign sticky1_d4 = _213_;
  assign csigshiftedt = csigshifted[47:11];
  assign p = _042_;
  assign paligned = { 13'h0000, p, 2'h0 };
  assign paligned_d1 = _214_;
  assign csiginverted = _044_;
  assign bigsum = _048_;
  assign bigsum2 = _049_;
  assign rsgntentative = _052_;
  assign rsgntentative_d1 = _215_;
  assign rsgntentative_d2 = _216_;
  assign bigsumabs = _055_;
  assign bigsumabslowerbits = bigsumabs[25:0];
  assign l = \ieeefpfma_5_10_freq400_uid2leadingzerocounter:534 ;
  assign tmpexpcompres1 = _058_;
  assign tmpexpcompres1_d1 = _217_;
  assign tmpexpcompres1_d2 = _218_;
  assign tmpexpcompres1_d3 = _219_;
  assign tmpexpcompres2 = _059_;
  assign rissubnormal = _062_;
  assign rissubnormal_d1 = _220_;
  assign rissubnormal_d2 = _221_;
  assign riszero = _064_;
  assign riszero_d1 = _224_;
  assign riszero_d2 = _225_;
  assign rsgn = _072_;
  assign rsgn_d1 = _226_;
  assign rsgn_d2 = _227_;
  assign shiftvaluecasesubnormal = _074_;
  assign shiftvaluecasesubnormal_d1 = _228_;
  assign shiftvaluecasesubnormal_d2 = _229_;
  assign shiftvaluecasesubnormal_d3 = _230_;
  assign normshiftvalue = _079_;
  assign bigsumnormd = \normalizationshifter:572 ;
  assign exptentative = _083_;
  assign exptentative_d1 = _231_;
  assign exptentative_d2 = _232_;
  assign sticky2 = _117_;
  assign fractentative = bigsumnormd[37:24];
  assign fracleadingbitsnormal = fractentative[13:12];
  assign fracleadingbits = _118_;
  assign fracresultnormd = _120_;
  assign fracresultroundbit = _125_;
  assign fracresultstickybit = _130_;
  assign round = _140_;
  assign expupdate = _141_;
  assign exponentresult1 = _147_;
  assign resultbeforeround = { exponentresult1, fracresultnormd };
  assign resultrounded = _148_;
  assign roverflowed = _154_;
  assign finalrisinf = _155_;
  assign inf = 15'h7c00;
  assign inf_d1 = _233_;
  assign inf_d2 = _235_;
  assign inf_d3 = _236_;
  assign inf_d4 = _237_;
  assign inf_d5 = _238_;
  assign nan = 15'h7fff;
  assign nan_d1 = _239_;
  assign nan_d2 = _240_;
  assign nan_d3 = _241_;
  assign nan_d4 = _242_;
  assign nan_d5 = _243_;
  assign negateab_d1 = _244_;
  assign negateab_d2 = _246_;
  assign negateab_d3 = _247_;
  assign negatec_d1 = _248_;
  assign negatec_d2 = _249_;
  assign negatec_d3 = _250_;
  assign \rightshiftercomponent:475  = _030_;
  assign \ieeefpfma_5_10_freq400_uid2leadingzerocounter:534  = _057_;
  assign \normalizationshifter:572  = _082_;
  assign R = _159_;
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module leftshifter37_by_max_36_freq400_uid8_IEEEFMA_H5(clk, rst, x, s, r);
  wire [37:0] _00_;
  wire [39:0] _01_;
  wire [43:0] _02_;
  wire [51:0] _03_;
  wire [67:0] _04_;
  wire [99:0] _05_;
  reg [5:0] _06_;
  reg [5:0] _07_;
  reg [36:0] _08_;
  reg [36:0] _09_;
  reg [43:0] _10_;
  reg [67:0] _11_;
  input clk;
  wire clk;
  wire [36:0] level0;
  wire [36:0] level0_d1;
  wire [36:0] level0_d2;
  wire [37:0] level1;
  wire [39:0] level2;
  wire [43:0] level3;
  wire [43:0] level3_d1;
  wire [51:0] level4;
  wire [67:0] level5;
  wire [67:0] level5_d1;
  wire [99:0] level6;
  wire [5:0] ps;
  wire [5:0] ps_d1;
  wire [5:0] ps_d2;
  output [72:0] r;
  wire [72:0] r;
  input rst;
  wire rst;
  input [5:0] s;
  wire [5:0] s;
  input [36:0] x;
  wire [36:0] x;
  assign _00_ = ps[0] ? { level0_d2, 1'h0 } : { 1'h0, level0_d2 };
  assign _01_ = ps[1] ? { level1, 2'h0 } : { 2'h0, level1 };
  assign _02_ = ps[2] ? { level2, 4'h0 } : { 4'h0, level2 };
  assign _03_ = ps_d1[3] ? { level3_d1, 8'h00 } : { 8'h00, level3_d1 };
  assign _04_ = ps_d1[4] ? { level4, 16'h0000 } : { 16'h0000, level4 };
  assign _05_ = ps_d2[5] ? { level5_d1, 32'h00000000 } : { 32'h00000000, level5_d1 };
  always @(posedge clk, posedge rst)
    if (rst) _06_ <= 6'h00;
    else _06_ <= ps;
  always @(posedge clk, posedge rst)
    if (rst) _07_ <= 6'h00;
    else _07_ <= ps_d1;
  always @(posedge clk, posedge rst)
    if (rst) _08_ <= 37'h0000000000;
    else _08_ <= level0;
  always @(posedge clk, posedge rst)
    if (rst) _09_ <= 37'h0000000000;
    else _09_ <= level0_d1;
  always @(posedge clk, posedge rst)
    if (rst) _10_ <= 44'h00000000000;
    else _10_ <= level3;
  always @(posedge clk, posedge rst)
    if (rst) _11_ <= 68'h00000000000000000;
    else _11_ <= level5;
  assign ps = s;
  assign ps_d1 = _06_;
  assign ps_d2 = _07_;
  assign level0 = x;
  assign level0_d1 = _08_;
  assign level0_d2 = _09_;
  assign level1 = _00_;
  assign level2 = _01_;
  assign level3 = _02_;
  assign level3_d1 = _10_;
  assign level4 = _03_;
  assign level5 = _04_;
  assign level5_d1 = _11_;
  assign level6 = _05_;
  assign r = level6[72:0];
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module lzc_26_freq400_uid6_IEEEFMA_H5(clk, rst, i, o);
  wire _00_;
  wire _01_;
  wire [14:0] _02_;
  wire _03_;
  wire _04_;
  wire [6:0] _05_;
  wire _06_;
  wire _07_;
  wire [2:0] _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire [1:0] _13_;
  reg _14_;
  reg [14:0] _15_;
  reg [2:0] _16_;
  reg [2:0] _17_;
  input clk;
  wire clk;
  wire digit2;
  wire digit3;
  wire digit4;
  wire digit4_d1;
  input [25:0] i;
  wire [25:0] i;
  wire [2:0] level2;
  wire [2:0] level2_d1;
  wire [6:0] level3;
  wire [14:0] level4;
  wire [14:0] level4_d1;
  wire [30:0] level5;
  wire [1:0] lowbits;
  output [4:0] o;
  wire [4:0] o;
  wire [2:0] outhighbits;
  wire [2:0] outhighbits_d1;
  input rst;
  wire rst;
  assign _00_ = level5[30:15] == 16'h0000;
  assign _01_ = _00_ ? 1'h1 : 1'h0;
  assign _02_ = digit4 ? level5[14:0] : level5[30:16];
  assign _03_ = level4_d1[14:7] == 8'h00;
  assign _04_ = _03_ ? 1'h1 : 1'h0;
  assign _05_ = digit3 ? level4_d1[6:0] : level4_d1[14:8];
  assign _06_ = level3[6:3] == 4'h0;
  assign _07_ = _06_ ? 1'h1 : 1'h0;
  assign _08_ = digit2 ? level3[2:0] : level3[6:4];
  assign _09_ = level2_d1 == 3'h0;
  assign _10_ = level2_d1 == 3'h1;
  assign _11_ = level2_d1 == 3'h2;
  assign _12_ = level2_d1 == 3'h3;
  function [1:0] \:914 ;
    input [1:0] a;
    input [7:0] b;
    input [3:0] s;
    (* parallel_case *)
    casez (s)
      4'b???1:
        \:914  = b[1:0];
      4'b??1?:
        \:914  = b[3:2];
      4'b?1??:
        \:914  = b[5:4];
      4'b1???:
        \:914  = b[7:6];
      default:
        \:914  = a;
    endcase
  endfunction
  assign _13_ = \:914 (2'h0, 8'h5b, { _12_, _11_, _10_, _09_ });
  always @(posedge clk, posedge rst)
    if (rst) _14_ <= 1'h0;
    else _14_ <= digit4;
  always @(posedge clk, posedge rst)
    if (rst) _15_ <= 15'h0000;
    else _15_ <= level4;
  always @(posedge clk, posedge rst)
    if (rst) _16_ <= 3'h0;
    else _16_ <= level2;
  always @(posedge clk, posedge rst)
    if (rst) _17_ <= 3'h0;
    else _17_ <= outhighbits;
  assign level5 = { i, 5'h1f };
  assign digit4 = _01_;
  assign digit4_d1 = _14_;
  assign level4 = _02_;
  assign level4_d1 = _15_;
  assign digit3 = _04_;
  assign level3 = _05_;
  assign digit2 = _07_;
  assign level2 = _08_;
  assign level2_d1 = _16_;
  assign lowbits = _13_;
  assign outhighbits = { digit4_d1, digit3, digit2 };
  assign outhighbits_d1 = _17_;
  assign o = { outhighbits_d1, lowbits };
endmodule
/* verilator lint_on CASEOVERLAP*/

/* verilator lint_off CASEOVERLAP*/
module rightshifter11_by_max_37_freq400_uid4_IEEEFMA_H5(clk, rst, x, s, r);
  wire [11:0] _0_;
  wire [13:0] _1_;
  wire [17:0] _2_;
  wire [25:0] _3_;
  wire [41:0] _4_;
  wire [73:0] _5_;
  reg [5:0] _6_;
  reg [41:0] _7_;
  input clk;
  wire clk;
  wire [10:0] level0;
  wire [11:0] level1;
  wire [13:0] level2;
  wire [17:0] level3;
  wire [25:0] level4;
  wire [41:0] level5;
  wire [41:0] level5_d1;
  wire [73:0] level6;
  wire [5:0] ps;
  wire [5:0] ps_d1;
  output [47:0] r;
  wire [47:0] r;
  input rst;
  wire rst;
  input [5:0] s;
  wire [5:0] s;
  input [10:0] x;
  wire [10:0] x;
  assign _0_ = ps[0] ? { 1'h0, level0 } : { level0, 1'h0 };
  assign _1_ = ps[1] ? { 2'h0, level1 } : { level1, 2'h0 };
  assign _2_ = ps[2] ? { 4'h0, level2 } : { level2, 4'h0 };
  assign _3_ = ps[3] ? { 8'h00, level3 } : { level3, 8'h00 };
  assign _4_ = ps[4] ? { 16'h0000, level4 } : { level4, 16'h0000 };
  assign _5_ = ps_d1[5] ? { 32'h00000000, level5_d1 } : { level5_d1, 32'h00000000 };
  always @(posedge clk, posedge rst)
    if (rst) _6_ <= 6'h00;
    else _6_ <= ps;
  always @(posedge clk, posedge rst)
    if (rst) _7_ <= 42'h00000000000;
    else _7_ <= level5;
  assign ps = s;
  assign ps_d1 = _6_;
  assign level0 = x;
  assign level1 = _0_;
  assign level2 = _1_;
  assign level3 = _2_;
  assign level4 = _3_;
  assign level5 = _4_;
  assign level5_d1 = _7_;
  assign level6 = _5_;
  assign r = level6[73:26];
endmodule
/* verilator lint_on CASEOVERLAP*/
