byte[4] in_RT = {0, 0, 0, 0};
byte RT_count = 0;
state {idle(0), rel(1), res(2), error_st(3)} Bandwidth.state = 0;
byte Bandwidth.i = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_0.state = 0;
byte Node_0.rt = 0;
byte Node_0.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_1.state = 0;
byte Node_1.rt = 0;
byte Node_1.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_2.state = 0;
byte Node_2.rt = 0;
byte Node_2.granted = 0;
state {idle(0), start(1), RT_action(2), NRT_action(3), want_RT(4), reserved(5), finish(6), error_st(7), wait_ok(8)} Node_3.state = 0;
byte Node_3.rt = 0;
byte Node_3.granted = 0;
state {start(0), RT_phase(1), RT_wait(2), NRT_phase(3), NRT_wait(4), cycle_end(5)} Token.state = 0;
byte Token.i = 0;
byte Token.NRT_count = 4;
byte Token.next = 0;
state {q1(0), q2(1)} LTL_property.state = 0;
transient bool t_0 = false;
transient byte t_1 = 0;
transient bool t_2 = false;
transient bool t_3 = false;
transient bool t_4 = false;
transient bool t_5 = false;
transient bool t_6 = false;
transient bool t_7 = false;
transient bool t_8 = false;
transient bool t_9 = false;
transient bool t_10 = false;
transient bool t_11 = false;
transient bool t_12 = false;
transient bool t_13 = false;
transient bool t_14 = false;
transient bool t_15 = false;
transient bool t_16 = false;
transient bool t_17 = false;
transient bool t_18 = false;
transient bool t_19 = false;
transient bool t_20 = false;
transient bool t_21 = false;
transient bool t_22 = false;
transient bool t_23 = false;
transient bool t_24 = false;
transient bool t_25 = false;
transient bool t_26 = false;
transient bool t_27 = false;
transient bool t_28 = false;
transient bool t_29 = false;
transient bool t_30 = false;
transient bool t_31 = false;
transient bool t_32 = false;
transient bool t_33 = false;
transient bool t_34 = false;
transient bool t_35 = false;
transient bool t_36 = false;
transient bool t_37 = false;
transient bool t_38 = false;
transient bool t_39 = false;
transient bool t_40 = false;
transient bool t_41 = false;
transient bool t_42 = false;
transient bool t_43 = false;
transient bool t_44 = false;
transient bool t_45 = false;
transient bool t_46 = false;
transient bool t_47 = false;
transient bool t_48 = false;
transient bool t_49 = false;
transient bool t_50 = false;
transient bool t_51 = false;
transient bool t_52 = false;
transient bool t_53 = false;
transient bool t_54 = false;
transient byte t_55 = 0;
transient bool t_56 = false;
transient bool t_57 = false;
transient bool t_58 = false;
transient int t_59 = 0;
transient bool t_60 = false;
transient bool t_61 = false;
transient bool t_62 = false;
transient bool t_63 = false;
transient bool t_64 = false;
transient bool t_65 = false;
transient bool t_66 = false;
transient int t_67 = 0;
transient bool t_68 = false;
transient bool t_69 = false;
transient bool t_70 = false;
transient bool t_71 = false;
transient bool t_72 = false;
transient bool t_73 = false;
transient bool t_74 = false;
transient bool t_75 = false;
transient bool t_76 = false;
transient bool t_77 = false;
transient bool t_78 = false;
transient bool t_79 = false;
transient bool t_80 = false;
transient bool t_81 = false;
transient bool t_82 = false;
transient bool t_83 = false;
transient bool t_84 = false;
transient bool t_85 = false;
transient bool t_86 = false;
transient bool t_87 = false;
transient bool t_88 = false;
transient bool t_89 = false;
transient bool t_90 = false;
transient bool t_91 = false;
transient bool t_92 = false;
transient bool t_93 = false;
transient bool t_94 = false;
transient bool t_95 = false;
transient bool t_96 = false;
transient bool t_97 = false;
transient bool t_98 = false;
transient byte t_99 = 0;
transient bool t_100 = false;
transient bool t_101 = false;
transient bool t_102 = false;
transient bool t_103 = false;
transient bool t_104 = false;
transient bool t_105 = false;
transient bool t_106 = false;
transient bool t_107 = false;
transient bool t_108 = false;
transient bool t_109 = false;
transient bool t_110 = false;
transient bool t_111 = false;
transient bool t_112 = false;
transient bool t_113 = false;
transient byte t_114 = 0;
transient bool t_115 = false;
transient bool t_116 = false;
transient bool t_117 = false;
transient bool t_118 = false;
transient bool t_119 = false;
transient bool t_120 = false;
transient bool t_121 = false;
transient bool t_122 = false;
transient bool t_123 = false;
transient bool t_124 = false;
transient bool t_125 = false;
transient bool t_126 = false;
transient bool t_127 = false;
transient bool t_128 = false;
transient bool t_129 = false;
transient bool t_130 = false;
transient bool t_131 = false;
transient bool t_132 = false;
transient bool t_133 = false;
transient bool t_134 = false;
transient bool t_135 = false;
transient bool t_136 = false;
transient bool t_137 = false;
transient bool t_138 = false;
transient bool t_139 = false;
transient bool t_140 = false;
transient bool t_141 = false;
transient bool t_142 = false;
transient bool t_143 = false;
transient bool t_144 = false;
transient bool t_145 = false;
transient bool t_146 = false;
transient bool t_147 = false;
transient bool t_148 = false;
transient bool t_149 = false;
transient bool t_150 = false;
transient bool t_151 = false;
transient bool t_152 = false;
transient bool t_153 = false;
transient bool t_154 = false;
transient bool t_155 = false;
transient bool t_156 = false;
transient bool t_157 = false;
transient bool t_158 = false;
transient bool t_159 = false;
transient byte t_160 = 0;
transient bool t_161 = false;
transient bool t_162 = false;
transient bool t_163 = false;
transient bool t_164 = false;
transient int t_165 = 0;
transient bool t_166 = false;
transient byte t_167 = 0;
transient bool t_168 = false;
transient bool t_169 = false;
transient bool t_170 = false;
transient bool t_171 = false;
transient int t_172 = 0;
transient bool t_173 = false;
transient byte t_174 = 0;
transient bool t_175 = false;
transient bool t_176 = false;
transient bool t_177 = false;
transient bool t_178 = false;
transient int t_179 = 0;
transient bool t_180 = false;
transient byte t_181 = 0;
transient bool t_182 = false;
transient bool t_183 = false;
transient bool t_184 = false;
transient bool t_185 = false;
transient int t_186 = 0;
transient bool t_187 = false;
transient bool t_188 = false;
transient bool t_189 = false;
transient int t_190 = 0;
transient bool t_191 = false;
transient bool t_192 = false;
transient bool t_193 = false;
transient int t_194 = 0;
transient int t_195 = 0;
transient int t_196 = 0;
transient bool t_197 = false;
transient bool t_198 = false;
transient bool t_199 = false;
transient int t_200 = 0;
transient bool t_201 = false;
transient bool t_202 = false;
transient bool t_203 = false;
transient int t_204 = 0;
transient int t_205 = 0;
transient int t_206 = 0;
transient bool t_207 = false;
transient bool t_208 = false;
transient bool t_209 = false;
transient int t_210 = 0;
transient bool t_211 = false;
transient bool t_212 = false;
transient bool t_213 = false;
transient int t_214 = 0;
transient int t_215 = 0;
transient int t_216 = 0;
transient bool t_217 = false;
transient bool t_218 = false;
transient bool t_219 = false;
transient int t_220 = 0;
transient bool t_221 = false;
transient bool t_222 = false;
transient bool t_223 = false;
transient int t_224 = 0;
transient int t_225 = 0;
transient int t_226 = 0;
transient bool t_227 = false;
transient bool t_228 = false;
transient byte t_229 = 0;
transient bool t_230 = false;
transient bool t_231 = false;
transient bool t_232 = false;
transient bool t_233 = false;
transient bool t_234 = false;
transient bool t_235 = false;
transient bool t_236 = false;
transient bool t_237 = false;
transient bool t_238 = false;
transient bool t_239 = false;
transient bool t_240 = false;
transient bool t_241 = false;
transient bool t_242 = false;
transient bool t_243 = false;
transient bool t_244 = false;
transient bool t_245 = false;
transient bool t_246 = false;
transient int t_247 = 0;
transient bool t_248 = false;
transient bool t_249 = false;
transient bool t_250 = false;
transient bool t_251 = false;
transient bool t_252 = false;
transient int t_253 = 0;
transient bool t_254 = false;
transient bool t_255 = false;
transient bool t_256 = false;
transient bool t_257 = false;
transient bool t_258 = false;
transient int t_259 = 0;
transient bool t_260 = false;
transient bool t_261 = false;
transient bool t_262 = false;
transient bool t_263 = false;
transient bool t_264 = false;
transient int t_265 = 0;
transient bool t_266 = false;
transient bool t_267 = false;
transient byte t_268 = 0;
transient bool t_269 = false;
transient bool t_270 = false;
transient bool t_271 = false;
transient bool t_272 = false;
transient bool t_273 = false;
transient bool t_274 = false;
transient bool t_275 = false;
transient bool t_276 = false;
transient bool t_277 = false;
transient bool t_278 = false;
transient bool t_279 = false;
transient bool t_280 = false;
	process Bandwidth 
		guardBlock
			t_0 = Bandwidth.state == 1,
			t_1 = in_RT[Bandwidth.i],
			t_2 = t_1 == 0,
			t_3 = t_0 and t_2;

		guardCondition t_3;
		effect
			Bandwidth.state = 3;

	process Node_0 
		guardBlock
			t_4 = Node_0.state == 1,
			t_5 = Node_0.rt == 1,
			t_6 = t_4 and t_5;

		guardCondition t_6;
		effect
			Node_0.state = 2;

	process Node_0 
		guardBlock
			t_7 = Node_0.state == 1,
			t_8 = Node_0.rt == 0,
			t_9 = t_7 and t_8;

		guardCondition t_9;
		effect
			Node_0.state = 3;

	process Node_0 
		guardBlock
			t_10 = Node_0.state == 2,
			t_11 = Node_0.granted == 0,
			t_12 = t_10 and t_11;

		guardCondition t_12;
		effect
			Node_0.state = 7;

	process Node_0 
		guardBlock
			t_13 = Node_0.state == 2;

		guardCondition t_13;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_14 = Node_0.state == 3;

		guardCondition t_14;
		effect
			Node_0.state = 6;

	process Node_0 
		guardBlock
			t_15 = Node_0.state == 5;

		guardCondition t_15;
		effect
			Node_0.state = 6,
			Node_0.granted = 1;

	process Node_1 
		guardBlock
			t_16 = Node_1.state == 1,
			t_17 = Node_1.rt == 1,
			t_18 = t_16 and t_17;

		guardCondition t_18;
		effect
			Node_1.state = 2;

	process Node_1 
		guardBlock
			t_19 = Node_1.state == 1,
			t_20 = Node_1.rt == 0,
			t_21 = t_19 and t_20;

		guardCondition t_21;
		effect
			Node_1.state = 3;

	process Node_1 
		guardBlock
			t_22 = Node_1.state == 2,
			t_23 = Node_1.granted == 0,
			t_24 = t_22 and t_23;

		guardCondition t_24;
		effect
			Node_1.state = 7;

	process Node_1 
		guardBlock
			t_25 = Node_1.state == 2;

		guardCondition t_25;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_26 = Node_1.state == 3;

		guardCondition t_26;
		effect
			Node_1.state = 6;

	process Node_1 
		guardBlock
			t_27 = Node_1.state == 5;

		guardCondition t_27;
		effect
			Node_1.state = 6,
			Node_1.granted = 1;

	process Node_2 
		guardBlock
			t_28 = Node_2.state == 1,
			t_29 = Node_2.rt == 1,
			t_30 = t_28 and t_29;

		guardCondition t_30;
		effect
			Node_2.state = 2;

	process Node_2 
		guardBlock
			t_31 = Node_2.state == 1,
			t_32 = Node_2.rt == 0,
			t_33 = t_31 and t_32;

		guardCondition t_33;
		effect
			Node_2.state = 3;

	process Node_2 
		guardBlock
			t_34 = Node_2.state == 2,
			t_35 = Node_2.granted == 0,
			t_36 = t_34 and t_35;

		guardCondition t_36;
		effect
			Node_2.state = 7;

	process Node_2 
		guardBlock
			t_37 = Node_2.state == 2;

		guardCondition t_37;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_38 = Node_2.state == 3;

		guardCondition t_38;
		effect
			Node_2.state = 6;

	process Node_2 
		guardBlock
			t_39 = Node_2.state == 5;

		guardCondition t_39;
		effect
			Node_2.state = 6,
			Node_2.granted = 1;

	process Node_3 
		guardBlock
			t_40 = Node_3.state == 1,
			t_41 = Node_3.rt == 1,
			t_42 = t_40 and t_41;

		guardCondition t_42;
		effect
			Node_3.state = 2;

	process Node_3 
		guardBlock
			t_43 = Node_3.state == 1,
			t_44 = Node_3.rt == 0,
			t_45 = t_43 and t_44;

		guardCondition t_45;
		effect
			Node_3.state = 3;

	process Node_3 
		guardBlock
			t_46 = Node_3.state == 2,
			t_47 = Node_3.granted == 0,
			t_48 = t_46 and t_47;

		guardCondition t_48;
		effect
			Node_3.state = 7;

	process Node_3 
		guardBlock
			t_49 = Node_3.state == 2;

		guardCondition t_49;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_50 = Node_3.state == 3;

		guardCondition t_50;
		effect
			Node_3.state = 6;

	process Node_3 
		guardBlock
			t_51 = Node_3.state == 5;

		guardCondition t_51;
		effect
			Node_3.state = 6,
			Node_3.granted = 1;

	process Token 
		guardBlock
			t_52 = Token.state == 0;

		guardCondition t_52;
		effect
			Token.state = 1,
			Token.i = 0;

	process Token 
		guardBlock
			t_53 = Token.state == 1,
			t_54 = Token.i < 4,
			t_55 = in_RT[Token.i],
			t_56 = t_55 == 0,
			t_57 = t_54 and t_56,
			t_58 = t_53 and t_57;

		guardCondition t_58;
		effect
			Token.state = 1,
			t_59 = Token.i + 1,
			Token.i = t_59;

	process Token 
		guardBlock
			t_60 = Token.state == 1,
			t_61 = Token.i == 4,
			t_62 = t_60 and t_61;

		guardCondition t_62;
		effect
			Token.state = 3;

	process Token 
		guardBlock
			t_63 = Token.state == 3,
			t_64 = Token.NRT_count == 0,
			t_65 = t_63 and t_64;

		guardCondition t_65;
		effect
			Token.state = 5;

	process Token 
		guardBlock
			t_66 = Token.state == 5;

		guardCondition t_66;
		effect
			Token.state = 0,
			t_67 = 4 - RT_count,
			Token.NRT_count = t_67;

	process LTL_property 
		guardBlock
			t_68 = LTL_property.state == 0;

		guardCondition t_68;
		effect
			LTL_property.state = 0;

	process LTL_property 
		guardBlock
			t_69 = LTL_property.state == 0,
			t_70 = Node_0.state == 2,
			t_71 = not t_70,
			t_72 = t_69 and t_71;

		guardCondition t_72;
		effect
			LTL_property.state = 1;

	process LTL_property 
		guardBlock
			t_73 = LTL_property.state == 1,
			t_74 = Node_0.state == 2,
			t_75 = not t_74,
			t_76 = t_73 and t_75;

		guardCondition t_76;
		effect
			LTL_property.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_77 = Bandwidth.state == 2,
			t_78 = RT_count >= 2,
			t_79 = t_77 and t_78,
			t_80 = Node_0.state == 4,
			t_81 = t_79 and t_80;

		guardCondition t_81;
		effect
			Bandwidth.state = 0,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_82 = Bandwidth.state == 2,
			t_83 = RT_count >= 2,
			t_84 = t_82 and t_83,
			t_85 = Node_1.state == 4,
			t_86 = t_84 and t_85;

		guardCondition t_86;
		effect
			Bandwidth.state = 0,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_87 = Bandwidth.state == 2,
			t_88 = RT_count >= 2,
			t_89 = t_87 and t_88,
			t_90 = Node_2.state == 4,
			t_91 = t_89 and t_90;

		guardCondition t_91;
		effect
			Bandwidth.state = 0,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_92 = Bandwidth.state == 2,
			t_93 = RT_count >= 2,
			t_94 = t_92 and t_93,
			t_95 = Node_3.state == 4,
			t_96 = t_94 and t_95;

		guardCondition t_96;
		effect
			Bandwidth.state = 0,
			Node_3.state = 6;

	process Token_Node_0 
		guardBlock
			t_97 = Token.state == 1,
			t_98 = Token.i == 0,
			t_99 = in_RT[Token.i],
			t_100 = t_99 == 1,
			t_101 = t_98 and t_100,
			t_102 = t_97 and t_101,
			t_103 = Node_0.state == 0,
			t_104 = t_102 and t_103;

		guardCondition t_104;
		effect
			Token.state = 2,
			Node_0.rt = 1,
			Node_0.state = 1;

	process Token_Node_0 
		guardBlock
			t_105 = Token.state == 3,
			t_106 = Token.NRT_count > 0,
			t_107 = Token.next == 0,
			t_108 = t_106 and t_107,
			t_109 = t_105 and t_108,
			t_110 = Node_0.state == 0,
			t_111 = t_109 and t_110;

		guardCondition t_111;
		effect
			Token.state = 4,
			Node_0.rt = 0,
			Node_0.state = 1;

	process Token_Node_1 
		guardBlock
			t_112 = Token.state == 1,
			t_113 = Token.i == 1,
			t_114 = in_RT[Token.i],
			t_115 = t_114 == 1,
			t_116 = t_113 and t_115,
			t_117 = t_112 and t_116,
			t_118 = Node_1.state == 0,
			t_119 = t_117 and t_118;

		guardCondition t_119;
		effect
			Token.state = 2,
			Node_1.rt = 1,
			Node_1.state = 1;

	process Token_Node_1 
		guardBlock
			t_120 = Token.state == 3,
			t_121 = Token.NRT_count > 0,
			t_122 = Token.next == 1,
			t_123 = t_121 and t_122,
			t_124 = t_120 and t_123,
			t_125 = Node_1.state == 0,
			t_126 = t_124 and t_125;

		guardCondition t_126;
		effect
			Token.state = 4,
			Node_1.rt = 0,
			Node_1.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_127 = Node_0.state == 2,
			t_128 = Bandwidth.state == 0,
			t_129 = t_127 and t_128;

		guardCondition t_129;
		effect
			Node_0.state = 8,
			Node_0.granted = 0,
			Bandwidth.i = 0,
			Bandwidth.state = 1;

	process Node_1_Bandwidth 
		guardBlock
			t_130 = Node_1.state == 2,
			t_131 = Bandwidth.state == 0,
			t_132 = t_130 and t_131;

		guardCondition t_132;
		effect
			Node_1.state = 8,
			Node_1.granted = 0,
			Bandwidth.i = 1,
			Bandwidth.state = 1;

	process Node_2_Bandwidth 
		guardBlock
			t_133 = Node_2.state == 2,
			t_134 = Bandwidth.state == 0,
			t_135 = t_133 and t_134;

		guardCondition t_135;
		effect
			Node_2.state = 8,
			Node_2.granted = 0,
			Bandwidth.i = 2,
			Bandwidth.state = 1;

	process Node_3_Bandwidth 
		guardBlock
			t_136 = Node_3.state == 2,
			t_137 = Bandwidth.state == 0,
			t_138 = t_136 and t_137;

		guardCondition t_138;
		effect
			Node_3.state = 8,
			Node_3.granted = 0,
			Bandwidth.i = 3,
			Bandwidth.state = 1;

	process Node_0_Bandwidth 
		guardBlock
			t_139 = Node_0.state == 3,
			t_140 = Node_0.granted == 0,
			t_141 = t_139 and t_140,
			t_142 = Bandwidth.state == 0,
			t_143 = t_141 and t_142;

		guardCondition t_143;
		effect
			Node_0.state = 4,
			Bandwidth.i = 0,
			Bandwidth.state = 2;

	process Node_1_Bandwidth 
		guardBlock
			t_144 = Node_1.state == 3,
			t_145 = Node_1.granted == 0,
			t_146 = t_144 and t_145,
			t_147 = Bandwidth.state == 0,
			t_148 = t_146 and t_147;

		guardCondition t_148;
		effect
			Node_1.state = 4,
			Bandwidth.i = 1,
			Bandwidth.state = 2;

	process Node_2_Bandwidth 
		guardBlock
			t_149 = Node_2.state == 3,
			t_150 = Node_2.granted == 0,
			t_151 = t_149 and t_150,
			t_152 = Bandwidth.state == 0,
			t_153 = t_151 and t_152;

		guardCondition t_153;
		effect
			Node_2.state = 4,
			Bandwidth.i = 2,
			Bandwidth.state = 2;

	process Node_3_Bandwidth 
		guardBlock
			t_154 = Node_3.state == 3,
			t_155 = Node_3.granted == 0,
			t_156 = t_154 and t_155,
			t_157 = Bandwidth.state == 0,
			t_158 = t_156 and t_157;

		guardCondition t_158;
		effect
			Node_3.state = 4,
			Bandwidth.i = 3,
			Bandwidth.state = 2;

	process Bandwidth_Node_0 
		guardBlock
			t_159 = Bandwidth.state == 1,
			t_160 = in_RT[Bandwidth.i],
			t_161 = t_160 == 1,
			t_162 = t_159 and t_161,
			t_163 = Node_0.state == 8,
			t_164 = t_162 and t_163;

		guardCondition t_164;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_165 = RT_count - 1,
			RT_count = t_165,
			Node_0.state = 6;

	process Bandwidth_Node_1 
		guardBlock
			t_166 = Bandwidth.state == 1,
			t_167 = in_RT[Bandwidth.i],
			t_168 = t_167 == 1,
			t_169 = t_166 and t_168,
			t_170 = Node_1.state == 8,
			t_171 = t_169 and t_170;

		guardCondition t_171;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_172 = RT_count - 1,
			RT_count = t_172,
			Node_1.state = 6;

	process Bandwidth_Node_2 
		guardBlock
			t_173 = Bandwidth.state == 1,
			t_174 = in_RT[Bandwidth.i],
			t_175 = t_174 == 1,
			t_176 = t_173 and t_175,
			t_177 = Node_2.state == 8,
			t_178 = t_176 and t_177;

		guardCondition t_178;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_179 = RT_count - 1,
			RT_count = t_179,
			Node_2.state = 6;

	process Bandwidth_Node_3 
		guardBlock
			t_180 = Bandwidth.state == 1,
			t_181 = in_RT[Bandwidth.i],
			t_182 = t_181 == 1,
			t_183 = t_180 and t_182,
			t_184 = Node_3.state == 8,
			t_185 = t_183 and t_184;

		guardCondition t_185;
		effect
			Bandwidth.state = 0,
			in_RT[Bandwidth.i] = 0,
			t_186 = RT_count - 1,
			RT_count = t_186,
			Node_3.state = 6;

	process Node_0_Token 
		guardBlock
			t_187 = Node_0.state == 6,
			t_188 = Token.state == 2,
			t_189 = t_187 and t_188;

		guardCondition t_189;
		effect
			Node_0.state = 0,
			Token.state = 1,
			t_190 = Token.i + 1,
			Token.i = t_190;

	process Node_0_Token 
		guardBlock
			t_191 = Node_0.state == 6,
			t_192 = Token.state == 4,
			t_193 = t_191 and t_192;

		guardCondition t_193;
		effect
			Node_0.state = 0,
			Token.state = 3,
			t_194 = Token.next + 1,
			t_195 = t_194 % 4,
			Token.next = t_195,
			t_196 = Token.NRT_count - 1,
			Token.NRT_count = t_196;

	process Node_1_Token 
		guardBlock
			t_197 = Node_1.state == 6,
			t_198 = Token.state == 2,
			t_199 = t_197 and t_198;

		guardCondition t_199;
		effect
			Node_1.state = 0,
			Token.state = 1,
			t_200 = Token.i + 1,
			Token.i = t_200;

	process Node_1_Token 
		guardBlock
			t_201 = Node_1.state == 6,
			t_202 = Token.state == 4,
			t_203 = t_201 and t_202;

		guardCondition t_203;
		effect
			Node_1.state = 0,
			Token.state = 3,
			t_204 = Token.next + 1,
			t_205 = t_204 % 4,
			Token.next = t_205,
			t_206 = Token.NRT_count - 1,
			Token.NRT_count = t_206;

	process Node_2_Token 
		guardBlock
			t_207 = Node_2.state == 6,
			t_208 = Token.state == 2,
			t_209 = t_207 and t_208;

		guardCondition t_209;
		effect
			Node_2.state = 0,
			Token.state = 1,
			t_210 = Token.i + 1,
			Token.i = t_210;

	process Node_2_Token 
		guardBlock
			t_211 = Node_2.state == 6,
			t_212 = Token.state == 4,
			t_213 = t_211 and t_212;

		guardCondition t_213;
		effect
			Node_2.state = 0,
			Token.state = 3,
			t_214 = Token.next + 1,
			t_215 = t_214 % 4,
			Token.next = t_215,
			t_216 = Token.NRT_count - 1,
			Token.NRT_count = t_216;

	process Node_3_Token 
		guardBlock
			t_217 = Node_3.state == 6,
			t_218 = Token.state == 2,
			t_219 = t_217 and t_218;

		guardCondition t_219;
		effect
			Node_3.state = 0,
			Token.state = 1,
			t_220 = Token.i + 1,
			Token.i = t_220;

	process Node_3_Token 
		guardBlock
			t_221 = Node_3.state == 6,
			t_222 = Token.state == 4,
			t_223 = t_221 and t_222;

		guardCondition t_223;
		effect
			Node_3.state = 0,
			Token.state = 3,
			t_224 = Token.next + 1,
			t_225 = t_224 % 4,
			Token.next = t_225,
			t_226 = Token.NRT_count - 1,
			Token.NRT_count = t_226;

	process Token_Node_2 
		guardBlock
			t_227 = Token.state == 1,
			t_228 = Token.i == 2,
			t_229 = in_RT[Token.i],
			t_230 = t_229 == 1,
			t_231 = t_228 and t_230,
			t_232 = t_227 and t_231,
			t_233 = Node_2.state == 0,
			t_234 = t_232 and t_233;

		guardCondition t_234;
		effect
			Token.state = 2,
			Node_2.rt = 1,
			Node_2.state = 1;

	process Token_Node_2 
		guardBlock
			t_235 = Token.state == 3,
			t_236 = Token.NRT_count > 0,
			t_237 = Token.next == 2,
			t_238 = t_236 and t_237,
			t_239 = t_235 and t_238,
			t_240 = Node_2.state == 0,
			t_241 = t_239 and t_240;

		guardCondition t_241;
		effect
			Token.state = 4,
			Node_2.rt = 0,
			Node_2.state = 1;

	process Bandwidth_Node_0 
		guardBlock
			t_242 = Bandwidth.state == 2,
			t_243 = RT_count < 2,
			t_244 = t_242 and t_243,
			t_245 = Node_0.state == 4,
			t_246 = t_244 and t_245;

		guardCondition t_246;
		effect
			Bandwidth.state = 0,
			t_247 = RT_count + 1,
			RT_count = t_247,
			in_RT[Bandwidth.i] = 1,
			Node_0.state = 5;

	process Bandwidth_Node_1 
		guardBlock
			t_248 = Bandwidth.state == 2,
			t_249 = RT_count < 2,
			t_250 = t_248 and t_249,
			t_251 = Node_1.state == 4,
			t_252 = t_250 and t_251;

		guardCondition t_252;
		effect
			Bandwidth.state = 0,
			t_253 = RT_count + 1,
			RT_count = t_253,
			in_RT[Bandwidth.i] = 1,
			Node_1.state = 5;

	process Bandwidth_Node_2 
		guardBlock
			t_254 = Bandwidth.state == 2,
			t_255 = RT_count < 2,
			t_256 = t_254 and t_255,
			t_257 = Node_2.state == 4,
			t_258 = t_256 and t_257;

		guardCondition t_258;
		effect
			Bandwidth.state = 0,
			t_259 = RT_count + 1,
			RT_count = t_259,
			in_RT[Bandwidth.i] = 1,
			Node_2.state = 5;

	process Bandwidth_Node_3 
		guardBlock
			t_260 = Bandwidth.state == 2,
			t_261 = RT_count < 2,
			t_262 = t_260 and t_261,
			t_263 = Node_3.state == 4,
			t_264 = t_262 and t_263;

		guardCondition t_264;
		effect
			Bandwidth.state = 0,
			t_265 = RT_count + 1,
			RT_count = t_265,
			in_RT[Bandwidth.i] = 1,
			Node_3.state = 5;

	process Token_Node_3 
		guardBlock
			t_266 = Token.state == 1,
			t_267 = Token.i == 3,
			t_268 = in_RT[Token.i],
			t_269 = t_268 == 1,
			t_270 = t_267 and t_269,
			t_271 = t_266 and t_270,
			t_272 = Node_3.state == 0,
			t_273 = t_271 and t_272;

		guardCondition t_273;
		effect
			Token.state = 2,
			Node_3.rt = 1,
			Node_3.state = 1;

	process Token_Node_3 
		guardBlock
			t_274 = Token.state == 3,
			t_275 = Token.NRT_count > 0,
			t_276 = Token.next == 3,
			t_277 = t_275 and t_276,
			t_278 = t_274 and t_277,
			t_279 = Node_3.state == 0,
			t_280 = t_278 and t_279;

		guardCondition t_280;
		effect
			Token.state = 4,
			Node_3.rt = 0,
			Node_3.state = 1;

accepting conditions
	LTL_property.state == 1

system async property LTL_property;
