git clone --depth 1 --no-tags https://github.com/nishitnathwani/FIR-FILTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368518973
git clone --depth 1 --no-tags https://github.com/Brubzick/perfect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370727858
git clone --depth 1 --no-tags https://github.com/Pigdrum/Digital-Answering-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367074430
git clone --depth 1 --no-tags https://github.com/UnnamedOrange/Vivado-Easy-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367238079
git clone --depth 1 --no-tags https://github.com/andy1309mhp/Local-Binary-Pattern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365180913
git clone --depth 1 --no-tags https://github.com/skuro96/FPGA_Animation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374338865
git clone --depth 1 --no-tags https://github.com/MinHanLiWesley/Pipelined-RiscV-Preprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373216597
git clone --depth 1 --no-tags https://github.com/ceasergarcia/ECEN676.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365636730
git clone --depth 1 --no-tags https://github.com/OMGwitness/CPU-Course-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365963027
git clone --depth 1 --no-tags https://github.com/kiever1962/TestTM1637---FPGA-Altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365324956
git clone --depth 1 --no-tags https://github.com/alirezasalamat/ARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365334790
git clone --depth 1 --no-tags https://github.com/WinterSoldier-2021/EE705-Bellman-Ford.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366319477
git clone --depth 1 --no-tags https://github.com/apilashh/FPGA-Snake-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364693674
git clone --depth 1 --no-tags https://github.com/khanhdang1012/8b-10b-encoder-verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364742399
git clone --depth 1 --no-tags https://github.com/bmsce-vlsi-projects/Floating-point-alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364559616
git clone --depth 1 --no-tags https://github.com/petertsai1998/109_Spring_Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366739323
git clone --depth 1 --no-tags https://github.com/Raziel-had-a-bad-day/fpga-synthdev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366764741
git clone --depth 1 --no-tags https://github.com/AmoghLonkar/control_logic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368397307
git clone --depth 1 --no-tags https://github.com/Warthog710/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368343213
git clone --depth 1 --no-tags https://github.com/18520460/IEEE-754-multiplication-and-addition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369558635
git clone --depth 1 --no-tags https://github.com/ikle/test-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367559708
git clone --depth 1 --no-tags https://github.com/SevcanDogramaci/Processor-Verilog-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367634788
git clone --depth 1 --no-tags https://github.com/Faduma-Ahmed/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366537453
git clone --depth 1 --no-tags https://github.com/OikawaLab/NexysVideo_helloworld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366959515
git clone --depth 1 --no-tags https://github.com/Kokainym/FRAM-with-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371653030
git clone --depth 1 --no-tags https://github.com/reedas/vgabase.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372313759
git clone --depth 1 --no-tags https://github.com/VadimCurca/OC_Proiect.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371282464
git clone --depth 1 --no-tags https://github.com/opiuclv/Computer-organization-CPU-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370348664
git clone --depth 1 --no-tags https://github.com/huai0216/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368787033
git clone --depth 1 --no-tags https://github.com/MasoudHeidary/FPGA-Verilog-Simple-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373267058
git clone --depth 1 --no-tags https://github.com/nadatamerr/RISC-V-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374113470
git clone --depth 1 --no-tags https://github.com/samlam723/rca_64bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374140141
git clone --depth 1 --no-tags https://github.com/teja963/LD-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369966350
git clone --depth 1 --no-tags https://github.com/shubhi704/Lemmings-2D.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370243907
git clone --depth 1 --no-tags https://github.com/dairin007/PipelineProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370071459
git clone --depth 1 --no-tags https://github.com/Sahil-001/Avmm_sha3-uvm-testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373458332
git clone --depth 1 --no-tags https://github.com/yichi170/5-stage_Pipeline_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367837967
git clone --depth 1 --no-tags https://github.com/an3ol/PV-Workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371744099
git clone --depth 1 --no-tags https://github.com/Iris-Song/54-single-cycle-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371882319
git clone --depth 1 --no-tags https://github.com/hareshnayak/RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370768559
git clone --depth 1 --no-tags https://github.com/18520591/Use_the_CORDIC_algorithm_calculate_sinx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366725639
git clone --depth 1 --no-tags https://github.com/harithmanoj/Verilog-Samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366948630
git clone --depth 1 --no-tags https://github.com/Cosmo991119/TheReal_sustc_cs202_singleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369882916
git clone --depth 1 --no-tags https://github.com/Gabb97/PGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369797925
git clone --depth 1 --no-tags https://github.com/agkaminski/Brainfuck-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370512672
git clone --depth 1 --no-tags https://github.com/leahlt/DigitalCommunicationsProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373222906
git clone --depth 1 --no-tags https://github.com/LeeHub09/seven-segment-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370069812
git clone --depth 1 --no-tags https://github.com/Wenky1996/FpgaCourse2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368047607
git clone --depth 1 --no-tags https://github.com/zyd2001/ECE552.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370597313
git clone --depth 1 --no-tags https://github.com/psujith1804/Router-1x3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370599977
git clone --depth 1 --no-tags https://github.com/andy1309mhp/IoT-Data-Filtering.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370572236
git clone --depth 1 --no-tags https://github.com/hgalocy/pinball_basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369630073
git clone --depth 1 --no-tags https://github.com/paulb-nl/jtcontra.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369644268
git clone --depth 1 --no-tags https://github.com/techeraj-osh/opencores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369732275
git clone --depth 1 --no-tags https://github.com/AmanVerma-21/Verilog_Basics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370137039
git clone --depth 1 --no-tags https://github.com/Jsaltin95/Johan_Saltin_Public_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370775580
git clone --depth 1 --no-tags https://github.com/Test-OpenROAD-webhook/OpenROAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365032050
git clone --depth 1 --no-tags https://github.com/Wenlong-Qi/ECG_FINN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366747697
git clone --depth 1 --no-tags https://github.com/HaoYuan-Hu/Digital-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366296105
git clone --depth 1 --no-tags https://github.com/AshmaTabasshumNoshin/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364663790
git clone --depth 1 --no-tags https://github.com/DucNguyen008/CNNProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366080900
git clone --depth 1 --no-tags https://github.com/Iris-Song/comic-book-reader.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365716803
git clone --depth 1 --no-tags https://github.com/ang3ltorres/D13E04_sspac_proyecto_final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368887110
git clone --depth 1 --no-tags https://github.com/SYJINTW/EECS101001_Logic_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368905250
git clone --depth 1 --no-tags https://github.com/oalpaslan/A-Simple-ATM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367648715
git clone --depth 1 --no-tags https://github.com/0bMERLIN/Stack-FPGA-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373309042
git clone --depth 1 --no-tags https://github.com/amirhbv/CA-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371421543
git clone --depth 1 --no-tags https://github.com/brendan-callas/RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370872881
git clone --depth 1 --no-tags https://github.com/fernandez-oria-sieber/Arquitectura2018.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370863747
git clone --depth 1 --no-tags https://github.com/endeneer/CPLD_UART_Datapath_and_Control_Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372516340
git clone --depth 1 --no-tags https://github.com/18521449/Q-Learning_Algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374128579
git clone --depth 1 --no-tags https://github.com/HakaruN/Power_ISACPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373494782
git clone --depth 1 --no-tags https://github.com/Javi-Garci/ObjectDetect_OV7670.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373319497
git clone --depth 1 --no-tags https://github.com/quangloc99/electric-engineering-lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372762293
git clone --depth 1 --no-tags https://github.com/avinashavi20/full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372881888
git clone --depth 1 --no-tags https://github.com/dener-ufv/tp1-oc2-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372930660
git clone --depth 1 --no-tags https://github.com/1234-jahanvi/Verilog-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371090041
git clone --depth 1 --no-tags https://github.com/philipzhux/pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364178840
git clone --depth 1 --no-tags https://github.com/AGH-BlobbyVolley/BlobbyVolleyBasys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364707688
git clone --depth 1 --no-tags https://github.com/eason1009/NCKUEEverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364897017
git clone --depth 1 --no-tags https://github.com/ecruda/SERDES_KC705.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373964294
git clone --depth 1 --no-tags https://github.com/0Augusto/ArquiteturaDeComputadores1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372991666
git clone --depth 1 --no-tags https://github.com/NooryA/PongGameFGPA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372293968
git clone --depth 1 --no-tags https://github.com/subhiksha-maker/DE1-Soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368607243
git clone --depth 1 --no-tags https://github.com/3book/prjTemplate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368581810
git clone --depth 1 --no-tags https://github.com/Jason-Du/DIC_HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369518137
git clone --depth 1 --no-tags https://github.com/ysh1776/embadded_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370030252
git clone --depth 1 --no-tags https://github.com/haowoo0112/verilog_uart_tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368247067
git clone --depth 1 --no-tags https://github.com/matt-beach/caravel_wrapped_memLCDdriver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371065404
git clone --depth 1 --no-tags https://github.com/regalmoix/Computer-Architecture-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371096517
git clone --depth 1 --no-tags https://github.com/ali-rnik/VerilogHub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371421094
git clone --depth 1 --no-tags https://github.com/dsfkl/Aker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371750892
git clone --depth 1 --no-tags https://github.com/ELJuanP/ProyectoFinal_E6_D13.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371274404
git clone --depth 1 --no-tags https://github.com/tarunkr72/single-precision-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371321873
git clone --depth 1 --no-tags https://github.com/shrubbroom/CHORD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372399098
git clone --depth 1 --no-tags https://github.com/sumukhbhat2701/pattern_matching_ccbd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365595732
git clone --depth 1 --no-tags https://github.com/Sustrak/MSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366110139
git clone --depth 1 --no-tags https://github.com/Feng-Yan-528/Miniproject-TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366215558
git clone --depth 1 --no-tags https://github.com/Leiliu99/ECE342_lab_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365644477
git clone --depth 1 --no-tags https://github.com/alexismurari/Digital_Systems-Memory_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365281785
git clone --depth 1 --no-tags https://github.com/ssiahpoushan/first-mojo-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366259669
git clone --depth 1 --no-tags https://github.com/Firefox2100/Digital-Logic-and-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366407891
git clone --depth 1 --no-tags https://github.com/sb1434/ece583FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366806312
git clone --depth 1 --no-tags https://github.com/sush24een/Matrix_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366643255
git clone --depth 1 --no-tags https://github.com/dinhhuong26/present80_verylog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365168924
git clone --depth 1 --no-tags https://github.com/wfjlulu/5G-LDPC-Partially-Sto-Decode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365233393
git clone --depth 1 --no-tags https://github.com/maaz-siddiqui/verilog-work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364654683
git clone --depth 1 --no-tags https://github.com/konradwilk/asic-frequency_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364751529
git clone --depth 1 --no-tags https://github.com/xooxit/matmul.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368966474
git clone --depth 1 --no-tags https://github.com/juneisheng/Verilog_practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367544789
git clone --depth 1 --no-tags https://github.com/Pockylee/Verilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368039639
git clone --depth 1 --no-tags https://github.com/klimiashvilig/boomFlow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369654497
git clone --depth 1 --no-tags https://github.com/Maxpicca-Li/cqu_ddca_lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369582643
git clone --depth 1 --no-tags https://github.com/99swetha/verilog_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368918733
git clone --depth 1 --no-tags https://github.com/arta-crypt/ZyboTraining.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369182276
git clone --depth 1 --no-tags https://github.com/LizLeonLawliet/D12_SSPAC_Equipo3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369290980
git clone --depth 1 --no-tags https://github.com/PiChampion/VerilogEncryptionDecryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370451464
git clone --depth 1 --no-tags https://github.com/tianao97/371final_lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374448201
git clone --depth 1 --no-tags https://github.com/Ramy34/Diseno-Digital-VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374197002
git clone --depth 1 --no-tags https://github.com/YeeHsun/digital-IC-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373348846
git clone --depth 1 --no-tags https://github.com/PrashantMata/Pico_uncompressed_cache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373480715
git clone --depth 1 --no-tags https://github.com/pranjal-mittal0/lm32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373487740
git clone --depth 1 --no-tags https://github.com/phnb/5-staged-pipelined-CPU-in-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372723004
git clone --depth 1 --no-tags https://github.com/how861025ard/AES_FOR_TAPE_OUT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373720092
git clone --depth 1 --no-tags https://github.com/sowmya-gunji/Distributed_arithmetic_-DA-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373752209
git clone --depth 1 --no-tags https://github.com/AbdallahHussien4/DCNN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367490752
git clone --depth 1 --no-tags https://github.com/TrungNhanNguyenHuu/VLSI-BoundFlasher.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367603385
git clone --depth 1 --no-tags https://github.com/jestemfresh/Verilog-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367430789
git clone --depth 1 --no-tags https://github.com/twyayaya/ee6470_mid.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365497432
git clone --depth 1 --no-tags https://github.com/Ji-Peng/LAC_SPM_Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365401567
git clone --depth 1 --no-tags https://github.com/phuc-to/Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368363458
git clone --depth 1 --no-tags https://github.com/TimSlanschek/verilog_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367832800
git clone --depth 1 --no-tags https://github.com/BinFench/MISC64.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367957493
git clone --depth 1 --no-tags https://github.com/TonyAMO/Vivado-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374214253
git clone --depth 1 --no-tags https://github.com/FTGStudio/basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374160208
git clone --depth 1 --no-tags https://github.com/EricTtTtT/RISCV-SingleCycle-Simple-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374127442
git clone --depth 1 --no-tags https://github.com/hwanggiju/watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370936292
git clone --depth 1 --no-tags https://github.com/AlekssGit/audio_codec.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370728890
git clone --depth 1 --no-tags https://github.com/buiminhquang188/hw-sw-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372802047
git clone --depth 1 --no-tags https://github.com/dixilo/fft_quad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369114981
git clone --depth 1 --no-tags https://github.com/nghik62hust/AES_VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369859935
git clone --depth 1 --no-tags https://github.com/suvm1998/DualPortRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370611488
git clone --depth 1 --no-tags https://github.com/FlyingCetacean/Computer-Architecture-Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371592251
git clone --depth 1 --no-tags https://github.com/NoncreativeUsername/8bitSwitch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371576938
git clone --depth 1 --no-tags https://github.com/y38y38/myip_start.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371882066
git clone --depth 1 --no-tags https://github.com/dorianverna17/CN1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370964092
git clone --depth 1 --no-tags https://github.com/bird1and1fish/Garbage-Sorting-Network-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371216876
git clone --depth 1 --no-tags https://github.com/hishamelreedy/Butterfly_FFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372306454
git clone --depth 1 --no-tags https://github.com/RavenJF361/470L-Battleship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371910770
git clone --depth 1 --no-tags https://github.com/VictoriaKarpova/Differentiator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372422061
git clone --depth 1 --no-tags https://github.com/ujjawal61/Verilog-Programs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372792721
git clone --depth 1 --no-tags https://github.com/TheSonders/VIN_9340.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372791252
git clone --depth 1 --no-tags https://github.com/samratalamshanto/Digital-Systems-Design-Lab-Work-using-Modelsim-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372859570
git clone --depth 1 --no-tags https://github.com/minhlang102/Snake_game_testing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373896112
git clone --depth 1 --no-tags https://github.com/Nereo1996/SemiAutomatic-fault-injection.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366409692
git clone --depth 1 --no-tags https://github.com/murderH/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365891237
git clone --depth 1 --no-tags https://github.com/zchen665/Uniprocessor-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365825908
git clone --depth 1 --no-tags https://github.com/RashmikaDeSilva/CPU-Implementation-Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365728167
git clone --depth 1 --no-tags https://github.com/yiyeluoshang/fpga_snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367038362
git clone --depth 1 --no-tags https://github.com/kanybekov66/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365005484
git clone --depth 1 --no-tags https://github.com/shubhi704/32-Bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370243153
git clone --depth 1 --no-tags https://github.com/kzwrime/sriscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/370232356
git clone --depth 1 --no-tags https://github.com/ritvikgupta199/Verilog-Simulations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368443273
git clone --depth 1 --no-tags https://github.com/Riflecake1699/Equipo-5-aruqitectura.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369880358
git clone --depth 1 --no-tags https://github.com/sudhamshu091/labsland.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374162199
git clone --depth 1 --no-tags https://github.com/AhmedAlaa2024/Serial-peripheral-interface.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366903452
git clone --depth 1 --no-tags https://github.com/jason1234309/psychic-couscous.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366911116
git clone --depth 1 --no-tags https://github.com/hrutik016/Verilog-SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/366459207
git clone --depth 1 --no-tags https://github.com/Sanya-123/Lib_myFFT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365959360
git clone --depth 1 --no-tags https://github.com/kedlab/publoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365981019
git clone --depth 1 --no-tags https://github.com/areyes309/fpgaproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368016645
git clone --depth 1 --no-tags https://github.com/talzhao/Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/368387004
git clone --depth 1 --no-tags https://github.com/elifnebioglu/Digital-Design-Laboratory.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372500994
git clone --depth 1 --no-tags https://github.com/pwang7/spinal-net.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372236001
git clone --depth 1 --no-tags https://github.com/valmyr/verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374205322
git clone --depth 1 --no-tags https://github.com/alxelr2014/dsd_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374134858
git clone --depth 1 --no-tags https://github.com/umutsuluhan/Simple-CPU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373971357
git clone --depth 1 --no-tags https://github.com/Creampanda/verilog_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365247388
git clone --depth 1 --no-tags https://github.com/CWHer/Arch_labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/364515072
git clone --depth 1 --no-tags https://github.com/lelerer/EE2026FinalProject_AY20-21_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/365513218
git clone --depth 1 --no-tags https://github.com/sebaspalacino/ProyectoMicroelectronica_I_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372103298
git clone --depth 1 --no-tags https://github.com/LordRafa/BusBlasterV4_Template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372095004
git clone --depth 1 --no-tags https://github.com/skandaprasad/Vedic-Architectures.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/373369327
git clone --depth 1 --no-tags https://github.com/ashkan-khd/verilog-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/372905606
git clone --depth 1 --no-tags https://github.com/MirasCarlo934/CoE113.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371766465
git clone --depth 1 --no-tags https://github.com/SametSisartenep/fpgatoys.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/374103943
git clone --depth 1 --no-tags https://github.com/kovagoz/fpga-vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367610055
git clone --depth 1 --no-tags https://github.com/charchit99/Processor-Architecture-Design-implementation-based-on-the-Y-86-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367425678
git clone --depth 1 --no-tags https://github.com/ChrisDLC-V/Tutorial-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367401096
git clone --depth 1 --no-tags https://github.com/raps500/Classic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/367545851
git clone --depth 1 --no-tags https://github.com/lrojasz/ProyectoMicroelectronica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371437864
git clone --depth 1 --no-tags https://github.com/slashs71/usd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/371404233
git clone --depth 1 --no-tags https://github.com/yapatta/vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369601822
git clone --depth 1 --no-tags https://github.com/EmilsVeveris/Concolution_filter_VHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/369448729
