{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1629870326757 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1629870326758 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "base_sdram 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"base_sdram\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1629870327232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629870327287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629870327287 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK nios2:nios2_sdram\|nios2_pll_adc:pll_adc\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"nios2:nios2_sdram\|nios2_pll_adc:pll_adc\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1629870327424 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1629870327473 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1629870327473 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1629870327540 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1629870327540 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1629870328906 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1629870328994 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1629870337868 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1629870339021 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "73 366 " "No exact pin location assignment(s) for 73 pins of 366 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1629870340257 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1801 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1629870340363 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1629870340363 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1629870360329 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "6 s (6 global) " "Promoted 6 clocks (6 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G13 " "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1629870363623 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 16546 global CLKCTRL_G4 " "nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 16546 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1629870363623 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios2:nios2_sdram\|nios2_pll_adc:pll_adc\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 133 global CLKCTRL_G15 " "nios2:nios2_sdram\|nios2_pll_adc:pll_adc\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 133 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1629870363623 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios2:nios2_sdram\|nios2_pll_adc:pll_adc\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 338 global CLKCTRL_G1 " "nios2:nios2_sdram\|nios2_pll_adc:pll_adc\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 338 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1629870363623 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 149 global CLKCTRL_G11 " "nios2:nios2_sdram\|nios2_VGA_subsystem:vga_subsystem\|nios2_VGA_subsystem_VGA_PLL:vga_pll\|nios2_VGA_subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1629870363623 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G5 " "nios2:nios2_sdram\|nios2_clocks:clocks\|nios2_clocks_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1629870363623 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1629870363623 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "nios2:nios2_sdram\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 6242 global CLKCTRL_G2 " "nios2:nios2_sdram\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 6242 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1629870363623 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1629870363623 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 204 global CLKCTRL_G7 " "CLOCK_50~inputCLKENA0 with 204 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1629870363623 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK3_50~inputCLKENA0 50 global CLKCTRL_G10 " "CLOCK3_50~inputCLKENA0 with 50 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1629870363623 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1629870363623 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629870363627 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "546 " "TimeQuest Timing Analyzer is analyzing 546 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1629870373876 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_f3q1 " "Entity dcfifo_f3q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gh02 " "Entity dcfifo_gh02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_s7q1 " "Entity dcfifo_s7q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1629870373946 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1629870373946 ""}
{ "Info" "ISTA_SDC_FOUND" "VGA_subsystem/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'VGA_subsystem/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1629870374165 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios2/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1629870374243 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'nios2/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1629870374275 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1629870374284 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375200 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:nios2_sdram\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:nios2_sdram\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375241 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375242 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375242 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:nios2_sdram\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:nios2_sdram\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375246 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375247 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375247 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc " "Reading SDC File: 'nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1629870375252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375255 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375255 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375256 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375256 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375256 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375256 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375256 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375257 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375257 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375257 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375257 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375257 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375257 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375258 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375258 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375258 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375258 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375259 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375259 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375259 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375259 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375260 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375260 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375260 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375261 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375261 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375262 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375262 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375263 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375263 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375263 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375263 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375264 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375264 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375264 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375265 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375265 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375265 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375266 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375266 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375266 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375266 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375266 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375266 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375267 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375267 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375267 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375268 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375268 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375268 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375268 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375268 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375268 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375269 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375269 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375269 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375270 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375270 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375270 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375271 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375271 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375272 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375272 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375272 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375272 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375272 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375273 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375273 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375273 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375273 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375274 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375274 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375274 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375274 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375274 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375275 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375275 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375275 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375275 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375275 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375276 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375276 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375276 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375276 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375276 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375277 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375277 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375277 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375277 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375277 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375277 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375278 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375278 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375278 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375278 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375278 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375278 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375279 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375279 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375279 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375279 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375279 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375279 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375280 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375280 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375280 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375280 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375280 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375280 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375280 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375281 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375281 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios2_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at nios2_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1629870375281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375281 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375281 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios2_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at nios2_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375281 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/nios2/synthesis/submodules/nios2_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375281 ""}
{ "Info" "ISTA_SDC_FOUND" "nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.sdc " "Reading SDC File: 'nios2/synthesis/submodules/nios2_fifo_FPGA_to_HPS.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1629870375285 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC_golden_top.sdc " "Reading SDC File: 'DE1_SOC_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1629870375359 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1629870375377 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_golden_top.sdc 97 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SOC_golden_top.sdc(97): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/DE1_SOC_golden_top.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/DE1_SOC_golden_top.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375379 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/DE1_SOC_golden_top.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/DE1_SOC_golden_top.sdc" 97 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375379 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SOC_golden_top.sdc 98 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SOC_golden_top.sdc(98): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/DE1_SOC_golden_top.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/DE1_SOC_golden_top.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1629870375380 ""}  } { { "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/DE1_SOC_golden_top.sdc" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/DE1_SOC_golden_top.sdc" 98 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1629870375380 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_buffer\[27\] " "Node: data_buffer\[27\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch jh_PE4FDTD:gen_inst\[1\].pe\|mux_inpe:mux1\|out_we data_buffer\[27\] " "Latch jh_PE4FDTD:gen_inst\[1\].pe\|mux_inpe:mux1\|out_we is being clocked by data_buffer\[27\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1629870375606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629870375606 "|DE1_SOC_golden_top|data_buffer[27]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register jh_feedback:md_feedback\|temp_feedback\[4\] KEY\[0\] " "Register jh_feedback:md_feedback\|temp_feedback\[4\] is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1629870375606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629870375606 "|DE1_SOC_golden_top|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Node: nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[2\] nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start " "Register nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_ltc2308:adc_ltc2308_inst\|config_cmd\[2\] is being clocked by nios2:nios2_sdram\|adc_ltc2308_fifo:temperature_adc\|adc_ltc2308:adc_ltc2308_inst\|pre_measure_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1629870375606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629870375606 "|DE1_SOC_golden_top|nios2:nios2_sdram|adc_ltc2308_fifo:temperature_adc|adc_ltc2308:adc_ltc2308_inst|pre_measure_start"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1629870375606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629870375606 "|DE1_SOC_golden_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1629870375606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629870375606 "|DE1_SOC_golden_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1629870375606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1629870375606 "|DE1_SOC_golden_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: nios2_sdram\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: nios2_sdram\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: nios2_sdram\|clocks\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: nios2_sdram\|clocks\|sys_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_sdram\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: nios2_sdram\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: nios2_sdram\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: nios2_sdram\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|pll_adc\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: nios2_sdram\|pll_adc\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|pll_adc\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: nios2_sdram\|pll_adc\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|pll_adc\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: nios2_sdram\|pll_adc\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|pll_adc\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: nios2_sdram\|pll_adc\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: nios2_sdram\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: nios2_sdram\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: nios2_sdram\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: nios2_sdram\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1629870375675 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1629870375675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1629870376344 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1629870376344 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: nios2_sdram\|pll_adc\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000 " "Node: nios2_sdram\|pll_adc\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 10.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1629870376374 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: nios2_sdram\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: nios2_sdram\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1629870376374 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1629870376374 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1629870376379 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1629870376379 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1629870376383 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 26 clocks " "Found 26 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     clk_dram " "  20.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clock_system " "  20.000 clock_system" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 fractional_clock " "   2.000 fractional_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 nios2_sdram\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1629870376385 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1629870376385 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629870378259 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629870378265 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1629870378279 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629870378328 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1629870378520 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1629870378521 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1629870378521 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1629870378521 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1629870378521 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1629870378521 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629870378522 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1629870378635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1629870378639 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1629870378706 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1629870386152 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1629870386207 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "33 DSP block " "Packed 33 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1629870386207 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O input buffer " "Packed 16 registers into blocks of type I/O input buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1629870386207 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "78 I/O output buffer " "Packed 78 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1629870386207 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "35 " "Created 35 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1629870386207 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1629870386207 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:53 " "Fitter preparation operations ending: elapsed time is 00:00:53" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629870389019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1629870396285 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1629870408271 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:46 " "Fitter placement preparation operations ending: elapsed time is 00:02:46" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629870563261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1629870653265 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1629870792490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:21 " "Fitter placement operations ending: elapsed time is 00:02:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629870792491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1629870807639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "7e+03 ns 3.7% " "7e+03 ns of routing delay (approximately 3.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1629870866999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "38 X45_Y46 X55_Y57 " "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X45_Y46 to location X55_Y57" {  } { { "loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 1 { 0 "Router estimated peak interconnect usage is 38% of the available device resources in the region that extends from location X45_Y46 to location X55_Y57"} { { 12 { 0 ""} 45 46 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1629870879119 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1629870879119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1629870959202 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1629870959202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:26 " "Fitter routing operations ending: elapsed time is 00:02:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629870959220 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 150.97 " "Total time spent on timing analysis during the Fitter is 150.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1629871040778 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629871041328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629871066763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629871066801 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629871091440 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:02:19 " "Fitter post-fit operations ending: elapsed time is 00:02:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629871179316 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1629871182471 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "10 " "Following 10 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 210 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1826 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629871183649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1758 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629871183649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 72 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1759 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629871183649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1761 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629871183649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1777 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629871183649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1820 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629871183649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 238 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1835 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629871183649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1836 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629871183649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1837 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629871183649 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1838 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1629871183649 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1629871183649 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1641 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1634 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1635 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1637 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1638 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1639 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1640 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1642 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1643 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1644 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1645 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1646 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1647 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1648 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1649 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1650 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1651 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1652 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1653 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1654 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1655 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1656 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1657 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1658 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1659 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1660 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1661 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1662 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1663 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 175 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1664 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1665 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1666 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1667 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 176 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1668 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1669 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1670 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1671 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: nios2:nios2_sdram\|nios2_hps_0:hps_0\|nios2_hps_0_hps_io:hps_io\|nios2_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/de1_soc_golden_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/" { { 0 { 0 ""} 0 1672 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1629871183650 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1629871183650 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/output_files/base_sdram.fit.smsg " "Generated suppressed messages file D:/Dropbox/Graduate/6_Projects/Real_Time_FEM/FPGA/20210811_version4/output_files/base_sdram.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1629871187119 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 165 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 165 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8385 " "Peak virtual memory: 8385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629871201096 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 25 15:00:01 2021 " "Processing ended: Wed Aug 25 15:00:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629871201096 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:14:41 " "Elapsed time: 00:14:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629871201096 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:36:30 " "Total CPU time (on all processors): 00:36:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629871201096 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1629871201096 ""}
