# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../palladino_saab_lab3.srcs/sources_1/new/clk_divider.v" \
"../../../../palladino_saab_lab3.srcs/sources_1/new/clock.v" \
"../../../../palladino_saab_lab3.srcs/sim_1/new/clock_testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
