module m;
    
    always @(posedge clk) begin
        wire w1 = w2;
    end
    wire w3 = w4;
endmodule