 
****************************************
Report : area
Design : ChipTop
Version: U-2022.12-SP2
Date   : Sat Jun  1 16:08:06 2024
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'ChipTop' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    saed14rvt_ss0p72v125c (File: /local/scratch/kits/synopsys_14/lib/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db)
    saed14sram_ss0p72v125c (File: /home/zj266/workspace/GC_Backend/src/ChipTop/saed14sram_ss0p72v125c_256x64.db)
    saed14sram_ss0p72v125c (File: /home/zj266/workspace/GC_Backend/src/ChipTop/saed14sram_ss0p72v125c_256x128.db)
    saed14sram_ss0p72v125c (File: /home/zj266/workspace/GC_Backend/src/ChipTop/saed14sram_ss0p72v125c_64x128.db)
    saed14sram_ss0p72v125c (File: /home/zj266/workspace/GC_Backend/src/ChipTop/saed14sram_ss0p72v125c_128x4.db)
    saed14sram_ss0p72v125c (File: /home/zj266/workspace/GC_Backend/src/ChipTop/saed14sram_ss0p72v125c_128x256.db)

Number of ports:                       185368
Number of nets:                        312982
Number of cells:                       175572
Number of combinational cells:         134532
Number of sequential cells:             39543
Number of macros/black boxes:             325
Number of buf/inv:                      18921
Number of references:                      87

Combinational area:              43457.964975
Buf/Inv area:                     3756.328784
Noncombinational area:           37515.202159
Macro/Black Box area:          1040374.367065
Net Interconnect area:          636194.112933

Total cell area:               1121347.534199
Total area:                    1757541.647133

Hierarchical area distribution
------------------------------

                                  Global cell area                 Local cell area
                                  ---------------------  ------------------------------------ 
Hierarchical cell                 Absolute      Percent  Combi-      Noncombi-   Black-
                                  Total         Total    national    national    boxes         Design
--------------------------------  ------------  -------  ----------  ----------  ------------  -------------------------------------------------
ChipTop                           1121347.5342    100.0      1.3320      1.1100        0.0000  ChipTop
debug_reset_syncd_debug_reset_sync       4.1736     0.0      0.3996      0.0000        0.0000  AsyncResetSynchronizerShiftReg_w1_d3_i0_80_15
debug_reset_syncd_debug_reset_sync/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_232
dmactiveAck_dmactiveAck                 3.3744      0.0      0.0000      0.0000        0.0000  ResetSynchronizerShiftReg_w1_d3_i0
dmactiveAck_dmactiveAck/output_chain       3.3744     0.0     0.1776     3.1968        0.0000  AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_231
gated_clock_debug_clock_gate            1.1988      0.0      0.5772      0.6216        0.0000  EICG_wrapper_2
iocell_clock_tap                        0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_35
iocell_custom_boot                      0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_39
iocell_jtag_TCK                         0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_36
iocell_jtag_TDI                         0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_38
iocell_jtag_TDO                         0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_36
iocell_jtag_TMS                         0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_37
iocell_serial_tl_0_clock_in             0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_35
iocell_serial_tl_0_in_bits              0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_33
iocell_serial_tl_0_in_bits_1            0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_32
iocell_serial_tl_0_in_bits_10           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_23
iocell_serial_tl_0_in_bits_11           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_22
iocell_serial_tl_0_in_bits_12           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_21
iocell_serial_tl_0_in_bits_13           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_20
iocell_serial_tl_0_in_bits_14           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_19
iocell_serial_tl_0_in_bits_15           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_18
iocell_serial_tl_0_in_bits_16           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_17
iocell_serial_tl_0_in_bits_17           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_16
iocell_serial_tl_0_in_bits_18           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_15
iocell_serial_tl_0_in_bits_19           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_14
iocell_serial_tl_0_in_bits_2            0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_31
iocell_serial_tl_0_in_bits_20           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_13
iocell_serial_tl_0_in_bits_21           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_12
iocell_serial_tl_0_in_bits_22           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_11
iocell_serial_tl_0_in_bits_23           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_10
iocell_serial_tl_0_in_bits_24           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_9
iocell_serial_tl_0_in_bits_25           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_8
iocell_serial_tl_0_in_bits_26           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_7
iocell_serial_tl_0_in_bits_27           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_6
iocell_serial_tl_0_in_bits_28           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_5
iocell_serial_tl_0_in_bits_29           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_4
iocell_serial_tl_0_in_bits_3            0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_30
iocell_serial_tl_0_in_bits_30           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_3
iocell_serial_tl_0_in_bits_31           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_2
iocell_serial_tl_0_in_bits_4            0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_29
iocell_serial_tl_0_in_bits_5            0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_28
iocell_serial_tl_0_in_bits_6            0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_27
iocell_serial_tl_0_in_bits_7            0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_26
iocell_serial_tl_0_in_bits_8            0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_25
iocell_serial_tl_0_in_bits_9            0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_24
iocell_serial_tl_0_in_ready             0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_1
iocell_serial_tl_0_in_valid             0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_1
iocell_serial_tl_0_out_bits             0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_34
iocell_serial_tl_0_out_bits_1           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_33
iocell_serial_tl_0_out_bits_10          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_24
iocell_serial_tl_0_out_bits_11          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_23
iocell_serial_tl_0_out_bits_12          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_22
iocell_serial_tl_0_out_bits_13          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_21
iocell_serial_tl_0_out_bits_14          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_20
iocell_serial_tl_0_out_bits_15          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_19
iocell_serial_tl_0_out_bits_16          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_18
iocell_serial_tl_0_out_bits_17          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_17
iocell_serial_tl_0_out_bits_18          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_16
iocell_serial_tl_0_out_bits_19          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_15
iocell_serial_tl_0_out_bits_2           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_32
iocell_serial_tl_0_out_bits_20          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_14
iocell_serial_tl_0_out_bits_21          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_13
iocell_serial_tl_0_out_bits_22          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_12
iocell_serial_tl_0_out_bits_23          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_11
iocell_serial_tl_0_out_bits_24          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_10
iocell_serial_tl_0_out_bits_25          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_9
iocell_serial_tl_0_out_bits_26          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_8
iocell_serial_tl_0_out_bits_27          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_7
iocell_serial_tl_0_out_bits_28          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_6
iocell_serial_tl_0_out_bits_29          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_5
iocell_serial_tl_0_out_bits_3           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_31
iocell_serial_tl_0_out_bits_30          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_4
iocell_serial_tl_0_out_bits_31          0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_3
iocell_serial_tl_0_out_bits_4           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_30
iocell_serial_tl_0_out_bits_5           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_29
iocell_serial_tl_0_out_bits_6           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_28
iocell_serial_tl_0_out_bits_7           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_27
iocell_serial_tl_0_out_bits_8           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_26
iocell_serial_tl_0_out_bits_9           0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_25
iocell_serial_tl_0_out_ready            0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_34
iocell_serial_tl_0_out_valid            0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_2
iocell_uart_0_rxd                       0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalInIOCell_0
iocell_uart_0_txd                       0.0000      0.0      0.0000      0.0000        0.0000  GenericDigitalOutIOCell_0
system                            1121331.5946    100.0      8.2140      8.8356        0.0000  DigitalTop
system/aggregator                       0.0000      0.0      0.0000      0.0000        0.0000  ClockGroupAggregator_6
system/bank                        101306.7722      9.0      0.4884      0.0000        0.0000  ScratchpadBank
system/bank/fragmenter                 61.1832      0.0     16.8720      8.7024        0.0000  TLFragmenter_9
system/bank/fragmenter/repeater        35.6088      0.0     17.4048     18.2040        0.0000  Repeater_7
system/bank/ram                    101245.1006      9.0     36.9408     71.7060        0.0000  TLRAM
system/bank/ram/mem                101136.4538      9.0      0.4884      0.0000        0.0000  mem
system/bank/ram/mem/mem_ext        101135.9654      9.0    402.5748      0.0000   100733.3906  mem_ext
system/bootrom_domain                1132.0224      0.1      0.4884      0.0000        0.0000  ClockSinkDomain_2
system/bootrom_domain/bootrom        1131.5340      0.1   1131.5340      0.0000        0.0000  TLROM
system/cbus                          2875.2996      0.3      5.5944      2.7972        0.0000  PeripheryBus_1
system/cbus/atomics                   848.3952      0.1    648.7728    199.6224        0.0000  TLAtomicAutomata_1
system/cbus/buffer                    738.6828      0.1      0.4884      0.0000        0.0000  TLBuffer_4
system/cbus/buffer/nodeIn_d_q         293.8836      0.0      4.3512      2.8860        0.0000  Queue_9_1
system/cbus/buffer/nodeIn_d_q/ram_ext     286.6464     0.0   117.1272   169.5192       0.0000  ram_2x86_1
system/cbus/buffer/nodeOut_a_q        444.3108      0.0      4.1736      2.7972        0.0000  Queue_8
system/cbus/buffer/nodeOut_a_q/ram_ext     437.3400     0.0   193.4952   243.8448       0.0000 ram_2x122
system/cbus/coupler_to_bootrom         77.0340      0.0      0.4884      0.0000        0.0000  TLInterconnectCoupler_15
system/cbus/coupler_to_bootrom/fragmenter      76.5456     0.0    14.4300     8.5692       0.0000 TLFragmenter_6
system/cbus/coupler_to_bootrom/fragmenter/repeater      53.5464     0.0    26.6400    26.9064       0.0000 Repeater_6
system/cbus/coupler_to_clint           88.2672      0.0      0.4884      0.0000        0.0000  TLInterconnectCoupler_10
system/cbus/coupler_to_clint/fragmenter      87.7788     0.0    18.7368     8.3916       0.0000 TLFragmenter_3
system/cbus/coupler_to_clint/fragmenter/repeater      60.6504     0.0    30.6360    30.0144       0.0000 Repeater_2_0
system/cbus/coupler_to_debug           80.4084      0.0      0.4884      0.0000        0.0000  TLInterconnectCoupler_12
system/cbus/coupler_to_debug/fragmenter      79.9200     0.0    18.4704     8.3916       0.0000 TLFragmenter_5
system/cbus/coupler_to_debug/fragmenter/repeater      53.0580     0.0    26.7732    26.2848       0.0000 Repeater_5
system/cbus/coupler_to_l2_ctrl        263.1588      0.0      0.4884      0.0000        0.0000  TLInterconnectCoupler_8
system/cbus/coupler_to_l2_ctrl/buffer     180.7968     0.0     0.4884     0.0000       0.0000  TLBuffer_6
system/cbus/coupler_to_l2_ctrl/buffer/nodeIn_d_q      34.0104     0.0    11.0112    22.9992       0.0000 Queue_14
system/cbus/coupler_to_l2_ctrl/buffer/nodeOut_a_q     146.2980     0.0    46.7976    99.5004       0.0000 Queue_13
system/cbus/coupler_to_l2_ctrl/fragmenter      81.8736     0.0    20.4240     8.5248       0.0000 TLFragmenter_2
system/cbus/coupler_to_l2_ctrl/fragmenter/repeater      52.9248     0.0    26.4624    26.4624       0.0000 Repeater_2_1
system/cbus/coupler_to_plic           107.6256      0.0      0.4884      0.0000        0.0000  TLInterconnectCoupler_11
system/cbus/coupler_to_plic/fragmenter     107.1372     0.0    19.3140     8.5248       0.0000 TLFragmenter_4
system/cbus/coupler_to_plic/fragmenter/repeater      79.2984     0.0    38.8056    40.4928       0.0000 Repeater_4
system/cbus/coupler_to_prci_ctrl      172.7160      0.0      0.4884      0.0000        0.0000  TLInterconnectCoupler_17
system/cbus/coupler_to_prci_ctrl/buffer     172.2276     0.0     0.4884     0.0000       0.0000 TLBuffer_8
system/cbus/coupler_to_prci_ctrl/buffer/nodeIn_d_q      61.9824     0.0     4.1736     2.8860       0.0000 Queue_1_0
system/cbus/coupler_to_prci_ctrl/buffer/nodeIn_d_q/ram_ext      54.9228     0.0    22.2444    32.6784       0.0000 ram_2x85_0
system/cbus/coupler_to_prci_ctrl/buffer/nodeOut_a_q     109.7568     0.0     4.1736     2.7972       0.0000 Queue_15
system/cbus/coupler_to_prci_ctrl/buffer/nodeOut_a_q/ram_ext     102.7860     0.0    42.7572    60.0288       0.0000 ram_2x113
system/cbus/coupler_to_prci_ctrl/fixer       0.0000     0.0     0.0000     0.0000       0.0000 TLFIFOFixer_3
system/cbus/fixedClockNode              0.2664      0.0      0.2664      0.0000        0.0000  FixedClockBroadcast_3
system/cbus/fixer                       0.0000      0.0      0.0000      0.0000        0.0000  TLFIFOFixer_2
system/cbus/in_xbar                    72.1944      0.0     60.8724     11.3220        0.0000  TLXbar_4
system/cbus/out_xbar                  206.7264      0.0    183.7272     22.9992        0.0000  TLXbar_5
system/cbus/wrapped_error_device      211.4328      0.0      0.4884      0.0000        0.0000  ErrorDeviceWrapper
system/cbus/wrapped_error_device/buffer     134.8872     0.0     0.8880     0.0000       0.0000 TLBuffer_5
system/cbus/wrapped_error_device/buffer/nodeIn_d_q      68.7312     0.0     4.1736     2.8860       0.0000 Queue_9_0
system/cbus/wrapped_error_device/buffer/nodeIn_d_q/ram_ext      61.6716     0.0    24.9084    36.7632       0.0000 ram_2x86_0
system/cbus/wrapped_error_device/buffer/nodeOut_a_q      65.2680     0.0     4.1736     2.7972       0.0000 Queue_11
system/cbus/wrapped_error_device/buffer/nodeOut_a_q/ram_ext      58.2972     0.0    23.5764    34.7208       0.0000 ram_2x107
system/cbus/wrapped_error_device/error      76.0572     0.0    32.1900    17.2716       0.0000 TLError
system/cbus/wrapped_error_device/error/a_q      26.5956     0.0     8.7468    17.8488       0.0000 Queue_10
system/chipyard_prcictrl_domain       220.0464      0.0      0.7548      0.0000        0.0000  ClockSinkDomain_5
system/chipyard_prcictrl_domain/clock_gater      12.7872     0.0     5.0172     0.0000       0.0000 TileClockGater
system/chipyard_prcictrl_domain/clock_gater/clock_gaterOut_member_allClocks_tileClockGroup_rockettile_0_clock_cg       1.1988     0.0     0.5772     0.6216       0.0000 EICG_wrapper_1
system/chipyard_prcictrl_domain/clock_gater/clock_gaterOut_member_allClocks_tileClockGroup_rockettile_1_clock_cg       1.1988     0.0     0.5772     0.6216       0.0000 EICG_wrapper_0
system/chipyard_prcictrl_domain/clock_gater/regs_0       1.7316     0.0     0.6216     1.1100       0.0000 AsyncResetRegVec_w1_i1_2
system/chipyard_prcictrl_domain/clock_gater/regs_1       1.9092     0.0     0.6216     1.2876       0.0000 AsyncResetRegVec_w1_i1_1
system/chipyard_prcictrl_domain/clock_gater/regs_2       1.7316     0.0     0.6216     1.1100       0.0000 AsyncResetRegVec_w1_i1_0
system/chipyard_prcictrl_domain/fragmenter      78.5436     0.0    16.7832     8.6136       0.0000 TLFragmenter_10
system/chipyard_prcictrl_domain/fragmenter/repeater      53.1468     0.0    26.6400    26.5068       0.0000 Repeater_8_1
system/chipyard_prcictrl_domain/fragmenter_1      78.1884     0.0    16.6056     8.3916       0.0000 TLFragmenter_11
system/chipyard_prcictrl_domain/fragmenter_1/repeater      53.1912     0.0    26.6400    26.5512       0.0000 Repeater_8_0
system/chipyard_prcictrl_domain/resetSynchronizer      14.2524     0.0     0.0000     0.0000       0.0000 ClockGroupResetSynchronizer
system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_tileClockGroup_rockettile_0_reset_catcher       4.7508     0.0     0.5772     0.0000       0.0000 ResetCatchAndSync_d3_1
system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_tileClockGroup_rockettile_0_reset_catcher/io_sync_reset_chain       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_5
system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_tileClockGroup_rockettile_0_reset_catcher/io_sync_reset_chain/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_165
system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_tileClockGroup_rockettile_1_reset_catcher       4.7508     0.0     0.5772     0.0000       0.0000 ResetCatchAndSync_d3_0
system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_tileClockGroup_rockettile_1_reset_catcher/io_sync_reset_chain       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_4
system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_tileClockGroup_rockettile_1_reset_catcher/io_sync_reset_chain/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_164
system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher       4.7508     0.0     0.5772     0.0000       0.0000 ResetCatchAndSync_d3_2
system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_6
system/chipyard_prcictrl_domain/resetSynchronizer/nodeOut_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_166
system/chipyard_prcictrl_domain/reset_setter       7.5036     0.0     4.1292     0.0000       0.0000 TileResetSetter
system/chipyard_prcictrl_domain/reset_setter/r_tile_resets_0       1.6872     0.0     0.6216     1.0656       0.0000 AsyncResetRegVec_w1_i0_11_1
system/chipyard_prcictrl_domain/reset_setter/r_tile_resets_1       1.6872     0.0     0.6216     1.0656       0.0000 AsyncResetRegVec_w1_i0_11_0
system/chipyard_prcictrl_domain/xbar      28.0164     0.0    22.1556     5.8608        0.0000  TLXbar_14
system/clint_domain                   402.6192      0.0      0.4884      0.0000        0.0000  ClockSinkDomain
system/clint_domain/clint             402.1308      0.0    217.8708    184.2600        0.0000  CLINT
system/clockGroupCombiner               0.2664      0.0      0.2664      0.0000        0.0000  ClockGroupCombiner
system/clockNamePrefixer                0.0000      0.0      0.0000      0.0000        0.0000  ClockGroupParameterModifier
system/coh_wrapper                 868595.3652     77.5      0.4884      0.0000        0.0000  CoherenceManagerWrapper
system/coh_wrapper/InclusiveCache_inner_TLBuffer     402.3084     0.0     0.4884     0.0000       0.0000 TLBuffer_12
system/coh_wrapper/InclusiveCache_inner_TLBuffer/nodeIn_d_q     168.0540     0.0    82.8060    85.2480       0.0000 Queue_51
system/coh_wrapper/InclusiveCache_inner_TLBuffer/nodeOut_a_q     233.7660     0.0   112.4208   121.3452       0.0000 Queue_50
system/coh_wrapper/binder               0.0000      0.0      0.0000      0.0000        0.0000  BankBinder
system/coh_wrapper/cork               175.2912      0.0     92.7960     16.0284        0.0000  TLCacheCork
system/coh_wrapper/cork/pool           31.3464      0.0     19.7136     11.6328        0.0000  IDPool
system/coh_wrapper/cork/q              18.0264      0.0      4.1736      2.7972        0.0000  Queue_47_2
system/coh_wrapper/cork/q/ram_ext      11.0556      0.0      4.9284      6.1272        0.0000  ram_2x80_2
system/coh_wrapper/cork/q_1            17.0940      0.0      4.1736      2.7972        0.0000  Queue_47_1
system/coh_wrapper/cork/q_1/ram_ext      10.1232     0.0     4.5288      5.5944        0.0000  ram_2x80_1
system/coh_wrapper/l2              868017.2772     77.4      7.6368      0.0000        0.0000  InclusiveCache
system/coh_wrapper/l2/ctrls           159.6180      0.0     49.8168     60.0732        0.0000  InclusiveCacheControl
system/coh_wrapper/l2/ctrls/out_back_q      49.7280     0.0    15.8508    33.8772       0.0000 Queue_39
system/coh_wrapper/l2/inclusive_cache_bank_sched  867850.0224    77.4  1201.9968    12.6540       0.0000 InclusiveCacheBankScheduler
system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore  809449.4058    72.2   456.1656   261.6048       0.0000 BankedStore
system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_0  202183.2197    18.0     0.4884     0.0000       0.0000 cc_banks_0
system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_0/cc_banks_0_ext  202182.7313    18.0   715.9500     0.0000  201466.7812 cc_banks_0_ext_3
system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_1  202183.0421    18.0     0.4884     0.0000       0.0000 cc_banks_1
system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_1/cc_banks_0_ext  202182.5537    18.0   715.7724     0.0000  201466.7812 cc_banks_0_ext_2
system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_2  202182.6869    18.0     0.4884     0.0000       0.0000 cc_banks_2
system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_2/cc_banks_0_ext  202182.1985    18.0   715.4172     0.0000  201466.7812 cc_banks_0_ext_1
system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_3  202182.6869    18.0     0.4884     0.0000       0.0000 cc_banks_3
system/coh_wrapper/l2/inclusive_cache_bank_sched/bankedStore/cc_banks_3/cc_banks_0_ext  202182.1985    18.0   715.4172     0.0000  201466.7812 cc_banks_0_ext_0
system/coh_wrapper/l2/inclusive_cache_bank_sched/directory   40005.7413     3.6   220.1796    33.2556       0.0000 Directory
system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir   39677.5365     3.5     0.4884     0.0000       0.0000 cc_dir
system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/cc_dir/cc_dir_ext   39677.0481     3.5   186.1692     0.0000   39490.8789 cc_dir_ext
system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/victimLFSR_prng      22.1112     0.0     7.1928    14.9184       0.0000 MaxPeriodFibonacciLFSR_2
system/coh_wrapper/l2/inclusive_cache_bank_sched/directory/write_q      52.6584     0.0    22.3332    30.3252       0.0000 Queue_49
system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_0     283.7604     0.0   178.4436   105.3168       0.0000 MSHR_6
system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_1     277.8108     0.0   172.4496   105.3612       0.0000 MSHR_5
system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_2     280.6080     0.0   173.3820   107.2260       0.0000 MSHR_4
system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_3     281.1408     0.0   175.0248   106.1160       0.0000 MSHR_3
system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_4     290.1096     0.0   182.5728   107.5368       0.0000 MSHR_2
system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_5     287.0016     0.0   181.1520   105.8496       0.0000 MSHR_1
system/coh_wrapper/l2/inclusive_cache_bank_sched/mshrs_6     286.3356     0.0   181.0188   105.3168       0.0000 MSHR_0
system/coh_wrapper/l2/inclusive_cache_bank_sched/requests    3701.0508     0.3   101.7204    51.5040       0.0000 ListBuffer_2
system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/data_ext    2657.2512     0.2  1235.2080  1422.0432       0.0000 data_33x47
system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/head_ext     307.0260     0.0   189.3660   117.6600       0.0000 head_21x6
system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/next_ext     344.5440     0.0   159.9288   184.6152       0.0000 next_33x6
system/coh_wrapper/l2/inclusive_cache_bank_sched/requests/tail_ext     239.0052     0.0   121.5228   117.4824       0.0000 tail_21x6
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA    6306.6647     0.6    91.7304    47.3748       0.0000 SinkA
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer    6167.5595     0.6   130.0032    78.2772       0.0000 ListBuffer
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/data_ext    4529.9987     0.4  1843.7544  2686.2444       0.0000 data_40x73
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/head_ext     561.9708     0.1   317.1492   244.8216       0.0000 head_40x6
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_ext     403.9512     0.0   180.1752   223.7760       0.0000 next_40x6
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_ext     463.3584     0.0   239.0496   224.3088       0.0000 tail_40x6
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC     473.6148     0.0    27.8832    20.7792       0.0000 SinkC
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q     136.6188     0.0     4.1736     2.7972       0.0000 Queue_45
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/c_q/ram_ext     129.6480     0.0    56.2992    73.3488       0.0000 ram_2x115
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/io_bs_adr_q      26.7732     0.0     8.7024    18.0708       0.0000 Queue_46
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/putbuffer     261.5604     0.0    38.3616    17.3160       0.0000 ListBuffer_1
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/putbuffer/data_ext      63.4476     0.0    30.7692    32.6784       0.0000 data_16x65
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/putbuffer/head_ext      18.1152     0.0    10.3008     7.8144       0.0000 head_2x4
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/putbuffer/next_ext     109.8456     0.0    50.1720    59.6736       0.0000 next_16x4
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkC/putbuffer/tail_ext      14.4744     0.0     7.0152     7.4592       0.0000 tail_2x4
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD     294.4608     0.0    14.5632     8.5692       0.0000 SinkD
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q     271.3284     0.0     4.1736     2.7972       0.0000 Queue_47_0
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkD/d_q/ram_ext     264.3576     0.0   108.3360   156.0216       0.0000 ram_2x80_0
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkE       0.0000     0.0     0.0000     0.0000       0.0000 SinkE
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkX      34.1436     0.0     0.4884     0.0000       0.0000 SinkX
system/coh_wrapper/l2/inclusive_cache_bank_sched/sinkX/x_q      33.6552     0.0    11.2776    22.3776       0.0000 Queue_48
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceA     110.8668     0.0     1.0656     0.0000       0.0000 SourceA
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q     109.8012     0.0     5.4168     3.4188       0.0000 Queue_40
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceA/io_a_q/ram_ext     100.9656     0.0    42.0468    58.9188       0.0000 ram_2x117
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceB      57.9864     0.0    30.1920    27.7944       0.0000 SourceB
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC    1945.1640     0.2    79.6092    94.7052       0.0000 SourceC
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue    1770.8496     0.2     9.4572     8.4804       0.0000 Queue_41
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceC/queue/ram_ext    1752.9120     0.2   711.2880  1041.6240       0.0000 ram_12x109
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceD    2248.1940     0.2   741.9684   729.3588       0.0000 SourceD
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceD/atomics     394.8936     0.0   394.8936     0.0000       0.0000 Atomics
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceD/queue     381.9732     0.0    36.2748     4.6620       0.0000 Queue_42
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceD/queue/ram_data_ext     341.0364     0.0   144.9660   196.0704       0.0000 ram_data_3x64
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceE      19.8024     0.0     0.0000     0.0000       0.0000 SourceE
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceE/io_e_q      19.8024     0.0     5.4168     3.3300       0.0000 Queue_43
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceE/io_e_q/ram_sink_ext      11.0556     0.0     4.9284     6.1272       0.0000 ram_sink_2x3
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceX       1.5096     0.0     0.0000     0.0000       0.0000 SourceX
system/coh_wrapper/l2/inclusive_cache_bank_sched/sourceX/io_x_q       1.5096     0.0     0.5772     0.9324       0.0000 Queue_44
system/domain                         113.9304      0.0      0.4884      0.0000        0.0000  ClockSinkDomain_1
system/domain/plic                    113.4420      0.0     24.9972     13.5864        0.0000  TLPLIC
system/domain/plic/fanin                0.3108      0.0      0.3108      0.0000        0.0000  PLICFanIn_3
system/domain/plic/fanin_1              0.3108      0.0      0.3108      0.0000        0.0000  PLICFanIn_2
system/domain/plic/fanin_2              0.3108      0.0      0.3108      0.0000        0.0000  PLICFanIn_1
system/domain/plic/fanin_3              0.3108      0.0      0.3108      0.0000        0.0000  PLICFanIn_0
system/domain/plic/gateways_gateway       1.9980     0.0     1.1544      0.8436        0.0000  LevelGateway
system/domain/plic/out_back_q          71.6172      0.0     23.1324     48.4848        0.0000  Queue_146
system/dtm                            286.9128      0.0     48.5736     43.5564        0.0000  DebugTransportModuleJTAG
system/dtm/dmiAccessChain              71.5728      0.0     33.3444     38.2284        0.0000  CaptureUpdateChain_1
system/dtm/dtmInfoChain                49.0176      0.0     22.0224     26.9952        0.0000  CaptureUpdateChain
system/dtm/tapIO_bypassChain            1.5540      0.0      0.6216      0.9324        0.0000  JtagBypassChain
system/dtm/tapIO_controllerInternal      30.9912     0.0     8.0808      6.4380        0.0000  JtagTapController
system/dtm/tapIO_controllerInternal/irChain       7.5480     0.0     2.8860     4.6620       0.0000 CaptureUpdateChain_2
system/dtm/tapIO_controllerInternal/stateMachine       8.9244     0.0     4.4844     4.4400       0.0000 JtagStateMachine
system/dtm/tapIO_idcodeChain           41.6472      0.0     11.8104     29.8368        0.0000  CaptureChain
system/fbus_buffer                    707.6916      0.1      0.7548      0.0000        0.0000  TLBuffer_2
system/fbus_buffer/nodeIn_d_q         300.9432      0.0      4.3512      3.1080        0.0000  Queue_5_1
system/fbus_buffer/nodeIn_d_q/ram_ext     293.4840     0.0   119.8800   173.6040       0.0000  ram_2x86_3
system/fbus_buffer/nodeOut_a_q        405.9936      0.0      4.1736      3.1524        0.0000  Queue_4_1
system/fbus_buffer/nodeOut_a_q/ram_ext     398.6676     0.0   169.8300   228.8376       0.0000 ram_2x123_1
system/fbus_coupler_from_port_named_serial_tl_0_in     720.1236     0.1     0.4884     0.0000       0.0000 TLInterconnectCoupler_7
system/fbus_coupler_from_port_named_serial_tl_0_in/buffer     719.6352     0.1     0.4884     0.0000       0.0000 TLBuffer_3
system/fbus_coupler_from_port_named_serial_tl_0_in/buffer/nodeIn_d_q     299.4780     0.0     4.1736     2.7972       0.0000 Queue_5_0
system/fbus_coupler_from_port_named_serial_tl_0_in/buffer/nodeIn_d_q/ram_ext     292.5072     0.0   119.2584   173.2488       0.0000 ram_2x86_2
system/fbus_coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q     419.6688     0.0     4.5288     2.8860       0.0000 Queue_4_0
system/fbus_coupler_from_port_named_serial_tl_0_in/buffer/nodeOut_a_q/ram_ext     412.2540     0.0   169.8300   242.4240       0.0000 ram_2x123_0
system/fbus_fixedClockNode              0.2664      0.0      0.2664      0.0000        0.0000  FixedClockBroadcast_1_1
system/frequencySpecifier               0.0000      0.0      0.0000      0.0000        0.0000  ClockGroupParameterModifier_1
system/ibus_int_bus                     0.0000      0.0      0.0000      0.0000        0.0000  IntXbar
system/intsink                          0.0000      0.0      0.0000      0.0000        0.0000  IntSyncSyncCrossingSink
system/mbus                           635.0532      0.1      0.4884      0.0000        0.0000  MemoryBus
system/mbus/coupler_to_memory_controller_port_named_axi4     573.5592     0.1     0.4884     0.0000       0.0000 TLInterconnectCoupler_19
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4index       0.0000     0.0     0.0000     0.0000       0.0000 AXI4IdIndexer
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank     283.7604     0.0    65.3124     0.0000       0.0000 AXI4UserYanker
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_19
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_18
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_9
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_8
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_7
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_6
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_5
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_4
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_3
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_2
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_1
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_0
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_17
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_16
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_15
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_14
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_13
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_12
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_11
system/mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9      10.9224     0.0     3.8628     7.0596       0.0000 Queue_17_10
system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4     289.3104     0.0    45.4212    19.3584       0.0000 TLToAXI4
system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q     144.5664     0.0    69.0864    75.4800       0.0000 Queue_37
system/mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q      79.9644     0.0    39.2940    40.6704       0.0000 Queue_38
system/mbus/fixedClockNode              0.0000      0.0      0.0000      0.0000        0.0000  FixedClockBroadcast_0
system/mbus/fixer                       0.0000      0.0      0.0000      0.0000        0.0000  TLFIFOFixer_4
system/mbus/mbus_xbar                  61.0056      0.0     55.4112      5.5944        0.0000  TLXbar_6
system/mbus/picker                      0.0000      0.0      0.0000      0.0000        0.0000  ProbePicker
system/pbus                          2389.6080      0.2     65.0460     65.3568        0.0000  PeripheryBus
system/pbus/atomics                   767.7204      0.1    598.1568    169.5636        0.0000  TLAtomicAutomata
system/pbus/buffer                    629.2812      0.1      0.7548      0.0000        0.0000  TLBuffer
system/pbus/buffer/nodeIn_d_q         276.7008      0.0      4.1736      2.7972        0.0000  Queue_1_2
system/pbus/buffer/nodeIn_d_q/ram_ext     269.7300     0.0   110.6892   159.0408       0.0000  ram_2x85_2
system/pbus/buffer/nodeOut_a_q        351.8256      0.0      4.1736      2.7972        0.0000  Queue_2
system/pbus/buffer/nodeOut_a_q/ram_ext     344.8548     0.0   153.6240   191.2308       0.0000 ram_2x121_1
system/pbus/buffer_1                  643.4004      0.1      0.4884      0.0000        0.0000  TLBuffer_1
system/pbus/buffer_1/nodeIn_d_q       276.7008      0.0      4.1736      2.7972        0.0000  Queue_1_1
system/pbus/buffer_1/nodeIn_d_q/ram_ext     269.7300     0.0   110.4228   159.3072       0.0000 ram_2x85_1
system/pbus/buffer_1/nodeOut_a_q      366.2112      0.0      4.1736      2.7972        0.0000  Queue_0
system/pbus/buffer_1/nodeOut_a_q/ram_ext     359.2404     0.0   147.1860   212.0544       0.0000 ram_2x121_0
system/pbus/coupler_to_bootaddressreg      79.9644     0.0     0.4884     0.0000       0.0000  TLInterconnectCoupler_5
system/pbus/coupler_to_bootaddressreg/fragmenter      79.4760     0.0    18.7368     8.3916       0.0000 TLFragmenter
system/pbus/coupler_to_bootaddressreg/fragmenter/repeater      52.3476     0.0    26.4624    25.8852       0.0000 Repeater
system/pbus/coupler_to_device_named_uart_0      79.0764     0.0     0.4884     0.0000       0.0000 TLInterconnectCoupler_6
system/pbus/coupler_to_device_named_uart_0/fragmenter      78.5880     0.0    18.4260     8.3916       0.0000 TLFragmenter_1
system/pbus/coupler_to_device_named_uart_0/fragmenter/repeater      51.7704     0.0    26.6400    25.1304       0.0000 Repeater_1
system/pbus/fixedClockNode              0.0000      0.0      0.0000      0.0000        0.0000  FixedClockBroadcast_1_0
system/pbus/fixer                       0.0000      0.0      0.0000      0.0000        0.0000  TLFIFOFixer_1
system/pbus/out_xbar                   59.7624      0.0     54.1680      5.5944        0.0000  TLXbar_2
system/sbus                          4201.4831      0.4      0.7548      0.0000        0.0000  SystemBus
system/sbus/coupler_from_rockettile    1853.6556     0.2     0.4884      0.0000        0.0000  TLInterconnectCoupler_3_1
system/sbus/coupler_from_rockettile/asink    1853.1672     0.2     0.7548     0.0000       0.0000 TLAsyncCrossingSink_1
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source     309.6900     0.0    86.2248   195.0048       0.0000 AsyncQueueSource_1_1
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/ridx_ridx_gray      13.7640     0.0     0.2664     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_7
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_155
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/ridx_ridx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_154
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/ridx_ridx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_153
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/ridx_ridx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_152
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_45
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_45
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_45
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_44
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_44
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_44
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_47
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_47
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_47
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_46
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_46
system/sbus/coupler_from_rockettile/asink/nodeIn_b_source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_46
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source    1012.4088     0.1   328.5156   655.4328       0.0000 AsyncQueueSource_2
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/ridx_ridx_gray      13.7640     0.0     0.2664     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_8
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_159
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/ridx_ridx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_158
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/ridx_ridx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_157
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/ridx_ridx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_156
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_49
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_49
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_49
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_48
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_48
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_48
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_51
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_51
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_51
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_50
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_50
system/sbus/coupler_from_rockettile/asink/nodeIn_d_source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_50
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink     267.1992     0.0   152.3808     9.5904       0.0000 AsyncQueueSink_3
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/io_deq_bits_deq_bits_reg      76.5900     0.0    24.3312    52.2588       0.0000 ClockCrossingReg_w121_1
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/sink_valid_0       4.7508     0.0     0.3996     0.0000       0.0000 AsyncValidSync_55
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/sink_valid_0/io_out_sink_valid_0       4.3512     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_55
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.9516     0.0     0.7548     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_55
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_54
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_54
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_54
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_53
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_53
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_53
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_52
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_52
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_52
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/widx_widx_gray      13.7640     0.0     0.2664     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_9
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_163
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/widx_widx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_162
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/widx_widx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_161
system/sbus/coupler_from_rockettile/asink/nodeOut_a_sink/widx_widx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_160
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink     206.1048     0.0   113.7084     8.5248       0.0000 AsyncQueueSink_1_1
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/io_deq_bits_deq_bits_reg      55.4112     0.0    17.6268    37.7844       0.0000 ClockCrossingReg_w113_1
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/sink_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_43
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/sink_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_43
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_43
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_42
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_42
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_42
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_41
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_41
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_41
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_40
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_40
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_40
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/widx_widx_gray      13.7640     0.0     0.2664     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_6
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_151
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/widx_widx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_150
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/widx_widx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_149
system/sbus/coupler_from_rockettile/asink/nodeOut_c_sink/widx_widx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_148
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink      57.0096     0.0    15.2292     8.5248       0.0000 AsyncQueueSink_2_1
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/io_deq_bits_deq_bits_reg       4.7952     0.0     1.7316     3.0636       0.0000 ClockCrossingReg_w3_1
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/sink_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_39
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/sink_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_39
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_39
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_38
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_38
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_38
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_37
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_37
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_37
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_36
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_36
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_36
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/widx_widx_gray      13.7640     0.0     0.2664     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_5
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_147
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/widx_widx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_146
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/widx_widx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_145
system/sbus/coupler_from_rockettile/asink/nodeOut_e_sink/widx_widx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_144
system/sbus/coupler_from_rockettile_1    1854.3216     0.2     0.4884     0.0000       0.0000  TLInterconnectCoupler_3_0
system/sbus/coupler_from_rockettile_1/asink    1853.8332     0.2     0.7548     0.0000       0.0000 TLAsyncCrossingSink_0
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source     309.1572     0.0    85.6920   195.0048       0.0000 AsyncQueueSource_1_0
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/ridx_ridx_gray      13.7640     0.0     0.2664     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_2
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_135
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/ridx_ridx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_134
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/ridx_ridx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_133
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/ridx_ridx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_132
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_25
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_25
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_25
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_24
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_24
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_24
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_27
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_27
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_27
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_26
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_26
system/sbus/coupler_from_rockettile_1/asink/nodeIn_b_source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_26
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source    1013.6076     0.1   329.8032   655.3440       0.0000 AsyncQueueSource_0
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/ridx_ridx_gray      13.7640     0.0     0.2664     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_3
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_139
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/ridx_ridx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_138
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/ridx_ridx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_137
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/ridx_ridx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_136
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_29
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_29
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_29
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_28
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_28
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_28
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_31
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_31
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_31
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_30
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_30
system/sbus/coupler_from_rockettile_1/asink/nodeIn_d_source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_30
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink     267.1992     0.0   152.3808     9.5904       0.0000 AsyncQueueSink_0
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/io_deq_bits_deq_bits_reg      76.7676     0.0    24.3312    52.4364       0.0000 ClockCrossingReg_w121_0
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/sink_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_35
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/sink_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_35
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_35
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_34
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_34
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_34
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_33
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_33
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_33
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_32
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_32
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_32
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/widx_widx_gray      13.7640     0.0     0.2664     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_4
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_143
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/widx_widx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_142
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/widx_widx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_141
system/sbus/coupler_from_rockettile_1/asink/nodeOut_a_sink/widx_widx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_140
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink     206.1048     0.0   113.7084     8.5248       0.0000 AsyncQueueSink_1_0
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/io_deq_bits_deq_bits_reg      55.4112     0.0    17.6268    37.7844       0.0000 ClockCrossingReg_w113_0
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/sink_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_23
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/sink_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_23
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_23
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_22
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_22
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_22
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_21
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_21
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_21
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_20
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_20
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_20
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/widx_widx_gray      13.7640     0.0     0.2664     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_1
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_131
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/widx_widx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_130
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/widx_widx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_129
system/sbus/coupler_from_rockettile_1/asink/nodeOut_c_sink/widx_widx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_128
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink      57.0096     0.0    15.2292     8.5248       0.0000 AsyncQueueSink_2_0
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/io_deq_bits_deq_bits_reg       4.7952     0.0     1.7316     3.0636       0.0000 ClockCrossingReg_w3_0
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/sink_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_19
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/sink_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_19
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_19
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_18
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_18
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_18
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_17
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_17
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_17
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_16
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_16
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_16
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/widx_widx_gray      13.7640     0.0     0.2664     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_0
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_127
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/widx_widx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_126
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/widx_widx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_125
system/sbus/coupler_from_rockettile_1/asink/nodeOut_e_sink/widx_widx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_124
system/sbus/fixedClockNode              0.0000      0.0      0.0000      0.0000        0.0000  FixedClockBroadcast_2
system/sbus/fixer                       0.0000      0.0      0.0000      0.0000        0.0000  TLFIFOFixer
system/sbus/system_bus_xbar           492.7512      0.0    420.2016     72.5496        0.0000  TLXbar
system/serial_tl_domain              1587.9216      0.1      0.0000      0.0000        0.0000  ClockSinkDomain_3
system/serial_tl_domain/in_async      560.5500      0.0      0.0000      0.0000        0.0000  AsyncQueue_0
system/serial_tl_domain/in_async/sink     183.1944     0.0    97.9908     8.5248       0.0000  AsyncQueueSink_13_0
system/serial_tl_domain/in_async/sink/io_deq_bits_deq_bits_reg      48.0852     0.0    15.4068    32.6784       0.0000 ClockCrossingReg_w32_0
system/serial_tl_domain/in_async/sink/sink_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_59
system/serial_tl_domain/in_async/sink/sink_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_59
system/serial_tl_domain/in_async/sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_59
system/serial_tl_domain/in_async/sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_58
system/serial_tl_domain/in_async/sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_58
system/serial_tl_domain/in_async/sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_58
system/serial_tl_domain/in_async/sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_57
system/serial_tl_domain/in_async/sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_57
system/serial_tl_domain/in_async/sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_57
system/serial_tl_domain/in_async/sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_56
system/serial_tl_domain/in_async/sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_56
system/serial_tl_domain/in_async/sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_56
system/serial_tl_domain/in_async/sink/widx_widx_gray      13.8972     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_10
system/serial_tl_domain/in_async/sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_170
system/serial_tl_domain/in_async/sink/widx_widx_gray/output_chain_1       3.7740     0.0     0.3552     3.4188       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_169
system/serial_tl_domain/in_async/sink/widx_widx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_168
system/serial_tl_domain/in_async/sink/widx_widx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_167
system/serial_tl_domain/in_async/source     377.3556     0.0   101.9424   247.2192       0.0000 AsyncQueueSource_13_0
system/serial_tl_domain/in_async/source/ridx_ridx_gray      13.4976     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_11
system/serial_tl_domain/in_async/source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_174
system/serial_tl_domain/in_async/source/ridx_ridx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_173
system/serial_tl_domain/in_async/source/ridx_ridx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_172
system/serial_tl_domain/in_async/source/ridx_ridx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_171
system/serial_tl_domain/in_async/source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_61
system/serial_tl_domain/in_async/source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_61
system/serial_tl_domain/in_async/source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_61
system/serial_tl_domain/in_async/source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_60
system/serial_tl_domain/in_async/source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_60
system/serial_tl_domain/in_async/source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_60
system/serial_tl_domain/in_async/source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_63
system/serial_tl_domain/in_async/source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_63
system/serial_tl_domain/in_async/source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_63
system/serial_tl_domain/in_async/source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_62
system/serial_tl_domain/in_async/source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_62
system/serial_tl_domain/in_async/source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_62
system/serial_tl_domain/out_async     556.4652      0.0      0.0000      0.0000        0.0000  AsyncQueue_1
system/serial_tl_domain/out_async/sink     173.8704     0.0    92.3076     8.5248       0.0000 AsyncQueueSink_13_1
system/serial_tl_domain/out_async/sink/io_deq_bits_deq_bits_reg      44.8440     0.0    15.0072    29.8368       0.0000 ClockCrossingReg_w32_1
system/serial_tl_domain/out_async/sink/sink_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_67
system/serial_tl_domain/out_async/sink/sink_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_67
system/serial_tl_domain/out_async/sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_67
system/serial_tl_domain/out_async/sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_66
system/serial_tl_domain/out_async/sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_66
system/serial_tl_domain/out_async/sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_66
system/serial_tl_domain/out_async/sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_65
system/serial_tl_domain/out_async/sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_65
system/serial_tl_domain/out_async/sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_65
system/serial_tl_domain/out_async/sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_64
system/serial_tl_domain/out_async/sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_64
system/serial_tl_domain/out_async/sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_64
system/serial_tl_domain/out_async/sink/widx_widx_gray      13.4976     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_12
system/serial_tl_domain/out_async/sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_178
system/serial_tl_domain/out_async/sink/widx_widx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_177
system/serial_tl_domain/out_async/sink/widx_widx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_176
system/serial_tl_domain/out_async/sink/widx_widx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_175
system/serial_tl_domain/out_async/source     382.5948     0.0   106.9596   247.4412       0.0000 AsyncQueueSource_13_1
system/serial_tl_domain/out_async/source/ridx_ridx_gray      13.4976     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_13
system/serial_tl_domain/out_async/source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_182
system/serial_tl_domain/out_async/source/ridx_ridx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_181
system/serial_tl_domain/out_async/source/ridx_ridx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_180
system/serial_tl_domain/out_async/source/ridx_ridx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_179
system/serial_tl_domain/out_async/source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_69
system/serial_tl_domain/out_async/source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_69
system/serial_tl_domain/out_async/source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_69
system/serial_tl_domain/out_async/source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_68
system/serial_tl_domain/out_async/source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_68
system/serial_tl_domain/out_async/source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_68
system/serial_tl_domain/out_async/source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_71
system/serial_tl_domain/out_async/source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_71
system/serial_tl_domain/out_async/source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_71
system/serial_tl_domain/out_async/source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_70
system/serial_tl_domain/out_async/source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_70
system/serial_tl_domain/out_async/source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_70
system/serial_tl_domain/outer_reset_catcher       4.7508     0.0     0.5772     0.0000       0.0000 ResetCatchAndSync_d3_3
system/serial_tl_domain/outer_reset_catcher/io_sync_reset_chain       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_11
system/serial_tl_domain/outer_reset_catcher/io_sync_reset_chain/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_227
system/serial_tl_domain/serdesser     466.1556      0.0     17.4492      8.6580        0.0000  TLSerdesser
system/serial_tl_domain/serdesser/inDes     185.9472     0.0    61.5828   124.3644       0.0000 GenericDeserializer
system/serial_tl_domain/serdesser/outArb      32.1900     0.0    30.3252     1.8648       0.0000 HellaPeekingArbiter
system/serial_tl_domain/serdesser/outSer     221.9112     0.0    85.9584   135.9528       0.0000 GenericSerializer
system/tile_prci_domain             63096.8321      5.6      0.4884      0.0000        0.0000  TilePRCIDomain
system/tile_prci_domain/asource      1611.3648      0.1      0.7992      0.0000        0.0000  TLAsyncCrossingSource_2_1
system/tile_prci_domain/asource/nodeIn_b_sink     146.7420     0.0    75.3468     8.5248       0.0000 AsyncQueueSink_7_1
system/tile_prci_domain/asource/nodeIn_b_sink/io_deq_bits_deq_bits_reg      34.6764     0.0    11.3664    23.3100       0.0000 ClockCrossingReg_w120_1
system/tile_prci_domain/asource/nodeIn_b_sink/sink_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_111
system/tile_prci_domain/asource/nodeIn_b_sink/sink_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_112
system/tile_prci_domain/asource/nodeIn_b_sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_115
system/tile_prci_domain/asource/nodeIn_b_sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_110
system/tile_prci_domain/asource/nodeIn_b_sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_111
system/tile_prci_domain/asource/nodeIn_b_sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_114
system/tile_prci_domain/asource/nodeIn_b_sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_109
system/tile_prci_domain/asource/nodeIn_b_sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_110
system/tile_prci_domain/asource/nodeIn_b_sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_113
system/tile_prci_domain/asource/nodeIn_b_sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_108
system/tile_prci_domain/asource/nodeIn_b_sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_109
system/tile_prci_domain/asource/nodeIn_b_sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_112
system/tile_prci_domain/asource/nodeIn_b_sink/widx_widx_gray      13.4976     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_21
system/tile_prci_domain/asource/nodeIn_b_sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_218
system/tile_prci_domain/asource/nodeIn_b_sink/widx_widx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_217
system/tile_prci_domain/asource/nodeIn_b_sink/widx_widx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_216
system/tile_prci_domain/asource/nodeIn_b_sink/widx_widx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_215
system/tile_prci_domain/asource/nodeIn_d_sink     372.6492     0.0   220.9344     8.5248       0.0000 AsyncQueueSink_6_1
system/tile_prci_domain/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg     114.9960     0.0    38.5392    76.4568       0.0000 ClockCrossingReg_w84_1
system/tile_prci_domain/asource/nodeIn_d_sink/sink_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_115
system/tile_prci_domain/asource/nodeIn_d_sink/sink_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_116
system/tile_prci_domain/asource/nodeIn_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_119
system/tile_prci_domain/asource/nodeIn_d_sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_114
system/tile_prci_domain/asource/nodeIn_d_sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_115
system/tile_prci_domain/asource/nodeIn_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_118
system/tile_prci_domain/asource/nodeIn_d_sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_113
system/tile_prci_domain/asource/nodeIn_d_sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_114
system/tile_prci_domain/asource/nodeIn_d_sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_117
system/tile_prci_domain/asource/nodeIn_d_sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_112
system/tile_prci_domain/asource/nodeIn_d_sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_113
system/tile_prci_domain/asource/nodeIn_d_sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_116
system/tile_prci_domain/asource/nodeIn_d_sink/widx_widx_gray      13.4976     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_22
system/tile_prci_domain/asource/nodeIn_d_sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_222
system/tile_prci_domain/asource/nodeIn_d_sink/widx_widx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_221
system/tile_prci_domain/asource/nodeIn_d_sink/widx_widx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_220
system/tile_prci_domain/asource/nodeIn_d_sink/widx_widx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_219
system/tile_prci_domain/asource/nodeOut_a_source     582.7944     0.1   158.1972   396.4032       0.0000 AsyncQueueSource_4_1
system/tile_prci_domain/asource/nodeOut_a_source/ridx_ridx_gray      13.4976     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_23
system/tile_prci_domain/asource/nodeOut_a_source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_226
system/tile_prci_domain/asource/nodeOut_a_source/ridx_ridx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_225
system/tile_prci_domain/asource/nodeOut_a_source/ridx_ridx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_224
system/tile_prci_domain/asource/nodeOut_a_source/ridx_ridx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_223
system/tile_prci_domain/asource/nodeOut_a_source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_117
system/tile_prci_domain/asource/nodeOut_a_source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_118
system/tile_prci_domain/asource/nodeOut_a_source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_121
system/tile_prci_domain/asource/nodeOut_a_source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_116
system/tile_prci_domain/asource/nodeOut_a_source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_117
system/tile_prci_domain/asource/nodeOut_a_source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_120
system/tile_prci_domain/asource/nodeOut_a_source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_119
system/tile_prci_domain/asource/nodeOut_a_source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_120
system/tile_prci_domain/asource/nodeOut_a_source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_123
system/tile_prci_domain/asource/nodeOut_a_source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_118
system/tile_prci_domain/asource/nodeOut_a_source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_119
system/tile_prci_domain/asource/nodeOut_a_source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_122
system/tile_prci_domain/asource/nodeOut_c_source     426.5064     0.0   113.7972   284.5152       0.0000 AsyncQueueSource_5_1
system/tile_prci_domain/asource/nodeOut_c_source/ridx_ridx_gray      13.4976     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_20
system/tile_prci_domain/asource/nodeOut_c_source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_214
system/tile_prci_domain/asource/nodeOut_c_source/ridx_ridx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_213
system/tile_prci_domain/asource/nodeOut_c_source/ridx_ridx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_212
system/tile_prci_domain/asource/nodeOut_c_source/ridx_ridx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_211
system/tile_prci_domain/asource/nodeOut_c_source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_105
system/tile_prci_domain/asource/nodeOut_c_source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_106
system/tile_prci_domain/asource/nodeOut_c_source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_109
system/tile_prci_domain/asource/nodeOut_c_source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_104
system/tile_prci_domain/asource/nodeOut_c_source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_105
system/tile_prci_domain/asource/nodeOut_c_source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_108
system/tile_prci_domain/asource/nodeOut_c_source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_107
system/tile_prci_domain/asource/nodeOut_c_source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_108
system/tile_prci_domain/asource/nodeOut_c_source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_111
system/tile_prci_domain/asource/nodeOut_c_source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_106
system/tile_prci_domain/asource/nodeOut_c_source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_107
system/tile_prci_domain/asource/nodeOut_c_source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_110
system/tile_prci_domain/asource/nodeOut_e_source      81.8736     0.0    22.7772    30.9024       0.0000 AsyncQueueSource_6_1
system/tile_prci_domain/asource/nodeOut_e_source/ridx_ridx_gray      13.4976     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_19
system/tile_prci_domain/asource/nodeOut_e_source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_210
system/tile_prci_domain/asource/nodeOut_e_source/ridx_ridx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_209
system/tile_prci_domain/asource/nodeOut_e_source/ridx_ridx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_208
system/tile_prci_domain/asource/nodeOut_e_source/ridx_ridx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_207
system/tile_prci_domain/asource/nodeOut_e_source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_101
system/tile_prci_domain/asource/nodeOut_e_source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_102
system/tile_prci_domain/asource/nodeOut_e_source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_105
system/tile_prci_domain/asource/nodeOut_e_source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_100
system/tile_prci_domain/asource/nodeOut_e_source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_101
system/tile_prci_domain/asource/nodeOut_e_source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_104
system/tile_prci_domain/asource/nodeOut_e_source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_103
system/tile_prci_domain/asource/nodeOut_e_source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_104
system/tile_prci_domain/asource/nodeOut_e_source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_107
system/tile_prci_domain/asource/nodeOut_e_source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_102
system/tile_prci_domain/asource/nodeOut_e_source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_103
system/tile_prci_domain/asource/nodeOut_e_source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_106
system/tile_prci_domain/element_reset_domain_rockettile   61482.1817     5.5     1.9980     0.0000       0.0000 RocketTile
system/tile_prci_domain/element_reset_domain_rockettile/cmdRouter      41.0700     0.0     1.3320     0.0000       0.0000 RoccCommandRouter
system/tile_prci_domain/element_reset_domain_rockettile/cmdRouter/cmd_q      39.7380     0.0     4.1736     2.7972       0.0000 Queue_95
system/tile_prci_domain/element_reset_domain_rockettile/cmdRouter/cmd_q/ram_ext      32.7672     0.0    14.1192    18.6480       0.0000 ram_2x265
system/tile_prci_domain/element_reset_domain_rockettile/core     980.5740     0.1   344.1444   293.7060       0.0000 Rocket
system/tile_prci_domain/element_reset_domain_rockettile/core/alu     248.1516     0.0   248.1516     0.0000       0.0000 ALU_1
system/tile_prci_domain/element_reset_domain_rockettile/core/csr      10.9224     0.0     5.8608     5.0616       0.0000 CSRFile
system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf      83.6496     0.0    43.4676    38.2284       0.0000 IBuf_1
system/tile_prci_domain/element_reset_domain_rockettile/core/ibuf/exp       1.9536     0.0     1.9536     0.0000       0.0000 RVCExpander_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache   39089.5039     3.5   329.8476   279.7200       0.0000 NonBlockingDCache
system/tile_prci_domain/element_reset_domain_rockettile/dcache/amoalu       0.7992     0.0     0.7992     0.0000       0.0000 AMOALU_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/data   25220.5993     2.2     2.9748     0.0000       0.0000 DataArray_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/array_0_0_0    6304.4061     0.6     0.4884     0.0000       0.0000 array_0_0_0_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/array_0_0_0/array_0_0_0_ext    6303.9177     0.6     8.0808     0.0000    6295.8369 array_0_0_0_ext_7
system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/array_1_0_0    6304.4061     0.6     0.4884     0.0000       0.0000 array_1_0_0_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/array_1_0_0/array_0_0_0_ext    6303.9177     0.6     8.0808     0.0000    6295.8369 array_0_0_0_ext_6
system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/array_2_0_0    6304.4061     0.6     0.4884     0.0000       0.0000 array_2_0_0_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/array_2_0_0/array_0_0_0_ext    6303.9177     0.6     8.0808     0.0000    6295.8369 array_0_0_0_ext_5
system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/array_3_0_0    6304.4061     0.6     0.4884     0.0000       0.0000 array_3_0_0_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/data/array_3_0_0/array_0_0_0_ext    6303.9177     0.6     8.0808     0.0000    6295.8369 array_0_0_0_ext_4
system/tile_prci_domain/element_reset_domain_rockettile/dcache/dtlb      21.6672     0.0    21.6672     0.0000       0.0000 TLB_2
system/tile_prci_domain/element_reset_domain_rockettile/dcache/dtlb/pmp       0.0000     0.0     0.0000     0.0000       0.0000 PMPChecker_2
system/tile_prci_domain/element_reset_domain_rockettile/dcache/lfsr_prng      22.6440     0.0     7.7256    14.9184       0.0000 MaxPeriodFibonacciLFSR_4
system/tile_prci_domain/element_reset_domain_rockettile/dcache/meta    2501.3504     0.2    16.0284     6.5268       0.0000 L1MetadataArray_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/meta/tag_array    2478.7952     0.2     0.4884     0.0000       0.0000 tag_array_2
system/tile_prci_domain/element_reset_domain_rockettile/dcache/meta/tag_array/tag_array_ext    2478.3068     0.2     2.7084     0.0000    2475.5984 tag_array_ext_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/metaReadArb       8.7468     0.0     8.7468     0.0000       0.0000 Arbiter_7_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/metaWriteArb      13.0092     0.0    13.0092     0.0000       0.0000 Arbiter_8_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs   10506.1499     0.9   444.8436    37.2960       0.0000 MSHRFile
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/alloc_arb       5.3724     0.0     5.3724     0.0000       0.0000 Arbiter_4_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/meta_read_arb      42.8016     0.0    42.8016     0.0000       0.0000 Arbiter_14
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/meta_write_arb     148.1184     0.0   148.1184     0.0000       0.0000 Arbiter_1_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mmio_alloc_arb       0.0000     0.0     0.0000     0.0000       0.0000 Arbiter_5_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mmios_0     109.0464     0.0    48.4404    60.6060       0.0000 IOMSHR
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_0     582.5280     0.1    77.2116    67.1328       0.0000 MSHR_7
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_0/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_31
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_0/rpq     432.3228     0.0    10.9668     8.3916       0.0000 Queue_54_15
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_0/rpq/ram_ext     412.9644     0.0   174.2700   238.6944       0.0000 ram_16x63_15
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_1     582.7500     0.1    77.2560    67.1328       0.0000 MSHR_8
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_1/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_30
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_1/rpq     432.5004     0.0    11.1444     8.3916       0.0000 Queue_54_14
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_1/rpq/ram_ext     412.9644     0.0   174.2700   238.6944       0.0000 ram_16x63_14
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_10     584.0376     0.1    78.5436    67.1328       0.0000 MSHR_17
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_10/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_21
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_10/rpq     432.5004     0.0    11.1444     8.3916       0.0000 Queue_54_5
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_10/rpq/ram_ext     412.9644     0.0   174.2700   238.6944       0.0000 ram_16x63_5
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_11     583.0608     0.1    77.7444    67.1328       0.0000 MSHR_18
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_11/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_20
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_11/rpq     432.3228     0.0    10.9668     8.3916       0.0000 Queue_54_4
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_11/rpq/ram_ext     412.9644     0.0   174.2700   238.6944       0.0000 ram_16x63_4
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_12     583.6380     0.1    77.7888    67.1328       0.0000 MSHR_19
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_12/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_19
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_12/rpq     432.8556     0.0    11.1444     8.3916       0.0000 Queue_54_3
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_12/rpq/ram_ext     413.3196     0.0   174.6252   238.6944       0.0000 ram_16x63_3
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_13     584.3928     0.1    78.5436    67.1328       0.0000 MSHR_20
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_13/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_18
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_13/rpq     432.8556     0.0    11.1444     8.3916       0.0000 Queue_54_2
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_13/rpq/ram_ext     413.3196     0.0   174.6252   238.6944       0.0000 ram_16x63_2
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_14     583.5936     0.1    77.7444    67.1328       0.0000 MSHR_21
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_14/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_17
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_14/rpq     432.8556     0.0    11.1444     8.3916       0.0000 Queue_54_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_14/rpq/ram_ext     413.3196     0.0   174.6252   238.6944       0.0000 ram_16x63_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_15     583.4160     0.1    77.7444    67.1328       0.0000 MSHR_22
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_15/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_16
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_15/rpq     432.6780     0.0    10.9668     8.3916       0.0000 Queue_54_0
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_15/rpq/ram_ext     413.3196     0.0   174.6252   238.6944       0.0000 ram_16x63_0
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_2     582.6168     0.1    77.1228    67.1328       0.0000 MSHR_9
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_2/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_29
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_2/rpq     432.5004     0.0    11.1444     8.3916       0.0000 Queue_54_13
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_2/rpq/ram_ext     412.9644     0.0   174.2700   238.6944       0.0000 ram_16x63_13
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_3     582.7056     0.1    77.2116    67.1328       0.0000 MSHR_10
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_3/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_28
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_3/rpq     432.5004     0.0    11.1444     8.3916       0.0000 Queue_54_12
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_3/rpq/ram_ext     412.9644     0.0   174.2700   238.6944       0.0000 ram_16x63_12
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_4     582.8832     0.1    77.3892    67.1328       0.0000 MSHR_11
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_4/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_27
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_4/rpq     432.5004     0.0    11.1444     8.3916       0.0000 Queue_54_11
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_4/rpq/ram_ext     412.9644     0.0   174.2700   238.6944       0.0000 ram_16x63_11
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_5     582.8832     0.1    77.3892    67.1328       0.0000 MSHR_12
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_5/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_26
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_5/rpq     432.5004     0.0    11.1444     8.3916       0.0000 Queue_54_10
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_5/rpq/ram_ext     412.9644     0.0   174.2700   238.6944       0.0000 ram_16x63_10
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_6     583.0608     0.1    77.5668    67.1328       0.0000 MSHR_13
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_6/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_25
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_6/rpq     432.5004     0.0    11.1444     8.3916       0.0000 Queue_54_9
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_6/rpq/ram_ext     412.9644     0.0   174.2700   238.6944       0.0000 ram_16x63_9
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_7     583.9044     0.1    78.4104    67.1328       0.0000 MSHR_14
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_7/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_24
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_7/rpq     432.5004     0.0    11.1444     8.3916       0.0000 Queue_54_8
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_7/rpq/ram_ext     412.9644     0.0   174.2700   238.6944       0.0000 ram_16x63_8
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_8     583.0608     0.1    77.5668    67.1328       0.0000 MSHR_15
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_8/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_23
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_8/rpq     432.5004     0.0    11.1444     8.3916       0.0000 Queue_54_7
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_8/rpq/ram_ext     412.9644     0.0   174.2700   238.6944       0.0000 ram_16x63_7
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_9     582.8832     0.1    77.5668    67.1328       0.0000 MSHR_16
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_9/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_22
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_9/rpq     432.3228     0.0    10.9668     8.3916       0.0000 Queue_54_6
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/mshrs_9/rpq/ram_ext     412.9644     0.0   174.2700   238.6944       0.0000 ram_16x63_6
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/replay_arb     215.4288     0.0   215.4288     0.0000       0.0000 Arbiter_3
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/resp_arb       0.0000     0.0     0.0000     0.0000       0.0000 Arbiter_6
system/tile_prci_domain/element_reset_domain_rockettile/dcache/mshrs/wb_req_arb     171.8280     0.0   171.8280     0.0000       0.0000 Arbiter_2_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/prober      61.5828     0.0    28.9488    32.6340       0.0000 ProbeUnit_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/readArb       9.6792     0.0     9.6792     0.0000       0.0000 Arbiter_9_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/wb      71.1732     0.0    29.2152    41.9580       0.0000 WritebackUnit_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/wbArb      16.2948     0.0    16.2948     0.0000       0.0000 Arbiter_11_1
system/tile_prci_domain/element_reset_domain_rockettile/dcache/writeArb      26.2404     0.0    26.2404     0.0000       0.0000 Arbiter_10_1
system/tile_prci_domain/element_reset_domain_rockettile/dcacheArb       0.7104     0.0     0.7104     0.0000       0.0000 HellaCacheArbiter
system/tile_prci_domain/element_reset_domain_rockettile/frontend   20103.4014     1.8    96.5256    71.7948       0.0000 Frontend_1
system/tile_prci_domain/element_reset_domain_rockettile/frontend/fq     384.3264     0.0   179.1984   205.1280       0.0000 ShiftQueue_1
system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache   19545.3378     1.7   322.5216   281.5848       0.0000 ICache_1
system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/data_arrays_0    8220.9617     0.7     0.4884     0.0000       0.0000 data_arrays_0_1
system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/data_arrays_0/data_arrays_0_ext    8220.4733     0.7     7.5036     0.0000    8212.9697 data_arrays_0_ext_3
system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/data_arrays_1    8220.9617     0.7     0.4884     0.0000       0.0000 data_arrays_1_1
system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/data_arrays_1/data_arrays_0_ext    8220.4733     0.7     7.5036     0.0000    8212.9697 data_arrays_0_ext_2
system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/repl_way_v0_prng      22.3776     0.0     7.4592    14.9184       0.0000 MaxPeriodFibonacciLFSR_1
system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/tag_array    2476.9304     0.2     0.4884     0.0000       0.0000 tag_array_0_1
system/tile_prci_domain/element_reset_domain_rockettile/frontend/icache/tag_array/tag_array_0_ext    2476.4420     0.2     0.8436     0.0000    2475.5984 tag_array_0_ext_1
system/tile_prci_domain/element_reset_domain_rockettile/frontend/tlb       5.4168     0.0     5.4168     0.0000       0.0000 TLB_1_1
system/tile_prci_domain/element_reset_domain_rockettile/intXbar       0.0000     0.0     0.0000     0.0000       0.0000 IntXbar_1_1
system/tile_prci_domain/element_reset_domain_rockettile/ptw      51.7260     0.0    12.5652    39.1608       0.0000 PTW
system/tile_prci_domain/element_reset_domain_rockettile/ptw/r_pte_barrier       0.0000     0.0     0.0000     0.0000       0.0000 OptimizationBarrier_29_1
system/tile_prci_domain/element_reset_domain_rockettile/tlMasterXbar      48.8400     0.0    38.5836    10.2564       0.0000 TLXbar_8_1
system/tile_prci_domain/element_reset_domain_rockettile/zzguard_table    1164.3580     0.1     0.4884     0.0000       0.0000 look_2table_ram
system/tile_prci_domain/element_reset_domain_rockettile/zzguard_table/table1    1163.8696     0.1     0.4884     0.0000       0.0000 look_table1
system/tile_prci_domain/element_reset_domain_rockettile/zzguard_table/table1/table_0    1163.3812     0.1     0.4884     0.0000       0.0000 table_0
system/tile_prci_domain/element_reset_domain_rockettile/zzguard_table/table1/table_0/table_ext    1162.8928     0.1     0.8880     0.0000    1162.0048 table_ext
system/tile_prci_domain/intsink         2.7972      0.0      0.0000      0.0000        0.0000  IntSyncAsyncCrossingSink_6
system/tile_prci_domain/intsink/chain       2.7972     0.0     0.0000     0.0000       0.0000  SynchronizerShiftReg_w1_d3_5
system/tile_prci_domain/intsink/chain/output_chain       2.7972     0.0     0.0000     2.7972       0.0000 NonSyncResetSynchronizerPrimitiveShiftReg_d3_9
system/tile_prci_domain_1           63327.7885      5.6      0.8880      0.0000        0.0000  TilePRCIDomain_1
system/tile_prci_domain_1/asource    1611.3648      0.1      0.7992      0.0000        0.0000  TLAsyncCrossingSource_2_0
system/tile_prci_domain_1/asource/nodeIn_b_sink     146.7420     0.0    75.3468     8.5248       0.0000 AsyncQueueSink_7_0
system/tile_prci_domain_1/asource/nodeIn_b_sink/io_deq_bits_deq_bits_reg      34.6764     0.0    11.3664    23.3100       0.0000 ClockCrossingReg_w120_0
system/tile_prci_domain_1/asource/nodeIn_b_sink/sink_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_91
system/tile_prci_domain_1/asource/nodeIn_b_sink/sink_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_92
system/tile_prci_domain_1/asource/nodeIn_b_sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_95
system/tile_prci_domain_1/asource/nodeIn_b_sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_90
system/tile_prci_domain_1/asource/nodeIn_b_sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_91
system/tile_prci_domain_1/asource/nodeIn_b_sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_94
system/tile_prci_domain_1/asource/nodeIn_b_sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_89
system/tile_prci_domain_1/asource/nodeIn_b_sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_90
system/tile_prci_domain_1/asource/nodeIn_b_sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_93
system/tile_prci_domain_1/asource/nodeIn_b_sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_88
system/tile_prci_domain_1/asource/nodeIn_b_sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_89
system/tile_prci_domain_1/asource/nodeIn_b_sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_92
system/tile_prci_domain_1/asource/nodeIn_b_sink/widx_widx_gray      13.4976     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_16
system/tile_prci_domain_1/asource/nodeIn_b_sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_198
system/tile_prci_domain_1/asource/nodeIn_b_sink/widx_widx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_197
system/tile_prci_domain_1/asource/nodeIn_b_sink/widx_widx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_196
system/tile_prci_domain_1/asource/nodeIn_b_sink/widx_widx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_195
system/tile_prci_domain_1/asource/nodeIn_d_sink     372.6492     0.0   220.9344     8.5248       0.0000 AsyncQueueSink_6_0
system/tile_prci_domain_1/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg     114.9960     0.0    38.5392    76.4568       0.0000 ClockCrossingReg_w84_0
system/tile_prci_domain_1/asource/nodeIn_d_sink/sink_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_95
system/tile_prci_domain_1/asource/nodeIn_d_sink/sink_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_96
system/tile_prci_domain_1/asource/nodeIn_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_99
system/tile_prci_domain_1/asource/nodeIn_d_sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_94
system/tile_prci_domain_1/asource/nodeIn_d_sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_95
system/tile_prci_domain_1/asource/nodeIn_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_98
system/tile_prci_domain_1/asource/nodeIn_d_sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_93
system/tile_prci_domain_1/asource/nodeIn_d_sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_94
system/tile_prci_domain_1/asource/nodeIn_d_sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_97
system/tile_prci_domain_1/asource/nodeIn_d_sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_92
system/tile_prci_domain_1/asource/nodeIn_d_sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_93
system/tile_prci_domain_1/asource/nodeIn_d_sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_96
system/tile_prci_domain_1/asource/nodeIn_d_sink/widx_widx_gray      13.4976     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_17
system/tile_prci_domain_1/asource/nodeIn_d_sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_202
system/tile_prci_domain_1/asource/nodeIn_d_sink/widx_widx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_201
system/tile_prci_domain_1/asource/nodeIn_d_sink/widx_widx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_200
system/tile_prci_domain_1/asource/nodeIn_d_sink/widx_widx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_199
system/tile_prci_domain_1/asource/nodeOut_a_source     582.7944     0.1   158.1972   396.4032       0.0000 AsyncQueueSource_4_0
system/tile_prci_domain_1/asource/nodeOut_a_source/ridx_ridx_gray      13.4976     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_18
system/tile_prci_domain_1/asource/nodeOut_a_source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_206
system/tile_prci_domain_1/asource/nodeOut_a_source/ridx_ridx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_205
system/tile_prci_domain_1/asource/nodeOut_a_source/ridx_ridx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_204
system/tile_prci_domain_1/asource/nodeOut_a_source/ridx_ridx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_203
system/tile_prci_domain_1/asource/nodeOut_a_source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_97
system/tile_prci_domain_1/asource/nodeOut_a_source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_98
system/tile_prci_domain_1/asource/nodeOut_a_source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_101
system/tile_prci_domain_1/asource/nodeOut_a_source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_96
system/tile_prci_domain_1/asource/nodeOut_a_source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_97
system/tile_prci_domain_1/asource/nodeOut_a_source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_100
system/tile_prci_domain_1/asource/nodeOut_a_source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_99
system/tile_prci_domain_1/asource/nodeOut_a_source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_100
system/tile_prci_domain_1/asource/nodeOut_a_source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_103
system/tile_prci_domain_1/asource/nodeOut_a_source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_98
system/tile_prci_domain_1/asource/nodeOut_a_source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_99
system/tile_prci_domain_1/asource/nodeOut_a_source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_102
system/tile_prci_domain_1/asource/nodeOut_c_source     426.5064     0.0   113.7972   284.5152       0.0000 AsyncQueueSource_5_0
system/tile_prci_domain_1/asource/nodeOut_c_source/ridx_ridx_gray      13.4976     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_15
system/tile_prci_domain_1/asource/nodeOut_c_source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_194
system/tile_prci_domain_1/asource/nodeOut_c_source/ridx_ridx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_193
system/tile_prci_domain_1/asource/nodeOut_c_source/ridx_ridx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_192
system/tile_prci_domain_1/asource/nodeOut_c_source/ridx_ridx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_191
system/tile_prci_domain_1/asource/nodeOut_c_source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_85
system/tile_prci_domain_1/asource/nodeOut_c_source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_86
system/tile_prci_domain_1/asource/nodeOut_c_source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_89
system/tile_prci_domain_1/asource/nodeOut_c_source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_84
system/tile_prci_domain_1/asource/nodeOut_c_source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_85
system/tile_prci_domain_1/asource/nodeOut_c_source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_88
system/tile_prci_domain_1/asource/nodeOut_c_source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_87
system/tile_prci_domain_1/asource/nodeOut_c_source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_88
system/tile_prci_domain_1/asource/nodeOut_c_source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_91
system/tile_prci_domain_1/asource/nodeOut_c_source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_86
system/tile_prci_domain_1/asource/nodeOut_c_source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_87
system/tile_prci_domain_1/asource/nodeOut_c_source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_90
system/tile_prci_domain_1/asource/nodeOut_e_source      81.8736     0.0    22.7772    30.9024       0.0000 AsyncQueueSource_6_0
system/tile_prci_domain_1/asource/nodeOut_e_source/ridx_ridx_gray      13.4976     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w4_d3_i0_14
system/tile_prci_domain_1/asource/nodeOut_e_source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_190
system/tile_prci_domain_1/asource/nodeOut_e_source/ridx_ridx_gray/output_chain_1       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_189
system/tile_prci_domain_1/asource/nodeOut_e_source/ridx_ridx_gray/output_chain_2       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_188
system/tile_prci_domain_1/asource/nodeOut_e_source/ridx_ridx_gray/output_chain_3       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_187
system/tile_prci_domain_1/asource/nodeOut_e_source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_81
system/tile_prci_domain_1/asource/nodeOut_e_source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_82
system/tile_prci_domain_1/asource/nodeOut_e_source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_85
system/tile_prci_domain_1/asource/nodeOut_e_source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_80
system/tile_prci_domain_1/asource/nodeOut_e_source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_81
system/tile_prci_domain_1/asource/nodeOut_e_source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_84
system/tile_prci_domain_1/asource/nodeOut_e_source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_83
system/tile_prci_domain_1/asource/nodeOut_e_source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_84
system/tile_prci_domain_1/asource/nodeOut_e_source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_87
system/tile_prci_domain_1/asource/nodeOut_e_source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_82
system/tile_prci_domain_1/asource/nodeOut_e_source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_83
system/tile_prci_domain_1/asource/nodeOut_e_source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_86
system/tile_prci_domain_1/element_reset_domain_rockettile   61712.7385     5.5     1.1544     0.0000       0.0000 RocketTile_1
system/tile_prci_domain_1/element_reset_domain_rockettile/core    1236.4956     0.1   426.3732   339.3936       0.0000 Rocket_1
system/tile_prci_domain_1/element_reset_domain_rockettile/core/alu     248.1516     0.0   248.1516     0.0000       0.0000 ALU_0
system/tile_prci_domain_1/element_reset_domain_rockettile/core/arb_mem      13.0536     0.0    13.0536     0.0000       0.0000 Arbiter_27
system/tile_prci_domain_1/element_reset_domain_rockettile/core/csr      10.9224     0.0     5.8608     5.0616       0.0000 CSRFile_1
system/tile_prci_domain_1/element_reset_domain_rockettile/core/ibuf      83.1168     0.0    42.9348    38.2284       0.0000 IBuf_0
system/tile_prci_domain_1/element_reset_domain_rockettile/core/ibuf/exp       1.9536     0.0     1.9536     0.0000       0.0000 RVCExpander_0
system/tile_prci_domain_1/element_reset_domain_rockettile/core/rf_ext     115.4844     0.0    55.8108    59.6736       0.0000 rf_31x64_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache   40270.4995     3.6   347.2080   285.3144       0.0000 NonBlockingDCache_1
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/amoalu       0.7992     0.0     0.7992     0.0000       0.0000 AMOALU_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/data   25220.5993     2.2     2.9748     0.0000       0.0000 DataArray_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/data/array_0_0_0    6304.4061     0.6     0.4884     0.0000       0.0000 array_0_0_0_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/data/array_0_0_0/array_0_0_0_ext    6303.9177     0.6     8.0808     0.0000    6295.8369 array_0_0_0_ext_3
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/data/array_1_0_0    6304.4061     0.6     0.4884     0.0000       0.0000 array_1_0_0_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/data/array_1_0_0/array_0_0_0_ext    6303.9177     0.6     8.0808     0.0000    6295.8369 array_0_0_0_ext_2
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/data/array_2_0_0    6304.4061     0.6     0.4884     0.0000       0.0000 array_2_0_0_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/data/array_2_0_0/array_0_0_0_ext    6303.9177     0.6     8.0808     0.0000    6295.8369 array_0_0_0_ext_1
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/data/array_3_0_0    6304.4061     0.6     0.4884     0.0000       0.0000 array_3_0_0_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/data/array_3_0_0/array_0_0_0_ext    6303.9177     0.6     8.0808     0.0000    6295.8369 array_0_0_0_ext_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/dtlb      21.6672     0.0    21.6672     0.0000       0.0000 TLB_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/dtlb/pmp       0.0000     0.0     0.0000     0.0000       0.0000 PMPChecker_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/lfsr_prng      22.1112     0.0     7.1928    14.9184       0.0000 MaxPeriodFibonacciLFSR_3
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/meta    2501.3504     0.2    16.0284     6.5268       0.0000 L1MetadataArray_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/meta/tag_array    2478.7952     0.2     0.4884     0.0000       0.0000 tag_array_1
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/meta/tag_array/tag_array_ext    2478.3068     0.2     2.7084     0.0000    2475.5984 tag_array_ext_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/metaReadArb       8.7468     0.0     8.7468     0.0000       0.0000 Arbiter_7_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/metaWriteArb      13.0092     0.0    13.0092     0.0000       0.0000 Arbiter_8_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs   11666.5883     1.0   444.2220    37.2960       0.0000 MSHRFile_1
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/alloc_arb       5.3724     0.0     5.3724     0.0000       0.0000 Arbiter_4_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/meta_read_arb      42.8016     0.0    42.8016     0.0000       0.0000 Arbiter_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/meta_write_arb     148.1184     0.0   148.1184     0.0000       0.0000 Arbiter_1_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mmio_alloc_arb       0.0000     0.0     0.0000     0.0000       0.0000 Arbiter_5_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mmios_0     173.1600     0.0    76.1904    96.9696       0.0000 IOMSHR_1
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_0     650.4156     0.1    77.2116    67.1328       0.0000 MSHR_23
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_0/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_15
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_0/rpq     500.2104     0.0    10.9668     8.3916       0.0000 Queue_98_15
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_0/rpq/ram_ext     480.8520     0.0   197.4024   283.4496       0.0000 ram_16x62_15
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_1     650.4156     0.1    77.2116    67.1328       0.0000 MSHR_24
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_1/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_14
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_1/rpq     500.2104     0.0    11.1444     8.3916       0.0000 Queue_98_14
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_1/rpq/ram_ext     480.6744     0.0   197.2248   283.4496       0.0000 ram_16x62_14
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_10     651.7476     0.1    78.5436    67.1328       0.0000 MSHR_33
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_10/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_5
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_10/rpq     500.2104     0.0    11.1444     8.3916       0.0000 Queue_98_5
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_10/rpq/ram_ext     480.6744     0.0   197.2248   283.4496       0.0000 ram_16x62_5
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_11     650.5932     0.1    77.7444    67.1328       0.0000 MSHR_34
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_11/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_4
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_11/rpq     499.8552     0.0    10.9668     8.3916       0.0000 Queue_98_4
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_11/rpq/ram_ext     480.4968     0.0   197.0472   283.4496       0.0000 ram_16x62_4
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_12     651.1704     0.1    77.7888    67.1328       0.0000 MSHR_35
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_12/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_3
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_12/rpq     500.3880     0.0    11.1444     8.3916       0.0000 Queue_98_3
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_12/rpq/ram_ext     480.8520     0.0   197.4024   283.4496       0.0000 ram_16x62_3
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_13     651.9252     0.1    78.5436    67.1328       0.0000 MSHR_36
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_13/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_2
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_13/rpq     500.3880     0.0    11.1444     8.3916       0.0000 Queue_98_2
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_13/rpq/ram_ext     480.8520     0.0   197.4024   283.4496       0.0000 ram_16x62_2
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_14     651.1260     0.1    77.7444    67.1328       0.0000 MSHR_37
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_14/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_1
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_14/rpq     500.3880     0.0    11.1444     8.3916       0.0000 Queue_98_1
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_14/rpq/ram_ext     480.8520     0.0   197.4024   283.4496       0.0000 ram_16x62_1
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_15     650.9484     0.1    77.7444    67.1328       0.0000 MSHR_38
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_15/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_15/rpq     500.2104     0.0    10.9668     8.3916       0.0000 Queue_98_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_15/rpq/ram_ext     480.8520     0.0   197.4024   283.4496       0.0000 ram_16x62_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_2     650.1492     0.1    77.1228    67.1328       0.0000 MSHR_25
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_2/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_13
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_2/rpq     500.0328     0.0    11.1444     8.3916       0.0000 Queue_98_13
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_2/rpq/ram_ext     480.4968     0.0   197.0472   283.4496       0.0000 ram_16x62_13
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_3     650.2380     0.1    77.2116    67.1328       0.0000 MSHR_26
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_3/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_12
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_3/rpq     500.0328     0.0    11.1444     8.3916       0.0000 Queue_98_12
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_3/rpq/ram_ext     480.4968     0.0   197.0472   283.4496       0.0000 ram_16x62_12
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_4     650.7708     0.1    77.3892    67.1328       0.0000 MSHR_27
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_4/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_11
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_4/rpq     500.3880     0.0    11.1444     8.3916       0.0000 Queue_98_11
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_4/rpq/ram_ext     480.8520     0.0   197.4024   283.4496       0.0000 ram_16x62_11
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_5     650.5932     0.1    77.3892    67.1328       0.0000 MSHR_28
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_5/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_10
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_5/rpq     500.2104     0.0    11.1444     8.3916       0.0000 Queue_98_10
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_5/rpq/ram_ext     480.6744     0.0   197.2248   283.4496       0.0000 ram_16x62_10
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_6     650.5932     0.1    77.5668    67.1328       0.0000 MSHR_29
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_6/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_9
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_6/rpq     500.0328     0.0    11.1444     8.3916       0.0000 Queue_98_9
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_6/rpq/ram_ext     480.4968     0.0   197.0472   283.4496       0.0000 ram_16x62_9
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_7     651.7476     0.1    78.3660    67.1328       0.0000 MSHR_30
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_7/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_8
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_7/rpq     500.3880     0.0    11.1444     8.3916       0.0000 Queue_98_8
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_7/rpq/ram_ext     480.8520     0.0   197.4024   283.4496       0.0000 ram_16x62_8
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_8     650.7708     0.1    77.5668    67.1328       0.0000 MSHR_31
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_8/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_7
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_8/rpq     500.2104     0.0    11.1444     8.3916       0.0000 Queue_98_7
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_8/rpq/ram_ext     480.6744     0.0   197.2248   283.4496       0.0000 ram_16x62_7
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_9     650.7708     0.1    77.5668    67.1328       0.0000 MSHR_32
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_9/grantackq       5.8608     0.0     2.1312     3.7296       0.0000 Queue_55_6
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_9/rpq     500.2104     0.0    10.9668     8.3916       0.0000 Queue_98_6
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/mshrs_9/rpq/ram_ext     480.8520     0.0   197.4024   283.4496       0.0000 ram_16x62_6
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/replay_arb     229.8144     0.0   229.8144     0.0000       0.0000 Arbiter_17
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/resp_arb       0.0000     0.0     0.0000     0.0000       0.0000 Arbiter_20
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/mshrs/wb_req_arb     171.8280     0.0   171.8280     0.0000       0.0000 Arbiter_2_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/prober      60.7836     0.0    28.1496    32.6340       0.0000 ProbeUnit_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/readArb       9.6792     0.0     9.6792     0.0000       0.0000 Arbiter_9_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/wb      70.1076     0.0    28.1496    41.9580       0.0000 WritebackUnit_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/wbArb      16.2948     0.0    16.2948     0.0000       0.0000 Arbiter_11_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcache/writeArb      26.2404     0.0    26.2404     0.0000       0.0000 Arbiter_10_0
system/tile_prci_domain_1/element_reset_domain_rockettile/dcacheArb       0.8880     0.0     0.8880     0.0000       0.0000 HellaCacheArbiter_1
system/tile_prci_domain_1/element_reset_domain_rockettile/frontend   20103.4014     1.8    96.5256    71.7948       0.0000 Frontend_0
system/tile_prci_domain_1/element_reset_domain_rockettile/frontend/fq     384.3264     0.0   179.1984   205.1280       0.0000 ShiftQueue_0
system/tile_prci_domain_1/element_reset_domain_rockettile/frontend/icache   19545.3378     1.7   322.5216   281.5848       0.0000 ICache_0
system/tile_prci_domain_1/element_reset_domain_rockettile/frontend/icache/data_arrays_0    8220.9617     0.7     0.4884     0.0000       0.0000 data_arrays_0_0
system/tile_prci_domain_1/element_reset_domain_rockettile/frontend/icache/data_arrays_0/data_arrays_0_ext    8220.4733     0.7     7.5036     0.0000    8212.9697 data_arrays_0_ext_1
system/tile_prci_domain_1/element_reset_domain_rockettile/frontend/icache/data_arrays_1    8220.9617     0.7     0.4884     0.0000       0.0000 data_arrays_1_0
system/tile_prci_domain_1/element_reset_domain_rockettile/frontend/icache/data_arrays_1/data_arrays_0_ext    8220.4733     0.7     7.5036     0.0000    8212.9697 data_arrays_0_ext_0
system/tile_prci_domain_1/element_reset_domain_rockettile/frontend/icache/repl_way_v0_prng      22.3776     0.0     7.4592    14.9184       0.0000 MaxPeriodFibonacciLFSR_0
system/tile_prci_domain_1/element_reset_domain_rockettile/frontend/icache/tag_array    2476.9304     0.2     0.4884     0.0000       0.0000 tag_array_0_0
system/tile_prci_domain_1/element_reset_domain_rockettile/frontend/icache/tag_array/tag_array_0_ext    2476.4420     0.2     0.8436     0.0000    2475.5984 tag_array_0_ext_0
system/tile_prci_domain_1/element_reset_domain_rockettile/frontend/tlb       5.4168     0.0     5.4168     0.0000       0.0000 TLB_1_0
system/tile_prci_domain_1/element_reset_domain_rockettile/intXbar       0.0000     0.0     0.0000     0.0000       0.0000 IntXbar_1_0
system/tile_prci_domain_1/element_reset_domain_rockettile/ptw      51.4596     0.0    12.2988    39.1608       0.0000 PTW_1
system/tile_prci_domain_1/element_reset_domain_rockettile/ptw/r_pte_barrier       0.0000     0.0     0.0000     0.0000       0.0000 OptimizationBarrier_29_0
system/tile_prci_domain_1/element_reset_domain_rockettile/tlMasterXbar      48.8400     0.0    38.5836    10.2564       0.0000 TLXbar_8_0
system/tile_prci_domain_1/intsink       2.7972      0.0      0.0000      0.0000        0.0000  IntSyncAsyncCrossingSink_3
system/tile_prci_domain_1/intsink/chain       2.7972     0.0     0.0000     0.0000       0.0000 SynchronizerShiftReg_w1_d3_2
system/tile_prci_domain_1/intsink/chain/output_chain       2.7972     0.0     0.0000     2.7972       0.0000 NonSyncResetSynchronizerPrimitiveShiftReg_d3_4
system/tlDM                          2516.5476      0.2      0.4884      0.0000        0.0000  TLDebugModule
system/tlDM/dmInner                  2244.9084      0.2      0.4884      0.0000        0.0000  TLDebugModuleInnerAsync
system/tlDM/dmInner/dmInner          2053.1892      0.2   1239.5148    806.9256        0.0000  TLDebugModuleInner
system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_9
system/tlDM/dmInner/dmInner/hartIsInResetSync_0_debug_hartReset_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_185
system/tlDM/dmInner/dmInner/hartIsInResetSync_1_debug_hartReset_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_8
system/tlDM/dmInner/dmInner/hartIsInResetSync_1_debug_hartReset_1/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_184
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink      34.8540     0.0     2.3532     2.6640       0.0000 AsyncQueueSink_12
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg      11.5884     0.0     3.9516     7.6368       0.0000 ClockCrossingReg_w17
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_0       4.7508     0.0     0.3996     0.0000       0.0000 AsyncValidSync_75
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_0/io_out_sink_valid_0       4.3512     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_75
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.9516     0.0     0.7548     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_75
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_74
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_74
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_74
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_73
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_73
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_73
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_72
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_72
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_72
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_7
system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_183
system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_12
system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_228
system/tlDM/dmInner/dmiXing           153.0024      0.0      0.4884      0.0000        0.0000  TLAsyncCrossingSink_4
system/tlDM/dmInner/dmiXing/nodeIn_d_source      70.5516     0.0    17.6712    34.8096       0.0000 AsyncQueueSource_12
system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_0
system/tlDM/dmInner/dmiXing/nodeIn_d_source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_76
system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_1
system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_1
system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_1
system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_0
system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_0
system/tlDM/dmInner/dmiXing/nodeIn_d_source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_0
system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_3
system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_3
system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_3
system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_2
system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_2
system/tlDM/dmInner/dmiXing/nodeIn_d_source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_2
system/tlDM/dmInner/dmiXing/nodeOut_a_sink      81.9624     0.0     2.9748     2.1312       0.0000 AsyncQueueSink_11
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg      58.7856     0.0    18.9588    39.8268       0.0000 ClockCrossingReg_w55
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/sink_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_7
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/sink_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_7
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_7
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_6
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_6
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_6
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_5
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_5
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_5
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_4
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_4
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_4
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/widx_widx_gray       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_1
system/tlDM/dmInner/dmiXing/nodeOut_a_sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_77
system/tlDM/dmOuter                   271.1508      0.0      0.7104      0.0000        0.0000  TLDebugModuleOuterAsync
system/tlDM/dmOuter/asource           147.2304      0.0      0.7548      0.0000        0.0000  TLAsyncCrossingSource_4
system/tlDM/dmOuter/asource/nodeIn_d_sink      68.0208     0.0     2.9748     2.1312       0.0000 AsyncQueueSink_10
system/tlDM/dmOuter/asource/nodeIn_d_sink/io_deq_bits_deq_bits_reg      44.8440     0.0    15.0072    29.8368       0.0000 ClockCrossingReg_w43
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_11
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_11
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_11
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_10
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_10
system/tlDM/dmOuter/asource/nodeIn_d_sink/sink_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_10
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_9
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_9
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_9
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_8
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_8
system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_8
system/tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_2
system/tlDM/dmOuter/asource/nodeIn_d_sink/widx_widx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_82
system/tlDM/dmOuter/asource/nodeOut_a_source      78.4548     0.0    20.9568    39.4272       0.0000 AsyncQueueSource_10
system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_3
system/tlDM/dmOuter/asource/nodeOut_a_source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_83
system/tlDM/dmOuter/asource/nodeOut_a_source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_13
system/tlDM/dmOuter/asource/nodeOut_a_source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_13
system/tlDM/dmOuter/asource/nodeOut_a_source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_13
system/tlDM/dmOuter/asource/nodeOut_a_source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_12
system/tlDM/dmOuter/asource/nodeOut_a_source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_12
system/tlDM/dmOuter/asource/nodeOut_a_source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_12
system/tlDM/dmOuter/asource/nodeOut_a_source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_15
system/tlDM/dmOuter/asource/nodeOut_a_source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_15
system/tlDM/dmOuter/asource/nodeOut_a_source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_15
system/tlDM/dmOuter/asource/nodeOut_a_source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_14
system/tlDM/dmOuter/asource/nodeOut_a_source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_14
system/tlDM/dmOuter/asource/nodeOut_a_source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_14
system/tlDM/dmOuter/dmOuter            32.3232      0.0     17.4048     14.9184        0.0000  TLDebugModuleOuter
system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_13
system/tlDM/dmOuter/dmactiveAck_dmactiveAckSync/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_229
system/tlDM/dmOuter/dmi2tl             13.4976      0.0     13.4976      0.0000        0.0000  DMIToTL
system/tlDM/dmOuter/dmiBypass          22.0224      0.0      0.4884      0.0000        0.0000  TLBusBypass
system/tlDM/dmOuter/dmiBypass/bar      21.0456      0.0     17.3160      3.7296        0.0000  TLBusBypassBar
system/tlDM/dmOuter/dmiBypass/error       0.4884     0.0     0.4884      0.0000        0.0000  TLError_1
system/tlDM/dmOuter/dmiXbar            18.1152      0.0     17.1828      0.9324        0.0000  TLXbar_12
system/tlDM/dmOuter/intsource           0.0000      0.0      0.0000      0.0000        0.0000  IntSyncCrossingSource_12
system/tlDM/dmOuter/io_innerCtrl_source      33.8772     0.0     6.2160     9.5904       0.0000 AsyncQueueSource_11
system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_10
system/tlDM/dmOuter/io_innerCtrl_source/ridx_ridx_gray/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_186
system/tlDM/dmOuter/io_innerCtrl_source/sink_extend       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_77
system/tlDM/dmOuter/io_innerCtrl_source/sink_extend/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_77
system/tlDM/dmOuter/io_innerCtrl_source/sink_extend/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_79
system/tlDM/dmOuter/io_innerCtrl_source/sink_valid       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_76
system/tlDM/dmOuter/io_innerCtrl_source/sink_valid/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_76
system/tlDM/dmOuter/io_innerCtrl_source/sink_valid/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_78
system/tlDM/dmOuter/io_innerCtrl_source/source_valid_0       4.5732     0.0     0.3996     0.0000       0.0000 AsyncValidSync_79
system/tlDM/dmOuter/io_innerCtrl_source/source_valid_0/io_out_sink_valid_0       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_79
system/tlDM/dmOuter/io_innerCtrl_source/source_valid_0/io_out_sink_valid_0/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_81
system/tlDM/dmOuter/io_innerCtrl_source/source_valid_1       3.3744     0.0     0.0000     0.0000       0.0000 AsyncValidSync_78
system/tlDM/dmOuter/io_innerCtrl_source/source_valid_1/io_out_sink_valid_0       3.3744     0.0     0.0000     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_78
system/tlDM/dmOuter/io_innerCtrl_source/source_valid_1/io_out_sink_valid_0/output_chain       3.3744     0.0     0.1776     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_80
system/uartClockDomainWrapper        7197.9947      0.6      0.4884      0.0000        0.0000  ClockSinkDomain_4
system/uartClockDomainWrapper/uart_0    7197.5063     0.6    53.3244    38.6280        0.0000  TLUART
system/uartClockDomainWrapper/uart_0/intsource       1.2432     0.0     0.0000     0.0000       0.0000 IntSyncCrossingSource_0
system/uartClockDomainWrapper/uart_0/intsource/reg_0       1.2432     0.0     0.1776     1.0656       0.0000 AsyncResetRegVec_w1_i0_0
system/uartClockDomainWrapper/uart_0/rxm      72.1056     0.0    38.3616    33.7440       0.0000 UARTRx
system/uartClockDomainWrapper/uart_0/rxq    3484.2456     0.3    29.9700    15.9396       0.0000 Queue_147_0
system/uartClockDomainWrapper/uart_0/rxq/ram_ext    3438.3360     0.3  1527.6708  1910.6652       0.0000 ram_256x8_0
system/uartClockDomainWrapper/uart_0/txm      66.3780     0.0    36.9852    29.3928       0.0000 UARTTx
system/uartClockDomainWrapper/uart_0/txq    3481.5816     0.3    29.7924    15.9396       0.0000 Queue_147_1
system/uartClockDomainWrapper/uart_0/txq/ram_ext    3435.8496     0.3  1526.2944  1909.5552       0.0000 ram_256x8_1
system_debug_systemjtag_reset_catcher       4.7508     0.0     0.5772     0.0000       0.0000  ResetCatchAndSync_d3_4
system_debug_systemjtag_reset_catcher/io_sync_reset_chain       4.1736     0.0     0.3996     0.0000       0.0000 AsyncResetSynchronizerShiftReg_w1_d3_i0_80_14
system_debug_systemjtag_reset_catcher/io_sync_reset_chain/output_chain       3.7740     0.0     0.5772     3.1968       0.0000 AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_230
--------------------------------  ------------  -------  ----------  ----------  ------------  -------------------------------------------------
Total                                                    43457.9650  37515.2022  1040374.3671

1
