Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu Feb 27 16:32:50 2020
| Host         : caplab11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file Nexys4fpga_timing_summary_postroute_physopted.rpt -pb Nexys4fpga_timing_summary_postroute_physopted.pb -rpx Nexys4fpga_timing_summary_postroute_physopted.rpx
| Design       : Nexys4fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 951 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.013      -52.259                     13                 2150        0.035        0.000                      0                 2150        3.000        0.000                       0                   957  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -6.013      -52.259                     13                 2150        0.109        0.000                      0                 2150        4.500        0.000                       0                   953  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -6.012      -52.248                     13                 2150        0.109        0.000                      0                 2150        4.500        0.000                       0                   953  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -6.013      -52.259                     13                 2150        0.035        0.000                      0                 2150  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -6.013      -52.259                     13                 2150        0.035        0.000                      0                 2150  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           13  Failing Endpoints,  Worst Slack       -6.013ns,  Total Violation      -52.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.013ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.814ns  (logic 4.966ns (31.403%)  route 10.848ns (68.597%))
  Logic Levels:           21  (CARRY4=6 LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.335    13.414    u_mean/c[3]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.538 f  u_mean/result[4]_i_3/O
                         net (fo=1, routed)           0.573    14.111    u_mean/result[4]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.235 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.433    14.668    u_mean/c[1]
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.792 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.189    14.981    c[3]
    SLICE_X14Y85         FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X14Y85         FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X14Y85         FDSE (Setup_fdse_C_D)       -0.016     8.968    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                         -14.981    
  -------------------------------------------------------------------
                         slack                                 -6.013    

Slack (VIOLATED) :        -5.779ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.625ns  (logic 4.966ns (31.783%)  route 10.659ns (68.217%))
  Logic Levels:           21  (CARRY4=6 LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.335    13.414    u_mean/c[3]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.538 f  u_mean/result[4]_i_3/O
                         net (fo=1, routed)           0.573    14.111    u_mean/result[4]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.235 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.433    14.668    u_mean/c[1]
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.792 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.000    14.792    c[3]
    SLICE_X15Y85         FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X15Y85         FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.029     9.013    result_reg[3]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                 -5.779    

Slack (VIOLATED) :        -5.691ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.439ns  (logic 4.842ns (31.363%)  route 10.597ns (68.637%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.460    13.538    u_mean/c[3]
    SLICE_X14Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.662 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.335    13.997    u_mean/c[2]
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.124    14.121 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.485    14.606    u_mean_n_20
    SLICE_X15Y83         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X15Y83         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X15Y83         FDRE (Setup_fdre_C_D)       -0.067     8.915    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                 -5.691    

Slack (VIOLATED) :        -5.505ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.290ns  (logic 4.842ns (31.667%)  route 10.448ns (68.333%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.460    13.538    u_mean/c[3]
    SLICE_X14Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.662 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.330    13.992    u_mean/c[2]
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.124    14.116 r  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.342    14.458    u_mean_n_21
    SLICE_X14Y86         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X14Y86         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X14Y86         FDRE (Setup_fdre_C_D)       -0.031     8.953    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                 -5.505    

Slack (VIOLATED) :        -5.220ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.068ns  (logic 4.842ns (32.135%)  route 10.226ns (67.865%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.335    13.414    u_mean/c[3]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.538 f  u_mean/result[4]_i_3/O
                         net (fo=1, routed)           0.573    14.111    u_mean/result[4]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.235 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.000    14.235    c[4]
    SLICE_X15Y85         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X15Y85         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.031     9.015    result_reg[4]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                 -5.220    

Slack (VIOLATED) :        -5.216ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 4.718ns (31.455%)  route 10.281ns (68.545%))
  Logic Levels:           19  (CARRY4=6 LUT3=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.460    13.538    u_mean/c[3]
    SLICE_X14Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.662 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.504    14.167    c[5]
    SLICE_X14Y83         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X14Y83         FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X14Y83         FDRE (Setup_fdre_C_D)       -0.031     8.951    result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                 -5.216    

Slack (VIOLATED) :        -4.705ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.475ns  (logic 4.594ns (31.738%)  route 9.881ns (68.262%))
  Logic Levels:           18  (CARRY4=6 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.564    13.642    c[6]
    SLICE_X14Y83         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X14Y83         FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X14Y83         FDRE (Setup_fdre_C_D)       -0.045     8.937    result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                 -4.705    

Slack (VIOLATED) :        -3.855ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.701ns  (logic 4.470ns (32.625%)  route 9.231ns (67.375%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.986    12.745    u_mean/c[5]
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    12.869    c[7]
    SLICE_X15Y84         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.518     8.498    JA_OBUF[4]
    SLICE_X15Y84         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X15Y84         FDRE (Setup_fdre_C_D)        0.031     9.014    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                 -3.855    

Slack (VIOLATED) :        -3.280ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.028ns  (logic 4.346ns (33.359%)  route 8.682ns (66.641%))
  Logic Levels:           16  (CARRY4=6 LUT3=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.437    12.195    c[8]
    SLICE_X13Y83         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X13Y83         FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)       -0.067     8.915    result_reg[8]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                 -3.280    

Slack (VIOLATED) :        -2.950ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.689ns  (logic 4.222ns (33.274%)  route 8.467ns (66.726%))
  Logic Levels:           15  (CARRY4=6 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.469    10.218    u_mean/c[8]
    SLICE_X13Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.342 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.663    11.005    u_mean/result[9]_i_2_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.129 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.727    11.856    c[9]
    SLICE_X11Y85         FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.522     8.502    JA_OBUF[4]
    SLICE_X11Y85         FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)       -0.081     8.906    result_reg[9]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                 -2.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig6_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/Q
                         net (fo=1, routed)           0.056    -0.363    OUTMUX/BINBCD/bcd_converter_out[25]
    SLICE_X6Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.318 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_6/O
                         net (fo=1, routed)           0.000    -0.318    OUTMUX/BINBCD_n_7
    SLICE_X6Y99          FDSE                                         r  OUTMUX/dig6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X6Y99          FDSE                                         r  OUTMUX/dig6_reg[1]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y99          FDSE (Hold_fdse_C_D)         0.120    -0.427    OUTMUX/dig6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.594    -0.570    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.364    SSB/Digit0_n_0
    SLICE_X0Y113         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.866    -0.807    SSB/JA_OBUF[1]
    SLICE_X0Y113         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.075    -0.495    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.604    -0.560    DB/clk_out1
    SLICE_X0Y93          FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.365    DB/shift_swtch0[3]
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    DB/swtch_db[0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.877    -0.796    DB/clk_out1
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091    -0.456    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.592    -0.572    DB/clk_out1
    SLICE_X0Y73          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.377    DB/shift_swtch11[3]
    SLICE_X1Y73          LUT5 (Prop_lut5_I0_O)        0.045    -0.332 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    DB/swtch_db[11]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.862    -0.811    DB/clk_out1
    SLICE_X1Y73          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.091    -0.468    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.605    -0.559    DB/clk_out1
    SLICE_X0Y99          FDRE                                         r  DB/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.364    DB/shift_pb5[3]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    DB/pbtn_db[5]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.878    -0.795    DB/clk_out1
    SLICE_X1Y99          FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.091    -0.455    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bcd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.227%)  route 0.276ns (59.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.598    -0.566    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y100         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/BINBCD/bcd_reg_reg[3]/Q
                         net (fo=4, routed)           0.165    -0.260    OUTMUX/BINBCD/bcd_reg_reg_n_0_[3]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.045    -0.215 r  OUTMUX/BINBCD/binary_to_bcd_LUT4_11/O
                         net (fo=2, routed)           0.111    -0.104    OUTMUX/BINBCD/binary_to_bcd_net_25
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.875    -0.798    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
                         clock pessimism              0.509    -0.289    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.047    -0.242    OUTMUX/BINBCD/dat_bcd_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.598    -0.566    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y101         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/BINBCD/dat_bcd_o_reg[21]/Q
                         net (fo=1, routed)           0.087    -0.338    OUTMUX/BINBCD/bcd_converter_out[21]
    SLICE_X6Y101         LUT2 (Prop_lut2_I1_O)        0.045    -0.293 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_2/O
                         net (fo=1, routed)           0.000    -0.293    OUTMUX/BINBCD_n_35
    SLICE_X6Y101         FDRE                                         r  OUTMUX/dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.868    -0.804    OUTMUX/JA_OBUF[0]
    SLICE_X6Y101         FDRE                                         r  OUTMUX/dig5_reg[1]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.120    -0.433    OUTMUX/dig5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.603    -0.561    DB/clk_out1
    SLICE_X0Y90          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.355    DB/shift_pb3[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.876    -0.797    DB/clk_out1
    SLICE_X1Y90          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.091    -0.457    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.594    -0.570    DB/clk_out1
    SLICE_X0Y71          FDRE                                         r  DB/shift_swtch10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch10_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.364    DB/shift_swtch100[3]
    SLICE_X1Y71          LUT5 (Prop_lut5_I1_O)        0.045    -0.319 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    DB/swtch_db[10]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.865    -0.808    DB/clk_out1
    SLICE_X1Y71          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.251    -0.557    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.091    -0.466    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.297ns (57.110%)  route 0.223ns (42.890%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.605    -0.559    SSB/Digit0/JA_OBUF[0]
    SLICE_X3Y99          FDRE                                         r  SSB/Digit0/seg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  SSB/Digit0/seg_reg[4]/Q
                         net (fo=1, routed)           0.223    -0.208    SSB/Digit3/seg_reg[6]_1[4]
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.098    -0.110 r  SSB/Digit3/seg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.110    SSB/Digit3/seg[4]_i_2_n_0
    SLICE_X3Y100         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.039 r  SSB/Digit3/seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.039    SSB/Digit3_n_2
    SLICE_X3Y100         FDRE                                         r  SSB/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/seg_reg[4]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    SSB/seg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   generated_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y90      DB/db_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y92      DB/db_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y92      DB/db_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y92      DB/db_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y93      DB/db_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y79      DB/shift_pb4_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y79      DB/shift_pb4_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y79      DB/shift_pb4_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y93      DB/db_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y97      DB/shift_pb5_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y99      DB/shift_pb5_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y99      DB/shift_pb5_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y99      DB/shift_pb5_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y97      DB/shift_swtch0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y93      DB/shift_swtch0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y93      DB/shift_swtch0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y93      DB/shift_swtch0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73      DB/shift_swtch11_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      DB/db_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      DB/db_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      DB/db_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      DB/db_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      DB/db_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      DB/db_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      DB/db_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      DB/db_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y79      DB/shift_pb4_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y79      DB/shift_pb4_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           13  Failing Endpoints,  Worst Slack       -6.012ns,  Total Violation      -52.248ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.012ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.814ns  (logic 4.966ns (31.403%)  route 10.848ns (68.597%))
  Logic Levels:           21  (CARRY4=6 LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.335    13.414    u_mean/c[3]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.538 f  u_mean/result[4]_i_3/O
                         net (fo=1, routed)           0.573    14.111    u_mean/result[4]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.235 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.433    14.668    u_mean/c[1]
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.792 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.189    14.981    c[3]
    SLICE_X14Y85         FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X14Y85         FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X14Y85         FDSE (Setup_fdse_C_D)       -0.016     8.969    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          8.969    
                         arrival time                         -14.981    
  -------------------------------------------------------------------
                         slack                                 -6.012    

Slack (VIOLATED) :        -5.778ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.625ns  (logic 4.966ns (31.783%)  route 10.659ns (68.217%))
  Logic Levels:           21  (CARRY4=6 LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.335    13.414    u_mean/c[3]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.538 f  u_mean/result[4]_i_3/O
                         net (fo=1, routed)           0.573    14.111    u_mean/result[4]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.235 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.433    14.668    u_mean/c[1]
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.792 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.000    14.792    c[3]
    SLICE_X15Y85         FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X15Y85         FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.029     9.014    result_reg[3]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                 -5.778    

Slack (VIOLATED) :        -5.690ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.439ns  (logic 4.842ns (31.363%)  route 10.597ns (68.637%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.460    13.538    u_mean/c[3]
    SLICE_X14Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.662 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.335    13.997    u_mean/c[2]
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.124    14.121 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.485    14.606    u_mean_n_20
    SLICE_X15Y83         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X15Y83         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X15Y83         FDRE (Setup_fdre_C_D)       -0.067     8.916    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                 -5.690    

Slack (VIOLATED) :        -5.504ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.290ns  (logic 4.842ns (31.667%)  route 10.448ns (68.333%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.460    13.538    u_mean/c[3]
    SLICE_X14Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.662 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.330    13.992    u_mean/c[2]
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.124    14.116 r  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.342    14.458    u_mean_n_21
    SLICE_X14Y86         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X14Y86         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X14Y86         FDRE (Setup_fdre_C_D)       -0.031     8.954    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.954    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                 -5.504    

Slack (VIOLATED) :        -5.219ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.068ns  (logic 4.842ns (32.135%)  route 10.226ns (67.865%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.335    13.414    u_mean/c[3]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.538 f  u_mean/result[4]_i_3/O
                         net (fo=1, routed)           0.573    14.111    u_mean/result[4]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.235 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.000    14.235    c[4]
    SLICE_X15Y85         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X15Y85         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.985    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.031     9.016    result_reg[4]
  -------------------------------------------------------------------
                         required time                          9.016    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                 -5.219    

Slack (VIOLATED) :        -5.215ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 4.718ns (31.455%)  route 10.281ns (68.545%))
  Logic Levels:           19  (CARRY4=6 LUT3=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.460    13.538    u_mean/c[3]
    SLICE_X14Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.662 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.504    14.167    c[5]
    SLICE_X14Y83         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X14Y83         FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X14Y83         FDRE (Setup_fdre_C_D)       -0.031     8.952    result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.952    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                 -5.215    

Slack (VIOLATED) :        -4.704ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.475ns  (logic 4.594ns (31.738%)  route 9.881ns (68.262%))
  Logic Levels:           18  (CARRY4=6 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.564    13.642    c[6]
    SLICE_X14Y83         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X14Y83         FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X14Y83         FDRE (Setup_fdre_C_D)       -0.045     8.938    result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                 -4.704    

Slack (VIOLATED) :        -3.854ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.701ns  (logic 4.470ns (32.625%)  route 9.231ns (67.375%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.986    12.745    u_mean/c[5]
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    12.869    c[7]
    SLICE_X15Y84         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.518     8.498    JA_OBUF[4]
    SLICE_X15Y84         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y84         FDRE (Setup_fdre_C_D)        0.031     9.015    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                 -3.854    

Slack (VIOLATED) :        -3.279ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.028ns  (logic 4.346ns (33.359%)  route 8.682ns (66.641%))
  Logic Levels:           16  (CARRY4=6 LUT3=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.437    12.195    c[8]
    SLICE_X13Y83         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X13Y83         FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.983    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)       -0.067     8.916    result_reg[8]
  -------------------------------------------------------------------
                         required time                          8.916    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                 -3.279    

Slack (VIOLATED) :        -2.949ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.689ns  (logic 4.222ns (33.274%)  route 8.467ns (66.726%))
  Logic Levels:           15  (CARRY4=6 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.469    10.218    u_mean/c[8]
    SLICE_X13Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.342 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.663    11.005    u_mean/result[9]_i_2_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.129 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.727    11.856    c[9]
    SLICE_X11Y85         FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.522     8.502    JA_OBUF[4]
    SLICE_X11Y85         FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.988    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)       -0.081     8.907    result_reg[9]
  -------------------------------------------------------------------
                         required time                          8.907    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                 -2.949    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig6_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/Q
                         net (fo=1, routed)           0.056    -0.363    OUTMUX/BINBCD/bcd_converter_out[25]
    SLICE_X6Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.318 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_6/O
                         net (fo=1, routed)           0.000    -0.318    OUTMUX/BINBCD_n_7
    SLICE_X6Y99          FDSE                                         r  OUTMUX/dig6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X6Y99          FDSE                                         r  OUTMUX/dig6_reg[1]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X6Y99          FDSE (Hold_fdse_C_D)         0.120    -0.427    OUTMUX/dig6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.594    -0.570    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.364    SSB/Digit0_n_0
    SLICE_X0Y113         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.866    -0.807    SSB/JA_OBUF[1]
    SLICE_X0Y113         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.237    -0.570    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.075    -0.495    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.604    -0.560    DB/clk_out1
    SLICE_X0Y93          FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.365    DB/shift_swtch0[3]
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    DB/swtch_db[0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.877    -0.796    DB/clk_out1
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.249    -0.547    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091    -0.456    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.592    -0.572    DB/clk_out1
    SLICE_X0Y73          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.377    DB/shift_swtch11[3]
    SLICE_X1Y73          LUT5 (Prop_lut5_I0_O)        0.045    -0.332 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    DB/swtch_db[11]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.862    -0.811    DB/clk_out1
    SLICE_X1Y73          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.091    -0.468    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.605    -0.559    DB/clk_out1
    SLICE_X0Y99          FDRE                                         r  DB/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.364    DB/shift_pb5[3]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    DB/pbtn_db[5]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.878    -0.795    DB/clk_out1
    SLICE_X1Y99          FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.249    -0.546    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.091    -0.455    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bcd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.227%)  route 0.276ns (59.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.598    -0.566    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y100         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/BINBCD/bcd_reg_reg[3]/Q
                         net (fo=4, routed)           0.165    -0.260    OUTMUX/BINBCD/bcd_reg_reg_n_0_[3]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.045    -0.215 r  OUTMUX/BINBCD/binary_to_bcd_LUT4_11/O
                         net (fo=2, routed)           0.111    -0.104    OUTMUX/BINBCD/binary_to_bcd_net_25
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.875    -0.798    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
                         clock pessimism              0.509    -0.289    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.047    -0.242    OUTMUX/BINBCD/dat_bcd_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.598    -0.566    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y101         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/BINBCD/dat_bcd_o_reg[21]/Q
                         net (fo=1, routed)           0.087    -0.338    OUTMUX/BINBCD/bcd_converter_out[21]
    SLICE_X6Y101         LUT2 (Prop_lut2_I1_O)        0.045    -0.293 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_2/O
                         net (fo=1, routed)           0.000    -0.293    OUTMUX/BINBCD_n_35
    SLICE_X6Y101         FDRE                                         r  OUTMUX/dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.868    -0.804    OUTMUX/JA_OBUF[0]
    SLICE_X6Y101         FDRE                                         r  OUTMUX/dig5_reg[1]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.120    -0.433    OUTMUX/dig5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.603    -0.561    DB/clk_out1
    SLICE_X0Y90          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.355    DB/shift_pb3[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.876    -0.797    DB/clk_out1
    SLICE_X1Y90          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.548    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.091    -0.457    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.594    -0.570    DB/clk_out1
    SLICE_X0Y71          FDRE                                         r  DB/shift_swtch10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch10_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.364    DB/shift_swtch100[3]
    SLICE_X1Y71          LUT5 (Prop_lut5_I1_O)        0.045    -0.319 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    DB/swtch_db[10]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.865    -0.808    DB/clk_out1
    SLICE_X1Y71          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.251    -0.557    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.091    -0.466    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.297ns (57.110%)  route 0.223ns (42.890%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.605    -0.559    SSB/Digit0/JA_OBUF[0]
    SLICE_X3Y99          FDRE                                         r  SSB/Digit0/seg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  SSB/Digit0/seg_reg[4]/Q
                         net (fo=1, routed)           0.223    -0.208    SSB/Digit3/seg_reg[6]_1[4]
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.098    -0.110 r  SSB/Digit3/seg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.110    SSB/Digit3/seg[4]_i_2_n_0
    SLICE_X3Y100         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.039 r  SSB/Digit3/seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.039    SSB/Digit3_n_2
    SLICE_X3Y100         FDRE                                         r  SSB/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/seg_reg[4]/C
                         clock pessimism              0.509    -0.292    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.187    SSB/seg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.187    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   generated_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y90      DB/db_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y92      DB/db_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y92      DB/db_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y92      DB/db_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y93      DB/db_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y79      DB/shift_pb4_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y79      DB/shift_pb4_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y79      DB/shift_pb4_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y93      DB/db_count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y97      DB/shift_pb5_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y99      DB/shift_pb5_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y99      DB/shift_pb5_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y99      DB/shift_pb5_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y97      DB/shift_swtch0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y93      DB/shift_swtch0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y93      DB/shift_swtch0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y93      DB/shift_swtch0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y73      DB/shift_swtch11_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      DB/db_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y90      DB/db_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      DB/db_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      DB/db_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      DB/db_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      DB/db_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      DB/db_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      DB/db_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y79      DB/shift_pb4_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y79      DB/shift_pb4_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           13  Failing Endpoints,  Worst Slack       -6.013ns,  Total Violation      -52.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.013ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.814ns  (logic 4.966ns (31.403%)  route 10.848ns (68.597%))
  Logic Levels:           21  (CARRY4=6 LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.335    13.414    u_mean/c[3]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.538 f  u_mean/result[4]_i_3/O
                         net (fo=1, routed)           0.573    14.111    u_mean/result[4]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.235 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.433    14.668    u_mean/c[1]
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.792 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.189    14.981    c[3]
    SLICE_X14Y85         FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X14Y85         FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X14Y85         FDSE (Setup_fdse_C_D)       -0.016     8.968    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                         -14.981    
  -------------------------------------------------------------------
                         slack                                 -6.013    

Slack (VIOLATED) :        -5.779ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.625ns  (logic 4.966ns (31.783%)  route 10.659ns (68.217%))
  Logic Levels:           21  (CARRY4=6 LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.335    13.414    u_mean/c[3]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.538 f  u_mean/result[4]_i_3/O
                         net (fo=1, routed)           0.573    14.111    u_mean/result[4]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.235 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.433    14.668    u_mean/c[1]
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.792 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.000    14.792    c[3]
    SLICE_X15Y85         FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X15Y85         FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.029     9.013    result_reg[3]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                 -5.779    

Slack (VIOLATED) :        -5.691ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.439ns  (logic 4.842ns (31.363%)  route 10.597ns (68.637%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.460    13.538    u_mean/c[3]
    SLICE_X14Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.662 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.335    13.997    u_mean/c[2]
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.124    14.121 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.485    14.606    u_mean_n_20
    SLICE_X15Y83         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X15Y83         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X15Y83         FDRE (Setup_fdre_C_D)       -0.067     8.915    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                 -5.691    

Slack (VIOLATED) :        -5.505ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.290ns  (logic 4.842ns (31.667%)  route 10.448ns (68.333%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.460    13.538    u_mean/c[3]
    SLICE_X14Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.662 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.330    13.992    u_mean/c[2]
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.124    14.116 r  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.342    14.458    u_mean_n_21
    SLICE_X14Y86         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X14Y86         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X14Y86         FDRE (Setup_fdre_C_D)       -0.031     8.953    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                 -5.505    

Slack (VIOLATED) :        -5.220ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.068ns  (logic 4.842ns (32.135%)  route 10.226ns (67.865%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.335    13.414    u_mean/c[3]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.538 f  u_mean/result[4]_i_3/O
                         net (fo=1, routed)           0.573    14.111    u_mean/result[4]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.235 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.000    14.235    c[4]
    SLICE_X15Y85         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X15Y85         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.031     9.015    result_reg[4]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                 -5.220    

Slack (VIOLATED) :        -5.216ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 4.718ns (31.455%)  route 10.281ns (68.545%))
  Logic Levels:           19  (CARRY4=6 LUT3=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.460    13.538    u_mean/c[3]
    SLICE_X14Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.662 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.504    14.167    c[5]
    SLICE_X14Y83         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X14Y83         FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X14Y83         FDRE (Setup_fdre_C_D)       -0.031     8.951    result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                 -5.216    

Slack (VIOLATED) :        -4.705ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.475ns  (logic 4.594ns (31.738%)  route 9.881ns (68.262%))
  Logic Levels:           18  (CARRY4=6 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.564    13.642    c[6]
    SLICE_X14Y83         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X14Y83         FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X14Y83         FDRE (Setup_fdre_C_D)       -0.045     8.937    result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                 -4.705    

Slack (VIOLATED) :        -3.855ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.701ns  (logic 4.470ns (32.625%)  route 9.231ns (67.375%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.986    12.745    u_mean/c[5]
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    12.869    c[7]
    SLICE_X15Y84         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.518     8.498    JA_OBUF[4]
    SLICE_X15Y84         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X15Y84         FDRE (Setup_fdre_C_D)        0.031     9.014    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                 -3.855    

Slack (VIOLATED) :        -3.280ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.028ns  (logic 4.346ns (33.359%)  route 8.682ns (66.641%))
  Logic Levels:           16  (CARRY4=6 LUT3=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.437    12.195    c[8]
    SLICE_X13Y83         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X13Y83         FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)       -0.067     8.915    result_reg[8]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                 -3.280    

Slack (VIOLATED) :        -2.950ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.689ns  (logic 4.222ns (33.274%)  route 8.467ns (66.726%))
  Logic Levels:           15  (CARRY4=6 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.469    10.218    u_mean/c[8]
    SLICE_X13Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.342 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.663    11.005    u_mean/result[9]_i_2_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.129 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.727    11.856    c[9]
    SLICE_X11Y85         FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.522     8.502    JA_OBUF[4]
    SLICE_X11Y85         FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)       -0.081     8.906    result_reg[9]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                 -2.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig6_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/Q
                         net (fo=1, routed)           0.056    -0.363    OUTMUX/BINBCD/bcd_converter_out[25]
    SLICE_X6Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.318 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_6/O
                         net (fo=1, routed)           0.000    -0.318    OUTMUX/BINBCD_n_7
    SLICE_X6Y99          FDSE                                         r  OUTMUX/dig6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X6Y99          FDSE                                         r  OUTMUX/dig6_reg[1]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X6Y99          FDSE (Hold_fdse_C_D)         0.120    -0.353    OUTMUX/dig6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.594    -0.570    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.364    SSB/Digit0_n_0
    SLICE_X0Y113         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.866    -0.807    SSB/JA_OBUF[1]
    SLICE_X0Y113         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.075    -0.421    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.604    -0.560    DB/clk_out1
    SLICE_X0Y93          FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.365    DB/shift_swtch0[3]
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    DB/swtch_db[0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.877    -0.796    DB/clk_out1
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091    -0.382    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.592    -0.572    DB/clk_out1
    SLICE_X0Y73          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.377    DB/shift_swtch11[3]
    SLICE_X1Y73          LUT5 (Prop_lut5_I0_O)        0.045    -0.332 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    DB/swtch_db[11]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.862    -0.811    DB/clk_out1
    SLICE_X1Y73          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.091    -0.394    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.605    -0.559    DB/clk_out1
    SLICE_X0Y99          FDRE                                         r  DB/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.364    DB/shift_pb5[3]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    DB/pbtn_db[5]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.878    -0.795    DB/clk_out1
    SLICE_X1Y99          FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.091    -0.381    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bcd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.227%)  route 0.276ns (59.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.598    -0.566    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y100         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/BINBCD/bcd_reg_reg[3]/Q
                         net (fo=4, routed)           0.165    -0.260    OUTMUX/BINBCD/bcd_reg_reg_n_0_[3]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.045    -0.215 r  OUTMUX/BINBCD/binary_to_bcd_LUT4_11/O
                         net (fo=2, routed)           0.111    -0.104    OUTMUX/BINBCD/binary_to_bcd_net_25
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.875    -0.798    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.074    -0.215    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.047    -0.168    OUTMUX/BINBCD/dat_bcd_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.598    -0.566    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y101         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/BINBCD/dat_bcd_o_reg[21]/Q
                         net (fo=1, routed)           0.087    -0.338    OUTMUX/BINBCD/bcd_converter_out[21]
    SLICE_X6Y101         LUT2 (Prop_lut2_I1_O)        0.045    -0.293 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_2/O
                         net (fo=1, routed)           0.000    -0.293    OUTMUX/BINBCD_n_35
    SLICE_X6Y101         FDRE                                         r  OUTMUX/dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.868    -0.804    OUTMUX/JA_OBUF[0]
    SLICE_X6Y101         FDRE                                         r  OUTMUX/dig5_reg[1]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.120    -0.359    OUTMUX/dig5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.603    -0.561    DB/clk_out1
    SLICE_X0Y90          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.355    DB/shift_pb3[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.876    -0.797    DB/clk_out1
    SLICE_X1Y90          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.091    -0.383    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.594    -0.570    DB/clk_out1
    SLICE_X0Y71          FDRE                                         r  DB/shift_swtch10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch10_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.364    DB/shift_swtch100[3]
    SLICE_X1Y71          LUT5 (Prop_lut5_I1_O)        0.045    -0.319 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    DB/swtch_db[10]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.865    -0.808    DB/clk_out1
    SLICE_X1Y71          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.251    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.091    -0.392    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.297ns (57.110%)  route 0.223ns (42.890%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.605    -0.559    SSB/Digit0/JA_OBUF[0]
    SLICE_X3Y99          FDRE                                         r  SSB/Digit0/seg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  SSB/Digit0/seg_reg[4]/Q
                         net (fo=1, routed)           0.223    -0.208    SSB/Digit3/seg_reg[6]_1[4]
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.098    -0.110 r  SSB/Digit3/seg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.110    SSB/Digit3/seg[4]_i_2_n_0
    SLICE_X3Y100         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.039 r  SSB/Digit3/seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.039    SSB/Digit3_n_2
    SLICE_X3Y100         FDRE                                         r  SSB/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/seg_reg[4]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.074    -0.218    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.113    SSB/seg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.074    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           13  Failing Endpoints,  Worst Slack       -6.013ns,  Total Violation      -52.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.013ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[0]_bret_bret__8/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.814ns  (logic 4.966ns (31.403%)  route 10.848ns (68.597%))
  Logic Levels:           21  (CARRY4=6 LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.335    13.414    u_mean/c[3]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.538 f  u_mean/result[4]_i_3/O
                         net (fo=1, routed)           0.573    14.111    u_mean/result[4]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.235 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.433    14.668    u_mean/c[1]
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.792 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.189    14.981    c[3]
    SLICE_X14Y85         FDSE                                         r  result_reg[0]_bret_bret__8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X14Y85         FDSE                                         r  result_reg[0]_bret_bret__8/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X14Y85         FDSE (Setup_fdse_C_D)       -0.016     8.968    result_reg[0]_bret_bret__8
  -------------------------------------------------------------------
                         required time                          8.968    
                         arrival time                         -14.981    
  -------------------------------------------------------------------
                         slack                                 -6.013    

Slack (VIOLATED) :        -5.779ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.625ns  (logic 4.966ns (31.783%)  route 10.659ns (68.217%))
  Logic Levels:           21  (CARRY4=6 LUT3=2 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.335    13.414    u_mean/c[3]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.538 f  u_mean/result[4]_i_3/O
                         net (fo=1, routed)           0.573    14.111    u_mean/result[4]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.235 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.433    14.668    u_mean/c[1]
    SLICE_X15Y85         LUT6 (Prop_lut6_I1_O)        0.124    14.792 r  u_mean/result[0]_bret_bret__8_i_1/O
                         net (fo=2, routed)           0.000    14.792    c[3]
    SLICE_X15Y85         FDRE                                         r  result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X15Y85         FDRE                                         r  result_reg[3]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.029     9.013    result_reg[3]
  -------------------------------------------------------------------
                         required time                          9.013    
                         arrival time                         -14.792    
  -------------------------------------------------------------------
                         slack                                 -5.779    

Slack (VIOLATED) :        -5.691ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.439ns  (logic 4.842ns (31.363%)  route 10.597ns (68.637%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.460    13.538    u_mean/c[3]
    SLICE_X14Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.662 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.335    13.997    u_mean/c[2]
    SLICE_X15Y85         LUT5 (Prop_lut5_I2_O)        0.124    14.121 r  u_mean/result[2]_bret_bret__0_i_1/O
                         net (fo=2, routed)           0.485    14.606    u_mean_n_20
    SLICE_X15Y83         FDRE                                         r  result_reg[2]_bret_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X15Y83         FDRE                                         r  result_reg[2]_bret_bret__0/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X15Y83         FDRE (Setup_fdre_C_D)       -0.067     8.915    result_reg[2]_bret_bret__0
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                 -5.691    

Slack (VIOLATED) :        -5.505ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[2]_bret_bret__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.290ns  (logic 4.842ns (31.667%)  route 10.448ns (68.333%))
  Logic Levels:           20  (CARRY4=6 LUT3=3 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.460    13.538    u_mean/c[3]
    SLICE_X14Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.662 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.330    13.992    u_mean/c[2]
    SLICE_X15Y85         LUT3 (Prop_lut3_I0_O)        0.124    14.116 r  u_mean/result[2]_bret_bret__1_i_1/O
                         net (fo=2, routed)           0.342    14.458    u_mean_n_21
    SLICE_X14Y86         FDRE                                         r  result_reg[2]_bret_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X14Y86         FDRE                                         r  result_reg[2]_bret_bret__1/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X14Y86         FDRE (Setup_fdre_C_D)       -0.031     8.953    result_reg[2]_bret_bret__1
  -------------------------------------------------------------------
                         required time                          8.953    
                         arrival time                         -14.458    
  -------------------------------------------------------------------
                         slack                                 -5.505    

Slack (VIOLATED) :        -5.220ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.068ns  (logic 4.842ns (32.135%)  route 10.226ns (67.865%))
  Logic Levels:           20  (CARRY4=6 LUT3=2 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.335    13.414    u_mean/c[3]
    SLICE_X15Y83         LUT5 (Prop_lut5_I2_O)        0.124    13.538 f  u_mean/result[4]_i_3/O
                         net (fo=1, routed)           0.573    14.111    u_mean/result[4]_i_3_n_0
    SLICE_X15Y85         LUT6 (Prop_lut6_I2_O)        0.124    14.235 r  u_mean/result[4]_i_1/O
                         net (fo=2, routed)           0.000    14.235    c[4]
    SLICE_X15Y85         FDRE                                         r  result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.519     8.499    JA_OBUF[4]
    SLICE_X15Y85         FDRE                                         r  result_reg[4]/C
                         clock pessimism              0.559     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X15Y85         FDRE (Setup_fdre_C_D)        0.031     9.015    result_reg[4]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                 -5.220    

Slack (VIOLATED) :        -5.216ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 4.718ns (31.455%)  route 10.281ns (68.545%))
  Logic Levels:           19  (CARRY4=6 LUT3=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.460    13.538    u_mean/c[3]
    SLICE_X14Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.662 r  u_mean/result[5]_i_1/O
                         net (fo=5, routed)           0.504    14.167    c[5]
    SLICE_X14Y83         FDRE                                         r  result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X14Y83         FDRE                                         r  result_reg[5]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X14Y83         FDRE (Setup_fdre_C_D)       -0.031     8.951    result_reg[5]
  -------------------------------------------------------------------
                         required time                          8.951    
                         arrival time                         -14.167    
  -------------------------------------------------------------------
                         slack                                 -5.216    

Slack (VIOLATED) :        -4.705ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.475ns  (logic 4.594ns (31.738%)  route 9.881ns (68.262%))
  Logic Levels:           18  (CARRY4=6 LUT3=2 LUT5=1 LUT6=9)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.614    12.373    u_mean/c[5]
    SLICE_X14Y83         LUT6 (Prop_lut6_I1_O)        0.124    12.497 f  u_mean/result[6]_i_4/O
                         net (fo=6, routed)           0.458    12.955    u_mean/result[6]_i_4_n_0
    SLICE_X14Y83         LUT6 (Prop_lut6_I2_O)        0.124    13.079 r  u_mean/result[6]_i_1/O
                         net (fo=6, routed)           0.564    13.642    c[6]
    SLICE_X14Y83         FDRE                                         r  result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X14Y83         FDRE                                         r  result_reg[6]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X14Y83         FDRE (Setup_fdre_C_D)       -0.045     8.937    result_reg[6]
  -------------------------------------------------------------------
                         required time                          8.937    
                         arrival time                         -13.642    
  -------------------------------------------------------------------
                         slack                                 -4.705    

Slack (VIOLATED) :        -3.855ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.701ns  (logic 4.470ns (32.625%)  route 9.231ns (67.375%))
  Logic Levels:           17  (CARRY4=6 LUT3=2 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 8.498 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.986    12.745    u_mean/c[5]
    SLICE_X15Y84         LUT6 (Prop_lut6_I1_O)        0.124    12.869 r  u_mean/result[7]_i_1/O
                         net (fo=1, routed)           0.000    12.869    c[7]
    SLICE_X15Y84         FDRE                                         r  result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.518     8.498    JA_OBUF[4]
    SLICE_X15Y84         FDRE                                         r  result_reg[7]/C
                         clock pessimism              0.559     9.057    
                         clock uncertainty           -0.074     8.983    
    SLICE_X15Y84         FDRE (Setup_fdre_C_D)        0.031     9.014    result_reg[7]
  -------------------------------------------------------------------
                         required time                          9.014    
                         arrival time                         -12.869    
  -------------------------------------------------------------------
                         slack                                 -3.855    

Slack (VIOLATED) :        -3.280ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.028ns  (logic 4.346ns (33.359%)  route 8.682ns (66.641%))
  Logic Levels:           16  (CARRY4=6 LUT3=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.429    10.178    u_mean/c[8]
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    10.302 r  u_mean/result[10]_i_1/O
                         net (fo=7, routed)           0.699    11.001    u_mean/c[7]
    SLICE_X12Y83         LUT6 (Prop_lut6_I5_O)        0.124    11.125 r  u_mean/result[8]_i_2/O
                         net (fo=2, routed)           0.510    11.635    u_mean/result[8]_i_2_n_0
    SLICE_X13Y83         LUT6 (Prop_lut6_I0_O)        0.124    11.759 r  u_mean/result[8]_i_1/O
                         net (fo=8, routed)           0.437    12.195    c[8]
    SLICE_X13Y83         FDRE                                         r  result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.517     8.497    JA_OBUF[4]
    SLICE_X13Y83         FDRE                                         r  result_reg[8]/C
                         clock pessimism              0.559     9.056    
                         clock uncertainty           -0.074     8.982    
    SLICE_X13Y83         FDRE (Setup_fdre_C_D)       -0.067     8.915    result_reg[8]
  -------------------------------------------------------------------
                         required time                          8.915    
                         arrival time                         -12.195    
  -------------------------------------------------------------------
                         slack                                 -3.280    

Slack (VIOLATED) :        -2.950ns  (required time - arrival time)
  Source:                 inputs_reg[8][0]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.689ns  (logic 4.222ns (33.274%)  route 8.467ns (66.726%))
  Logic Levels:           15  (CARRY4=6 LUT3=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.707    -0.833    JA_OBUF[4]
    SLICE_X7Y77          FDRE                                         r  inputs_reg[8][0]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  inputs_reg[8][0]_replica/Q
                         net (fo=1, routed)           0.643     0.267    u_mean/inputs_reg_n_0_[8][0]_repN_alias
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.124     0.391 r  u_mean/result0__100_carry_i_3/O
                         net (fo=1, routed)           0.677     1.068    u_mean/result0__100_carry_i_3_n_0
    SLICE_X7Y81          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.575 r  u_mean/result0__100_carry/CO[3]
                         net (fo=1, routed)           0.000     1.575    u_mean/result0__100_carry_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.689 r  u_mean/result0__100_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.689    u_mean/result0__100_carry__0_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.928 r  u_mean/result0__100_carry__1/O[2]
                         net (fo=3, routed)           0.849     2.777    u_mean/result0__100_carry__1_n_5
    SLICE_X6Y81          LUT3 (Prop_lut3_I0_O)        0.302     3.079 r  u_mean/result0__250_carry__1_i_1/O
                         net (fo=1, routed)           0.868     3.947    u_mean/result0__250_carry__1_i_1_n_0
    SLICE_X8Y82          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     4.343 r  u_mean/result0__250_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.343    u_mean/result0__250_carry__1_n_0
    SLICE_X8Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.562 r  u_mean/result0__250_carry__2/O[0]
                         net (fo=3, routed)           0.657     5.218    u_mean/result0__250_carry__2_n_7
    SLICE_X10Y83         LUT6 (Prop_lut6_I2_O)        0.295     5.513 r  u_mean/result0__306_carry__2_i_7/O
                         net (fo=1, routed)           0.000     5.513    u_mean/result0__306_carry__2_i_7_n_0
    SLICE_X10Y83         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     6.156 r  u_mean/result0__306_carry__2/O[3]
                         net (fo=8, routed)           1.159     7.315    u_mean/res[15]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.307     7.622 r  u_mean/result[13]_i_3/O
                         net (fo=1, routed)           0.517     8.139    u_mean/result[13]_i_3_n_0
    SLICE_X10Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.263 r  u_mean/result[13]_i_2/O
                         net (fo=8, routed)           0.209     8.472    u_mean/c[10]
    SLICE_X10Y85         LUT5 (Prop_lut5_I4_O)        0.124     8.596 r  u_mean/result[11]_i_4/O
                         net (fo=3, routed)           1.029     9.625    u_mean/result[11]_i_4_n_0
    SLICE_X12Y85         LUT6 (Prop_lut6_I1_O)        0.124     9.749 r  u_mean/result[11]_i_2/O
                         net (fo=7, routed)           0.469    10.218    u_mean/c[8]
    SLICE_X13Y84         LUT3 (Prop_lut3_I0_O)        0.124    10.342 r  u_mean/result[9]_i_2/O
                         net (fo=1, routed)           0.663    11.005    u_mean/result[9]_i_2_n_0
    SLICE_X12Y84         LUT6 (Prop_lut6_I0_O)        0.124    11.129 r  u_mean/result[9]_i_1/O
                         net (fo=8, routed)           0.727    11.856    c[9]
    SLICE_X11Y85         FDRE                                         r  result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         1.522     8.502    JA_OBUF[4]
    SLICE_X11Y85         FDRE                                         r  result_reg[9]/C
                         clock pessimism              0.559     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)       -0.081     8.906    result_reg[9]
  -------------------------------------------------------------------
                         required time                          8.906    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                 -2.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig6_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.604    -0.560    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  OUTMUX/BINBCD/dat_bcd_o_reg[25]/Q
                         net (fo=1, routed)           0.056    -0.363    OUTMUX/BINBCD/bcd_converter_out[25]
    SLICE_X6Y99          LUT2 (Prop_lut2_I1_O)        0.045    -0.318 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_6/O
                         net (fo=1, routed)           0.000    -0.318    OUTMUX/BINBCD_n_7
    SLICE_X6Y99          FDSE                                         r  OUTMUX/dig6_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.875    -0.798    OUTMUX/JA_OBUF[0]
    SLICE_X6Y99          FDSE                                         r  OUTMUX/dig6_reg[1]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X6Y99          FDSE (Hold_fdse_C_D)         0.120    -0.353    OUTMUX/dig6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.594    -0.570    SSB/Digit0/JA_OBUF[0]
    SLICE_X0Y113         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  SSB/Digit0/seg_reg[7]/Q
                         net (fo=1, routed)           0.065    -0.364    SSB/Digit0_n_0
    SLICE_X0Y113         FDRE                                         r  SSB/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.866    -0.807    SSB/JA_OBUF[1]
    SLICE_X0Y113         FDRE                                         r  SSB/seg_reg[7]/C
                         clock pessimism              0.237    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X0Y113         FDRE (Hold_fdre_C_D)         0.075    -0.421    SSB/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DB/shift_swtch0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.604    -0.560    DB/clk_out1
    SLICE_X0Y93          FDRE                                         r  DB/shift_swtch0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  DB/shift_swtch0_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.365    DB/shift_swtch0[3]
    SLICE_X1Y93          LUT5 (Prop_lut5_I0_O)        0.045    -0.320 r  DB/swtch_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    DB/swtch_db[0]_i_1_n_0
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.877    -0.796    DB/clk_out1
    SLICE_X1Y93          FDRE                                         r  DB/swtch_db_reg[0]/C
                         clock pessimism              0.249    -0.547    
                         clock uncertainty            0.074    -0.473    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.091    -0.382    DB/swtch_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DB/shift_swtch11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.592    -0.572    DB/clk_out1
    SLICE_X0Y73          FDRE                                         r  DB/shift_swtch11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  DB/shift_swtch11_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.377    DB/shift_swtch11[3]
    SLICE_X1Y73          LUT5 (Prop_lut5_I0_O)        0.045    -0.332 r  DB/swtch_db[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.332    DB/swtch_db[11]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  DB/swtch_db_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.862    -0.811    DB/clk_out1
    SLICE_X1Y73          FDRE                                         r  DB/swtch_db_reg[11]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.091    -0.394    DB/swtch_db_reg[11]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 DB/shift_pb5_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.605    -0.559    DB/clk_out1
    SLICE_X0Y99          FDRE                                         r  DB/shift_pb5_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  DB/shift_pb5_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.364    DB/shift_pb5[3]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.319 r  DB/pbtn_db[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    DB/pbtn_db[5]_i_1_n_0
    SLICE_X1Y99          FDRE                                         r  DB/pbtn_db_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.878    -0.795    DB/clk_out1
    SLICE_X1Y99          FDRE                                         r  DB/pbtn_db_reg[5]/C
                         clock pessimism              0.249    -0.546    
                         clock uncertainty            0.074    -0.472    
    SLICE_X1Y99          FDRE (Hold_fdre_C_D)         0.091    -0.381    DB/pbtn_db_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/bcd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/BINBCD/dat_bcd_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.227%)  route 0.276ns (59.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.598    -0.566    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y100         FDRE                                         r  OUTMUX/BINBCD/bcd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/BINBCD/bcd_reg_reg[3]/Q
                         net (fo=4, routed)           0.165    -0.260    OUTMUX/BINBCD/bcd_reg_reg_n_0_[3]
    SLICE_X7Y100         LUT4 (Prop_lut4_I3_O)        0.045    -0.215 r  OUTMUX/BINBCD/binary_to_bcd_LUT4_11/O
                         net (fo=2, routed)           0.111    -0.104    OUTMUX/BINBCD/binary_to_bcd_net_25
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.875    -0.798    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y99          FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[1]/C
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.074    -0.215    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.047    -0.168    OUTMUX/BINBCD/dat_bcd_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUTMUX/dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.598    -0.566    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X7Y101         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  OUTMUX/BINBCD/dat_bcd_o_reg[21]/Q
                         net (fo=1, routed)           0.087    -0.338    OUTMUX/BINBCD/bcd_converter_out[21]
    SLICE_X6Y101         LUT2 (Prop_lut2_I1_O)        0.045    -0.293 r  OUTMUX/BINBCD/binary_to_bcd_LUT2_2/O
                         net (fo=1, routed)           0.000    -0.293    OUTMUX/BINBCD_n_35
    SLICE_X6Y101         FDRE                                         r  OUTMUX/dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.868    -0.804    OUTMUX/JA_OBUF[0]
    SLICE_X6Y101         FDRE                                         r  OUTMUX/dig5_reg[1]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.074    -0.479    
    SLICE_X6Y101         FDRE (Hold_fdre_C_D)         0.120    -0.359    OUTMUX/dig5_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DB/shift_pb3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/pbtn_db_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.603    -0.561    DB/clk_out1
    SLICE_X0Y90          FDRE                                         r  DB/shift_pb3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  DB/shift_pb3_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.355    DB/shift_pb3[2]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.045    -0.310 r  DB/pbtn_db[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    DB/pbtn_db[3]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  DB/pbtn_db_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.876    -0.797    DB/clk_out1
    SLICE_X1Y90          FDRE                                         r  DB/pbtn_db_reg[3]/C
                         clock pessimism              0.249    -0.548    
                         clock uncertainty            0.074    -0.474    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.091    -0.383    DB/pbtn_db_reg[3]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.594    -0.570    DB/clk_out1
    SLICE_X0Y71          FDRE                                         r  DB/shift_swtch10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  DB/shift_swtch10_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.364    DB/shift_swtch100[3]
    SLICE_X1Y71          LUT5 (Prop_lut5_I1_O)        0.045    -0.319 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    DB/swtch_db[10]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.865    -0.808    DB/clk_out1
    SLICE_X1Y71          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.251    -0.557    
                         clock uncertainty            0.074    -0.483    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.091    -0.392    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SSB/Digit0/seg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSB/seg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.297ns (57.110%)  route 0.223ns (42.890%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.605    -0.559    SSB/Digit0/JA_OBUF[0]
    SLICE_X3Y99          FDRE                                         r  SSB/Digit0/seg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  SSB/Digit0/seg_reg[4]/Q
                         net (fo=1, routed)           0.223    -0.208    SSB/Digit3/seg_reg[6]_1[4]
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.098    -0.110 r  SSB/Digit3/seg[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.110    SSB/Digit3/seg[4]_i_2_n_0
    SLICE_X3Y100         MUXF7 (Prop_muxf7_I0_O)      0.071    -0.039 r  SSB/Digit3/seg_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.039    SSB/Digit3_n_2
    SLICE_X3Y100         FDRE                                         r  SSB/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout1_buf/O
                         net (fo=952, routed)         0.872    -0.801    SSB/JA_OBUF[1]
    SLICE_X3Y100         FDRE                                         r  SSB/seg_reg[4]/C
                         clock pessimism              0.509    -0.292    
                         clock uncertainty            0.074    -0.218    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105    -0.113    SSB/seg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.074    





