{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570114170948 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570114170950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  3 11:49:30 2019 " "Processing started: Thu Oct  3 11:49:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570114170950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570114170950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off portaAND -c portaAND " "Command: quartus_map --read_settings_files=on --write_settings_files=off portaAND -c portaAND" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570114170951 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1570114171241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaAND.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portaAND.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaAND-andre01 " "Found design unit 1: portaAND-andre01" {  } { { "portaAND.vhd" "" { Text "/home/andre/DLP29006/DLP/resolucao_EXERCICIOS_P1/EXTRAS/ComponenteAND/portaAND.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570114171970 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaAND " "Found entity 1: portaAND" {  } { { "portaAND.vhd" "" { Text "/home/andre/DLP29006/DLP/resolucao_EXERCICIOS_P1/EXTRAS/ComponenteAND/portaAND.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570114171970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570114171970 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "c portaAND.vhd(15) " "VHDL error at portaAND.vhd(15): object \"c\" is used but not declared" {  } { { "portaAND.vhd" "" { Text "/home/andre/DLP29006/DLP/resolucao_EXERCICIOS_P1/EXTRAS/ComponenteAND/portaAND.vhd" 15 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1570114171971 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570114172113 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct  3 11:49:32 2019 " "Processing ended: Thu Oct  3 11:49:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570114172113 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570114172113 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570114172113 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570114172113 ""}
