// Seed: 666421515
macromodule module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2 & 1;
  wire id_5;
  wire id_6 = id_5;
  tri0 id_7;
  assign id_7 = (1);
  always id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign id_2 = 1;
  wire id_3;
  module_0(
      id_3, id_2, id_2
  );
  wire id_4;
  wire id_5;
endmodule
module module_2 (
    output wor id_0
);
  wire id_2, id_3, id_4;
  wire id_5, id_6;
  module_0(
      id_3, id_6, id_3
  );
  wire id_7;
endmodule
