library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Compx1 is port(

A	   :  in  std_logic;  
B	   :  in  std_logic;  
 
AGTB		:  out std_logic;
AEQB		:  out std_logic;
ALTB		:  out std_logic

);

end Compx1;

architecture compare of Comx1 is

begin

AGTB <= A>B;
AEQB <= A=B;
ALTB <= A<B;


end architecture compare; 
