[Files List]
C:\Aldec\Active-HDL-Student-Edition\vlib\std/src/standard.vhd=S
e:\GIT\my_projects\FPGA\Verilog\microSD_ActiveHDL\microSD\microSD/src/microSD.v=S
e:\GIT\my_projects\FPGA\Verilog\microSD_ActiveHDL\microSD\microSD/src/microSD_tb.v=S
