# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 06:45:37  September 10, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		blinking-test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #

set_global_assignment -name NUM_PARALLEL_PROCESSORS 4
set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE15F23C8
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "06:45:37  SEPTEMBER 10, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_T2 -to clk_50M
set_location_assignment PIN_J4 -to key
set_location_assignment PIN_E3 -to led
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to clk_50M
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to key
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led
set_location_assignment PIN_W19 -to display_7seg_bus[7]
set_location_assignment PIN_U19 -to display_7seg_bus[6]
set_location_assignment PIN_W17 -to display_7seg_bus[5]
set_location_assignment PIN_W15 -to display_7seg_bus[4]
set_location_assignment PIN_Y17 -to display_7seg_bus[3]
set_location_assignment PIN_W20 -to display_7seg_bus[2]
set_location_assignment PIN_U20 -to display_7seg_bus[1]
set_location_assignment PIN_V15 -to display_7seg_bus[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to display_7seg_bus[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to display_7seg_bus[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to display_7seg_bus[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to display_7seg_bus[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to display_7seg_bus[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to display_7seg_bus[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to display_7seg_bus[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to display_7seg_bus[0]
set_location_assignment PIN_Y13 -to display_7seg_anodes[2]
set_location_assignment PIN_W13 -to display_7seg_anodes[1]
set_location_assignment PIN_V13 -to display_7seg_anodes[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to display_7seg_anodes[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to display_7seg_anodes[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to display_7seg_anodes[0]
set_location_assignment PIN_C20 -to tm1638_strobe
set_location_assignment PIN_C19 -to tm1638_data_io
set_location_assignment PIN_C17 -to tm1638_clk
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to tm1638_strobe
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to tm1638_data_io
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to tm1638_clk
set_location_assignment PIN_B22 -to hx8352_cs
set_location_assignment PIN_C22 -to hx8352_rst
set_location_assignment PIN_H20 -to hx8352_data[15]
set_location_assignment PIN_F20 -to hx8352_data[14]
set_location_assignment PIN_C21 -to hx8352_data[13]
set_location_assignment PIN_B21 -to hx8352_data[12]
set_location_assignment PIN_H19 -to hx8352_data[11]
set_location_assignment PIN_F19 -to hx8352_data[10]
set_location_assignment PIN_D20 -to hx8352_data[9]
set_location_assignment PIN_D19 -to hx8352_data[8]
set_location_assignment PIN_D17 -to hx8352_rd
set_location_assignment PIN_B20 -to hx8352_wr
set_location_assignment PIN_B19 -to hx8352_rs
set_location_assignment PIN_B18 -to hx8352_data[7]
set_location_assignment PIN_B17 -to hx8352_data[6]
set_location_assignment PIN_B16 -to hx8352_data[5]
set_location_assignment PIN_B15 -to hx8352_data[4]
set_location_assignment PIN_B14 -to hx8352_data[3]
set_location_assignment PIN_B13 -to hx8352_data[2]
set_location_assignment PIN_B10 -to hx8352_data[1]
set_location_assignment PIN_B9 -to hx8352_data[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_cs
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_rst
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_rd
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_wr
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_rs
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hx8352_data[0]
set_location_assignment PIN_J2 -to probe_bus[15]
set_location_assignment PIN_J1 -to probe_bus[14]
set_location_assignment PIN_H2 -to probe_bus[13]
set_location_assignment PIN_H1 -to probe_bus[12]
set_location_assignment PIN_F2 -to probe_bus[11]
set_location_assignment PIN_F1 -to probe_bus[10]
set_location_assignment PIN_D2 -to probe_bus[9]
set_location_assignment PIN_E1 -to probe_bus[8]
set_location_assignment PIN_R2 -to probe_bus[7]
set_location_assignment PIN_R1 -to probe_bus[6]
set_location_assignment PIN_P2 -to probe_bus[5]
set_location_assignment PIN_P1 -to probe_bus[4]
set_location_assignment PIN_N2 -to probe_bus[3]
set_location_assignment PIN_N1 -to probe_bus[2]
set_location_assignment PIN_M2 -to probe_bus[1]
set_location_assignment PIN_M1 -to probe_bus[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[15]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[14]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[13]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[12]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to probe_bus[0]
set_global_assignment -name TOP_LEVEL_ENTITY system
set_global_assignment -name ENABLE_LOGIC_ANALYZER_INTERFACE OFF
set_global_assignment -name USE_LOGIC_ANALYZER_INTERFACE_FILE output_files/lai1.lai
#set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to PIN_C22
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[7]" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=basic,1," -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=0" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=33" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to auto_signaltap_0|gnd -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=16384" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=16384" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "hx8352_controller:hx8352_controller_unit0|fsm_clk_reg" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[0]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[1]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[2]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[3]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[4]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[5]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[6]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "hx8352_controller:hx8352_controller_unit0|instruction_step_reg[7]" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "hx8352_controller:hx8352_controller_unit0|init_done" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "hx8352_controller:hx8352_controller_unit0|lcd_cs" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "hx8352_controller:hx8352_controller_unit0|lcd_rd" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "hx8352_controller:hx8352_controller_unit0|lcd_rs" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "hx8352_controller:hx8352_controller_unit0|lcd_rst" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "hx8352_controller:hx8352_controller_unit0|lcd_wr" -section_id auto_signaltap_0
set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "hx8352_controller:hx8352_controller_unit0|rst" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=15" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=8" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=0000000000000000000000000000000000000000000000000000" -section_id auto_signaltap_0
set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=52" -section_id auto_signaltap_0
set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to auto_signaltap_0|vcc -section_id auto_signaltap_0
set_global_assignment -name VERILOG_FILE hx8352_delay_us.v
set_global_assignment -name VERILOG_FILE system_tb.v
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_global_assignment -name VERILOG_FILE "../../rtl-generic/tm1638/tm1638_keys_display_encoded.v"
set_global_assignment -name VERILOG_FILE "../../rtl-generic/tm1638/tm1638_keys_display.v"
set_global_assignment -name VERILOG_FILE "../../rtl-generic/tm1638/tm1638.v"
set_global_assignment -name SDC_FILE "blinking-test.sdc"
set_global_assignment -name VERILOG_FILE hx8352_reset_generator.v
set_global_assignment -name VERILOG_FILE hx8352_controller_bus_controller.v
set_global_assignment -name VERILOG_FILE hx8352_controller.v
set_global_assignment -name VERILOG_FILE seven_segments_decoder.v
set_global_assignment -name VERILOG_FILE "../../rtl-generic/7segdriver/Led7Seg.v"
set_global_assignment -name VERILOG_FILE "../../rtl-generic/counter/counter.v"
set_global_assignment -name VERILOG_FILE system.v
set_global_assignment -name VERILOG_FILE seven_segments_handler.v
set_global_assignment -name QIP_FILE PLL.qip
set_global_assignment -name VERILOG_FILE clock_divider.v
set_global_assignment -name SLD_FILE db/stp1_auto_stripped.stp
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top