// Seed: 2849242251
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1 | id_3;
  always #1 begin
    id_2 = 1;
    deassign id_2;
  end
  assign id_1 = id_3;
  wire id_4;
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    input logic id_2,
    output logic id_3
    , id_12,
    input wand id_4,
    input supply1 id_5,
    input uwire id_6,
    output wand id_7,
    input tri0 id_8,
    input tri id_9,
    output tri0 id_10
);
  always @(negedge 1) begin
    id_3 <= id_2;
    disable id_13;
    #1;
  end
  wire id_14;
  module_0(
      id_12, id_12, id_14
  );
endmodule
