// Seed: 4214346211
module module_0 (
    input wire id_0,
    input uwire id_1,
    output wand id_2,
    input tri id_3,
    input wor id_4,
    input tri1 id_5,
    output supply0 id_6,
    input tri0 id_7,
    output tri0 id_8,
    output tri0 id_9,
    output tri0 id_10,
    output wor id_11,
    input wand id_12,
    output tri0 id_13,
    output wire id_14,
    input wor id_15,
    input wor id_16
);
  assign id_13 = -1;
  assign module_1.id_0 = 0;
  parameter id_18 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_4 = 32'd42
) (
    output supply0 id_0,
    input wor _id_1,
    input wand id_2,
    input wor id_3,
    output tri1 _id_4
);
  logic [-1  ==  id_1 : id_4] id_6;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_3,
      id_3
  );
endmodule
