--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf board.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock M_CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
IO_DSW<0>   |    2.869(R)|      SLOW  |   -0.977(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_DSW<1>   |    2.763(R)|      SLOW  |   -0.898(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_DSW<2>   |    2.898(R)|      SLOW  |   -0.980(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_DSW<3>   |    2.903(R)|      SLOW  |   -0.801(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_PB<0>    |    1.312(R)|      SLOW  |   -0.412(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_PB<1>    |    0.864(R)|      SLOW  |    0.011(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_PB<2>    |    1.053(R)|      SLOW  |   -0.165(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
IO_PB<3>    |    1.245(R)|      SLOW  |   -0.350(R)|      SLOW  |M_CLOCK_BUFGP     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock M_CLOCK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
IO_SSEG<0>  |         8.428(R)|      SLOW  |         4.432(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_SSEG<1>  |         8.645(R)|      SLOW  |         4.573(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_SSEG<2>  |         8.308(R)|      SLOW  |         4.337(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_SSEG<3>  |         8.139(R)|      SLOW  |         4.234(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_SSEG<4>  |         8.213(R)|      SLOW  |         4.311(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_SSEG<5>  |         8.444(R)|      SLOW  |         4.435(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_SSEG<6>  |         8.551(R)|      SLOW  |         4.480(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_SSEGD<0> |         6.943(R)|      SLOW  |         3.502(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_SSEGD<1> |         6.974(R)|      SLOW  |         3.504(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_SSEGD<2> |         6.550(R)|      SLOW  |         3.246(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
IO_SSEGD<3> |         6.770(R)|      SLOW  |         3.396(R)|      FAST  |M_CLOCK_BUFGP     |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock M_CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
M_CLOCK        |    3.979|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Nov  7 06:43:55 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



