#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 11 18:56:52 2025
# Process ID: 68204
# Current directory: O:/Study/FPGA_prj/project_3_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent69440 O:\Study\FPGA_prj\project_3_sim\ov5640_sd.xpr
# Log file: O:/Study/FPGA_prj/project_3_sim/vivado.log
# Journal file: O:/Study/FPGA_prj/project_3_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project O:/Study/FPGA_prj/project_3_sim/ov5640_sd.xpr
update_compile_order -fileset sources_1
open_bd_design {O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/sources_1/bd/system/system.bd}
validate_bd_design -force
assign_bd_address
validate_bd_design
close [ open O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/constrs_1/new/ov2.xdc w ]
add_files -fileset constrs_1 O:/Study/FPGA_prj/project_3_sim/ov5640_sd.srcs/constrs_1/new/ov2.xdc
save_bd_design
reset_run synth_1
reset_run system_processing_system7_0_0_synth_1
reset_run system_xlconcat_0_0_synth_1
reset_run system_xbar_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
wait_on_run impl_1
reset_run synth_1
reset_run system_axi_vdma_2_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 9
wait_on_run impl_1
launch_sdk -workspace O:/Study/FPGA_prj/project_3_sim/ov5640_sd.sdk -hwspec O:/Study/FPGA_prj/project_3_sim/ov5640_sd.sdk/system_wrapper.hdf
reset_run synth_1
reset_run system_axi_vdma_2_0_synth_1
