

================================================================
== Vitis HLS Report for 'load_vec_1'
================================================================
* Date:           Thu Apr 24 21:16:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        kernel_rope
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      362|      362|  3.620 us|  3.620 us|  288|  288|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- mem_rd  |      360|      360|        74|          1|          1|   288|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      44|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      63|    -|
|Register         |        -|     -|     255|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     255|     107|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |i_fu_111_p2                |         +|   0|  0|  16|           9|           1|
    |ap_block_state2_io         |       and|   0|  0|   2|           1|           1|
    |ap_condition_606           |       and|   0|  0|   2|           1|           1|
    |ap_condition_816           |       and|   0|  0|   2|           1|           1|
    |icmp_ln9_fu_117_p2         |      icmp|   0|  0|  16|           9|           9|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  44|          24|          17|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter73_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load           |   9|          2|    9|         18|
    |gmem1_blk_n_AR                     |   9|          2|    1|          2|
    |gmem1_blk_n_R                      |   9|          2|    1|          2|
    |i1_fu_62                           |   9|          2|    9|         18|
    |k_in_stream_blk_n                  |   9|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  63|         14|   23|         46|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter32_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter33_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter34_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter35_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter36_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter37_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter38_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter39_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter40_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter41_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter42_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter43_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter44_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter45_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter46_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter47_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter48_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter49_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter50_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter51_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter52_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter53_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter54_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter55_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter56_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter57_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter58_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter59_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter60_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter61_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter62_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter63_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter64_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter65_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter66_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter67_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter68_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter69_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter70_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter71_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter72_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter73_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |first_iter_0_reg_91                |   1|   0|    1|          0|
    |gmem1_addr_read_reg_170            |  32|   0|   32|          0|
    |i1_fu_62                           |   9|   0|    9|          0|
    |i_vec_read_reg_155                 |  64|   0|   64|          0|
    |icmp_ln9_reg_160                   |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 255|   0|  255|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|    load_vec.1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|    load_vec.1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|    load_vec.1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|    load_vec.1|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|    load_vec.1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|    load_vec.1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|    load_vec.1|  return value|
|m_axi_gmem1_0_AWVALID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWREADY       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWADDR        |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWID          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWLEN         |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE        |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWBURST       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK        |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE       |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWPROT        |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWQOS         |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWREGION      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_AWUSER        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WVALID        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WREADY        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WDATA         |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WSTRB         |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WLAST         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WID           |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_WUSER         |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARVALID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARREADY       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARADDR        |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARID          |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARLEN         |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE        |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARBURST       |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK        |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE       |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARPROT        |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARQOS         |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARREGION      |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_ARUSER        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RVALID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RREADY        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RDATA         |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RLAST         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RID           |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM      |   in|    9|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RUSER         |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_RRESP         |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BVALID        |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BREADY        |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BRESP         |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BID           |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_0_BUSER         |   in|    1|       m_axi|         gmem1|       pointer|
|k_in_stream_din             |  out|   32|     ap_fifo|   k_in_stream|       pointer|
|k_in_stream_full_n          |   in|    1|     ap_fifo|   k_in_stream|       pointer|
|k_in_stream_write           |  out|    1|     ap_fifo|   k_in_stream|       pointer|
|k_in_stream_num_data_valid  |   in|    3|     ap_fifo|   k_in_stream|       pointer|
|k_in_stream_fifo_cap        |   in|    3|     ap_fifo|   k_in_stream|       pointer|
|i_vec                       |   in|   64|     ap_none|         i_vec|        scalar|
+----------------------------+-----+-----+------------+--------------+--------------+

