#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_00000297c54a9380 .scope module, "tb_shiftreg" "tb_shiftreg" 2 5;
 .timescale -9 -12;
P_00000297c54c3210 .param/l "PERIOD" 0 2 8, +C4<00000000000000000000000000001010>;
P_00000297c54c3248 .param/l "n" 0 2 9, +C4<00000000000000000000000000001000>;
v00000297c54f6a20_0 .net "Q", 7 0, v00000297c54c3410_0;  1 drivers
v00000297c54f6ac0_0 .var "clk", 0 0;
v00000297c54f6b60_0 .var "serial_in", 0 0;
v00000297c54ab790_0 .var "shift", 0 0;
S_00000297c54f6750 .scope module, "u_shiftreg" "shiftreg" 2 29, 3 1 0, S_00000297c54a9380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "shift";
    .port_info 2 /INPUT 1 "serial_in";
    .port_info 3 /OUTPUT 8 "Q";
P_00000297c54f8750 .param/l "n" 0 3 2, +C4<00000000000000000000000000001000>;
v00000297c54c3410_0 .var "Q", 7 0;
v00000297c54c30a0_0 .net "clk", 0 0, v00000297c54f6ac0_0;  1 drivers
v00000297c54f68e0_0 .net "serial_in", 0 0, v00000297c54f6b60_0;  1 drivers
v00000297c54f6980_0 .net "shift", 0 0, v00000297c54ab790_0;  1 drivers
E_00000297c54f8b10 .event posedge, v00000297c54c30a0_0;
    .scope S_00000297c54f6750;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000297c54c3410_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_00000297c54f6750;
T_1 ;
    %wait E_00000297c54f8b10;
    %load/vec4 v00000297c54f6980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000297c54f68e0_0;
    %load/vec4 v00000297c54c3410_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000297c54c3410_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000297c54a9380;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297c54f6ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297c54ab790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297c54f6b60_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000297c54a9380;
T_3 ;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v00000297c54f6ac0_0;
    %inv;
    %store/vec4 v00000297c54f6ac0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_00000297c54a9380;
T_4 ;
    %vpi_call 2 39 "$dumpfile", "tb_shiftreg.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000297c54a9380 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297c54ab790_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000297c54ab790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000297c54f6b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297c54f6b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000297c54f6b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000297c54f6b60_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297c54ab790_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297c54f6b60_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000297c54f6b60_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb.v";
    "./shiftreg.v";
