Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by mail.lfdr.de (Postfix) with ESMTP id 6978D23328C
	for <lists+linux-kernel@lfdr.de>; Thu, 30 Jul 2020 15:02:48 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728641AbgG3NCr (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Thu, 30 Jul 2020 09:02:47 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41848 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728442AbgG3NCl (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 30 Jul 2020 09:02:41 -0400
Received: from mail-pl1-x644.google.com (mail-pl1-x644.google.com [IPv6:2607:f8b0:4864:20::644])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4725FC061794
        for <linux-kernel@vger.kernel.org>; Thu, 30 Jul 2020 06:02:40 -0700 (PDT)
Received: by mail-pl1-x644.google.com with SMTP id o1so14063704plk.1
        for <linux-kernel@vger.kernel.org>; Thu, 30 Jul 2020 06:02:40 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=0x0f.com; s=google;
        h=from:to:cc:subject:date:message-id:in-reply-to:references
         :mime-version:content-transfer-encoding;
        bh=1mAnNNAZfPfzyF88X1fOSRFSMBROfjHobKP31kxfdOc=;
        b=gwMEPelPCgps8yK/7P5U/nJeMrOiHbmuTpDjW3s5ScDbElTNZlQ48BdHcUjSr3otHT
         f9gqkU53F4K8jQ1FDa9L9zSnEylVfJq7FvPbjC1rGH6N21g8UqQWPJfl6hHzzKksHuBo
         K41e4E6uwPaneffN2lXMuphGRuQzOqFIEcuR4=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to
         :references:mime-version:content-transfer-encoding;
        bh=1mAnNNAZfPfzyF88X1fOSRFSMBROfjHobKP31kxfdOc=;
        b=KxYJTKcpA8Qz6Le29LdyCm9UYHVKHIvOOc+n2q6JGqLrsS3exinUZKXaId4fIxC8RV
         pocRmTCqK6UlO6qUBonULaJrqM0xXb0p6EZY/KkRrZ0oSyKqB/z+tTeTcfD17iKZxfOs
         kUfZ1AtbfC1y0izfa79BfE6J81/yp/8tLFRh8bSb1ym7EA5GzCT618ofFeJj5yaB+5o5
         WOvqV/sZf2Ze6f0JAoITeSxRyFPB5kI8cLipdN+sKBzML+PIHSOt80V4UTtLzZo9aGwE
         5iKpBktd4lgnhCGRgcMwbMCB53xGe0eN0vfIUJlPcs7c3QYEo+8C5WviEu9AI7ltnsgZ
         U9WA==
X-Gm-Message-State: AOAM531iRDbg64X4fl1qctHqj2k3FH7ZUdPpZSO4eeSngQfrhoUnZQa3
        Ht4Cn/8yVxnae45KqrfbVfiMxA==
X-Google-Smtp-Source: ABdhPJxNukSgN9Qo/irUQx6o1//oMXDCOpTPEIiCWNID4Fq0bqW7VIUaf+7hbETLGyIkE09W+8cNcQ==
X-Received: by 2002:a62:8307:: with SMTP id h7mr3159636pfe.149.1596114159579;
        Thu, 30 Jul 2020 06:02:39 -0700 (PDT)
Received: from shiro.work (p532183-ipngn200506sizuokaden.shizuoka.ocn.ne.jp. [153.199.2.183])
        by smtp.googlemail.com with ESMTPSA id b13sm6758704pgd.36.2020.07.30.06.02.37
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Thu, 30 Jul 2020 06:02:38 -0700 (PDT)
From:   Daniel Palmer <daniel@0x0f.com>
To:     soc@kernel.org
Cc:     linux-kernel@vger.kernel.org, devicetree@vger.kernel.org,
        linux@armlinux.org.uk, w@1wt.eu, Daniel Palmer <daniel@0x0f.com>
Subject: [RFC PATCH 3/3] ARM: mstar: Add interrupt controller to base dtsi
Date:   Thu, 30 Jul 2020 22:00:44 +0900
Message-Id: <20200730130044.2037509-4-daniel@0x0f.com>
X-Mailer: git-send-email 2.27.0
In-Reply-To: <20200730130044.2037509-1-daniel@0x0f.com>
References: <20200730130044.2037509-1-daniel@0x0f.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add the IRQ and FIQ intc instances to the base MStar/SigmaStar v7
dtsi. All of the know SoCs have both and at the same place with
their common IPs using the same interrupt lines.

Signed-off-by: Daniel Palmer <daniel@0x0f.com>
Tested-by: Willy Tarreau <w@1wt.eu>
---
 arch/arm/boot/dts/mstar-v7.dtsi | 20 ++++++++++++++++++++
 1 file changed, 20 insertions(+)

diff --git a/arch/arm/boot/dts/mstar-v7.dtsi b/arch/arm/boot/dts/mstar-v7.dtsi
index 3b7b9b793736..2b3bb0886d1a 100644
--- a/arch/arm/boot/dts/mstar-v7.dtsi
+++ b/arch/arm/boot/dts/mstar-v7.dtsi
@@ -85,6 +85,26 @@ reboot {
 				mask = <0x79>;
 			};
 
+			intc_fiq: intc@201310 {
+				compatible = "mstar,msc313-intc-fiq";
+				interrupt-controller;
+				reg = <0x201310 0x40>;
+				#interrupt-cells = <2>;
+				interrupt-parent = <&gic>;
+				mstar,gic-offset = <96>;
+				mstar,nr-interrupts = <32>;
+			};
+
+			intc_irq: intc@201350 {
+				compatible = "mstar,msc313-intc-irq";
+				interrupt-controller;
+				reg = <0x201350 0x40>;
+				#interrupt-cells = <2>;
+				interrupt-parent = <&gic>;
+				mstar,gic-offset = <32>;
+				mstar,nr-interrupts = <64>;
+			};
+
 			l3bridge: l3bridge@204400 {
 				compatible = "mstar,l3bridge";
 				reg = <0x204400 0x200>;
-- 
2.27.0

