# Generated by Yosys 0.8+190 (git sha1 7a40294e, clang 3.8.1-24+rpi1 -fPIC -Os)

.model sobel_uart
.inputs i_clk i_rts i_uart_rx
.outputs o_ledg o_cts o_uart_tx
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17285 I1=tx_data[1] I2=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17280
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=tx_stb I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17305 I2=$false I3=$false O=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17313 I1=tx_data[2] I2=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17284
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$17393$techmap\transmitter.$add$sobel_uart.v:923$15641_Y[0] I1=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I2=$abc$17393$auto$simplemap.cc:309:simplemap_lut$16259 I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17288
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17289 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17293 I2=$abc$17393$auto$ice40_ffinit.cc:141:execute$17297 I3=$abc$17393$auto$ice40_ffinit.cc:141:execute$17301 O=$abc$17393$auto$simplemap.cc:309:simplemap_lut$16259
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110000000
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17293 I1=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I2=$abc$17393$auto$simplemap.cc:309:simplemap_lut$16259 I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17292
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$17393$techmap\transmitter.$add$sobel_uart.v:923$15641_Y[2] I1=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I2=$abc$17393$auto$simplemap.cc:309:simplemap_lut$16259 I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17296
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$17393$techmap\transmitter.$add$sobel_uart.v:923$15641_Y[3] I1=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I2=$abc$17393$auto$simplemap.cc:309:simplemap_lut$16259 I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17300
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01011100
.gate SB_LUT4 I0=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I1=$abc$17393$auto$simplemap.cc:309:simplemap_lut$16259 I2=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17304
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000001
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17281 I1=tx_data[0] I2=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17308
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17317 I1=tx_data[3] I2=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17312
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17321 I1=tx_data[4] I2=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17316
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17325 I1=tx_data[5] I2=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17320
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17329 I1=tx_data[6] I2=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17324
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00111010
.gate SB_LUT4 I0=tx_data[7] I1=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17328
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17309 I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17332
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$17393$n249 I1=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$17079[0]_inv I2=$abc$17393$n246 I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17336
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17293 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17297 I2=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I3=$abc$17393$n247 O=$abc$17393$n246
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17289 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17301 I2=$false I3=$false O=$abc$17393$n247
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17293 I2=$abc$17393$auto$ice40_ffinit.cc:141:execute$17297 I3=$abc$17393$n247 O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$17079[0]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011110011111111
.gate SB_LUT4 I0=transmitter.baud_counter[4] I1=transmitter.baud_counter[5] I2=$abc$17393$n250 I3=$abc$17393$n251 O=$abc$17393$n249
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=transmitter.baud_counter[7] I1=transmitter.baud_counter[8] I2=transmitter.baud_counter[9] I3=transmitter.baud_counter[0] O=$abc$17393$n250
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=transmitter.baud_counter[1] I1=transmitter.baud_counter[2] I2=transmitter.baud_counter[3] I3=transmitter.baud_counter[6] O=$abc$17393$n251
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17393$n253 I1=$abc$17393$n257 I2=$false I3=$false O=$0\tx_stb[0:0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[6] I1=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[0] I2=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[1] I3=$false O=$abc$17393$n253
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=counter[3] I1=counter[2] I2=counter[1] I3=counter[0] O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17265 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17269 I2=$abc$17393$auto$ice40_ffinit.cc:141:execute$17273 I3=$abc$17393$auto$ice40_ffinit.cc:141:execute$17277 O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17249 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17253 I2=$abc$17393$auto$ice40_ffinit.cc:141:execute$17257 I3=$abc$17393$auto$ice40_ffinit.cc:141:execute$17261 O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[4] I1=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[5] I2=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[2] I3=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[3] O=$abc$17393$n257
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17201 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17205 I2=$abc$17393$auto$ice40_ffinit.cc:141:execute$17209 I3=$abc$17393$auto$ice40_ffinit.cc:141:execute$17213 O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17185 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17189 I2=$abc$17393$auto$ice40_ffinit.cc:141:execute$17193 I3=$abc$17393$auto$ice40_ffinit.cc:141:execute$17197 O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17233 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17237 I2=$abc$17393$auto$ice40_ffinit.cc:141:execute$17241 I3=$abc$17393$auto$ice40_ffinit.cc:141:execute$17245 O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17217 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17221 I2=$abc$17393$auto$ice40_ffinit.cc:141:execute$17225 I3=$abc$17393$auto$ice40_ffinit.cc:141:execute$17229 O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15893[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$17393$n257 I1=$abc$17393$n253 I2=$abc$17393$n263 I3=$false O=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16612
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15926[2]_inv I1=$abc$17393$n265 I2=$abc$17393$auto$dff2dffe.cc:175:make_patterns_logic$16642 I3=$abc$17393$n267 O=$abc$17393$n263
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=tx_index[4] I1=tx_index[5] I2=$false I3=$false O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15926[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=tx_index[6] I1=tx_index[7] I2=tx_index[8] I3=tx_index[9] O=$abc$17393$n265
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=tx_index[0] I1=tx_stb I2=$abc$17393$auto$ice40_ffinit.cc:141:execute$17305 I3=$false O=$abc$17393$auto$dff2dffe.cc:175:make_patterns_logic$16642
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=tx_index[10] I1=tx_index[1] I2=tx_index[2] I3=tx_index[3] O=$abc$17393$n267
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$17393$n269 I1=$abc$17393$n273 I2=$false I3=$false O=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15860[5]_inv I1=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15860[4]_inv I2=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15860[3]_inv I3=$false O=$abc$17393$n269
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=ledctr[20] I1=ledctr[21] I2=ledctr[22] I3=ledctr[23] O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15860[5]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=ledctr[16] I1=ledctr[17] I2=ledctr[18] I3=ledctr[19] O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15860[4]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=ledctr[12] I1=ledctr[13] I2=ledctr[14] I3=ledctr[15] O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15860[3]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17393$n274 I1=$abc$17393$n275 I2=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15860[2]_inv I3=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15860[1]_inv O=$abc$17393$n273
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333 I1=ledctr[0] I2=$false I3=$false O=$abc$17393$n274
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=ledctr[1] I1=ledctr[24] I2=ledctr[2] I3=ledctr[3] O=$abc$17393$n275
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=ledctr[8] I1=ledctr[9] I2=ledctr[10] I3=ledctr[11] O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15860[2]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=ledctr[4] I1=ledctr[5] I2=ledctr[6] I3=ledctr[7] O=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$15860[1]_inv
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333 I1=ledctr[0] I2=$abc$17393$n269 I3=$abc$17393$n273 O=$abc$17393$auto$dff2dffe.cc:175:make_patterns_logic$16736
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111011101110
.gate SB_LUT4 I0=$abc$17393$n280 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I2=$false I3=$false O=$abc$17393$auto$dff2dffe.cc:175:make_patterns_logic$16973
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17293 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17297 I2=$abc$17393$auto$ice40_ffinit.cc:141:execute$17301 I3=$abc$17393$auto$ice40_ffinit.cc:141:execute$17289 O=$abc$17393$n280
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100000000000
.gate SB_LUT4 I0=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I2=$false I3=$false O=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16989
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17293 I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17297 I2=$abc$17393$n247 I3=$false O=$abc$17393$auto$simplemap.cc:250:simplemap_eqne$17072[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$17079[0]_inv I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I2=transmitter.baud_counter[0] I3=$false O=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$17070
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111111
.gate SB_LUT4 I0=$abc$17393$auto$wreduce.cc:426:run$15735[0] I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I2=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$17079[0]_inv I3=$abc$17393$n246 O=$abc$17393$techmap\transmitter.$0\baud_counter[9:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I1=transmitter.baud_counter[1] I2=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$17079[0]_inv I3=$abc$17393$n246 O=$abc$17393$techmap\transmitter.$0\baud_counter[9:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101110000
.gate SB_LUT4 I0=$abc$17393$auto$wreduce.cc:426:run$15735[5] I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I2=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$17079[0]_inv I3=$abc$17393$n246 O=$abc$17393$techmap\transmitter.$0\baud_counter[9:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$17393$auto$wreduce.cc:426:run$15735[6] I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I2=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$17079[0]_inv I3=$abc$17393$n246 O=$abc$17393$techmap\transmitter.$0\baud_counter[9:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$17393$auto$wreduce.cc:426:run$15735[8] I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I2=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$17079[0]_inv I3=$abc$17393$n246 O=$abc$17393$techmap\transmitter.$0\baud_counter[9:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$17393$auto$wreduce.cc:426:run$15735[9] I1=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I2=$abc$17393$auto$simplemap.cc:127:simplemap_reduce$17079[0]_inv I3=$abc$17393$n246 O=$abc$17393$techmap\transmitter.$0\baud_counter[9:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I1=$abc$17393$auto$wreduce.cc:426:run$15735[2] I2=$false I3=$false O=$abc$17393$techmap\transmitter.$procmux$15675_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I1=$abc$17393$auto$wreduce.cc:426:run$15735[3] I2=$false I3=$false O=$abc$17393$techmap\transmitter.$procmux$15675_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I1=$abc$17393$auto$wreduce.cc:426:run$15735[4] I2=$false I3=$false O=$abc$17393$techmap\transmitter.$procmux$15675_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I1=$abc$17393$auto$wreduce.cc:426:run$15735[7] I2=$false I3=$false O=$abc$17393$techmap\transmitter.$procmux$15675_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\counter[27:0][4] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17184
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][5] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17188
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][6] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17192
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][7] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17196
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][8] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17200
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][9] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17204
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][10] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17208
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][11] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17212
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][12] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17216
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][13] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17220
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][14] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17224
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][15] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17228
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][16] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17232
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][17] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17236
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][18] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17240
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][19] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17244
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][20] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17248
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][21] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17252
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][22] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17256
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][23] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17260
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][24] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17264
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][25] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17268
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][26] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17272
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\counter[27:0][27] I1=$false I2=$false I3=$false O=$abc$17393$auto$ice40_ffinit.cc:140:execute$17276
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17185 I1=$false I2=$false I3=$false O=counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17189 I1=$false I2=$false I3=$false O=counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17193 I1=$false I2=$false I3=$false O=counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17197 I1=$false I2=$false I3=$false O=counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17201 I1=$false I2=$false I3=$false O=counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17205 I1=$false I2=$false I3=$false O=counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17209 I1=$false I2=$false I3=$false O=counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17213 I1=$false I2=$false I3=$false O=counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17217 I1=$false I2=$false I3=$false O=counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17221 I1=$false I2=$false I3=$false O=counter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17225 I1=$false I2=$false I3=$false O=counter[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17229 I1=$false I2=$false I3=$false O=counter[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17233 I1=$false I2=$false I3=$false O=counter[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17237 I1=$false I2=$false I3=$false O=counter[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17241 I1=$false I2=$false I3=$false O=counter[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17245 I1=$false I2=$false I3=$false O=counter[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17249 I1=$false I2=$false I3=$false O=counter[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17253 I1=$false I2=$false I3=$false O=counter[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17257 I1=$false I2=$false I3=$false O=counter[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17261 I1=$false I2=$false I3=$false O=counter[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17265 I1=$false I2=$false I3=$false O=counter[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17269 I1=$false I2=$false I3=$false O=counter[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17273 I1=$false I2=$false I3=$false O=counter[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17277 I1=$false I2=$false I3=$false O=counter[27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17289 I1=$false I2=$false I3=$false O=transmitter.state[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17293 I1=$false I2=$false I3=$false O=transmitter.state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17297 I1=$false I2=$false I3=$false O=transmitter.state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17301 I1=$false I2=$false I3=$false O=transmitter.state[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333 I1=$false I2=$false I3=$false O=o_uart_tx
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337 I1=$false I2=$false I3=$false O=transmitter.zero_baud_counter
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ledctr[1] I1=$false I2=$false I3=$false O=$abc$17393$add$sobel_uart.v:72$681_Y[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=counter[1] I1=$false I2=$false I3=$false O=$0\counter[27:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=tx_index[1] I1=$false I2=$false I3=$false O=$0\tx_index[10:0][1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=ledctr[24] I1=$false I2=$false I3=$false O=o_ledg
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$false I1=$true I2=ledctr[0] I3=$false O=$add$sobel_uart.v:72$681_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[10] I3=$auto$alumacc.cc:474:replace_alu$15744.C[10] O=$add$sobel_uart.v:72$681_Y[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[10] CO=$auto$alumacc.cc:474:replace_alu$15744.C[11] I0=$false I1=ledctr[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[11] I3=$auto$alumacc.cc:474:replace_alu$15744.C[11] O=$add$sobel_uart.v:72$681_Y[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[11] CO=$auto$alumacc.cc:474:replace_alu$15744.C[12] I0=$false I1=ledctr[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[12] I3=$auto$alumacc.cc:474:replace_alu$15744.C[12] O=$add$sobel_uart.v:72$681_Y[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[12] CO=$auto$alumacc.cc:474:replace_alu$15744.C[13] I0=$false I1=ledctr[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[13] I3=$auto$alumacc.cc:474:replace_alu$15744.C[13] O=$add$sobel_uart.v:72$681_Y[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[13] CO=$auto$alumacc.cc:474:replace_alu$15744.C[14] I0=$false I1=ledctr[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[14] I3=$auto$alumacc.cc:474:replace_alu$15744.C[14] O=$add$sobel_uart.v:72$681_Y[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[14] CO=$auto$alumacc.cc:474:replace_alu$15744.C[15] I0=$false I1=ledctr[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[15] I3=$auto$alumacc.cc:474:replace_alu$15744.C[15] O=$add$sobel_uart.v:72$681_Y[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[15] CO=$auto$alumacc.cc:474:replace_alu$15744.C[16] I0=$false I1=ledctr[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[16] I3=$auto$alumacc.cc:474:replace_alu$15744.C[16] O=$add$sobel_uart.v:72$681_Y[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[16] CO=$auto$alumacc.cc:474:replace_alu$15744.C[17] I0=$false I1=ledctr[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[17] I3=$auto$alumacc.cc:474:replace_alu$15744.C[17] O=$add$sobel_uart.v:72$681_Y[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[17] CO=$auto$alumacc.cc:474:replace_alu$15744.C[18] I0=$false I1=ledctr[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[18] I3=$auto$alumacc.cc:474:replace_alu$15744.C[18] O=$add$sobel_uart.v:72$681_Y[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[18] CO=$auto$alumacc.cc:474:replace_alu$15744.C[19] I0=$false I1=ledctr[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[19] I3=$auto$alumacc.cc:474:replace_alu$15744.C[19] O=$add$sobel_uart.v:72$681_Y[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[19] CO=$auto$alumacc.cc:474:replace_alu$15744.C[20] I0=$false I1=ledctr[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=ledctr[0] CO=$auto$alumacc.cc:474:replace_alu$15744.C[2] I0=$false I1=ledctr[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[20] I3=$auto$alumacc.cc:474:replace_alu$15744.C[20] O=$add$sobel_uart.v:72$681_Y[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[20] CO=$auto$alumacc.cc:474:replace_alu$15744.C[21] I0=$false I1=ledctr[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[21] I3=$auto$alumacc.cc:474:replace_alu$15744.C[21] O=$add$sobel_uart.v:72$681_Y[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[21] CO=$auto$alumacc.cc:474:replace_alu$15744.C[22] I0=$false I1=ledctr[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[22] I3=$auto$alumacc.cc:474:replace_alu$15744.C[22] O=$add$sobel_uart.v:72$681_Y[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[22] CO=$auto$alumacc.cc:474:replace_alu$15744.C[23] I0=$false I1=ledctr[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[23] I3=$auto$alumacc.cc:474:replace_alu$15744.C[23] O=$add$sobel_uart.v:72$681_Y[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[23] CO=$auto$alumacc.cc:474:replace_alu$15744.C[24] I0=$false I1=ledctr[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[24] I3=$auto$alumacc.cc:474:replace_alu$15744.C[24] O=$add$sobel_uart.v:72$681_Y[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[2] I3=$auto$alumacc.cc:474:replace_alu$15744.C[2] O=$add$sobel_uart.v:72$681_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[2] CO=$auto$alumacc.cc:474:replace_alu$15744.C[3] I0=$false I1=ledctr[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[3] I3=$auto$alumacc.cc:474:replace_alu$15744.C[3] O=$add$sobel_uart.v:72$681_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[3] CO=$auto$alumacc.cc:474:replace_alu$15744.C[4] I0=$false I1=ledctr[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[4] I3=$auto$alumacc.cc:474:replace_alu$15744.C[4] O=$add$sobel_uart.v:72$681_Y[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[4] CO=$auto$alumacc.cc:474:replace_alu$15744.C[5] I0=$false I1=ledctr[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[5] I3=$auto$alumacc.cc:474:replace_alu$15744.C[5] O=$add$sobel_uart.v:72$681_Y[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[5] CO=$auto$alumacc.cc:474:replace_alu$15744.C[6] I0=$false I1=ledctr[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[6] I3=$auto$alumacc.cc:474:replace_alu$15744.C[6] O=$add$sobel_uart.v:72$681_Y[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[6] CO=$auto$alumacc.cc:474:replace_alu$15744.C[7] I0=$false I1=ledctr[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[7] I3=$auto$alumacc.cc:474:replace_alu$15744.C[7] O=$add$sobel_uart.v:72$681_Y[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[7] CO=$auto$alumacc.cc:474:replace_alu$15744.C[8] I0=$false I1=ledctr[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[8] I3=$auto$alumacc.cc:474:replace_alu$15744.C[8] O=$add$sobel_uart.v:72$681_Y[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[8] CO=$auto$alumacc.cc:474:replace_alu$15744.C[9] I0=$false I1=ledctr[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=ledctr[9] I3=$auto$alumacc.cc:474:replace_alu$15744.C[9] O=$add$sobel_uart.v:72$681_Y[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15744.C[9] CO=$auto$alumacc.cc:474:replace_alu$15744.C[10] I0=$false I1=ledctr[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:72|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=counter[0] I3=$false O=$0\counter[27:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=counter[10] I3=$auto$alumacc.cc:474:replace_alu$15747.C[10] O=$0\counter[27:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[10] CO=$auto$alumacc.cc:474:replace_alu$15747.C[11] I0=$false I1=counter[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[11] I3=$auto$alumacc.cc:474:replace_alu$15747.C[11] O=$0\counter[27:0][11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[11] CO=$auto$alumacc.cc:474:replace_alu$15747.C[12] I0=$false I1=counter[11]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[12] I3=$auto$alumacc.cc:474:replace_alu$15747.C[12] O=$0\counter[27:0][12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[12] CO=$auto$alumacc.cc:474:replace_alu$15747.C[13] I0=$false I1=counter[12]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[13] I3=$auto$alumacc.cc:474:replace_alu$15747.C[13] O=$0\counter[27:0][13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[13] CO=$auto$alumacc.cc:474:replace_alu$15747.C[14] I0=$false I1=counter[13]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[14] I3=$auto$alumacc.cc:474:replace_alu$15747.C[14] O=$0\counter[27:0][14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[14] CO=$auto$alumacc.cc:474:replace_alu$15747.C[15] I0=$false I1=counter[14]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[15] I3=$auto$alumacc.cc:474:replace_alu$15747.C[15] O=$0\counter[27:0][15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[15] CO=$auto$alumacc.cc:474:replace_alu$15747.C[16] I0=$false I1=counter[15]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[16] I3=$auto$alumacc.cc:474:replace_alu$15747.C[16] O=$0\counter[27:0][16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[16] CO=$auto$alumacc.cc:474:replace_alu$15747.C[17] I0=$false I1=counter[16]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[17] I3=$auto$alumacc.cc:474:replace_alu$15747.C[17] O=$0\counter[27:0][17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[17] CO=$auto$alumacc.cc:474:replace_alu$15747.C[18] I0=$false I1=counter[17]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[18] I3=$auto$alumacc.cc:474:replace_alu$15747.C[18] O=$0\counter[27:0][18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[18] CO=$auto$alumacc.cc:474:replace_alu$15747.C[19] I0=$false I1=counter[18]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[19] I3=$auto$alumacc.cc:474:replace_alu$15747.C[19] O=$0\counter[27:0][19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[19] CO=$auto$alumacc.cc:474:replace_alu$15747.C[20] I0=$false I1=counter[19]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=counter[0] CO=$auto$alumacc.cc:474:replace_alu$15747.C[2] I0=$false I1=counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[20] I3=$auto$alumacc.cc:474:replace_alu$15747.C[20] O=$0\counter[27:0][20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[20] CO=$auto$alumacc.cc:474:replace_alu$15747.C[21] I0=$false I1=counter[20]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[21] I3=$auto$alumacc.cc:474:replace_alu$15747.C[21] O=$0\counter[27:0][21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[21] CO=$auto$alumacc.cc:474:replace_alu$15747.C[22] I0=$false I1=counter[21]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[22] I3=$auto$alumacc.cc:474:replace_alu$15747.C[22] O=$0\counter[27:0][22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[22] CO=$auto$alumacc.cc:474:replace_alu$15747.C[23] I0=$false I1=counter[22]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[23] I3=$auto$alumacc.cc:474:replace_alu$15747.C[23] O=$0\counter[27:0][23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[23] CO=$auto$alumacc.cc:474:replace_alu$15747.C[24] I0=$false I1=counter[23]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[24] I3=$auto$alumacc.cc:474:replace_alu$15747.C[24] O=$0\counter[27:0][24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[24] CO=$auto$alumacc.cc:474:replace_alu$15747.C[25] I0=$false I1=counter[24]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[25] I3=$auto$alumacc.cc:474:replace_alu$15747.C[25] O=$0\counter[27:0][25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[25] CO=$auto$alumacc.cc:474:replace_alu$15747.C[26] I0=$false I1=counter[25]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[26] I3=$auto$alumacc.cc:474:replace_alu$15747.C[26] O=$0\counter[27:0][26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[26] CO=$auto$alumacc.cc:474:replace_alu$15747.C[27] I0=$false I1=counter[26]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[27] I3=$auto$alumacc.cc:474:replace_alu$15747.C[27] O=$0\counter[27:0][27]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=counter[2] I3=$auto$alumacc.cc:474:replace_alu$15747.C[2] O=$0\counter[27:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[2] CO=$auto$alumacc.cc:474:replace_alu$15747.C[3] I0=$false I1=counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[3] I3=$auto$alumacc.cc:474:replace_alu$15747.C[3] O=$0\counter[27:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[3] CO=$auto$alumacc.cc:474:replace_alu$15747.C[4] I0=$false I1=counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[4] I3=$auto$alumacc.cc:474:replace_alu$15747.C[4] O=$0\counter[27:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[4] CO=$auto$alumacc.cc:474:replace_alu$15747.C[5] I0=$false I1=counter[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[5] I3=$auto$alumacc.cc:474:replace_alu$15747.C[5] O=$0\counter[27:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[5] CO=$auto$alumacc.cc:474:replace_alu$15747.C[6] I0=$false I1=counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[6] I3=$auto$alumacc.cc:474:replace_alu$15747.C[6] O=$0\counter[27:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[6] CO=$auto$alumacc.cc:474:replace_alu$15747.C[7] I0=$false I1=counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[7] I3=$auto$alumacc.cc:474:replace_alu$15747.C[7] O=$0\counter[27:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[7] CO=$auto$alumacc.cc:474:replace_alu$15747.C[8] I0=$false I1=counter[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[8] I3=$auto$alumacc.cc:474:replace_alu$15747.C[8] O=$0\counter[27:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[8] CO=$auto$alumacc.cc:474:replace_alu$15747.C[9] I0=$false I1=counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=counter[9] I3=$auto$alumacc.cc:474:replace_alu$15747.C[9] O=$0\counter[27:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15747.C[9] CO=$auto$alumacc.cc:474:replace_alu$15747.C[10] I0=$false I1=counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:790|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=tx_index[0] I3=$false O=$0\tx_index[10:0][0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=tx_index[10] I3=$auto$alumacc.cc:474:replace_alu$15750.C[10] O=$0\tx_index[10:0][10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=tx_index[0] CO=$auto$alumacc.cc:474:replace_alu$15750.C[2] I0=$false I1=tx_index[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_index[2] I3=$auto$alumacc.cc:474:replace_alu$15750.C[2] O=$0\tx_index[10:0][2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15750.C[2] CO=$auto$alumacc.cc:474:replace_alu$15750.C[3] I0=$false I1=tx_index[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_index[3] I3=$auto$alumacc.cc:474:replace_alu$15750.C[3] O=$0\tx_index[10:0][3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15750.C[3] CO=$auto$alumacc.cc:474:replace_alu$15750.C[4] I0=$false I1=tx_index[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_index[4] I3=$auto$alumacc.cc:474:replace_alu$15750.C[4] O=$0\tx_index[10:0][4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15750.C[4] CO=$auto$alumacc.cc:474:replace_alu$15750.C[5] I0=$false I1=tx_index[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_index[5] I3=$auto$alumacc.cc:474:replace_alu$15750.C[5] O=$0\tx_index[10:0][5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15750.C[5] CO=$auto$alumacc.cc:474:replace_alu$15750.C[6] I0=$false I1=tx_index[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_index[6] I3=$auto$alumacc.cc:474:replace_alu$15750.C[6] O=$0\tx_index[10:0][6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15750.C[6] CO=$auto$alumacc.cc:474:replace_alu$15750.C[7] I0=$false I1=tx_index[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_index[7] I3=$auto$alumacc.cc:474:replace_alu$15750.C[7] O=$0\tx_index[10:0][7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15750.C[7] CO=$auto$alumacc.cc:474:replace_alu$15750.C[8] I0=$false I1=tx_index[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_index[8] I3=$auto$alumacc.cc:474:replace_alu$15750.C[8] O=$0\tx_index[10:0][8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15750.C[8] CO=$auto$alumacc.cc:474:replace_alu$15750.C[9] I0=$false I1=tx_index[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=tx_index[9] I3=$auto$alumacc.cc:474:replace_alu$15750.C[9] O=$0\tx_index[10:0][9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15750.C[9] CO=$auto$alumacc.cc:474:replace_alu$15750.C[10] I0=$false I1=tx_index[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:802|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=transmitter.state[0] I3=$false O=$abc$17393$techmap\transmitter.$add$sobel_uart.v:923$15641_Y[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:923|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=transmitter.state[0] CO=$auto$alumacc.cc:474:replace_alu$15753.C[2] I0=$false I1=transmitter.state[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:923|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.state[2] I3=$auto$alumacc.cc:474:replace_alu$15753.C[2] O=$abc$17393$techmap\transmitter.$add$sobel_uart.v:923$15641_Y[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:923|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15753.C[2] CO=$auto$alumacc.cc:474:replace_alu$15753.C[3] I0=$false I1=transmitter.state[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:923|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=transmitter.state[3] I3=$auto$alumacc.cc:474:replace_alu$15753.C[3] O=$abc$17393$techmap\transmitter.$add$sobel_uart.v:923$15641_Y[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:923|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[0] I2=$false I3=$true O=$abc$17393$auto$wreduce.cc:426:run$15735[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=transmitter.baud_counter[0] CO=$auto$alumacc.cc:474:replace_alu$15756.C[2] I0=transmitter.baud_counter[1] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$15756.C[2] O=$abc$17393$auto$wreduce.cc:426:run$15735[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15756.C[2] CO=$auto$alumacc.cc:474:replace_alu$15756.C[3] I0=transmitter.baud_counter[2] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$15756.C[3] O=$abc$17393$auto$wreduce.cc:426:run$15735[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15756.C[3] CO=$auto$alumacc.cc:474:replace_alu$15756.C[4] I0=transmitter.baud_counter[3] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$15756.C[4] O=$abc$17393$auto$wreduce.cc:426:run$15735[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15756.C[4] CO=$auto$alumacc.cc:474:replace_alu$15756.C[5] I0=transmitter.baud_counter[4] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$15756.C[5] O=$abc$17393$auto$wreduce.cc:426:run$15735[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15756.C[5] CO=$auto$alumacc.cc:474:replace_alu$15756.C[6] I0=transmitter.baud_counter[5] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$15756.C[6] O=$abc$17393$auto$wreduce.cc:426:run$15735[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15756.C[6] CO=$auto$alumacc.cc:474:replace_alu$15756.C[7] I0=transmitter.baud_counter[6] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$15756.C[7] O=$abc$17393$auto$wreduce.cc:426:run$15735[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15756.C[7] CO=$auto$alumacc.cc:474:replace_alu$15756.C[8] I0=transmitter.baud_counter[7] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$15756.C[8] O=$abc$17393$auto$wreduce.cc:426:run$15735[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$15756.C[8] CO=$auto$alumacc.cc:474:replace_alu$15756.C[9] I0=transmitter.baud_counter[8] I1=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=transmitter.baud_counter[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$15756.C[9] O=$abc$17393$auto$wreduce.cc:426:run$15735[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1027|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFFE C=i_clk D=$0\tx_stb[0:0] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16612 Q=tx_stb
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:807|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\tx_index[10:0][0] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 Q=tx_index[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:800|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\tx_index[10:0][1] E=$abc$17393$auto$dff2dffe.cc:175:make_patterns_logic$16642 Q=tx_index[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:800|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\tx_index[10:0][2] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 Q=tx_index[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:800|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\tx_index[10:0][3] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 Q=tx_index[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:800|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\tx_index[10:0][4] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 Q=tx_index[4]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:800|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\tx_index[10:0][5] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 Q=tx_index[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:800|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\tx_index[10:0][6] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 Q=tx_index[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:800|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\tx_index[10:0][7] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 Q=tx_index[7]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:800|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\tx_index[10:0][8] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 Q=tx_index[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:800|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\tx_index[10:0][9] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 Q=tx_index[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:800|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$0\tx_index[10:0][10] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16621 Q=tx_index[10]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:800|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=i_clk D=$0\counter[27:0][0] Q=counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=i_clk D=$0\counter[27:0][1] E=counter[0] Q=counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=i_clk D=$0\counter[27:0][2] Q=counter[2]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$0\counter[27:0][3] Q=counter[3]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17184 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17185
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17188 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17189
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17192 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17193
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17196 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17197
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17200 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17201
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17204 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17205
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17208 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17209
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17212 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17213
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17216 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17217
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17220 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17221
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17224 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17225
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17228 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17229
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17232 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17233
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17236 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17237
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17240 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17241
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17244 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17245
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17248 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17249
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17252 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17253
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17256 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17257
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17260 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17261
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17264 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17265
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17268 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17269
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17272 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17273
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17276 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17277
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:789|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[0] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[0] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$abc$17393$add$sobel_uart.v:72$681_Y[1] E=$abc$17393$auto$dff2dffe.cc:175:make_patterns_logic$16736 Q=ledctr[1] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[2] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[2] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[3] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[3] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[4] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[4] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[5] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[5] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[6] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[6] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[7] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[7] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[8] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[8] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[9] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[9] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[10] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[10] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[11] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[11] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[12] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[12] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[13] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[13] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[14] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[14] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[15] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[15] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[16] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[16] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[17] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[17] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[18] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[18] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[19] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[19] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[20] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[20] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[21] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[21] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[22] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[22] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[23] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[23] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=i_clk D=$add$sobel_uart.v:72$681_Y[24] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16706 Q=ledctr[24] R=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:68|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17288 E=transmitter.zero_baud_counter Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17289
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:905|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17292 E=$abc$17393$auto$dff2dffe.cc:175:make_patterns_logic$16973 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17293
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:905|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17296 E=transmitter.zero_baud_counter Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17297
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:905|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17300 E=transmitter.zero_baud_counter Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17301
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:905|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17304 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17305
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:905|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17308 E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16989 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17309
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:948|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17280 E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16989 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17281
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:948|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17284 E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16989 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17285
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:948|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17312 E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16989 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17313
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:948|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17316 E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16989 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17317
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:948|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17320 E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16989 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17321
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:948|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17324 E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16989 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17325
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:948|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17328 E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16989 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17329
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:948|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17332 E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$16989 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17333
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:961|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=i_clk D=$abc$17393$auto$ice40_ffinit.cc:140:execute$17336 Q=$abc$17393$auto$ice40_ffinit.cc:141:execute$17337
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1010|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$techmap\transmitter.$0\baud_counter[9:0][0] Q=transmitter.baud_counter[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1010|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=i_clk D=$abc$17393$techmap\transmitter.$0\baud_counter[9:0][1] E=$abc$17393$auto$dff2dffe.cc:158:make_patterns_logic$17070 Q=transmitter.baud_counter[1]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1010|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=i_clk D=$abc$17393$techmap\transmitter.$procmux$15675_Y[2] Q=transmitter.baud_counter[2] R=$abc$17393$auto$simplemap.cc:250:simplemap_eqne$17072[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1010|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$17393$techmap\transmitter.$procmux$15675_Y[3] Q=transmitter.baud_counter[3] R=$abc$17393$auto$simplemap.cc:250:simplemap_eqne$17072[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1010|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$17393$techmap\transmitter.$procmux$15675_Y[4] Q=transmitter.baud_counter[4] R=$abc$17393$auto$simplemap.cc:250:simplemap_eqne$17072[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1010|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$techmap\transmitter.$0\baud_counter[9:0][5] Q=transmitter.baud_counter[5]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1010|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$techmap\transmitter.$0\baud_counter[9:0][6] Q=transmitter.baud_counter[6]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1010|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=i_clk D=$abc$17393$techmap\transmitter.$procmux$15675_Y[7] Q=transmitter.baud_counter[7] R=$abc$17393$auto$simplemap.cc:250:simplemap_eqne$17072[0]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1010|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$techmap\transmitter.$0\baud_counter[9:0][8] Q=transmitter.baud_counter[8]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1010|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=i_clk D=$abc$17393$techmap\transmitter.$0\baud_counter[9:0][9] Q=transmitter.baud_counter[9]
.attr module_not_derived 00000000000000000000000000000001
.attr src "sobel_uart.v:814|sobel_uart.v:1010|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=tx_index[0] RADDR[1]=tx_index[1] RADDR[2]=tx_index[2] RADDR[3]=tx_index[3] RADDR[4]=tx_index[4] RADDR[5]=tx_index[5] RADDR[6]=tx_index[6] RADDR[7]=tx_index[7] RADDR[8]=tx_index[8] RADDR[9]=tx_index[9] RADDR[10]=$false RCLK=i_clk RCLKE=$true RDATA[0]=$techmap15769\message.0.0.0.A1DATA_16[0] RDATA[1]=tx_data[0] RDATA[2]=$techmap15769\message.0.0.0.A1DATA_16[2] RDATA[3]=$techmap15769\message.0.0.0.A1DATA_16[3] RDATA[4]=$techmap15769\message.0.0.0.A1DATA_16[4] RDATA[5]=tx_data[1] RDATA[6]=$techmap15769\message.0.0.0.A1DATA_16[6] RDATA[7]=$techmap15769\message.0.0.0.A1DATA_16[7] RDATA[8]=$techmap15769\message.0.0.0.A1DATA_16[8] RDATA[9]=tx_data[2] RDATA[10]=$techmap15769\message.0.0.0.A1DATA_16[10] RDATA[11]=$techmap15769\message.0.0.0.A1DATA_16[11] RDATA[12]=$techmap15769\message.0.0.0.A1DATA_16[12] RDATA[13]=tx_data[3] RDATA[14]=$techmap15769\message.0.0.0.A1DATA_16[14] RDATA[15]=$techmap15769\message.0.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$false WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$false WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$false WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$false WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x101x010x100x110x100x100x010x111x000x110x100x111x010x000x010x111x110x000x111x010x110x000x011x001x000x100x101x110x100x000x000x011x000x000x000x111x000x000x000x111x000x000x000x111x100x000x000x011x100x000x000x011x100x100x100x111x110x100x100x101x110x000x000x101
.param INIT_1 x001x001x001x111x000x000x000x111x000x000x100x011x000x000x100x111x100x100x100x111x100x000x000x111x100x100x100x111x000x000x100x111x100x100x100x011x000x100x010x101x000x110x111x010x001x100x101x010x001x100x110x110x001x010x100x011x011x100x011x110x111x000x010x110
.param INIT_2 x100x110x110x111x100x010x001x110x110x000x011x101x111x010x010x001x000x001x001x111x111x010x100x000x000x100x110x101x001x000x110x010x100x101x001x011x101x010x000x100x111x010x010x110x000x001x000x111x000x001x000x111x100x000x100x011x000x000x000x110x001x001x000x111
.param INIT_3 x000x101x110x111x001x001x110x001x001x000x100x110x001x001x101x010x001x001x000x110x001x000x000x110x000x000x000x111x101x000x000x110x100x001x001x111x101x000x000x110x000x000x110x001x001x000x100x010x010x110x010x101x010x010x010x111x010x110x010x111x000x110x100x101
.param INIT_4 x000x000x000x111x000x000x000x111x000x100x100x111x100x100x100x111x010x110x110x111x100x010x010x101x010x110x010x011x110x100x001x000x010x000x101x111x100x010x011x100x010x100x111x100x110x011x111x000x000x111x100x101x010x100x001x001x101x010x001x010x010x101x101x010
.param INIT_5 x100x011x101x000x110x010x000x101x010x101x111x001x010x100x101x110x010x101x101x111x001x100x011x111x010x000x000x111x011x001x000x100x001x000x000x110x000x001x100x011x000x000x001x110x001x000x000x110x001x000x001x110x000x000x000x111x000x000x000x111x000x000x000x111
.param INIT_6 x000x001x001x110x001x000x000x111x001x001x000x110x000x001x100x011x000x000x101x111x000x000x101x010x000x000x000x111x000x000x011x110x010x010x100x001x000x000x110x111x000x110x010x111x010x100x010x111x000x100x010x101x100x110x010x101x010x110x000x011x110x110x001x100
.param INIT_7 x001x010x000x100x010x001x011x111x011x000x010x100x010x010x010x101x010x000x010x101x000x010x000x101x001x001x011x101x001x000x001x111x000x001x000x111x001x001x000x111x001x001x000x111x001x000x001x111x001x001x000x111x001x000x001x111x001x001x000x111x000x000x001x110
.param INIT_8 x000x000x010x111x001x001x011x111x000x000x010x110x001x000x010x101x000x001x001x111x011x011x011x111x010x010x001x110x011x011x011x110x000x000x001x110x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x010x010x000x111
.param INIT_9 x000x000x000x111x000x000x000x111x000x000x000x111x010x010x010x111x010x010x010x101x010x000x000x101x010x000x000x111x000x000x000x111x010x000x010x111x000x010x010x101x010x010x000x101x000x000x000x111x001x001x011x100x001x001x010x111x000x001x010x101x001x001x010x100
.param INIT_A xx00xx10xx10xx11xx10xx00xx00xx01xx00xx01xx00xx11xx00xx00xx00xx11xx00xx01xx00xx11xx00xx00xx01xx10xx01xx00xx01xx11xx01xx00xx00xx11xx10xx01xx01xx01xx00xx10xx11xx10xx11xx11xx11xx10xx00xx10xx11xx10x010x001x001x101x000x000x000x111x000x001x001x110x000x001x001x110
.param INIT_B xx01xx11xx01xx10xx01xx01xx11xx10xx11xx00xx00xx10xx00xx00xx10xx11xx00xx00xx00xx11xx10xx10xx10xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx10xx10xx10xx01xx10xx00xx11xx10xx00xx00xx11xx11xx00xx00xx11xx10xx00xx10xx00xx11
.param INIT_C xx10xx10xx00xx01xx00xx00xx10xx11xx00xx10xx10xx01xx01xx00xx10xx10xx10xx01xx01xx01xx11xx10xx10xx10xx01xx10xx00xx10xx00xx11xx11xx11xx11xx01xx01xx00xx10xx01xx01xx01xx01xx10xx11xx11xx10xx00xx01xx01xx01xx00xx00xx11xx11xx00xx01xx00xx00xx10xx11xx11xx01xx00xx00xx01
.param INIT_D xx01xx00xx01xx11xx10xx01xx01xx00xx00xx11xx11xx10xx11xx00xx01xx01xx00xx01xx10xx00xx11xx10xx00xx01xx00xx10xx10xx01xx00xx10xx10xx00xx11xx01xx11xx11xx00xx00xx00xx10xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx10xx11
.param INIT_E xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx10xx00xx00xx01xx00xx10xx10xx01xx00xx00xx00xx01xx10xx00xx00xx01xx00xx00xx00xx01xx00xx10xx00xx01xx10xx00xx00xx01xx01xx10xx10xx00xx00xx01xx00xx11xx01xx00xx00xx11
.param INIT_F xx11xx10xx01xx00xx10xx00xx11xx10xx00xx10xx11xx00xx00xx00xx01xx11xx10xx01xx00xx00xx00xx10xx10xx00xx01xx01xx00xx00xx10xx11xx10xx10xx10xx00xx00xx01xx01xx00xx00xx11xx01xx01xx01xx00xx01xx01xx11xx11xx01xx10xx01xx00xx00xx11xx00xx11xx00xx10xx01xx10xx00xx00xx00xx11
.param READ_MODE 00000000000000000000000000000010
.param WRITE_MODE 00000000000000000000000000000010
.gate SB_RAM40_4K MASK[0]=$undef MASK[1]=$undef MASK[2]=$undef MASK[3]=$undef MASK[4]=$undef MASK[5]=$undef MASK[6]=$undef MASK[7]=$undef MASK[8]=$undef MASK[9]=$undef MASK[10]=$undef MASK[11]=$undef MASK[12]=$undef MASK[13]=$undef MASK[14]=$undef MASK[15]=$undef RADDR[0]=tx_index[0] RADDR[1]=tx_index[1] RADDR[2]=tx_index[2] RADDR[3]=tx_index[3] RADDR[4]=tx_index[4] RADDR[5]=tx_index[5] RADDR[6]=tx_index[6] RADDR[7]=tx_index[7] RADDR[8]=tx_index[8] RADDR[9]=tx_index[9] RADDR[10]=$false RCLK=i_clk RCLKE=$true RDATA[0]=$techmap15767\message.1.0.0.A1DATA_16[0] RDATA[1]=tx_data[4] RDATA[2]=$techmap15767\message.1.0.0.A1DATA_16[2] RDATA[3]=$techmap15767\message.1.0.0.A1DATA_16[3] RDATA[4]=$techmap15767\message.1.0.0.A1DATA_16[4] RDATA[5]=tx_data[5] RDATA[6]=$techmap15767\message.1.0.0.A1DATA_16[6] RDATA[7]=$techmap15767\message.1.0.0.A1DATA_16[7] RDATA[8]=$techmap15767\message.1.0.0.A1DATA_16[8] RDATA[9]=tx_data[6] RDATA[10]=$techmap15767\message.1.0.0.A1DATA_16[10] RDATA[11]=$techmap15767\message.1.0.0.A1DATA_16[11] RDATA[12]=$techmap15767\message.1.0.0.A1DATA_16[12] RDATA[13]=tx_data[7] RDATA[14]=$techmap15767\message.1.0.0.A1DATA_16[14] RDATA[15]=$techmap15767\message.1.0.0.A1DATA_16[15] RE=$true WADDR[0]=$false WADDR[1]=$false WADDR[2]=$false WADDR[3]=$false WADDR[4]=$false WADDR[5]=$false WADDR[6]=$false WADDR[7]=$false WADDR[8]=$false WADDR[9]=$false WADDR[10]=$false WCLK=$false WCLKE=$false WDATA[0]=$undef WDATA[1]=$false WDATA[2]=$undef WDATA[3]=$undef WDATA[4]=$undef WDATA[5]=$false WDATA[6]=$undef WDATA[7]=$undef WDATA[8]=$undef WDATA[9]=$false WDATA[10]=$undef WDATA[11]=$undef WDATA[12]=$undef WDATA[13]=$false WDATA[14]=$undef WDATA[15]=$undef WE=$true
.attr module_not_derived 00000000000000000000000000000001
.attr src "/usr/local/bin/../share/yosys/ice40/brams_map.v:277|/usr/local/bin/../share/yosys/ice40/brams_map.v:35"
.param INIT_0 x101x100x010x110x111x010x100x100x001x110x000x100x111x000x110x010x111x100x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x100x000x011x100x000x000
.param INIT_1 x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x100x100x011x000x000x000x111x000x000x000x011x000x000x000x111x000x000x000x111x010x100x110x111x000x000x110x011x100x100x100x101x000x010x110x101x100x000x000x111x100x000x110
.param INIT_2 x111x010x100x000x111x100x100x100x011x000x110x000x001x100x010x100x111x000x000x010x101x000x000x010x011x110x010x010x111x110x000x110x011x100x010x110x111x100x100x010x111x000x000x100x111x000x000x001x111x000x000x001x111x000x000x001x111x000x000x001x111x000x000x000
.param INIT_3 x111x000x000x001x110x000x000x001x110x001x001x001x111x001x001x000x111x000x000x001x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x110x111x100x000x000x111x100x100x100x011x000x000x100x001x100x000x100
.param INIT_4 x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x100x111x110x010x010x111x110x100x000x101x110x100x110x101x100x100x010x111x100x100x000x101x100x100x000x111x110x110x110x111x110x101x110x110x110x101x110x111x111x100x101x110x101x011x101x111x000x101x001
.param INIT_5 x111x100x111x000x110x101x100x000x110x100x000x100x110x001x101x100x110x000x001x101x111x001x001x011x110x001x000x000x111x000x001x000x111x001x000x000x110x001x000x000x111x000x000x000x111x001x000x001x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000
.param INIT_6 x110x000x001x001x111x000x001x001x111x001x001x000x111x000x001x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x010x010x111x000x000x000x101x000x000x110x101x010x100x100x111x100x010x000x101x100x000x100x111x110x000x100
.param INIT_7 x111x010x010x000x101x000x010x010x111x010x010x000x111x010x010x010x111x000x000x010x111x000x000x000x111x001x001x001x111x001x000x000x110x000x000x001x111x001x000x001x110x000x001x000x111x001x001x001x111x001x001x000x110x000x000x001x111x000x000x001x110x001x000x000
.param INIT_8 x111x001x001x001x111x001x000x000x111x001x001x000x111x001x001x001x111x001x001x001x111x001x000x001x111x000x001x001x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x101x000x000x000
.param INIT_9 x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x111x000x000x000x101x000x010x010x101x000x000x000x101x000x010x010x111x000x010x000x111x000x010x000x111x000x000x000x111x000x000x000x110x000x001x000x111x001x001x001x110x001x000x000x111x001x000x000
.param INIT_A xx11xx00xx00xx00xx11xx00xx00xx00xx11xx01xx01xx01xx11xx01xx01xx01xx10xx00xx01xx01xx11xx01xx00xx00xx11xx01xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx01xx11xx00xx01xx00xx11xx01xx01xx00x111x001x001x000x111x001x000x000x111x000x000x001x111x000x000x000
.param INIT_B xx01xx10xx10xx10xx01xx10xx10xx00xx01xx10xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx10xx10xx10xx11xx10xx10xx10xx01xx10xx00xx00xx11xx10xx00xx00xx11xx10xx00xx10
.param INIT_C xx11xx00xx00xx00xx11xx10xx00xx00xx11xx00xx10xx10xx01xx10xx10xx00xx01xx00xx10xx00xx01xx10xx00xx10xx11xx00xx10xx00xx11xx00xx00xx00xx11xx00xx01xx00xx11xx00xx00xx01xx10xx01xx00xx00xx10xx01xx00xx00xx10xx01xx01xx01xx11xx00xx01xx01xx11xx00xx00xx00xx11xx10xx00xx00
.param INIT_D xx11xx01xx01xx00xx10xx01xx01xx01xx10xx01xx01xx00xx11xx00xx00xx01xx11xx01xx01xx00xx11xx10xx10xx00xx11xx00xx10xx10xx11xx00xx10xx01xx01xx10xx00xx10xx11xx00xx00xx01xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00
.param INIT_E xx11xx00xx00xx00xx11xx00xx00xx10xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx00xx11xx00xx00xx10xx01xx00xx10xx00xx11xx10xx10xx10xx11xx00xx00xx00xx01xx10xx00xx10xx11xx00xx00xx00xx11xx10xx00xx10xx11xx00xx00xx01xx10xx00xx00xx00
.param INIT_F xx01xx00xx00xx00xx11xx00xx00xx10xx11xx10xx00xx10xx01xx10xx00xx10xx11xx00xx00xx00xx11xx10xx01xx10xx10xx01xx00xx10xx10xx00xx00xx01xx11xx00xx01xx01xx11xx11xx00xx01xx01xx00xx10xx10xx11xx11xx11xx10xx00xx10xx11xx11xx01xx00xx01xx11xx01xx10xx00xx00xx11xx00xx00xx00
.param READ_MODE 00000000000000000000000000000010
.param WRITE_MODE 00000000000000000000000000000010
.names $true o_cts
1 1
.names i_clk transmitter.i_clk
1 1
.names tx_data[0] transmitter.i_data[0]
1 1
.names tx_data[1] transmitter.i_data[1]
1 1
.names tx_data[2] transmitter.i_data[2]
1 1
.names tx_data[3] transmitter.i_data[3]
1 1
.names tx_data[4] transmitter.i_data[4]
1 1
.names tx_data[5] transmitter.i_data[5]
1 1
.names tx_data[6] transmitter.i_data[6]
1 1
.names tx_data[7] transmitter.i_data[7]
1 1
.names tx_stb transmitter.i_wr
1 1
.names o_uart_tx transmitter.o_uart_tx
1 1
.end
