// Seed: 1480521080
module module_0 (
    output tri  id_0,
    output wor  id_1,
    output tri1 id_2
);
  assign id_0 = 1'h0;
  wire id_4;
  wire id_5;
  wire [-1 : -1  ==  -1] id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri1 id_6,
    input wor id_7,
    input wor id_8,
    output tri id_9,
    input tri id_10,
    output supply1 id_11
);
  assign id_9 = 1 - 1;
  xor primCall (id_9, id_2, id_5, id_6, id_10, id_0, id_7, id_1);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_9
  );
  assign modCall_1.id_1 = 0;
endmodule
