{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730999993304 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730999993304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 20:19:53 2024 " "Processing started: Thu Nov 07 20:19:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730999993304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730999993304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Fourth -c Fourth " "Command: quartus_map --read_settings_files=on --write_settings_files=off Fourth -c Fourth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730999993304 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730999993837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_vhdl.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_vhdl.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_vhdl " "Found entity 1: alu_vhdl" {  } { { "alu_vhdl.bdf" "" { Schematic "D:/AlteraProjects/from_lipova/Projects_MYY_with_BO/Fourth/alu_vhdl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730999993906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730999993906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mealy_state_machine.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mealy_state_machine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mealy_state_machine-rtl " "Found design unit 1: mealy_state_machine-rtl" {  } { { "mealy_state_machine.vhd" "" { Text "D:/AlteraProjects/from_lipova/Projects_MYY_with_BO/Fourth/mealy_state_machine.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730999994391 ""} { "Info" "ISGN_ENTITY_NAME" "1 mealy_state_machine " "Found entity 1: mealy_state_machine" {  } { { "mealy_state_machine.vhd" "" { Text "D:/AlteraProjects/from_lipova/Projects_MYY_with_BO/Fourth/mealy_state_machine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730999994391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730999994391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BO-Behavioral " "Found design unit 1: BO-Behavioral" {  } { { "BO.vhd" "" { Text "D:/AlteraProjects/from_lipova/Projects_MYY_with_BO/Fourth/BO.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730999994391 ""} { "Info" "ISGN_ENTITY_NAME" "1 BO " "Found entity 1: BO" {  } { { "BO.vhd" "" { Text "D:/AlteraProjects/from_lipova/Projects_MYY_with_BO/Fourth/BO.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730999994391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730999994391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_vhdl " "Elaborating entity \"alu_vhdl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730999994486 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "mealy_state_machine inst " "Block or symbol \"mealy_state_machine\" of instance \"inst\" overlaps another block or symbol" {  } { { "alu_vhdl.bdf" "" { Schematic "D:/AlteraProjects/from_lipova/Projects_MYY_with_BO/Fourth/alu_vhdl.bdf" { { 88 184 384 232 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1730999994501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mealy_state_machine mealy_state_machine:inst " "Elaborating entity \"mealy_state_machine\" for hierarchy \"mealy_state_machine:inst\"" {  } { { "alu_vhdl.bdf" "inst" { Schematic "D:/AlteraProjects/from_lipova/Projects_MYY_with_BO/Fourth/alu_vhdl.bdf" { { 88 184 384 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730999994517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BO BO:inst2 " "Elaborating entity \"BO\" for hierarchy \"BO:inst2\"" {  } { { "alu_vhdl.bdf" "inst2" { Schematic "D:/AlteraProjects/from_lipova/Projects_MYY_with_BO/Fourth/alu_vhdl.bdf" { { 56 768 944 168 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730999994539 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mealy_state_machine.vhd" "" { Text "D:/AlteraProjects/from_lipova/Projects_MYY_with_BO/Fourth/mealy_state_machine.vhd" 80 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1730999995087 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1730999995087 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "priznak\[1\] GND " "Pin \"priznak\[1\]\" is stuck at GND" {  } { { "alu_vhdl.bdf" "" { Schematic "D:/AlteraProjects/from_lipova/Projects_MYY_with_BO/Fourth/alu_vhdl.bdf" { { 96 1000 1176 112 "priznak\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730999995103 "|alu_vhdl|priznak[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "priznak\[0\] GND " "Pin \"priznak\[0\]\" is stuck at GND" {  } { { "alu_vhdl.bdf" "" { Schematic "D:/AlteraProjects/from_lipova/Projects_MYY_with_BO/Fourth/alu_vhdl.bdf" { { 96 1000 1176 112 "priznak\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730999995103 "|alu_vhdl|priznak[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y\[10\] GND " "Pin \"y\[10\]\" is stuck at GND" {  } { { "alu_vhdl.bdf" "" { Schematic "D:/AlteraProjects/from_lipova/Projects_MYY_with_BO/Fourth/alu_vhdl.bdf" { { 208 760 936 224 "y\[10..1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730999995103 "|alu_vhdl|y[10]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730999995103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1730999995272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730999995520 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730999995520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "94 " "Implemented 94 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730999995557 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730999995557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Implemented 54 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730999995557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730999995557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730999995589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 20:19:55 2024 " "Processing ended: Thu Nov 07 20:19:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730999995589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730999995589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730999995589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730999995589 ""}
