#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55f5f8b274b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f5f8b27640 .scope module, "top_tb" "top_tb" 3 1;
 .timescale 0 0;
v0x55f5f8b468f0_0 .var "clk", 0 0;
v0x55f5f8b469b0_0 .var "data_in", 0 0;
v0x55f5f8b46a70_0 .var "rst_n", 0 0;
v0x55f5f8b46b60_0 .net "sequence_detected", 0 0, L_0x55f5f8b46d70;  1 drivers
E_0x55f5f8b19730 .event posedge, v0x55f5f8b18010_0;
S_0x55f5f8b2b360 .scope module, "u_top" "top" 3 10, 4 7 0, S_0x55f5f8b27640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 1 "sequence_detected";
P_0x55f5f8b171b0 .param/l "ST_1" 1 4 23, C4<0001>;
P_0x55f5f8b171f0 .param/l "ST_10" 1 4 24, C4<0010>;
P_0x55f5f8b17230 .param/l "ST_101" 1 4 25, C4<0100>;
P_0x55f5f8b17270 .param/l "ST_IDLE" 1 4 22, C4<0000>;
v0x55f5f8b19000_0 .net *"_ivl_0", 3 0, L_0x55f5f8b46c00;  1 drivers
L_0x7f8e3e0d0018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f5f8b19350_0 .net *"_ivl_3", 0 0, L_0x7f8e3e0d0018;  1 drivers
L_0x7f8e3e0d0060 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x55f5f8b46310_0 .net/2u *"_ivl_4", 3 0, L_0x7f8e3e0d0060;  1 drivers
v0x55f5f8b463d0_0 .net "clk", 0 0, v0x55f5f8b468f0_0;  1 drivers
v0x55f5f8b46470_0 .net "data_in", 0 0, v0x55f5f8b469b0_0;  1 drivers
v0x55f5f8b46560_0 .var "next_state", 2 0;
v0x55f5f8b46620_0 .net "rst_n", 0 0, v0x55f5f8b46a70_0;  1 drivers
v0x55f5f8b466f0_0 .net "sequence_detected", 0 0, L_0x55f5f8b46d70;  alias, 1 drivers
v0x55f5f8b46790_0 .net "state", 2 0, v0x55f5f8b18670_0;  1 drivers
E_0x55f5f8b1b220 .event edge, v0x55f5f8b18670_0, v0x55f5f8b46470_0;
L_0x55f5f8b46c00 .concat [ 3 1 0 0], v0x55f5f8b18670_0, L_0x7f8e3e0d0018;
L_0x55f5f8b46d70 .cmp/eq 4, L_0x55f5f8b46c00, L_0x7f8e3e0d0060;
S_0x55f5f8aeccf0 .scope module, "u_state_ff" "component_flop" 4 51, 5 7 0, S_0x55f5f8b2b360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 3 "d_in";
    .port_info 4 /OUTPUT 3 "d_out";
P_0x55f5f8aeced0 .param/l "WIDTH" 0 5 8, +C4<00000000000000000000000000000011>;
v0x55f5f8b18010_0 .net "clk", 0 0, v0x55f5f8b468f0_0;  alias, 1 drivers
v0x55f5f8b18360_0 .net "d_in", 2 0, v0x55f5f8b46560_0;  1 drivers
v0x55f5f8b18670_0 .var "d_out", 2 0;
v0x55f5f8b189c0_0 .net "rst_n", 0 0, v0x55f5f8b46a70_0;  alias, 1 drivers
L_0x7f8e3e0d00a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f5f8b18cf0_0 .net "valid_in", 0 0, L_0x7f8e3e0d00a8;  1 drivers
E_0x55f5f8b1b2f0/0 .event negedge, v0x55f5f8b189c0_0;
E_0x55f5f8b1b2f0/1 .event posedge, v0x55f5f8b18010_0;
E_0x55f5f8b1b2f0 .event/or E_0x55f5f8b1b2f0/0, E_0x55f5f8b1b2f0/1;
    .scope S_0x55f5f8aeccf0;
T_0 ;
    %wait E_0x55f5f8b1b2f0;
    %load/vec4 v0x55f5f8b189c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55f5f8b18670_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f5f8b18cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55f5f8b18360_0;
    %assign/vec4 v0x55f5f8b18670_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f5f8b2b360;
T_1 ;
    %wait E_0x55f5f8b1b220;
    %load/vec4 v0x55f5f8b46790_0;
    %store/vec4 v0x55f5f8b46560_0, 0, 3;
    %load/vec4 v0x55f5f8b46790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %load/vec4 v0x55f5f8b46790_0;
    %store/vec4 v0x55f5f8b46560_0, 0, 3;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x55f5f8b46470_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %pad/u 3;
    %store/vec4 v0x55f5f8b46560_0, 0, 3;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x55f5f8b46470_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %pad/u 3;
    %store/vec4 v0x55f5f8b46560_0, 0, 3;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55f5f8b46470_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 4, 0, 4;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 0, 0, 4;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %pad/u 3;
    %store/vec4 v0x55f5f8b46560_0, 0, 3;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0x55f5f8b46470_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 1, 0, 4;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %pad/u 3;
    %store/vec4 v0x55f5f8b46560_0, 0, 3;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55f5f8b27640;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f8b468f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f8b46a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f8b469b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f8b46a70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f8b46a70_0, 0, 1;
    %wait E_0x55f5f8b19730;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f8b469b0_0, 0, 1;
    %wait E_0x55f5f8b19730;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f8b469b0_0, 0, 1;
    %wait E_0x55f5f8b19730;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f8b469b0_0, 0, 1;
    %wait E_0x55f5f8b19730;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f8b469b0_0, 0, 1;
    %wait E_0x55f5f8b19730;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f8b469b0_0, 0, 1;
    %wait E_0x55f5f8b19730;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f8b469b0_0, 0, 1;
    %wait E_0x55f5f8b19730;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f8b469b0_0, 0, 1;
    %wait E_0x55f5f8b19730;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5f8b469b0_0, 0, 1;
    %wait E_0x55f5f8b19730;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5f8b469b0_0, 0, 1;
    %wait E_0x55f5f8b19730;
    %wait E_0x55f5f8b19730;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55f5f8b27640;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x55f5f8b468f0_0;
    %inv;
    %store/vec4 v0x55f5f8b468f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f5f8b27640;
T_4 ;
    %vpi_call/w 3 63 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call/w 3 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f5f8b27640 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55f5f8b27640;
T_5 ;
    %vpi_call/w 3 69 "$monitor", "Time = %t, data_in = %b, state = %b, sequence_detected=%b", $time, v0x55f5f8b469b0_0, v0x55f5f8b46790_0, v0x55f5f8b46b60_0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "../tb/top_tb.sv";
    "../rtl/top.sv";
    "../../components/component_flop.v";
