{"vcs1":{"timestamp_begin":1698966648.854997185, "rt":0.36, "ut":0.15, "st":0.14}}
{"vcselab":{"timestamp_begin":1698966649.271216853, "rt":0.40, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1698966649.704000001, "rt":0.27, "ut":0.08, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698966648.519993789}
{"VCS_COMP_START_TIME": 1698966648.519993789}
{"VCS_COMP_END_TIME": 1698966650.029781243}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338404}}
{"stitch_vcselab": {"peak_mem": 222596}}
