
---------- Begin Simulation Statistics ----------
final_tick                                  981819500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135465                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863600                       # Number of bytes of host memory used
host_op_rate                                   136402                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.38                       # Real time elapsed on the host
host_tick_rate                              132998460                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1006944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000982                       # Number of seconds simulated
sim_ticks                                   981819500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.640211                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  200505                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               201229                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               904                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            202445                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             171                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              170                       # Number of indirect misses.
system.cpu.branchPred.lookups                  208133                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2366                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           43                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    763701                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   764223                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               706                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     134686                       # Number of branches committed
system.cpu.commit.bw_lim_events                 48884                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          202480                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000027                       # Number of instructions committed
system.cpu.commit.committedOps                1006970                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1904193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.528817                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.578622                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1624725     85.32%     85.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        86160      4.52%     89.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        12733      0.67%     90.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49494      2.60%     93.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        58423      3.07%     96.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21597      1.13%     97.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1126      0.06%     97.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1051      0.06%     97.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        48884      2.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1904193                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2158                       # Number of function calls committed.
system.cpu.commit.int_insts                    879162                       # Number of committed integer instructions.
system.cpu.commit.loads                        161698                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           625681     62.14%     62.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             633      0.06%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             23      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          161698     16.06%     78.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         218868     21.74%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1006970                       # Class of committed instruction
system.cpu.commit.refs                         380566                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       339                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1006944                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.963638                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.963638                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1646466                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   201                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               185533                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1245349                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    80427                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    142758                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2230                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   729                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 58024                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      208133                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     65488                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1852629                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   425                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1302028                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    4856                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.105993                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              74770                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             202872                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.663069                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1929905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.679242                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.765991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1643959     85.18%     85.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3035      0.16%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    25826      1.34%     86.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1107      0.06%     86.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   190983      9.90%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5049      0.26%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6327      0.33%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3227      0.17%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    50392      2.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1929905                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           33735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  779                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   184849                       # Number of branches executed
system.cpu.iew.exec_nop                            47                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.617102                       # Inst execution rate
system.cpu.iew.exec_refs                       433036                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     268785                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   25051                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                163609                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 45                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               326                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               269794                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1215449                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                164251                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               850                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1211767                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 80918                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2230                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 80949                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         79349                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3761                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1911                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        50925                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          480                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            299                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1571731                       # num instructions consuming a value
system.cpu.iew.wb_count                       1162903                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.418760                       # average fanout of values written-back
system.cpu.iew.wb_producers                    658178                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.592218                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1209732                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1604613                       # number of integer regfile reads
system.cpu.int_regfile_writes                  758360                       # number of integer regfile writes
system.cpu.ipc                               0.509259                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.509259                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                778441     64.20%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  635      0.05%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  25      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               164390     13.56%     77.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              269033     22.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1212618                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       23047                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019006                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     493      2.14%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      2.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21784     94.52%     96.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   765      3.32%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1235040                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4377088                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1162435                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1422691                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1215357                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1212618                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  45                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          208453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               186                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       244578                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1929905                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.628330                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.392624                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1513241     78.41%     78.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              121976      6.32%     84.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               32701      1.69%     86.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              100983      5.23%     91.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              109650      5.68%     97.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               28118      1.46%     98.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               20255      1.05%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2277      0.12%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 704      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1929905                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.617536                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    618                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1285                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          468                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1173                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2490                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2607                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               163609                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              269794                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1879055                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                          1963640                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  106642                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1270067                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8648                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   101900                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    360                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2968253                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1219364                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1533340                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    177750                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1525572                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2230                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1537116                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   263258                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1615935                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4267                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                109                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    381495                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             49                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              861                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      3045051                       # The number of ROB reads
system.cpu.rob.rob_writes                     2444626                       # The number of ROB writes
system.cpu.timesIdled                             339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      523                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     126                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        65163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        164345                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        97974                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          249                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       197226                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            249                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                544                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        64860                       # Transaction distribution
system.membus.trans_dist::CleanEvict              276                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2717                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2717                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           544                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         95921                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       167579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 167579                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4359744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4359744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             99182                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   99182    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               99182                       # Request fanout histogram
system.membus.reqLayer0.occupancy           434263750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              44.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17354750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    981819500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               592                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       162526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          203                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             633                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2735                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2735                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           452                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          140                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        95925                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        95922                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1107                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       295368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                296475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6434432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6476352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           65388                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4151232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           164640                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001518                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038938                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 164390     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    250      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             164640                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          196479000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52273500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            678000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    981819500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   34                       # number of demand (read+write) hits
system.l2.demand_hits::total                       66                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  32                       # number of overall hits
system.l2.overall_hits::.cpu.data                  34                       # number of overall hits
system.l2.overall_hits::total                      66                       # number of overall hits
system.l2.demand_misses::.cpu.inst                420                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2841                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3261                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               420                       # number of overall misses
system.l2.overall_misses::.cpu.data              2841                       # number of overall misses
system.l2.overall_misses::total                  3261                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33485500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    225866500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        259352000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33485500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    225866500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       259352000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              452                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2875                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3327                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             452                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2875                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3327                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.929204                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.988174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980162                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.929204                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.988174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980162                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79727.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79502.463921                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79531.432076                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79727.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79502.463921                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79531.432076                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               64863                       # number of writebacks
system.l2.writebacks::total                     64863                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3261                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3261                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29285500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    197456500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    226742000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29285500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    197456500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    226742000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.929204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.988174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980162                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.929204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.988174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980162                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69727.380952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69502.463921                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69531.432076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69727.380952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69502.463921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69531.432076                       # average overall mshr miss latency
system.l2.replacements                          65388                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        97663                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            97663                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        97663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        97663                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              203                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          203                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2717                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    215268000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     215268000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.993419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.993419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79230.033125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79230.033125                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    188098000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    188098000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.993419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.993419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69230.033125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69230.033125                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 32                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33485500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33485500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            452                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.929204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.929204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79727.380952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79727.380952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29285500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29285500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.929204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.929204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69727.380952                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69727.380952                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                16                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10598500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10598500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           140                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.885714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.885714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85471.774194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85471.774194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9358500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9358500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.885714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.885714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75471.774194                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75471.774194                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data        95924                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           95924                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        95925                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         95925                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        95924                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        95924                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   1867667000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   1867667000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999990                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19470.278554                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19470.278554                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    981819500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 23145.721733                       # Cycle average of tags in use
system.l2.tags.total_refs                      101301                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     98157                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.032030                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   21937.605302                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       166.717299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1041.399132                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.669483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.031781                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.706351                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1        10740                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        20834                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1675957                       # Number of tag accesses
system.l2.tags.data_accesses                  1675957                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    981819500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          26880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         181824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             208704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4151040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4151040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        64860                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              64860                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          27377741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         185190862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             212568603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     27377741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         27377741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     4227905435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           4227905435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     4227905435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         27377741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        185190862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4440474038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     64860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000067575500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          582                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          583                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15868                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66691                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3261                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      64860                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3261                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    64860                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4091                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     30855750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16305000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                91999500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9462.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28212.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        27                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2872                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60646                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.07                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3261                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                64860                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     66                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4554                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    956.655248                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   887.827801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   217.349485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          109      2.39%      2.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           83      1.82%      4.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           50      1.10%      5.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           89      1.95%      7.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      0.72%      7.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           32      0.70%      8.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           39      0.86%      9.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           53      1.16%     10.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4066     89.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4554                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          583                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       5.593482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    135.056821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           582     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           583                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     111.164948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     97.898097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     53.518510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23            12      2.06%      2.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31            18      3.09%      5.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39             6      1.03%      6.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             1      0.17%      6.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            71     12.20%     18.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             1      0.17%     18.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             4      0.69%     19.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             2      0.34%     19.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87           106     18.21%     37.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             2      0.34%     38.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            3      0.52%     38.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111           10      1.72%     40.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-119          112     19.24%     59.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            2      0.34%     60.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135          164     28.18%     88.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::136-143            1      0.17%     88.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-167            1      0.17%     88.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175           10      1.72%     90.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-183            5      0.86%     91.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::184-191            8      1.37%     92.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199           14      2.41%     95.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-207            2      0.34%     95.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231            1      0.17%     95.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-247            3      0.52%     96.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::248-255            3      0.52%     96.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            3      0.52%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-279            6      1.03%     98.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::280-287            2      0.34%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-295            3      0.52%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            2      0.34%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            2      0.34%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::312-319            2      0.34%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           582                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 208704                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4147968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  208704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4151040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       212.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      4224.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    212.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   4227.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.67                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   33.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     981803500                       # Total gap between requests
system.mem_ctrls.avgGap                      14412.64                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       181824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4147968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 27377741.020625479519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 185190862.475230932236                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4224776550.068520545959                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        64860                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11995000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     80004500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18649716000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28559.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28160.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    287538.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             16257780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              8633625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12616380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          169733520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     77444640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        269672130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        149926560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          704284635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        717.325980                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    376583500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     32760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    572476000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             16264920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              8645010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10667160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          168559020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     77444640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        273645600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        146580480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          701806830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        714.802293                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    369808500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     32760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    579251000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    981819500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        64893                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            64893                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        64893                       # number of overall hits
system.cpu.icache.overall_hits::total           64893                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          595                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            595                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          595                       # number of overall misses
system.cpu.icache.overall_misses::total           595                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     43456997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43456997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     43456997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43456997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        65488                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        65488                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        65488                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        65488                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009086                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009086                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009086                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009086                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73036.969748                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73036.969748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73036.969748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73036.969748                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          723                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.615385                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          203                       # number of writebacks
system.cpu.icache.writebacks::total               203                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          143                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          143                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          452                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          452                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          452                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          452                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34517997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34517997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34517997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34517997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006902                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006902                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006902                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006902                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76367.250000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76367.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76367.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76367.250000                       # average overall mshr miss latency
system.cpu.icache.replacements                    203                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        64893                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           64893                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          595                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           595                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     43456997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43456997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        65488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        65488                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009086                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73036.969748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73036.969748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          143                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          452                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34517997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34517997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006902                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006902                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76367.250000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76367.250000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    981819500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           246.214620                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65345                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               452                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            144.568584                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   246.214620                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.961776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.961776                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            131428                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           131428                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    981819500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    981819500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    981819500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    981819500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    981819500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       259546                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           259546                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       259551                       # number of overall hits
system.cpu.dcache.overall_hits::total          259551                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       118282                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118282                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       118285                       # number of overall misses
system.cpu.dcache.overall_misses::total        118285                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4558986691                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4558986691                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4558986691                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4558986691                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       377828                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       377828                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       377836                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       377836                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.313058                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.313058                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.313059                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.313059                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38543.368315                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38543.368315                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38542.390760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38542.390760                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1475624                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             91846                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.066285                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        97665                       # number of writebacks
system.cpu.dcache.writebacks::total             97665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19485                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19485                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19485                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19485                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        98797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        98797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        98800                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        98800                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3302423053                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3302423053                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3302684553                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3302684553                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.261487                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.261487                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.261489                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.261489                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33426.349515                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33426.349515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33427.981306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33427.981306                       # average overall mshr miss latency
system.cpu.dcache.replacements                  97773                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       158627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          158627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           380                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26417500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26417500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002390                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69519.736842                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69519.736842                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          244                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          244                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          136                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          136                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10642500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10642500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 78253.676471                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78253.676471                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100919                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21981                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21981                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1364948124                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1364948124                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.178853                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.178853                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62096.725536                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62096.725536                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19241                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2740                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    220076486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    220076486                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022295                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80319.885401                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80319.885401                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       261500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       261500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        95921                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        95921                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   3167621067                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   3167621067                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        95921                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        95921                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33023.228146                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33023.228146                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        95921                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        95921                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   3071704067                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   3071704067                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32023.269847                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32023.269847                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    981819500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           986.749529                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              358391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             98797                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.627549                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   986.749529                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.963623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.963623                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            854557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           854557                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    981819500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    981819500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
