$date
	Sat Sep 22 15:40:41 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testFullAdder $end
$var reg 1 ! a $end
$upscope $end
$scope module testFullAdder $end
$var reg 1 " b $end
$upscope $end
$scope module testFullAdder $end
$var reg 1 # carryin $end
$upscope $end
$scope module testFullAdder $end
$var wire 1 $ carryout $end
$upscope $end
$scope module testFullAdder $end
$var wire 1 % sum $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
0#
0"
0!
$end
#100000
0$
0%
#1000000
1#
#1050000
1%
#2000000
0#
1"
#2050000
0%
#2100000
1%
#3000000
1#
#3050000
0%
#3100000
1$
#4000000
0#
0"
1!
#4050000
1%
#4100000
0$
#5000000
1#
#5050000
0%
#5100000
1$
#6000000
0#
1"
#6050000
1%
#6100000
0%
#7000000
1#
#7050000
1%
#8000000
