Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Nov 13 18:09:57 2025
| Host         : 25STC155L02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file morse_code_timing_summary_routed.rpt -pb morse_code_timing_summary_routed.pb -rpx morse_code_timing_summary_routed.rpx -warn_on_violation
| Design       : morse_code
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (4)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U1/refresh_counter_reg[16]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.110        0.000                      0                  257        0.166        0.000                      0                  257        4.020        0.000                       0                   150  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.110        0.000                      0                  257        0.166        0.000                      0                  257        4.020        0.000                       0                   150  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.186ns  (logic 0.833ns (26.149%)  route 2.353ns (73.851%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  btnL_prev_reg/Q
                         net (fo=4, routed)           0.886     6.452    db_inst/btnL_prev
    SLICE_X60Y29         LUT4 (Prop_lut4_I1_O)        0.296     6.748 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          0.477     7.225    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.118     7.343 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          0.989     8.332    db_inst_n_5
    SLICE_X59Y29         FDRE                                         r  morse3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  morse3_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X59Y29         FDRE (Setup_fdre_C_R)       -0.631    14.442    morse3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                          -8.332    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 morse3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit3_reg[0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 1.084ns (29.386%)  route 2.605ns (70.614%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  morse3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  morse3_reg[0]/Q
                         net (fo=5, routed)           0.813     6.414    morse3_reg_n_0_[0]
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.149     6.563 r  digit3_reg[0]_srl4_i_8/O
                         net (fo=1, routed)           0.658     7.221    digit3_reg[0]_srl4_i_8_n_0
    SLICE_X61Y29         LUT5 (Prop_lut5_I2_O)        0.355     7.576 r  digit3_reg[0]_srl4_i_5/O
                         net (fo=2, routed)           0.456     8.032    digit3_reg[0]_srl4_i_5_n_0
    SLICE_X62Y30         LUT6 (Prop_lut6_I3_O)        0.124     8.156 r  digit3_reg[0]_srl4_i_2/O
                         net (fo=1, routed)           0.678     8.834    decoder_output[0]
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[0]_srl4/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    15.023    digit3_reg[0]_srl4
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.833ns (28.704%)  route 2.069ns (71.296%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  btnL_prev_reg/Q
                         net (fo=4, routed)           0.886     6.452    db_inst/btnL_prev
    SLICE_X60Y29         LUT4 (Prop_lut4_I1_O)        0.296     6.748 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          0.477     7.225    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.118     7.343 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          0.706     8.048    db_inst_n_5
    SLICE_X60Y29         FDRE                                         r  morse4_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  morse4_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.726    14.347    morse4_reg[0]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.833ns (28.704%)  route 2.069ns (71.296%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  btnL_prev_reg/Q
                         net (fo=4, routed)           0.886     6.452    db_inst/btnL_prev
    SLICE_X60Y29         LUT4 (Prop_lut4_I1_O)        0.296     6.748 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          0.477     7.225    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.118     7.343 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          0.706     8.048    db_inst_n_5
    SLICE_X60Y29         FDRE                                         r  morse4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  morse4_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.726    14.347    morse4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.833ns (28.704%)  route 2.069ns (71.296%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  btnL_prev_reg/Q
                         net (fo=4, routed)           0.886     6.452    db_inst/btnL_prev
    SLICE_X60Y29         LUT4 (Prop_lut4_I1_O)        0.296     6.748 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          0.477     7.225    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.118     7.343 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          0.706     8.048    db_inst_n_5
    SLICE_X60Y29         FDRE                                         r  morse4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  morse4_reg[2]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.726    14.347    morse4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.299ns  (required time - arrival time)
  Source:                 btnL_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.833ns (28.704%)  route 2.069ns (71.296%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  btnL_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.419     5.565 r  btnL_prev_reg/Q
                         net (fo=4, routed)           0.886     6.452    db_inst/btnL_prev
    SLICE_X60Y29         LUT4 (Prop_lut4_I1_O)        0.296     6.748 f  db_inst/digit3_reg[0]_srl4_i_3/O
                         net (fo=11, routed)          0.477     7.225    db_inst/digit3_reg[0]_srl4_i_3_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.118     7.343 r  db_inst/FSM_sequential_morse_enable[2]_i_1/O
                         net (fo=17, routed)          0.706     8.048    db_inst_n_5
    SLICE_X60Y29         FDRE                                         r  morse4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  morse4_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y29         FDRE (Setup_fdre_C_R)       -0.726    14.347    morse4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.347    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.299    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 FSM_sequential_morse_enable_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit3_reg[2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.587ns  (logic 0.842ns (23.471%)  route 2.745ns (76.529%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.624     5.145    clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  FSM_sequential_morse_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  FSM_sequential_morse_enable_reg[2]/Q
                         net (fo=26, routed)          1.665     7.230    morse_enable__0[2]
    SLICE_X63Y29         LUT6 (Prop_lut6_I2_O)        0.299     7.529 r  digit3_reg[2]_srl4_i_2/O
                         net (fo=1, routed)           0.473     8.002    digit3_reg[2]_srl4_i_2_n_0
    SLICE_X63Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.126 r  digit3_reg[2]_srl4_i_1/O
                         net (fo=1, routed)           0.607     8.733    decoder_output[2]
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[2]_srl4/CLK
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y26         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    15.052    digit3_reg[2]_srl4
  -------------------------------------------------------------------
                         required time                         15.052    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 FSM_sequential_morse_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 1.257ns (34.557%)  route 2.380ns (65.442%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  FSM_sequential_morse_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.478     5.624 f  FSM_sequential_morse_enable_reg[1]/Q
                         net (fo=30, routed)          1.142     6.766    db_inst/morse_enable__0[1]
    SLICE_X61Y29         LUT2 (Prop_lut2_I1_O)        0.323     7.089 r  db_inst/morse5[4]_i_2/O
                         net (fo=2, routed)           0.572     7.661    db_inst/morse5[4]_i_2_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I1_O)        0.332     7.993 r  db_inst/morse1_i_2/O
                         net (fo=1, routed)           0.667     8.660    db_inst/morse1_i_2_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.124     8.784 r  db_inst/morse1_i_1/O
                         net (fo=1, routed)           0.000     8.784    db_inst_n_13
    SLICE_X62Y29         FDRE                                         r  morse1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  morse1_reg/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.031    15.105    morse1_reg
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 db_inst/sync_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/count_reg[1][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.642ns (20.017%)  route 2.565ns (79.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.553     5.074    db_inst/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  db_inst/sync_1_reg[1]/Q
                         net (fo=3, routed)           1.214     6.807    db_inst/sync_1_reg_n_0_[1]
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.931 r  db_inst/count[1][0]_i_1/O
                         net (fo=21, routed)          1.351     8.281    db_inst/clean10_out
    SLICE_X59Y22         FDRE                                         r  db_inst/count_reg[1][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    db_inst/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  db_inst/count_reg[1][0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.429    14.641    db_inst/count_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.359    

Slack (MET) :             6.359ns  (required time - arrival time)
  Source:                 db_inst/sync_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/count_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.642ns (20.017%)  route 2.565ns (79.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.553     5.074    db_inst/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  db_inst/sync_1_reg[1]/Q
                         net (fo=3, routed)           1.214     6.807    db_inst/sync_1_reg_n_0_[1]
    SLICE_X59Y28         LUT2 (Prop_lut2_I0_O)        0.124     6.931 r  db_inst/count[1][0]_i_1/O
                         net (fo=21, routed)          1.351     8.281    db_inst/clean10_out
    SLICE_X59Y22         FDRE                                         r  db_inst/count_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.504    14.845    db_inst/clk_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  db_inst/count_reg[1][1]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y22         FDRE (Setup_fdre_C_R)       -0.429    14.641    db_inst/count_reg[1][1]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                          -8.281    
  -------------------------------------------------------------------
                         slack                                  6.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 morse2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.959%)  route 0.114ns (38.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  morse2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  morse2_reg[0]/Q
                         net (fo=4, routed)           0.114     1.724    db_inst/morse2_reg[0]_1
    SLICE_X60Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.769 r  db_inst/morse3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.769    db_inst_n_9
    SLICE_X60Y30         FDRE                                         r  morse3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  morse3_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X60Y30         FDRE (Hold_fdre_C_D)         0.121     1.603    morse3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 db_inst/count_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/clean_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.586     1.469    db_inst/clk_IBUF_BUFG
    SLICE_X58Y30         FDRE                                         r  db_inst/count_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  db_inst/count_reg[0][20]/Q
                         net (fo=2, routed)           0.098     1.708    db_inst/count_reg[0]_0[20]
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.753 r  db_inst/clean[0]_i_1/O
                         net (fo=1, routed)           0.000     1.753    db_inst/clean[0]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.854     1.981    db_inst/clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  db_inst/clean_reg[0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.091     1.573    db_inst/clean_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 morse4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.164ns (54.035%)  route 0.140ns (45.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  morse4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  morse4_reg[2]/Q
                         net (fo=5, routed)           0.140     1.772    morse4_reg_n_0_[2]
    SLICE_X63Y30         FDRE                                         r  morse5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.856     1.983    clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  morse5_reg[3]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.070     1.575    morse5_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 morse3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.959%)  route 0.125ns (47.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X59Y29         FDRE                                         r  morse3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  morse3_reg[0]/Q
                         net (fo=5, routed)           0.125     1.734    morse3_reg_n_0_[0]
    SLICE_X60Y29         FDRE                                         r  morse4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  morse4_reg[1]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.052     1.534    morse4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 db_inst/clean_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnL_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.023%)  route 0.172ns (54.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.584     1.467    db_inst/clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  db_inst/clean_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  db_inst/clean_reg[1]/Q
                         net (fo=8, routed)           0.172     1.780    btnL_db
    SLICE_X62Y29         FDRE                                         r  btnL_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  btnL_prev_reg/C
                         clock pessimism             -0.478     1.504    
    SLICE_X62Y29         FDRE (Hold_fdre_C_D)         0.071     1.575    btnL_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 morse3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.956%)  route 0.141ns (50.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  morse3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  morse3_reg[2]/Q
                         net (fo=5, routed)           0.141     1.750    morse3_reg_n_0_[2]
    SLICE_X60Y29         FDRE                                         r  morse4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  morse4_reg[3]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.063     1.544    morse4_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 morse4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.643%)  route 0.105ns (33.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X60Y29         FDRE                                         r  morse4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  morse4_reg[1]/Q
                         net (fo=5, routed)           0.105     1.737    morse4_reg_n_0_[1]
    SLICE_X59Y30         LUT6 (Prop_lut6_I0_O)        0.045     1.782 r  led[7]_i_1/O
                         net (fo=1, routed)           0.000     1.782    led[7]_i_1_n_0
    SLICE_X59Y30         FDRE                                         r  led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  led_reg[7]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X59Y30         FDRE (Hold_fdre_C_D)         0.092     1.575    led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 db_inst/sync_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/clean_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.708%)  route 0.135ns (39.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.586     1.469    db_inst/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  db_inst/sync_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y29         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  db_inst/sync_1_reg[3]/Q
                         net (fo=3, routed)           0.135     1.768    db_inst/p_1_in5_in
    SLICE_X64Y30         LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  db_inst/clean[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    db_inst/clean[3]_i_1_n_0
    SLICE_X64Y30         FDRE                                         r  db_inst/clean_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.856     1.983    db_inst/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  db_inst/clean_reg[3]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.120     1.604    db_inst/clean_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 db_inst/sync_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/clean_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.172%)  route 0.092ns (28.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.582     1.465    db_inst/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  db_inst/sync_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  db_inst/sync_1_reg[2]/Q
                         net (fo=3, routed)           0.092     1.685    db_inst/p_1_in2_in
    SLICE_X62Y25         LUT6 (Prop_lut6_I2_O)        0.099     1.784 r  db_inst/clean[2]_i_1/O
                         net (fo=1, routed)           0.000     1.784    db_inst/clean[2]_i_1_n_0
    SLICE_X62Y25         FDRE                                         r  db_inst/clean_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.850     1.977    db_inst/clk_IBUF_BUFG
    SLICE_X62Y25         FDRE                                         r  db_inst/clean_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X62Y25         FDRE (Hold_fdre_C_D)         0.091     1.556    db_inst/clean_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 db_inst/count_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_inst/clean_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.307%)  route 0.150ns (44.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.584     1.467    db_inst/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  db_inst/count_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  db_inst/count_reg[1][20]/Q
                         net (fo=2, routed)           0.150     1.758    db_inst/count_reg[1]_1[20]
    SLICE_X59Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.803 r  db_inst/clean[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    db_inst/clean[1]_i_1_n_0
    SLICE_X59Y28         FDRE                                         r  db_inst/clean_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.852     1.979    db_inst/clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  db_inst/clean_reg[1]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.091     1.572    db_inst/clean_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y30   FSM_sequential_morse_enable_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X60Y30   FSM_sequential_morse_enable_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X61Y29   FSM_sequential_morse_enable_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y29   btnD_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y29   btnL_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y29   btnR_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X64Y29   btnU_prev_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y29   led_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X62Y30   led_reg[10]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[3]_srl4/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y30   FSM_sequential_morse_enable_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y30   FSM_sequential_morse_enable_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X64Y26   digit3_reg[3]_srl4/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y30   FSM_sequential_morse_enable_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X60Y30   FSM_sequential_morse_enable_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.457ns  (logic 4.538ns (53.655%)  route 3.919ns (46.345%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.046     1.564    digit_select[0]
    SLICE_X64Y26         SRL16E (Prop_srl16e_A0_Q)    0.124     1.688 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.975     2.663    digit3_reg[0]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.152     2.815 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.899     4.713    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     8.457 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.457    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.381ns  (logic 4.507ns (53.771%)  route 3.875ns (46.229%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.046     1.564    digit_select[0]
    SLICE_X64Y26         SRL16E (Prop_srl16e_A0_Q)    0.124     1.688 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.973     2.661    digit3_reg[0]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.152     2.813 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.856     4.669    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     8.381 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.381    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.330ns  (logic 4.503ns (54.062%)  route 3.827ns (45.938%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.046     1.564    digit_select[1]
    SLICE_X64Y26         SRL16E (Prop_srl16e_A1_Q)    0.124     1.688 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.679     2.366    digit3_reg[2]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.154     2.520 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.102     4.623    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707     8.330 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.330    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.266ns  (logic 4.297ns (51.987%)  route 3.969ns (48.013%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.046     1.564    digit_select[1]
    SLICE_X64Y26         SRL16E (Prop_srl16e_A1_Q)    0.124     1.688 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.681     2.368    digit3_reg[2]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.492 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.242     4.735    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.266 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.266    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.225ns  (logic 4.301ns (52.295%)  route 3.924ns (47.705%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.046     1.564    digit_select[0]
    SLICE_X64Y26         SRL16E (Prop_srl16e_A0_Q)    0.124     1.688 f  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.975     2.663    digit3_reg[0]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     2.787 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.903     4.690    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.225 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.225    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.156ns  (logic 4.295ns (52.665%)  route 3.860ns (47.335%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          1.046     1.564    digit_select[0]
    SLICE_X64Y26         SRL16E (Prop_srl16e_A0_Q)    0.124     1.688 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.973     2.661    digit3_reg[0]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     2.785 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.842     4.626    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.156 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.156    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.046ns  (logic 4.286ns (53.266%)  route 3.760ns (46.734%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           1.046     1.564    digit_select[1]
    SLICE_X64Y26         SRL16E (Prop_srl16e_A1_Q)    0.124     1.688 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.679     2.366    digit3_reg[2]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     2.490 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.036     4.526    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.046 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.046    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.950ns  (logic 4.397ns (63.265%)  route 2.553ns (36.735%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.689     1.207    digit_select[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.152     1.359 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.864     3.223    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.727     6.950 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.950    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.903ns  (logic 4.393ns (63.641%)  route 2.510ns (36.359%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.846     1.364    digit_select[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.148     1.512 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.176    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     6.903 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.903    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.739ns  (logic 4.378ns (64.973%)  route 2.360ns (35.027%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.697     1.215    digit_select[1]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.146     1.361 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.664     3.024    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.714     6.739 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.739    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.186     0.350    digit_select[0]
    SLICE_X64Y25         LUT1 (Prop_lut1_I0_O)        0.045     0.395 r  digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     0.395    digit_select[0]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.186     0.350    digit_select[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.045     0.395 r  digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    digit_select[1]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.983ns  (logic 1.409ns (71.086%)  route 0.573ns (28.914%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.245     0.409    digit_select[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     0.454 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     0.782    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     1.983 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.983    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.005ns  (logic 1.484ns (74.016%)  route 0.521ns (25.984%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.186     0.350    digit_select[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.043     0.393 r  an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.728    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.277     2.005 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.005    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.500ns (72.127%)  route 0.580ns (27.873%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.245     0.409    digit_select[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.046     0.455 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.335     0.790    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     2.080 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.080    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.484ns (71.150%)  route 0.602ns (28.850%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[0]/Q
                         net (fo=10, routed)          0.186     0.350    digit_select[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.043     0.393 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.415     0.809    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.277     2.086 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.086    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.484ns (61.118%)  route 0.944ns (38.882%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.295     0.459    digit_select[1]
    SLICE_X64Y26         SRL16E (Prop_srl16e_A1_Q)    0.045     0.504 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.241     0.744    digit3_reg[1]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.789 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.198    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.428 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.428    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.527ns (61.937%)  route 0.938ns (38.063%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.295     0.459    digit_select[1]
    SLICE_X64Y26         SRL16E (Prop_srl16e_A1_Q)    0.045     0.504 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.241     0.744    digit3_reg[1]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.044     0.788 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.403     1.191    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.465 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.465    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.490ns (60.388%)  route 0.977ns (39.612%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.295     0.459    digit_select[1]
    SLICE_X64Y26         SRL16E (Prop_srl16e_A1_Q)    0.045     0.504 r  digit3_reg[1]_srl4/Q
                         net (fo=7, routed)           0.241     0.744    digit3_reg[1]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.789 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     1.231    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.467 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.467    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.474ns  (logic 1.475ns (59.608%)  route 0.999ns (40.392%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  digit_select_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_select_reg[1]/Q
                         net (fo=9, routed)           0.295     0.459    digit_select[1]
    SLICE_X64Y26         SRL16E (Prop_srl16e_A1_Q)    0.045     0.504 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.198     0.701    digit3_reg[0]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.045     0.746 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.253    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.474 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.474    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.482ns  (logic 4.100ns (48.341%)  route 4.382ns (51.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.626     5.147    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.419     5.566 r  led_reg[6]/Q
                         net (fo=1, routed)           4.382     9.948    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.681    13.629 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.629    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.397ns  (logic 5.524ns (65.780%)  route 2.873ns (34.220%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.769 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.975     7.744    digit3_reg[0]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.152     7.896 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.899     9.795    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    13.538 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.538    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.321ns  (logic 5.493ns (66.008%)  route 2.829ns (33.992%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.769 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.973     7.742    digit3_reg[0]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.152     7.894 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.856     9.750    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    13.463 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.463    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[2]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 5.467ns (66.285%)  route 2.781ns (33.715%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[2]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     6.747 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.679     7.426    digit3_reg[2]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.154     7.580 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.102     9.682    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.707    13.390 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.390    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.205ns  (logic 3.957ns (48.224%)  route 4.248ns (51.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X59Y30         FDRE                                         r  led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  led_reg[7]/Q
                         net (fo=1, routed)           4.248     9.850    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    13.351 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.351    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[2]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.185ns  (logic 5.261ns (64.285%)  route 2.923ns (35.715%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[2]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     6.747 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.681     7.428    digit3_reg[2]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.552 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.242     9.794    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.326 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.326    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.165ns  (logic 3.961ns (48.512%)  route 4.204ns (51.488%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.625     5.146    clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  led_reg[0]/Q
                         net (fo=1, routed)           4.204     9.806    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    13.311 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.311    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.165ns  (logic 5.287ns (64.755%)  route 2.878ns (35.245%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.769 f  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.975     7.744    digit3_reg[0]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.868 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.903     9.771    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.306 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.306    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[0]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.096ns  (logic 5.281ns (65.235%)  route 2.814ns (34.765%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[0]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.769 r  digit3_reg[0]_srl4/Q
                         net (fo=7, routed)           0.973     7.742    digit3_reg[0]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     7.866 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.842     9.708    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.237 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.237    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[2]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.965ns  (logic 5.250ns (65.916%)  route 2.715ns (34.084%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[2]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     6.747 r  digit3_reg[2]_srl4/Q
                         net (fo=7, routed)           0.679     7.426    digit3_reg[2]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.550 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.036     9.586    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.106 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.106    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.350ns (75.271%)  route 0.444ns (24.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  led_reg[9]/Q
                         net (fo=1, routed)           0.444     2.056    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.265 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.265    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.367ns (75.354%)  route 0.447ns (24.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.587     1.470    clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  led_reg[10]/Q
                         net (fo=1, routed)           0.447     2.058    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.285 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.285    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.383ns (62.620%)  route 0.826ns (37.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  led_reg[12]/Q
                         net (fo=1, routed)           0.826     2.464    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.683 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.683    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.264ns  (logic 1.372ns (60.632%)  route 0.891ns (39.368%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.591     1.474    clk_IBUF_BUFG
    SLICE_X64Y34         FDRE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  led_reg[13]/Q
                         net (fo=1, routed)           0.891     2.529    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.738 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.738    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[3]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.390ns  (logic 1.759ns (73.602%)  route 0.631ns (26.398%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[3]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.950 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.222     2.172    digit3_reg[3]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.045     2.217 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.626    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.856 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.856    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[3]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.804ns (74.265%)  route 0.625ns (25.735%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[3]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.950 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.222     2.172    digit3_reg[3]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.046     2.218 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.403     2.621    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.895 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.895    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[3]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.765ns (72.659%)  route 0.664ns (27.341%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[3]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.950 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.222     2.172    digit3_reg[3]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.045     2.217 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.659    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.895 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.895    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[3]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.750ns (71.748%)  route 0.689ns (28.252%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[3]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.950 f  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.182     2.132    digit3_reg[3]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.045     2.177 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.507     2.684    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.905 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.905    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.351ns (54.881%)  route 1.111ns (45.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  led_reg[3]/Q
                         net (fo=1, routed)           1.111     2.718    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.928 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.928    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit3_reg[3]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.797ns (71.750%)  route 0.707ns (28.250%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X64Y26         SRL16E                                       r  digit3_reg[3]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     1.950 r  digit3_reg[3]_srl4/Q
                         net (fo=7, routed)           0.182     2.132    digit3_reg[3]_srl4_n_0
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.042     2.174 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.525     2.699    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.271     3.970 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.970    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_inst/sync_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.575ns  (logic 1.454ns (31.777%)  route 3.121ns (68.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           3.121     4.575    db_inst/sync_0_reg[3]_0[3]
    SLICE_X64Y29         FDRE                                         r  db_inst/sync_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.508     4.849    db_inst/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  db_inst/sync_0_reg[3]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_inst/sync_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.338ns  (logic 1.452ns (33.480%)  route 2.886ns (66.520%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.886     4.338    db_inst/sync_0_reg[3]_0[2]
    SLICE_X62Y21         FDRE                                         r  db_inst/sync_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.507     4.848    db_inst/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  db_inst/sync_0_reg[2]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_inst/sync_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.267ns  (logic 1.451ns (34.006%)  route 2.816ns (65.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.816     4.267    db_inst/sync_0_reg[3]_0[0]
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.437     4.778    db_inst/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_inst/sync_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.249ns  (logic 1.451ns (34.152%)  route 2.798ns (65.848%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.798     4.249    db_inst/sync_0_reg[3]_0[1]
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         1.437     4.778    db_inst/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_inst/sync_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.219ns (14.527%)  route 1.290ns (85.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.290     1.509    db_inst/sync_0_reg[3]_0[0]
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.822     1.949    db_inst/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_inst/sync_0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.526ns  (logic 0.219ns (14.371%)  route 1.307ns (85.629%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.949ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.307     1.526    db_inst/sync_0_reg[3]_0[1]
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.822     1.949    db_inst/clk_IBUF_BUFG
    SLICE_X54Y26         FDRE                                         r  db_inst/sync_0_reg[1]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_inst/sync_0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.221ns (13.929%)  route 1.363ns (86.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.363     1.583    db_inst/sync_0_reg[3]_0[2]
    SLICE_X62Y21         FDRE                                         r  db_inst/sync_0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.854     1.981    db_inst/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  db_inst/sync_0_reg[2]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_inst/sync_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.222ns (13.066%)  route 1.476ns (86.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.476     1.698    db_inst/sync_0_reg[3]_0[3]
    SLICE_X64Y29         FDRE                                         r  db_inst/sync_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=149, routed)         0.855     1.982    db_inst/clk_IBUF_BUFG
    SLICE_X64Y29         FDRE                                         r  db_inst/sync_0_reg[3]/C





