// Seed: 1405543934
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    input wor id_2,
    output supply1 id_3,
    output supply1 id_4
);
  real id_6;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    output wor id_6,
    input supply0 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input logic id_10,
    input tri0 id_11
);
  always @(negedge 1) id_1 <= id_10;
  module_0(
      id_5, id_5, id_8, id_5, id_6
  );
endmodule
