// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ex_sim_v_tpg_1_0_tpgPatternDPColorSqu (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        y,
        x,
        color,
        dpDynamicRange,
        dpYUVCoef,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] y;
input  [15:0] x;
input  [7:0] color;
input  [7:0] dpDynamicRange;
input  [7:0] dpYUVCoef;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] vBarSel_1;
reg   [5:0] yCount_V_4;
reg   [2:0] hBarSel_5_0;
wire   [3:0] DPtpgBarArray_address0;
reg    DPtpgBarArray_ce0;
wire   [2:0] DPtpgBarArray_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_5_address0;
reg    DPtpgBarSelRgb_VESA_5_ce0;
wire   [0:0] DPtpgBarSelRgb_VESA_5_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_4_address0;
reg    DPtpgBarSelRgb_VESA_4_ce0;
wire   [0:0] DPtpgBarSelRgb_VESA_4_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_1_address0;
reg    DPtpgBarSelRgb_VESA_1_ce0;
wire   [0:0] DPtpgBarSelRgb_VESA_1_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_r_address0;
reg    DPtpgBarSelRgb_CEA_r_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_r_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_g_address0;
reg    DPtpgBarSelRgb_CEA_g_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_g_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_b_address0;
reg    DPtpgBarSelRgb_CEA_b_ce0;
wire   [5:0] DPtpgBarSelRgb_CEA_b_q0;
wire   [2:0] DPtpgBarSelYuv_601_y_address0;
reg    DPtpgBarSelYuv_601_y_ce0;
wire   [7:0] DPtpgBarSelYuv_601_y_q0;
wire   [2:0] DPtpgBarSelYuv_709_y_address0;
reg    DPtpgBarSelYuv_709_y_ce0;
wire   [7:0] DPtpgBarSelYuv_709_y_q0;
wire   [2:0] DPtpgBarSelYuv_601_u_address0;
reg    DPtpgBarSelYuv_601_u_ce0;
wire   [7:0] DPtpgBarSelYuv_601_u_q0;
wire   [2:0] DPtpgBarSelYuv_601_v_address0;
reg    DPtpgBarSelYuv_601_v_ce0;
wire   [7:0] DPtpgBarSelYuv_601_v_q0;
wire   [2:0] DPtpgBarSelYuv_709_u_address0;
reg    DPtpgBarSelYuv_709_u_ce0;
wire   [7:0] DPtpgBarSelYuv_709_u_q0;
wire   [2:0] DPtpgBarSelYuv_709_v_address0;
reg    DPtpgBarSelYuv_709_v_ce0;
wire   [7:0] DPtpgBarSelYuv_709_v_q0;
reg   [9:0] xCount_V_2_0;
wire   [0:0] tmp_s_fu_312_p2;
reg   [0:0] tmp_s_reg_671;
wire   [0:0] tmp_56_fu_318_p2;
reg   [0:0] tmp_56_reg_675;
wire   [0:0] tmp_60_fu_324_p2;
reg   [0:0] tmp_60_reg_680;
reg   [2:0] hBarSel_5_0_load_reg_684;
wire   [0:0] tmp_73_fu_360_p2;
reg   [0:0] tmp_73_reg_689;
wire   [2:0] tmp_76_fu_378_p2;
reg   [2:0] tmp_76_reg_693;
wire   [0:0] brmerge_fu_420_p2;
reg   [0:0] brmerge_reg_698;
reg   [0:0] ap_reg_pp0_iter1_brmerge_reg_698;
reg   [0:0] ap_reg_pp0_iter2_brmerge_reg_698;
reg   [0:0] ap_reg_pp0_iter3_brmerge_reg_698;
reg   [0:0] ap_reg_pp0_iter4_brmerge_reg_698;
reg   [0:0] ap_reg_pp0_iter5_brmerge_reg_698;
reg   [0:0] ap_reg_pp0_iter6_brmerge_reg_698;
wire   [0:0] tmp_32_fu_432_p2;
wire   [0:0] sel_tmp3_fu_444_p2;
wire   [0:0] sel_tmp6_fu_456_p2;
wire   [0:0] tmp_59_fu_481_p2;
wire   [0:0] or_cond_31_fu_476_p2;
reg   [2:0] DPtpgBarArray_load_reg_744;
reg   [0:0] DPtpgBarSelRgb_VESA_6_reg_809;
reg   [0:0] DPtpgBarSelRgb_VESA_9_reg_814;
reg   [0:0] DPtpgBarSelRgb_VESA_12_reg_819;
reg   [5:0] DPtpgBarSelRgb_CEA_r_1_reg_824;
reg   [5:0] DPtpgBarSelRgb_CEA_g_1_reg_829;
reg   [5:0] DPtpgBarSelRgb_CEA_b_1_reg_834;
reg   [7:0] DPtpgBarSelYuv_601_y_1_reg_839;
reg   [7:0] DPtpgBarSelYuv_709_y_1_reg_844;
reg   [7:0] DPtpgBarSelYuv_601_u_1_reg_849;
reg   [7:0] ap_reg_pp0_iter6_DPtpgBarSelYuv_601_u_1_reg_849;
reg   [7:0] DPtpgBarSelYuv_601_v_1_reg_854;
reg   [7:0] ap_reg_pp0_iter6_DPtpgBarSelYuv_601_v_1_reg_854;
reg   [7:0] DPtpgBarSelYuv_709_u_1_reg_860;
reg   [7:0] DPtpgBarSelYuv_709_v_1_reg_865;
wire   [7:0] sel_tmp4_fu_593_p3;
reg   [7:0] sel_tmp4_reg_871;
wire   [7:0] Scalar_val_0_V_writ_fu_616_p3;
reg   [7:0] Scalar_val_0_V_writ_reg_876;
wire   [7:0] Scalar_val_2_V_writ_fu_636_p3;
reg   [7:0] Scalar_val_2_V_writ_reg_881;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] ap_phi_reg_pp0_iter0_vBarSel_3_loc_2_reg_272;
reg   [0:0] ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_272;
reg   [0:0] ap_phi_reg_pp0_iter2_vBarSel_3_loc_2_reg_272;
wire   [2:0] ap_phi_reg_pp0_iter0_hBarSel_5_0_loc_reg_287;
reg   [2:0] ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_reg_287;
reg   [2:0] ap_phi_reg_pp0_iter2_hBarSel_5_0_loc_reg_287;
wire   [63:0] tmp_77_fu_531_p1;
wire   [63:0] tmp_78_fu_536_p1;
wire   [5:0] tmp_57_fu_493_p2;
wire   [9:0] tmp_75_fu_366_p2;
wire   [9:0] tmp_74_fu_390_p2;
wire   [15:0] tmp_fu_306_p2;
wire   [0:0] tmp_83_fu_348_p1;
wire   [0:0] tmp_65_fu_342_p2;
wire   [0:0] tmp_66_cast_not_fu_414_p2;
wire   [7:0] tmp_31_fu_426_p2;
wire   [0:0] tmp_62_fu_330_p2;
wire   [0:0] sel_tmp2_fu_438_p2;
wire   [0:0] tmp_64_fu_336_p2;
wire   [0:0] sel_tmp5_fu_450_p2;
wire   [0:0] tmp_55_fu_470_p2;
wire   [3:0] tmp_47_fu_511_p3;
wire   [7:0] tmp_47_cast_fu_519_p1;
wire   [10:0] tmp_49_fu_523_p3;
wire   [7:0] DPtpgBarSelRgb_VESA_10_fu_558_p3;
wire   [7:0] val_assign_1_fu_581_p3;
wire  signed [7:0] DPtpgBarSelRgb_CEA_g_4_fu_575_p1;
wire   [7:0] sel_tmp1_fu_586_p3;
wire  signed [7:0] DPtpgBarSelRgb_CEA_r_4_fu_572_p1;
wire   [7:0] DPtpgBarSelRgb_VESA_7_fu_551_p3;
wire   [0:0] or_cond_fu_606_p2;
wire   [7:0] newSel_fu_600_p3;
wire   [7:0] newSel1_fu_610_p3;
wire  signed [7:0] DPtpgBarSelRgb_CEA_b_4_fu_578_p1;
wire   [7:0] DPtpgBarSelRgb_VESA_2_fu_565_p3;
wire   [7:0] newSel3_fu_624_p3;
wire   [7:0] newSel4_fu_630_p3;
wire   [7:0] val_assign_s_fu_644_p3;
wire   [7:0] Scalar_val_1_V_writ_fu_649_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to6;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_343;
reg    ap_condition_72;
reg    ap_condition_251;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 vBarSel_1 = 1'd0;
#0 yCount_V_4 = 6'd0;
#0 hBarSel_5_0 = 3'd0;
#0 xCount_V_2_0 = 10'd0;
end

ex_sim_v_tpg_1_0_tpgPatternDPColorbkb #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
DPtpgBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarArray_address0),
    .ce0(DPtpgBarArray_ce0),
    .q0(DPtpgBarArray_q0)
);

ex_sim_v_tpg_1_0_tpgPatternDPColorcud #(
    .DataWidth( 1 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_5_address0),
    .ce0(DPtpgBarSelRgb_VESA_5_ce0),
    .q0(DPtpgBarSelRgb_VESA_5_q0)
);

ex_sim_v_tpg_1_0_tpgPatternDPColordEe #(
    .DataWidth( 1 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_4_address0),
    .ce0(DPtpgBarSelRgb_VESA_4_ce0),
    .q0(DPtpgBarSelRgb_VESA_4_q0)
);

ex_sim_v_tpg_1_0_tpgPatternDPColoreOg #(
    .DataWidth( 1 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_1_address0),
    .ce0(DPtpgBarSelRgb_VESA_1_ce0),
    .q0(DPtpgBarSelRgb_VESA_1_q0)
);

ex_sim_v_tpg_1_0_tpgPatternDPColorfYi #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_r_address0),
    .ce0(DPtpgBarSelRgb_CEA_r_ce0),
    .q0(DPtpgBarSelRgb_CEA_r_q0)
);

ex_sim_v_tpg_1_0_tpgPatternDPColorg8j #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_g_address0),
    .ce0(DPtpgBarSelRgb_CEA_g_ce0),
    .q0(DPtpgBarSelRgb_CEA_g_q0)
);

ex_sim_v_tpg_1_0_tpgPatternDPColorhbi #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_b_address0),
    .ce0(DPtpgBarSelRgb_CEA_b_ce0),
    .q0(DPtpgBarSelRgb_CEA_b_q0)
);

ex_sim_v_tpg_1_0_tpgPatternDPColoribs #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_y_address0),
    .ce0(DPtpgBarSelYuv_601_y_ce0),
    .q0(DPtpgBarSelYuv_601_y_q0)
);

ex_sim_v_tpg_1_0_tpgPatternDPColorjbC #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_y_address0),
    .ce0(DPtpgBarSelYuv_709_y_ce0),
    .q0(DPtpgBarSelYuv_709_y_q0)
);

ex_sim_v_tpg_1_0_tpgPatternDPColorkbM #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_u_address0),
    .ce0(DPtpgBarSelYuv_601_u_ce0),
    .q0(DPtpgBarSelYuv_601_u_q0)
);

ex_sim_v_tpg_1_0_tpgPatternDPColorlbW #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_v_address0),
    .ce0(DPtpgBarSelYuv_601_v_ce0),
    .q0(DPtpgBarSelYuv_601_v_q0)
);

ex_sim_v_tpg_1_0_tpgPatternDPColormb6 #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_u_address0),
    .ce0(DPtpgBarSelYuv_709_u_ce0),
    .q0(DPtpgBarSelYuv_709_u_q0)
);

ex_sim_v_tpg_1_0_tpgPatternDPColorncg #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_v_address0),
    .ce0(DPtpgBarSelYuv_709_v_ce0),
    .q0(DPtpgBarSelYuv_709_v_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if (((tmp_73_reg_689 == 1'd0) & (tmp_60_reg_680 == 1'd0))) begin
            ap_phi_reg_pp0_iter2_hBarSel_5_0_loc_reg_287 <= tmp_76_reg_693;
        end else if (((tmp_60_reg_680 == 1'd0) & (tmp_73_reg_689 == 1'd1))) begin
            ap_phi_reg_pp0_iter2_hBarSel_5_0_loc_reg_287 <= hBarSel_5_0_load_reg_684;
        end else if ((tmp_60_reg_680 == 1'd1)) begin
            ap_phi_reg_pp0_iter2_hBarSel_5_0_loc_reg_287 <= 3'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_hBarSel_5_0_loc_reg_287 <= ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_reg_287;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond_31_fu_476_p2 == 1'd0) & (tmp_s_reg_671 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_56_reg_675 == 1'd1))) begin
        ap_phi_reg_pp0_iter2_vBarSel_3_loc_2_reg_272 <= tmp_59_fu_481_p2;
    end else if ((((tmp_s_reg_671 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (or_cond_31_fu_476_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((or_cond_31_fu_476_p2 == 1'd0) & (tmp_56_reg_675 == 1'd0) & (tmp_s_reg_671 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_phi_reg_pp0_iter2_vBarSel_3_loc_2_reg_272 <= vBarSel_1;
    end else if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_reg_671 == 1'd1))) begin
        ap_phi_reg_pp0_iter2_vBarSel_3_loc_2_reg_272 <= 1'd0;
    end else if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_vBarSel_3_loc_2_reg_272 <= ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_272;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_72)) begin
        if ((tmp_60_fu_324_p2 == 1'd1)) begin
            hBarSel_5_0 <= 3'd0;
        end else if (((tmp_73_fu_360_p2 == 1'd0) & (tmp_60_fu_324_p2 == 1'd0))) begin
            hBarSel_5_0 <= tmp_76_fu_378_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_343)) begin
        if ((tmp_s_reg_671 == 1'd1)) begin
            vBarSel_1 <= 1'd0;
        end else if ((1'b1 == ap_condition_251)) begin
            vBarSel_1 <= tmp_59_fu_481_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_72)) begin
        if ((tmp_60_fu_324_p2 == 1'd1)) begin
            xCount_V_2_0 <= 10'd0;
        end else if (((tmp_60_fu_324_p2 == 1'd0) & (tmp_73_fu_360_p2 == 1'd1))) begin
            xCount_V_2_0 <= tmp_74_fu_390_p2;
        end else if (((tmp_73_fu_360_p2 == 1'd0) & (tmp_60_fu_324_p2 == 1'd0))) begin
            xCount_V_2_0 <= tmp_75_fu_366_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_671 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (or_cond_31_fu_476_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        yCount_V_4 <= tmp_57_fu_493_p2;
    end else if ((((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_s_reg_671 == 1'd1)) | ((or_cond_31_fu_476_p2 == 1'd0) & (tmp_s_reg_671 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_56_reg_675 == 1'd1)))) begin
        yCount_V_4 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarArray_load_reg_744 <= DPtpgBarArray_q0;
        DPtpgBarSelYuv_601_v_1_reg_854 <= DPtpgBarSelYuv_601_v_q0;
        DPtpgBarSelYuv_709_v_1_reg_865 <= DPtpgBarSelYuv_709_v_q0;
        Scalar_val_0_V_writ_reg_876 <= Scalar_val_0_V_writ_fu_616_p3;
        Scalar_val_2_V_writ_reg_881 <= Scalar_val_2_V_writ_fu_636_p3;
        ap_reg_pp0_iter2_brmerge_reg_698 <= ap_reg_pp0_iter1_brmerge_reg_698;
        ap_reg_pp0_iter3_brmerge_reg_698 <= ap_reg_pp0_iter2_brmerge_reg_698;
        ap_reg_pp0_iter4_brmerge_reg_698 <= ap_reg_pp0_iter3_brmerge_reg_698;
        ap_reg_pp0_iter5_brmerge_reg_698 <= ap_reg_pp0_iter4_brmerge_reg_698;
        ap_reg_pp0_iter6_DPtpgBarSelYuv_601_u_1_reg_849 <= DPtpgBarSelYuv_601_u_1_reg_849;
        ap_reg_pp0_iter6_DPtpgBarSelYuv_601_v_1_reg_854 <= DPtpgBarSelYuv_601_v_1_reg_854;
        ap_reg_pp0_iter6_brmerge_reg_698 <= ap_reg_pp0_iter5_brmerge_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp6_fu_456_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_b_1_reg_834 <= DPtpgBarSelRgb_CEA_b_q0;
        DPtpgBarSelRgb_CEA_r_1_reg_824 <= DPtpgBarSelRgb_CEA_r_q0;
        sel_tmp4_reg_871 <= sel_tmp4_fu_593_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp6_fu_456_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (sel_tmp3_fu_444_p2 == 1'd1))) begin
        DPtpgBarSelRgb_CEA_g_1_reg_829 <= DPtpgBarSelRgb_CEA_g_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_32_fu_432_p2 == 1'd1))) begin
        DPtpgBarSelRgb_VESA_12_reg_819 <= DPtpgBarSelRgb_VESA_1_q0;
        DPtpgBarSelRgb_VESA_6_reg_809 <= DPtpgBarSelRgb_VESA_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp6_fu_456_p2 == 1'd0) & (sel_tmp3_fu_444_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_32_fu_432_p2 == 1'd1))) begin
        DPtpgBarSelRgb_VESA_9_reg_814 <= DPtpgBarSelRgb_VESA_4_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (sel_tmp6_fu_456_p2 == 1'd1) & (ap_reg_pp0_iter4_brmerge_reg_698 == 1'd1))) begin
        DPtpgBarSelYuv_601_u_1_reg_849 <= DPtpgBarSelYuv_601_u_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (sel_tmp6_fu_456_p2 == 1'd1))) begin
        DPtpgBarSelYuv_601_y_1_reg_839 <= DPtpgBarSelYuv_601_y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((sel_tmp6_fu_456_p2 == 1'd0) & (sel_tmp3_fu_444_p2 == 1'd0) & (tmp_32_fu_432_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_reg_pp0_iter4_brmerge_reg_698 == 1'd1))) begin
        DPtpgBarSelYuv_709_u_1_reg_860 <= DPtpgBarSelYuv_709_u_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_32_fu_432_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_y_1_reg_844 <= DPtpgBarSelYuv_709_y_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_hBarSel_5_0_loc_reg_287 <= ap_phi_reg_pp0_iter0_hBarSel_5_0_loc_reg_287;
        ap_phi_reg_pp0_iter1_vBarSel_3_loc_2_reg_272 <= ap_phi_reg_pp0_iter0_vBarSel_3_loc_2_reg_272;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_brmerge_reg_698 <= brmerge_reg_698;
        brmerge_reg_698 <= brmerge_fu_420_p2;
        hBarSel_5_0_load_reg_684 <= hBarSel_5_0;
        tmp_60_reg_680 <= tmp_60_fu_324_p2;
        tmp_s_reg_671 <= tmp_s_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_fu_312_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_56_reg_675 <= tmp_56_fu_318_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_60_fu_324_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_73_reg_689 <= tmp_73_fu_360_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_73_fu_360_p2 == 1'd0) & (tmp_60_fu_324_p2 == 1'd0) & (1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_76_reg_693 <= tmp_76_fu_378_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        DPtpgBarArray_ce0 = 1'b1;
    end else begin
        DPtpgBarArray_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_b_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_g_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_r_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DPtpgBarSelRgb_VESA_1_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DPtpgBarSelRgb_VESA_4_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DPtpgBarSelRgb_VESA_5_ce0 = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_u_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_v_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_y_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DPtpgBarArray_address0 = tmp_77_fu_531_p1;

assign DPtpgBarSelRgb_CEA_b_4_fu_578_p1 = $signed(DPtpgBarSelRgb_CEA_b_1_reg_834);

assign DPtpgBarSelRgb_CEA_b_address0 = tmp_78_fu_536_p1;

assign DPtpgBarSelRgb_CEA_g_4_fu_575_p1 = $signed(DPtpgBarSelRgb_CEA_g_1_reg_829);

assign DPtpgBarSelRgb_CEA_g_address0 = tmp_78_fu_536_p1;

assign DPtpgBarSelRgb_CEA_r_4_fu_572_p1 = $signed(DPtpgBarSelRgb_CEA_r_1_reg_824);

assign DPtpgBarSelRgb_CEA_r_address0 = tmp_78_fu_536_p1;

assign DPtpgBarSelRgb_VESA_10_fu_558_p3 = ((DPtpgBarSelRgb_VESA_9_reg_814[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign DPtpgBarSelRgb_VESA_1_address0 = tmp_78_fu_536_p1;

assign DPtpgBarSelRgb_VESA_2_fu_565_p3 = ((DPtpgBarSelRgb_VESA_12_reg_819[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign DPtpgBarSelRgb_VESA_4_address0 = tmp_78_fu_536_p1;

assign DPtpgBarSelRgb_VESA_5_address0 = tmp_78_fu_536_p1;

assign DPtpgBarSelRgb_VESA_7_fu_551_p3 = ((DPtpgBarSelRgb_VESA_6_reg_809[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign DPtpgBarSelYuv_601_u_address0 = tmp_78_fu_536_p1;

assign DPtpgBarSelYuv_601_v_address0 = tmp_78_fu_536_p1;

assign DPtpgBarSelYuv_601_y_address0 = tmp_78_fu_536_p1;

assign DPtpgBarSelYuv_709_u_address0 = tmp_78_fu_536_p1;

assign DPtpgBarSelYuv_709_v_address0 = tmp_78_fu_536_p1;

assign DPtpgBarSelYuv_709_y_address0 = tmp_78_fu_536_p1;

assign Scalar_val_0_V_writ_fu_616_p3 = ((or_cond_fu_606_p2[0:0] === 1'b1) ? newSel_fu_600_p3 : newSel1_fu_610_p3);

assign Scalar_val_1_V_writ_fu_649_p3 = ((sel_tmp6_fu_456_p2[0:0] === 1'b1) ? val_assign_s_fu_644_p3 : sel_tmp4_reg_871);

assign Scalar_val_2_V_writ_fu_636_p3 = ((or_cond_fu_606_p2[0:0] === 1'b1) ? newSel3_fu_624_p3 : newSel4_fu_630_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == ap_ce) | ((ap_start == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_251 = ((or_cond_31_fu_476_p2 == 1'd0) & (tmp_s_reg_671 == 1'd0) & (tmp_56_reg_675 == 1'd1));
end

always @ (*) begin
    ap_condition_343 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_72 = ((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_hBarSel_5_0_loc_reg_287 = 'bx;

assign ap_phi_reg_pp0_iter0_vBarSel_3_loc_2_reg_272 = 'bx;

assign ap_return_0 = Scalar_val_0_V_writ_reg_876;

assign ap_return_1 = Scalar_val_1_V_writ_fu_649_p3;

assign ap_return_2 = Scalar_val_2_V_writ_reg_881;

assign brmerge_fu_420_p2 = (tmp_66_cast_not_fu_414_p2 | tmp_65_fu_342_p2);

assign newSel1_fu_610_p3 = ((tmp_32_fu_432_p2[0:0] === 1'b1) ? DPtpgBarSelRgb_VESA_7_fu_551_p3 : DPtpgBarSelYuv_709_y_1_reg_844);

assign newSel3_fu_624_p3 = ((sel_tmp6_fu_456_p2[0:0] === 1'b1) ? DPtpgBarSelYuv_601_v_1_reg_854 : DPtpgBarSelRgb_CEA_b_4_fu_578_p1);

assign newSel4_fu_630_p3 = ((tmp_32_fu_432_p2[0:0] === 1'b1) ? DPtpgBarSelRgb_VESA_2_fu_565_p3 : DPtpgBarSelYuv_709_v_1_reg_865);

assign newSel_fu_600_p3 = ((sel_tmp6_fu_456_p2[0:0] === 1'b1) ? DPtpgBarSelYuv_601_y_1_reg_839 : DPtpgBarSelRgb_CEA_r_4_fu_572_p1);

assign or_cond_31_fu_476_p2 = (tmp_56_reg_675 & tmp_55_fu_470_p2);

assign or_cond_fu_606_p2 = (sel_tmp6_fu_456_p2 | sel_tmp3_fu_444_p2);

assign sel_tmp1_fu_586_p3 = ((tmp_32_fu_432_p2[0:0] === 1'b1) ? DPtpgBarSelRgb_VESA_10_fu_558_p3 : val_assign_1_fu_581_p3);

assign sel_tmp2_fu_438_p2 = ((dpDynamicRange != 8'd0) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_444_p2 = (tmp_62_fu_330_p2 & sel_tmp2_fu_438_p2);

assign sel_tmp4_fu_593_p3 = ((sel_tmp3_fu_444_p2[0:0] === 1'b1) ? DPtpgBarSelRgb_CEA_g_4_fu_575_p1 : sel_tmp1_fu_586_p3);

assign sel_tmp5_fu_450_p2 = (tmp_62_fu_330_p2 ^ 1'd1);

assign sel_tmp6_fu_456_p2 = (tmp_64_fu_336_p2 & sel_tmp5_fu_450_p2);

assign tmp_31_fu_426_p2 = (dpDynamicRange | color);

assign tmp_32_fu_432_p2 = ((tmp_31_fu_426_p2 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_47_cast_fu_519_p1 = tmp_47_fu_511_p3;

assign tmp_47_fu_511_p3 = {{ap_phi_reg_pp0_iter2_vBarSel_3_loc_2_reg_272}, {ap_phi_reg_pp0_iter2_hBarSel_5_0_loc_reg_287}};

assign tmp_49_fu_523_p3 = {{3'd0}, {tmp_47_cast_fu_519_p1}};

assign tmp_55_fu_470_p2 = ((yCount_V_4 != 6'd63) ? 1'b1 : 1'b0);

assign tmp_56_fu_318_p2 = ((x == 16'd0) ? 1'b1 : 1'b0);

assign tmp_57_fu_493_p2 = (yCount_V_4 + 6'd1);

assign tmp_59_fu_481_p2 = (vBarSel_1 ^ 1'd1);

assign tmp_60_fu_324_p2 = ((x == 16'd0) ? 1'b1 : 1'b0);

assign tmp_62_fu_330_p2 = ((color == 8'd0) ? 1'b1 : 1'b0);

assign tmp_64_fu_336_p2 = ((dpYUVCoef == 8'd0) ? 1'b1 : 1'b0);

assign tmp_65_fu_342_p2 = ((color == 8'd1) ? 1'b1 : 1'b0);

assign tmp_66_cast_not_fu_414_p2 = (tmp_83_fu_348_p1 ^ 1'd1);

assign tmp_73_fu_360_p2 = ((xCount_V_2_0 < 10'd63) ? 1'b1 : 1'b0);

assign tmp_74_fu_390_p2 = (xCount_V_2_0 + 10'd1);

assign tmp_75_fu_366_p2 = ($signed(xCount_V_2_0) + $signed(10'd961));

assign tmp_76_fu_378_p2 = (hBarSel_5_0 + 3'd1);

assign tmp_77_fu_531_p1 = tmp_49_fu_523_p3;

assign tmp_78_fu_536_p1 = DPtpgBarArray_load_reg_744;

assign tmp_83_fu_348_p1 = x[0:0];

assign tmp_fu_306_p2 = (y | x);

assign tmp_s_fu_312_p2 = ((tmp_fu_306_p2 == 16'd0) ? 1'b1 : 1'b0);

assign val_assign_1_fu_581_p3 = ((ap_reg_pp0_iter5_brmerge_reg_698[0:0] === 1'b1) ? DPtpgBarSelYuv_709_u_1_reg_860 : DPtpgBarSelYuv_709_v_1_reg_865);

assign val_assign_s_fu_644_p3 = ((ap_reg_pp0_iter6_brmerge_reg_698[0:0] === 1'b1) ? ap_reg_pp0_iter6_DPtpgBarSelYuv_601_u_1_reg_849 : ap_reg_pp0_iter6_DPtpgBarSelYuv_601_v_1_reg_854);

endmodule //ex_sim_v_tpg_1_0_tpgPatternDPColorSqu
