#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Sep  4 15:40:43 2024
# Process ID: 2121781
# Current directory: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1
# Command line: vivado -log ajitVCK_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ajitVCK_wrapper.tcl -notrace
# Log file: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper.vdi
# Journal file: /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/vivado.jou
# Running On: iitg-Precision-3660, OS: Linux, CPU Frequency: 2515.459 MHz, CPU Physical cores: 16, Host memory: 33317 MB
#-----------------------------------------------------------
source ajitVCK_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.hw'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/iitg/VivadoFull/Vivado/2023.2/data/ip'.
Command: link_design -top ajitVCK_wrapper -part xcvc1902-vsva2197-2MP-e-S
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcvc1902-vsva2197-2MP-e-S
INFO: [Project 1-454] Reading design checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/ajitVCK_fpga_top_0_1.dcp' for cell 'ajitVCK_i/fpga_top_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2469.488 ; gain = 0.000 ; free physical = 4572 ; free virtual = 10586
INFO: [Netlist 29-17] Analyzing 2950 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Constraints 18-6359] No Clock Expansion Window constraints config file entry for device xcvc1902.  GCLK Deskew mode will be Off and cannot be enabled via GCLK_DESKEW override.
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading NOC Solution File '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/synth_1/ajitVCK_wrapper/ajitVCK_wrapper.ncr'
Reading Traffic File '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/nsln/ajitVCK.nts' for cell 'ajitVCK_i'
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). Noc Frequency: 1000 0 error slaves
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/clk_wizard_0/clk_wizard_0_board.xdc] for cell 'ajitVCK_i/fpga_top_0/U0/clocking/inst'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/clk_wizard_0/clk_wizard_0_board.xdc] for cell 'ajitVCK_i/fpga_top_0/U0/clocking/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/clk_wizard_0/clk_wizard_0.xdc] for cell 'ajitVCK_i/fpga_top_0/U0/clocking/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/clk_wizard_0/clk_wizard_0.xdc:9]
INFO: [Timing 38-2] Deriving generated clocks [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/clk_wizard_0/clk_wizard_0.xdc:9]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 4397.473 ; gain = 1452.363 ; free physical = 2815 ; free virtual = 8829
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/clk_wizard_0/clk_wizard_0.xdc] for cell 'ajitVCK_i/fpga_top_0/U0/clocking/inst'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc] for cell 'ajitVCK_i/fpga_top_0/U0'
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_fpga_top_0_1/src/constraints.xdc] for cell 'ajitVCK_i/fpga_top_0/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_versal_cips_0_12/bd_0/ip/ip_0/bd_2ba7_pspmc_0_0.xdc] for cell 'ajitVCK_i/versal_cips_0/U0/pspmc_0/U0'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_versal_cips_0_12/bd_0/ip/ip_0/bd_2ba7_pspmc_0_0.xdc] for cell 'ajitVCK_i/versal_cips_0/U0/pspmc_0/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_versal_cips_0_12/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc] for cell 'ajitVCK_i/versal_cips_0/U0/pspmc_0/U0'
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.gen/sources_1/bd/ajitVCK/ip/ajitVCK_versal_cips_0_12/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc] for cell 'ajitVCK_i/versal_cips_0/U0/pspmc_0/U0'
Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/constraints/constraints.xdc]
Finished Parsing XDC File [/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/constraints/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 12 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4397.473 ; gain = 0.000 ; free physical = 2815 ; free virtual = 8829
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2949 instances were transformed.
  DSP58 => DSP58 (DSP_ALUADD, DSP_ALUMUX, DSP_ALUREG, DSP_A_B_DATA58, DSP_C_DATA58, DSP_MULTIPLIER58, DSP_M_DATA58, DSP_OUTPUT58, DSP_PATDET, DSP_PREADD58, DSP_PREADD_DATA58, DSP_SRCMX_OPTINV, VCC): 4 instances
  LUT6CY => LUT6CY (LUTCY1, LUTCY2): 2328 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 172 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 26 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 306 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 17 instances
  RAM64M => RAM64M (RAMD64E5(x4), VCC): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E5(x8), VCC): 42 instances
  RAM64X1S => RAM64X1S (RAMS64E5, VCC): 32 instances

17 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 4397.508 ; gain = 2976.488 ; free physical = 2815 ; free virtual = 8829
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4469.508 ; gain = 64.031 ; free physical = 2797 ; free virtual = 8827

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f9ea541c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4469.508 ; gain = 0.000 ; free physical = 2797 ; free virtual = 8827

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f9ea541c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4469.508 ; gain = 0.000 ; free physical = 2806 ; free virtual = 8820

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f9ea541c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4469.508 ; gain = 0.000 ; free physical = 2806 ; free virtual = 8820
Phase 1 Initialization | Checksum: f9ea541c

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4469.508 ; gain = 0.000 ; free physical = 2806 ; free virtual = 8820

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f9ea541c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 4469.508 ; gain = 0.000 ; free physical = 2806 ; free virtual = 8820

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f9ea541c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 4472.461 ; gain = 2.953 ; free physical = 2788 ; free virtual = 8802
Phase 2 Timer Update And Timing Data Collection | Checksum: f9ea541c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.72 . Memory (MB): peak = 4472.461 ; gain = 2.953 ; free physical = 2788 ; free virtual = 8802

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 129 inverters resulting in an inversion of 2248 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: f0196455

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4472.461 ; gain = 2.953 ; free physical = 2788 ; free virtual = 8802
Retarget | Checksum: f0196455
INFO: [Opt 31-389] Phase Retarget created 9 cells and removed 151 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 78b3da10

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4472.461 ; gain = 2.953 ; free physical = 2787 ; free virtual = 8801
Constant propagation | Checksum: 78b3da10
INFO: [Opt 31-389] Phase Constant propagation created 18 cells and removed 92 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 124151a73

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4472.461 ; gain = 2.953 ; free physical = 2781 ; free virtual = 8794
Sweep | Checksum: 124151a73
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 7 cells
INFO: [Opt 31-1021] In phase Sweep, 641 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst, Net: ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0
Phase 6 BUFG optimization | Checksum: 90d4b556

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4472.461 ; gain = 2.953 ; free physical = 2782 ; free virtual = 8794
BUFG optimization | Checksum: 90d4b556
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 90d4b556

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4472.461 ; gain = 2.953 ; free physical = 2782 ; free virtual = 8794
Shift Register Optimization | Checksum: 90d4b556
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: bce10dbc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4472.461 ; gain = 2.953 ; free physical = 2781 ; free virtual = 8793
Post Processing Netlist | Checksum: bce10dbc
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 101cea85e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4472.461 ; gain = 2.953 ; free physical = 2780 ; free virtual = 8792

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4472.461 ; gain = 0.000 ; free physical = 2780 ; free virtual = 8792
Phase 9.2 Verifying Netlist Connectivity | Checksum: 101cea85e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4472.461 ; gain = 2.953 ; free physical = 2780 ; free virtual = 8792
Phase 9 Finalization | Checksum: 101cea85e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4472.461 ; gain = 2.953 ; free physical = 2780 ; free virtual = 8792
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               9  |             151  |                                              1  |
|  Constant propagation         |              18  |              92  |                                              0  |
|  Sweep                        |               0  |               7  |                                            641  |
|  BUFG optimization            |               2  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 101cea85e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4472.461 ; gain = 2.953 ; free physical = 2780 ; free virtual = 8792
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4472.461 ; gain = 0.000 ; free physical = 2780 ; free virtual = 8792

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-232] Skipping BRAM gating because all BRAMs are in high frequency (i.e. period < 3.12 ns) clock domains.
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 20 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
Ending Power Optimization Task | Checksum: 101cea85e

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4600.461 ; gain = 128.000 ; free physical = 2687 ; free virtual = 8698

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 101cea85e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4600.461 ; gain = 0.000 ; free physical = 2687 ; free virtual = 8698

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4600.461 ; gain = 0.000 ; free physical = 2687 ; free virtual = 8698
Ending Netlist Obfuscation Task | Checksum: 101cea85e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4600.461 ; gain = 0.000 ; free physical = 2687 ; free virtual = 8698
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4600.461 ; gain = 202.953 ; free physical = 2687 ; free virtual = 8698
INFO: [runtcl-4] Executing : report_drc -file ajitVCK_wrapper_drc_opted.rpt -pb ajitVCK_wrapper_drc_opted.pb -rpx ajitVCK_wrapper_drc_opted.rpx
Command: report_drc -file ajitVCK_wrapper_drc_opted.rpt -pb ajitVCK_wrapper_drc_opted.pb -rpx ajitVCK_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4816.566 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8698
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4816.566 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8698
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4816.566 ; gain = 0.000 ; free physical = 2668 ; free virtual = 8698
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4816.566 ; gain = 0.000 ; free physical = 2654 ; free virtual = 8697
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.15 . Memory (MB): peak = 4816.566 ; gain = 0.000 ; free physical = 2644 ; free virtual = 8695
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4816.566 ; gain = 0.000 ; free physical = 2644 ; free virtual = 8695
Wrote Device Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4816.566 ; gain = 0.000 ; free physical = 2630 ; free virtual = 8695
Write Physdb Complete: Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.19 . Memory (MB): peak = 4816.566 ; gain = 0.000 ; free physical = 2629 ; free virtual = 8695
INFO: [Common 17-1381] The checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4816.566 ; gain = 0.000 ; free physical = 2687 ; free virtual = 8701
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 188 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4816.566 ; gain = 0.000 ; free physical = 2629 ; free virtual = 8648
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c6857ae0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4816.566 ; gain = 0.000 ; free physical = 2629 ; free virtual = 8648
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4816.566 ; gain = 0.000 ; free physical = 2629 ; free virtual = 8648

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 49b645ae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 5023.398 ; gain = 206.832 ; free physical = 2227 ; free virtual = 8242

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ac7ae755

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 5490.105 ; gain = 673.539 ; free physical = 1742 ; free virtual = 7757

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ac7ae755

Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 5490.105 ; gain = 673.539 ; free physical = 1742 ; free virtual = 7757
Phase 1 Placer Initialization | Checksum: ac7ae755

Time (s): cpu = 00:00:42 ; elapsed = 00:00:24 . Memory (MB): peak = 5490.105 ; gain = 673.539 ; free physical = 1742 ; free virtual = 7757

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 7d9e23e7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:31 . Memory (MB): peak = 5553.996 ; gain = 737.430 ; free physical = 1713 ; free virtual = 7743

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3165] Check ILP status: ILP-based clock placer completed successfully 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5553.996 ; gain = 0.000 ; free physical = 1712 ; free virtual = 7742
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1713abbe1

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 5553.996 ; gain = 737.430 ; free physical = 1710 ; free virtual = 7740

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1713abbe1

Time (s): cpu = 00:01:06 ; elapsed = 00:00:37 . Memory (MB): peak = 6039.980 ; gain = 1223.414 ; free physical = 1186 ; free virtual = 7217

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 204f9785a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:38 . Memory (MB): peak = 6071.996 ; gain = 1255.430 ; free physical = 1186 ; free virtual = 7216

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 204f9785a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:38 . Memory (MB): peak = 6071.996 ; gain = 1255.430 ; free physical = 1186 ; free virtual = 7216
Phase 2.1.1 Partition Driven Placement | Checksum: 204f9785a

Time (s): cpu = 00:01:10 ; elapsed = 00:00:38 . Memory (MB): peak = 6071.996 ; gain = 1255.430 ; free physical = 1186 ; free virtual = 7216
Phase 2.1 Floorplanning | Checksum: 132f7a918

Time (s): cpu = 00:01:10 ; elapsed = 00:00:38 . Memory (MB): peak = 6071.996 ; gain = 1255.430 ; free physical = 1186 ; free virtual = 7216

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 132f7a918

Time (s): cpu = 00:01:10 ; elapsed = 00:00:38 . Memory (MB): peak = 6071.996 ; gain = 1255.430 ; free physical = 1186 ; free virtual = 7216

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 132f7a918

Time (s): cpu = 00:01:10 ; elapsed = 00:00:38 . Memory (MB): peak = 6071.996 ; gain = 1255.430 ; free physical = 1186 ; free virtual = 7216

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 21a71d948

Time (s): cpu = 00:02:22 ; elapsed = 00:00:59 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 975 ; free virtual = 7005

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1221 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 487 nets or LUTs. Breaked 0 LUT, combined 487 existing LUTs and moved 0 existing LUT
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6276.996 ; gain = 0.000 ; free physical = 973 ; free virtual = 7004
INFO: [Physopt 32-1030] Pass 1. Identified 31 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 18 nets.  Re-placed 51 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 18 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 51 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6276.996 ; gain = 0.000 ; free physical = 973 ; free virtual = 7003
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6276.996 ; gain = 0.000 ; free physical = 973 ; free virtual = 7003
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6276.996 ; gain = 0.000 ; free physical = 973 ; free virtual = 7003

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            487  |                   487  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    18  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            487  |                   505  |           0  |           5  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 26bd66fb0

Time (s): cpu = 00:02:28 ; elapsed = 00:01:04 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 973 ; free virtual = 7003
Phase 2.4 Global Placement Core | Checksum: 2a6479327

Time (s): cpu = 00:02:41 ; elapsed = 00:01:08 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 978 ; free virtual = 7008
Phase 2 Global Placement | Checksum: 24380e51d

Time (s): cpu = 00:02:41 ; elapsed = 00:01:08 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 978 ; free virtual = 7008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27fec2e20

Time (s): cpu = 00:03:01 ; elapsed = 00:01:12 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 969 ; free virtual = 7000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1eab1cbc4

Time (s): cpu = 00:03:06 ; elapsed = 00:01:14 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 970 ; free virtual = 7000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 2351dc9f4

Time (s): cpu = 00:03:18 ; elapsed = 00:01:18 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 969 ; free virtual = 6999

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 213cc4e03

Time (s): cpu = 00:03:23 ; elapsed = 00:01:21 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 963 ; free virtual = 6994
Phase 3.3.2 Slice Area Swap | Checksum: 213cc4e03

Time (s): cpu = 00:03:23 ; elapsed = 00:01:21 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 963 ; free virtual = 6994
Phase 3.3 Small Shape DP | Checksum: 275b39090

Time (s): cpu = 00:03:40 ; elapsed = 00:01:26 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 960 ; free virtual = 6990

Phase 3.4 Optimize BEL assignments
Phase 3.4 Optimize BEL assignments | Checksum: 1b79e8bee

Time (s): cpu = 00:04:27 ; elapsed = 00:01:36 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 959 ; free virtual = 6990

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 297f9c32a

Time (s): cpu = 00:04:27 ; elapsed = 00:01:37 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 959 ; free virtual = 6990
Phase 3 Detail Placement | Checksum: 297f9c32a

Time (s): cpu = 00:04:28 ; elapsed = 00:01:37 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 955 ; free virtual = 6986

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6276.996 ; gain = 0.000 ; free physical = 972 ; free virtual = 6987

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2cd3fda83

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.327 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 167ce962f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 6276.996 ; gain = 0.000 ; free physical = 970 ; free virtual = 6985
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 236670f34

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 6276.996 ; gain = 0.000 ; free physical = 970 ; free virtual = 6985
Phase 4.1.1.1 BUFG Insertion | Checksum: 2cd3fda83

Time (s): cpu = 00:05:11 ; elapsed = 00:01:56 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 970 ; free virtual = 6985

Phase 4.1.1.2 BUFG Replication
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 6276.996 ; gain = 0.000 ; free physical = 969 ; free virtual = 6984
INFO: [Place 46-55] Replicated BUFG_FABRIC cell ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG_inst and its driver  to drive 8857 loads in Common Clocking Column Partition 1 of SLR 0 for net ajitVCK_i/fpga_top_0/U0/reset_sync_reg_n_0_BUFG
INFO: [Place 46-63] BUFG replication identified 1 candidate nets: Replicated nets: 1, Replicated BUFGs: 1, Replicated BUFG Driver: 1, moved BUFGs: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 1ada5ee77

Time (s): cpu = 00:05:21 ; elapsed = 00:02:05 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 964 ; free virtual = 6979

Phase 4.1.1.3 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.582. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: 21dc5e281

Time (s): cpu = 00:05:25 ; elapsed = 00:02:07 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 978 ; free virtual = 6993

Time (s): cpu = 00:05:25 ; elapsed = 00:02:07 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 978 ; free virtual = 6993
Phase 4.1 Post Commit Optimization | Checksum: 21dc5e281

Time (s): cpu = 00:05:25 ; elapsed = 00:02:08 . Memory (MB): peak = 6276.996 ; gain = 1460.430 ; free physical = 978 ; free virtual = 6993
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6458.980 ; gain = 0.000 ; free physical = 762 ; free virtual = 6777

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2a2ca2d0d

Time (s): cpu = 00:05:39 ; elapsed = 00:02:14 . Memory (MB): peak = 6458.980 ; gain = 1642.414 ; free physical = 764 ; free virtual = 6778

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2a2ca2d0d

Time (s): cpu = 00:05:39 ; elapsed = 00:02:14 . Memory (MB): peak = 6458.980 ; gain = 1642.414 ; free physical = 764 ; free virtual = 6779
Phase 4.3 Placer Reporting | Checksum: 2a2ca2d0d

Time (s): cpu = 00:05:39 ; elapsed = 00:02:14 . Memory (MB): peak = 6458.980 ; gain = 1642.414 ; free physical = 763 ; free virtual = 6778

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6458.980 ; gain = 0.000 ; free physical = 763 ; free virtual = 6778

Time (s): cpu = 00:05:39 ; elapsed = 00:02:14 . Memory (MB): peak = 6458.980 ; gain = 1642.414 ; free physical = 763 ; free virtual = 6778
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28805824c

Time (s): cpu = 00:05:40 ; elapsed = 00:02:15 . Memory (MB): peak = 6458.980 ; gain = 1642.414 ; free physical = 763 ; free virtual = 6778
Ending Placer Task | Checksum: 1e828337e

Time (s): cpu = 00:05:40 ; elapsed = 00:02:15 . Memory (MB): peak = 6458.980 ; gain = 1642.414 ; free physical = 763 ; free virtual = 6778
84 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:46 ; elapsed = 00:02:18 . Memory (MB): peak = 6458.980 ; gain = 1642.414 ; free physical = 763 ; free virtual = 6778
INFO: [runtcl-4] Executing : report_io -file ajitVCK_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.31 . Memory (MB): peak = 6458.980 ; gain = 0.000 ; free physical = 740 ; free virtual = 6777
INFO: [runtcl-4] Executing : report_utilization -file ajitVCK_wrapper_utilization_placed.rpt -pb ajitVCK_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ajitVCK_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.31 . Memory (MB): peak = 6458.980 ; gain = 0.000 ; free physical = 738 ; free virtual = 6776
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.12 . Memory (MB): peak = 6458.980 ; gain = 0.000 ; free physical = 712 ; free virtual = 6777
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 6458.980 ; gain = 0.000 ; free physical = 599 ; free virtual = 6777
Wrote ClockTopoDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6458.980 ; gain = 0.000 ; free physical = 599 ; free virtual = 6777
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6458.980 ; gain = 0.000 ; free physical = 599 ; free virtual = 6777
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.15 . Memory (MB): peak = 6458.980 ; gain = 0.000 ; free physical = 596 ; free virtual = 6778
Wrote Netlist Cache: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6458.980 ; gain = 0.000 ; free physical = 588 ; free virtual = 6777
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6458.980 ; gain = 0.000 ; free physical = 579 ; free virtual = 6777
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 6458.980 ; gain = 0.000 ; free physical = 579 ; free virtual = 6777
INFO: [Common 17-1381] The checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 6482.992 ; gain = 24.012 ; free physical = 693 ; free virtual = 6774
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 6482.992 ; gain = 0.000 ; free physical = 699 ; free virtual = 6769
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 6482.992 ; gain = 0.000 ; free physical = 699 ; free virtual = 6769
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6482.992 ; gain = 0.000 ; free physical = 673 ; free virtual = 6770
Wrote PlaceDB: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 6482.992 ; gain = 0.000 ; free physical = 557 ; free virtual = 6766
Wrote ClockTopoDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6482.992 ; gain = 0.000 ; free physical = 556 ; free virtual = 6766
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6482.992 ; gain = 0.000 ; free physical = 556 ; free virtual = 6766
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6482.992 ; gain = 0.000 ; free physical = 554 ; free virtual = 6766
Wrote Netlist Cache: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 6482.992 ; gain = 0.000 ; free physical = 546 ; free virtual = 6766
Wrote Device Cache: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6482.992 ; gain = 0.000 ; free physical = 537 ; free virtual = 6766
Write Physdb Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 6482.992 ; gain = 0.000 ; free physical = 537 ; free virtual = 6766
INFO: [Common 17-1381] The checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 6482.992 ; gain = 0.000 ; free physical = 637 ; free virtual = 6765
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvc1902'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvc1902'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: cfce156c ConstDB: 0 ShapeSum: 1fd67795 RouteDB: f883a67d
INFO: [DRC 23-27] Running DRC with 8 threads
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6490.996 ; gain = 0.000 ; free physical = 669 ; free virtual = 6786
Post Restoration Checksum: NetGraph: 86d2e1e | NumContArr: 52d46c32 | Constraints: 7f5f005a | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 19d499547

Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 6490.996 ; gain = 0.000 ; free physical = 663 ; free virtual = 6780

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19d499547

Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 6490.996 ; gain = 0.000 ; free physical = 615 ; free virtual = 6732

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19d499547

Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 6490.996 ; gain = 0.000 ; free physical = 607 ; free virtual = 6724

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 1d3d19105

Time (s): cpu = 00:00:38 ; elapsed = 00:00:11 . Memory (MB): peak = 6510.980 ; gain = 19.984 ; free physical = 610 ; free virtual = 6727

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11ce7d75b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 6510.980 ; gain = 19.984 ; free physical = 574 ; free virtual = 6723
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.371  | TNS=0.000  | WHS=-0.069 | THS=-4.345 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 81891
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 62802
  Number of Partially Routed Nets     = 19089
  Number of Node Overlaps             = 728

Phase 2 Router Initialization | Checksum: 14486de91

Time (s): cpu = 00:01:27 ; elapsed = 00:00:25 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 475 ; free virtual = 6575

Phase 3 Initial Routing

Phase 3.1 Global Routing

Phase 3.1.1 SLL Assignment
Phase 3.1.1 SLL Assignment | Checksum: 14486de91

Time (s): cpu = 00:01:27 ; elapsed = 00:00:25 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 475 ; free virtual = 6575
Phase 3.1 Global Routing | Checksum: 14486de91

Time (s): cpu = 00:01:27 ; elapsed = 00:00:25 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 475 ; free virtual = 6575

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 1723ef19a

Time (s): cpu = 00:01:47 ; elapsed = 00:00:31 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 306 ; free virtual = 6402
Phase 3 Initial Routing | Checksum: 1a1872310

Time (s): cpu = 00:01:48 ; elapsed = 00:00:31 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 309 ; free virtual = 6402

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13107
 Number of Nodes with overlaps = 768
 Number of Nodes with overlaps = 72
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.962  | TNS=0.000  | WHS=-0.011 | THS=-0.011 |

Phase 4.1 Global Iteration 0 | Checksum: 2979788e7

Time (s): cpu = 00:03:12 ; elapsed = 00:01:00 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 288 ; free virtual = 6377

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1b6a7523a

Time (s): cpu = 00:03:13 ; elapsed = 00:01:00 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 280 ; free virtual = 6376
Phase 4 Rip-up And Reroute | Checksum: 1b6a7523a

Time (s): cpu = 00:03:13 ; elapsed = 00:01:00 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 280 ; free virtual = 6376

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 212e6f994

Time (s): cpu = 00:03:28 ; elapsed = 00:01:04 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 306 ; free virtual = 6406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.962  | TNS=0.000  | WHS=0.013  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 26031ac81

Time (s): cpu = 00:03:38 ; elapsed = 00:01:08 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 311 ; free virtual = 6412
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.962  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 26031ac81

Time (s): cpu = 00:03:38 ; elapsed = 00:01:08 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 311 ; free virtual = 6412

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26031ac81

Time (s): cpu = 00:03:38 ; elapsed = 00:01:08 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 311 ; free virtual = 6412
Phase 5 Delay and Skew Optimization | Checksum: 26031ac81

Time (s): cpu = 00:03:38 ; elapsed = 00:01:08 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 311 ; free virtual = 6412

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21bc48dbe

Time (s): cpu = 00:03:48 ; elapsed = 00:01:11 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 310 ; free virtual = 6408
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.962  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 25623c758

Time (s): cpu = 00:03:48 ; elapsed = 00:01:11 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 309 ; free virtual = 6407
Phase 6 Post Hold Fix | Checksum: 25623c758

Time (s): cpu = 00:03:49 ; elapsed = 00:01:11 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 309 ; free virtual = 6407

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.07543 %
  Global Horizontal Routing Utilization  = 1.1257 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 25623c758

Time (s): cpu = 00:03:50 ; elapsed = 00:01:12 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 309 ; free virtual = 6407

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 25623c758

Time (s): cpu = 00:03:50 ; elapsed = 00:01:12 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 310 ; free virtual = 6408

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2211984b7

Time (s): cpu = 00:03:57 ; elapsed = 00:01:14 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 430 ; free virtual = 6558

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.962  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2211984b7

Time (s): cpu = 00:04:03 ; elapsed = 00:01:15 . Memory (MB): peak = 6637.980 ; gain = 146.984 ; free physical = 429 ; free virtual = 6557
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: bf308812

Time (s): cpu = 00:04:23 ; elapsed = 00:01:21 . Memory (MB): peak = 6669.996 ; gain = 179.000 ; free physical = 429 ; free virtual = 6554
Ending Routing Task | Checksum: bf308812

Time (s): cpu = 00:04:24 ; elapsed = 00:01:22 . Memory (MB): peak = 6669.996 ; gain = 179.000 ; free physical = 429 ; free virtual = 6554

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 12 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:37 ; elapsed = 00:01:26 . Memory (MB): peak = 6669.996 ; gain = 187.004 ; free physical = 429 ; free virtual = 6553
INFO: [runtcl-4] Executing : report_drc -file ajitVCK_wrapper_drc_routed.rpt -pb ajitVCK_wrapper_drc_routed.pb -rpx ajitVCK_wrapper_drc_routed.rpx
Command: report_drc -file ajitVCK_wrapper_drc_routed.rpt -pb ajitVCK_wrapper_drc_routed.pb -rpx ajitVCK_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ajitVCK_wrapper_methodology_drc_routed.rpt -pb ajitVCK_wrapper_methodology_drc_routed.pb -rpx ajitVCK_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ajitVCK_wrapper_methodology_drc_routed.rpt -pb ajitVCK_wrapper_methodology_drc_routed.pb -rpx ajitVCK_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:07 . Memory (MB): peak = 6718.020 ; gain = 0.000 ; free physical = 424 ; free virtual = 6562
INFO: [runtcl-4] Executing : report_power -file ajitVCK_wrapper_power_routed.rpt -pb ajitVCK_wrapper_power_summary_routed.pb -rpx ajitVCK_wrapper_power_routed.rpx
Command: report_power -file ajitVCK_wrapper_power_routed.rpt -pb ajitVCK_wrapper_power_summary_routed.pb -rpx ajitVCK_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
121 Infos, 1 Warnings, 12 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:09 . Memory (MB): peak = 6718.020 ; gain = 0.000 ; free physical = 413 ; free virtual = 6576
INFO: [runtcl-4] Executing : report_route_status -file ajitVCK_wrapper_route_status.rpt -pb ajitVCK_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file ajitVCK_wrapper_timing_summary_routed.rpt -pb ajitVCK_wrapper_timing_summary_routed.pb -rpx ajitVCK_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ajitVCK_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ajitVCK_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ajitVCK_wrapper_bus_skew_routed.rpt -pb ajitVCK_wrapper_bus_skew_routed.pb -rpx ajitVCK_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2MP, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.11 . Memory (MB): peak = 6718.020 ; gain = 0.000 ; free physical = 394 ; free virtual = 6591
Wrote PlaceDB: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 6718.020 ; gain = 0.000 ; free physical = 301 ; free virtual = 6597
Wrote ClockTopoDB: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 6718.020 ; gain = 0.000 ; free physical = 301 ; free virtual = 6597
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6718.020 ; gain = 0.000 ; free physical = 301 ; free virtual = 6597
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 6718.020 ; gain = 0.000 ; free physical = 279 ; free virtual = 6596
Wrote Netlist Cache: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6718.020 ; gain = 0.000 ; free physical = 270 ; free virtual = 6595
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 6718.020 ; gain = 0.000 ; free physical = 261 ; free virtual = 6596
Write Physdb Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 6718.020 ; gain = 0.000 ; free physical = 261 ; free virtual = 6595
INFO: [Common 17-1381] The checkpoint '/home/iitg/Desktop/AjitIITG/AjitIITG/1x1x32.iitg/vck190/vivado_synth/project_1/project_1.runs/impl_1/ajitVCK_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6718.020 ; gain = 0.000 ; free physical = 431 ; free virtual = 6591
INFO: [Common 17-206] Exiting Vivado at Wed Sep  4 15:46:13 2024...
