

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Tue Mar 02 02:28:22 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	bssBANK0,global,class=BANK0,space=1,delta=1,noexec
     7                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,split=1,delta=2
    10                           	psect	text1,local,class=CODE,merge=1,delta=2
    11                           	psect	text2,local,class=CODE,merge=1,delta=2
    12                           	psect	text3,local,class=CODE,merge=1,delta=2
    13                           	psect	text4,local,class=CODE,merge=1,delta=2
    14                           	psect	text5,local,class=CODE,merge=1,delta=2,group=1
    15                           	psect	text6,local,class=CODE,merge=1,delta=2
    16                           	psect	text7,local,class=CODE,merge=1,delta=2
    17                           	psect	text8,local,class=CODE,merge=1,delta=2
    18                           	psect	text9,local,class=CODE,merge=1,delta=2
    19                           	psect	text10,local,class=CODE,merge=1,delta=2
    20                           	psect	text11,local,class=CODE,merge=1,delta=2
    21                           	psect	text12,local,class=CODE,merge=1,delta=2
    22                           	psect	text13,local,class=CODE,merge=1,delta=2
    23                           	psect	intentry,global,class=CODE,delta=2
    24                           	psect	text14,local,class=CODE,merge=1,delta=2
    25                           	psect	text15,local,class=CODE,merge=1,delta=2
    26                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    27                           	dabs	1,0x7E,2
    28  0000                     
    29                           ; Version 2.31
    30                           ; Generated 13/10/2020 GMT
    31                           ; 
    32                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    33                           ; All rights reserved.
    34                           ; 
    35                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    36                           ; 
    37                           ; Redistribution and use in source and binary forms, with or without modification, are
    38                           ; permitted provided that the following conditions are met:
    39                           ; 
    40                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    41                           ;        conditions and the following disclaimer.
    42                           ; 
    43                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    44                           ;        of conditions and the following disclaimer in the documentation and/or other
    45                           ;        materials provided with the distribution. Publication is not required when
    46                           ;        this file is used in an embedded application.
    47                           ; 
    48                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    49                           ;        software without specific prior written permission.
    50                           ; 
    51                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    52                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    53                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    54                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    55                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    56                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    57                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    58                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    59                           ; 
    60                           ; 
    61                           ; Code-generator required, PIC16F887 Definitions
    62                           ; 
    63                           ; SFR Addresses
    64  0000                     	;# 
    65  0001                     	;# 
    66  0002                     	;# 
    67  0003                     	;# 
    68  0004                     	;# 
    69  0005                     	;# 
    70  0006                     	;# 
    71  0007                     	;# 
    72  0008                     	;# 
    73  0009                     	;# 
    74  000A                     	;# 
    75  000B                     	;# 
    76  000C                     	;# 
    77  000D                     	;# 
    78  000E                     	;# 
    79  000E                     	;# 
    80  000F                     	;# 
    81  0010                     	;# 
    82  0011                     	;# 
    83  0012                     	;# 
    84  0013                     	;# 
    85  0014                     	;# 
    86  0015                     	;# 
    87  0015                     	;# 
    88  0016                     	;# 
    89  0017                     	;# 
    90  0018                     	;# 
    91  0019                     	;# 
    92  001A                     	;# 
    93  001B                     	;# 
    94  001B                     	;# 
    95  001C                     	;# 
    96  001D                     	;# 
    97  001E                     	;# 
    98  001F                     	;# 
    99  0081                     	;# 
   100  0085                     	;# 
   101  0086                     	;# 
   102  0087                     	;# 
   103  0088                     	;# 
   104  0089                     	;# 
   105  008C                     	;# 
   106  008D                     	;# 
   107  008E                     	;# 
   108  008F                     	;# 
   109  0090                     	;# 
   110  0091                     	;# 
   111  0092                     	;# 
   112  0093                     	;# 
   113  0093                     	;# 
   114  0093                     	;# 
   115  0094                     	;# 
   116  0095                     	;# 
   117  0096                     	;# 
   118  0097                     	;# 
   119  0098                     	;# 
   120  0099                     	;# 
   121  009A                     	;# 
   122  009B                     	;# 
   123  009C                     	;# 
   124  009D                     	;# 
   125  009E                     	;# 
   126  009F                     	;# 
   127  0105                     	;# 
   128  0107                     	;# 
   129  0108                     	;# 
   130  0109                     	;# 
   131  010C                     	;# 
   132  010C                     	;# 
   133  010D                     	;# 
   134  010E                     	;# 
   135  010F                     	;# 
   136  0185                     	;# 
   137  0187                     	;# 
   138  0188                     	;# 
   139  0189                     	;# 
   140  018C                     	;# 
   141  018D                     	;# 
   142  0000                     	;# 
   143  0001                     	;# 
   144  0002                     	;# 
   145  0003                     	;# 
   146  0004                     	;# 
   147  0005                     	;# 
   148  0006                     	;# 
   149  0007                     	;# 
   150  0008                     	;# 
   151  0009                     	;# 
   152  000A                     	;# 
   153  000B                     	;# 
   154  000C                     	;# 
   155  000D                     	;# 
   156  000E                     	;# 
   157  000E                     	;# 
   158  000F                     	;# 
   159  0010                     	;# 
   160  0011                     	;# 
   161  0012                     	;# 
   162  0013                     	;# 
   163  0014                     	;# 
   164  0015                     	;# 
   165  0015                     	;# 
   166  0016                     	;# 
   167  0017                     	;# 
   168  0018                     	;# 
   169  0019                     	;# 
   170  001A                     	;# 
   171  001B                     	;# 
   172  001B                     	;# 
   173  001C                     	;# 
   174  001D                     	;# 
   175  001E                     	;# 
   176  001F                     	;# 
   177  0081                     	;# 
   178  0085                     	;# 
   179  0086                     	;# 
   180  0087                     	;# 
   181  0088                     	;# 
   182  0089                     	;# 
   183  008C                     	;# 
   184  008D                     	;# 
   185  008E                     	;# 
   186  008F                     	;# 
   187  0090                     	;# 
   188  0091                     	;# 
   189  0092                     	;# 
   190  0093                     	;# 
   191  0093                     	;# 
   192  0093                     	;# 
   193  0094                     	;# 
   194  0095                     	;# 
   195  0096                     	;# 
   196  0097                     	;# 
   197  0098                     	;# 
   198  0099                     	;# 
   199  009A                     	;# 
   200  009B                     	;# 
   201  009C                     	;# 
   202  009D                     	;# 
   203  009E                     	;# 
   204  009F                     	;# 
   205  0105                     	;# 
   206  0107                     	;# 
   207  0108                     	;# 
   208  0109                     	;# 
   209  010C                     	;# 
   210  010C                     	;# 
   211  010D                     	;# 
   212  010E                     	;# 
   213  010F                     	;# 
   214  0185                     	;# 
   215  0187                     	;# 
   216  0188                     	;# 
   217  0189                     	;# 
   218  018C                     	;# 
   219  018D                     	;# 
   220  0000                     	;# 
   221  0001                     	;# 
   222  0002                     	;# 
   223  0003                     	;# 
   224  0004                     	;# 
   225  0005                     	;# 
   226  0006                     	;# 
   227  0007                     	;# 
   228  0008                     	;# 
   229  0009                     	;# 
   230  000A                     	;# 
   231  000B                     	;# 
   232  000C                     	;# 
   233  000D                     	;# 
   234  000E                     	;# 
   235  000E                     	;# 
   236  000F                     	;# 
   237  0010                     	;# 
   238  0011                     	;# 
   239  0012                     	;# 
   240  0013                     	;# 
   241  0014                     	;# 
   242  0015                     	;# 
   243  0015                     	;# 
   244  0016                     	;# 
   245  0017                     	;# 
   246  0018                     	;# 
   247  0019                     	;# 
   248  001A                     	;# 
   249  001B                     	;# 
   250  001B                     	;# 
   251  001C                     	;# 
   252  001D                     	;# 
   253  001E                     	;# 
   254  001F                     	;# 
   255  0081                     	;# 
   256  0085                     	;# 
   257  0086                     	;# 
   258  0087                     	;# 
   259  0088                     	;# 
   260  0089                     	;# 
   261  008C                     	;# 
   262  008D                     	;# 
   263  008E                     	;# 
   264  008F                     	;# 
   265  0090                     	;# 
   266  0091                     	;# 
   267  0092                     	;# 
   268  0093                     	;# 
   269  0093                     	;# 
   270  0093                     	;# 
   271  0094                     	;# 
   272  0095                     	;# 
   273  0096                     	;# 
   274  0097                     	;# 
   275  0098                     	;# 
   276  0099                     	;# 
   277  009A                     	;# 
   278  009B                     	;# 
   279  009C                     	;# 
   280  009D                     	;# 
   281  009E                     	;# 
   282  009F                     	;# 
   283  0105                     	;# 
   284  0107                     	;# 
   285  0108                     	;# 
   286  0109                     	;# 
   287  010C                     	;# 
   288  010C                     	;# 
   289  010D                     	;# 
   290  010E                     	;# 
   291  010F                     	;# 
   292  0185                     	;# 
   293  0187                     	;# 
   294  0188                     	;# 
   295  0189                     	;# 
   296  018C                     	;# 
   297  018D                     	;# 
   298  0000                     	;# 
   299  0001                     	;# 
   300  0002                     	;# 
   301  0003                     	;# 
   302  0004                     	;# 
   303  0005                     	;# 
   304  0006                     	;# 
   305  0007                     	;# 
   306  0008                     	;# 
   307  0009                     	;# 
   308  000A                     	;# 
   309  000B                     	;# 
   310  000C                     	;# 
   311  000D                     	;# 
   312  000E                     	;# 
   313  000E                     	;# 
   314  000F                     	;# 
   315  0010                     	;# 
   316  0011                     	;# 
   317  0012                     	;# 
   318  0013                     	;# 
   319  0014                     	;# 
   320  0015                     	;# 
   321  0015                     	;# 
   322  0016                     	;# 
   323  0017                     	;# 
   324  0018                     	;# 
   325  0019                     	;# 
   326  001A                     	;# 
   327  001B                     	;# 
   328  001B                     	;# 
   329  001C                     	;# 
   330  001D                     	;# 
   331  001E                     	;# 
   332  001F                     	;# 
   333  0081                     	;# 
   334  0085                     	;# 
   335  0086                     	;# 
   336  0087                     	;# 
   337  0088                     	;# 
   338  0089                     	;# 
   339  008C                     	;# 
   340  008D                     	;# 
   341  008E                     	;# 
   342  008F                     	;# 
   343  0090                     	;# 
   344  0091                     	;# 
   345  0092                     	;# 
   346  0093                     	;# 
   347  0093                     	;# 
   348  0093                     	;# 
   349  0094                     	;# 
   350  0095                     	;# 
   351  0096                     	;# 
   352  0097                     	;# 
   353  0098                     	;# 
   354  0099                     	;# 
   355  009A                     	;# 
   356  009B                     	;# 
   357  009C                     	;# 
   358  009D                     	;# 
   359  009E                     	;# 
   360  009F                     	;# 
   361  0105                     	;# 
   362  0107                     	;# 
   363  0108                     	;# 
   364  0109                     	;# 
   365  010C                     	;# 
   366  010C                     	;# 
   367  010D                     	;# 
   368  010E                     	;# 
   369  010F                     	;# 
   370  0185                     	;# 
   371  0187                     	;# 
   372  0188                     	;# 
   373  0189                     	;# 
   374  018C                     	;# 
   375  018D                     	;# 
   376  0000                     	;# 
   377  0001                     	;# 
   378  0002                     	;# 
   379  0003                     	;# 
   380  0004                     	;# 
   381  0005                     	;# 
   382  0006                     	;# 
   383  0007                     	;# 
   384  0008                     	;# 
   385  0009                     	;# 
   386  000A                     	;# 
   387  000B                     	;# 
   388  000C                     	;# 
   389  000D                     	;# 
   390  000E                     	;# 
   391  000E                     	;# 
   392  000F                     	;# 
   393  0010                     	;# 
   394  0011                     	;# 
   395  0012                     	;# 
   396  0013                     	;# 
   397  0014                     	;# 
   398  0015                     	;# 
   399  0015                     	;# 
   400  0016                     	;# 
   401  0017                     	;# 
   402  0018                     	;# 
   403  0019                     	;# 
   404  001A                     	;# 
   405  001B                     	;# 
   406  001B                     	;# 
   407  001C                     	;# 
   408  001D                     	;# 
   409  001E                     	;# 
   410  001F                     	;# 
   411  0081                     	;# 
   412  0085                     	;# 
   413  0086                     	;# 
   414  0087                     	;# 
   415  0088                     	;# 
   416  0089                     	;# 
   417  008C                     	;# 
   418  008D                     	;# 
   419  008E                     	;# 
   420  008F                     	;# 
   421  0090                     	;# 
   422  0091                     	;# 
   423  0092                     	;# 
   424  0093                     	;# 
   425  0093                     	;# 
   426  0093                     	;# 
   427  0094                     	;# 
   428  0095                     	;# 
   429  0096                     	;# 
   430  0097                     	;# 
   431  0098                     	;# 
   432  0099                     	;# 
   433  009A                     	;# 
   434  009B                     	;# 
   435  009C                     	;# 
   436  009D                     	;# 
   437  009E                     	;# 
   438  009F                     	;# 
   439  0105                     	;# 
   440  0107                     	;# 
   441  0108                     	;# 
   442  0109                     	;# 
   443  010C                     	;# 
   444  010C                     	;# 
   445  010D                     	;# 
   446  010E                     	;# 
   447  010F                     	;# 
   448  0185                     	;# 
   449  0187                     	;# 
   450  0188                     	;# 
   451  0189                     	;# 
   452  018C                     	;# 
   453  018D                     	;# 
   454  0009                     _PORTE	set	9
   455  0008                     _PORTD	set	8
   456  0007                     _PORTC	set	7
   457  0006                     _PORTB	set	6
   458  001A                     _RCREG	set	26
   459  0005                     _PORTA	set	5
   460  0019                     _TXREG	set	25
   461  000C                     _PIR1bits	set	12
   462  0001                     _TMR0	set	1
   463  000B                     _INTCONbits	set	11
   464  0013                     _SSPBUF	set	19
   465  0014                     _SSPCON	set	20
   466  0018                     _RCSTAbits	set	24
   467  0081                     _OPTION_REG	set	129
   468  0089                     _TRISE	set	137
   469  0088                     _TRISD	set	136
   470  0087                     _TRISC	set	135
   471  0086                     _TRISB	set	134
   472  0085                     _TRISA	set	133
   473  008C                     _PIE1bits	set	140
   474  0091                     _SSPCON2bits	set	145
   475  0087                     _TRISCbits	set	135
   476  0094                     _SSPSTAT	set	148
   477  0093                     _SSPADD	set	147
   478  0091                     _SSPCON2	set	145
   479  009A                     _SPBRGH	set	154
   480  0099                     _SPBRG	set	153
   481  0098                     _TXSTAbits	set	152
   482  008F                     _OSCCONbits	set	143
   483  0105                     _WDTCON	set	261
   484  0189                     _ANSELH	set	393
   485  0188                     _ANSEL	set	392
   486  0187                     _BAUDCTLbits	set	391
   487                           
   488                           	psect	cinit
   489  0011                     start_initialization:	
   490                           ; #config settings
   491                           
   492  0011                     __initialization:
   493                           
   494                           ; Clear objects allocated to COMMON
   495  0011  01FA               	clrf	__pbssCOMMON& (0+127)
   496  0012  01FB               	clrf	(__pbssCOMMON+1)& (0+127)
   497  0013  01FC               	clrf	(__pbssCOMMON+2)& (0+127)
   498  0014  01FD               	clrf	(__pbssCOMMON+3)& (0+127)
   499                           
   500                           ; Clear objects allocated to BANK0
   501  0015  1283               	bcf	3,5	;RP0=0, select bank0
   502  0016  1303               	bcf	3,6	;RP1=0, select bank0
   503  0017  01B7               	clrf	__pbssBANK0& (0+127)
   504  0018  01B8               	clrf	(__pbssBANK0+1)& (0+127)
   505  0019  01B9               	clrf	(__pbssBANK0+2)& (0+127)
   506  001A  01BA               	clrf	(__pbssBANK0+3)& (0+127)
   507  001B  01BB               	clrf	(__pbssBANK0+4)& (0+127)
   508  001C  01BC               	clrf	(__pbssBANK0+5)& (0+127)
   509  001D  01BD               	clrf	(__pbssBANK0+6)& (0+127)
   510  001E  01BE               	clrf	(__pbssBANK0+7)& (0+127)
   511  001F  01BF               	clrf	(__pbssBANK0+8)& (0+127)
   512  0020  01C0               	clrf	(__pbssBANK0+9)& (0+127)
   513  0021                     end_of_initialization:	
   514                           ;End of C runtime variable initialization code
   515                           
   516  0021                     __end_of__initialization:
   517  0021  0183               	clrf	3
   518  0022  120A  118A  2957   	ljmp	_main	;jump to C main() function
   519                           
   520                           	psect	bssCOMMON
   521  007A                     __pbssCOMMON:
   522  007A                     _RECEPCION_LED:
   523  007A                     	ds	1
   524  007B                     _FLAGI2C:
   525  007B                     	ds	1
   526  007C                     _FLAGRX:
   527  007C                     	ds	1
   528  007D                     _FLAGTX:
   529  007D                     	ds	1
   530                           
   531                           	psect	bssBANK0
   532  0037                     __pbssBANK0:
   533  0037                     _RECEPCION_ENTER:
   534  0037                     	ds	1
   535  0038                     _RECEPCION_ACTIVACION:
   536  0038                     	ds	1
   537  0039                     _YEAR:
   538  0039                     	ds	1
   539  003A                     _MONTH:
   540  003A                     	ds	1
   541  003B                     _DATE:
   542  003B                     	ds	1
   543  003C                     _DAY:
   544  003C                     	ds	1
   545  003D                     _HOUR:
   546  003D                     	ds	1
   547  003E                     _MINUTES:
   548  003E                     	ds	1
   549  003F                     _SECONDS:
   550  003F                     	ds	1
   551  0040                     _CONTADOR:
   552  0040                     	ds	1
   553                           
   554                           	psect	cstackCOMMON
   555  0070                     __pcstackCOMMON:
   556  0070                     ?_Envio:
   557  0070                     ?_Setup:	
   558                           ; 1 bytes @ 0x0
   559                           
   560  0070                     ?_I2C_RTC_Init:	
   561                           ; 1 bytes @ 0x0
   562                           
   563  0070                     ?_initOsc:	
   564                           ; 1 bytes @ 0x0
   565                           
   566  0070                     ?_initUART:	
   567                           ; 1 bytes @ 0x0
   568                           
   569  0070                     ?_ASCII:	
   570                           ; 1 bytes @ 0x0
   571                           
   572  0070                     ??_ASCII:	
   573                           ; 1 bytes @ 0x0
   574                           
   575  0070                     ?_I2C_Master_Wait:	
   576                           ; 1 bytes @ 0x0
   577                           
   578  0070                     ?_I2C_Master_Start:	
   579                           ; 1 bytes @ 0x0
   580                           
   581  0070                     ?_I2C_Master_RepeatedStart:	
   582                           ; 1 bytes @ 0x0
   583                           
   584  0070                     ?_I2C_Master_Stop:	
   585                           ; 1 bytes @ 0x0
   586                           
   587  0070                     ?_I2C_Master_Write:	
   588                           ; 1 bytes @ 0x0
   589                           
   590  0070                     ?_I2C_Master_Read:	
   591                           ; 1 bytes @ 0x0
   592                           
   593  0070                     ?_isr:	
   594                           ; 1 bytes @ 0x0
   595                           
   596  0070                     ?_main:	
   597                           ; 1 bytes @ 0x0
   598                           
   599                           
   600                           ; 1 bytes @ 0x0
   601  0070                     	ds	2
   602  0072                     ASCII@valor:
   603                           
   604                           ; 1 bytes @ 0x2
   605  0072                     	ds	1
   606  0073                     ??_Envio:
   607                           
   608                           ; 1 bytes @ 0x3
   609  0073                     	ds	2
   610  0075                     ??_isr:
   611                           
   612                           ; 1 bytes @ 0x5
   613  0075                     	ds	5
   614                           
   615                           	psect	cstackBANK0
   616  0020                     __pcstackBANK0:
   617  0020                     ??_initOsc:
   618  0020                     ??_initUART:	
   619                           ; 1 bytes @ 0x0
   620                           
   621  0020                     ??_I2C_Master_Wait:	
   622                           ; 1 bytes @ 0x0
   623                           
   624  0020                     ??_I2C_Master_Start:	
   625                           ; 1 bytes @ 0x0
   626                           
   627  0020                     ??_I2C_Master_RepeatedStart:	
   628                           ; 1 bytes @ 0x0
   629                           
   630  0020                     ??_I2C_Master_Stop:	
   631                           ; 1 bytes @ 0x0
   632                           
   633  0020                     ??_I2C_Master_Write:	
   634                           ; 1 bytes @ 0x0
   635                           
   636  0020                     ??_I2C_Master_Read:	
   637                           ; 1 bytes @ 0x0
   638                           
   639  0020                     ?___lldiv:	
   640                           ; 1 bytes @ 0x0
   641                           
   642  0020                     I2C_Master_Write@d:	
   643                           ; 4 bytes @ 0x0
   644                           
   645  0020                     ___lldiv@divisor:	
   646                           ; 1 bytes @ 0x0
   647                           
   648                           
   649                           ; 4 bytes @ 0x0
   650  0020                     	ds	1
   651  0021                     ??_I2C_RTC_Init:
   652                           
   653                           ; 1 bytes @ 0x1
   654  0021                     	ds	1
   655  0022                     initOsc@IRCF:
   656  0022                     I2C_Master_Read@temp:	
   657                           ; 1 bytes @ 0x2
   658                           
   659                           
   660                           ; 2 bytes @ 0x2
   661  0022                     	ds	2
   662  0024                     I2C_Master_Read@a:
   663  0024                     ___lldiv@dividend:	
   664                           ; 1 bytes @ 0x4
   665                           
   666                           
   667                           ; 4 bytes @ 0x4
   668  0024                     	ds	4
   669  0028                     ??___lldiv:
   670                           
   671                           ; 1 bytes @ 0x8
   672  0028                     	ds	1
   673  0029                     ___lldiv@quotient:
   674                           
   675                           ; 4 bytes @ 0x9
   676  0029                     	ds	4
   677  002D                     ___lldiv@counter:
   678                           
   679                           ; 1 bytes @ 0xD
   680  002D                     	ds	1
   681  002E                     ?_I2C_Master_Init:
   682  002E                     I2C_Master_Init@c:	
   683                           ; 1 bytes @ 0xE
   684                           
   685                           
   686                           ; 4 bytes @ 0xE
   687  002E                     	ds	4
   688  0032                     ??_I2C_Master_Init:
   689                           
   690                           ; 1 bytes @ 0x12
   691  0032                     	ds	4
   692  0036                     ??_Setup:
   693  0036                     ??_main:	
   694                           ; 1 bytes @ 0x16
   695                           
   696                           
   697                           ; 1 bytes @ 0x16
   698  0036                     	ds	1
   699                           
   700                           	psect	maintext
   701  0157                     __pmaintext:	
   702 ;;
   703 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
   704 ;;
   705 ;; *************** function _main *****************
   706 ;; Defined at:
   707 ;;		line 109 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
   708 ;; Parameters:    Size  Location     Type
   709 ;;		None
   710 ;; Auto vars:     Size  Location     Type
   711 ;;		None
   712 ;; Return value:  Size  Location     Type
   713 ;;                  1    wreg      void 
   714 ;; Registers used:
   715 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   716 ;; Tracked objects:
   717 ;;		On entry : B00/0
   718 ;;		On exit  : 0/0
   719 ;;		Unchanged: 0/0
   720 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   721 ;;      Params:         0       0       0       0       0
   722 ;;      Locals:         0       0       0       0       0
   723 ;;      Temps:          0       1       0       0       0
   724 ;;      Totals:         0       1       0       0       0
   725 ;;Total ram usage:        1 bytes
   726 ;; Hardware stack levels required when called:    6
   727 ;; This function calls:
   728 ;;		_I2C_Master_Read
   729 ;;		_I2C_Master_RepeatedStart
   730 ;;		_I2C_Master_Start
   731 ;;		_I2C_Master_Stop
   732 ;;		_I2C_Master_Write
   733 ;;		_I2C_RTC_Init
   734 ;;		_Setup
   735 ;; This function is called by:
   736 ;;		Startup code after reset
   737 ;; This function uses a non-reentrant model
   738 ;;
   739                           
   740                           
   741                           ;psect for function _main
   742  0157                     _main:
   743  0157                     l1812:	
   744                           ;incstack = 0
   745                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   746                           
   747                           
   748                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 110:     Setup();
   749  0157  120A  118A  23A6  120A  118A  	fcall	_Setup
   750  015C                     l1814:
   751                           
   752                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 111:     I2C_RTC_Init();
   753  015C  120A  118A  230E  120A  118A  	fcall	_I2C_RTC_Init
   754  0161                     l1816:
   755                           
   756                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 114:         I2C_Master_Start(
      +                          );
   757  0161  120A  118A  2483  120A  118A  	fcall	_I2C_Master_Start
   758  0166                     l1818:
   759                           
   760                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 115:         I2C_Master_Write(
      +                          0xD0);
   761  0166  30D0               	movlw	208
   762  0167  120A  118A  2460  120A  118A  	fcall	_I2C_Master_Write
   763  016C                     l1820:
   764                           
   765                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 116:         I2C_Master_Write(
      +                          0);
   766  016C  3000               	movlw	0
   767  016D  120A  118A  2460  120A  118A  	fcall	_I2C_Master_Write
   768  0172                     l1822:
   769                           
   770                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 119:         I2C_Master_Repeat
      +                          edStart();
   771  0172  120A  118A  248C  120A  118A  	fcall	_I2C_Master_RepeatedStart
   772  0177                     l1824:
   773                           
   774                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 120:         I2C_Master_Write(
      +                          0xD1);
   775  0177  30D1               	movlw	209
   776  0178  120A  118A  2460  120A  118A  	fcall	_I2C_Master_Write
   777  017D                     l1826:
   778                           
   779                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 121:         SECONDS = I2C_Mas
      +                          ter_Read(1);
   780  017D  3001               	movlw	1
   781  017E  120A  118A  241B  120A  118A  	fcall	_I2C_Master_Read
   782  0183  1283               	bcf	3,5	;RP0=0, select bank0
   783  0184  1303               	bcf	3,6	;RP1=0, select bank0
   784  0185  00B6               	movwf	??_main
   785  0186  0836               	movf	??_main,w
   786  0187  00BF               	movwf	_SECONDS
   787  0188                     l1828:
   788                           
   789                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 122:         MINUTES = I2C_Mas
      +                          ter_Read(1);
   790  0188  3001               	movlw	1
   791  0189  120A  118A  241B  120A  118A  	fcall	_I2C_Master_Read
   792  018E  1283               	bcf	3,5	;RP0=0, select bank0
   793  018F  1303               	bcf	3,6	;RP1=0, select bank0
   794  0190  00B6               	movwf	??_main
   795  0191  0836               	movf	??_main,w
   796  0192  00BE               	movwf	_MINUTES
   797  0193                     l1830:
   798                           
   799                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 123:         HOUR = I2C_Master
      +                          _Read(1);
   800  0193  3001               	movlw	1
   801  0194  120A  118A  241B  120A  118A  	fcall	_I2C_Master_Read
   802  0199  1283               	bcf	3,5	;RP0=0, select bank0
   803  019A  1303               	bcf	3,6	;RP1=0, select bank0
   804  019B  00B6               	movwf	??_main
   805  019C  0836               	movf	??_main,w
   806  019D  00BD               	movwf	_HOUR
   807  019E                     l1832:
   808                           
   809                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 124:         DAY = I2C_Master_
      +                          Read(1);
   810  019E  3001               	movlw	1
   811  019F  120A  118A  241B  120A  118A  	fcall	_I2C_Master_Read
   812  01A4  1283               	bcf	3,5	;RP0=0, select bank0
   813  01A5  1303               	bcf	3,6	;RP1=0, select bank0
   814  01A6  00B6               	movwf	??_main
   815  01A7  0836               	movf	??_main,w
   816  01A8  00BC               	movwf	_DAY
   817  01A9                     l1834:
   818                           
   819                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 125:         DATE = I2C_Master
      +                          _Read(1);
   820  01A9  3001               	movlw	1
   821  01AA  120A  118A  241B  120A  118A  	fcall	_I2C_Master_Read
   822  01AF  1283               	bcf	3,5	;RP0=0, select bank0
   823  01B0  1303               	bcf	3,6	;RP1=0, select bank0
   824  01B1  00B6               	movwf	??_main
   825  01B2  0836               	movf	??_main,w
   826  01B3  00BB               	movwf	_DATE
   827  01B4                     l1836:
   828                           
   829                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 126:         MONTH = I2C_Maste
      +                          r_Read(1);
   830  01B4  3001               	movlw	1
   831  01B5  120A  118A  241B  120A  118A  	fcall	_I2C_Master_Read
   832  01BA  1283               	bcf	3,5	;RP0=0, select bank0
   833  01BB  1303               	bcf	3,6	;RP1=0, select bank0
   834  01BC  00B6               	movwf	??_main
   835  01BD  0836               	movf	??_main,w
   836  01BE  00BA               	movwf	_MONTH
   837  01BF                     l1838:
   838                           
   839                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 127:         YEAR = I2C_Master
      +                          _Read(0);
   840  01BF  3000               	movlw	0
   841  01C0  120A  118A  241B  120A  118A  	fcall	_I2C_Master_Read
   842  01C5  1283               	bcf	3,5	;RP0=0, select bank0
   843  01C6  1303               	bcf	3,6	;RP1=0, select bank0
   844  01C7  00B6               	movwf	??_main
   845  01C8  0836               	movf	??_main,w
   846  01C9  00B9               	movwf	_YEAR
   847  01CA                     l1840:
   848                           
   849                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 128:         I2C_Master_Stop()
      +                          ;
   850  01CA  120A  118A  247A  120A  118A  	fcall	_I2C_Master_Stop
   851  01CF                     l1842:
   852                           
   853                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 131:         if (RECEPCION_ENT
      +                          ER == 0x0A) {
   854  01CF  300A               	movlw	10
   855  01D0  1283               	bcf	3,5	;RP0=0, select bank0
   856  01D1  1303               	bcf	3,6	;RP1=0, select bank0
   857  01D2  0637               	xorwf	_RECEPCION_ENTER,w
   858  01D3  1D03               	btfss	3,2
   859  01D4  29D6               	goto	u431
   860  01D5  29D7               	goto	u430
   861  01D6                     u431:
   862  01D6  29E5               	goto	l202
   863  01D7                     u430:
   864  01D7                     l1844:
   865                           
   866                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 132:             INTCONbits.T0
      +                          IE = 1;
   867  01D7  168B               	bsf	11,5	;volatile
   868  01D8                     l1846:
   869                           
   870                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 133:             if (CONTADOR 
      +                          > 10) {
   871  01D8  300B               	movlw	11
   872  01D9  0240               	subwf	_CONTADOR,w
   873  01DA  1C03               	skipc
   874  01DB  29DD               	goto	u441
   875  01DC  29DE               	goto	u440
   876  01DD                     u441:
   877  01DD  2961               	goto	l1816
   878  01DE                     u440:
   879  01DE                     l1848:
   880                           
   881                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 134:                 PIE1bits.
      +                          TXIE = 1;
   882  01DE  1683               	bsf	3,5	;RP0=1, select bank1
   883  01DF  1303               	bcf	3,6	;RP1=0, select bank1
   884  01E0  160C               	bsf	12,4	;volatile
   885  01E1                     l1850:
   886                           
   887                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 135:                 CONTADOR 
      +                          = 0;
   888  01E1  1283               	bcf	3,5	;RP0=0, select bank0
   889  01E2  1303               	bcf	3,6	;RP1=0, select bank0
   890  01E3  01C0               	clrf	_CONTADOR
   891  01E4  2961               	goto	l1816
   892  01E5                     l202:	
   893                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 138:         else {
   894                           
   895                           
   896                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 139:             INTCONbits.T0
      +                          IE = 0;
   897  01E5  128B               	bcf	11,5	;volatile
   898                           
   899                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 140:             INTCONbits.T0
      +                          IF = 0;
   900  01E6  110B               	bcf	11,2	;volatile
   901  01E7  2961               	goto	l1816
   902  01E8  120A  118A  280E   	ljmp	start
   903  01EB                     __end_of_main:
   904                           
   905                           	psect	text1
   906  03A6                     __ptext1:	
   907 ;; *************** function _Setup *****************
   908 ;; Defined at:
   909 ;;		line 149 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
   910 ;; Parameters:    Size  Location     Type
   911 ;;		None
   912 ;; Auto vars:     Size  Location     Type
   913 ;;		None
   914 ;; Return value:  Size  Location     Type
   915 ;;                  1    wreg      void 
   916 ;; Registers used:
   917 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   918 ;; Tracked objects:
   919 ;;		On entry : 0/0
   920 ;;		On exit  : 0/0
   921 ;;		Unchanged: 0/0
   922 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   923 ;;      Params:         0       0       0       0       0
   924 ;;      Locals:         0       0       0       0       0
   925 ;;      Temps:          0       0       0       0       0
   926 ;;      Totals:         0       0       0       0       0
   927 ;;Total ram usage:        0 bytes
   928 ;; Hardware stack levels used:    1
   929 ;; Hardware stack levels required when called:    5
   930 ;; This function calls:
   931 ;;		_I2C_Master_Init
   932 ;;		_initOsc
   933 ;;		_initUART
   934 ;; This function is called by:
   935 ;;		_main
   936 ;; This function uses a non-reentrant model
   937 ;;
   938                           
   939                           
   940                           ;psect for function _Setup
   941  03A6                     _Setup:
   942  03A6                     l1742:	
   943                           ;incstack = 0
   944                           ; Regs used in _Setup: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   945                           
   946                           
   947                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 151:     PORTA = 0;
   948  03A6  1283               	bcf	3,5	;RP0=0, select bank0
   949  03A7  1303               	bcf	3,6	;RP1=0, select bank0
   950  03A8  0185               	clrf	5	;volatile
   951                           
   952                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 152:     PORTB = 0;
   953  03A9  0186               	clrf	6	;volatile
   954                           
   955                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 153:     PORTC = 0;
   956  03AA  0187               	clrf	7	;volatile
   957                           
   958                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 154:     PORTD = 0;
   959  03AB  0188               	clrf	8	;volatile
   960                           
   961                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 155:     PORTE = 0;
   962  03AC  0189               	clrf	9	;volatile
   963                           
   964                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 157:     ANSEL = 0;
   965  03AD  1683               	bsf	3,5	;RP0=1, select bank3
   966  03AE  1703               	bsf	3,6	;RP1=1, select bank3
   967  03AF  0188               	clrf	8	;volatile
   968                           
   969                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 158:     ANSELH = 0;
   970  03B0  0189               	clrf	9	;volatile
   971                           
   972                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 160:     TRISA = 0;
   973  03B1  1683               	bsf	3,5	;RP0=1, select bank1
   974  03B2  1303               	bcf	3,6	;RP1=0, select bank1
   975  03B3  0185               	clrf	5	;volatile
   976                           
   977                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 161:     TRISB = 0;
   978  03B4  0186               	clrf	6	;volatile
   979  03B5                     l1744:
   980                           
   981                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 162:     TRISC = 0b10011000;
   982  03B5  3098               	movlw	152
   983  03B6  0087               	movwf	7	;volatile
   984  03B7                     l1746:
   985                           
   986                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 163:     TRISD = 0;
   987  03B7  0188               	clrf	8	;volatile
   988  03B8                     l1748:
   989                           
   990                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 164:     TRISE = 0;
   991  03B8  0189               	clrf	9	;volatile
   992  03B9                     l1750:
   993                           
   994                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 167:     INTCONbits.GIE = 1;
   995  03B9  178B               	bsf	11,7	;volatile
   996  03BA                     l1752:
   997                           
   998                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 168:     INTCONbits.PEIE = 1;
   999  03BA  170B               	bsf	11,6	;volatile
  1000  03BB                     l1754:
  1001                           
  1002                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 169:     INTCONbits.T0IE = 1;
  1003  03BB  168B               	bsf	11,5	;volatile
  1004  03BC                     l1756:
  1005                           
  1006                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 170:     INTCONbits.T0IF = 0;
  1007  03BC  110B               	bcf	11,2	;volatile
  1008  03BD                     l1758:
  1009                           
  1010                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 171:     PIE1bits.TXIE = 1;
  1011  03BD  160C               	bsf	12,4	;volatile
  1012  03BE                     l1760:
  1013                           
  1014                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 172:     PIE1bits.RCIE = 1;
  1015  03BE  168C               	bsf	12,5	;volatile
  1016  03BF                     l1762:
  1017                           
  1018                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 174:     initOsc(6);
  1019  03BF  3006               	movlw	6
  1020  03C0  120A  118A  2253  120A  118A  	fcall	_initOsc
  1021  03C5                     l1764:
  1022                           
  1023                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 176:     initUART();
  1024  03C5  120A  118A  244C  120A  118A  	fcall	_initUART
  1025  03CA                     l1766:
  1026                           
  1027                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 178:     WDTCON = 0;
  1028  03CA  1283               	bcf	3,5	;RP0=0, select bank2
  1029  03CB  1703               	bsf	3,6	;RP1=1, select bank2
  1030  03CC  0185               	clrf	5	;volatile
  1031  03CD                     l1768:
  1032                           
  1033                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 179:     OPTION_REG = 0b110101
      +                          11;
  1034  03CD  30D7               	movlw	215
  1035  03CE  1683               	bsf	3,5	;RP0=1, select bank1
  1036  03CF  1303               	bcf	3,6	;RP1=0, select bank1
  1037  03D0  0081               	movwf	1	;volatile
  1038  03D1                     l1770:
  1039                           
  1040                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 181:     I2C_Master_Init(10000
      +                          0);
  1041  03D1  3000               	movlw	0
  1042  03D2  1283               	bcf	3,5	;RP0=0, select bank0
  1043  03D3  1303               	bcf	3,6	;RP1=0, select bank0
  1044  03D4  00B1               	movwf	I2C_Master_Init@c+3
  1045  03D5  3001               	movlw	1
  1046  03D6  00B0               	movwf	I2C_Master_Init@c+2
  1047  03D7  3086               	movlw	134
  1048  03D8  00AF               	movwf	I2C_Master_Init@c+1
  1049  03D9  30A0               	movlw	160
  1050  03DA  00AE               	movwf	I2C_Master_Init@c
  1051  03DB  120A  118A  23E1  120A  118A  	fcall	_I2C_Master_Init
  1052  03E0                     l210:
  1053  03E0  0008               	return
  1054  03E1                     __end_of_Setup:
  1055                           
  1056                           	psect	text2
  1057  044C                     __ptext2:	
  1058 ;; *************** function _initUART *****************
  1059 ;; Defined at:
  1060 ;;		line 6 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c"
  1061 ;; Parameters:    Size  Location     Type
  1062 ;;		None
  1063 ;; Auto vars:     Size  Location     Type
  1064 ;;		None
  1065 ;; Return value:  Size  Location     Type
  1066 ;;                  1    wreg      void 
  1067 ;; Registers used:
  1068 ;;		wreg, status,2
  1069 ;; Tracked objects:
  1070 ;;		On entry : 0/0
  1071 ;;		On exit  : 0/0
  1072 ;;		Unchanged: 0/0
  1073 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1074 ;;      Params:         0       0       0       0       0
  1075 ;;      Locals:         0       0       0       0       0
  1076 ;;      Temps:          0       0       0       0       0
  1077 ;;      Totals:         0       0       0       0       0
  1078 ;;Total ram usage:        0 bytes
  1079 ;; Hardware stack levels used:    1
  1080 ;; Hardware stack levels required when called:    3
  1081 ;; This function calls:
  1082 ;;		Nothing
  1083 ;; This function is called by:
  1084 ;;		_Setup
  1085 ;; This function uses a non-reentrant model
  1086 ;;
  1087                           
  1088                           
  1089                           ;psect for function _initUART
  1090  044C                     _initUART:
  1091  044C                     l1424:	
  1092                           ;incstack = 0
  1093                           ; Regs used in _initUART: [wreg+status,2]
  1094                           
  1095                           
  1096                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 8:     TXSTAbits.TX9 = 0;
  1097  044C  1683               	bsf	3,5	;RP0=1, select bank1
  1098  044D  1303               	bcf	3,6	;RP1=0, select bank1
  1099  044E  1318               	bcf	24,6	;volatile
  1100                           
  1101                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 9:     TXSTAbits.SYNC = 0;
  1102  044F  1218               	bcf	24,4	;volatile
  1103                           
  1104                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 10:     TXSTAbits.BRGH = 1;
  1105  0450  1518               	bsf	24,2	;volatile
  1106                           
  1107                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 11:     BAUDCTLbits.BRG16 = 0
      +                          ;
  1108  0451  1683               	bsf	3,5	;RP0=1, select bank3
  1109  0452  1703               	bsf	3,6	;RP1=1, select bank3
  1110  0453  1187               	bcf	7,3	;volatile
  1111  0454                     l1426:
  1112                           
  1113                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 12:     SPBRG = 25;
  1114  0454  3019               	movlw	25
  1115  0455  1683               	bsf	3,5	;RP0=1, select bank1
  1116  0456  1303               	bcf	3,6	;RP1=0, select bank1
  1117  0457  0099               	movwf	25	;volatile
  1118  0458                     l1428:
  1119                           
  1120                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 13:     SPBRGH = 0;
  1121  0458  019A               	clrf	26	;volatile
  1122  0459                     l1430:
  1123                           
  1124                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 14:     TXSTAbits.TXEN = 1;
  1125  0459  1698               	bsf	24,5	;volatile
  1126  045A                     l1432:
  1127                           
  1128                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 17:     RCSTAbits.SPEN = 1;
  1129  045A  1283               	bcf	3,5	;RP0=0, select bank0
  1130  045B  1303               	bcf	3,6	;RP1=0, select bank0
  1131  045C  1798               	bsf	24,7	;volatile
  1132  045D                     l1434:
  1133                           
  1134                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 18:     RCSTAbits.RX9 = 0;
  1135  045D  1318               	bcf	24,6	;volatile
  1136  045E                     l1436:
  1137                           
  1138                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 19:     RCSTAbits.CREN = 1;
  1139  045E  1618               	bsf	24,4	;volatile
  1140  045F                     l29:
  1141  045F  0008               	return
  1142  0460                     __end_of_initUART:
  1143                           
  1144                           	psect	text3
  1145  0253                     __ptext3:	
  1146 ;; *************** function _initOsc *****************
  1147 ;; Defined at:
  1148 ;;		line 6 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c"
  1149 ;; Parameters:    Size  Location     Type
  1150 ;;  IRCF            1    wreg     unsigned char 
  1151 ;; Auto vars:     Size  Location     Type
  1152 ;;  IRCF            1    2[BANK0 ] unsigned char 
  1153 ;; Return value:  Size  Location     Type
  1154 ;;                  1    wreg      void 
  1155 ;; Registers used:
  1156 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  1157 ;; Tracked objects:
  1158 ;;		On entry : 0/0
  1159 ;;		On exit  : 0/0
  1160 ;;		Unchanged: 0/0
  1161 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1162 ;;      Params:         0       0       0       0       0
  1163 ;;      Locals:         0       1       0       0       0
  1164 ;;      Temps:          0       2       0       0       0
  1165 ;;      Totals:         0       3       0       0       0
  1166 ;;Total ram usage:        3 bytes
  1167 ;; Hardware stack levels used:    1
  1168 ;; Hardware stack levels required when called:    3
  1169 ;; This function calls:
  1170 ;;		Nothing
  1171 ;; This function is called by:
  1172 ;;		_Setup
  1173 ;; This function uses a non-reentrant model
  1174 ;;
  1175                           
  1176                           
  1177                           ;psect for function _initOsc
  1178  0253                     _initOsc:
  1179                           
  1180                           ;incstack = 0
  1181                           ; Regs used in _initOsc: [wreg-fsr0h+status,2+status,0]
  1182                           ;initOsc@IRCF stored from wreg
  1183  0253  1283               	bcf	3,5	;RP0=0, select bank0
  1184  0254  1303               	bcf	3,6	;RP1=0, select bank0
  1185  0255  00A2               	movwf	initOsc@IRCF
  1186  0256                     l1412:
  1187                           
  1188                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 8:     switch(IRCF){
  1189  0256  2A8D               	goto	l1416
  1190  0257                     l6:	
  1191                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 9:         case 0:
  1192                           
  1193                           
  1194                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 10:             OSCCONbit
      +                          s.IRCF2 = 0;
  1195  0257  1683               	bsf	3,5	;RP0=1, select bank1
  1196  0258  1303               	bcf	3,6	;RP1=0, select bank1
  1197  0259  130F               	bcf	15,6	;volatile
  1198                           
  1199                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 11:             OSCCONbit
      +                          s.IRCF1 = 0;
  1200  025A  128F               	bcf	15,5	;volatile
  1201                           
  1202                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 12:             OSCCONbit
      +                          s.IRCF0 = 0;
  1203  025B  120F               	bcf	15,4	;volatile
  1204                           
  1205                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 13:             break;
  1206  025C  2AAF               	goto	l7
  1207  025D                     l8:	
  1208                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 14:         case 1:
  1209                           
  1210                           
  1211                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 15:             OSCCONbit
      +                          s.IRCF2 = 0;
  1212  025D  1683               	bsf	3,5	;RP0=1, select bank1
  1213  025E  1303               	bcf	3,6	;RP1=0, select bank1
  1214  025F  130F               	bcf	15,6	;volatile
  1215                           
  1216                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 16:             OSCCONbit
      +                          s.IRCF1 = 0;
  1217  0260  128F               	bcf	15,5	;volatile
  1218                           
  1219                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 17:             OSCCONbit
      +                          s.IRCF0 = 1;
  1220  0261  160F               	bsf	15,4	;volatile
  1221                           
  1222                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 18:             break;
  1223  0262  2AAF               	goto	l7
  1224  0263                     l9:	
  1225                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 19:         case 2:
  1226                           
  1227                           
  1228                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 20:             OSCCONbit
      +                          s.IRCF2 = 0;
  1229  0263  1683               	bsf	3,5	;RP0=1, select bank1
  1230  0264  1303               	bcf	3,6	;RP1=0, select bank1
  1231  0265  130F               	bcf	15,6	;volatile
  1232                           
  1233                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 21:             OSCCONbit
      +                          s.IRCF1 = 1;
  1234  0266  168F               	bsf	15,5	;volatile
  1235                           
  1236                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 22:             OSCCONbit
      +                          s.IRCF0 = 0;
  1237  0267  120F               	bcf	15,4	;volatile
  1238                           
  1239                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 23:             break;
  1240  0268  2AAF               	goto	l7
  1241  0269                     l10:	
  1242                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 24:         case 3:
  1243                           
  1244                           
  1245                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 25:             OSCCONbit
      +                          s.IRCF2 = 0;
  1246  0269  1683               	bsf	3,5	;RP0=1, select bank1
  1247  026A  1303               	bcf	3,6	;RP1=0, select bank1
  1248  026B  130F               	bcf	15,6	;volatile
  1249                           
  1250                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 26:             OSCCONbit
      +                          s.IRCF1 = 1;
  1251  026C  168F               	bsf	15,5	;volatile
  1252                           
  1253                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 27:             OSCCONbit
      +                          s.IRCF0 = 1;
  1254  026D  160F               	bsf	15,4	;volatile
  1255                           
  1256                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 28:             break;
  1257  026E  2AAF               	goto	l7
  1258  026F                     l11:	
  1259                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 29:         case 4:
  1260                           
  1261                           
  1262                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 30:             OSCCONbit
      +                          s.IRCF2 = 1;
  1263  026F  1683               	bsf	3,5	;RP0=1, select bank1
  1264  0270  1303               	bcf	3,6	;RP1=0, select bank1
  1265  0271  170F               	bsf	15,6	;volatile
  1266                           
  1267                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 31:             OSCCONbit
      +                          s.IRCF1 = 0;
  1268  0272  128F               	bcf	15,5	;volatile
  1269                           
  1270                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 32:             OSCCONbit
      +                          s.IRCF0 = 0;
  1271  0273  120F               	bcf	15,4	;volatile
  1272                           
  1273                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 33:             break;
  1274  0274  2AAF               	goto	l7
  1275  0275                     l12:	
  1276                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 34:         case 5:
  1277                           
  1278                           
  1279                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 35:             OSCCONbit
      +                          s.IRCF2 = 1;
  1280  0275  1683               	bsf	3,5	;RP0=1, select bank1
  1281  0276  1303               	bcf	3,6	;RP1=0, select bank1
  1282  0277  170F               	bsf	15,6	;volatile
  1283                           
  1284                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 36:             OSCCONbit
      +                          s.IRCF1 = 0;
  1285  0278  128F               	bcf	15,5	;volatile
  1286                           
  1287                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 37:             OSCCONbit
      +                          s.IRCF0 = 1;
  1288  0279  160F               	bsf	15,4	;volatile
  1289                           
  1290                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 38:             break;
  1291  027A  2AAF               	goto	l7
  1292  027B                     l13:	
  1293                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 39:         case 6:
  1294                           
  1295                           
  1296                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 40:             OSCCONbit
      +                          s.IRCF2 = 1;
  1297  027B  1683               	bsf	3,5	;RP0=1, select bank1
  1298  027C  1303               	bcf	3,6	;RP1=0, select bank1
  1299  027D  170F               	bsf	15,6	;volatile
  1300                           
  1301                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 41:             OSCCONbit
      +                          s.IRCF1 = 1;
  1302  027E  168F               	bsf	15,5	;volatile
  1303                           
  1304                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 42:             OSCCONbit
      +                          s.IRCF0 = 0;
  1305  027F  120F               	bcf	15,4	;volatile
  1306                           
  1307                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 43:             break;
  1308  0280  2AAF               	goto	l7
  1309  0281                     l14:	
  1310                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 44:         case 7:
  1311                           
  1312                           
  1313                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 45:             OSCCONbit
      +                          s.IRCF2 = 1;
  1314  0281  1683               	bsf	3,5	;RP0=1, select bank1
  1315  0282  1303               	bcf	3,6	;RP1=0, select bank1
  1316  0283  170F               	bsf	15,6	;volatile
  1317                           
  1318                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 46:             OSCCONbit
      +                          s.IRCF1 = 1;
  1319  0284  168F               	bsf	15,5	;volatile
  1320                           
  1321                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 47:             OSCCONbit
      +                          s.IRCF0 = 1;
  1322  0285  160F               	bsf	15,4	;volatile
  1323                           
  1324                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 48:             break;
  1325  0286  2AAF               	goto	l7
  1326  0287                     l15:	
  1327                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 49:         default:
  1328                           
  1329                           
  1330                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 50:             OSCCONbit
      +                          s.IRCF2 = 1;
  1331  0287  1683               	bsf	3,5	;RP0=1, select bank1
  1332  0288  1303               	bcf	3,6	;RP1=0, select bank1
  1333  0289  170F               	bsf	15,6	;volatile
  1334                           
  1335                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 51:             OSCCONbit
      +                          s.IRCF1 = 1;
  1336  028A  168F               	bsf	15,5	;volatile
  1337                           
  1338                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 52:             OSCCONbit
      +                          s.IRCF0 = 0;
  1339  028B  120F               	bcf	15,4	;volatile
  1340                           
  1341                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 53:             break;
  1342  028C  2AAF               	goto	l7
  1343  028D                     l1416:
  1344  028D  0822               	movf	initOsc@IRCF,w
  1345  028E  00A0               	movwf	??_initOsc
  1346  028F  01A1               	clrf	??_initOsc+1
  1347                           
  1348                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1349                           ; Switch size 1, requested type "simple"
  1350                           ; Number of cases is 1, Range of values is 0 to 0
  1351                           ; switch strategies available:
  1352                           ; Name         Instructions Cycles
  1353                           ; simple_byte            4     3 (average)
  1354                           ; direct_byte           11     8 (fixed)
  1355                           ; jumptable            260     6 (fixed)
  1356                           ;	Chosen strategy is simple_byte
  1357  0290  0821               	movf	??_initOsc+1,w
  1358  0291  3A00               	xorlw	0	; case 0
  1359  0292  1903               	skipnz
  1360  0293  2A95               	goto	l1952
  1361  0294  2A87               	goto	l15
  1362  0295                     l1952:
  1363                           
  1364                           ; Switch size 1, requested type "simple"
  1365                           ; Number of cases is 8, Range of values is 0 to 7
  1366                           ; switch strategies available:
  1367                           ; Name         Instructions Cycles
  1368                           ; simple_byte           25    13 (average)
  1369                           ; direct_byte           32     8 (fixed)
  1370                           ; jumptable            260     6 (fixed)
  1371                           ;	Chosen strategy is simple_byte
  1372  0295  0820               	movf	??_initOsc,w
  1373  0296  3A00               	xorlw	0	; case 0
  1374  0297  1903               	skipnz
  1375  0298  2A57               	goto	l6
  1376  0299  3A01               	xorlw	1	; case 1
  1377  029A  1903               	skipnz
  1378  029B  2A5D               	goto	l8
  1379  029C  3A03               	xorlw	3	; case 2
  1380  029D  1903               	skipnz
  1381  029E  2A63               	goto	l9
  1382  029F  3A01               	xorlw	1	; case 3
  1383  02A0  1903               	skipnz
  1384  02A1  2A69               	goto	l10
  1385  02A2  3A07               	xorlw	7	; case 4
  1386  02A3  1903               	skipnz
  1387  02A4  2A6F               	goto	l11
  1388  02A5  3A01               	xorlw	1	; case 5
  1389  02A6  1903               	skipnz
  1390  02A7  2A75               	goto	l12
  1391  02A8  3A03               	xorlw	3	; case 6
  1392  02A9  1903               	skipnz
  1393  02AA  2A7B               	goto	l13
  1394  02AB  3A01               	xorlw	1	; case 7
  1395  02AC  1903               	skipnz
  1396  02AD  2A81               	goto	l14
  1397  02AE  2A87               	goto	l15
  1398  02AF                     l7:
  1399                           
  1400                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Oscilador.c: 56:     OSCCONbits.SCS = 
      +                          1;
  1401  02AF  140F               	bsf	15,0	;volatile
  1402  02B0                     l16:
  1403  02B0  0008               	return
  1404  02B1                     __end_of_initOsc:
  1405                           
  1406                           	psect	text4
  1407  03E1                     __ptext4:	
  1408 ;; *************** function _I2C_Master_Init *****************
  1409 ;; Defined at:
  1410 ;;		line 15 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
  1411 ;; Parameters:    Size  Location     Type
  1412 ;;  c               4   14[BANK0 ] const unsigned long 
  1413 ;; Auto vars:     Size  Location     Type
  1414 ;;		None
  1415 ;; Return value:  Size  Location     Type
  1416 ;;                  1    wreg      void 
  1417 ;; Registers used:
  1418 ;;		wreg, status,2, status,0, pclath, cstack
  1419 ;; Tracked objects:
  1420 ;;		On entry : 0/0
  1421 ;;		On exit  : 0/0
  1422 ;;		Unchanged: 0/0
  1423 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1424 ;;      Params:         0       4       0       0       0
  1425 ;;      Locals:         0       0       0       0       0
  1426 ;;      Temps:          0       4       0       0       0
  1427 ;;      Totals:         0       8       0       0       0
  1428 ;;Total ram usage:        8 bytes
  1429 ;; Hardware stack levels used:    1
  1430 ;; Hardware stack levels required when called:    4
  1431 ;; This function calls:
  1432 ;;		___lldiv
  1433 ;; This function is called by:
  1434 ;;		_Setup
  1435 ;; This function uses a non-reentrant model
  1436 ;;
  1437                           
  1438                           
  1439                           ;psect for function _I2C_Master_Init
  1440  03E1                     _I2C_Master_Init:
  1441  03E1                     l1544:	
  1442                           ;incstack = 0
  1443                           ; Regs used in _I2C_Master_Init: [wreg+status,2+status,0+pclath+cstack]
  1444                           
  1445                           
  1446                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 16:     SSPCON = 0b00101000;
  1447  03E1  3028               	movlw	40
  1448  03E2  1283               	bcf	3,5	;RP0=0, select bank0
  1449  03E3  1303               	bcf	3,6	;RP1=0, select bank0
  1450  03E4  0094               	movwf	20	;volatile
  1451  03E5                     l1546:
  1452                           
  1453                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 17:     SSPCON2 = 0;
  1454  03E5  1683               	bsf	3,5	;RP0=1, select bank1
  1455  03E6  1303               	bcf	3,6	;RP1=0, select bank1
  1456  03E7  0191               	clrf	17	;volatile
  1457  03E8                     l1548:
  1458                           
  1459                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 18:     SSPADD = (4000000/(4*c)
      +                          )-1;
  1460  03E8  1283               	bcf	3,5	;RP0=0, select bank0
  1461  03E9  1303               	bcf	3,6	;RP1=0, select bank0
  1462  03EA  082E               	movf	I2C_Master_Init@c,w
  1463  03EB  00B2               	movwf	??_I2C_Master_Init
  1464  03EC  082F               	movf	I2C_Master_Init@c+1,w
  1465  03ED  00B3               	movwf	??_I2C_Master_Init+1
  1466  03EE  0830               	movf	I2C_Master_Init@c+2,w
  1467  03EF  00B4               	movwf	??_I2C_Master_Init+2
  1468  03F0  0831               	movf	I2C_Master_Init@c+3,w
  1469  03F1  00B5               	movwf	??_I2C_Master_Init+3
  1470  03F2  3002               	movlw	2
  1471  03F3                     u325:
  1472  03F3  1003               	clrc
  1473  03F4  0DB2               	rlf	??_I2C_Master_Init,f
  1474  03F5  0DB3               	rlf	??_I2C_Master_Init+1,f
  1475  03F6  0DB4               	rlf	??_I2C_Master_Init+2,f
  1476  03F7  0DB5               	rlf	??_I2C_Master_Init+3,f
  1477  03F8                     u320:
  1478  03F8  3EFF               	addlw	-1
  1479  03F9  1D03               	skipz
  1480  03FA  2BF3               	goto	u325
  1481  03FB  0835               	movf	??_I2C_Master_Init+3,w
  1482  03FC  00A3               	movwf	___lldiv@divisor+3
  1483  03FD  0834               	movf	??_I2C_Master_Init+2,w
  1484  03FE  00A2               	movwf	___lldiv@divisor+2
  1485  03FF  0833               	movf	??_I2C_Master_Init+1,w
  1486  0400  00A1               	movwf	___lldiv@divisor+1
  1487  0401  0832               	movf	??_I2C_Master_Init,w
  1488  0402  00A0               	movwf	___lldiv@divisor
  1489  0403  3000               	movlw	0
  1490  0404  00A7               	movwf	___lldiv@dividend+3
  1491  0405  303D               	movlw	61
  1492  0406  00A6               	movwf	___lldiv@dividend+2
  1493  0407  3009               	movlw	9
  1494  0408  00A5               	movwf	___lldiv@dividend+1
  1495  0409  3000               	movlw	0
  1496  040A  00A4               	movwf	___lldiv@dividend
  1497  040B  120A  118A  21EB  120A  118A  	fcall	___lldiv
  1498  0410  1283               	bcf	3,5	;RP0=0, select bank0
  1499  0411  1303               	bcf	3,6	;RP1=0, select bank0
  1500  0412  0820               	movf	?___lldiv,w
  1501  0413  3EFF               	addlw	255
  1502  0414  1683               	bsf	3,5	;RP0=1, select bank1
  1503  0415  1303               	bcf	3,6	;RP1=0, select bank1
  1504  0416  0093               	movwf	19	;volatile
  1505  0417                     l1550:
  1506                           
  1507                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 19:     SSPSTAT = 0;
  1508  0417  0194               	clrf	20	;volatile
  1509  0418                     l1552:
  1510                           
  1511                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 21:     TRISCbits.TRISC3 = 1;
  1512  0418  1587               	bsf	7,3	;volatile
  1513  0419                     l1554:
  1514                           
  1515                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 22:     TRISCbits.TRISC4 = 1;
  1516  0419  1607               	bsf	7,4	;volatile
  1517  041A                     l67:
  1518  041A  0008               	return
  1519  041B                     __end_of_I2C_Master_Init:
  1520                           
  1521                           	psect	text5
  1522  01EB                     __ptext5:	
  1523 ;; *************** function ___lldiv *****************
  1524 ;; Defined at:
  1525 ;;		line 5 in file "C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\__lldiv.c"
  1526 ;; Parameters:    Size  Location     Type
  1527 ;;  divisor         4    0[BANK0 ] unsigned long 
  1528 ;;  dividend        4    4[BANK0 ] unsigned long 
  1529 ;; Auto vars:     Size  Location     Type
  1530 ;;  quotient        4    9[BANK0 ] unsigned long 
  1531 ;;  counter         1   13[BANK0 ] unsigned char 
  1532 ;; Return value:  Size  Location     Type
  1533 ;;                  4    0[BANK0 ] unsigned long 
  1534 ;; Registers used:
  1535 ;;		wreg, status,2, status,0
  1536 ;; Tracked objects:
  1537 ;;		On entry : 0/0
  1538 ;;		On exit  : 0/0
  1539 ;;		Unchanged: 0/0
  1540 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1541 ;;      Params:         0       8       0       0       0
  1542 ;;      Locals:         0       5       0       0       0
  1543 ;;      Temps:          0       1       0       0       0
  1544 ;;      Totals:         0      14       0       0       0
  1545 ;;Total ram usage:       14 bytes
  1546 ;; Hardware stack levels used:    1
  1547 ;; Hardware stack levels required when called:    3
  1548 ;; This function calls:
  1549 ;;		Nothing
  1550 ;; This function is called by:
  1551 ;;		_I2C_Master_Init
  1552 ;; This function uses a non-reentrant model
  1553 ;;
  1554                           
  1555                           
  1556                           ;psect for function ___lldiv
  1557  01EB                     ___lldiv:
  1558  01EB                     l1388:	
  1559                           ;incstack = 0
  1560                           ; Regs used in ___lldiv: [wreg+status,2+status,0]
  1561                           
  1562  01EB  3000               	movlw	0
  1563  01EC  1283               	bcf	3,5	;RP0=0, select bank0
  1564  01ED  1303               	bcf	3,6	;RP1=0, select bank0
  1565  01EE  00AC               	movwf	___lldiv@quotient+3
  1566  01EF  3000               	movlw	0
  1567  01F0  00AB               	movwf	___lldiv@quotient+2
  1568  01F1  3000               	movlw	0
  1569  01F2  00AA               	movwf	___lldiv@quotient+1
  1570  01F3  3000               	movlw	0
  1571  01F4  00A9               	movwf	___lldiv@quotient
  1572  01F5  0823               	movf	___lldiv@divisor+3,w
  1573  01F6  0422               	iorwf	___lldiv@divisor+2,w
  1574  01F7  0421               	iorwf	___lldiv@divisor+1,w
  1575  01F8  0420               	iorwf	___lldiv@divisor,w
  1576  01F9  1903               	skipnz
  1577  01FA  29FC               	goto	u251
  1578  01FB  29FD               	goto	u250
  1579  01FC                     u251:
  1580  01FC  2A4A               	goto	l1408
  1581  01FD                     u250:
  1582  01FD                     l1390:
  1583  01FD  01AD               	clrf	___lldiv@counter
  1584  01FE  0AAD               	incf	___lldiv@counter,f
  1585  01FF  2A0D               	goto	l1394
  1586  0200                     l1392:
  1587  0200  3001               	movlw	1
  1588  0201  00A8               	movwf	??___lldiv
  1589  0202                     u265:
  1590  0202  1003               	clrc
  1591  0203  0DA0               	rlf	___lldiv@divisor,f
  1592  0204  0DA1               	rlf	___lldiv@divisor+1,f
  1593  0205  0DA2               	rlf	___lldiv@divisor+2,f
  1594  0206  0DA3               	rlf	___lldiv@divisor+3,f
  1595  0207  0BA8               	decfsz	??___lldiv,f
  1596  0208  2A02               	goto	u265
  1597  0209  3001               	movlw	1
  1598  020A  00A8               	movwf	??___lldiv
  1599  020B  0828               	movf	??___lldiv,w
  1600  020C  07AD               	addwf	___lldiv@counter,f
  1601  020D                     l1394:
  1602  020D  1FA3               	btfss	___lldiv@divisor+3,7
  1603  020E  2A10               	goto	u271
  1604  020F  2A11               	goto	u270
  1605  0210                     u271:
  1606  0210  2A00               	goto	l1392
  1607  0211                     u270:
  1608  0211                     l1396:
  1609  0211  3001               	movlw	1
  1610  0212  00A8               	movwf	??___lldiv
  1611  0213                     u285:
  1612  0213  1003               	clrc
  1613  0214  0DA9               	rlf	___lldiv@quotient,f
  1614  0215  0DAA               	rlf	___lldiv@quotient+1,f
  1615  0216  0DAB               	rlf	___lldiv@quotient+2,f
  1616  0217  0DAC               	rlf	___lldiv@quotient+3,f
  1617  0218  0BA8               	decfsz	??___lldiv,f
  1618  0219  2A13               	goto	u285
  1619  021A                     l1398:
  1620  021A  0823               	movf	___lldiv@divisor+3,w
  1621  021B  0227               	subwf	___lldiv@dividend+3,w
  1622  021C  1D03               	skipz
  1623  021D  2A28               	goto	u295
  1624  021E  0822               	movf	___lldiv@divisor+2,w
  1625  021F  0226               	subwf	___lldiv@dividend+2,w
  1626  0220  1D03               	skipz
  1627  0221  2A28               	goto	u295
  1628  0222  0821               	movf	___lldiv@divisor+1,w
  1629  0223  0225               	subwf	___lldiv@dividend+1,w
  1630  0224  1D03               	skipz
  1631  0225  2A28               	goto	u295
  1632  0226  0820               	movf	___lldiv@divisor,w
  1633  0227  0224               	subwf	___lldiv@dividend,w
  1634  0228                     u295:
  1635  0228  1C03               	skipc
  1636  0229  2A2B               	goto	u291
  1637  022A  2A2C               	goto	u290
  1638  022B                     u291:
  1639  022B  2A3B               	goto	l1404
  1640  022C                     u290:
  1641  022C                     l1400:
  1642  022C  0820               	movf	___lldiv@divisor,w
  1643  022D  02A4               	subwf	___lldiv@dividend,f
  1644  022E  0821               	movf	___lldiv@divisor+1,w
  1645  022F  1C03               	skipc
  1646  0230  0F21               	incfsz	___lldiv@divisor+1,w
  1647  0231  02A5               	subwf	___lldiv@dividend+1,f
  1648  0232  0822               	movf	___lldiv@divisor+2,w
  1649  0233  1C03               	skipc
  1650  0234  0F22               	incfsz	___lldiv@divisor+2,w
  1651  0235  02A6               	subwf	___lldiv@dividend+2,f
  1652  0236  0823               	movf	___lldiv@divisor+3,w
  1653  0237  1C03               	skipc
  1654  0238  0F23               	incfsz	___lldiv@divisor+3,w
  1655  0239  02A7               	subwf	___lldiv@dividend+3,f
  1656  023A                     l1402:
  1657  023A  1429               	bsf	___lldiv@quotient,0
  1658  023B                     l1404:
  1659  023B  3001               	movlw	1
  1660  023C                     u305:
  1661  023C  1003               	clrc
  1662  023D  0CA3               	rrf	___lldiv@divisor+3,f
  1663  023E  0CA2               	rrf	___lldiv@divisor+2,f
  1664  023F  0CA1               	rrf	___lldiv@divisor+1,f
  1665  0240  0CA0               	rrf	___lldiv@divisor,f
  1666  0241  3EFF               	addlw	-1
  1667  0242  1D03               	skipz
  1668  0243  2A3C               	goto	u305
  1669  0244                     l1406:
  1670  0244  3001               	movlw	1
  1671  0245  02AD               	subwf	___lldiv@counter,f
  1672  0246  1D03               	btfss	3,2
  1673  0247  2A49               	goto	u311
  1674  0248  2A4A               	goto	u310
  1675  0249                     u311:
  1676  0249  2A11               	goto	l1396
  1677  024A                     u310:
  1678  024A                     l1408:
  1679  024A  082C               	movf	___lldiv@quotient+3,w
  1680  024B  00A3               	movwf	?___lldiv+3
  1681  024C  082B               	movf	___lldiv@quotient+2,w
  1682  024D  00A2               	movwf	?___lldiv+2
  1683  024E  082A               	movf	___lldiv@quotient+1,w
  1684  024F  00A1               	movwf	?___lldiv+1
  1685  0250  0829               	movf	___lldiv@quotient,w
  1686  0251  00A0               	movwf	?___lldiv
  1687  0252                     l358:
  1688  0252  0008               	return
  1689  0253                     __end_of___lldiv:
  1690                           
  1691                           	psect	text6
  1692  030E                     __ptext6:	
  1693 ;; *************** function _I2C_RTC_Init *****************
  1694 ;; Defined at:
  1695 ;;		line 269 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
  1696 ;; Parameters:    Size  Location     Type
  1697 ;;		None
  1698 ;; Auto vars:     Size  Location     Type
  1699 ;;		None
  1700 ;; Return value:  Size  Location     Type
  1701 ;;                  1    wreg      void 
  1702 ;; Registers used:
  1703 ;;		wreg, status,2, status,0, pclath, cstack
  1704 ;; Tracked objects:
  1705 ;;		On entry : 0/0
  1706 ;;		On exit  : 0/0
  1707 ;;		Unchanged: 0/0
  1708 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1709 ;;      Params:         0       0       0       0       0
  1710 ;;      Locals:         0       0       0       0       0
  1711 ;;      Temps:          0       2       0       0       0
  1712 ;;      Totals:         0       2       0       0       0
  1713 ;;Total ram usage:        2 bytes
  1714 ;; Hardware stack levels used:    1
  1715 ;; Hardware stack levels required when called:    5
  1716 ;; This function calls:
  1717 ;;		_I2C_Master_Start
  1718 ;;		_I2C_Master_Stop
  1719 ;;		_I2C_Master_Write
  1720 ;; This function is called by:
  1721 ;;		_main
  1722 ;; This function uses a non-reentrant model
  1723 ;;
  1724                           
  1725                           
  1726                           ;psect for function _I2C_RTC_Init
  1727  030E                     _I2C_RTC_Init:
  1728  030E                     l1772:	
  1729                           ;incstack = 0
  1730                           ; Regs used in _I2C_RTC_Init: [wreg+status,2+status,0+pclath+cstack]
  1731                           
  1732                           
  1733                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 270:     I2C_Master_Start();
  1734  030E  120A  118A  2483  120A  118A  	fcall	_I2C_Master_Start
  1735                           
  1736                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 271:     I2C_Master_Write(0b11
      +                          010000);
  1737  0313  30D0               	movlw	208
  1738  0314  120A  118A  2460  120A  118A  	fcall	_I2C_Master_Write
  1739                           
  1740                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 272:     I2C_Master_Write(0x00
      +                          );
  1741  0319  3000               	movlw	0
  1742  031A  120A  118A  2460  120A  118A  	fcall	_I2C_Master_Write
  1743                           
  1744                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 273:     I2C_Master_Write(0x00
      +                          );
  1745  031F  3000               	movlw	0
  1746  0320  120A  118A  2460  120A  118A  	fcall	_I2C_Master_Write
  1747                           
  1748                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 274:     I2C_Master_Write(0x22
      +                          );
  1749  0325  3022               	movlw	34
  1750  0326  120A  118A  2460  120A  118A  	fcall	_I2C_Master_Write
  1751                           
  1752                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 275:     I2C_Master_Write(0x41
      +                          );
  1753  032B  3041               	movlw	65
  1754  032C  120A  118A  2460  120A  118A  	fcall	_I2C_Master_Write
  1755                           
  1756                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 276:     I2C_Master_Write(0x01
      +                          );
  1757  0331  3001               	movlw	1
  1758  0332  120A  118A  2460  120A  118A  	fcall	_I2C_Master_Write
  1759                           
  1760                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 277:     I2C_Master_Write(0x01
      +                          );
  1761  0337  3001               	movlw	1
  1762  0338  120A  118A  2460  120A  118A  	fcall	_I2C_Master_Write
  1763                           
  1764                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 278:     I2C_Master_Write(0x03
      +                          );
  1765  033D  3003               	movlw	3
  1766  033E  120A  118A  2460  120A  118A  	fcall	_I2C_Master_Write
  1767                           
  1768                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 279:     I2C_Master_Write(0x21
      +                          );
  1769  0343  3021               	movlw	33
  1770  0344  120A  118A  2460  120A  118A  	fcall	_I2C_Master_Write
  1771                           
  1772                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 280:     I2C_Master_Stop();
  1773  0349  120A  118A  247A  120A  118A  	fcall	_I2C_Master_Stop
  1774  034E                     l1774:
  1775                           
  1776                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 281:     _delay((unsigned long
      +                          )((20)*(4000000/4000.0)));
  1777  034E  301A               	movlw	26
  1778  034F  1283               	bcf	3,5	;RP0=0, select bank0
  1779  0350  1303               	bcf	3,6	;RP1=0, select bank0
  1780  0351  00A2               	movwf	??_I2C_RTC_Init+1
  1781  0352  30F7               	movlw	247
  1782  0353  00A1               	movwf	??_I2C_RTC_Init
  1783  0354                     u457:
  1784  0354  0BA1               	decfsz	??_I2C_RTC_Init,f
  1785  0355  2B54               	goto	u457
  1786  0356  0BA2               	decfsz	??_I2C_RTC_Init+1,f
  1787  0357  2B54               	goto	u457
  1788  0358  2B59               	nop2
  1789  0359                     l236:
  1790  0359  0008               	return
  1791  035A                     __end_of_I2C_RTC_Init:
  1792                           
  1793                           	psect	text7
  1794  0460                     __ptext7:	
  1795 ;; *************** function _I2C_Master_Write *****************
  1796 ;; Defined at:
  1797 ;;		line 50 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
  1798 ;; Parameters:    Size  Location     Type
  1799 ;;  d               1    wreg     unsigned char 
  1800 ;; Auto vars:     Size  Location     Type
  1801 ;;  d               1    0[BANK0 ] unsigned char 
  1802 ;; Return value:  Size  Location     Type
  1803 ;;                  1    wreg      void 
  1804 ;; Registers used:
  1805 ;;		wreg, status,2, status,0, pclath, cstack
  1806 ;; Tracked objects:
  1807 ;;		On entry : 0/0
  1808 ;;		On exit  : 0/0
  1809 ;;		Unchanged: 0/0
  1810 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1811 ;;      Params:         0       0       0       0       0
  1812 ;;      Locals:         0       1       0       0       0
  1813 ;;      Temps:          0       0       0       0       0
  1814 ;;      Totals:         0       1       0       0       0
  1815 ;;Total ram usage:        1 bytes
  1816 ;; Hardware stack levels used:    1
  1817 ;; Hardware stack levels required when called:    4
  1818 ;; This function calls:
  1819 ;;		_I2C_Master_Wait
  1820 ;; This function is called by:
  1821 ;;		_main
  1822 ;;		_I2C_RTC_Init
  1823 ;; This function uses a non-reentrant model
  1824 ;;
  1825                           
  1826                           
  1827                           ;psect for function _I2C_Master_Write
  1828  0460                     _I2C_Master_Write:
  1829                           
  1830                           ;incstack = 0
  1831                           ; Regs used in _I2C_Master_Write: [wreg+status,2+status,0+pclath+cstack]
  1832                           ;I2C_Master_Write@d stored from wreg
  1833  0460  1283               	bcf	3,5	;RP0=0, select bank0
  1834  0461  1303               	bcf	3,6	;RP1=0, select bank0
  1835  0462  00A0               	movwf	I2C_Master_Write@d
  1836  0463                     l1564:
  1837                           
  1838                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 51:     I2C_Master_Wait();
  1839  0463  120A  118A  246D  120A  118A  	fcall	_I2C_Master_Wait
  1840  0468                     l1566:
  1841                           
  1842                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 52:     SSPBUF = d;
  1843  0468  1283               	bcf	3,5	;RP0=0, select bank0
  1844  0469  1303               	bcf	3,6	;RP1=0, select bank0
  1845  046A  0820               	movf	I2C_Master_Write@d,w
  1846  046B  0093               	movwf	19	;volatile
  1847  046C                     l85:
  1848  046C  0008               	return
  1849  046D                     __end_of_I2C_Master_Write:
  1850                           
  1851                           	psect	text8
  1852  047A                     __ptext8:	
  1853 ;; *************** function _I2C_Master_Stop *****************
  1854 ;; Defined at:
  1855 ;;		line 45 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
  1856 ;; Parameters:    Size  Location     Type
  1857 ;;		None
  1858 ;; Auto vars:     Size  Location     Type
  1859 ;;		None
  1860 ;; Return value:  Size  Location     Type
  1861 ;;                  1    wreg      void 
  1862 ;; Registers used:
  1863 ;;		wreg, status,2, status,0, pclath, cstack
  1864 ;; Tracked objects:
  1865 ;;		On entry : 0/0
  1866 ;;		On exit  : 0/0
  1867 ;;		Unchanged: 0/0
  1868 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1869 ;;      Params:         0       0       0       0       0
  1870 ;;      Locals:         0       0       0       0       0
  1871 ;;      Temps:          0       0       0       0       0
  1872 ;;      Totals:         0       0       0       0       0
  1873 ;;Total ram usage:        0 bytes
  1874 ;; Hardware stack levels used:    1
  1875 ;; Hardware stack levels required when called:    4
  1876 ;; This function calls:
  1877 ;;		_I2C_Master_Wait
  1878 ;; This function is called by:
  1879 ;;		_main
  1880 ;;		_I2C_RTC_Init
  1881 ;; This function uses a non-reentrant model
  1882 ;;
  1883                           
  1884                           
  1885                           ;psect for function _I2C_Master_Stop
  1886  047A                     _I2C_Master_Stop:
  1887  047A                     l1560:	
  1888                           ;incstack = 0
  1889                           ; Regs used in _I2C_Master_Stop: [wreg+status,2+status,0+pclath+cstack]
  1890                           
  1891                           
  1892                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 46:     I2C_Master_Wait();
  1893  047A  120A  118A  246D  120A  118A  	fcall	_I2C_Master_Wait
  1894  047F                     l1562:
  1895                           
  1896                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 47:     SSPCON2bits.PEN = 1;
  1897  047F  1683               	bsf	3,5	;RP0=1, select bank1
  1898  0480  1303               	bcf	3,6	;RP1=0, select bank1
  1899  0481  1511               	bsf	17,2	;volatile
  1900  0482                     l82:
  1901  0482  0008               	return
  1902  0483                     __end_of_I2C_Master_Stop:
  1903                           
  1904                           	psect	text9
  1905  0483                     __ptext9:	
  1906 ;; *************** function _I2C_Master_Start *****************
  1907 ;; Defined at:
  1908 ;;		line 35 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
  1909 ;; Parameters:    Size  Location     Type
  1910 ;;		None
  1911 ;; Auto vars:     Size  Location     Type
  1912 ;;		None
  1913 ;; Return value:  Size  Location     Type
  1914 ;;                  1    wreg      void 
  1915 ;; Registers used:
  1916 ;;		wreg, status,2, status,0, pclath, cstack
  1917 ;; Tracked objects:
  1918 ;;		On entry : 0/0
  1919 ;;		On exit  : 0/0
  1920 ;;		Unchanged: 0/0
  1921 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1922 ;;      Params:         0       0       0       0       0
  1923 ;;      Locals:         0       0       0       0       0
  1924 ;;      Temps:          0       0       0       0       0
  1925 ;;      Totals:         0       0       0       0       0
  1926 ;;Total ram usage:        0 bytes
  1927 ;; Hardware stack levels used:    1
  1928 ;; Hardware stack levels required when called:    4
  1929 ;; This function calls:
  1930 ;;		_I2C_Master_Wait
  1931 ;; This function is called by:
  1932 ;;		_main
  1933 ;;		_I2C_RTC_Init
  1934 ;; This function uses a non-reentrant model
  1935 ;;
  1936                           
  1937                           
  1938                           ;psect for function _I2C_Master_Start
  1939  0483                     _I2C_Master_Start:
  1940  0483                     l1556:	
  1941                           ;incstack = 0
  1942                           ; Regs used in _I2C_Master_Start: [wreg+status,2+status,0+pclath+cstack]
  1943                           
  1944                           
  1945                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 36:     I2C_Master_Wait();
  1946  0483  120A  118A  246D  120A  118A  	fcall	_I2C_Master_Wait
  1947  0488                     l1558:
  1948                           
  1949                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 37:     SSPCON2bits.SEN = 1;
  1950  0488  1683               	bsf	3,5	;RP0=1, select bank1
  1951  0489  1303               	bcf	3,6	;RP1=0, select bank1
  1952  048A  1411               	bsf	17,0	;volatile
  1953  048B                     l76:
  1954  048B  0008               	return
  1955  048C                     __end_of_I2C_Master_Start:
  1956                           
  1957                           	psect	text10
  1958  048C                     __ptext10:	
  1959 ;; *************** function _I2C_Master_RepeatedStart *****************
  1960 ;; Defined at:
  1961 ;;		line 40 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
  1962 ;; Parameters:    Size  Location     Type
  1963 ;;		None
  1964 ;; Auto vars:     Size  Location     Type
  1965 ;;		None
  1966 ;; Return value:  Size  Location     Type
  1967 ;;                  1    wreg      void 
  1968 ;; Registers used:
  1969 ;;		wreg, status,2, status,0, pclath, cstack
  1970 ;; Tracked objects:
  1971 ;;		On entry : 0/0
  1972 ;;		On exit  : 0/0
  1973 ;;		Unchanged: 0/0
  1974 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1975 ;;      Params:         0       0       0       0       0
  1976 ;;      Locals:         0       0       0       0       0
  1977 ;;      Temps:          0       0       0       0       0
  1978 ;;      Totals:         0       0       0       0       0
  1979 ;;Total ram usage:        0 bytes
  1980 ;; Hardware stack levels used:    1
  1981 ;; Hardware stack levels required when called:    4
  1982 ;; This function calls:
  1983 ;;		_I2C_Master_Wait
  1984 ;; This function is called by:
  1985 ;;		_main
  1986 ;; This function uses a non-reentrant model
  1987 ;;
  1988                           
  1989                           
  1990                           ;psect for function _I2C_Master_RepeatedStart
  1991  048C                     _I2C_Master_RepeatedStart:
  1992  048C                     l1568:	
  1993                           ;incstack = 0
  1994                           ; Regs used in _I2C_Master_RepeatedStart: [wreg+status,2+status,0+pclath+cstack]
  1995                           
  1996                           
  1997                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 41:     I2C_Master_Wait();
  1998  048C  120A  118A  246D  120A  118A  	fcall	_I2C_Master_Wait
  1999  0491                     l1570:
  2000                           
  2001                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 42:     SSPCON2bits.RSEN = 1;
  2002  0491  1683               	bsf	3,5	;RP0=1, select bank1
  2003  0492  1303               	bcf	3,6	;RP1=0, select bank1
  2004  0493  1491               	bsf	17,1	;volatile
  2005  0494                     l79:
  2006  0494  0008               	return
  2007  0495                     __end_of_I2C_Master_RepeatedStart:
  2008                           
  2009                           	psect	text11
  2010  041B                     __ptext11:	
  2011 ;; *************** function _I2C_Master_Read *****************
  2012 ;; Defined at:
  2013 ;;		line 55 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
  2014 ;; Parameters:    Size  Location     Type
  2015 ;;  a               1    wreg     unsigned char 
  2016 ;; Auto vars:     Size  Location     Type
  2017 ;;  a               1    4[BANK0 ] unsigned char 
  2018 ;;  temp            2    2[BANK0 ] unsigned short 
  2019 ;; Return value:  Size  Location     Type
  2020 ;;                  1    wreg      unsigned char 
  2021 ;; Registers used:
  2022 ;;		wreg, status,2, status,0, pclath, cstack
  2023 ;; Tracked objects:
  2024 ;;		On entry : 0/0
  2025 ;;		On exit  : 0/0
  2026 ;;		Unchanged: 0/0
  2027 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  2028 ;;      Params:         0       0       0       0       0
  2029 ;;      Locals:         0       3       0       0       0
  2030 ;;      Temps:          0       2       0       0       0
  2031 ;;      Totals:         0       5       0       0       0
  2032 ;;Total ram usage:        5 bytes
  2033 ;; Hardware stack levels used:    1
  2034 ;; Hardware stack levels required when called:    4
  2035 ;; This function calls:
  2036 ;;		_I2C_Master_Wait
  2037 ;; This function is called by:
  2038 ;;		_main
  2039 ;; This function uses a non-reentrant model
  2040 ;;
  2041                           
  2042                           
  2043                           ;psect for function _I2C_Master_Read
  2044  041B                     _I2C_Master_Read:
  2045                           
  2046                           ;incstack = 0
  2047                           ; Regs used in _I2C_Master_Read: [wreg+status,2+status,0+pclath+cstack]
  2048                           ;I2C_Master_Read@a stored from wreg
  2049  041B  1283               	bcf	3,5	;RP0=0, select bank0
  2050  041C  1303               	bcf	3,6	;RP1=0, select bank0
  2051  041D  00A4               	movwf	I2C_Master_Read@a
  2052  041E                     l1572:
  2053                           
  2054                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 56:     unsigned short temp;;E:
      +                          /UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 57:     I2C_Master_Wait();
  2055  041E  120A  118A  246D  120A  118A  	fcall	_I2C_Master_Wait
  2056  0423                     l1574:
  2057                           
  2058                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 58:     SSPCON2bits.RCEN = 1;
  2059  0423  1683               	bsf	3,5	;RP0=1, select bank1
  2060  0424  1303               	bcf	3,6	;RP1=0, select bank1
  2061  0425  1591               	bsf	17,3	;volatile
  2062                           
  2063                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 59:     I2C_Master_Wait();
  2064  0426  120A  118A  246D  120A  118A  	fcall	_I2C_Master_Wait
  2065  042B                     l1576:
  2066                           
  2067                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 60:     temp = SSPBUF;
  2068  042B  1283               	bcf	3,5	;RP0=0, select bank0
  2069  042C  1303               	bcf	3,6	;RP1=0, select bank0
  2070  042D  0813               	movf	19,w	;volatile
  2071  042E  00A0               	movwf	??_I2C_Master_Read
  2072  042F  01A1               	clrf	??_I2C_Master_Read+1
  2073  0430  0820               	movf	??_I2C_Master_Read,w
  2074  0431  00A2               	movwf	I2C_Master_Read@temp
  2075  0432  0821               	movf	??_I2C_Master_Read+1,w
  2076  0433  00A3               	movwf	I2C_Master_Read@temp+1
  2077  0434                     l1578:
  2078                           
  2079                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 61:     I2C_Master_Wait();
  2080  0434  120A  118A  246D  120A  118A  	fcall	_I2C_Master_Wait
  2081  0439                     l1580:
  2082                           
  2083                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 62:     if(a == 1){
  2084  0439  1283               	bcf	3,5	;RP0=0, select bank0
  2085  043A  1303               	bcf	3,6	;RP1=0, select bank0
  2086  043B  0324               	decf	I2C_Master_Read@a,w
  2087  043C  1D03               	btfss	3,2
  2088  043D  2C3F               	goto	u331
  2089  043E  2C40               	goto	u330
  2090  043F                     u331:
  2091  043F  2C44               	goto	l88
  2092  0440                     u330:
  2093  0440                     l1582:
  2094                           
  2095                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 63:         SSPCON2bits.ACKDT =
      +                           0;
  2096  0440  1683               	bsf	3,5	;RP0=1, select bank1
  2097  0441  1303               	bcf	3,6	;RP1=0, select bank1
  2098  0442  1291               	bcf	17,5	;volatile
  2099                           
  2100                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 64:     }
  2101  0443  2C47               	goto	l89
  2102  0444                     l88:	
  2103                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 65:     else{
  2104                           
  2105                           
  2106                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 66:         SSPCON2bits.ACKDT =
      +                           1;
  2107  0444  1683               	bsf	3,5	;RP0=1, select bank1
  2108  0445  1303               	bcf	3,6	;RP1=0, select bank1
  2109  0446  1691               	bsf	17,5	;volatile
  2110  0447                     l89:	
  2111                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 67:     }
  2112                           
  2113                           
  2114                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 68:     SSPCON2bits.ACKEN = 1;
  2115  0447  1611               	bsf	17,4	;volatile
  2116  0448                     l1584:
  2117                           
  2118                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 69:     return temp;
  2119  0448  1283               	bcf	3,5	;RP0=0, select bank0
  2120  0449  1303               	bcf	3,6	;RP1=0, select bank0
  2121  044A  0822               	movf	I2C_Master_Read@temp,w
  2122  044B                     l90:
  2123  044B  0008               	return
  2124  044C                     __end_of_I2C_Master_Read:
  2125                           
  2126                           	psect	text12
  2127  046D                     __ptext12:	
  2128 ;; *************** function _I2C_Master_Wait *****************
  2129 ;; Defined at:
  2130 ;;		line 25 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c"
  2131 ;; Parameters:    Size  Location     Type
  2132 ;;		None
  2133 ;; Auto vars:     Size  Location     Type
  2134 ;;		None
  2135 ;; Return value:  Size  Location     Type
  2136 ;;                  1    wreg      void 
  2137 ;; Registers used:
  2138 ;;		wreg, status,2
  2139 ;; Tracked objects:
  2140 ;;		On entry : 0/0
  2141 ;;		On exit  : 0/0
  2142 ;;		Unchanged: 0/0
  2143 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  2144 ;;      Params:         0       0       0       0       0
  2145 ;;      Locals:         0       0       0       0       0
  2146 ;;      Temps:          0       0       0       0       0
  2147 ;;      Totals:         0       0       0       0       0
  2148 ;;Total ram usage:        0 bytes
  2149 ;; Hardware stack levels used:    1
  2150 ;; Hardware stack levels required when called:    3
  2151 ;; This function calls:
  2152 ;;		Nothing
  2153 ;; This function is called by:
  2154 ;;		_I2C_Master_Start
  2155 ;;		_I2C_Master_RepeatedStart
  2156 ;;		_I2C_Master_Stop
  2157 ;;		_I2C_Master_Write
  2158 ;;		_I2C_Master_Read
  2159 ;; This function uses a non-reentrant model
  2160 ;;
  2161                           
  2162                           
  2163                           ;psect for function _I2C_Master_Wait
  2164  046D                     _I2C_Master_Wait:
  2165  046D                     l1384:	
  2166                           ;incstack = 0
  2167                           ; Regs used in _I2C_Master_Wait: [wreg+status,2]
  2168                           
  2169  046D                     l70:	
  2170                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/I2C.c: 26:     while ((SSPSTAT & 0x04)
      +                           || (SSPCON2 & 0x1F));
  2171                           
  2172  046D  1683               	bsf	3,5	;RP0=1, select bank1
  2173  046E  1303               	bcf	3,6	;RP1=0, select bank1
  2174  046F  1914               	btfsc	20,2	;volatile
  2175  0470  2C72               	goto	u231
  2176  0471  2C73               	goto	u230
  2177  0472                     u231:
  2178  0472  2C6D               	goto	l70
  2179  0473                     u230:
  2180  0473                     l1386:
  2181  0473  0811               	movf	17,w	;volatile
  2182  0474  391F               	andlw	31
  2183  0475  1D03               	btfss	3,2
  2184  0476  2C78               	goto	u241
  2185  0477  2C79               	goto	u240
  2186  0478                     u241:
  2187  0478  2C6D               	goto	l70
  2188  0479                     u240:
  2189  0479                     l73:
  2190  0479  0008               	return
  2191  047A                     __end_of_I2C_Master_Wait:
  2192                           
  2193                           	psect	text13
  2194  035A                     __ptext13:	
  2195 ;; *************** function _isr *****************
  2196 ;; Defined at:
  2197 ;;		line 72 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
  2198 ;; Parameters:    Size  Location     Type
  2199 ;;		None
  2200 ;; Auto vars:     Size  Location     Type
  2201 ;;		None
  2202 ;; Return value:  Size  Location     Type
  2203 ;;                  1    wreg      void 
  2204 ;; Registers used:
  2205 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
  2206 ;; Tracked objects:
  2207 ;;		On entry : 0/0
  2208 ;;		On exit  : 0/0
  2209 ;;		Unchanged: 0/0
  2210 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  2211 ;;      Params:         0       0       0       0       0
  2212 ;;      Locals:         0       0       0       0       0
  2213 ;;      Temps:          5       0       0       0       0
  2214 ;;      Totals:         5       0       0       0       0
  2215 ;;Total ram usage:        5 bytes
  2216 ;; Hardware stack levels used:    1
  2217 ;; Hardware stack levels required when called:    2
  2218 ;; This function calls:
  2219 ;;		_Envio
  2220 ;; This function is called by:
  2221 ;;		Interrupt level 1
  2222 ;; This function uses a non-reentrant model
  2223 ;;
  2224                           
  2225                           
  2226                           ;psect for function _isr
  2227  035A                     _isr:
  2228  035A                     i1l1776:
  2229                           
  2230                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 73:     (INTCONbits.GIE = 0);
  2231  035A  138B               	bcf	11,7	;volatile
  2232                           
  2233                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 75:     if (INTCONbits.T0IF ==
      +                           1) {
  2234  035B  1D0B               	btfss	11,2	;volatile
  2235  035C  2B5E               	goto	u40_21
  2236  035D  2B5F               	goto	u40_20
  2237  035E                     u40_21:
  2238  035E  2B68               	goto	i1l1784
  2239  035F                     u40_20:
  2240  035F                     i1l1778:
  2241                           
  2242                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 76:         TMR0 = 236;
  2243  035F  30EC               	movlw	236
  2244  0360  1283               	bcf	3,5	;RP0=0, select bank0
  2245  0361  1303               	bcf	3,6	;RP1=0, select bank0
  2246  0362  0081               	movwf	1	;volatile
  2247  0363                     i1l1780:
  2248                           
  2249                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 77:         CONTADOR++;
  2250  0363  3001               	movlw	1
  2251  0364  00F5               	movwf	??_isr
  2252  0365  0875               	movf	??_isr,w
  2253  0366  07C0               	addwf	_CONTADOR,f
  2254  0367                     i1l1782:
  2255                           
  2256                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 78:         INTCONbits.T0IF = 
      +                          0;
  2257  0367  110B               	bcf	11,2	;volatile
  2258  0368                     i1l1784:
  2259                           
  2260                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 81:     if (PIR1bits.TXIF == 1
      +                          ) {
  2261  0368  1283               	bcf	3,5	;RP0=0, select bank0
  2262  0369  1303               	bcf	3,6	;RP1=0, select bank0
  2263  036A  1E0C               	btfss	12,4	;volatile
  2264  036B  2B6D               	goto	u41_21
  2265  036C  2B6E               	goto	u41_20
  2266  036D                     u41_21:
  2267  036D  2B79               	goto	i1l1790
  2268  036E                     u41_20:
  2269  036E                     i1l1786:
  2270                           
  2271                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 82:         TXREG = Envio();
  2272  036E  120A  118A  2025  120A  118A  	fcall	_Envio
  2273  0373  1283               	bcf	3,5	;RP0=0, select bank0
  2274  0374  1303               	bcf	3,6	;RP1=0, select bank0
  2275  0375  0099               	movwf	25	;volatile
  2276  0376                     i1l1788:
  2277                           
  2278                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 83:         PIE1bits.TXIE = 0;
  2279  0376  1683               	bsf	3,5	;RP0=1, select bank1
  2280  0377  1303               	bcf	3,6	;RP1=0, select bank1
  2281  0378  120C               	bcf	12,4	;volatile
  2282  0379                     i1l1790:
  2283                           
  2284                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 86:     if (PIR1bits.RCIF == 1
      +                          ) {
  2285  0379  1283               	bcf	3,5	;RP0=0, select bank0
  2286  037A  1E8C               	btfss	12,5	;volatile
  2287  037B  2B7D               	goto	u42_21
  2288  037C  2B7E               	goto	u42_20
  2289  037D                     u42_21:
  2290  037D  2B9C               	goto	i1l191
  2291  037E                     u42_20:
  2292  037E  2B8C               	goto	i1l1804
  2293  037F                     i1l1794:
  2294                           
  2295                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 93:                 FLAGRX++;
  2296  037F  3001               	movlw	1
  2297  0380  00F5               	movwf	??_isr
  2298  0381  0875               	movf	??_isr,w
  2299  0382  07FC               	addwf	_FLAGRX,f
  2300  0383                     i1l1796:
  2301                           
  2302                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 94:                 PORTA = RC
      +                          REG;
  2303  0383  081A               	movf	26,w	;volatile
  2304  0384  0085               	movwf	5	;volatile
  2305                           
  2306                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 95:                 break;
  2307  0385  2B9C               	goto	i1l191
  2308  0386                     i1l1798:
  2309                           
  2310                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 97:                 FLAGRX = 0
      +                          ;
  2311  0386  01FC               	clrf	_FLAGRX
  2312  0387                     i1l1800:
  2313                           
  2314                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 98:                 RECEPCION_
      +                          ENTER = RCREG;
  2315  0387  081A               	movf	26,w	;volatile
  2316  0388  00F5               	movwf	??_isr
  2317  0389  0875               	movf	??_isr,w
  2318  038A  00B7               	movwf	_RECEPCION_ENTER
  2319                           
  2320                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 99:                 break;
  2321  038B  2B9C               	goto	i1l191
  2322  038C                     i1l1804:
  2323  038C  087C               	movf	_FLAGRX,w
  2324  038D  00F5               	movwf	??_isr
  2325  038E  01F6               	clrf	??_isr+1
  2326                           
  2327                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  2328                           ; Switch size 1, requested type "simple"
  2329                           ; Number of cases is 1, Range of values is 0 to 0
  2330                           ; switch strategies available:
  2331                           ; Name         Instructions Cycles
  2332                           ; simple_byte            4     3 (average)
  2333                           ; direct_byte           11     8 (fixed)
  2334                           ; jumptable            260     6 (fixed)
  2335                           ;	Chosen strategy is simple_byte
  2336  038F  0876               	movf	??_isr+1,w
  2337  0390  3A00               	xorlw	0	; case 0
  2338  0391  1903               	skipnz
  2339  0392  2B94               	goto	i1l1954
  2340  0393  2B9C               	goto	i1l191
  2341  0394                     i1l1954:
  2342                           
  2343                           ; Switch size 1, requested type "simple"
  2344                           ; Number of cases is 2, Range of values is 0 to 1
  2345                           ; switch strategies available:
  2346                           ; Name         Instructions Cycles
  2347                           ; simple_byte            7     4 (average)
  2348                           ; direct_byte           14     8 (fixed)
  2349                           ; jumptable            260     6 (fixed)
  2350                           ;	Chosen strategy is simple_byte
  2351  0394  0875               	movf	??_isr,w
  2352  0395  3A00               	xorlw	0	; case 0
  2353  0396  1903               	skipnz
  2354  0397  2B7F               	goto	i1l1794
  2355  0398  3A01               	xorlw	1	; case 1
  2356  0399  1903               	skipnz
  2357  039A  2B86               	goto	i1l1798
  2358  039B  2B9C               	goto	i1l191
  2359  039C                     i1l191:	
  2360                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 101:     }
  2361                           
  2362                           
  2363                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 102:     (INTCONbits.GIE = 1);
  2364  039C  178B               	bsf	11,7	;volatile
  2365  039D                     i1l196:
  2366  039D  0879               	movf	??_isr+4,w
  2367  039E  008A               	movwf	10
  2368  039F  0878               	movf	??_isr+3,w
  2369  03A0  0084               	movwf	4
  2370  03A1  0E77               	swapf	??_isr+2,w
  2371  03A2  0083               	movwf	3
  2372  03A3  0EFE               	swapf	btemp,f
  2373  03A4  0E7E               	swapf	btemp,w
  2374  03A5  0009               	retfie
  2375  03A6                     __end_of_isr:
  2376                           
  2377                           	psect	intentry
  2378  0004                     __pintentry:	
  2379                           ;incstack = 0
  2380                           ; Regs used in _isr: [wreg-fsr0h+status,2+status,0+pclath+cstack]
  2381                           
  2382  0004                     interrupt_function:
  2383  007E                     saved_w	set	btemp
  2384  0004  00FE               	movwf	btemp
  2385  0005  0E03               	swapf	3,w
  2386  0006  00F7               	movwf	??_isr+2
  2387  0007  0804               	movf	4,w
  2388  0008  00F8               	movwf	??_isr+3
  2389  0009  080A               	movf	10,w
  2390  000A  00F9               	movwf	??_isr+4
  2391  000B  120A  118A  2B5A   	ljmp	_isr
  2392                           
  2393                           	psect	text14
  2394  0025                     __ptext14:	
  2395 ;; *************** function _Envio *****************
  2396 ;; Defined at:
  2397 ;;		line 190 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c"
  2398 ;; Parameters:    Size  Location     Type
  2399 ;;		None
  2400 ;; Auto vars:     Size  Location     Type
  2401 ;;		None
  2402 ;; Return value:  Size  Location     Type
  2403 ;;                  1    wreg      unsigned char 
  2404 ;; Registers used:
  2405 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
  2406 ;; Tracked objects:
  2407 ;;		On entry : 0/0
  2408 ;;		On exit  : 0/0
  2409 ;;		Unchanged: 0/0
  2410 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  2411 ;;      Params:         0       0       0       0       0
  2412 ;;      Locals:         0       0       0       0       0
  2413 ;;      Temps:          2       0       0       0       0
  2414 ;;      Totals:         2       0       0       0       0
  2415 ;;Total ram usage:        2 bytes
  2416 ;; Hardware stack levels used:    1
  2417 ;; Hardware stack levels required when called:    1
  2418 ;; This function calls:
  2419 ;;		_ASCII
  2420 ;; This function is called by:
  2421 ;;		_isr
  2422 ;; This function uses a non-reentrant model
  2423 ;;
  2424                           
  2425                           
  2426                           ;psect for function _Envio
  2427  0025                     _Envio:
  2428  0025                     i1l1588:	
  2429                           ;incstack = 0
  2430                           ; Regs used in _Envio: [wreg-fsr0h+status,2+status,0+pclath+cstack]
  2431                           
  2432                           
  2433                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 191:     switch (FLAGTX) {
  2434  0025  2916               	goto	i1l1736
  2435  0026                     i1l1590:
  2436                           
  2437                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 193:             FLAGTX++;
  2438  0026  3001               	movlw	1
  2439  0027  00F3               	movwf	??_Envio
  2440  0028  0873               	movf	??_Envio,w
  2441  0029  07FD               	addwf	_FLAGTX,f
  2442  002A                     i1l1592:
  2443                           
  2444                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 194:             return ASCII(
      +                          (YEAR & 0xF0) >> 4);
  2445  002A  1283               	bcf	3,5	;RP0=0, select bank0
  2446  002B  1303               	bcf	3,6	;RP1=0, select bank0
  2447  002C  0839               	movf	_YEAR,w
  2448  002D  00F3               	movwf	??_Envio
  2449  002E  3004               	movlw	4
  2450  002F                     u34_25:
  2451  002F  1003               	clrc
  2452  0030  0CF3               	rrf	??_Envio,f
  2453  0031  3EFF               	addlw	-1
  2454  0032  1D03               	skipz
  2455  0033  282F               	goto	u34_25
  2456  0034  0873               	movf	??_Envio,w
  2457  0035  390F               	andlw	15
  2458  0036  120A  118A  22B1  120A  118A  	fcall	_ASCII
  2459  003B  2956               	goto	i1l215
  2460  003C                     i1l1598:
  2461                           
  2462                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 197:             FLAGTX++;
  2463  003C  3001               	movlw	1
  2464  003D  00F3               	movwf	??_Envio
  2465  003E  0873               	movf	??_Envio,w
  2466  003F  07FD               	addwf	_FLAGTX,f
  2467  0040                     i1l1600:
  2468                           
  2469                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 198:             return ASCII(
      +                          YEAR & 0x0F);
  2470  0040  1283               	bcf	3,5	;RP0=0, select bank0
  2471  0041  1303               	bcf	3,6	;RP1=0, select bank0
  2472  0042  0839               	movf	_YEAR,w
  2473  0043  390F               	andlw	15
  2474  0044  120A  118A  22B1  120A  118A  	fcall	_ASCII
  2475  0049  2956               	goto	i1l215
  2476  004A                     i1l1606:
  2477                           
  2478                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 201:             FLAGTX++;
  2479  004A  3001               	movlw	1
  2480  004B  00F3               	movwf	??_Envio
  2481  004C  0873               	movf	??_Envio,w
  2482  004D  07FD               	addwf	_FLAGTX,f
  2483  004E                     i1l1608:
  2484                           
  2485                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 202:             return 0x2F;
  2486  004E  302F               	movlw	47
  2487  004F  2956               	goto	i1l215
  2488  0050                     i1l1614:
  2489                           
  2490                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 205:             FLAGTX++;
  2491  0050  3001               	movlw	1
  2492  0051  00F3               	movwf	??_Envio
  2493  0052  0873               	movf	??_Envio,w
  2494  0053  07FD               	addwf	_FLAGTX,f
  2495  0054                     i1l1616:
  2496                           
  2497                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 206:             return ASCII(
      +                          (MONTH & 0x10) >> 4);
  2498  0054  1283               	bcf	3,5	;RP0=0, select bank0
  2499  0055  1303               	bcf	3,6	;RP1=0, select bank0
  2500  0056  083A               	movf	_MONTH,w
  2501  0057  00F3               	movwf	??_Envio
  2502  0058  3004               	movlw	4
  2503  0059                     u35_25:
  2504  0059  1003               	clrc
  2505  005A  0CF3               	rrf	??_Envio,f
  2506  005B  3EFF               	addlw	-1
  2507  005C  1D03               	skipz
  2508  005D  2859               	goto	u35_25
  2509  005E  0873               	movf	??_Envio,w
  2510  005F  3901               	andlw	1
  2511  0060  120A  118A  22B1  120A  118A  	fcall	_ASCII
  2512  0065  2956               	goto	i1l215
  2513  0066                     i1l1622:
  2514                           
  2515                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 209:             FLAGTX++;
  2516  0066  3001               	movlw	1
  2517  0067  00F3               	movwf	??_Envio
  2518  0068  0873               	movf	??_Envio,w
  2519  0069  07FD               	addwf	_FLAGTX,f
  2520  006A                     i1l1624:
  2521                           
  2522                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 210:             return ASCII(
      +                          MONTH & 0x0F);
  2523  006A  1283               	bcf	3,5	;RP0=0, select bank0
  2524  006B  1303               	bcf	3,6	;RP1=0, select bank0
  2525  006C  083A               	movf	_MONTH,w
  2526  006D  390F               	andlw	15
  2527  006E  120A  118A  22B1  120A  118A  	fcall	_ASCII
  2528  0073  2956               	goto	i1l215
  2529  0074                     i1l1638:
  2530                           
  2531                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 217:             FLAGTX++;
  2532  0074  3001               	movlw	1
  2533  0075  00F3               	movwf	??_Envio
  2534  0076  0873               	movf	??_Envio,w
  2535  0077  07FD               	addwf	_FLAGTX,f
  2536  0078                     i1l1640:
  2537                           
  2538                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 218:             return ASCII(
      +                          (DATE & 0x30) >> 4);
  2539  0078  1283               	bcf	3,5	;RP0=0, select bank0
  2540  0079  1303               	bcf	3,6	;RP1=0, select bank0
  2541  007A  083B               	movf	_DATE,w
  2542  007B  00F3               	movwf	??_Envio
  2543  007C  3004               	movlw	4
  2544  007D                     u36_25:
  2545  007D  1003               	clrc
  2546  007E  0CF3               	rrf	??_Envio,f
  2547  007F  3EFF               	addlw	-1
  2548  0080  1D03               	skipz
  2549  0081  287D               	goto	u36_25
  2550  0082  0873               	movf	??_Envio,w
  2551  0083  3903               	andlw	3
  2552  0084  120A  118A  22B1  120A  118A  	fcall	_ASCII
  2553  0089  2956               	goto	i1l215
  2554  008A                     i1l1646:
  2555                           
  2556                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 221:             FLAGTX++;
  2557  008A  3001               	movlw	1
  2558  008B  00F3               	movwf	??_Envio
  2559  008C  0873               	movf	??_Envio,w
  2560  008D  07FD               	addwf	_FLAGTX,f
  2561  008E                     i1l1648:
  2562                           
  2563                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 222:             return ASCII(
      +                          DATE & 0x0F);
  2564  008E  1283               	bcf	3,5	;RP0=0, select bank0
  2565  008F  1303               	bcf	3,6	;RP1=0, select bank0
  2566  0090  083B               	movf	_DATE,w
  2567  0091  390F               	andlw	15
  2568  0092  120A  118A  22B1  120A  118A  	fcall	_ASCII
  2569  0097  2956               	goto	i1l215
  2570  0098                     i1l1654:
  2571                           
  2572                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 225:             FLAGTX++;
  2573  0098  3001               	movlw	1
  2574  0099  00F3               	movwf	??_Envio
  2575  009A  0873               	movf	??_Envio,w
  2576  009B  07FD               	addwf	_FLAGTX,f
  2577  009C                     i1l1656:
  2578                           
  2579                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 226:             return 0x09;
  2580  009C  3009               	movlw	9
  2581  009D  2956               	goto	i1l215
  2582  009E                     i1l1662:
  2583                           
  2584                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 229:             FLAGTX++;
  2585  009E  3001               	movlw	1
  2586  009F  00F3               	movwf	??_Envio
  2587  00A0  0873               	movf	??_Envio,w
  2588  00A1  07FD               	addwf	_FLAGTX,f
  2589  00A2                     i1l1664:
  2590                           
  2591                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 230:             return ASCII(
      +                          (HOUR & 0x10) >> 4);
  2592  00A2  1283               	bcf	3,5	;RP0=0, select bank0
  2593  00A3  1303               	bcf	3,6	;RP1=0, select bank0
  2594  00A4  083D               	movf	_HOUR,w
  2595  00A5  00F3               	movwf	??_Envio
  2596  00A6  3004               	movlw	4
  2597  00A7                     u37_25:
  2598  00A7  1003               	clrc
  2599  00A8  0CF3               	rrf	??_Envio,f
  2600  00A9  3EFF               	addlw	-1
  2601  00AA  1D03               	skipz
  2602  00AB  28A7               	goto	u37_25
  2603  00AC  0873               	movf	??_Envio,w
  2604  00AD  3901               	andlw	1
  2605  00AE  120A  118A  22B1  120A  118A  	fcall	_ASCII
  2606  00B3  2956               	goto	i1l215
  2607  00B4                     i1l1670:
  2608                           
  2609                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 233:             FLAGTX++;
  2610  00B4  3001               	movlw	1
  2611  00B5  00F3               	movwf	??_Envio
  2612  00B6  0873               	movf	??_Envio,w
  2613  00B7  07FD               	addwf	_FLAGTX,f
  2614  00B8                     i1l1672:
  2615                           
  2616                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 234:             return ASCII(
      +                          HOUR & 0x0F);
  2617  00B8  1283               	bcf	3,5	;RP0=0, select bank0
  2618  00B9  1303               	bcf	3,6	;RP1=0, select bank0
  2619  00BA  083D               	movf	_HOUR,w
  2620  00BB  390F               	andlw	15
  2621  00BC  120A  118A  22B1  120A  118A  	fcall	_ASCII
  2622  00C1  2956               	goto	i1l215
  2623  00C2                     i1l1678:
  2624                           
  2625                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 237:             FLAGTX++;
  2626  00C2  3001               	movlw	1
  2627  00C3  00F3               	movwf	??_Envio
  2628  00C4  0873               	movf	??_Envio,w
  2629  00C5  07FD               	addwf	_FLAGTX,f
  2630  00C6                     i1l1680:
  2631                           
  2632                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 238:             return 0x3A;
  2633  00C6  303A               	movlw	58
  2634  00C7  2956               	goto	i1l215
  2635  00C8                     i1l1686:
  2636                           
  2637                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 241:             FLAGTX++;
  2638  00C8  3001               	movlw	1
  2639  00C9  00F3               	movwf	??_Envio
  2640  00CA  0873               	movf	??_Envio,w
  2641  00CB  07FD               	addwf	_FLAGTX,f
  2642  00CC                     i1l1688:
  2643                           
  2644                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 242:             return ASCII(
      +                          (MINUTES & 0xF0) >> 4);
  2645  00CC  1283               	bcf	3,5	;RP0=0, select bank0
  2646  00CD  1303               	bcf	3,6	;RP1=0, select bank0
  2647  00CE  083E               	movf	_MINUTES,w
  2648  00CF  00F3               	movwf	??_Envio
  2649  00D0  3004               	movlw	4
  2650  00D1                     u38_25:
  2651  00D1  1003               	clrc
  2652  00D2  0CF3               	rrf	??_Envio,f
  2653  00D3  3EFF               	addlw	-1
  2654  00D4  1D03               	skipz
  2655  00D5  28D1               	goto	u38_25
  2656  00D6  0873               	movf	??_Envio,w
  2657  00D7  390F               	andlw	15
  2658  00D8  120A  118A  22B1  120A  118A  	fcall	_ASCII
  2659  00DD  2956               	goto	i1l215
  2660  00DE                     i1l1694:
  2661                           
  2662                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 245:             FLAGTX++;
  2663  00DE  3001               	movlw	1
  2664  00DF  00F3               	movwf	??_Envio
  2665  00E0  0873               	movf	??_Envio,w
  2666  00E1  07FD               	addwf	_FLAGTX,f
  2667  00E2                     i1l1696:
  2668                           
  2669                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 246:             return ASCII(
      +                          MINUTES & 0x0F);
  2670  00E2  1283               	bcf	3,5	;RP0=0, select bank0
  2671  00E3  1303               	bcf	3,6	;RP1=0, select bank0
  2672  00E4  083E               	movf	_MINUTES,w
  2673  00E5  390F               	andlw	15
  2674  00E6  120A  118A  22B1  120A  118A  	fcall	_ASCII
  2675  00EB  2956               	goto	i1l215
  2676  00EC                     i1l1710:
  2677                           
  2678                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 253:             FLAGTX++;
  2679  00EC  3001               	movlw	1
  2680  00ED  00F3               	movwf	??_Envio
  2681  00EE  0873               	movf	??_Envio,w
  2682  00EF  07FD               	addwf	_FLAGTX,f
  2683  00F0                     i1l1712:
  2684                           
  2685                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 254:             return ASCII(
      +                          (SECONDS & 0xF0) >> 4);
  2686  00F0  1283               	bcf	3,5	;RP0=0, select bank0
  2687  00F1  1303               	bcf	3,6	;RP1=0, select bank0
  2688  00F2  083F               	movf	_SECONDS,w
  2689  00F3  00F3               	movwf	??_Envio
  2690  00F4  3004               	movlw	4
  2691  00F5                     u39_25:
  2692  00F5  1003               	clrc
  2693  00F6  0CF3               	rrf	??_Envio,f
  2694  00F7  3EFF               	addlw	-1
  2695  00F8  1D03               	skipz
  2696  00F9  28F5               	goto	u39_25
  2697  00FA  0873               	movf	??_Envio,w
  2698  00FB  390F               	andlw	15
  2699  00FC  120A  118A  22B1  120A  118A  	fcall	_ASCII
  2700  0101  2956               	goto	i1l215
  2701  0102                     i1l1718:
  2702                           
  2703                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 257:             FLAGTX++;
  2704  0102  3001               	movlw	1
  2705  0103  00F3               	movwf	??_Envio
  2706  0104  0873               	movf	??_Envio,w
  2707  0105  07FD               	addwf	_FLAGTX,f
  2708  0106                     i1l1720:
  2709                           
  2710                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 258:             return ASCII(
      +                          SECONDS & 0x0F);
  2711  0106  1283               	bcf	3,5	;RP0=0, select bank0
  2712  0107  1303               	bcf	3,6	;RP1=0, select bank0
  2713  0108  083F               	movf	_SECONDS,w
  2714  0109  390F               	andlw	15
  2715  010A  120A  118A  22B1  120A  118A  	fcall	_ASCII
  2716  010F  2956               	goto	i1l215
  2717  0110                     i1l1726:
  2718                           
  2719                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 261:             RECEPCION_ENT
      +                          ER = 0x00;
  2720  0110  1283               	bcf	3,5	;RP0=0, select bank0
  2721  0111  1303               	bcf	3,6	;RP1=0, select bank0
  2722  0112  01B7               	clrf	_RECEPCION_ENTER
  2723                           
  2724                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 262:             FLAGTX = 0;
  2725  0113  01FD               	clrf	_FLAGTX
  2726  0114                     i1l1728:
  2727                           
  2728                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/Code.c: 263:             return 0x0A;
  2729  0114  300A               	movlw	10
  2730  0115  2956               	goto	i1l215
  2731  0116                     i1l1736:
  2732  0116  087D               	movf	_FLAGTX,w
  2733  0117  00F3               	movwf	??_Envio
  2734  0118  01F4               	clrf	??_Envio+1
  2735                           
  2736                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  2737                           ; Switch size 1, requested type "simple"
  2738                           ; Number of cases is 1, Range of values is 0 to 0
  2739                           ; switch strategies available:
  2740                           ; Name         Instructions Cycles
  2741                           ; simple_byte            4     3 (average)
  2742                           ; direct_byte           11     8 (fixed)
  2743                           ; jumptable            260     6 (fixed)
  2744                           ;	Chosen strategy is simple_byte
  2745  0119  0874               	movf	??_Envio+1,w
  2746  011A  3A00               	xorlw	0	; case 0
  2747  011B  1903               	skipnz
  2748  011C  291E               	goto	i1l1956
  2749  011D  2956               	goto	i1l215
  2750  011E                     i1l1956:
  2751                           
  2752                           ; Switch size 1, requested type "simple"
  2753                           ; Number of cases is 18, Range of values is 0 to 17
  2754                           ; switch strategies available:
  2755                           ; Name         Instructions Cycles
  2756                           ; simple_byte           55    28 (average)
  2757                           ; direct_byte           62     8 (fixed)
  2758                           ; jumptable            260     6 (fixed)
  2759                           ;	Chosen strategy is simple_byte
  2760  011E  0873               	movf	??_Envio,w
  2761  011F  3A00               	xorlw	0	; case 0
  2762  0120  1903               	skipnz
  2763  0121  2826               	goto	i1l1590
  2764  0122  3A01               	xorlw	1	; case 1
  2765  0123  1903               	skipnz
  2766  0124  283C               	goto	i1l1598
  2767  0125  3A03               	xorlw	3	; case 2
  2768  0126  1903               	skipnz
  2769  0127  284A               	goto	i1l1606
  2770  0128  3A01               	xorlw	1	; case 3
  2771  0129  1903               	skipnz
  2772  012A  2850               	goto	i1l1614
  2773  012B  3A07               	xorlw	7	; case 4
  2774  012C  1903               	skipnz
  2775  012D  2866               	goto	i1l1622
  2776  012E  3A01               	xorlw	1	; case 5
  2777  012F  1903               	skipnz
  2778  0130  284A               	goto	i1l1606
  2779  0131  3A03               	xorlw	3	; case 6
  2780  0132  1903               	skipnz
  2781  0133  2874               	goto	i1l1638
  2782  0134  3A01               	xorlw	1	; case 7
  2783  0135  1903               	skipnz
  2784  0136  288A               	goto	i1l1646
  2785  0137  3A0F               	xorlw	15	; case 8
  2786  0138  1903               	skipnz
  2787  0139  2898               	goto	i1l1654
  2788  013A  3A01               	xorlw	1	; case 9
  2789  013B  1903               	skipnz
  2790  013C  289E               	goto	i1l1662
  2791  013D  3A03               	xorlw	3	; case 10
  2792  013E  1903               	skipnz
  2793  013F  28B4               	goto	i1l1670
  2794  0140  3A01               	xorlw	1	; case 11
  2795  0141  1903               	skipnz
  2796  0142  28C2               	goto	i1l1678
  2797  0143  3A07               	xorlw	7	; case 12
  2798  0144  1903               	skipnz
  2799  0145  28C8               	goto	i1l1686
  2800  0146  3A01               	xorlw	1	; case 13
  2801  0147  1903               	skipnz
  2802  0148  28DE               	goto	i1l1694
  2803  0149  3A03               	xorlw	3	; case 14
  2804  014A  1903               	skipnz
  2805  014B  28C2               	goto	i1l1678
  2806  014C  3A01               	xorlw	1	; case 15
  2807  014D  1903               	skipnz
  2808  014E  28EC               	goto	i1l1710
  2809  014F  3A1F               	xorlw	31	; case 16
  2810  0150  1903               	skipnz
  2811  0151  2902               	goto	i1l1718
  2812  0152  3A01               	xorlw	1	; case 17
  2813  0153  1903               	skipnz
  2814  0154  2910               	goto	i1l1726
  2815  0155  2956               	goto	i1l215
  2816  0156                     i1l215:
  2817  0156  0008               	return
  2818  0157                     __end_of_Envio:
  2819                           
  2820                           	psect	text15
  2821  02B1                     __ptext15:	
  2822 ;; *************** function _ASCII *****************
  2823 ;; Defined at:
  2824 ;;		line 22 in file "E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c"
  2825 ;; Parameters:    Size  Location     Type
  2826 ;;  valor           1    wreg     unsigned char 
  2827 ;; Auto vars:     Size  Location     Type
  2828 ;;  valor           1    2[COMMON] unsigned char 
  2829 ;; Return value:  Size  Location     Type
  2830 ;;                  1    wreg      unsigned char 
  2831 ;; Registers used:
  2832 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  2833 ;; Tracked objects:
  2834 ;;		On entry : 0/0
  2835 ;;		On exit  : 0/0
  2836 ;;		Unchanged: 0/0
  2837 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  2838 ;;      Params:         0       0       0       0       0
  2839 ;;      Locals:         1       0       0       0       0
  2840 ;;      Temps:          2       0       0       0       0
  2841 ;;      Totals:         3       0       0       0       0
  2842 ;;Total ram usage:        3 bytes
  2843 ;; Hardware stack levels used:    1
  2844 ;; This function calls:
  2845 ;;		Nothing
  2846 ;; This function is called by:
  2847 ;;		_Envio
  2848 ;; This function uses a non-reentrant model
  2849 ;;
  2850                           
  2851                           
  2852                           ;psect for function _ASCII
  2853  02B1                     _ASCII:
  2854                           
  2855                           ;incstack = 0
  2856                           ; Regs used in _ASCII: [wreg-fsr0h+status,2+status,0]
  2857                           ;ASCII@valor stored from wreg
  2858  02B1  00F2               	movwf	ASCII@valor
  2859  02B2                     i1l1438:
  2860                           
  2861                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 23:     switch(valor){
  2862  02B2  2AD3               	goto	i1l1538
  2863  02B3                     i1l1440:
  2864                           
  2865                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 25:             return 0x30;
  2866  02B3  3030               	movlw	48
  2867  02B4  2B0D               	goto	i1l34
  2868  02B5                     i1l1446:
  2869                           
  2870                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 28:             return 0x31;
  2871  02B5  3031               	movlw	49
  2872  02B6  2B0D               	goto	i1l34
  2873  02B7                     i1l1452:
  2874                           
  2875                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 31:             return 0x32;
  2876  02B7  3032               	movlw	50
  2877  02B8  2B0D               	goto	i1l34
  2878  02B9                     i1l1458:
  2879                           
  2880                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 34:             return 0x33;
  2881  02B9  3033               	movlw	51
  2882  02BA  2B0D               	goto	i1l34
  2883  02BB                     i1l1464:
  2884                           
  2885                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 37:             return 0x34;
  2886  02BB  3034               	movlw	52
  2887  02BC  2B0D               	goto	i1l34
  2888  02BD                     i1l1470:
  2889                           
  2890                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 40:             return 0x35;
  2891  02BD  3035               	movlw	53
  2892  02BE  2B0D               	goto	i1l34
  2893  02BF                     i1l1476:
  2894                           
  2895                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 43:             return 0x36;
  2896  02BF  3036               	movlw	54
  2897  02C0  2B0D               	goto	i1l34
  2898  02C1                     i1l1482:
  2899                           
  2900                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 46:             return 0x37;
  2901  02C1  3037               	movlw	55
  2902  02C2  2B0D               	goto	i1l34
  2903  02C3                     i1l1488:
  2904                           
  2905                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 49:             return 0x38;
  2906  02C3  3038               	movlw	56
  2907  02C4  2B0D               	goto	i1l34
  2908  02C5                     i1l1494:
  2909                           
  2910                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 52:             return 0x39;
  2911  02C5  3039               	movlw	57
  2912  02C6  2B0D               	goto	i1l34
  2913  02C7                     i1l1500:
  2914                           
  2915                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 55:             return 0x41;
  2916  02C7  3041               	movlw	65
  2917  02C8  2B0D               	goto	i1l34
  2918  02C9                     i1l1506:
  2919                           
  2920                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 58:             return 0x42;
  2921  02C9  3042               	movlw	66
  2922  02CA  2B0D               	goto	i1l34
  2923  02CB                     i1l1512:
  2924                           
  2925                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 61:             return 0x43;
  2926  02CB  3043               	movlw	67
  2927  02CC  2B0D               	goto	i1l34
  2928  02CD                     i1l1518:
  2929                           
  2930                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 64:             return 0x44;
  2931  02CD  3044               	movlw	68
  2932  02CE  2B0D               	goto	i1l34
  2933  02CF                     i1l1524:
  2934                           
  2935                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 67:             return 0x45;
  2936  02CF  3045               	movlw	69
  2937  02D0  2B0D               	goto	i1l34
  2938  02D1                     i1l1530:
  2939                           
  2940                           ;E:/UVG/Semestre 5/Digital2/Proyecto2/Proyecto2.X/USART.c: 70:             return 0x46;
  2941  02D1  3046               	movlw	70
  2942  02D2  2B0D               	goto	i1l34
  2943  02D3                     i1l1538:
  2944  02D3  0872               	movf	ASCII@valor,w
  2945  02D4  00F0               	movwf	??_ASCII
  2946  02D5  01F1               	clrf	??_ASCII+1
  2947                           
  2948                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  2949                           ; Switch size 1, requested type "simple"
  2950                           ; Number of cases is 1, Range of values is 0 to 0
  2951                           ; switch strategies available:
  2952                           ; Name         Instructions Cycles
  2953                           ; simple_byte            4     3 (average)
  2954                           ; direct_byte           11     8 (fixed)
  2955                           ; jumptable            260     6 (fixed)
  2956                           ;	Chosen strategy is simple_byte
  2957  02D6  0871               	movf	??_ASCII+1,w
  2958  02D7  3A00               	xorlw	0	; case 0
  2959  02D8  1903               	skipnz
  2960  02D9  2ADB               	goto	i1l1958
  2961  02DA  2B0D               	goto	i1l34
  2962  02DB                     i1l1958:
  2963                           
  2964                           ; Switch size 1, requested type "simple"
  2965                           ; Number of cases is 16, Range of values is 0 to 15
  2966                           ; switch strategies available:
  2967                           ; Name         Instructions Cycles
  2968                           ; simple_byte           49    25 (average)
  2969                           ; direct_byte           56     8 (fixed)
  2970                           ; jumptable            260     6 (fixed)
  2971                           ;	Chosen strategy is simple_byte
  2972  02DB  0870               	movf	??_ASCII,w
  2973  02DC  3A00               	xorlw	0	; case 0
  2974  02DD  1903               	skipnz
  2975  02DE  2AB3               	goto	i1l1440
  2976  02DF  3A01               	xorlw	1	; case 1
  2977  02E0  1903               	skipnz
  2978  02E1  2AB5               	goto	i1l1446
  2979  02E2  3A03               	xorlw	3	; case 2
  2980  02E3  1903               	skipnz
  2981  02E4  2AB7               	goto	i1l1452
  2982  02E5  3A01               	xorlw	1	; case 3
  2983  02E6  1903               	skipnz
  2984  02E7  2AB9               	goto	i1l1458
  2985  02E8  3A07               	xorlw	7	; case 4
  2986  02E9  1903               	skipnz
  2987  02EA  2ABB               	goto	i1l1464
  2988  02EB  3A01               	xorlw	1	; case 5
  2989  02EC  1903               	skipnz
  2990  02ED  2ABD               	goto	i1l1470
  2991  02EE  3A03               	xorlw	3	; case 6
  2992  02EF  1903               	skipnz
  2993  02F0  2ABF               	goto	i1l1476
  2994  02F1  3A01               	xorlw	1	; case 7
  2995  02F2  1903               	skipnz
  2996  02F3  2AC1               	goto	i1l1482
  2997  02F4  3A0F               	xorlw	15	; case 8
  2998  02F5  1903               	skipnz
  2999  02F6  2AC3               	goto	i1l1488
  3000  02F7  3A01               	xorlw	1	; case 9
  3001  02F8  1903               	skipnz
  3002  02F9  2AC5               	goto	i1l1494
  3003  02FA  3A03               	xorlw	3	; case 10
  3004  02FB  1903               	skipnz
  3005  02FC  2AC7               	goto	i1l1500
  3006  02FD  3A01               	xorlw	1	; case 11
  3007  02FE  1903               	skipnz
  3008  02FF  2AC9               	goto	i1l1506
  3009  0300  3A07               	xorlw	7	; case 12
  3010  0301  1903               	skipnz
  3011  0302  2ACB               	goto	i1l1512
  3012  0303  3A01               	xorlw	1	; case 13
  3013  0304  1903               	skipnz
  3014  0305  2ACD               	goto	i1l1518
  3015  0306  3A03               	xorlw	3	; case 14
  3016  0307  1903               	skipnz
  3017  0308  2ACF               	goto	i1l1524
  3018  0309  3A01               	xorlw	1	; case 15
  3019  030A  1903               	skipnz
  3020  030B  2AD1               	goto	i1l1530
  3021  030C  2B0D               	goto	i1l34
  3022  030D                     i1l34:
  3023  030D  0008               	return
  3024  030E                     __end_of_ASCII:
  3025  007E                     btemp	set	126	;btemp
  3026  007E                     wtemp0	set	126
  3027                           
  3028                           	psect	config
  3029                           
  3030                           ;Config register CONFIG1 @ 0x2007
  3031                           ;	Oscillator Selection bits
  3032                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  3033                           ;	Watchdog Timer Enable bit
  3034                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  3035                           ;	Power-up Timer Enable bit
  3036                           ;	PWRTE = OFF, PWRT disabled
  3037                           ;	RE3/MCLR pin function select bit
  3038                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  3039                           ;	Code Protection bit
  3040                           ;	CP = OFF, Program memory code protection is disabled
  3041                           ;	Data Code Protection bit
  3042                           ;	CPD = OFF, Data memory code protection is disabled
  3043                           ;	Brown Out Reset Selection bits
  3044                           ;	BOREN = OFF, BOR disabled
  3045                           ;	Internal External Switchover bit
  3046                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  3047                           ;	Fail-Safe Clock Monitor Enabled bit
  3048                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  3049                           ;	Low Voltage Programming Enable bit
  3050                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  3051                           ;	In-Circuit Debugger Mode bit
  3052                           ;	DEBUG = 0x1, unprogrammed default
  3053  2007                     	org	8199
  3054  2007  20D4               	dw	8404
  3055                           
  3056                           ;Config register CONFIG2 @ 0x2008
  3057                           ;	Brown-out Reset Selection bit
  3058                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  3059                           ;	Flash Program Memory Self Write Enable bits
  3060                           ;	WRT = OFF, Write protection off
  3061  2008                     	org	8200
  3062  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         14
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14     10      14
    BANK0            80     23      33
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _isr in COMMON

    _isr->_Envio
    _Envio->_ASCII

Critical Paths under _main in BANK0

    _Setup->_I2C_Master_Init
    _I2C_Master_Init->___lldiv
    _I2C_RTC_Init->_I2C_Master_Write

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0     523
                                             22 BANK0      1     1      0
                    _I2C_Master_Read
           _I2C_Master_RepeatedStart
                   _I2C_Master_Start
                    _I2C_Master_Stop
                   _I2C_Master_Write
                       _I2C_RTC_Init
                              _Setup
 ---------------------------------------------------------------------------------
 (1) _Setup                                                0     0      0     434
                    _I2C_Master_Init
                            _initOsc
                           _initUART
 ---------------------------------------------------------------------------------
 (2) _initUART                                             0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _initOsc                                              3     3      0      22
                                              0 BANK0      3     3      0
 ---------------------------------------------------------------------------------
 (2) _I2C_Master_Init                                      8     4      4     412
                                             14 BANK0      8     4      4
                            ___lldiv
 ---------------------------------------------------------------------------------
 (3) ___lldiv                                             14     6      8     314
                                              0 BANK0     14     6      8
 ---------------------------------------------------------------------------------
 (1) _I2C_RTC_Init                                         2     2      0      22
                                              1 BANK0      2     2      0
                   _I2C_Master_Start
                    _I2C_Master_Stop
                   _I2C_Master_Write
 ---------------------------------------------------------------------------------
 (2) _I2C_Master_Write                                     1     1      0      22
                                              0 BANK0      1     1      0
                    _I2C_Master_Wait
 ---------------------------------------------------------------------------------
 (2) _I2C_Master_Stop                                      0     0      0       0
                    _I2C_Master_Wait
 ---------------------------------------------------------------------------------
 (2) _I2C_Master_Start                                     0     0      0       0
                    _I2C_Master_Wait
 ---------------------------------------------------------------------------------
 (1) _I2C_Master_RepeatedStart                             0     0      0       0
                    _I2C_Master_Wait
 ---------------------------------------------------------------------------------
 (1) _I2C_Master_Read                                      5     5      0      45
                                              0 BANK0      5     5      0
                    _I2C_Master_Wait
 ---------------------------------------------------------------------------------
 (3) _I2C_Master_Wait                                      0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (4) _isr                                                  5     5      0      22
                                              5 COMMON     5     5      0
                              _Envio
 ---------------------------------------------------------------------------------
 (5) _Envio                                                2     2      0      22
                                              3 COMMON     2     2      0
                              _ASCII
 ---------------------------------------------------------------------------------
 (6) _ASCII                                                3     3      0      22
                                              0 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 6
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _I2C_Master_Read
     _I2C_Master_Wait
   _I2C_Master_RepeatedStart
     _I2C_Master_Wait
   _I2C_Master_Start
     _I2C_Master_Wait
   _I2C_Master_Stop
     _I2C_Master_Wait
   _I2C_Master_Write
     _I2C_Master_Wait
   _I2C_RTC_Init
     _I2C_Master_Start
       _I2C_Master_Wait
     _I2C_Master_Stop
       _I2C_Master_Wait
     _I2C_Master_Write
       _I2C_Master_Wait
   _Setup
     _I2C_Master_Init
       ___lldiv
     _initOsc
     _initUART

 _isr (ROOT)
   _Envio
     _ASCII

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      A       E       1      100.0%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0      2F       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50     17      21       5       41.2%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0      2F      12        0.0%


Microchip Technology PIC Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Tue Mar 02 02:28:22 2021

                                l6 0257                                  l7 02AF  
                                l8 025D                                  l9 0263  
                               l10 0269                                 l11 026F  
                               l12 0275                                 l13 027B  
                               l14 0281                                 l15 0287  
                               l16 02B0                                 l29 045F  
                               l70 046D                                 l73 0479  
                               l90 044B                                 l82 0482  
                               l67 041A                                 l76 048B  
                               l85 046C                                 l79 0494  
                               l88 0444                                 l89 0447  
            __size_of_I2C_RTC_Init 004C                                l210 03E0  
                              l202 01E5                                l236 0359  
                              l358 0252                                _DAY 003C  
                              u230 0473                                u310 024A  
                              u231 0472                                u311 0249  
                              u240 0479                                u320 03F8  
                              u241 0478                                u305 023C  
                              u330 0440                                u250 01FD  
                              u331 043F                                u251 01FC  
                              u325 03F3                                u270 0211  
                              u430 01D7                                u271 0210  
                              u431 01D6                                u440 01DE  
                              u265 0202                                u441 01DD  
                              u290 022C                                u291 022B  
                              u285 0213                                u295 0228  
                              u457 0354                                _isr 035A  
                              fsr0 0004                               l1400 022C  
                             l1402 023A                               l1404 023B  
                             l1412 0256                               l1406 0244  
                             l1430 0459                               l1408 024A  
                             l1416 028D                               l1432 045A  
                             l1424 044C                               l1434 045D  
                             l1426 0454                               l1436 045E  
                             l1428 0458                               l1390 01FD  
                             l1550 0417                               l1384 046D  
                             l1560 047A                               l1392 0200  
                             l1552 0418                               l1544 03E1  
                             l1386 0473                               l1570 0491  
                             l1562 047F                               l1394 020D  
                             l1554 0419                               l1546 03E5  
                             l1580 0439                               l1572 041E  
                             l1556 0483                               l1564 0463  
                             l1396 0211                               l1388 01EB  
                             l1548 03E8                               l1820 016C  
                             l1812 0157                               l1582 0440  
                             l1574 0423                               l1558 0488  
                             l1566 0468                               l1398 021A  
                             l1750 03B9                               l1742 03A6  
                             l1830 0193                               l1822 0172  
                             l1814 015C                               l1584 0448  
                             l1576 042B                               l1568 048C  
                             l1760 03BE                               l1752 03BA  
                             l1744 03B5                               l1840 01CA  
                             l1832 019E                               l1824 0177  
                             l1816 0161                               l1578 0434  
                             l1770 03D1                               l1762 03BF  
                             l1754 03BB                               l1746 03B7  
                             l1850 01E1                               l1842 01CF  
                             l1834 01A9                               l1826 017D  
                             l1818 0166                               l1772 030E  
                             l1764 03C5                               l1756 03BC  
                             l1748 03B8                               l1844 01D7  
                             l1836 01B4                               l1828 0188  
                             l1774 034E                               l1766 03CA  
                             l1758 03BD                               l1846 01D8  
                             l1838 01BF                               l1952 0295  
                             l1768 03CD                               l1848 01DE  
                             ?_isr 0070                               _DATE 003B  
                             i1l34 030D                               _HOUR 003D  
                             _TMR0 0001                               _YEAR 0039  
 __end_of_I2C_Master_RepeatedStart 0495                               _main 0157  
                             btemp 007E                               start 000E  
                     _I2C_RTC_Init 030E                              ??_isr 0075  
                 ?_I2C_Master_Init 002E                   ?_I2C_Master_Read 0070  
                 ?_I2C_Master_Wait 0070                   ?_I2C_Master_Stop 0070  
                            ?_main 0070                              _ASCII 02B1  
                            _ANSEL 0188                    __end_of___lldiv 0253  
                            i1l215 0156                              i1l191 039C  
                            i1l196 039D                              _RCREG 001A  
                            _MONTH 003A                              u40_20 035F  
                            u40_21 035E                              u41_20 036E  
                            u41_21 036D                              u42_20 037E  
                            u42_21 037D                              _SPBRG 0099  
                            u34_25 002F                              _PORTA 0005  
                            _PORTB 0006                              _PORTC 0007  
                            _PORTD 0008                              u35_25 0059  
                            _PORTE 0009                              u36_25 007D  
                            u37_25 00A7                              u38_25 00D1  
                            u39_25 00F5                              _TRISA 0085  
                            _TRISB 0086                              _TRISC 0087  
                            _TRISD 0088                              _TRISE 0089  
                            _TXREG 0019                              _Envio 0025  
                            _Setup 03A6                    __end_of_initOsc 02B1  
                            pclath 000A                      _RECEPCION_LED 007A  
                            status 0003                              wtemp0 007E  
                  __initialization 0011                       __end_of_main 01EB  
                           ??_main 0036                             ?_ASCII 0070  
                ?_I2C_Master_Start 0070                  ?_I2C_Master_Write 0070  
                           ?_Envio 0070                             ?_Setup 0070  
               ??_I2C_Master_Start 0020                 ??_I2C_Master_Write 0020  
                      initOsc@IRCF 0022                             _ANSELH 0189  
                           _FLAGRX 007C                             _FLAGTX 007D  
                           i1l1500 02C7                             i1l1512 02CB  
                           i1l1440 02B3                             i1l1600 0040  
                           i1l1530 02D1                             i1l1506 02C9  
                           i1l1524 02CF                             i1l1452 02B7  
                           i1l1518 02CD                             i1l1470 02BD  
                           i1l1446 02B5                             i1l1438 02B2  
                           i1l1710 00EC                             i1l1622 0066  
                           i1l1614 0050                             i1l1606 004A  
                           i1l1464 02BB                             i1l1720 0106  
                           i1l1712 00F0                             i1l1640 0078  
                           i1l1624 006A                             i1l1616 0054  
                           i1l1608 004E                             i1l1800 0387  
                           i1l1482 02C1                             i1l1458 02B9  
                           i1l1538 02D3                             i1l1476 02BF  
                           i1l1804 038C                             i1l1494 02C5  
                           i1l1726 0110                             i1l1718 0102  
                           i1l1670 00B4                             i1l1662 009E  
                           i1l1654 0098                             i1l1646 008A  
                           i1l1638 0074                             i1l1590 0026  
                           i1l1488 02C3                             i1l1728 0114  
                           i1l1680 00C6                             i1l1672 00B8  
                           i1l1664 00A2                             i1l1656 009C  
                           i1l1648 008E                             i1l1592 002A  
                           i1l1736 0116                             i1l1588 0025  
                           i1l1780 0363                             i1l1694 00DE  
                           i1l1686 00C8                             i1l1678 00C2  
                           i1l1598 003C                             i1l1790 0379  
                           i1l1782 0367                             i1l1696 00E2  
                           i1l1688 00CC                             i1l1784 0368  
                           i1l1776 035A                             i1l1954 0394  
                           i1l1794 037F                             i1l1786 036E  
                           i1l1778 035F                             i1l1956 011E  
                           i1l1796 0383                             i1l1788 0376  
                           i1l1958 02DB                             i1l1798 0386  
                           _SPBRGH 009A                             _WDTCON 0105  
                           _SSPADD 0093                             _SSPCON 0014  
                           _SSPBUF 0013           _I2C_Master_RepeatedStart 048C  
                        ??___lldiv 0028                   __end_of_initUART 0460  
                        ??_initOsc 0020                             saved_w 007E  
          __end_of__initialization 0021                      __end_of_ASCII 030E  
                    __end_of_Envio 0157                     __pcstackCOMMON 0070  
                    __end_of_Setup 03E1                            ??_ASCII 0070  
                          ??_Envio 0073                            ??_Setup 0036  
                       __pbssBANK0 0037                         __pmaintext 0157  
                       __pintentry 0004                            _FLAGI2C 007B  
                          _MINUTES 003E                            _SECONDS 003F  
                          _SSPCON2 0091                            _SSPSTAT 0094  
                        ?_initUART 0070                            ___lldiv 01EB  
                       ASCII@valor 0072                            __ptext1 03A6  
                          __ptext2 044C                            __ptext3 0253  
                          __ptext4 03E1                            __ptext5 01EB  
                          __ptext6 030E                            __ptext7 0460  
                          __ptext8 047A                            __ptext9 0483  
                          _initOsc 0253                       __size_of_isr 004C  
         __size_of_I2C_Master_Init 003A           __size_of_I2C_Master_Read 0031  
         __size_of_I2C_Master_Wait 000D           __size_of_I2C_Master_Stop 0009  
             end_of_initialization 0021         ??_I2C_Master_RepeatedStart 0020  
                       ??_initUART 0020                    _RECEPCION_ENTER 0037  
        __size_of_I2C_Master_Start 0009          __size_of_I2C_Master_Write 000D  
                  ___lldiv@divisor 0020                    ___lldiv@counter 002D  
             _RECEPCION_ACTIVACION 0038                          _RCSTAbits 0018  
                 I2C_Master_Init@c 002E                   I2C_Master_Read@a 0024  
                        _TRISCbits 0087                          _TXSTAbits 0098  
                      _BAUDCTLbits 0187                start_initialization 0011  
                      __end_of_isr 03A6                  ??_I2C_Master_Init 0032  
                ??_I2C_Master_Read 0020                  ??_I2C_Master_Wait 0020  
                ??_I2C_Master_Stop 0020                      ?_I2C_RTC_Init 0070  
                      __pbssCOMMON 007A                          ___latbits 0002  
                    __pcstackBANK0 0020                  __size_of_initUART 0014  
                 _I2C_Master_Start 0483                   _I2C_Master_Write 0460  
                   ??_I2C_RTC_Init 0021                           ?___lldiv 0020  
                   __size_of_ASCII 005D                           ?_initOsc 0070  
                   __size_of_Envio 0132                     __size_of_Setup 003B  
                         _CONTADOR 0040                  interrupt_function 0004  
                         _PIE1bits 008C                           _PIR1bits 000C  
              I2C_Master_Read@temp 0022  __size_of_I2C_Master_RepeatedStart 0009  
        ?_I2C_Master_RepeatedStart 0070                   __size_of___lldiv 0068  
                  _I2C_Master_Init 03E1                    _I2C_Master_Read 041B  
                  _I2C_Master_Wait 046D                    _I2C_Master_Stop 047A  
                 __size_of_initOsc 005E               __end_of_I2C_RTC_Init 035A  
                         __ptext10 048C                           __ptext11 041B  
                         __ptext12 046D                           __ptext13 035A  
                         __ptext14 0025                           __ptext15 02B1  
                         _initUART 044C                      __size_of_main 0094  
         __end_of_I2C_Master_Start 048C           __end_of_I2C_Master_Write 046D  
                       _INTCONbits 000B                           intlevel1 0000  
                 ___lldiv@dividend 0024                         _OSCCONbits 008F  
          __end_of_I2C_Master_Init 041B            __end_of_I2C_Master_Read 044C  
          __end_of_I2C_Master_Wait 047A            __end_of_I2C_Master_Stop 0483  
                       _OPTION_REG 0081                   ___lldiv@quotient 0029  
                I2C_Master_Write@d 0020                        _SSPCON2bits 0091  
