$date
	Tue Nov 12 11:15:25 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ALU_TB $end
$var wire 32 ! res_test [31:0] $end
$var parameter 32 " DURATION $end
$var reg 3 # aluControl_test [2:0] $end
$var reg 32 $ srcA_test [31:0] $end
$var reg 32 % srcB_test [31:0] $end
$scope module ALU_UUT $end
$var wire 3 & ALUControl [2:0] $end
$var wire 32 ' srcA [31:0] $end
$var wire 32 ( srcB [31:0] $end
$var reg 32 ) res [31:0] $end
$var reg 32 * res0 [31:0] $end
$var reg 32 + zero [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 +
b100001110 *
b100001110 )
b1111 (
b11111111 '
b0 &
b1111 %
b11111111 $
b0 #
b100001110 !
$end
#100000
b11110000 !
b11110000 )
b11110000 *
b1 #
b1 &
#300000
b1 !
b1 )
b1 *
b10 #
b10 &
#600000
b11 #
b11 &
#1000000
b11111111 !
b11111111 )
b11111111 *
b100 #
b100 &
#2000000
