#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x120f0e770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x120f0e8e0 .scope module, "tb_rx" "tb_rx" 3 3;
 .timescale -9 -10;
P_0x120f0b3b0 .param/l "CLK_PERIOD" 1 3 6, +C4<00000000000000000000000000001010>;
P_0x120f0b3f0 .param/l "FREQ_DIV_FACT" 1 3 7, +C4<00000000000000000000000000001010>;
P_0x120f0b430 .param/l "SIZE" 1 3 8, +C4<00000000000000000000000000001000>;
v0x120f1f930_0 .var "clk", 0 0;
v0x120f1f9e0_0 .net "frame_error", 0 0, v0x120f1f080_0;  1 drivers
v0x120f1fa90_0 .net "rx_data", 7 0, v0x120f1f2b0_0;  1 drivers
v0x120f1fb40_0 .net "rx_ready", 0 0, v0x120f1f360_0;  1 drivers
v0x120f1fbf0_0 .var "rxd", 0 0;
v0x120f1fcc0_0 .var "simulation_finished", 0 0;
E_0x120f0d1b0 .event posedge, v0x120f1f360_0;
S_0x120f0ea90 .scope module, "rx_inst" "uart_rx" 3 24, 4 3 0, S_0x120f0e8e0;
 .timescale -8 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "rx_data";
    .port_info 4 /OUTPUT 1 "rx_ready";
    .port_info 5 /OUTPUT 1 "error";
P_0x120f0ec50 .param/l "DATA" 1 4 17, C4<0010>;
P_0x120f0ec90 .param/l "IDLE" 1 4 15, C4<0000>;
P_0x120f0ecd0 .param/l "START" 1 4 16, C4<0001>;
P_0x120f0ed10 .param/l "STOP" 1 4 18, C4<0011>;
v0x120f0ef20_0 .var "bit_cnt", 3 0;
v0x120f1efe0_0 .net "clk", 0 0, v0x120f1f930_0;  1 drivers
v0x120f1f080_0 .var "error", 0 0;
L_0x118040010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x120f1f130_0 .net "reset", 0 0, L_0x118040010;  1 drivers
v0x120f1f1d0_0 .net "rx", 0 0, v0x120f1fbf0_0;  1 drivers
v0x120f1f2b0_0 .var "rx_data", 7 0;
v0x120f1f360_0 .var "rx_ready", 0 0;
v0x120f1f400_0 .var "shift_reg", 9 0;
v0x120f1f4b0_0 .var "state", 3 0;
E_0x120f0eed0 .event posedge, v0x120f1f130_0, v0x120f1efe0_0;
S_0x120f1f650 .scope task, "send_byte" "send_byte" 3 34, 3 34 0, S_0x120f0e8e0;
 .timescale -9 -10;
v0x120f1f810_0 .var "data", 7 0;
v0x120f1f8a0_0 .var/i "i", 31 0;
TD_tb_rx.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f1fbf0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120f1f8a0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x120f1f8a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x120f1f810_0;
    %load/vec4 v0x120f1f8a0_0;
    %part/s 1;
    %store/vec4 v0x120f1fbf0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x120f1f8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x120f1f8a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f1fbf0_0, 0, 1;
    %delay 1000, 0;
    %end;
    .scope S_0x120f0ea90;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120f1f4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120f1f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120f0ef20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x120f1f400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120f1f080_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x120f1f2b0_0, 0;
    %end;
    .thread T_1;
    .scope S_0x120f0ea90;
T_2 ;
    %wait E_0x120f0eed0;
    %load/vec4 v0x120f1f130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120f1f4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120f1f360_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120f0ef20_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x120f1f400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120f1f080_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x120f1f4b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120f1f360_0, 0;
    %load/vec4 v0x120f1f1d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x120f1f4b0_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x120f1f4b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120f0ef20_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x120f1f1d0_0;
    %load/vec4 v0x120f1f400_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x120f1f400_0, 0;
    %load/vec4 v0x120f0ef20_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x120f0ef20_0, 0;
    %load/vec4 v0x120f0ef20_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x120f1f4b0_0, 0;
T_2.9 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x120f1f1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x120f1f080_0, 0;
    %load/vec4 v0x120f1f400_0;
    %parti/s 8, 1, 2;
    %assign/vec4 v0x120f1f2b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120f1f360_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x120f1f080_0, 0;
T_2.12 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120f1f4b0_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x120f0e8e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f1f930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f1fbf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f1fcc0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x120f0e8e0;
T_4 ;
    %delay 50, 0;
    %load/vec4 v0x120f1f930_0;
    %inv;
    %store/vec4 v0x120f1f930_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x120f0e8e0;
T_5 ;
    %vpi_call/w 3 57 "$dumpfile", "rx_sim.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x120f0e8e0 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 3 64 "$display", "Starting Test Case 1 at time %t", $time {0 0 0};
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x120f1f810_0, 0, 8;
    %fork TD_tb_rx.send_byte, S_0x120f1f650;
    %join;
    %wait E_0x120f0d1b0;
    %load/vec4 v0x120f1fa90_0;
    %cmpi/e 165, 0, 8;
    %jmp/0xz  T_5.0, 6;
    %vpi_call/w 3 70 "$display", "Test 1 PASSED: Received correct data 0xA5" {0 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 72 "$display", "Test 1 FAILED: Expected 0xA5, got 0x%h", v0x120f1fa90_0 {0 0 0};
T_5.1 ;
    %vpi_call/w 3 75 "$display", "\012Starting Test Case 2 at time %t", $time {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 60, 0, 8;
    %store/vec4 v0x120f1f810_0, 0, 8;
    %fork TD_tb_rx.send_byte, S_0x120f1f650;
    %join;
    %wait E_0x120f0d1b0;
    %load/vec4 v0x120f1fa90_0;
    %cmpi/e 60, 0, 8;
    %jmp/0xz  T_5.2, 6;
    %vpi_call/w 3 82 "$display", "Test 2 PASSED: Received correct data 0x3C" {0 0 0};
    %jmp T_5.3;
T_5.2 ;
    %vpi_call/w 3 84 "$display", "Test 2 FAILED: Expected 0x3C, got 0x%h", v0x120f1fa90_0 {0 0 0};
T_5.3 ;
    %vpi_call/w 3 87 "$display", "\012Starting Test Case 3 (Frame Error Test) at time %t", $time {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f1fbf0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f1fbf0_0, 0, 1;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120f1fbf0_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x120f1f9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %vpi_call/w 3 104 "$display", "Test 3 PASSED: Frame error detected" {0 0 0};
    %jmp T_5.5;
T_5.4 ;
    %vpi_call/w 3 106 "$display", "Test 3 FAILED: Frame error not detected" {0 0 0};
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120f1fbf0_0, 0, 1;
    %delay 5000, 0;
    %vpi_call/w 3 113 "$display", "\012Simulation completed at time %t", $time {0 0 0};
    %vpi_call/w 3 114 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb_rx.sv";
    "../../RTL/RX/Rx.v";
