INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/ip_repo/custom_counter_1.0/src/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/ip_repo/custom_counter_1.0/src/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/ip_repo/custom_counter_1.0/hdl/custom_counter_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_counter_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/ip_repo/custom_counter_1.0/hdl/custom_counter_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_counter_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/ip_repo/custom_counter_1.0/src/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/ip_repo/custom_counter_1.0/src/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sf_SharedWork/Lab1/ip_repo/edit_custom_counter_v1_0.srcs/sim_1/imports/Lab1/custom_counter_v1_0_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module custom_counter_v1_0_tb
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/media/sf_SharedWork/Lab1/ip_repo/edit_custom_counter_v1_0.srcs/sim_1/imports/Lab1/custom_counter_v1_0_tb.v:133]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [/media/sf_SharedWork/Lab1/ip_repo/edit_custom_counter_v1_0.srcs/sim_1/imports/Lab1/custom_counter_v1_0_tb.v:188]
