Analysis & Synthesis report for shang
Sun Apr 04 20:50:18 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|ad7606:vvv|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component
 18. Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated
 19. Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_o57:rdptr_g1p
 20. Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_kjc:wrptr_g1p
 21. Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|altsyncram_cv61:fifo_ram
 22. Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp
 23. Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10
 24. Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|dffpipe_3dc:wraclr
 25. Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp
 26. Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15
 27. Parameter Settings for User Entity Instance: clk_manger:clk_mm|pllip:pll_u1|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: clk_manger:clk_mm|sirv_gnrl_dffrs:reset_dffrs_50_90
 29. Parameter Settings for User Entity Instance: clk_manger:clk_mm|sirv_gnrl_dffl:reset_dffl_50_90
 30. Parameter Settings for User Entity Instance: clk_manger:clk_mm|sirv_gnrl_dffrs:reset_dffrs_50_0
 31. Parameter Settings for User Entity Instance: clk_manger:clk_mm|sirv_gnrl_dffl:reset_dffl_50_0
 32. Parameter Settings for User Entity Instance: ad7606:vvv
 33. Parameter Settings for User Entity Instance: fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component
 34. altpll Parameter Settings by Entity Instance
 35. dcfifo Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "ad7606:vvv"
 37. Port Connectivity Checks: "clk_manger:clk_mm|sirv_gnrl_dffl:reset_dffl_50_0"
 38. Port Connectivity Checks: "clk_manger:clk_mm|sirv_gnrl_dffrs:reset_dffrs_50_0"
 39. Port Connectivity Checks: "clk_manger:clk_mm|sirv_gnrl_dffl:reset_dffl_50_90"
 40. Port Connectivity Checks: "clk_manger:clk_mm|sirv_gnrl_dffrs:reset_dffrs_50_90"
 41. Port Connectivity Checks: "clk_manger:clk_mm|pllip:pll_u1"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Apr 04 20:50:18 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; shang                                       ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 150                                         ;
;     Total combinational functions  ; 120                                         ;
;     Dedicated logic registers      ; 97                                          ;
; Total registers                    ; 97                                          ;
; Total pins                         ; 48                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 128                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE15F23C8       ;                    ;
; Top-level entity name                                            ; top                ; shang              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; ../gen/sirv_gnrl_dffs.v          ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v                      ;         ;
; ../rtl/ad7606.v                  ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/workary/ram2_1/rtl/ad7606.v                              ;         ;
; ../rtl/top.v                     ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/workary/ram2_1/rtl/top.v                                 ;         ;
; ../rtl/clk_manger.v              ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/workary/ram2_1/rtl/clk_manger.v                          ;         ;
; ../rtl/fifoip_50_150.v           ; yes             ; User Verilog HDL File        ; C:/intelFPGA_lite/workary/ram2_1/rtl/fifoip_50_150.v                       ;         ;
; ../rtl/pllip.v                   ; yes             ; User Wizard-Generated File   ; C:/intelFPGA_lite/workary/ram2_1/rtl/pllip.v                               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf          ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc      ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc     ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc   ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc   ;         ;
; db/pllip_altpll.v                ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/ram2_1/pre/db/pllip_altpll.v                     ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; db/dcfifo_e1k1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf                    ;         ;
; db/a_graycounter_o57.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/ram2_1/pre/db/a_graycounter_o57.tdf              ;         ;
; db/a_graycounter_kjc.tdf         ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/ram2_1/pre/db/a_graycounter_kjc.tdf              ;         ;
; db/altsyncram_cv61.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/ram2_1/pre/db/altsyncram_cv61.tdf                ;         ;
; db/alt_synch_pipe_rnl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/ram2_1/pre/db/alt_synch_pipe_rnl.tdf             ;         ;
; db/dffpipe_cd9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/ram2_1/pre/db/dffpipe_cd9.tdf                    ;         ;
; db/dffpipe_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/ram2_1/pre/db/dffpipe_3dc.tdf                    ;         ;
; db/alt_synch_pipe_snl.tdf        ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/ram2_1/pre/db/alt_synch_pipe_snl.tdf             ;         ;
; db/dffpipe_dd9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/ram2_1/pre/db/dffpipe_dd9.tdf                    ;         ;
; db/cmpr_a66.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/workary/ram2_1/pre/db/cmpr_a66.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimated Total logic elements              ; 150                        ;
;                                             ;                            ;
; Total combinational functions               ; 120                        ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 31                         ;
;     -- 3 input functions                    ; 18                         ;
;     -- <=2 input functions                  ; 71                         ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 101                        ;
;     -- arithmetic mode                      ; 19                         ;
;                                             ;                            ;
; Total registers                             ; 97                         ;
;     -- Dedicated logic registers            ; 97                         ;
;     -- I/O registers                        ; 0                          ;
;                                             ;                            ;
; I/O pins                                    ; 48                         ;
; Total memory bits                           ; 128                        ;
;                                             ;                            ;
; Embedded Multiplier 9-bit elements          ; 0                          ;
;                                             ;                            ;
; Total PLLs                                  ; 1                          ;
;     -- PLLs                                 ; 1                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; clk_manger:clk_mm|clk_50_0 ;
; Maximum fan-out                             ; 56                         ;
; Total fan-out                               ; 857                        ;
; Average fan-out                             ; 2.60                       ;
+---------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |top                                      ; 120 (0)             ; 97 (0)                    ; 128         ; 0            ; 0       ; 0         ; 48   ; 0            ; |top                                                                                                                                 ; top                ; work         ;
;    |ad7606:vvv|                           ; 88 (88)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ad7606:vvv                                                                                                                      ; ad7606             ; work         ;
;    |clk_manger:clk_mm|                    ; 6 (4)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_manger:clk_mm                                                                                                               ; clk_manger         ; work         ;
;       |pllip:pll_u1|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_manger:clk_mm|pllip:pll_u1                                                                                                  ; pllip              ; work         ;
;          |altpll:altpll_component|        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_manger:clk_mm|pllip:pll_u1|altpll:altpll_component                                                                          ; altpll             ; work         ;
;             |pllip_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_manger:clk_mm|pllip:pll_u1|altpll:altpll_component|pllip_altpll:auto_generated                                              ; pllip_altpll       ; work         ;
;       |sirv_gnrl_dffl:reset_dffl_50_0|    ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_manger:clk_mm|sirv_gnrl_dffl:reset_dffl_50_0                                                                                ; sirv_gnrl_dffl     ; work         ;
;       |sirv_gnrl_dffl:reset_dffl_50_90|   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_manger:clk_mm|sirv_gnrl_dffl:reset_dffl_50_90                                                                               ; sirv_gnrl_dffl     ; work         ;
;       |sirv_gnrl_dffrs:reset_dffrs_50_0|  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_manger:clk_mm|sirv_gnrl_dffrs:reset_dffrs_50_0                                                                              ; sirv_gnrl_dffrs    ; work         ;
;       |sirv_gnrl_dffrs:reset_dffrs_50_90| ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_manger:clk_mm|sirv_gnrl_dffrs:reset_dffrs_50_90                                                                             ; sirv_gnrl_dffrs    ; work         ;
;    |fifoip_50_150:fifoip_ad_ram|          ; 26 (0)              ; 40 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoip_50_150:fifoip_ad_ram                                                                                                     ; fifoip_50_150      ; work         ;
;       |dcfifo:dcfifo_component|           ; 26 (0)              ; 40 (0)                    ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_e1k1:auto_generated|     ; 26 (6)              ; 40 (12)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated                                                  ; dcfifo_e1k1        ; work         ;
;             |a_graycounter_kjc:wrptr_g1p| ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_kjc:wrptr_g1p                      ; a_graycounter_kjc  ; work         ;
;             |a_graycounter_o57:rdptr_g1p| ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_o57:rdptr_g1p                      ; a_graycounter_o57  ; work         ;
;             |alt_synch_pipe_rnl:rs_dgwp|  ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp                       ; alt_synch_pipe_rnl ; work         ;
;                |dffpipe_cd9:dffpipe10|    ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10 ; dffpipe_cd9        ; work         ;
;             |alt_synch_pipe_snl:ws_dgrp|  ; 0 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp                       ; alt_synch_pipe_snl ; work         ;
;                |dffpipe_dd9:dffpipe15|    ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15 ; dffpipe_dd9        ; work         ;
;             |altsyncram_cv61:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|altsyncram_cv61:fifo_ram                         ; altsyncram_cv61    ; work         ;
;             |cmpr_a66:rdempty_eq_comp|    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|cmpr_a66:rdempty_eq_comp                         ; cmpr_a66           ; work         ;
;             |cmpr_a66:wrfull_eq_comp|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|cmpr_a66:wrfull_eq_comp                          ; cmpr_a66           ; work         ;
;             |dffpipe_3dc:wraclr|          ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|dffpipe_3dc:wraclr                               ; dffpipe_3dc        ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|altsyncram_cv61:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128  ; None ;
+--------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |top|clk_manger:clk_mm|pllip:pll_u1 ; ../rtl/pllip.v  ;
; N/A    ; FIFO         ; 20.1    ; N/A          ; N/A          ; |top|fifoip_50_150:fifoip_ad_ram    ;                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ad7606:vvv|state                                                                                                                                                                                                   ;
+-----------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+--------------+---------------+------------+
; Name            ; state.READ_DONE ; state.READ_CH8 ; state.READ_CH7 ; state.READ_CH6 ; state.READ_CH5 ; state.READ_CH4 ; state.READ_CH3 ; state.READ_CH2 ; state.READ_CH1 ; state.Wait_busy ; state.Wait_1 ; state.AD_CONV ; state.IDLE ;
+-----------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+--------------+---------------+------------+
; state.IDLE      ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 0          ;
; state.AD_CONV   ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 1             ; 1          ;
; state.Wait_1    ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 1            ; 0             ; 1          ;
; state.Wait_busy ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1               ; 0            ; 0             ; 1          ;
; state.READ_CH1  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH2  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH3  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH4  ; 0               ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH5  ; 0               ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH6  ; 0               ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH7  ; 0               ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_CH8  ; 0               ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
; state.READ_DONE ; 1               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0               ; 0            ; 0             ; 1          ;
+-----------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-----------------+--------------+---------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[2] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[3] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[0] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe12a[1] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[2] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[3] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[0] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe17a[1] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[2] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[3] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[0] ; yes                                                              ; yes                                        ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15|dffe16a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 16                                                                                                  ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                             ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                    ; Reason for Removal                          ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------+
; clk_manger:clk_mm|pllip:pll_u1|altpll:altpll_component|pllip_altpll:auto_generated|pll_lock_sync ; Stuck at VCC due to stuck port data_in      ;
; clk_manger:clk_mm|state_start                                                                    ; Stuck at VCC due to stuck port data_in      ;
; clk_manger:clk_mm|i[0..5]                                                                        ; Stuck at GND due to stuck port clock_enable ;
; clk_manger:clk_mm|clk_start                                                                      ; Stuck at VCC due to stuck port data_in      ;
; ad7606:vvv|state~15                                                                              ; Lost fanout                                 ;
; ad7606:vvv|state~16                                                                              ; Lost fanout                                 ;
; ad7606:vvv|state~17                                                                              ; Lost fanout                                 ;
; ad7606:vvv|state~18                                                                              ; Lost fanout                                 ;
; Total Number of Removed Registers = 13                                                           ;                                             ;
+--------------------------------------------------------------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                      ;
+------------------------+--------------------------------+----------------------------------------+
; Register name          ; Reason for Removal             ; Registers Removed due to This Register ;
+------------------------+--------------------------------+----------------------------------------+
; clk_manger:clk_mm|i[0] ; Stuck at GND                   ; clk_manger:clk_mm|clk_start            ;
;                        ; due to stuck port clock_enable ;                                        ;
+------------------------+--------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 97    ;
; Number of registers using Synchronous Clear  ; 7     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 42    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 54    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                     ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------+---------+
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_o57:rdptr_g1p|counter5a0 ; 6       ;
; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_kjc:wrptr_g1p|counter7a0 ; 6       ;
; clk_manger:clk_mm|sirv_gnrl_dffrs:reset_dffrs_50_0|qout_r[0]                                                          ; 1       ;
; clk_manger:clk_mm|sirv_gnrl_dffrs:reset_dffrs_50_90|qout_r[0]                                                         ; 1       ;
; ad7606:vvv|cnt[2]                                                                                                     ; 2       ;
; ad7606:vvv|cnt[3]                                                                                                     ; 2       ;
; ad7606:vvv|cnt[4]                                                                                                     ; 2       ;
; ad7606:vvv|cnt[5]                                                                                                     ; 2       ;
; ad7606:vvv|cnt[6]                                                                                                     ; 2       ;
; ad7606:vvv|cnt[7]                                                                                                     ; 2       ;
; ad7606:vvv|cnt[8]                                                                                                     ; 2       ;
; ad7606:vvv|cnt[9]                                                                                                     ; 2       ;
; ad7606:vvv|cnt[10]                                                                                                    ; 2       ;
; ad7606:vvv|cnt[11]                                                                                                    ; 2       ;
; ad7606:vvv|cnt[12]                                                                                                    ; 2       ;
; ad7606:vvv|cnt[13]                                                                                                    ; 2       ;
; ad7606:vvv|cnt[14]                                                                                                    ; 2       ;
; ad7606:vvv|cnt[15]                                                                                                    ; 2       ;
; Total number of inverted registers = 18                                                                               ;         ;
+-----------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|ad7606:vvv|ad_ch[7]   ;
; 12:1               ; 6 bits    ; 48 LEs        ; 6 LEs                ; 42 LEs                 ; Yes        ; |top|ad7606:vvv|i[3]       ;
; 12:1               ; 5 bits    ; 40 LEs        ; 25 LEs               ; 15 LEs                 ; No         ; |top|ad7606:vvv|state      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+----------------------------------------------------------------------------+
; Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------+
; Assignment                      ; Value ; From ; To                        ;
+---------------------------------+-------+------+---------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                         ;
+---------------------------------+-------+------+---------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------+
; Assignment                            ; Value ; From ; To                                             ;
+---------------------------------------+-------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                        ;
+---------------------------------------+-------+------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_o57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity6                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_kjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter7a0                                                                                        ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                           ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|altsyncram_cv61:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                  ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_manger:clk_mm|pllip:pll_u1|altpll:altpll_component ;
+-------------------------------+-------------------------+-------------------------------------------+
; Parameter Name                ; Value                   ; Type                                      ;
+-------------------------------+-------------------------+-------------------------------------------+
; OPERATION_MODE                ; NORMAL                  ; Untyped                                   ;
; PLL_TYPE                      ; AUTO                    ; Untyped                                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pllip ; Untyped                                   ;
; QUALIFY_CONF_DONE             ; OFF                     ; Untyped                                   ;
; COMPENSATE_CLOCK              ; CLK0                    ; Untyped                                   ;
; SCAN_CHAIN                    ; LONG                    ; Untyped                                   ;
; PRIMARY_CLOCK                 ; INCLK0                  ; Untyped                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                   ; Signed Integer                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                       ; Untyped                                   ;
; GATE_LOCK_SIGNAL              ; NO                      ; Untyped                                   ;
; GATE_LOCK_COUNTER             ; 0                       ; Untyped                                   ;
; LOCK_HIGH                     ; 1                       ; Untyped                                   ;
; LOCK_LOW                      ; 1                       ; Untyped                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                       ; Untyped                                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                       ; Untyped                                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                     ; Untyped                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                     ; Untyped                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                     ; Untyped                                   ;
; SKIP_VCO                      ; OFF                     ; Untyped                                   ;
; SWITCH_OVER_COUNTER           ; 0                       ; Untyped                                   ;
; SWITCH_OVER_TYPE              ; AUTO                    ; Untyped                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0                 ; Untyped                                   ;
; BANDWIDTH                     ; 0                       ; Untyped                                   ;
; BANDWIDTH_TYPE                ; AUTO                    ; Untyped                                   ;
; SPREAD_FREQUENCY              ; 0                       ; Untyped                                   ;
; DOWN_SPREAD                   ; 0                       ; Untyped                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                     ; Untyped                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                     ; Untyped                                   ;
; CLK9_MULTIPLY_BY              ; 0                       ; Untyped                                   ;
; CLK8_MULTIPLY_BY              ; 0                       ; Untyped                                   ;
; CLK7_MULTIPLY_BY              ; 0                       ; Untyped                                   ;
; CLK6_MULTIPLY_BY              ; 0                       ; Untyped                                   ;
; CLK5_MULTIPLY_BY              ; 1                       ; Untyped                                   ;
; CLK4_MULTIPLY_BY              ; 1                       ; Untyped                                   ;
; CLK3_MULTIPLY_BY              ; 1                       ; Untyped                                   ;
; CLK2_MULTIPLY_BY              ; 3                       ; Signed Integer                            ;
; CLK1_MULTIPLY_BY              ; 3                       ; Signed Integer                            ;
; CLK0_MULTIPLY_BY              ; 1                       ; Signed Integer                            ;
; CLK9_DIVIDE_BY                ; 0                       ; Untyped                                   ;
; CLK8_DIVIDE_BY                ; 0                       ; Untyped                                   ;
; CLK7_DIVIDE_BY                ; 0                       ; Untyped                                   ;
; CLK6_DIVIDE_BY                ; 0                       ; Untyped                                   ;
; CLK5_DIVIDE_BY                ; 1                       ; Untyped                                   ;
; CLK4_DIVIDE_BY                ; 1                       ; Untyped                                   ;
; CLK3_DIVIDE_BY                ; 1                       ; Untyped                                   ;
; CLK2_DIVIDE_BY                ; 1                       ; Signed Integer                            ;
; CLK1_DIVIDE_BY                ; 1                       ; Signed Integer                            ;
; CLK0_DIVIDE_BY                ; 1                       ; Signed Integer                            ;
; CLK9_PHASE_SHIFT              ; 0                       ; Untyped                                   ;
; CLK8_PHASE_SHIFT              ; 0                       ; Untyped                                   ;
; CLK7_PHASE_SHIFT              ; 0                       ; Untyped                                   ;
; CLK6_PHASE_SHIFT              ; 0                       ; Untyped                                   ;
; CLK5_PHASE_SHIFT              ; 0                       ; Untyped                                   ;
; CLK4_PHASE_SHIFT              ; 0                       ; Untyped                                   ;
; CLK3_PHASE_SHIFT              ; 0                       ; Untyped                                   ;
; CLK2_PHASE_SHIFT              ; 1667                    ; Untyped                                   ;
; CLK1_PHASE_SHIFT              ; 0                       ; Untyped                                   ;
; CLK0_PHASE_SHIFT              ; 5000                    ; Untyped                                   ;
; CLK5_TIME_DELAY               ; 0                       ; Untyped                                   ;
; CLK4_TIME_DELAY               ; 0                       ; Untyped                                   ;
; CLK3_TIME_DELAY               ; 0                       ; Untyped                                   ;
; CLK2_TIME_DELAY               ; 0                       ; Untyped                                   ;
; CLK1_TIME_DELAY               ; 0                       ; Untyped                                   ;
; CLK0_TIME_DELAY               ; 0                       ; Untyped                                   ;
; CLK9_DUTY_CYCLE               ; 50                      ; Untyped                                   ;
; CLK8_DUTY_CYCLE               ; 50                      ; Untyped                                   ;
; CLK7_DUTY_CYCLE               ; 50                      ; Untyped                                   ;
; CLK6_DUTY_CYCLE               ; 50                      ; Untyped                                   ;
; CLK5_DUTY_CYCLE               ; 50                      ; Untyped                                   ;
; CLK4_DUTY_CYCLE               ; 50                      ; Untyped                                   ;
; CLK3_DUTY_CYCLE               ; 50                      ; Untyped                                   ;
; CLK2_DUTY_CYCLE               ; 50                      ; Signed Integer                            ;
; CLK1_DUTY_CYCLE               ; 50                      ; Signed Integer                            ;
; CLK0_DUTY_CYCLE               ; 50                      ; Signed Integer                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                     ; Untyped                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                     ; Untyped                                   ;
; LOCK_WINDOW_UI                ;  0.05                   ; Untyped                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                  ; Untyped                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                  ; Untyped                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                  ; Untyped                                   ;
; DPA_MULTIPLY_BY               ; 0                       ; Untyped                                   ;
; DPA_DIVIDE_BY                 ; 1                       ; Untyped                                   ;
; DPA_DIVIDER                   ; 0                       ; Untyped                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                       ; Untyped                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                       ; Untyped                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                       ; Untyped                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                       ; Untyped                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                       ; Untyped                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                       ; Untyped                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                       ; Untyped                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                       ; Untyped                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                       ; Untyped                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                       ; Untyped                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                       ; Untyped                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                       ; Untyped                                   ;
; EXTCLK3_TIME_DELAY            ; 0                       ; Untyped                                   ;
; EXTCLK2_TIME_DELAY            ; 0                       ; Untyped                                   ;
; EXTCLK1_TIME_DELAY            ; 0                       ; Untyped                                   ;
; EXTCLK0_TIME_DELAY            ; 0                       ; Untyped                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                      ; Untyped                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                      ; Untyped                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                      ; Untyped                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                      ; Untyped                                   ;
; VCO_MULTIPLY_BY               ; 0                       ; Untyped                                   ;
; VCO_DIVIDE_BY                 ; 0                       ; Untyped                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                       ; Untyped                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                       ; Untyped                                   ;
; VCO_MIN                       ; 0                       ; Untyped                                   ;
; VCO_MAX                       ; 0                       ; Untyped                                   ;
; VCO_CENTER                    ; 0                       ; Untyped                                   ;
; PFD_MIN                       ; 0                       ; Untyped                                   ;
; PFD_MAX                       ; 0                       ; Untyped                                   ;
; M_INITIAL                     ; 0                       ; Untyped                                   ;
; M                             ; 0                       ; Untyped                                   ;
; N                             ; 1                       ; Untyped                                   ;
; M2                            ; 1                       ; Untyped                                   ;
; N2                            ; 1                       ; Untyped                                   ;
; SS                            ; 1                       ; Untyped                                   ;
; C0_HIGH                       ; 0                       ; Untyped                                   ;
; C1_HIGH                       ; 0                       ; Untyped                                   ;
; C2_HIGH                       ; 0                       ; Untyped                                   ;
; C3_HIGH                       ; 0                       ; Untyped                                   ;
; C4_HIGH                       ; 0                       ; Untyped                                   ;
; C5_HIGH                       ; 0                       ; Untyped                                   ;
; C6_HIGH                       ; 0                       ; Untyped                                   ;
; C7_HIGH                       ; 0                       ; Untyped                                   ;
; C8_HIGH                       ; 0                       ; Untyped                                   ;
; C9_HIGH                       ; 0                       ; Untyped                                   ;
; C0_LOW                        ; 0                       ; Untyped                                   ;
; C1_LOW                        ; 0                       ; Untyped                                   ;
; C2_LOW                        ; 0                       ; Untyped                                   ;
; C3_LOW                        ; 0                       ; Untyped                                   ;
; C4_LOW                        ; 0                       ; Untyped                                   ;
; C5_LOW                        ; 0                       ; Untyped                                   ;
; C6_LOW                        ; 0                       ; Untyped                                   ;
; C7_LOW                        ; 0                       ; Untyped                                   ;
; C8_LOW                        ; 0                       ; Untyped                                   ;
; C9_LOW                        ; 0                       ; Untyped                                   ;
; C0_INITIAL                    ; 0                       ; Untyped                                   ;
; C1_INITIAL                    ; 0                       ; Untyped                                   ;
; C2_INITIAL                    ; 0                       ; Untyped                                   ;
; C3_INITIAL                    ; 0                       ; Untyped                                   ;
; C4_INITIAL                    ; 0                       ; Untyped                                   ;
; C5_INITIAL                    ; 0                       ; Untyped                                   ;
; C6_INITIAL                    ; 0                       ; Untyped                                   ;
; C7_INITIAL                    ; 0                       ; Untyped                                   ;
; C8_INITIAL                    ; 0                       ; Untyped                                   ;
; C9_INITIAL                    ; 0                       ; Untyped                                   ;
; C0_MODE                       ; BYPASS                  ; Untyped                                   ;
; C1_MODE                       ; BYPASS                  ; Untyped                                   ;
; C2_MODE                       ; BYPASS                  ; Untyped                                   ;
; C3_MODE                       ; BYPASS                  ; Untyped                                   ;
; C4_MODE                       ; BYPASS                  ; Untyped                                   ;
; C5_MODE                       ; BYPASS                  ; Untyped                                   ;
; C6_MODE                       ; BYPASS                  ; Untyped                                   ;
; C7_MODE                       ; BYPASS                  ; Untyped                                   ;
; C8_MODE                       ; BYPASS                  ; Untyped                                   ;
; C9_MODE                       ; BYPASS                  ; Untyped                                   ;
; C0_PH                         ; 0                       ; Untyped                                   ;
; C1_PH                         ; 0                       ; Untyped                                   ;
; C2_PH                         ; 0                       ; Untyped                                   ;
; C3_PH                         ; 0                       ; Untyped                                   ;
; C4_PH                         ; 0                       ; Untyped                                   ;
; C5_PH                         ; 0                       ; Untyped                                   ;
; C6_PH                         ; 0                       ; Untyped                                   ;
; C7_PH                         ; 0                       ; Untyped                                   ;
; C8_PH                         ; 0                       ; Untyped                                   ;
; C9_PH                         ; 0                       ; Untyped                                   ;
; L0_HIGH                       ; 1                       ; Untyped                                   ;
; L1_HIGH                       ; 1                       ; Untyped                                   ;
; G0_HIGH                       ; 1                       ; Untyped                                   ;
; G1_HIGH                       ; 1                       ; Untyped                                   ;
; G2_HIGH                       ; 1                       ; Untyped                                   ;
; G3_HIGH                       ; 1                       ; Untyped                                   ;
; E0_HIGH                       ; 1                       ; Untyped                                   ;
; E1_HIGH                       ; 1                       ; Untyped                                   ;
; E2_HIGH                       ; 1                       ; Untyped                                   ;
; E3_HIGH                       ; 1                       ; Untyped                                   ;
; L0_LOW                        ; 1                       ; Untyped                                   ;
; L1_LOW                        ; 1                       ; Untyped                                   ;
; G0_LOW                        ; 1                       ; Untyped                                   ;
; G1_LOW                        ; 1                       ; Untyped                                   ;
; G2_LOW                        ; 1                       ; Untyped                                   ;
; G3_LOW                        ; 1                       ; Untyped                                   ;
; E0_LOW                        ; 1                       ; Untyped                                   ;
; E1_LOW                        ; 1                       ; Untyped                                   ;
; E2_LOW                        ; 1                       ; Untyped                                   ;
; E3_LOW                        ; 1                       ; Untyped                                   ;
; L0_INITIAL                    ; 1                       ; Untyped                                   ;
; L1_INITIAL                    ; 1                       ; Untyped                                   ;
; G0_INITIAL                    ; 1                       ; Untyped                                   ;
; G1_INITIAL                    ; 1                       ; Untyped                                   ;
; G2_INITIAL                    ; 1                       ; Untyped                                   ;
; G3_INITIAL                    ; 1                       ; Untyped                                   ;
; E0_INITIAL                    ; 1                       ; Untyped                                   ;
; E1_INITIAL                    ; 1                       ; Untyped                                   ;
; E2_INITIAL                    ; 1                       ; Untyped                                   ;
; E3_INITIAL                    ; 1                       ; Untyped                                   ;
; L0_MODE                       ; BYPASS                  ; Untyped                                   ;
; L1_MODE                       ; BYPASS                  ; Untyped                                   ;
; G0_MODE                       ; BYPASS                  ; Untyped                                   ;
; G1_MODE                       ; BYPASS                  ; Untyped                                   ;
; G2_MODE                       ; BYPASS                  ; Untyped                                   ;
; G3_MODE                       ; BYPASS                  ; Untyped                                   ;
; E0_MODE                       ; BYPASS                  ; Untyped                                   ;
; E1_MODE                       ; BYPASS                  ; Untyped                                   ;
; E2_MODE                       ; BYPASS                  ; Untyped                                   ;
; E3_MODE                       ; BYPASS                  ; Untyped                                   ;
; L0_PH                         ; 0                       ; Untyped                                   ;
; L1_PH                         ; 0                       ; Untyped                                   ;
; G0_PH                         ; 0                       ; Untyped                                   ;
; G1_PH                         ; 0                       ; Untyped                                   ;
; G2_PH                         ; 0                       ; Untyped                                   ;
; G3_PH                         ; 0                       ; Untyped                                   ;
; E0_PH                         ; 0                       ; Untyped                                   ;
; E1_PH                         ; 0                       ; Untyped                                   ;
; E2_PH                         ; 0                       ; Untyped                                   ;
; E3_PH                         ; 0                       ; Untyped                                   ;
; M_PH                          ; 0                       ; Untyped                                   ;
; C1_USE_CASC_IN                ; OFF                     ; Untyped                                   ;
; C2_USE_CASC_IN                ; OFF                     ; Untyped                                   ;
; C3_USE_CASC_IN                ; OFF                     ; Untyped                                   ;
; C4_USE_CASC_IN                ; OFF                     ; Untyped                                   ;
; C5_USE_CASC_IN                ; OFF                     ; Untyped                                   ;
; C6_USE_CASC_IN                ; OFF                     ; Untyped                                   ;
; C7_USE_CASC_IN                ; OFF                     ; Untyped                                   ;
; C8_USE_CASC_IN                ; OFF                     ; Untyped                                   ;
; C9_USE_CASC_IN                ; OFF                     ; Untyped                                   ;
; CLK0_COUNTER                  ; G0                      ; Untyped                                   ;
; CLK1_COUNTER                  ; G0                      ; Untyped                                   ;
; CLK2_COUNTER                  ; G0                      ; Untyped                                   ;
; CLK3_COUNTER                  ; G0                      ; Untyped                                   ;
; CLK4_COUNTER                  ; G0                      ; Untyped                                   ;
; CLK5_COUNTER                  ; G0                      ; Untyped                                   ;
; CLK6_COUNTER                  ; E0                      ; Untyped                                   ;
; CLK7_COUNTER                  ; E1                      ; Untyped                                   ;
; CLK8_COUNTER                  ; E2                      ; Untyped                                   ;
; CLK9_COUNTER                  ; E3                      ; Untyped                                   ;
; L0_TIME_DELAY                 ; 0                       ; Untyped                                   ;
; L1_TIME_DELAY                 ; 0                       ; Untyped                                   ;
; G0_TIME_DELAY                 ; 0                       ; Untyped                                   ;
; G1_TIME_DELAY                 ; 0                       ; Untyped                                   ;
; G2_TIME_DELAY                 ; 0                       ; Untyped                                   ;
; G3_TIME_DELAY                 ; 0                       ; Untyped                                   ;
; E0_TIME_DELAY                 ; 0                       ; Untyped                                   ;
; E1_TIME_DELAY                 ; 0                       ; Untyped                                   ;
; E2_TIME_DELAY                 ; 0                       ; Untyped                                   ;
; E3_TIME_DELAY                 ; 0                       ; Untyped                                   ;
; M_TIME_DELAY                  ; 0                       ; Untyped                                   ;
; N_TIME_DELAY                  ; 0                       ; Untyped                                   ;
; EXTCLK3_COUNTER               ; E3                      ; Untyped                                   ;
; EXTCLK2_COUNTER               ; E2                      ; Untyped                                   ;
; EXTCLK1_COUNTER               ; E1                      ; Untyped                                   ;
; EXTCLK0_COUNTER               ; E0                      ; Untyped                                   ;
; ENABLE0_COUNTER               ; L0                      ; Untyped                                   ;
; ENABLE1_COUNTER               ; L0                      ; Untyped                                   ;
; CHARGE_PUMP_CURRENT           ; 2                       ; Untyped                                   ;
; LOOP_FILTER_R                 ;  1.000000               ; Untyped                                   ;
; LOOP_FILTER_C                 ; 5                       ; Untyped                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                    ; Untyped                                   ;
; LOOP_FILTER_R_BITS            ; 9999                    ; Untyped                                   ;
; LOOP_FILTER_C_BITS            ; 9999                    ; Untyped                                   ;
; VCO_POST_SCALE                ; 0                       ; Untyped                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                       ; Untyped                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E            ; Untyped                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY       ; Untyped                                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY       ; Untyped                                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY       ; Untyped                                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY       ; Untyped                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLK0                     ; PORT_USED               ; Untyped                                   ;
; PORT_CLK1                     ; PORT_USED               ; Untyped                                   ;
; PORT_CLK2                     ; PORT_USED               ; Untyped                                   ;
; PORT_CLK3                     ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLK4                     ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLK5                     ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLK6                     ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLK7                     ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLK8                     ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLK9                     ; PORT_UNUSED             ; Untyped                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED             ; Untyped                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED             ; Untyped                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED             ; Untyped                                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY       ; Untyped                                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY       ; Untyped                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_INCLK1                   ; PORT_UNUSED             ; Untyped                                   ;
; PORT_INCLK0                   ; PORT_USED               ; Untyped                                   ;
; PORT_FBIN                     ; PORT_UNUSED             ; Untyped                                   ;
; PORT_PLLENA                   ; PORT_UNUSED             ; Untyped                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED             ; Untyped                                   ;
; PORT_ARESET                   ; PORT_USED               ; Untyped                                   ;
; PORT_PFDENA                   ; PORT_UNUSED             ; Untyped                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED             ; Untyped                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED             ; Untyped                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED             ; Untyped                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED             ; Untyped                                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY       ; Untyped                                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY       ; Untyped                                   ;
; PORT_LOCKED                   ; PORT_USED               ; Untyped                                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED             ; Untyped                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY       ; Untyped                                   ;
; PORT_PHASEDONE                ; PORT_UNUSED             ; Untyped                                   ;
; PORT_PHASESTEP                ; PORT_UNUSED             ; Untyped                                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED             ; Untyped                                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED             ; Untyped                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED             ; Untyped                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY       ; Untyped                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY       ; Untyped                                   ;
; M_TEST_SOURCE                 ; 5                       ; Untyped                                   ;
; C0_TEST_SOURCE                ; 5                       ; Untyped                                   ;
; C1_TEST_SOURCE                ; 5                       ; Untyped                                   ;
; C2_TEST_SOURCE                ; 5                       ; Untyped                                   ;
; C3_TEST_SOURCE                ; 5                       ; Untyped                                   ;
; C4_TEST_SOURCE                ; 5                       ; Untyped                                   ;
; C5_TEST_SOURCE                ; 5                       ; Untyped                                   ;
; C6_TEST_SOURCE                ; 5                       ; Untyped                                   ;
; C7_TEST_SOURCE                ; 5                       ; Untyped                                   ;
; C8_TEST_SOURCE                ; 5                       ; Untyped                                   ;
; C9_TEST_SOURCE                ; 5                       ; Untyped                                   ;
; CBXI_PARAMETER                ; pllip_altpll            ; Untyped                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                    ; Untyped                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                       ; Untyped                                   ;
; WIDTH_CLOCK                   ; 5                       ; Signed Integer                            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                       ; Untyped                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                     ; Untyped                                   ;
; DEVICE_FAMILY                 ; Cyclone IV E            ; Untyped                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                  ; Untyped                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                     ; Untyped                                   ;
; AUTO_CARRY_CHAINS             ; ON                      ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS          ; OFF                     ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS           ; ON                      ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                     ; IGNORE_CASCADE                            ;
+-------------------------------+-------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_manger:clk_mm|sirv_gnrl_dffrs:reset_dffrs_50_90 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_manger:clk_mm|sirv_gnrl_dffl:reset_dffl_50_90 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_manger:clk_mm|sirv_gnrl_dffrs:reset_dffrs_50_0 ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_manger:clk_mm|sirv_gnrl_dffl:reset_dffl_50_0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DW             ; 1     ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: ad7606:vvv ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                ;
; AD_CONV        ; 0001  ; Unsigned Binary                ;
; Wait_1         ; 0010  ; Unsigned Binary                ;
; Wait_busy      ; 0011  ; Unsigned Binary                ;
; READ_CH1       ; 0100  ; Unsigned Binary                ;
; READ_CH2       ; 0101  ; Unsigned Binary                ;
; READ_CH3       ; 0110  ; Unsigned Binary                ;
; READ_CH4       ; 0111  ; Unsigned Binary                ;
; READ_CH5       ; 1000  ; Unsigned Binary                ;
; READ_CH6       ; 1001  ; Unsigned Binary                ;
; READ_CH7       ; 1010  ; Unsigned Binary                ;
; READ_CH8       ; 1011  ; Unsigned Binary                ;
; READ_DONE      ; 1100  ; Unsigned Binary                ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                    ;
+-------------------------+--------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 16           ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                          ;
; LPM_WIDTHU              ; 3            ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; ON           ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_e1k1  ; Untyped                                                 ;
+-------------------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                           ;
+-------------------------------+--------------------------------------------------------+
; Name                          ; Value                                                  ;
+-------------------------------+--------------------------------------------------------+
; Number of entity instances    ; 1                                                      ;
; Entity Instance               ; clk_manger:clk_mm|pllip:pll_u1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                 ;
;     -- PLL_TYPE               ; AUTO                                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                                      ;
+-------------------------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                     ;
+----------------------------+-----------------------------------------------------+
; Name                       ; Value                                               ;
+----------------------------+-----------------------------------------------------+
; Number of entity instances ; 1                                                   ;
; Entity Instance            ; fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                          ;
;     -- LPM_WIDTH           ; 16                                                  ;
;     -- LPM_NUMWORDS        ; 8                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                 ;
;     -- USE_EAB             ; ON                                                  ;
+----------------------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ad7606:vvv"                                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; ad_os       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ad_cs       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ad_rd       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ad_convstab ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_manger:clk_mm|sirv_gnrl_dffl:reset_dffl_50_0" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; lden ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_manger:clk_mm|sirv_gnrl_dffrs:reset_dffrs_50_0" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; dnxt ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_manger:clk_mm|sirv_gnrl_dffl:reset_dffl_50_90" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; lden ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "clk_manger:clk_mm|sirv_gnrl_dffrs:reset_dffrs_50_90" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; dnxt ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "clk_manger:clk_mm|pllip:pll_u1" ;
+--------+-------+----------+--------------------------------+
; Port   ; Type  ; Severity ; Details                        ;
+--------+-------+----------+--------------------------------+
; areset ; Input ; Info     ; Explicitly unconnected         ;
+--------+-------+----------+--------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 48                          ;
; cycloneiii_ff         ; 97                          ;
;     CLR               ; 32                          ;
;     ENA               ; 38                          ;
;     ENA CLR           ; 10                          ;
;     ENA SCLR          ; 6                           ;
;     SCLR              ; 1                           ;
;     plain             ; 10                          ;
; cycloneiii_lcell_comb ; 123                         ;
;     arith             ; 19                          ;
;         2 data inputs ; 18                          ;
;         3 data inputs ; 1                           ;
;     normal            ; 104                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 32                          ;
;         3 data inputs ; 17                          ;
;         4 data inputs ; 31                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.11                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sun Apr 04 20:50:05 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shang -c shang
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 6 design units, including 6 entities, in source file /intelfpga_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v
    Info (12023): Found entity 1: sirv_gnrl_dfflrs File: C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v Line: 2
    Info (12023): Found entity 2: sirv_gnrl_dfflr File: C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v Line: 37
    Info (12023): Found entity 3: sirv_gnrl_dffl File: C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v Line: 72
    Info (12023): Found entity 4: sirv_gnrl_dffrs File: C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v Line: 104
    Info (12023): Found entity 5: sirv_gnrl_dffr File: C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v Line: 136
    Info (12023): Found entity 6: sirv_gnrl_ltch File: C:/intelFPGA_lite/workary/ram2_1/gen/sirv_gnrl_dffs.v Line: 167
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/ram2_1/rtl/ad7606.v
    Info (12023): Found entity 1: ad7606 File: C:/intelFPGA_lite/workary/ram2_1/rtl/ad7606.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/ram2_1/rtl/top.v
    Info (12023): Found entity 1: top File: C:/intelFPGA_lite/workary/ram2_1/rtl/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/ram2_1/rtl/clk_manger.v
    Info (12023): Found entity 1: clk_manger File: C:/intelFPGA_lite/workary/ram2_1/rtl/clk_manger.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/ram2_1/rtl/fifoip_50_150.v
    Info (12023): Found entity 1: fifoip_50_150 File: C:/intelFPGA_lite/workary/ram2_1/rtl/fifoip_50_150.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/ram2_1/rtl/pllip.v
    Info (12023): Found entity 1: pllip File: C:/intelFPGA_lite/workary/ram2_1/rtl/pllip.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /intelfpga_lite/workary/ram2_1/sim/testbench.v
    Info (12023): Found entity 1: testbench File: C:/intelFPGA_lite/workary/ram2_1/sim/testbench.v Line: 4
Warning (10236): Verilog HDL Implicit Net warning at top.v(58): created implicit net for "reset_1_50" File: C:/intelFPGA_lite/workary/ram2_1/rtl/top.v Line: 58
Warning (10236): Verilog HDL Implicit Net warning at testbench.v(46): created implicit net for "dataflag" File: C:/intelFPGA_lite/workary/ram2_1/sim/testbench.v Line: 46
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "dataflag" at top.v(20) has no driver File: C:/intelFPGA_lite/workary/ram2_1/rtl/top.v Line: 20
Info (12128): Elaborating entity "clk_manger" for hierarchy "clk_manger:clk_mm" File: C:/intelFPGA_lite/workary/ram2_1/rtl/top.v Line: 42
Info (12128): Elaborating entity "pllip" for hierarchy "clk_manger:clk_mm|pllip:pll_u1" File: C:/intelFPGA_lite/workary/ram2_1/rtl/clk_manger.v Line: 63
Info (12128): Elaborating entity "altpll" for hierarchy "clk_manger:clk_mm|pllip:pll_u1|altpll:altpll_component" File: C:/intelFPGA_lite/workary/ram2_1/rtl/pllip.v Line: 112
Info (12130): Elaborated megafunction instantiation "clk_manger:clk_mm|pllip:pll_u1|altpll:altpll_component" File: C:/intelFPGA_lite/workary/ram2_1/rtl/pllip.v Line: 112
Info (12133): Instantiated megafunction "clk_manger:clk_mm|pllip:pll_u1|altpll:altpll_component" with the following parameter: File: C:/intelFPGA_lite/workary/ram2_1/rtl/pllip.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "5000"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "1667"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pllip"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pllip_altpll.v
    Info (12023): Found entity 1: pllip_altpll File: C:/intelFPGA_lite/workary/ram2_1/pre/db/pllip_altpll.v Line: 31
Info (12128): Elaborating entity "pllip_altpll" for hierarchy "clk_manger:clk_mm|pllip:pll_u1|altpll:altpll_component|pllip_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "sirv_gnrl_dffrs" for hierarchy "clk_manger:clk_mm|sirv_gnrl_dffrs:reset_dffrs_50_90" File: C:/intelFPGA_lite/workary/ram2_1/rtl/clk_manger.v Line: 74
Info (12128): Elaborating entity "sirv_gnrl_dffl" for hierarchy "clk_manger:clk_mm|sirv_gnrl_dffl:reset_dffl_50_90" File: C:/intelFPGA_lite/workary/ram2_1/rtl/clk_manger.v Line: 75
Info (12128): Elaborating entity "ad7606" for hierarchy "ad7606:vvv" File: C:/intelFPGA_lite/workary/ram2_1/rtl/top.v Line: 73
Warning (10230): Verilog HDL assignment warning at ad7606.v(51): truncated value with size 32 to match size of target (16) File: C:/intelFPGA_lite/workary/ram2_1/rtl/ad7606.v Line: 51
Info (12128): Elaborating entity "fifoip_50_150" for hierarchy "fifoip_50_150:fifoip_ad_ram" File: C:/intelFPGA_lite/workary/ram2_1/rtl/top.v Line: 91
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/workary/ram2_1/rtl/fifoip_50_150.v Line: 90
Info (12130): Elaborated megafunction instantiation "fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component" File: C:/intelFPGA_lite/workary/ram2_1/rtl/fifoip_50_150.v Line: 90
Info (12133): Instantiated megafunction "fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component" with the following parameter: File: C:/intelFPGA_lite/workary/ram2_1/rtl/fifoip_50_150.v Line: 90
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "3"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_e1k1.tdf
    Info (12023): Found entity 1: dcfifo_e1k1 File: C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf Line: 39
Info (12128): Elaborating entity "dcfifo_e1k1" for hierarchy "fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_o57.tdf
    Info (12023): Found entity 1: a_graycounter_o57 File: C:/intelFPGA_lite/workary/ram2_1/pre/db/a_graycounter_o57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_o57" for hierarchy "fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_o57:rdptr_g1p" File: C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kjc.tdf
    Info (12023): Found entity 1: a_graycounter_kjc File: C:/intelFPGA_lite/workary/ram2_1/pre/db/a_graycounter_kjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_kjc" for hierarchy "fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|a_graycounter_kjc:wrptr_g1p" File: C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cv61.tdf
    Info (12023): Found entity 1: altsyncram_cv61 File: C:/intelFPGA_lite/workary/ram2_1/pre/db/altsyncram_cv61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cv61" for hierarchy "fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|altsyncram_cv61:fifo_ram" File: C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rnl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rnl File: C:/intelFPGA_lite/workary/ram2_1/pre/db/alt_synch_pipe_rnl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_rnl" for hierarchy "fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp" File: C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cd9.tdf
    Info (12023): Found entity 1: dffpipe_cd9 File: C:/intelFPGA_lite/workary/ram2_1/pre/db/dffpipe_cd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_cd9" for hierarchy "fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_rnl:rs_dgwp|dffpipe_cd9:dffpipe10" File: C:/intelFPGA_lite/workary/ram2_1/pre/db/alt_synch_pipe_rnl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/intelFPGA_lite/workary/ram2_1/pre/db/dffpipe_3dc.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|dffpipe_3dc:wraclr" File: C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_snl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_snl File: C:/intelFPGA_lite/workary/ram2_1/pre/db/alt_synch_pipe_snl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_snl" for hierarchy "fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp" File: C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dd9.tdf
    Info (12023): Found entity 1: dffpipe_dd9 File: C:/intelFPGA_lite/workary/ram2_1/pre/db/dffpipe_dd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dd9" for hierarchy "fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|alt_synch_pipe_snl:ws_dgrp|dffpipe_dd9:dffpipe15" File: C:/intelFPGA_lite/workary/ram2_1/pre/db/alt_synch_pipe_snl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: C:/intelFPGA_lite/workary/ram2_1/pre/db/cmpr_a66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "fifoip_50_150:fifoip_ad_ram|dcfifo:dcfifo_component|dcfifo_e1k1:auto_generated|cmpr_a66:rdempty_eq_comp" File: C:/intelFPGA_lite/workary/ram2_1/pre/db/dcfifo_e1k1.tdf Line: 64
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/workary/ram2_1/pre/db/a_graycounter_o57.tdf Line: 33
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dataflag" is stuck at GND File: C:/intelFPGA_lite/workary/ram2_1/rtl/top.v Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/intelFPGA_lite/workary/ram2_1/pre/output_files/shang.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "first_data" File: C:/intelFPGA_lite/workary/ram2_1/rtl/top.v Line: 6
    Warning (15610): No output dependent on input pin "start" File: C:/intelFPGA_lite/workary/ram2_1/rtl/top.v Line: 7
Info (21057): Implemented 216 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 22 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 151 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4806 megabytes
    Info: Processing ended: Sun Apr 04 20:50:18 2021
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/intelFPGA_lite/workary/ram2_1/pre/output_files/shang.map.smsg.


