Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Feb  3 13:13:45 2019
| Host         : corelink218 running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : check_timing -file reports_ZERO_RISCY/pulpino_top.check_timing.rpt
| Design       : pulpino_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
------------------------------------------------------------------------------------


check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10657 register/latch pins with no clock driven by root clock pin: clk_32k (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: clk_calib_rc32k (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: clk_calib_rc32m (HIGH)

 There are 10657 register/latch pins with no clock driven by root clock pin: clk_rc32k (HIGH)

 There are 10883 register/latch pins with no clock driven by root clock pin: clk_rc32m (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: clk_standard (HIGH)

 There are 497 register/latch pins with no clock driven by root clock pin: spi_clk_i (HIGH)

 There are 423 register/latch pins with no clock driven by root clock pin: tck_i (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: testmode_i (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[0].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/clk_en_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[1].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/clk_en_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[2].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/clk_en_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: axi_interconnect_i/axi_node_i/_REQ_BLOCK_GEN[3].REQ_BLOCK/DW_ALLOC/MASTER_ID_FIFO/cg_cell/clk_en_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[0].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/clk_en_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[1].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/clk_en_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: axi_interconnect_i/axi_node_i/_RESP_BLOCK_GEN[2].RESP_BLOCK/DW_ADDR_DEC/MASTER_ID_FIFO/cg_cell/clk_en_reg/Q (HIGH)

 There are 1536 register/latch pins with no clock driven by root clock pin: core_region_i/CORE.RISCV_CORE/core_clock_gate_i/clk_en_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/ar_buffer_i/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/aw_buffer_i/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/r_buffer_i/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: core_region_i/axi_slice_core2axi/WITH_SLICE.axi_slice_i/w_buffer_i/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 148 register/latch pins with no clock driven by root clock pin: core_region_i/data_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_ar_buffer_LP/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_aw_buffer_LP/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_b_buffer_LP/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 140 register/latch pins with no clock driven by root clock pin: core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_r_buffer_LP/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 148 register/latch pins with no clock driven by root clock pin: core_region_i/instr_mem_axi_if/axi_mem_if_SP_i/Slave_w_buffer_LP/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 326 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/adc_sys_switch0_0/sel_clk0_dly3_reg/Q (HIGH)

 There are 326 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/adc_sys_switch0_0/sel_clk1_dly3_reg/Q (HIGH)

 There are 326 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/adc_sys_switch0_1/sel_clk0_dly3_reg/Q (HIGH)

 There are 326 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/adc_sys_switch0_1/sel_clk1_dly3_reg/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/adc_sys_switch0_2/sel_clk0_dly3_reg/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/adc_sys_switch0_2/sel_clk1_dly3_reg/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/adc_sys_switch1_0/sel_clk0_dly3_reg/Q (HIGH)

 There are 321 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/adc_sys_switch1_0/sel_clk1_dly3_reg/Q (HIGH)

 There are 316 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/adc_sys_switch2_0/sel_clk0_dly3_reg/Q (HIGH)

 There are 316 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/adc_sys_switch2_0/sel_clk1_dly3_reg/Q (HIGH)

 There are 10876 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_hs_divider/clk_cnt_reg[0]/Q (HIGH)

 There are 10876 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_hs_divider/clk_cnt_reg[1]/Q (HIGH)

 There are 10876 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_hs_divider/clk_cnt_reg[2]/Q (HIGH)

 There are 10871 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_hs_divider/clk_cnt_reg[3]/Q (HIGH)

 There are 10882 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_hs_divider/clk_cnt_reg[4]/Q (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_ls_switch/sel_clk0_dly3_reg/Q (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_ls_switch/sel_clk1_dly3_reg/Q (HIGH)

 There are 10540 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch0_0/sel_clk0_dly3_reg/Q (HIGH)

 There are 10540 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch0_0/sel_clk1_dly3_reg/Q (HIGH)

 There are 10540 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch0_1/sel_clk0_dly3_reg/Q (HIGH)

 There are 10540 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch0_1/sel_clk1_dly3_reg/Q (HIGH)

 There are 10540 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch0_2/sel_clk0_dly3_reg/Q (HIGH)

 There are 10540 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch0_2/sel_clk1_dly3_reg/Q (HIGH)

 There are 10540 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch0_3/sel_clk0_dly3_reg/Q (HIGH)

 There are 10540 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch0_3/sel_clk1_dly3_reg/Q (HIGH)

 There are 10535 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch1_0/sel_clk0_dly3_reg/Q (HIGH)

 There are 10535 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch1_0/sel_clk1_dly3_reg/Q (HIGH)

 There are 10535 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch1_1/sel_clk0_dly3_reg/Q (HIGH)

 There are 10535 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch1_1/sel_clk1_dly3_reg/Q (HIGH)

 There are 10530 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch2_0/sel_clk0_dly3_reg/Q (HIGH)

 There are 10530 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/cmu_u0/clk_sys_switch2_0/sel_clk1_dly3_reg/Q (HIGH)

 There are 10876 register/latch pins with no clock driven by root clock pin: peripherals_i/apb_scu/rst_top_u0/rst_por_sync/sync_rst_d1_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: peripherals_i/axi2apb_i/axi2apb_i/Slave_ar_buffer/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: peripherals_i/axi2apb_i/axi2apb_i/Slave_aw_buffer/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: peripherals_i/axi2apb_i/axi2apb_i/Slave_b_buffer/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: peripherals_i/axi2apb_i/axi2apb_i/Slave_r_buffer/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: peripherals_i/axi2apb_i/axi2apb_i/Slave_w_buffer/buffer_i/cg_cell/clk_en_reg/Q (HIGH)

 There are 414 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[0].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 102 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[10].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 99 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[11].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 390 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[12].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 390 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[13].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 390 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[14].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 390 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[15].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 390 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[16].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[17].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 870 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[18].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 390 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[1].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 513 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[2].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 870 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[3].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[4].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 355 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[5].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 130 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[6].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[8].core_clock_gate/clk_en_reg/Q (HIGH)

 There are 103 register/latch pins with no clock driven by root clock pin: peripherals_i/genblk1[9].core_clock_gate/clk_en_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 35461 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 112 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 616 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input


