

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 4c80159dda011cd825c5e03ff0f926bf  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_864/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_864/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_864/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_864/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_864/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_864/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x557d4cebd49e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_864/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_384_864/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec5270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec5500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec5790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec5a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec5cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec5f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec61d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec6460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec66e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec6960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec6be0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec6e60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec70e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec7360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec75e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x557d4cec7860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec7a80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec7ca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec7ec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec80e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec8300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec8520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec8740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec8960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec8b80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec8da0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec8fc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec91e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec9400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec9620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec9840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x557d4cec9a60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557d4d161100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557d4d161140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557d4d161180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557d4d1611c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557d4d160380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557d4d1610e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557d4cecc900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557d4cecc920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557d4d1610e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557d4cecc904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x557d4d1610f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffc94514240..

GPGPU-Sim PTX: cudaLaunch for 0x0x557d4cebd49e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,3,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 169112
gpu_sim_insn = 118063104
gpu_ipc =     698.1356
gpu_tot_sim_cycle = 169112
gpu_tot_sim_insn = 118063104
gpu_tot_ipc =     698.1356
gpu_tot_issued_cta = 96
gpu_occupancy = 12.4729% 
gpu_tot_occupancy = 12.4729% 
max_total_param_size = 0
gpu_stall_dramfull = 38089
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.0101
partiton_level_parallism_total  =       9.0101
partiton_level_parallism_util =      21.3555
partiton_level_parallism_util_total  =      21.3555
L2_BW  =     326.3810 GB/Sec
L2_BW_total  =     326.3810 GB/Sec
gpu_total_sim_rate=197429

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 644
	L1D_cache_core[2]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 880
	L1D_cache_core[3]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[4]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 564
	L1D_cache_core[5]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 568
	L1D_cache_core[6]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[7]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 698
	L1D_cache_core[8]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 422
	L1D_cache_core[9]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1328
	L1D_cache_core[10]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1137
	L1D_cache_core[11]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105
	L1D_cache_core[12]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 615
	L1D_cache_core[13]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 599
	L1D_cache_core[14]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1372
	L1D_cache_core[15]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 466
	L1D_cache_core[16]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1212
	L1D_cache_core[17]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 667
	L1D_cache_core[18]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 467
	L1D_cache_core[19]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 297
	L1D_cache_core[20]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1276
	L1D_cache_core[21]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1212
	L1D_cache_core[22]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 308
	L1D_cache_core[23]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1502
	L1D_cache_core[24]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 242
	L1D_cache_core[25]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1131
	L1D_cache_core[26]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1467
	L1D_cache_core[27]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 162
	L1D_cache_core[28]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1261
	L1D_cache_core[29]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1203
	L1D_cache_core[30]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1613
	L1D_cache_core[31]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 672
	L1D_cache_core[32]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 326
	L1D_cache_core[33]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 750
	L1D_cache_core[34]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 746
	L1D_cache_core[35]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 800
	L1D_cache_core[36]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 878
	L1D_cache_core[37]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 620
	L1D_cache_core[38]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1231
	L1D_cache_core[39]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1158
	L1D_cache_core[40]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 420
	L1D_cache_core[41]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 326
	L1D_cache_core[42]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 578
	L1D_cache_core[43]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 718
	L1D_cache_core[44]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1253
	L1D_cache_core[45]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 356
	L1D_cache_core[46]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 796
	L1D_cache_core[47]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1723
	L1D_cache_core[48]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 906
	L1D_cache_core[49]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1050
	L1D_cache_core[50]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 927
	L1D_cache_core[51]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 997
	L1D_cache_core[52]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1196
	L1D_cache_core[53]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1481
	L1D_cache_core[54]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 712
	L1D_cache_core[55]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1377
	L1D_cache_core[56]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 234
	L1D_cache_core[57]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 732
	L1D_cache_core[58]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 849
	L1D_cache_core[59]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 997
	L1D_cache_core[60]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1648
	L1D_cache_core[61]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1446
	L1D_cache_core[62]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1476
	L1D_cache_core[63]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1157
	L1D_cache_core[64]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 428
	L1D_cache_core[65]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 727
	L1D_cache_core[66]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 122
	L1D_cache_core[67]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 137
	L1D_cache_core[68]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 479
	L1D_cache_core[69]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 519
	L1D_cache_core[70]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 546
	L1D_cache_core[71]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1170
	L1D_cache_core[72]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 772
	L1D_cache_core[73]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 509
	L1D_cache_core[74]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 435
	L1D_cache_core[75]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 245
	L1D_cache_core[76]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 695
	L1D_cache_core[77]: Access = 31744, Miss = 31744, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 367
	L1D_cache_core[78]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 694
	L1D_cache_core[79]: Access = 15872, Miss = 15872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 740
	L1D_total_cache_accesses = 1523712
	L1D_total_cache_misses = 1523712
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 63837
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.166
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1006720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18691
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 320384
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 45146
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1327104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 18691
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 45146
ctas_completed 96, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
9878, 9878, 9878, 9878, 9878, 9878, 9878, 9878, 
gpgpu_n_tot_thrd_icount = 121380864
gpgpu_n_tot_w_icount = 3793152
gpgpu_n_stall_shd_mem = 2052405
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1327104
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2654208
gpgpu_n_store_insn = 393216
gpgpu_n_shmem_insn = 11599872
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 540672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 571392
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1481013
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:17317505	W0_Idle:1956621	W0_Scoreboard:8873042	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:7680	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3785472
single_issue_nums: WS0:948288	WS1:948288	WS2:948288	WS3:948288	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10616832 {8:1327104,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7864320 {40:196608,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 53084160 {40:1327104,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1572864 {8:196608,}
maxmflatency = 2329 
max_icnt2mem_latency = 2127 
maxmrqlatency = 868 
max_icnt2sh_latency = 698 
averagemflatency = 712 
avg_icnt2mem_latency = 436 
avg_mrq_latency = 55 
avg_icnt2sh_latency = 52 
mrq_lat_table:64250 	33055 	13060 	10584 	30673 	140856 	52895 	26698 	13496 	1077 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	56327 	444024 	743088 	277650 	2623 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	111778 	149149 	196735 	211555 	269057 	471732 	113569 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	387646 	161524 	146584 	166272 	207107 	255780 	160793 	36874 	1132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	67 	70 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        10        10         8        10        16         8        10         8         8        16        10        10         8         8        10        18 
dram[1]:        12         8        10        10        16        10        10        10        10        14        10        10        16        14        10        10 
dram[2]:        10        10        14        10        16        10        10        10         8        10         8        12         8        10         8         8 
dram[3]:        12        10         8         8        16         8         8         8        10        12         8        12         8         8        10        14 
dram[4]:        10         8         8         8        14        10        10        12        10         8        10        12         9        12        12         8 
dram[5]:         8        12         8        10        14         8        10        10        10        10        10        12        12         8        14        10 
dram[6]:        10        12         8        10        12        12        10        12        10        12         8         8        12        10        14        20 
dram[7]:        10        10         8        12        14        10        10        10         8        10        16        10        10        12         8        10 
dram[8]:        10         8        10         8         8        10        16        10         8        12        10        10         8        14        13        10 
dram[9]:         8        10        14        10        10        10        14        10        10        12        10         8        10        10        10         8 
dram[10]:        10        10        10        10        10        10        14        10         8        12        10        10         8        10        12         8 
dram[11]:        10        14         8        10        10         8        16         8        10        12        10         8        12        12        12         8 
dram[12]:        10        10        10        12        12        10        16         8        10        10        10         8         8        10        10        14 
dram[13]:        10        10        10         8        10        10        16        10         8        10        10         8        10        10        16        10 
dram[14]:        12        10         8         8        12         8        16        10        10        16        10        10        10         8        12        10 
dram[15]:        10         8        10        10        10        10        16         8         8        16        10         8        10        14        12         8 
dram[16]:        10        10         8        10        12        12         8         8        10        10        10         8        10        12         8        10 
dram[17]:        10        10        10         8        12        12        10        10         8        10         9        10        14         8        10        14 
dram[18]:        10         8         8        10        12        12        10        10        10         8        10        10        10        12        14        10 
dram[19]:        10        10        10        10        12        12        10        10        10        10         8         8        12        12        10        10 
dram[20]:        10        10         8         8        10         8        10         8        10        12         8         8        10        10        14        10 
dram[21]:        10        10         8        10        12         8        10        10        14        12        10         8        18        10        10        12 
dram[22]:        10        10         8        10        10        10        12        10        10         9         8        10        10        12         8        10 
dram[23]:        10         8         8         8        10         8        14        10         8        10         8        10        14        12        12        12 
dram[24]:        14         8         8         8        10        10        12        11        10        10        10         8        10        12        14        10 
dram[25]:        10        10         8        10        10         8        12        10        10        10         8         8        10        10        20        10 
dram[26]:        11         8        10        10        10        10        10         8         8        10        10         8         8        18        10        10 
dram[27]:        11        10        14        10        10        10        10        10         8        10        10        10        10        10        10        10 
dram[28]:         9         8        10        10        10        10        10        10         8        10        10        10         8         8        14         8 
dram[29]:        10         8        10         8        10         8        12        10         8        12        10        10        12         8        10        10 
dram[30]:         8        10         8         8         8        10         8        10        10        10        10        14        10        10        10        14 
dram[31]:        10         8        10         8        12         8        10        10         8        12        10        14        12        10        14        10 
maximum service time to same row:
dram[0]:     13753     13090     14460     14005     13491     13492     13131     12983     13245     13613     13552     13242     14066     14249     14220     13619 
dram[1]:     13781     13604     13941     13980     13390     13628     13396     13086     13154     13824     13922     13564     13576     14996     13806     13764 
dram[2]:     13331     13898     13911     13480     13363     13413     13260     13914     13391     13667     13672     14114     14027     16225     13756     13438 
dram[3]:     13929     13280     13814     14219     13771     14047     12914     12906     13714     13197     13486     13567     14971     13708     13596     15142 
dram[4]:     14691     13332     15141     13992     13819     15025     13002     13916     13285     14677     13712     14795     13878     14198     13897     13602 
dram[5]:     13777     13520     13944     14033     13660     13488     12897     12979     13202     13254     13660     13557     16571     13327     14449     16010 
dram[6]:     13679     13967     13799     14598     13711     13805     13103     13108     13589     13283     13536     13260     16854     14313     13845     13842 
dram[7]:     13294     13280     13862     13769     13235     13491     13399     14004     13555     14589     13282     13908     14202     14178     15112     13945 
dram[8]:     14621     13432     14126     13766     13973     13360     13597     12999     13450     13059     13635     13572     15427     13705     15492     13940 
dram[9]:     14568     13914     14718     13400     13561     13640     12862     13179     13703     13576     13263     13531     13774     13893     13674     15065 
dram[10]:     13212     13834     13368     13993     13387     13419     12901     13504     13611     13362     13303     13556     13926     13571     13628     13597 
dram[11]:     13932     13402     14523     14252     14708     13369     12958     14597     13247     13287     13653     13315     14548     13926     13777     14444 
dram[12]:     13671     13246     13931     16422     14114     13231     13571     13112     13922     13228     13498     14343     14237     14617     13557     13749 
dram[13]:     13282     13416     13736     13868     13532     13392     14628     13263     13380     13307     14003     13469     15984     13890     13744     14567 
dram[14]:     14337     14662     14245     13816     13496     14408     12914     13093     13182     13559     15073     13440     15411     15274     13513     14153 
dram[15]:     13673     13288     13746     13491     13523     13741     13114     12908     13496     14737     13466     13521     13816     13941     13674     13697 
dram[16]:     13303     13275     14522     13422     13583     13781     13038     12847     13316     13961     13238     13435     14309     20813     13661     14082 
dram[17]:     14824     13640     13697     13663     13403     13275     13282     12986     13390     13409     15398     13583     14076     15210     13714     15961 
dram[18]:     13572     13232     13820     13937     13601     13387     13545     12753     13209     13229     13873     14580     14257     13523     15990     13800 
dram[19]:     13183     13090     13916     14062     13521     13916     12949     13272     15087     14125     13661     13475     13986     15906     13615     13575 
dram[20]:     15147     13410     14809     13774     13777     13151     13902     13283     13478     14002     13416     13504     13785     13973     14170     13890 
dram[21]:     13442     13984     13933     13745     13911     13718     12684     13022     13791     13600     13969     13416     16070     19870     13629     13904 
dram[22]:     13661     13520     13591     14350     13929     13613     12930     12905     13683     13715     13395     14001     13828     15089     13408     13574 
dram[23]:     13362     15367     13679     13816     13424     13355     13961     12986     13428     13124     13681     13319     20614     13961     13785     14651 
dram[24]:     13596     13478     13993     13794     13357     13418     13247     14102     13390     13162     13384     13580     13937     13908     13737     13823 
dram[25]:     13601     13497     13685     13882     13312     13370     12814     13095     16522     13288     13428     14964     14718     13656     21997     13834 
dram[26]:     13531     13276     13629     13780     13528     13674     15908     13109     13413     13464     13227     13481     14129     14751     16335     13797 
dram[27]:     13518     13173     13872     13359     13560     13568     12872     13905     13355     14440     13348     13665     13969     15006     13729     15274 
dram[28]:     13558     13504     13739     17992     13431     13660     12953     12967     13154     13295     13424     13549     13554     13635     13838     13740 
dram[29]:     14301     13174     13626     13773     13484     13589     13066     14731     13274     13519     13764     13390     14303     13942     13529     13825 
dram[30]:     13367     14171     13845     13825     14808     13162     13057     14445     13530     13546     13861     13412     13921     14034     13800     13776 
dram[31]:     13914     13299     14038     13523     13611     15054     13215     13122     13173     13222     13583     13651     14110     13802     16288     13572 
average row accesses per activate:
dram[0]:  3.378995  3.639810  3.541284  3.347458  4.093750  3.317073  3.397380  3.401709  3.307018  3.437229  3.647059  3.251029  3.418367  3.253456  3.666667  3.278539 
dram[1]:  3.538461  3.792079  3.682692  3.590909  4.030769  3.750000  3.464286  3.482456  3.469767  3.460870  3.569378  3.288703  3.526316  3.400966  3.634409  3.260274 
dram[2]:  3.700000  3.388646  3.721154  3.432314  3.836539  3.625000  3.607477  3.381356  3.336283  3.437229  3.507109  3.517857  3.604278  3.327014  3.487180  3.436893 
dram[3]:  3.785714  3.583333  3.830846  3.574661  4.030612  3.563319  3.226891  3.286307  3.580952  3.627273  3.563107  3.283333  3.383838  3.428571  3.736264  3.522388 
dram[4]:  3.774359  3.495496  3.641510  3.508929  3.853658  3.474138  3.442478  3.325000  3.679612  3.372881  3.414747  3.414847  3.661202  3.368932  3.575916  3.427185 
dram[5]:  3.663366  3.435555  3.711539  3.376068  3.920792  3.482906  3.468750  3.515419  3.525581  3.313807  3.403670  3.285714  3.607527  3.507538  3.706522  3.614213 
dram[6]:  3.555556  3.493213  3.632076  3.694836  3.882353  3.508621  3.511312  3.324894  3.532710  3.491228  3.441860  3.313559  3.612903  3.720430  3.417085  3.248869 
dram[7]:  3.548077  3.481818  3.502262  3.535714  3.970000  3.457627  3.576037  3.439655  3.803030  3.364407  3.425926  3.275000  3.941520  3.421569  3.400000  3.485437 
dram[8]:  3.580488  3.414414  3.486486  3.515419  3.557522  3.423237  3.598131  3.407725  3.548077  3.529412  3.255319  3.298755  3.606383  3.547739  3.743017  3.618557 
dram[9]:  3.803109  3.377778  3.632076  3.546667  3.609091  3.582609  3.468468  3.471366  3.617647  3.706161  3.445455  3.361702  3.396985  3.400966  3.703297  3.522843 
dram[10]:  3.967568  3.376106  3.600000  3.528889  3.790476  3.598253  3.712919  3.515419  3.550239  3.644860  3.392857  3.146245  3.424242  3.416268  3.733333  3.245370 
dram[11]:  3.822917  3.506912  3.567442  3.445887  3.497797  3.374485  3.658768  3.350211  3.481132  3.666667  3.441442  3.424893  3.578947  3.485294  3.828571  3.286385 
dram[12]:  3.782383  3.405406  3.632076  3.542601  3.720930  3.462185  3.639810  3.259259  3.710000  3.500000  3.295154  3.294606  3.492228  3.706806  3.851429  3.581633 
dram[13]:  3.803109  3.420815  3.482143  3.325000  3.647059  3.336032  3.802956  3.294606  3.504762  3.391304  3.477064  3.399142  3.570681  3.403846  3.895349  3.512438 
dram[14]:  3.640000  3.652174  3.448889  3.426087  3.781991  3.429167  3.475113  3.180723  3.488152  3.638889  3.561321  3.154150  3.523316  3.400966  3.712707  3.417476 
dram[15]:  3.736041  3.539906  3.495496  3.364407  3.720930  3.353658  3.624413  3.431035  3.528571  3.540540  3.488479  3.133858  3.536458  3.238532  3.807909  3.377990 
dram[16]:  3.403670  3.570093  3.660377  3.488987  3.816425  3.610620  3.404444  3.227642  3.516279  3.219512  3.621359  3.316456  3.604278  3.495049  3.736264  3.546798 
dram[17]:  3.483568  3.398230  3.693780  3.387931  3.930348  3.584071  3.500000  3.522124  3.705882  3.449782  3.596154  3.451327  3.652174  3.571429  3.507692  3.356807 
dram[18]:  3.656863  3.431111  3.400881  3.473684  3.920792  3.760369  3.590698  3.546667  3.497674  3.500000  3.542857  3.288136  3.563830  3.443902  3.552083  3.412322 
dram[19]:  3.711443  3.299145  3.459460  3.511111  3.826087  4.050000  3.245763  3.482456  3.600000  3.488987  3.481132  3.403509  3.476440  3.463415  3.454545  3.364929 
dram[20]:  3.640394  3.511312  3.532110  3.439131  3.725118  3.656109  3.424779  3.245902  3.537736  3.367521  3.451163  3.295359  3.463917  3.376812  3.756906  3.334884 
dram[21]:  3.462617  3.424779  3.409692  3.323529  3.979899  3.830189  3.371179  3.209677  3.634615  3.350211  3.569378  3.258333  3.574468  3.455882  3.636364  3.339535 
dram[22]:  3.728643  3.470852  3.658768  3.704225  3.817308  3.585903  3.434978  3.278008  3.721393  3.469298  3.511962  3.327660  3.534392  3.394231  3.373134  3.406698 
dram[23]:  3.516588  3.477478  3.566820  3.533632  3.627273  3.500000  3.522936  3.401709  3.563981  3.417391  3.490566  3.131474  3.712707  3.460784  3.507692  3.527094 
dram[24]:  3.688442  3.410714  3.600000  3.431035  3.694444  3.584416  3.684211  3.424893  3.545455  3.665094  3.530516  3.224490  3.608466  3.173333  3.807909  3.423077 
dram[25]:  3.660000  3.381579  3.632076  3.424893  3.651376  3.543103  3.615023  3.480176  3.602941  3.484305  3.224138  3.392241  3.725275  3.473171  3.765363  3.463415 
dram[26]:  3.793814  3.553488  3.457778  3.358650  3.816425  3.668161  3.766990  3.262295  3.391705  3.515695  3.427273  3.291667  3.454545  3.434783  3.744444  3.406698 
dram[27]:  3.925134  3.339130  3.566820  3.370213  3.780952  3.623318  3.468468  3.270492  3.485714  3.426087  3.412844  3.160000  3.323529  3.461165  3.701658  3.293023 
dram[28]:  3.946237  3.551402  3.626168  3.721698  3.744076  3.468354  3.657143  3.278008  3.548077  3.804878  3.571429  3.211382  3.420000  3.311628  3.510417  3.467980 
dram[29]:  3.717172  3.330435  3.495496  3.531250  3.609091  3.422594  3.632076  3.387234  3.548077  3.596330  3.315789  3.272727  3.352941  3.355140  3.643243  3.460784 
dram[30]:  3.548077  3.560748  3.622642  3.458515  3.589041  3.466102  3.747573  3.302905  3.572815  3.406114  3.566038  3.393162  3.450000  3.597990  3.701658  3.397129 
dram[31]:  3.690000  3.493088  3.590698  3.341772  3.708920  3.453782  3.624413  3.330544  3.446009  3.429825  3.360000  3.280992  3.457286  3.572139  3.623656  3.358490 
average row locality = 386644/110133 = 3.510701
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       702       702       744       740       758       766       718       700       700       698       700       702       638       640       638       640 
dram[1]:       698       700       738       740       758       760       716       698       694       700       702       698       636       638       632       636 
dram[2]:       700       702       742       738       768       762       714       702       702       698       702       700       638       638       638       634 
dram[3]:       702       700       738       742       760       766       710       696       700       702       696       700       634       632       638       634 
dram[4]:       698       700       740       736       764       758       716       702       700       702       698       700       636       636       638       632 
dram[5]:       702       698       740       740       766       766       716       702       700       698       700       700       636       640       636       638 
dram[6]:       700       704       738       738       762       764       716       692       700       700       698       696       636       634       636       640 
dram[7]:       702       698       742       742       764       766       716       702       698       698       700       700       638       640       636       638 
dram[8]:       700       700       742       740       768       764       716       702       700       698       702       700       638       634       634       638 
dram[9]:       700       702       738       740       758       762       714       696       700       700       696       696       636       632       638       630 
dram[10]:       702       702       742       740       762       764       718       702       702       698       698       700       636       640       638       640 
dram[11]:       702       700       736       742       760       760       714       698       698       700       702       702       638       636       636       638 
dram[12]:       700       702       736       734       760       764       712       698       702       700       692       698       632       638       638       634 
dram[13]:       704       702       744       742       766       764       716       700       696       698       702       696       640       638       634       638 
dram[14]:       694       700       742       736       764       762       712       698       698       698       700       702       638       634       636       638 
dram[15]:       702       696       742       742       766       766       716       702       702       698       702       700       638       636       638       638 
dram[16]:       700       696       744       742       764       766       714       698       702       702       700       704       638       638       636       640 
dram[17]:       700       700       740       736       764       760       718       700       700       700       702       698       636       634       640       636 
dram[18]:       702       700       740       742       764       766       718       702       698       694       702       698       638       636       636       640 
dram[19]:       702       702       736       740       764       760       714       698       700       702       696       694       632       640       638       632 
dram[20]:       698       702       738       742       760       760       718       698       696       696       698       698       636       634       636       638 
dram[21]:       700       700       742       742       766       764       716       702       702       702       702       700       636       640       636       638 
dram[22]:       700       702       740       740       762       766       712       694       696       702       696       698       634       636       632       634 
dram[23]:       702       700       742       738       766       764       714       700       700       698       702       700       638       636       638       638 
dram[24]:       702       700       740       740       764       768       714       702       702       698       702       700       638       638       638       640 
dram[25]:       700       704       736       742       764       762       714       694       696       698       698       698       634       636       638       638 
dram[26]:       700       696       744       742       762       766       720       700       700       698       702       700       640       636       638       638 
dram[27]:       698       700       740       738       766       758       712       702       696       702       694       700       634       638       634       632 
dram[28]:       700       698       742       740       760       764       712       696       700       700       694       698       636       632       638       634 
dram[29]:       702       702       742       742       764       764       714       702       700       700       700       700       638       638       638       636 
dram[30]:       702       704       736       738       760       762       716       700       700       700       702       700       640       636       634       636 
dram[31]:       702       700       740       740       764       766       716       700       698       700       702       700       638       638       638       638 
total dram reads = 357308
bank skew: 768/630 = 1.22
chip skew: 11188/11138 = 1.00
number of total write accesses:
dram[0]:       152       264       112       200       112       200       240       384       216       384       176       352       128       264       176       312 
dram[1]:       152       264       112       200       112       200       240       384       208       384       176       352       136       264       176       312 
dram[2]:       160       296       128       192       120       200       232       384       208       384       152       352       144       256       168       296 
dram[3]:       160       296       128       192       120       200       232       384       208       384       152       352       144       256       168       296 
dram[4]:       152       304       128       200       104       192       248       384       232       376       172       328       136       236       180       296 
dram[5]:       152       300       128       200       104       196       244       384       232       376       168       328       140       240       184       296 
dram[6]:       144       272       128       196       120       200       240       384       228       384       168       344       144       232       176       312 
dram[7]:       144       272       128       200       120       200       240       384       224       384       160       344       144       232       176       320 
dram[8]:       136       232       128       232       144       244       216       368       152       328       252       380       160       288       144       260 
dram[9]:       136       232       128       232       144       248       224       368       152       328       248       376       160       288       144       256 
dram[10]:       128       244       128       216       136       240       232       384       160       328       248       384       168       296       136       244 
dram[11]:       128       244       124       216       136       240       232       384       160       324       248       384       168       300       136       248 
dram[12]:       120       216       136       224       160       240       224       376       160       336       224       384       168       280       144       272 
dram[13]:       120       216       144       224       160       240       224       376       160       328       224       384       168       280       144       272 
dram[14]:       136       224       136       208       136       248       224       376       152       352       224       384       168       280       144       264 
dram[15]:       136       232       136       208       136       236       224       376       156       352       220       384       164       280       144       272 
dram[16]:       168       272       128       200       104       200       208       384       216       360       184       328       144       272       176       320 
dram[17]:       168       272       128       200       104       200       208       384       224       360       184       328       144       264       176       320 
dram[18]:       176       288       128       200       112       200       216       384       216       360       168       312       128       280       184       320 
dram[19]:       176       280       128       200       112       200       208       384       224       360       168       328       128       280       184       312 
dram[20]:       168       296       128       196       104       192       224       376       216       368       176       332       144       260       176       316 
dram[21]:       168       296       128       196       104       192       224       376       216       368       176       328       144       260       176       320 
dram[22]:       168       288       128       196       128       192       216       384       208       356       152       336       136       280       184       312 
dram[23]:       160       288       128       200       128       192       216       384       208       352       152       344       136       280       184       312 
dram[24]:       128       256       136       224       136       240       224       384       156       316       200       360       176       304       144       288 
dram[25]:       128       268       136       224       128       240       224       384       156       316       200       356       176       304       144       288 
dram[26]:       144       272       136       216       112       208       224       384       144       344       208       360       176       304       144       296 
dram[27]:       144       272       136       216       112       200       232       384       144       344       200       360       176       304       144       304 
dram[28]:       136       248       136       196       120       232       224       376       152       320       224       368       192       320       144       280 
dram[29]:       136       256       136       200       120       216       224       376       152       336       224       368       184       320       144       280 
dram[30]:       144       232       128       216       104       224       224       384       144       320       216       376       200       320       144       296 
dram[31]:       144       232       128       208       104       224       224       384       144       328       216       376       200       320       144       296 
total dram writes = 117400
bank skew: 384/104 = 3.69
chip skew: 3672/3656 = 1.00
average mf latency per bank:
dram[0]:       3369      3071      3085      2981      2951      2814      1221       889      1006       903      1143       980      3469      2978      3579      3109
dram[1]:       3405      3055      3021      3056      2925      2772      1187       877      1038       889      1136      1003      3359      3090      3519      3128
dram[2]:       3454      3014      2898      2997      2922      2860      1193       916      1025       893      1151       993      3384      2994      3478      3128
dram[3]:       3252      2964      3090      2950      2940      2762      1196       891      1013       892      1157       965      3455      3030      3745      3215
dram[4]:       3364      2958      2975      3010      3167      2987      1219       905      1003       890      1134      1019      3514      3148      3384      3261
dram[5]:       3421      3121      3077      3009      3031      2883      1200       895       997       896      1145       974      3493      3119      3601      3048
dram[6]:       3392      3147      3186      3005      2974      2888      1216       884      1036       887      1169       998      3208      3121      3763      3065
dram[7]:       3538      3043      2941      2904      3009      2811      1208       878       995       892      1172       981      3427      3204      3422      3085
dram[8]:       3348      3285      3025      2680      2735      2603      1196       919      1084       953      1004       913      3322      2871      3794      3449
dram[9]:       3617      3267      3071      2880      2870      2705      1269       921      1136       979      1042       950      3306      2906      3796      3252
dram[10]:       3536      3184      3016      2979      2914      2723      1206       923      1112       968       995       932      3323      2898      3836      3197
dram[11]:       3369      3287      3033      2932      2849      2730      1248       937      1126       980      1008       926      3319      2776      3736      3307
dram[12]:       3547      3372      3109      2831      2812      2731      1232       904      1108       959      1019       912      3256      2935      3706      3079
dram[13]:       3472      3329      2890      2812      2826      2696      1227       917      1113       983      1056       941      3132      2821      3935      3255
dram[14]:       3481      3417      2994      2881      2895      2780      1285       915      1131       930      1053       940      3271      2889      3846      3328
dram[15]:       3448      3272      3002      2911      2953      2635      1268       875      1097       932      1041       914      3246      2933      3859      3129
dram[16]:       3229      3058      3009      2948      3007      2819      1276       884      1013       903      1106      1006      3509      3104      3551      3158
dram[17]:       3496      3178      3175      2947      2912      2680      1232       908       978       896      1110      1005      3407      2964      3688      3020
dram[18]:       3392      3081      3086      2888      2789      2743      1228       891      1008       898      1136      1010      3361      2928      3521      3014
dram[19]:       3343      3069      3075      2831      2965      2766      1174       902      1028       917      1158      1022      3612      3032      3502      3230
dram[20]:       3377      3133      3148      2917      2991      2832      1230       909      1011       893      1156      1011      3420      3073      3644      3044
dram[21]:       3422      2962      3117      2998      2914      2827      1210       878      1027       898      1142      1028      3507      3095      3510      3002
dram[22]:       3415      2997      2997      3016      2891      2818      1223       897      1021       917      1150       972      3482      3022      3491      3062
dram[23]:       3452      3057      2933      2778      2898      2778      1205       864       999       921      1158       952      3548      2949      3642      3072
dram[24]:       3684      3331      3086      2901      2877      2672      1220       900      1105       952      1064       926      3318      2850      3820      3177
dram[25]:       3497      3244      2967      2856      2802      2704      1251       886      1139       986      1078       937      3108      2949      3756      3255
dram[26]:       3418      3217      3071      2830      2790      2724      1250       898      1138       920      1049       922      3157      2952      3899      3146
dram[27]:       3505      3235      3030      2872      2864      2691      1269       893      1135       921      1059       929      3211      2863      3798      3118
dram[28]:       3481      3284      2927      2890      2872      2709      1205       927      1124       968      1061       939      3180      2923      3757      3243
dram[29]:       3549      3259      2921      2898      2896      2693      1247       913      1110       950      1043       918      3145      2934      3686      3245
dram[30]:       3597      3171      3044      2891      3025      2809      1221       882      1119       982      1057       911      3239      2943      3639      3120
dram[31]:       3404      3299      2981      2878      2992      2756      1252       891      1111       947      1049       923      3024      2843      3799      3110
maximum mf latency per bank:
dram[0]:       1595      1570      1630      2083      1719      1609      1351      1161      1234      1219      1504      1414      1913      2115      1606      2263
dram[1]:       1880      2010      1621      2133      1690      1744      1369      1231      1239      1182      1502      1407      1517      2114      2017      2195
dram[2]:       2030      1940      1472      1604      1603      1692      1264      1271      1336      1228      1565      1375      1513      1424      2280      1522
dram[3]:       1613      2005      2131      1600      1706      1604      1380      1466      1335      1475      1587      1357      1696      1787      2275      1994
dram[4]:       1831      1594      1648      2177      1679      1731      1331      1463      1135      1327      1564      1462      1714      1630      1594      2293
dram[5]:       1831      2007      2171      1526      1671      1734      1730      1291      1248      1341      1553      1463      1717      1468      2083      1535
dram[6]:       1551      1822      2157      2050      1560      1472      1391      1262      1381      1234      1599      1484      1518      1882      2159      2265
dram[7]:       1689      1500      1641      2071      1715      1683      1403      1182      1401      1417      1584      1508      2137      1838      1668      1977
dram[8]:       2037      2171      2132      1514      1448      1736      1482      1408      1472      1511      1299      1557      2080      1548      2230      2191
dram[9]:       2023      2166      1571      2073      1723      1621      1475      1404      1474      1509      1299      1594      1885      1796      2230      1587
dram[10]:       1827      2005      1654      2174      1720      1727      1628      1339      1542      1419      1487      1385      1656      2121      2169      1592
dram[11]:       1483      1573      1637      2168      1417      1713      1628      1534      1533      1413      1476      1419      1722      1418      1513      2260
dram[12]:       1612      2004      2160      1569      1690      1710      1491      1317      1528      1512      1415      1324      1660      1892      2076      1457
dram[13]:       1585      1938      1581      1549      1430      1682      1489      1324      1537      1507      1409      1426      1590      1469      2283      2292
dram[14]:       1674      2040      2135      1577      1440      1732      1740      1304      1561      1307      1499      1359      1891      1534      2006      2329
dram[15]:       1831      2167      2114      2053      1616      1731      1458      1309      1551      1307      1507      1355      1633      1861      2245      1481
dram[16]:       1651      1721      1640      2131      1705      1598      1248      1160      1186      1230      1386      1373      1776      2089      1512      2280
dram[17]:       1971      2002      2169      1474      1659      1536      1302      1175      1179      1409      1376      1373      1628      1448      2147      2014
dram[18]:       2042      2164      2089      2128      1690      1657      1744      1216      1286      1269      1498      1346      1888      1495      2227      2184
dram[19]:       2024      1728      1571      1559      1724      1702      1580      1340      1300      1365      1510      1339      2122      1884      1522      2186
dram[20]:       1832      2038      2057      1575      1691      1710      1384      1145      1296      1322      1504      1401      2126      1500      2286      1973
dram[21]:       2024      1743      2061      2096      1694      1731      1396      1255      1296      1331      1508      1405      1901      1574      1472      2186
dram[22]:       1828      1709      1474      2133      1631      1688      1437      1196      1340      1281      1451      1304      1655      2102      1499      2013
dram[23]:       2023      2036      1471      1567      1747      1656      1399      1182      1341      1284      1466      1303      1671      1499      2192      2297
dram[24]:       2018      1850      2171      2128      1681      1696      1328      1308      1341      1393      1457      1344      1661      1840      1990      1507
dram[25]:       1605      1883      1451      1607      1627      1544      1328      1271      1375      1392      1461      1336      1514      1886      2266      2278
dram[26]:       1509      2035      2085      1743      1693      1530      1409      1528      1429      1264      1420      1412      1905      2101      2142      2025
dram[27]:       1955      2133      2103      2130      1695      1562      1732      1308      1427      1259      1454      1394      1903      2100      2219      1457
dram[28]:       1527      1689      2104      1632      1682      1717      1733      1355      1429      1370      1370      1370      1451      1733      1995      2183
dram[29]:       1796      2036      2103      2168      1588      1472      1599      1292      1429      1370      1350      1381      2131      2100      1999      2176
dram[30]:       2139      2067      1704      2125      1928      1932      1338      1207      1444      1351      1323      1399      2172      2059      2192      1445
dram[31]:       1520      1882      2171      1755      1599      1690      1325      1280      1412      1331      1329      1404      1435      2114      2268      1997
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108326 n_act=3509 n_pre=3493 n_ref_event=0 n_req=12104 n_rd=11186 n_rd_L2_A=0 n_write=0 n_wr_bk=3672 bw_util=0.117
n_activity=34617 dram_eff=0.4292
bk0: 702a 118413i bk1: 702a 117447i bk2: 744a 118027i bk3: 740a 117160i bk4: 758a 119048i bk5: 766a 117120i bk6: 718a 116791i bk7: 700a 115211i bk8: 700a 116978i bk9: 698a 116527i bk10: 700a 118075i bk11: 702a 116238i bk12: 638a 118400i bk13: 640a 117477i bk14: 638a 118572i bk15: 640a 116799i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710096
Row_Buffer_Locality_read = 0.733506
Row_Buffer_Locality_write = 0.424837
Bank_Level_Parallism = 5.160022
Bank_Level_Parallism_Col = 3.523607
Bank_Level_Parallism_Ready = 1.774330
write_to_read_ratio_blp_rw_average = 0.235025
GrpLevelPara = 2.278211 

BW Util details:
bwutil = 0.117008 
total_CMD = 126983 
util_bw = 14858 
Wasted_Col = 14129 
Wasted_Row = 3096 
Idle = 94900 

BW Util Bottlenecks: 
RCDc_limit = 18494 
RCDWRc_limit = 2169 
WTRc_limit = 3393 
RTWc_limit = 10271 
CCDLc_limit = 7445 
rwq = 0 
CCDLc_limit_alone = 6430 
WTRc_limit_alone = 3084 
RTWc_limit_alone = 9565 

Commands details: 
total_CMD = 126983 
n_nop = 108326 
Read = 11186 
Write = 0 
L2_Alloc = 0 
L2_WB = 3672 
n_act = 3509 
n_pre = 3493 
n_ref = 0 
n_req = 12104 
total_req = 14858 

Dual Bus Interface Util: 
issued_total_row = 7002 
issued_total_col = 14858 
Row_Bus_Util =  0.055141 
CoL_Bus_Util = 0.117008 
Either_Row_CoL_Bus_Util = 0.146925 
Issued_on_Two_Bus_Simul_Util = 0.025224 
issued_two_Eff = 0.171678 
queue_avg = 3.832379 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83238
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108551 n_act=3396 n_pre=3380 n_ref_event=0 n_req=12062 n_rd=11144 n_rd_L2_A=0 n_write=0 n_wr_bk=3672 bw_util=0.1167
n_activity=34200 dram_eff=0.4332
bk0: 698a 118156i bk1: 700a 118062i bk2: 738a 117970i bk3: 740a 117548i bk4: 758a 119269i bk5: 760a 118110i bk6: 716a 117058i bk7: 698a 115838i bk8: 694a 117477i bk9: 700a 116134i bk10: 702a 117829i bk11: 698a 115476i bk12: 636a 118837i bk13: 638a 117057i bk14: 632a 119763i bk15: 636a 117523i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718455
Row_Buffer_Locality_read = 0.742014
Row_Buffer_Locality_write = 0.432462
Bank_Level_Parallism = 5.097034
Bank_Level_Parallism_Col = 3.534786
Bank_Level_Parallism_Ready = 1.791982
write_to_read_ratio_blp_rw_average = 0.224037
GrpLevelPara = 2.271333 

BW Util details:
bwutil = 0.116677 
total_CMD = 126983 
util_bw = 14816 
Wasted_Col = 13588 
Wasted_Row = 3317 
Idle = 95262 

BW Util Bottlenecks: 
RCDc_limit = 17484 
RCDWRc_limit = 2074 
WTRc_limit = 4015 
RTWc_limit = 8489 
CCDLc_limit = 7703 
rwq = 0 
CCDLc_limit_alone = 6760 
WTRc_limit_alone = 3629 
RTWc_limit_alone = 7932 

Commands details: 
total_CMD = 126983 
n_nop = 108551 
Read = 11144 
Write = 0 
L2_Alloc = 0 
L2_WB = 3672 
n_act = 3396 
n_pre = 3380 
n_ref = 0 
n_req = 12062 
total_req = 14816 

Dual Bus Interface Util: 
issued_total_row = 6776 
issued_total_col = 14816 
Row_Bus_Util =  0.053361 
CoL_Bus_Util = 0.116677 
Either_Row_CoL_Bus_Util = 0.145153 
Issued_on_Two_Bus_Simul_Util = 0.024885 
issued_two_Eff = 0.171441 
queue_avg = 3.744580 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.74458
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108432 n_act=3439 n_pre=3423 n_ref_event=0 n_req=12096 n_rd=11178 n_rd_L2_A=0 n_write=0 n_wr_bk=3672 bw_util=0.1169
n_activity=34796 dram_eff=0.4268
bk0: 700a 118509i bk1: 702a 116928i bk2: 742a 118089i bk3: 738a 117113i bk4: 768a 119151i bk5: 762a 117585i bk6: 714a 117458i bk7: 702a 115512i bk8: 702a 117073i bk9: 698a 116109i bk10: 702a 117884i bk11: 700a 116464i bk12: 638a 118560i bk13: 638a 117174i bk14: 638a 118545i bk15: 634a 117059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715691
Row_Buffer_Locality_read = 0.736268
Row_Buffer_Locality_write = 0.465142
Bank_Level_Parallism = 5.076826
Bank_Level_Parallism_Col = 3.544280
Bank_Level_Parallism_Ready = 1.797239
write_to_read_ratio_blp_rw_average = 0.235690
GrpLevelPara = 2.267996 

BW Util details:
bwutil = 0.116945 
total_CMD = 126983 
util_bw = 14850 
Wasted_Col = 14019 
Wasted_Row = 3555 
Idle = 94559 

BW Util Bottlenecks: 
RCDc_limit = 18341 
RCDWRc_limit = 1894 
WTRc_limit = 3246 
RTWc_limit = 9873 
CCDLc_limit = 7604 
rwq = 0 
CCDLc_limit_alone = 6611 
WTRc_limit_alone = 2942 
RTWc_limit_alone = 9184 

Commands details: 
total_CMD = 126983 
n_nop = 108432 
Read = 11178 
Write = 0 
L2_Alloc = 0 
L2_WB = 3672 
n_act = 3439 
n_pre = 3423 
n_ref = 0 
n_req = 12096 
total_req = 14850 

Dual Bus Interface Util: 
issued_total_row = 6862 
issued_total_col = 14850 
Row_Bus_Util =  0.054039 
CoL_Bus_Util = 0.116945 
Either_Row_CoL_Bus_Util = 0.146090 
Issued_on_Two_Bus_Simul_Util = 0.024893 
issued_two_Eff = 0.170395 
queue_avg = 3.987510 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.98751
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108570 n_act=3398 n_pre=3382 n_ref_event=0 n_req=12068 n_rd=11150 n_rd_L2_A=0 n_write=0 n_wr_bk=3672 bw_util=0.1167
n_activity=34520 dram_eff=0.4294
bk0: 702a 119127i bk1: 700a 117762i bk2: 738a 118424i bk3: 742a 116525i bk4: 760a 119116i bk5: 766a 117268i bk6: 710a 116893i bk7: 696a 115125i bk8: 700a 117824i bk9: 702a 116449i bk10: 696a 118391i bk11: 700a 116812i bk12: 634a 118313i bk13: 632a 117630i bk14: 638a 118726i bk15: 634a 117636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.718429
Row_Buffer_Locality_read = 0.741345
Row_Buffer_Locality_write = 0.440087
Bank_Level_Parallism = 5.031882
Bank_Level_Parallism_Col = 3.485054
Bank_Level_Parallism_Ready = 1.751788
write_to_read_ratio_blp_rw_average = 0.239397
GrpLevelPara = 2.246444 

BW Util details:
bwutil = 0.116724 
total_CMD = 126983 
util_bw = 14822 
Wasted_Col = 14034 
Wasted_Row = 3294 
Idle = 94833 

BW Util Bottlenecks: 
RCDc_limit = 17918 
RCDWRc_limit = 2071 
WTRc_limit = 3179 
RTWc_limit = 10139 
CCDLc_limit = 7640 
rwq = 0 
CCDLc_limit_alone = 6631 
WTRc_limit_alone = 2860 
RTWc_limit_alone = 9449 

Commands details: 
total_CMD = 126983 
n_nop = 108570 
Read = 11150 
Write = 0 
L2_Alloc = 0 
L2_WB = 3672 
n_act = 3398 
n_pre = 3382 
n_ref = 0 
n_req = 12068 
total_req = 14822 

Dual Bus Interface Util: 
issued_total_row = 6780 
issued_total_col = 14822 
Row_Bus_Util =  0.053393 
CoL_Bus_Util = 0.116724 
Either_Row_CoL_Bus_Util = 0.145004 
Issued_on_Two_Bus_Simul_Util = 0.025114 
issued_two_Eff = 0.173193 
queue_avg = 3.896915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89692
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 169115 -   mf: uid=4951005, sid4294967295:w4294967295, part=4, addr=0xc10c2a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169015), 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108574 n_act=3430 n_pre=3414 n_ref_event=0 n_req=12073 n_rd=11156 n_rd_L2_A=0 n_write=0 n_wr_bk=3661 bw_util=0.1167
n_activity=34409 dram_eff=0.4306
bk0: 698a 119346i bk1: 700a 117361i bk2: 740a 117748i bk3: 736a 116796i bk4: 764a 118314i bk5: 758a 116778i bk6: 716a 116864i bk7: 702a 115001i bk8: 700a 117969i bk9: 702a 115858i bk10: 698a 117948i bk11: 700a 116155i bk12: 636a 118689i bk13: 636a 117343i bk14: 638a 118920i bk15: 632a 117408i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715871
Row_Buffer_Locality_read = 0.737809
Row_Buffer_Locality_write = 0.448690
Bank_Level_Parallism = 5.200761
Bank_Level_Parallism_Col = 3.637025
Bank_Level_Parallism_Ready = 1.828778
write_to_read_ratio_blp_rw_average = 0.234337
GrpLevelPara = 2.273943 

BW Util details:
bwutil = 0.116685 
total_CMD = 126983 
util_bw = 14817 
Wasted_Col = 13606 
Wasted_Row = 3361 
Idle = 95199 

BW Util Bottlenecks: 
RCDc_limit = 17546 
RCDWRc_limit = 1929 
WTRc_limit = 4009 
RTWc_limit = 9058 
CCDLc_limit = 7560 
rwq = 0 
CCDLc_limit_alone = 6459 
WTRc_limit_alone = 3567 
RTWc_limit_alone = 8399 

Commands details: 
total_CMD = 126983 
n_nop = 108574 
Read = 11156 
Write = 0 
L2_Alloc = 0 
L2_WB = 3661 
n_act = 3430 
n_pre = 3414 
n_ref = 0 
n_req = 12073 
total_req = 14817 

Dual Bus Interface Util: 
issued_total_row = 6844 
issued_total_col = 14817 
Row_Bus_Util =  0.053897 
CoL_Bus_Util = 0.116685 
Either_Row_CoL_Bus_Util = 0.144972 
Issued_on_Two_Bus_Simul_Util = 0.025610 
issued_two_Eff = 0.176653 
queue_avg = 3.953632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.95363
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108592 n_act=3432 n_pre=3416 n_ref_event=0 n_req=12096 n_rd=11178 n_rd_L2_A=0 n_write=0 n_wr_bk=3663 bw_util=0.1169
n_activity=34762 dram_eff=0.4269
bk0: 702a 118887i bk1: 698a 117252i bk2: 740a 118681i bk3: 740a 116890i bk4: 766a 118578i bk5: 766a 117203i bk6: 716a 116874i bk7: 702a 115853i bk8: 700a 117348i bk9: 698a 115635i bk10: 700a 117457i bk11: 700a 116708i bk12: 636a 118580i bk13: 640a 117713i bk14: 636a 119322i bk15: 638a 117804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716223
Row_Buffer_Locality_read = 0.738952
Row_Buffer_Locality_write = 0.438865
Bank_Level_Parallism = 5.087403
Bank_Level_Parallism_Col = 3.535254
Bank_Level_Parallism_Ready = 1.828111
write_to_read_ratio_blp_rw_average = 0.226326
GrpLevelPara = 2.249043 

BW Util details:
bwutil = 0.116874 
total_CMD = 126983 
util_bw = 14841 
Wasted_Col = 13774 
Wasted_Row = 3432 
Idle = 94936 

BW Util Bottlenecks: 
RCDc_limit = 17716 
RCDWRc_limit = 2029 
WTRc_limit = 3656 
RTWc_limit = 8872 
CCDLc_limit = 7614 
rwq = 0 
CCDLc_limit_alone = 6516 
WTRc_limit_alone = 3239 
RTWc_limit_alone = 8191 

Commands details: 
total_CMD = 126983 
n_nop = 108592 
Read = 11178 
Write = 0 
L2_Alloc = 0 
L2_WB = 3663 
n_act = 3432 
n_pre = 3416 
n_ref = 0 
n_req = 12096 
total_req = 14841 

Dual Bus Interface Util: 
issued_total_row = 6848 
issued_total_col = 14841 
Row_Bus_Util =  0.053928 
CoL_Bus_Util = 0.116874 
Either_Row_CoL_Bus_Util = 0.144830 
Issued_on_Two_Bus_Simul_Util = 0.025972 
issued_two_Eff = 0.179327 
queue_avg = 3.940732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.94073
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108581 n_act=3431 n_pre=3416 n_ref_event=0 n_req=12072 n_rd=11154 n_rd_L2_A=0 n_write=0 n_wr_bk=3664 bw_util=0.1167
n_activity=34898 dram_eff=0.4246
bk0: 700a 118707i bk1: 704a 116826i bk2: 738a 118002i bk3: 738a 117243i bk4: 762a 118575i bk5: 764a 117540i bk6: 716a 116641i bk7: 692a 115476i bk8: 700a 117371i bk9: 700a 116451i bk10: 698a 117692i bk11: 696a 116329i bk12: 636a 118703i bk13: 634a 117970i bk14: 636a 119206i bk15: 640a 116846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715682
Row_Buffer_Locality_read = 0.739376
Row_Buffer_Locality_write = 0.427481
Bank_Level_Parallism = 5.099683
Bank_Level_Parallism_Col = 3.548498
Bank_Level_Parallism_Ready = 1.771832
write_to_read_ratio_blp_rw_average = 0.234371
GrpLevelPara = 2.290075 

BW Util details:
bwutil = 0.116693 
total_CMD = 126983 
util_bw = 14818 
Wasted_Col = 13992 
Wasted_Row = 3392 
Idle = 94781 

BW Util Bottlenecks: 
RCDc_limit = 17828 
RCDWRc_limit = 2140 
WTRc_limit = 3959 
RTWc_limit = 10064 
CCDLc_limit = 8062 
rwq = 0 
CCDLc_limit_alone = 6925 
WTRc_limit_alone = 3523 
RTWc_limit_alone = 9363 

Commands details: 
total_CMD = 126983 
n_nop = 108581 
Read = 11154 
Write = 0 
L2_Alloc = 0 
L2_WB = 3664 
n_act = 3431 
n_pre = 3416 
n_ref = 0 
n_req = 12072 
total_req = 14818 

Dual Bus Interface Util: 
issued_total_row = 6847 
issued_total_col = 14818 
Row_Bus_Util =  0.053921 
CoL_Bus_Util = 0.116693 
Either_Row_CoL_Bus_Util = 0.144917 
Issued_on_Two_Bus_Simul_Util = 0.025696 
issued_two_Eff = 0.177318 
queue_avg = 3.823551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.82355
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108525 n_act=3429 n_pre=3413 n_ref_event=0 n_req=12098 n_rd=11180 n_rd_L2_A=0 n_write=0 n_wr_bk=3664 bw_util=0.1169
n_activity=34765 dram_eff=0.427
bk0: 702a 118514i bk1: 698a 116856i bk2: 742a 117892i bk3: 742a 117289i bk4: 764a 118936i bk5: 766a 117024i bk6: 716a 117349i bk7: 702a 115700i bk8: 698a 118167i bk9: 698a 116053i bk10: 700a 117402i bk11: 700a 116150i bk12: 638a 119626i bk13: 640a 117534i bk14: 636a 118445i bk15: 638a 117349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716541
Row_Buffer_Locality_read = 0.739982
Row_Buffer_Locality_write = 0.430752
Bank_Level_Parallism = 5.094166
Bank_Level_Parallism_Col = 3.563700
Bank_Level_Parallism_Ready = 1.819119
write_to_read_ratio_blp_rw_average = 0.229711
GrpLevelPara = 2.260339 

BW Util details:
bwutil = 0.116898 
total_CMD = 126983 
util_bw = 14844 
Wasted_Col = 13707 
Wasted_Row = 3552 
Idle = 94880 

BW Util Bottlenecks: 
RCDc_limit = 17824 
RCDWRc_limit = 2103 
WTRc_limit = 3256 
RTWc_limit = 9428 
CCDLc_limit = 7583 
rwq = 0 
CCDLc_limit_alone = 6624 
WTRc_limit_alone = 2967 
RTWc_limit_alone = 8758 

Commands details: 
total_CMD = 126983 
n_nop = 108525 
Read = 11180 
Write = 0 
L2_Alloc = 0 
L2_WB = 3664 
n_act = 3429 
n_pre = 3413 
n_ref = 0 
n_req = 12098 
total_req = 14844 

Dual Bus Interface Util: 
issued_total_row = 6842 
issued_total_col = 14844 
Row_Bus_Util =  0.053881 
CoL_Bus_Util = 0.116898 
Either_Row_CoL_Bus_Util = 0.145358 
Issued_on_Two_Bus_Simul_Util = 0.025421 
issued_two_Eff = 0.174884 
queue_avg = 3.831127 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83113
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 169140 -   mf: uid=4951026, sid4294967295:w4294967295, part=8, addr=0xc12f2980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169040), 
Ready @ 169147 -   mf: uid=4951029, sid4294967295:w4294967295, part=8, addr=0xc12f2900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169047), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108550 n_act=3455 n_pre=3439 n_ref_event=0 n_req=12092 n_rd=11176 n_rd_L2_A=0 n_write=0 n_wr_bk=3659 bw_util=0.1168
n_activity=34445 dram_eff=0.4307
bk0: 700a 119069i bk1: 700a 117607i bk2: 742a 117399i bk3: 740a 116981i bk4: 768a 117533i bk5: 764a 116474i bk6: 716a 117747i bk7: 702a 115920i bk8: 700a 118307i bk9: 698a 116374i bk10: 702a 116711i bk11: 700a 115585i bk12: 638a 118519i bk13: 634a 117776i bk14: 634a 119693i bk15: 638a 118401i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714250
Row_Buffer_Locality_read = 0.735594
Row_Buffer_Locality_write = 0.453552
Bank_Level_Parallism = 5.143315
Bank_Level_Parallism_Col = 3.550781
Bank_Level_Parallism_Ready = 1.791439
write_to_read_ratio_blp_rw_average = 0.225954
GrpLevelPara = 2.296378 

BW Util details:
bwutil = 0.116827 
total_CMD = 126983 
util_bw = 14835 
Wasted_Col = 13696 
Wasted_Row = 3301 
Idle = 95151 

BW Util Bottlenecks: 
RCDc_limit = 17903 
RCDWRc_limit = 1881 
WTRc_limit = 4120 
RTWc_limit = 8582 
CCDLc_limit = 7622 
rwq = 0 
CCDLc_limit_alone = 6603 
WTRc_limit_alone = 3656 
RTWc_limit_alone = 8027 

Commands details: 
total_CMD = 126983 
n_nop = 108550 
Read = 11176 
Write = 0 
L2_Alloc = 0 
L2_WB = 3659 
n_act = 3455 
n_pre = 3439 
n_ref = 0 
n_req = 12092 
total_req = 14835 

Dual Bus Interface Util: 
issued_total_row = 6894 
issued_total_col = 14835 
Row_Bus_Util =  0.054291 
CoL_Bus_Util = 0.116827 
Either_Row_CoL_Bus_Util = 0.145161 
Issued_on_Two_Bus_Simul_Util = 0.025956 
issued_two_Eff = 0.178810 
queue_avg = 3.984061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.98406
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 169132 -   mf: uid=4951020, sid4294967295:w4294967295, part=9, addr=0xc12f2880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169032), 
Ready @ 169139 -   mf: uid=4951025, sid4294967295:w4294967295, part=9, addr=0xc12f2800, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169039), 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108540 n_act=3409 n_pre=3393 n_ref_event=0 n_req=12054 n_rd=11138 n_rd_L2_A=0 n_write=0 n_wr_bk=3662 bw_util=0.1166
n_activity=34971 dram_eff=0.4232
bk0: 700a 118828i bk1: 702a 117144i bk2: 738a 118024i bk3: 740a 117317i bk4: 758a 118029i bk5: 762a 116420i bk6: 714a 117413i bk7: 696a 116164i bk8: 700a 118601i bk9: 700a 117042i bk10: 696a 117587i bk11: 696a 115590i bk12: 636a 118547i bk13: 632a 117599i bk14: 638a 119611i bk15: 630a 118207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717189
Row_Buffer_Locality_read = 0.738463
Row_Buffer_Locality_write = 0.458515
Bank_Level_Parallism = 4.990214
Bank_Level_Parallism_Col = 3.446263
Bank_Level_Parallism_Ready = 1.704527
write_to_read_ratio_blp_rw_average = 0.234579
GrpLevelPara = 2.246326 

BW Util details:
bwutil = 0.116551 
total_CMD = 126983 
util_bw = 14800 
Wasted_Col = 14276 
Wasted_Row = 3319 
Idle = 94588 

BW Util Bottlenecks: 
RCDc_limit = 18221 
RCDWRc_limit = 2023 
WTRc_limit = 3520 
RTWc_limit = 9923 
CCDLc_limit = 7953 
rwq = 0 
CCDLc_limit_alone = 6886 
WTRc_limit_alone = 3179 
RTWc_limit_alone = 9197 

Commands details: 
total_CMD = 126983 
n_nop = 108540 
Read = 11138 
Write = 0 
L2_Alloc = 0 
L2_WB = 3662 
n_act = 3409 
n_pre = 3393 
n_ref = 0 
n_req = 12054 
total_req = 14800 

Dual Bus Interface Util: 
issued_total_row = 6802 
issued_total_col = 14800 
Row_Bus_Util =  0.053566 
CoL_Bus_Util = 0.116551 
Either_Row_CoL_Bus_Util = 0.145240 
Issued_on_Two_Bus_Simul_Util = 0.024877 
issued_two_Eff = 0.171284 
queue_avg = 3.951096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9511
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108485 n_act=3429 n_pre=3413 n_ref_event=0 n_req=12102 n_rd=11184 n_rd_L2_A=0 n_write=0 n_wr_bk=3672 bw_util=0.117
n_activity=34688 dram_eff=0.4283
bk0: 702a 119327i bk1: 702a 117504i bk2: 742a 118350i bk3: 740a 117237i bk4: 762a 118232i bk5: 764a 117195i bk6: 718a 118069i bk7: 702a 115612i bk8: 702a 117694i bk9: 698a 117262i bk10: 698a 117357i bk11: 700a 114994i bk12: 636a 118415i bk13: 640a 116790i bk14: 638a 119692i bk15: 640a 117318i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716658
Row_Buffer_Locality_read = 0.738287
Row_Buffer_Locality_write = 0.453159
Bank_Level_Parallism = 5.076151
Bank_Level_Parallism_Col = 3.504712
Bank_Level_Parallism_Ready = 1.769925
write_to_read_ratio_blp_rw_average = 0.236857
GrpLevelPara = 2.254589 

BW Util details:
bwutil = 0.116992 
total_CMD = 126983 
util_bw = 14856 
Wasted_Col = 13958 
Wasted_Row = 3254 
Idle = 94915 

BW Util Bottlenecks: 
RCDc_limit = 17868 
RCDWRc_limit = 2006 
WTRc_limit = 3489 
RTWc_limit = 9817 
CCDLc_limit = 7727 
rwq = 0 
CCDLc_limit_alone = 6604 
WTRc_limit_alone = 3104 
RTWc_limit_alone = 9079 

Commands details: 
total_CMD = 126983 
n_nop = 108485 
Read = 11184 
Write = 0 
L2_Alloc = 0 
L2_WB = 3672 
n_act = 3429 
n_pre = 3413 
n_ref = 0 
n_req = 12102 
total_req = 14856 

Dual Bus Interface Util: 
issued_total_row = 6842 
issued_total_col = 14856 
Row_Bus_Util =  0.053881 
CoL_Bus_Util = 0.116992 
Either_Row_CoL_Bus_Util = 0.145673 
Issued_on_Two_Bus_Simul_Util = 0.025200 
issued_two_Eff = 0.172992 
queue_avg = 3.832418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83242
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108512 n_act=3435 n_pre=3419 n_ref_event=0 n_req=12080 n_rd=11162 n_rd_L2_A=0 n_write=0 n_wr_bk=3672 bw_util=0.1168
n_activity=34970 dram_eff=0.4242
bk0: 702a 119407i bk1: 700a 117527i bk2: 736a 117618i bk3: 742a 116461i bk4: 760a 117377i bk5: 760a 116372i bk6: 714a 117749i bk7: 698a 115543i bk8: 698a 118134i bk9: 700a 117388i bk10: 702a 117254i bk11: 702a 116158i bk12: 638a 118380i bk13: 636a 117339i bk14: 636a 119434i bk15: 638a 117810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715646
Row_Buffer_Locality_read = 0.736696
Row_Buffer_Locality_write = 0.459695
Bank_Level_Parallism = 5.069049
Bank_Level_Parallism_Col = 3.540482
Bank_Level_Parallism_Ready = 1.828165
write_to_read_ratio_blp_rw_average = 0.234962
GrpLevelPara = 2.250551 

BW Util details:
bwutil = 0.116819 
total_CMD = 126983 
util_bw = 14834 
Wasted_Col = 14137 
Wasted_Row = 3354 
Idle = 94658 

BW Util Bottlenecks: 
RCDc_limit = 18194 
RCDWRc_limit = 1998 
WTRc_limit = 3679 
RTWc_limit = 9573 
CCDLc_limit = 7785 
rwq = 0 
CCDLc_limit_alone = 6697 
WTRc_limit_alone = 3311 
RTWc_limit_alone = 8853 

Commands details: 
total_CMD = 126983 
n_nop = 108512 
Read = 11162 
Write = 0 
L2_Alloc = 0 
L2_WB = 3672 
n_act = 3435 
n_pre = 3419 
n_ref = 0 
n_req = 12080 
total_req = 14834 

Dual Bus Interface Util: 
issued_total_row = 6854 
issued_total_col = 14834 
Row_Bus_Util =  0.053976 
CoL_Bus_Util = 0.116819 
Either_Row_CoL_Bus_Util = 0.145460 
Issued_on_Two_Bus_Simul_Util = 0.025334 
issued_two_Eff = 0.174165 
queue_avg = 3.939322 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.93932
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 169112 -   mf: uid=4951004, sid4294967295:w4294967295, part=12, addr=0xc12fae80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169012), 
Ready @ 169119 -   mf: uid=4951009, sid4294967295:w4294967295, part=12, addr=0xc12fae00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169019), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108607 n_act=3404 n_pre=3388 n_ref_event=0 n_req=12056 n_rd=11140 n_rd_L2_A=0 n_write=0 n_wr_bk=3664 bw_util=0.1166
n_activity=34965 dram_eff=0.4234
bk0: 700a 118978i bk1: 702a 117157i bk2: 736a 118088i bk3: 734a 117208i bk4: 760a 118154i bk5: 764a 116609i bk6: 712a 118267i bk7: 698a 115169i bk8: 702a 118168i bk9: 700a 116966i bk10: 692a 117342i bk11: 698a 115987i bk12: 632a 118540i bk13: 638a 117747i bk14: 638a 119867i bk15: 634a 118366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717651
Row_Buffer_Locality_read = 0.741472
Row_Buffer_Locality_write = 0.427948
Bank_Level_Parallism = 5.002514
Bank_Level_Parallism_Col = 3.491848
Bank_Level_Parallism_Ready = 1.792286
write_to_read_ratio_blp_rw_average = 0.237060
GrpLevelPara = 2.245111 

BW Util details:
bwutil = 0.116583 
total_CMD = 126983 
util_bw = 14804 
Wasted_Col = 13854 
Wasted_Row = 3560 
Idle = 94765 

BW Util Bottlenecks: 
RCDc_limit = 17565 
RCDWRc_limit = 2092 
WTRc_limit = 3282 
RTWc_limit = 8930 
CCDLc_limit = 7510 
rwq = 0 
CCDLc_limit_alone = 6507 
WTRc_limit_alone = 2937 
RTWc_limit_alone = 8272 

Commands details: 
total_CMD = 126983 
n_nop = 108607 
Read = 11140 
Write = 0 
L2_Alloc = 0 
L2_WB = 3664 
n_act = 3404 
n_pre = 3388 
n_ref = 0 
n_req = 12056 
total_req = 14804 

Dual Bus Interface Util: 
issued_total_row = 6792 
issued_total_col = 14804 
Row_Bus_Util =  0.053487 
CoL_Bus_Util = 0.116583 
Either_Row_CoL_Bus_Util = 0.144712 
Issued_on_Two_Bus_Simul_Util = 0.025358 
issued_two_Eff = 0.175229 
queue_avg = 3.703921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.70392
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 169119 -   mf: uid=4951010, sid4294967295:w4294967295, part=13, addr=0xc12faf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169019), 
Ready @ 169127 -   mf: uid=4951015, sid4294967295:w4294967295, part=13, addr=0xc12faf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169027), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108457 n_act=3453 n_pre=3437 n_ref_event=0 n_req=12096 n_rd=11180 n_rd_L2_A=0 n_write=0 n_wr_bk=3664 bw_util=0.1169
n_activity=35031 dram_eff=0.4237
bk0: 704a 119089i bk1: 702a 117154i bk2: 744a 117657i bk3: 742a 116555i bk4: 766a 117883i bk5: 764a 116373i bk6: 716a 117996i bk7: 700a 115263i bk8: 696a 118524i bk9: 698a 116456i bk10: 702a 117046i bk11: 696a 116051i bk12: 640a 118421i bk13: 638a 116974i bk14: 634a 119283i bk15: 638a 117604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714534
Row_Buffer_Locality_read = 0.737478
Row_Buffer_Locality_write = 0.434498
Bank_Level_Parallism = 5.108501
Bank_Level_Parallism_Col = 3.552801
Bank_Level_Parallism_Ready = 1.816761
write_to_read_ratio_blp_rw_average = 0.241678
GrpLevelPara = 2.269686 

BW Util details:
bwutil = 0.116898 
total_CMD = 126983 
util_bw = 14844 
Wasted_Col = 14070 
Wasted_Row = 3482 
Idle = 94587 

BW Util Bottlenecks: 
RCDc_limit = 18084 
RCDWRc_limit = 2071 
WTRc_limit = 3779 
RTWc_limit = 9922 
CCDLc_limit = 7839 
rwq = 0 
CCDLc_limit_alone = 6814 
WTRc_limit_alone = 3351 
RTWc_limit_alone = 9325 

Commands details: 
total_CMD = 126983 
n_nop = 108457 
Read = 11180 
Write = 0 
L2_Alloc = 0 
L2_WB = 3664 
n_act = 3453 
n_pre = 3437 
n_ref = 0 
n_req = 12096 
total_req = 14844 

Dual Bus Interface Util: 
issued_total_row = 6890 
issued_total_col = 14844 
Row_Bus_Util =  0.054259 
CoL_Bus_Util = 0.116898 
Either_Row_CoL_Bus_Util = 0.145894 
Issued_on_Two_Bus_Simul_Util = 0.025263 
issued_two_Eff = 0.173162 
queue_avg = 3.856894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.85689
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 169117 -   mf: uid=4951008, sid4294967295:w4294967295, part=14, addr=0xc0f42180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169017), 
Ready @ 169124 -   mf: uid=4951013, sid4294967295:w4294967295, part=14, addr=0xc0f42100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169024), 
Ready @ 169135 -   mf: uid=4951022, sid4294967295:w4294967295, part=14, addr=0xc12f2f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169035), 
Ready @ 169141 -   mf: uid=4951027, sid4294967295:w4294967295, part=14, addr=0xc12f2f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169041), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108526 n_act=3462 n_pre=3446 n_ref_event=0 n_req=12066 n_rd=11152 n_rd_L2_A=0 n_write=0 n_wr_bk=3642 bw_util=0.1165
n_activity=34743 dram_eff=0.4258
bk0: 694a 118816i bk1: 700a 118371i bk2: 742a 117542i bk3: 736a 116797i bk4: 764a 118162i bk5: 762a 116820i bk6: 712a 117536i bk7: 698a 115521i bk8: 698a 117782i bk9: 698a 117262i bk10: 700a 117470i bk11: 702a 115509i bk12: 638a 118505i bk13: 634a 117199i bk14: 636a 119473i bk15: 638a 118037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713031
Row_Buffer_Locality_read = 0.737536
Row_Buffer_Locality_write = 0.413377
Bank_Level_Parallism = 5.075610
Bank_Level_Parallism_Col = 3.483550
Bank_Level_Parallism_Ready = 1.776125
write_to_read_ratio_blp_rw_average = 0.233962
GrpLevelPara = 2.240328 

BW Util details:
bwutil = 0.116504 
total_CMD = 126983 
util_bw = 14794 
Wasted_Col = 13924 
Wasted_Row = 3394 
Idle = 94871 

BW Util Bottlenecks: 
RCDc_limit = 17614 
RCDWRc_limit = 2189 
WTRc_limit = 3646 
RTWc_limit = 8686 
CCDLc_limit = 7488 
rwq = 0 
CCDLc_limit_alone = 6545 
WTRc_limit_alone = 3272 
RTWc_limit_alone = 8117 

Commands details: 
total_CMD = 126983 
n_nop = 108526 
Read = 11152 
Write = 0 
L2_Alloc = 0 
L2_WB = 3642 
n_act = 3462 
n_pre = 3446 
n_ref = 0 
n_req = 12066 
total_req = 14794 

Dual Bus Interface Util: 
issued_total_row = 6908 
issued_total_col = 14794 
Row_Bus_Util =  0.054401 
CoL_Bus_Util = 0.116504 
Either_Row_CoL_Bus_Util = 0.145350 
Issued_on_Two_Bus_Simul_Util = 0.025555 
issued_two_Eff = 0.175814 
queue_avg = 3.798217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.79822
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 169124 -   mf: uid=4951014, sid4294967295:w4294967295, part=15, addr=0xc0f42080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169024), 
Ready @ 169127 -   mf: uid=4951016, sid4294967295:w4294967295, part=15, addr=0xc12f2e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169027), 
Ready @ 169131 -   mf: uid=4951019, sid4294967295:w4294967295, part=15, addr=0xc0f42000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169031), 
Ready @ 169133 -   mf: uid=4951021, sid4294967295:w4294967295, part=15, addr=0xc12f2e00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169033), 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108593 n_act=3472 n_pre=3456 n_ref_event=0 n_req=12098 n_rd=11184 n_rd_L2_A=0 n_write=0 n_wr_bk=3649 bw_util=0.1168
n_activity=34757 dram_eff=0.4268
bk0: 702a 119049i bk1: 696a 117969i bk2: 742a 117600i bk3: 742a 116875i bk4: 766a 118079i bk5: 766a 116219i bk6: 716a 117568i bk7: 702a 115823i bk8: 702a 117947i bk9: 698a 117188i bk10: 702a 117488i bk11: 700a 115070i bk12: 638a 118691i bk13: 636a 116715i bk14: 638a 119781i bk15: 638a 117695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712928
Row_Buffer_Locality_read = 0.734800
Row_Buffer_Locality_write = 0.445295
Bank_Level_Parallism = 5.127735
Bank_Level_Parallism_Col = 3.537903
Bank_Level_Parallism_Ready = 1.790804
write_to_read_ratio_blp_rw_average = 0.238004
GrpLevelPara = 2.289594 

BW Util details:
bwutil = 0.116811 
total_CMD = 126983 
util_bw = 14833 
Wasted_Col = 13782 
Wasted_Row = 3381 
Idle = 94987 

BW Util Bottlenecks: 
RCDc_limit = 17913 
RCDWRc_limit = 2077 
WTRc_limit = 3557 
RTWc_limit = 9652 
CCDLc_limit = 7859 
rwq = 0 
CCDLc_limit_alone = 6775 
WTRc_limit_alone = 3227 
RTWc_limit_alone = 8898 

Commands details: 
total_CMD = 126983 
n_nop = 108593 
Read = 11184 
Write = 0 
L2_Alloc = 0 
L2_WB = 3649 
n_act = 3472 
n_pre = 3456 
n_ref = 0 
n_req = 12098 
total_req = 14833 

Dual Bus Interface Util: 
issued_total_row = 6928 
issued_total_col = 14833 
Row_Bus_Util =  0.054558 
CoL_Bus_Util = 0.116811 
Either_Row_CoL_Bus_Util = 0.144823 
Issued_on_Two_Bus_Simul_Util = 0.026547 
issued_two_Eff = 0.183306 
queue_avg = 3.831292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83129
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 169139 -   mf: uid=4951024, sid4294967295:w4294967295, part=16, addr=0xc12f3180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169039), 
Ready @ 169145 -   mf: uid=4951028, sid4294967295:w4294967295, part=16, addr=0xc12f3100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169045), 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108558 n_act=3453 n_pre=3437 n_ref_event=0 n_req=12100 n_rd=11184 n_rd_L2_A=0 n_write=0 n_wr_bk=3663 bw_util=0.1169
n_activity=33968 dram_eff=0.4371
bk0: 700a 117386i bk1: 696a 116951i bk2: 744a 118005i bk3: 742a 116960i bk4: 764a 118481i bk5: 766a 117668i bk6: 714a 116958i bk7: 698a 114881i bk8: 702a 116990i bk9: 702a 115840i bk10: 700a 118250i bk11: 704a 115959i bk12: 638a 118576i bk13: 638a 117244i bk14: 636a 118587i bk15: 640a 116872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714628
Row_Buffer_Locality_read = 0.736946
Row_Buffer_Locality_write = 0.442140
Bank_Level_Parallism = 5.316656
Bank_Level_Parallism_Col = 3.697674
Bank_Level_Parallism_Ready = 1.879437
write_to_read_ratio_blp_rw_average = 0.233006
GrpLevelPara = 2.291742 

BW Util details:
bwutil = 0.116921 
total_CMD = 126983 
util_bw = 14847 
Wasted_Col = 13660 
Wasted_Row = 3133 
Idle = 95343 

BW Util Bottlenecks: 
RCDc_limit = 17839 
RCDWRc_limit = 1998 
WTRc_limit = 3999 
RTWc_limit = 9923 
CCDLc_limit = 7854 
rwq = 0 
CCDLc_limit_alone = 6672 
WTRc_limit_alone = 3525 
RTWc_limit_alone = 9215 

Commands details: 
total_CMD = 126983 
n_nop = 108558 
Read = 11184 
Write = 0 
L2_Alloc = 0 
L2_WB = 3663 
n_act = 3453 
n_pre = 3437 
n_ref = 0 
n_req = 12100 
total_req = 14847 

Dual Bus Interface Util: 
issued_total_row = 6890 
issued_total_col = 14847 
Row_Bus_Util =  0.054259 
CoL_Bus_Util = 0.116921 
Either_Row_CoL_Bus_Util = 0.145098 
Issued_on_Two_Bus_Simul_Util = 0.026082 
issued_two_Eff = 0.179756 
queue_avg = 3.933897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9339
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 169131 -   mf: uid=4951018, sid4294967295:w4294967295, part=17, addr=0xc12f3080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169031), 
Ready @ 169137 -   mf: uid=4951023, sid4294967295:w4294967295, part=17, addr=0xc12f3000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169037), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108586 n_act=3408 n_pre=3392 n_ref_event=0 n_req=12080 n_rd=11164 n_rd_L2_A=0 n_write=0 n_wr_bk=3660 bw_util=0.1167
n_activity=34301 dram_eff=0.4322
bk0: 700a 118285i bk1: 700a 116880i bk2: 740a 118411i bk3: 736a 116748i bk4: 764a 119089i bk5: 760a 117569i bk6: 718a 117165i bk7: 700a 115871i bk8: 700a 118176i bk9: 700a 116287i bk10: 702a 118222i bk11: 698a 115930i bk12: 636a 118496i bk13: 634a 117555i bk14: 640a 118169i bk15: 636a 116915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717857
Row_Buffer_Locality_read = 0.739789
Row_Buffer_Locality_write = 0.450273
Bank_Level_Parallism = 5.153111
Bank_Level_Parallism_Col = 3.583924
Bank_Level_Parallism_Ready = 1.808689
write_to_read_ratio_blp_rw_average = 0.240931
GrpLevelPara = 2.285482 

BW Util details:
bwutil = 0.116740 
total_CMD = 126983 
util_bw = 14824 
Wasted_Col = 13783 
Wasted_Row = 3226 
Idle = 95150 

BW Util Bottlenecks: 
RCDc_limit = 17827 
RCDWRc_limit = 2035 
WTRc_limit = 3105 
RTWc_limit = 10667 
CCDLc_limit = 7723 
rwq = 0 
CCDLc_limit_alone = 6614 
WTRc_limit_alone = 2777 
RTWc_limit_alone = 9886 

Commands details: 
total_CMD = 126983 
n_nop = 108586 
Read = 11164 
Write = 0 
L2_Alloc = 0 
L2_WB = 3660 
n_act = 3408 
n_pre = 3392 
n_ref = 0 
n_req = 12080 
total_req = 14824 

Dual Bus Interface Util: 
issued_total_row = 6800 
issued_total_col = 14824 
Row_Bus_Util =  0.053550 
CoL_Bus_Util = 0.116740 
Either_Row_CoL_Bus_Util = 0.144878 
Issued_on_Two_Bus_Simul_Util = 0.025413 
issued_two_Eff = 0.175409 
queue_avg = 3.998551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.99855
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108519 n_act=3424 n_pre=3408 n_ref_event=0 n_req=12094 n_rd=11176 n_rd_L2_A=0 n_write=0 n_wr_bk=3672 bw_util=0.1169
n_activity=34400 dram_eff=0.4316
bk0: 702a 118856i bk1: 700a 116658i bk2: 740a 117438i bk3: 742a 116702i bk4: 764a 119160i bk5: 766a 117826i bk6: 718a 117675i bk7: 702a 116026i bk8: 698a 117466i bk9: 694a 116657i bk10: 702a 117886i bk11: 698a 116478i bk12: 638a 119092i bk13: 636a 117687i bk14: 636a 118838i bk15: 640a 117405i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716884
Row_Buffer_Locality_read = 0.739800
Row_Buffer_Locality_write = 0.437909
Bank_Level_Parallism = 5.094100
Bank_Level_Parallism_Col = 3.497137
Bank_Level_Parallism_Ready = 1.742592
write_to_read_ratio_blp_rw_average = 0.236830
GrpLevelPara = 2.247021 

BW Util details:
bwutil = 0.116929 
total_CMD = 126983 
util_bw = 14848 
Wasted_Col = 13632 
Wasted_Row = 3316 
Idle = 95187 

BW Util Bottlenecks: 
RCDc_limit = 17649 
RCDWRc_limit = 2018 
WTRc_limit = 3744 
RTWc_limit = 9144 
CCDLc_limit = 7954 
rwq = 0 
CCDLc_limit_alone = 6865 
WTRc_limit_alone = 3344 
RTWc_limit_alone = 8455 

Commands details: 
total_CMD = 126983 
n_nop = 108519 
Read = 11176 
Write = 0 
L2_Alloc = 0 
L2_WB = 3672 
n_act = 3424 
n_pre = 3408 
n_ref = 0 
n_req = 12094 
total_req = 14848 

Dual Bus Interface Util: 
issued_total_row = 6832 
issued_total_col = 14848 
Row_Bus_Util =  0.053802 
CoL_Bus_Util = 0.116929 
Either_Row_CoL_Bus_Util = 0.145405 
Issued_on_Two_Bus_Simul_Util = 0.025326 
issued_two_Eff = 0.174177 
queue_avg = 3.800147 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.80015
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108511 n_act=3435 n_pre=3419 n_ref_event=0 n_req=12068 n_rd=11150 n_rd_L2_A=0 n_write=0 n_wr_bk=3672 bw_util=0.1167
n_activity=34431 dram_eff=0.4305
bk0: 702a 118353i bk1: 702a 116583i bk2: 736a 117467i bk3: 740a 117133i bk4: 764a 118484i bk5: 760a 118217i bk6: 714a 116961i bk7: 698a 115434i bk8: 700a 117138i bk9: 702a 116088i bk10: 696a 117742i bk11: 694a 116530i bk12: 632a 118861i bk13: 640a 117099i bk14: 638a 118271i bk15: 632a 116803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715363
Row_Buffer_Locality_read = 0.737937
Row_Buffer_Locality_write = 0.441176
Bank_Level_Parallism = 5.226851
Bank_Level_Parallism_Col = 3.627191
Bank_Level_Parallism_Ready = 1.800499
write_to_read_ratio_blp_rw_average = 0.246214
GrpLevelPara = 2.267819 

BW Util details:
bwutil = 0.116724 
total_CMD = 126983 
util_bw = 14822 
Wasted_Col = 13891 
Wasted_Row = 3167 
Idle = 95103 

BW Util Bottlenecks: 
RCDc_limit = 17943 
RCDWRc_limit = 2013 
WTRc_limit = 3227 
RTWc_limit = 10861 
CCDLc_limit = 8048 
rwq = 0 
CCDLc_limit_alone = 6868 
WTRc_limit_alone = 2846 
RTWc_limit_alone = 10062 

Commands details: 
total_CMD = 126983 
n_nop = 108511 
Read = 11150 
Write = 0 
L2_Alloc = 0 
L2_WB = 3672 
n_act = 3435 
n_pre = 3419 
n_ref = 0 
n_req = 12068 
total_req = 14822 

Dual Bus Interface Util: 
issued_total_row = 6854 
issued_total_col = 14822 
Row_Bus_Util =  0.053976 
CoL_Bus_Util = 0.116724 
Either_Row_CoL_Bus_Util = 0.145468 
Issued_on_Two_Bus_Simul_Util = 0.025232 
issued_two_Eff = 0.173452 
queue_avg = 4.049463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.04946
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108588 n_act=3469 n_pre=3453 n_ref_event=0 n_req=12066 n_rd=11148 n_rd_L2_A=0 n_write=0 n_wr_bk=3664 bw_util=0.1166
n_activity=34790 dram_eff=0.4258
bk0: 698a 117975i bk1: 702a 117151i bk2: 738a 118167i bk3: 742a 116811i bk4: 760a 118541i bk5: 760a 117645i bk6: 718a 117244i bk7: 698a 115778i bk8: 696a 117530i bk9: 696a 116911i bk10: 698a 117749i bk11: 698a 115965i bk12: 636a 118621i bk13: 634a 117221i bk14: 636a 119568i bk15: 638a 116465i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712474
Row_Buffer_Locality_read = 0.737083
Row_Buffer_Locality_write = 0.413304
Bank_Level_Parallism = 5.128005
Bank_Level_Parallism_Col = 3.569766
Bank_Level_Parallism_Ready = 1.769646
write_to_read_ratio_blp_rw_average = 0.235862
GrpLevelPara = 2.261948 

BW Util details:
bwutil = 0.116646 
total_CMD = 126983 
util_bw = 14812 
Wasted_Col = 13669 
Wasted_Row = 3588 
Idle = 94914 

BW Util Bottlenecks: 
RCDc_limit = 17652 
RCDWRc_limit = 2123 
WTRc_limit = 3711 
RTWc_limit = 9088 
CCDLc_limit = 7622 
rwq = 0 
CCDLc_limit_alone = 6589 
WTRc_limit_alone = 3326 
RTWc_limit_alone = 8440 

Commands details: 
total_CMD = 126983 
n_nop = 108588 
Read = 11148 
Write = 0 
L2_Alloc = 0 
L2_WB = 3664 
n_act = 3469 
n_pre = 3453 
n_ref = 0 
n_req = 12066 
total_req = 14812 

Dual Bus Interface Util: 
issued_total_row = 6922 
issued_total_col = 14812 
Row_Bus_Util =  0.054511 
CoL_Bus_Util = 0.116646 
Either_Row_CoL_Bus_Util = 0.144862 
Issued_on_Two_Bus_Simul_Util = 0.026295 
issued_two_Eff = 0.181517 
queue_avg = 3.649339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.64934
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108461 n_act=3481 n_pre=3465 n_ref_event=0 n_req=12106 n_rd=11188 n_rd_L2_A=0 n_write=0 n_wr_bk=3664 bw_util=0.117
n_activity=34995 dram_eff=0.4244
bk0: 700a 118084i bk1: 700a 116335i bk2: 742a 117490i bk3: 742a 116499i bk4: 766a 119043i bk5: 764a 117918i bk6: 716a 116687i bk7: 702a 115461i bk8: 702a 117034i bk9: 702a 116041i bk10: 702a 117665i bk11: 700a 115744i bk12: 636a 118495i bk13: 640a 117324i bk14: 636a 119113i bk15: 638a 116825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712433
Row_Buffer_Locality_read = 0.736057
Row_Buffer_Locality_write = 0.424209
Bank_Level_Parallism = 5.237092
Bank_Level_Parallism_Col = 3.632059
Bank_Level_Parallism_Ready = 1.805279
write_to_read_ratio_blp_rw_average = 0.246614
GrpLevelPara = 2.284270 

BW Util details:
bwutil = 0.116961 
total_CMD = 126983 
util_bw = 14852 
Wasted_Col = 13914 
Wasted_Row = 3327 
Idle = 94890 

BW Util Bottlenecks: 
RCDc_limit = 17976 
RCDWRc_limit = 2072 
WTRc_limit = 3305 
RTWc_limit = 11173 
CCDLc_limit = 7900 
rwq = 0 
CCDLc_limit_alone = 6714 
WTRc_limit_alone = 2971 
RTWc_limit_alone = 10321 

Commands details: 
total_CMD = 126983 
n_nop = 108461 
Read = 11188 
Write = 0 
L2_Alloc = 0 
L2_WB = 3664 
n_act = 3481 
n_pre = 3465 
n_ref = 0 
n_req = 12106 
total_req = 14852 

Dual Bus Interface Util: 
issued_total_row = 6946 
issued_total_col = 14852 
Row_Bus_Util =  0.054700 
CoL_Bus_Util = 0.116961 
Either_Row_CoL_Bus_Util = 0.145862 
Issued_on_Two_Bus_Simul_Util = 0.025799 
issued_two_Eff = 0.176871 
queue_avg = 4.069592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.06959
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 169115 -   mf: uid=4951006, sid4294967295:w4294967295, part=22, addr=0xc1109080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169015), 
Ready @ 169123 -   mf: uid=4951011, sid4294967295:w4294967295, part=22, addr=0xc1109000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169023), 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108666 n_act=3425 n_pre=3409 n_ref_event=0 n_req=12060 n_rd=11144 n_rd_L2_A=0 n_write=0 n_wr_bk=3664 bw_util=0.1166
n_activity=34389 dram_eff=0.4306
bk0: 700a 118638i bk1: 702a 117310i bk2: 740a 117887i bk3: 740a 117719i bk4: 762a 118299i bk5: 766a 117378i bk6: 712a 117037i bk7: 694a 115580i bk8: 696a 117658i bk9: 702a 116510i bk10: 696a 117731i bk11: 698a 115864i bk12: 634a 118761i bk13: 636a 117934i bk14: 632a 118470i bk15: 634a 117590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716003
Row_Buffer_Locality_read = 0.740129
Row_Buffer_Locality_write = 0.422489
Bank_Level_Parallism = 5.141320
Bank_Level_Parallism_Col = 3.584786
Bank_Level_Parallism_Ready = 1.798757
write_to_read_ratio_blp_rw_average = 0.232081
GrpLevelPara = 2.248392 

BW Util details:
bwutil = 0.116614 
total_CMD = 126983 
util_bw = 14808 
Wasted_Col = 13551 
Wasted_Row = 3427 
Idle = 95197 

BW Util Bottlenecks: 
RCDc_limit = 17517 
RCDWRc_limit = 1958 
WTRc_limit = 3485 
RTWc_limit = 8802 
CCDLc_limit = 7744 
rwq = 0 
CCDLc_limit_alone = 6745 
WTRc_limit_alone = 3100 
RTWc_limit_alone = 8188 

Commands details: 
total_CMD = 126983 
n_nop = 108666 
Read = 11144 
Write = 0 
L2_Alloc = 0 
L2_WB = 3664 
n_act = 3425 
n_pre = 3409 
n_ref = 0 
n_req = 12060 
total_req = 14808 

Dual Bus Interface Util: 
issued_total_row = 6834 
issued_total_col = 14808 
Row_Bus_Util =  0.053818 
CoL_Bus_Util = 0.116614 
Either_Row_CoL_Bus_Util = 0.144248 
Issued_on_Two_Bus_Simul_Util = 0.026185 
issued_two_Eff = 0.181525 
queue_avg = 3.904428 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.90443
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 169123 -   mf: uid=4951012, sid4294967295:w4294967295, part=23, addr=0xc1109180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169023), 
Ready @ 169129 -   mf: uid=4951017, sid4294967295:w4294967295, part=23, addr=0xc1109100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169029), 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108452 n_act=3464 n_pre=3448 n_ref_event=0 n_req=12092 n_rd=11176 n_rd_L2_A=0 n_write=0 n_wr_bk=3664 bw_util=0.1169
n_activity=35132 dram_eff=0.4224
bk0: 702a 118150i bk1: 700a 116652i bk2: 742a 117845i bk3: 738a 117393i bk4: 766a 118275i bk5: 764a 117674i bk6: 714a 117567i bk7: 700a 116044i bk8: 700a 117764i bk9: 698a 116092i bk10: 702a 117963i bk11: 700a 116231i bk12: 638a 118916i bk13: 636a 117816i bk14: 638a 118260i bk15: 638a 117743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.713530
Row_Buffer_Locality_read = 0.736042
Row_Buffer_Locality_write = 0.438865
Bank_Level_Parallism = 5.028924
Bank_Level_Parallism_Col = 3.507703
Bank_Level_Parallism_Ready = 1.820957
write_to_read_ratio_blp_rw_average = 0.233402
GrpLevelPara = 2.230918 

BW Util details:
bwutil = 0.116866 
total_CMD = 126983 
util_bw = 14840 
Wasted_Col = 14044 
Wasted_Row = 3615 
Idle = 94484 

BW Util Bottlenecks: 
RCDc_limit = 18014 
RCDWRc_limit = 2019 
WTRc_limit = 3308 
RTWc_limit = 8749 
CCDLc_limit = 7932 
rwq = 0 
CCDLc_limit_alone = 6978 
WTRc_limit_alone = 2950 
RTWc_limit_alone = 8153 

Commands details: 
total_CMD = 126983 
n_nop = 108452 
Read = 11176 
Write = 0 
L2_Alloc = 0 
L2_WB = 3664 
n_act = 3464 
n_pre = 3448 
n_ref = 0 
n_req = 12092 
total_req = 14840 

Dual Bus Interface Util: 
issued_total_row = 6912 
issued_total_col = 14840 
Row_Bus_Util =  0.054432 
CoL_Bus_Util = 0.116866 
Either_Row_CoL_Bus_Util = 0.145933 
Issued_on_Two_Bus_Simul_Util = 0.025366 
issued_two_Eff = 0.173817 
queue_avg = 3.831623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.83162
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108515 n_act=3437 n_pre=3421 n_ref_event=0 n_req=12104 n_rd=11186 n_rd_L2_A=0 n_write=0 n_wr_bk=3672 bw_util=0.117
n_activity=34278 dram_eff=0.4335
bk0: 702a 118995i bk1: 700a 117039i bk2: 740a 118167i bk3: 740a 116809i bk4: 764a 118108i bk5: 768a 116940i bk6: 714a 118013i bk7: 702a 115871i bk8: 702a 118432i bk9: 698a 117469i bk10: 702a 117830i bk11: 700a 115377i bk12: 638a 118707i bk13: 638a 116831i bk14: 638a 119702i bk15: 640a 117604i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716044
Row_Buffer_Locality_read = 0.740390
Row_Buffer_Locality_write = 0.419390
Bank_Level_Parallism = 5.088709
Bank_Level_Parallism_Col = 3.506377
Bank_Level_Parallism_Ready = 1.778840
write_to_read_ratio_blp_rw_average = 0.228932
GrpLevelPara = 2.259637 

BW Util details:
bwutil = 0.117008 
total_CMD = 126983 
util_bw = 14858 
Wasted_Col = 13732 
Wasted_Row = 3233 
Idle = 95160 

BW Util Bottlenecks: 
RCDc_limit = 17692 
RCDWRc_limit = 2021 
WTRc_limit = 3560 
RTWc_limit = 9123 
CCDLc_limit = 7656 
rwq = 0 
CCDLc_limit_alone = 6655 
WTRc_limit_alone = 3177 
RTWc_limit_alone = 8505 

Commands details: 
total_CMD = 126983 
n_nop = 108515 
Read = 11186 
Write = 0 
L2_Alloc = 0 
L2_WB = 3672 
n_act = 3437 
n_pre = 3421 
n_ref = 0 
n_req = 12104 
total_req = 14858 

Dual Bus Interface Util: 
issued_total_row = 6858 
issued_total_col = 14858 
Row_Bus_Util =  0.054007 
CoL_Bus_Util = 0.117008 
Either_Row_CoL_Bus_Util = 0.145437 
Issued_on_Two_Bus_Simul_Util = 0.025578 
issued_two_Eff = 0.175872 
queue_avg = 3.693416 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.69342
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108636 n_act=3425 n_pre=3409 n_ref_event=0 n_req=12070 n_rd=11152 n_rd_L2_A=0 n_write=0 n_wr_bk=3671 bw_util=0.1167
n_activity=33931 dram_eff=0.4369
bk0: 700a 119275i bk1: 704a 117460i bk2: 736a 118348i bk3: 742a 116505i bk4: 764a 117921i bk5: 762a 116731i bk6: 714a 118280i bk7: 694a 116598i bk8: 696a 118420i bk9: 698a 117409i bk10: 698a 116463i bk11: 698a 116049i bk12: 634a 118804i bk13: 636a 116819i bk14: 638a 119581i bk15: 638a 117625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.716239
Row_Buffer_Locality_read = 0.739150
Row_Buffer_Locality_write = 0.437909
Bank_Level_Parallism = 5.128084
Bank_Level_Parallism_Col = 3.518578
Bank_Level_Parallism_Ready = 1.771166
write_to_read_ratio_blp_rw_average = 0.234471
GrpLevelPara = 2.269877 

BW Util details:
bwutil = 0.116732 
total_CMD = 126983 
util_bw = 14823 
Wasted_Col = 13438 
Wasted_Row = 3234 
Idle = 95488 

BW Util Bottlenecks: 
RCDc_limit = 17506 
RCDWRc_limit = 1898 
WTRc_limit = 2923 
RTWc_limit = 8801 
CCDLc_limit = 7457 
rwq = 0 
CCDLc_limit_alone = 6484 
WTRc_limit_alone = 2622 
RTWc_limit_alone = 8129 

Commands details: 
total_CMD = 126983 
n_nop = 108636 
Read = 11152 
Write = 0 
L2_Alloc = 0 
L2_WB = 3671 
n_act = 3425 
n_pre = 3409 
n_ref = 0 
n_req = 12070 
total_req = 14823 

Dual Bus Interface Util: 
issued_total_row = 6834 
issued_total_col = 14823 
Row_Bus_Util =  0.053818 
CoL_Bus_Util = 0.116732 
Either_Row_CoL_Bus_Util = 0.144484 
Issued_on_Two_Bus_Simul_Util = 0.026066 
issued_two_Eff = 0.180411 
queue_avg = 3.786491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.78649
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108558 n_act=3444 n_pre=3429 n_ref_event=0 n_req=12100 n_rd=11182 n_rd_L2_A=0 n_write=0 n_wr_bk=3664 bw_util=0.1169
n_activity=34611 dram_eff=0.4289
bk0: 700a 119494i bk1: 696a 117568i bk2: 744a 117036i bk3: 742a 116127i bk4: 762a 118485i bk5: 766a 117477i bk6: 720a 117849i bk7: 700a 115848i bk8: 700a 117556i bk9: 698a 116996i bk10: 702a 116982i bk11: 700a 115945i bk12: 640a 118362i bk13: 636a 117651i bk14: 638a 119186i bk15: 638a 117363i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715266
Row_Buffer_Locality_read = 0.738598
Row_Buffer_Locality_write = 0.430752
Bank_Level_Parallism = 5.146028
Bank_Level_Parallism_Col = 3.575552
Bank_Level_Parallism_Ready = 1.798464
write_to_read_ratio_blp_rw_average = 0.228120
GrpLevelPara = 2.262562 

BW Util details:
bwutil = 0.116913 
total_CMD = 126983 
util_bw = 14846 
Wasted_Col = 13651 
Wasted_Row = 3353 
Idle = 95133 

BW Util Bottlenecks: 
RCDc_limit = 17561 
RCDWRc_limit = 1921 
WTRc_limit = 3544 
RTWc_limit = 9141 
CCDLc_limit = 7659 
rwq = 0 
CCDLc_limit_alone = 6642 
WTRc_limit_alone = 3167 
RTWc_limit_alone = 8501 

Commands details: 
total_CMD = 126983 
n_nop = 108558 
Read = 11182 
Write = 0 
L2_Alloc = 0 
L2_WB = 3664 
n_act = 3444 
n_pre = 3429 
n_ref = 0 
n_req = 12100 
total_req = 14846 

Dual Bus Interface Util: 
issued_total_row = 6873 
issued_total_col = 14846 
Row_Bus_Util =  0.054125 
CoL_Bus_Util = 0.116913 
Either_Row_CoL_Bus_Util = 0.145098 
Issued_on_Two_Bus_Simul_Util = 0.025940 
issued_two_Eff = 0.178779 
queue_avg = 3.840443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.84044
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108573 n_act=3481 n_pre=3466 n_ref_event=0 n_req=12062 n_rd=11144 n_rd_L2_A=0 n_write=0 n_wr_bk=3664 bw_util=0.1166
n_activity=34630 dram_eff=0.4276
bk0: 698a 120000i bk1: 700a 116954i bk2: 740a 117905i bk3: 738a 116608i bk4: 766a 118405i bk5: 758a 117184i bk6: 712a 117217i bk7: 702a 115221i bk8: 696a 118119i bk9: 702a 116083i bk10: 694a 117832i bk11: 700a 115694i bk12: 634a 117571i bk13: 638a 117273i bk14: 634a 119146i bk15: 632a 116893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.711301
Row_Buffer_Locality_read = 0.737078
Row_Buffer_Locality_write = 0.398037
Bank_Level_Parallism = 5.172421
Bank_Level_Parallism_Col = 3.576089
Bank_Level_Parallism_Ready = 1.806456
write_to_read_ratio_blp_rw_average = 0.238931
GrpLevelPara = 2.274547 

BW Util details:
bwutil = 0.116614 
total_CMD = 126983 
util_bw = 14808 
Wasted_Col = 13680 
Wasted_Row = 3544 
Idle = 94951 

BW Util Bottlenecks: 
RCDc_limit = 17681 
RCDWRc_limit = 2145 
WTRc_limit = 3079 
RTWc_limit = 9646 
CCDLc_limit = 7436 
rwq = 0 
CCDLc_limit_alone = 6427 
WTRc_limit_alone = 2761 
RTWc_limit_alone = 8955 

Commands details: 
total_CMD = 126983 
n_nop = 108573 
Read = 11144 
Write = 0 
L2_Alloc = 0 
L2_WB = 3664 
n_act = 3481 
n_pre = 3466 
n_ref = 0 
n_req = 12062 
total_req = 14808 

Dual Bus Interface Util: 
issued_total_row = 6947 
issued_total_col = 14808 
Row_Bus_Util =  0.054708 
CoL_Bus_Util = 0.116614 
Either_Row_CoL_Bus_Util = 0.144980 
Issued_on_Two_Bus_Simul_Util = 0.026342 
issued_two_Eff = 0.181695 
queue_avg = 3.726184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.72618
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 169116 -   mf: uid=4951007, sid4294967295:w4294967295, part=28, addr=0xc0f36000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (169016), 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108598 n_act=3403 n_pre=3388 n_ref_event=0 n_req=12061 n_rd=11144 n_rd_L2_A=0 n_write=0 n_wr_bk=3664 bw_util=0.1166
n_activity=34377 dram_eff=0.4308
bk0: 700a 119588i bk1: 698a 117898i bk2: 742a 117897i bk3: 740a 117579i bk4: 760a 118506i bk5: 764a 116817i bk6: 712a 117946i bk7: 696a 115507i bk8: 700a 118030i bk9: 700a 117309i bk10: 694a 117401i bk11: 698a 115412i bk12: 636a 117904i bk13: 632a 116656i bk14: 638a 118709i bk15: 634a 117165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.717768
Row_Buffer_Locality_read = 0.739860
Row_Buffer_Locality_write = 0.449291
Bank_Level_Parallism = 5.131502
Bank_Level_Parallism_Col = 3.593952
Bank_Level_Parallism_Ready = 1.808684
write_to_read_ratio_blp_rw_average = 0.228426
GrpLevelPara = 2.257977 

BW Util details:
bwutil = 0.116614 
total_CMD = 126983 
util_bw = 14808 
Wasted_Col = 13685 
Wasted_Row = 3362 
Idle = 95128 

BW Util Bottlenecks: 
RCDc_limit = 17916 
RCDWRc_limit = 1957 
WTRc_limit = 3346 
RTWc_limit = 9780 
CCDLc_limit = 7901 
rwq = 0 
CCDLc_limit_alone = 6887 
WTRc_limit_alone = 3011 
RTWc_limit_alone = 9101 

Commands details: 
total_CMD = 126983 
n_nop = 108598 
Read = 11144 
Write = 0 
L2_Alloc = 0 
L2_WB = 3664 
n_act = 3403 
n_pre = 3388 
n_ref = 0 
n_req = 12061 
total_req = 14808 

Dual Bus Interface Util: 
issued_total_row = 6791 
issued_total_col = 14808 
Row_Bus_Util =  0.053480 
CoL_Bus_Util = 0.116614 
Either_Row_CoL_Bus_Util = 0.144783 
Issued_on_Two_Bus_Simul_Util = 0.025310 
issued_two_Eff = 0.174816 
queue_avg = 3.914752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.91475
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108522 n_act=3482 n_pre=3467 n_ref_event=0 n_req=12100 n_rd=11182 n_rd_L2_A=0 n_write=0 n_wr_bk=3664 bw_util=0.1169
n_activity=34994 dram_eff=0.4242
bk0: 702a 119179i bk1: 702a 117438i bk2: 742a 117432i bk3: 742a 116867i bk4: 764a 118555i bk5: 764a 116652i bk6: 714a 118074i bk7: 702a 115342i bk8: 700a 118224i bk9: 700a 116831i bk10: 700a 117153i bk11: 700a 115916i bk12: 638a 117456i bk13: 638a 117094i bk14: 638a 119450i bk15: 636a 117574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712125
Row_Buffer_Locality_read = 0.734931
Row_Buffer_Locality_write = 0.434024
Bank_Level_Parallism = 5.086501
Bank_Level_Parallism_Col = 3.523382
Bank_Level_Parallism_Ready = 1.766267
write_to_read_ratio_blp_rw_average = 0.236439
GrpLevelPara = 2.273435 

BW Util details:
bwutil = 0.116913 
total_CMD = 126983 
util_bw = 14846 
Wasted_Col = 13936 
Wasted_Row = 3576 
Idle = 94625 

BW Util Bottlenecks: 
RCDc_limit = 18187 
RCDWRc_limit = 1903 
WTRc_limit = 3236 
RTWc_limit = 9353 
CCDLc_limit = 7722 
rwq = 0 
CCDLc_limit_alone = 6726 
WTRc_limit_alone = 2908 
RTWc_limit_alone = 8685 

Commands details: 
total_CMD = 126983 
n_nop = 108522 
Read = 11182 
Write = 0 
L2_Alloc = 0 
L2_WB = 3664 
n_act = 3482 
n_pre = 3467 
n_ref = 0 
n_req = 12100 
total_req = 14846 

Dual Bus Interface Util: 
issued_total_row = 6949 
issued_total_col = 14846 
Row_Bus_Util =  0.054724 
CoL_Bus_Util = 0.116913 
Either_Row_CoL_Bus_Util = 0.145382 
Issued_on_Two_Bus_Simul_Util = 0.026255 
issued_two_Eff = 0.180597 
queue_avg = 3.902097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.9021
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108619 n_act=3435 n_pre=3419 n_ref_event=0 n_req=12084 n_rd=11166 n_rd_L2_A=0 n_write=0 n_wr_bk=3672 bw_util=0.1169
n_activity=34840 dram_eff=0.4259
bk0: 702a 118449i bk1: 704a 117727i bk2: 736a 117547i bk3: 738a 116512i bk4: 760a 117976i bk5: 762a 116593i bk6: 716a 118179i bk7: 700a 115372i bk8: 700a 118432i bk9: 700a 116723i bk10: 702a 117445i bk11: 700a 116225i bk12: 640a 118365i bk13: 636a 117523i bk14: 634a 119569i bk15: 636a 117780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.715740
Row_Buffer_Locality_read = 0.737954
Row_Buffer_Locality_write = 0.445534
Bank_Level_Parallism = 5.081954
Bank_Level_Parallism_Col = 3.520983
Bank_Level_Parallism_Ready = 1.818641
write_to_read_ratio_blp_rw_average = 0.235861
GrpLevelPara = 2.236996 

BW Util details:
bwutil = 0.116850 
total_CMD = 126983 
util_bw = 14838 
Wasted_Col = 13979 
Wasted_Row = 3335 
Idle = 94831 

BW Util Bottlenecks: 
RCDc_limit = 17869 
RCDWRc_limit = 1945 
WTRc_limit = 3960 
RTWc_limit = 9108 
CCDLc_limit = 7984 
rwq = 0 
CCDLc_limit_alone = 6920 
WTRc_limit_alone = 3486 
RTWc_limit_alone = 8518 

Commands details: 
total_CMD = 126983 
n_nop = 108619 
Read = 11166 
Write = 0 
L2_Alloc = 0 
L2_WB = 3672 
n_act = 3435 
n_pre = 3419 
n_ref = 0 
n_req = 12084 
total_req = 14838 

Dual Bus Interface Util: 
issued_total_row = 6854 
issued_total_col = 14838 
Row_Bus_Util =  0.053976 
CoL_Bus_Util = 0.116850 
Either_Row_CoL_Bus_Util = 0.144618 
Issued_on_Two_Bus_Simul_Util = 0.026208 
issued_two_Eff = 0.181224 
queue_avg = 3.895947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=3.89595
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=126983 n_nop=108510 n_act=3478 n_pre=3462 n_ref_event=0 n_req=12098 n_rd=11180 n_rd_L2_A=0 n_write=0 n_wr_bk=3672 bw_util=0.117
n_activity=34972 dram_eff=0.4247
bk0: 702a 118650i bk1: 700a 117630i bk2: 740a 118372i bk3: 740a 116633i bk4: 764a 118405i bk5: 766a 117235i bk6: 716a 117501i bk7: 700a 115595i bk8: 698a 118037i bk9: 700a 116346i bk10: 702a 116517i bk11: 700a 115643i bk12: 638a 118128i bk13: 638a 117242i bk14: 638a 119297i bk15: 638a 117246i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712514
Row_Buffer_Locality_read = 0.734884
Row_Buffer_Locality_write = 0.440087
Bank_Level_Parallism = 5.092362
Bank_Level_Parallism_Col = 3.549308
Bank_Level_Parallism_Ready = 1.809925
write_to_read_ratio_blp_rw_average = 0.231957
GrpLevelPara = 2.259800 

BW Util details:
bwutil = 0.116961 
total_CMD = 126983 
util_bw = 14852 
Wasted_Col = 14090 
Wasted_Row = 3528 
Idle = 94513 

BW Util Bottlenecks: 
RCDc_limit = 18132 
RCDWRc_limit = 2083 
WTRc_limit = 3592 
RTWc_limit = 9835 
CCDLc_limit = 7754 
rwq = 0 
CCDLc_limit_alone = 6633 
WTRc_limit_alone = 3250 
RTWc_limit_alone = 9056 

Commands details: 
total_CMD = 126983 
n_nop = 108510 
Read = 11180 
Write = 0 
L2_Alloc = 0 
L2_WB = 3672 
n_act = 3478 
n_pre = 3462 
n_ref = 0 
n_req = 12098 
total_req = 14852 

Dual Bus Interface Util: 
issued_total_row = 6940 
issued_total_col = 14852 
Row_Bus_Util =  0.054653 
CoL_Bus_Util = 0.116961 
Either_Row_CoL_Bus_Util = 0.145476 
Issued_on_Two_Bus_Simul_Util = 0.026137 
issued_two_Eff = 0.179668 
queue_avg = 4.003087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=4.00309

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23688, Miss = 8666, Miss_rate = 0.366, Pending_hits = 2213, Reservation_fails = 2183
L2_cache_bank[1]: Access = 23928, Miss = 8664, Miss_rate = 0.362, Pending_hits = 2086, Reservation_fails = 1829
L2_cache_bank[2]: Access = 23688, Miss = 8640, Miss_rate = 0.365, Pending_hits = 2125, Reservation_fails = 1961
L2_cache_bank[3]: Access = 23928, Miss = 8648, Miss_rate = 0.361, Pending_hits = 2130, Reservation_fails = 1932
L2_cache_bank[4]: Access = 23688, Miss = 8662, Miss_rate = 0.366, Pending_hits = 1993, Reservation_fails = 2750
L2_cache_bank[5]: Access = 23928, Miss = 8660, Miss_rate = 0.362, Pending_hits = 2139, Reservation_fails = 2061
L2_cache_bank[6]: Access = 23688, Miss = 8662, Miss_rate = 0.366, Pending_hits = 2072, Reservation_fails = 2075
L2_cache_bank[7]: Access = 23928, Miss = 8632, Miss_rate = 0.361, Pending_hits = 2128, Reservation_fails = 2384
L2_cache_bank[8]: Access = 23688, Miss = 8654, Miss_rate = 0.365, Pending_hits = 2086, Reservation_fails = 3179
L2_cache_bank[9]: Access = 23928, Miss = 8646, Miss_rate = 0.361, Pending_hits = 2171, Reservation_fails = 1872
L2_cache_bank[10]: Access = 23688, Miss = 8670, Miss_rate = 0.366, Pending_hits = 2204, Reservation_fails = 2275
L2_cache_bank[11]: Access = 23928, Miss = 8652, Miss_rate = 0.362, Pending_hits = 2047, Reservation_fails = 2692
L2_cache_bank[12]: Access = 23688, Miss = 8640, Miss_rate = 0.365, Pending_hits = 1995, Reservation_fails = 2233
L2_cache_bank[13]: Access = 23928, Miss = 8658, Miss_rate = 0.362, Pending_hits = 2069, Reservation_fails = 3267
L2_cache_bank[14]: Access = 23688, Miss = 8662, Miss_rate = 0.366, Pending_hits = 2143, Reservation_fails = 2371
L2_cache_bank[15]: Access = 23928, Miss = 8662, Miss_rate = 0.362, Pending_hits = 2033, Reservation_fails = 2464
L2_cache_bank[16]: Access = 23688, Miss = 8656, Miss_rate = 0.365, Pending_hits = 2142, Reservation_fails = 1849
L2_cache_bank[17]: Access = 23928, Miss = 8664, Miss_rate = 0.362, Pending_hits = 2088, Reservation_fails = 2884
L2_cache_bank[18]: Access = 23688, Miss = 8646, Miss_rate = 0.365, Pending_hits = 2056, Reservation_fails = 3112
L2_cache_bank[19]: Access = 23928, Miss = 8636, Miss_rate = 0.361, Pending_hits = 2083, Reservation_fails = 2448
L2_cache_bank[20]: Access = 23688, Miss = 8664, Miss_rate = 0.366, Pending_hits = 2142, Reservation_fails = 2988
L2_cache_bank[21]: Access = 23928, Miss = 8664, Miss_rate = 0.362, Pending_hits = 2167, Reservation_fails = 2326
L2_cache_bank[22]: Access = 23688, Miss = 8644, Miss_rate = 0.365, Pending_hits = 2144, Reservation_fails = 2468
L2_cache_bank[23]: Access = 23928, Miss = 8662, Miss_rate = 0.362, Pending_hits = 2143, Reservation_fails = 2018
L2_cache_bank[24]: Access = 23688, Miss = 8642, Miss_rate = 0.365, Pending_hits = 2131, Reservation_fails = 2695
L2_cache_bank[25]: Access = 23928, Miss = 8642, Miss_rate = 0.361, Pending_hits = 2106, Reservation_fails = 2440
L2_cache_bank[26]: Access = 23688, Miss = 8662, Miss_rate = 0.366, Pending_hits = 2077, Reservation_fails = 3192
L2_cache_bank[27]: Access = 23928, Miss = 8662, Miss_rate = 0.362, Pending_hits = 2187, Reservation_fails = 2549
L2_cache_bank[28]: Access = 23688, Miss = 8650, Miss_rate = 0.365, Pending_hits = 2085, Reservation_fails = 3438
L2_cache_bank[29]: Access = 23928, Miss = 8646, Miss_rate = 0.361, Pending_hits = 2086, Reservation_fails = 3362
L2_cache_bank[30]: Access = 23688, Miss = 8666, Miss_rate = 0.366, Pending_hits = 2074, Reservation_fails = 2480
L2_cache_bank[31]: Access = 23928, Miss = 8662, Miss_rate = 0.362, Pending_hits = 2080, Reservation_fails = 3074
L2_cache_bank[32]: Access = 23688, Miss = 8666, Miss_rate = 0.366, Pending_hits = 1921, Reservation_fails = 1958
L2_cache_bank[33]: Access = 23928, Miss = 8662, Miss_rate = 0.362, Pending_hits = 2256, Reservation_fails = 2703
L2_cache_bank[34]: Access = 23688, Miss = 8644, Miss_rate = 0.365, Pending_hits = 2062, Reservation_fails = 2590
L2_cache_bank[35]: Access = 23928, Miss = 8664, Miss_rate = 0.362, Pending_hits = 2158, Reservation_fails = 2369
L2_cache_bank[36]: Access = 23688, Miss = 8658, Miss_rate = 0.366, Pending_hits = 2094, Reservation_fails = 2528
L2_cache_bank[37]: Access = 23928, Miss = 8662, Miss_rate = 0.362, Pending_hits = 2203, Reservation_fails = 2461
L2_cache_bank[38]: Access = 23688, Miss = 8654, Miss_rate = 0.365, Pending_hits = 2096, Reservation_fails = 2524
L2_cache_bank[39]: Access = 23928, Miss = 8640, Miss_rate = 0.361, Pending_hits = 2170, Reservation_fails = 2284
L2_cache_bank[40]: Access = 23688, Miss = 8656, Miss_rate = 0.365, Pending_hits = 2119, Reservation_fails = 2656
L2_cache_bank[41]: Access = 23928, Miss = 8636, Miss_rate = 0.361, Pending_hits = 2083, Reservation_fails = 2733
L2_cache_bank[42]: Access = 23688, Miss = 8666, Miss_rate = 0.366, Pending_hits = 2205, Reservation_fails = 1962
L2_cache_bank[43]: Access = 23928, Miss = 8666, Miss_rate = 0.362, Pending_hits = 2186, Reservation_fails = 2455
L2_cache_bank[44]: Access = 23688, Miss = 8638, Miss_rate = 0.365, Pending_hits = 2249, Reservation_fails = 3163
L2_cache_bank[45]: Access = 23928, Miss = 8650, Miss_rate = 0.362, Pending_hits = 2100, Reservation_fails = 2340
L2_cache_bank[46]: Access = 23688, Miss = 8656, Miss_rate = 0.365, Pending_hits = 1963, Reservation_fails = 2031
L2_cache_bank[47]: Access = 23928, Miss = 8664, Miss_rate = 0.362, Pending_hits = 2054, Reservation_fails = 2272
L2_cache_bank[48]: Access = 23688, Miss = 8664, Miss_rate = 0.366, Pending_hits = 2125, Reservation_fails = 2715
L2_cache_bank[49]: Access = 23928, Miss = 8666, Miss_rate = 0.362, Pending_hits = 2093, Reservation_fails = 2735
L2_cache_bank[50]: Access = 23688, Miss = 8656, Miss_rate = 0.365, Pending_hits = 2075, Reservation_fails = 1936
L2_cache_bank[51]: Access = 23928, Miss = 8640, Miss_rate = 0.361, Pending_hits = 2100, Reservation_fails = 2485
L2_cache_bank[52]: Access = 23688, Miss = 8664, Miss_rate = 0.366, Pending_hits = 2130, Reservation_fails = 2748
L2_cache_bank[53]: Access = 23928, Miss = 8662, Miss_rate = 0.362, Pending_hits = 2148, Reservation_fails = 2247
L2_cache_bank[54]: Access = 23688, Miss = 8638, Miss_rate = 0.365, Pending_hits = 2164, Reservation_fails = 3060
L2_cache_bank[55]: Access = 23928, Miss = 8650, Miss_rate = 0.362, Pending_hits = 2142, Reservation_fails = 2289
L2_cache_bank[56]: Access = 23688, Miss = 8640, Miss_rate = 0.365, Pending_hits = 2140, Reservation_fails = 2572
L2_cache_bank[57]: Access = 23928, Miss = 8648, Miss_rate = 0.361, Pending_hits = 2089, Reservation_fails = 3048
L2_cache_bank[58]: Access = 23688, Miss = 8664, Miss_rate = 0.366, Pending_hits = 2140, Reservation_fails = 2686
L2_cache_bank[59]: Access = 23928, Miss = 8662, Miss_rate = 0.362, Pending_hits = 2063, Reservation_fails = 2400
L2_cache_bank[60]: Access = 23688, Miss = 8658, Miss_rate = 0.366, Pending_hits = 2132, Reservation_fails = 2400
L2_cache_bank[61]: Access = 23928, Miss = 8652, Miss_rate = 0.362, Pending_hits = 2178, Reservation_fails = 3686
L2_cache_bank[62]: Access = 23688, Miss = 8664, Miss_rate = 0.366, Pending_hits = 2193, Reservation_fails = 2297
L2_cache_bank[63]: Access = 23928, Miss = 8660, Miss_rate = 0.362, Pending_hits = 2209, Reservation_fails = 2840
L2_total_cache_accesses = 1523712
L2_total_cache_misses = 553916
L2_total_cache_miss_rate = 0.3635
L2_total_cache_pending_hits = 135465
L2_total_cache_reservation_fails = 162024
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 834331
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 135465
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 91041
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 162024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 266267
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 49152
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 147456
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1327104
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 162024
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.033
average_pipeline_duty_cycle=5926.108887
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5957728
	Total NON REG=830976
core 1:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2983584
	Total NON REG=415488
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2983584
	Total NON REG=415488
core 3:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2981024
	Total NON REG=415488
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2982592
	Total NON REG=415488
core 5:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2981824
	Total NON REG=415488
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2984896
	Total NON REG=415488
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2984992
	Total NON REG=415488
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5963840
	Total NON REG=830976
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2984512
	Total NON REG=415488
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2986048
	Total NON REG=415488
core 11:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5963968
	Total NON REG=830976
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2984320
	Total NON REG=415488
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2981888
	Total NON REG=415488
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2981952
	Total NON REG=415488
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2984416
	Total NON REG=415488
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2985984
	Total NON REG=415488
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2986592
	Total NON REG=415488
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2980032
	Total NON REG=415488
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2983840
	Total NON REG=415488
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2986624
	Total NON REG=415488
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2985824
	Total NON REG=415488
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2988000
	Total NON REG=415488
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2981920
	Total NON REG=415488
core 24:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5961120
	Total NON REG=830976
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2986464
	Total NON REG=415488
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2984896
	Total NON REG=415488
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5960192
	Total NON REG=830976
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2991872
	Total NON REG=415488
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2984608
	Total NON REG=415488
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2987136
	Total NON REG=415488
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2985984
	Total NON REG=415488
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5954368
	Total NON REG=830976
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2986784
	Total NON REG=415488
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2981472
	Total NON REG=415488
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2980288
	Total NON REG=415488
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2985760
	Total NON REG=415488
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2979712
	Total NON REG=415488
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2986624
	Total NON REG=415488
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2986080
	Total NON REG=415488
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5954016
	Total NON REG=830976
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5951872
	Total NON REG=830976
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2984032
	Total NON REG=415488
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2983936
	Total NON REG=415488
core 44:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2988128
	Total NON REG=415488
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2982304
	Total NON REG=415488
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2985504
	Total NON REG=415488
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2988224
	Total NON REG=415488
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2985728
	Total NON REG=415488
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2983392
	Total NON REG=415488
core 50:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2986496
	Total NON REG=415488
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2985472
	Total NON REG=415488
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2988832
	Total NON REG=415488
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2987936
	Total NON REG=415488
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2981632
	Total NON REG=415488
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2989824
	Total NON REG=415488
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5957024
	Total NON REG=830976
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2984704
	Total NON REG=415488
core 58:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2984736
	Total NON REG=415488
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2984832
	Total NON REG=415488
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2986240
	Total NON REG=415488
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2982752
	Total NON REG=415488
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2985152
	Total NON REG=415488
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2988000
	Total NON REG=415488
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5956800
	Total NON REG=830976
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2977856
	Total NON REG=415488
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5956064
	Total NON REG=830976
core 67:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2984704
	Total NON REG=415488
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5958528
	Total NON REG=830976
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5956224
	Total NON REG=830976
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2983776
	Total NON REG=415488
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2983840
	Total NON REG=415488
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2981888
	Total NON REG=415488
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2979168
	Total NON REG=415488
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5955872
	Total NON REG=830976
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5956288
	Total NON REG=830976
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2982464
	Total NON REG=415488
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=79856
	Total FP Deocded Instructions=14080
	Total INT Deocded Instructions=61664
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=44482560
	Total FP Acesses=229888
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=245760
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=14680064
	Total SP Acesses=3386368
	Total MEM Acesses=318464
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=9952
	Total REG Reads=8378368
	Total REG Writes=5951808
	Total NON REG=830976
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2981024
	Total NON REG=415488
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=39928
	Total FP Deocded Instructions=7040
	Total INT Deocded Instructions=30832
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=22241280
	Total FP Acesses=114944
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=122880
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=7340032
	Total SP Acesses=1693184
	Total MEM Acesses=159232
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=4976
	Total REG Reads=4189184
	Total REG Writes=2990144
	Total NON REG=415488


==========Power Metrics -- Memory==========
Total memory controller accesses: 357308
Total memory controller reads: 357308
Total memory controller writes: 0
!!!Total Shared memory access: 359936
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 1006720
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 18691
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 320384
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 196608
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 45146
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1327104
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 834331
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 135465
	Cache_stats[GLOBAL_ACC_R][MISS] = 91041
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 162024
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 266267
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 49152
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 147456
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 1327104
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608

icnt_total_pkts_mem_to_simt=1523712
icnt_total_pkts_simt_to_mem=1523712
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1523712
Req_Network_cycles = 169112
Req_Network_injected_packets_per_cycle =       9.0101 
Req_Network_conflicts_per_cycle =       8.1715
Req_Network_conflicts_per_cycle_util =      19.5675
Req_Bank_Level_Parallism =      21.5756
Req_Network_in_buffer_full_per_cycle =       0.4549
Req_Network_in_buffer_avg_util =      46.1535
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.3160

Reply_Network_injected_packets_num = 1523712
Reply_Network_cycles = 169112
Reply_Network_injected_packets_per_cycle =        9.0101
Reply_Network_conflicts_per_cycle =        9.7930
Reply_Network_conflicts_per_cycle_util =      22.9086
Reply_Bank_Level_Parallism =      21.0772
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       7.1760
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1126
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 58 sec (598 sec)
gpgpu_simulation_rate = 197429 (inst/sec)
gpgpu_simulation_rate = 282 (cycle/sec)
gpgpu_silicon_slowdown = 4014184x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
