{
  "DESIGN_NAME": "matvec_mult_top",
  "VERILOG_FILES": [
    "dir::/src/matvec_mult_top.v",
    "dir::/src/matvec_mult.v",
    "dir::/src/matrix_loader.v",
    "dir::/src/mac4.v",
    "dir::/src/sky130_sram_2kbyte_1rw1r_32x512_8.v"
  ],
  "CLOCK_PERIOD": 40.0,
  "CLOCK_PORT": "clk",
  "DIE_AREA": [
    0.0,
    0.0,
    1000.0,
    1000.0
  ],
  "EXTRA_LIBS": [
    "dir::/macro/sky130_sram_2kbyte_1rw1r_32x512_8/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib"
  ],
  "PDN_MACRO_CONNECTIONS": [
    "matrix_loader_inst.sram.* vccd1 vssd1 vccd1 vssd1"
  ],
  "MACROS": {
    "sky130_sram_2kbyte_1rw1r_32x512_8": {
      "gds": [
        "dir::/macro/sky130_sram_2kbyte_1rw1r_32x512_8/sky130_sram_2kbyte_1rw1r_32x512_8.gds"
      ],
      "lef": [
        "dir::/macro/sky130_sram_2kbyte_1rw1r_32x512_8/sky130_sram_2kbyte_1rw1r_32x512_8.lef"
      ],
      "lib": {
        "sky130_fd_sc_hd__tt_025C_1v80": [
          "dir::/macro/sky130_sram_2kbyte_1rw1r_32x512_8/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib"
        ],
        "sky130_fd_sc_hd__ss_100C_1v60": [
          "dir::/macro/sky130_sram_2kbyte_1rw1r_32x512_8/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib"
        ],
        "sky130_fd_sc_hd__ff_n40C_1v95": [
          "dir::/macro/sky130_sram_2kbyte_1rw1r_32x512_8/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib"
        ]
      },
      "instances": {
        "matrix_loader_inst.sram0": {
          "location": [
            100,
            100
          ],
          "orientation": "N"
        },
        "matrix_loader_inst.sram1": {
          "location": [
            100,
            300
          ],
          "orientation": "N"
        },
        "matrix_loader_inst.sram2": {
          "location": [
            300,
            100
          ],
          "orientation": "N"
        },
        "matrix_loader_inst.sram3": {
          "location": [
            300,
            300
          ],
          "orientation": "N"
        }
      }
    }
  },
  "pdk::sky130A": {
    "VDD_PIN": "vccd1",
    "GND_PIN": "vssd1",
    "DEFAULT_CORNER": "sky130_fd_sc_hd__tt_025C_1v80"
  },
  "FP_CORE_UTIL": 30,
  "PL_TARGET_DENSITY_PCT": 28.0,
  "LINTER_DEFINES": [
    "SYNTHESIS",
    "USE_POWER_PINS"
  ],
  "VERILOG_DEFINES": [
    "SYNTHESIS",
    "USE_POWER_PINS"
  ],
  "VERILOG_POWER_DEFINE": "USE_POWER_PINS"
}
