Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec  5 16:46:55 2021
| Host         : DESKTOP-CSK43KJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_bd_wrapper_control_sets_placed.rpt
| Design       : HDMI_bd_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    48 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            5 |
|      4 |            3 |
|      5 |           11 |
|      6 |            1 |
|      7 |            4 |
|      8 |            3 |
|      9 |            1 |
|     10 |            1 |
|     11 |            4 |
|     12 |            1 |
|    16+ |           12 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             300 |           99 |
| No           | No                    | Yes                    |              43 |           20 |
| No           | Yes                   | No                     |             112 |           41 |
| Yes          | No                    | No                     |              43 |           15 |
| Yes          | No                    | Yes                    |              62 |           13 |
| Yes          | Yes                   | No                     |             148 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+
|                            Clock Signal                           |                                                 Enable Signal                                                 |                                      Set/Reset Signal                                     | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pIDLY_LD_i_1_n_0              |                1 |              1 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[1]              |                1 |              1 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/in0                                                 |                1 |              2 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                               | HDMI_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                |                                                                                                               | reset_IBUF                                                                                |                1 |              2 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |              2 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/aRst_int                               |                1 |              2 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods[3]_i_2__0_n_0 | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/SS[0]           |                1 |              4 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods[3]_i_2_n_0    | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/SS[0]           |                1 |              4 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_onehot_sState_reg[3]                    |                                                                                           |                1 |              4 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pRdEn                                            | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                1 |              5 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenEn                                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst                   |                1 |              5 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenEn                                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pEyeOpenRst                   |                1 |              5 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCenterTap[5]_i_1_n_0                             |                                                                                           |                2 |              5 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pRdEn                                            | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                2 |              5 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0                          |                                                                                           |                2 |              5 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__0_n_0                          |                                                                                           |                3 |              5 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenEn                                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pEyeOpenRst                   |                2 |              5 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/pRdEn                                            | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                1 |              5 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                               | HDMI_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              5 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rDlyRstCnt[4]_i_1_n_0                                                   | HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[1]             |                1 |              5 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                               | reset_IBUF                                                                                |                2 |              6 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCtlTknRst                    |                2 |              7 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pCtlTknRst                    |                2 |              7 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCtlTknRst                    |                3 |              7 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | HDMI_bd_i/Generator_0/U0/key_int[30]                                                                          | reset_IBUF                                                                                |                1 |              7 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pMeRdy_int_reg_1[0]          |                2 |              8 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/ChannelBondX/SR[0]                        |                2 |              8 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0                         |                                                                                           |                3 |              8 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                5 |              9 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                               | HDMI_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                4 |             10 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/SR[0]                        |                5 |             11 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState[10]_i_1__1_n_0                             | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg_n_0                         |                2 |             11 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0_n_0                             | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg_n_0                         |                3 |             11 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/PhaseAlignX/pState[10]_i_1_n_0                                | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg_n_0                         |                2 |             11 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages[1]                            |                6 |             12 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                | HDMI_bd_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/E[0]                                        |                                                                                           |                4 |             16 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                               | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pAligned_reg_0                |                4 |             21 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt[0]_i_1__1_n_0                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             24 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/rTimeoutCnt[0]_i_1__0_n_0                                     | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             24 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_0                                        | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[1]     |                6 |             24 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | HDMI_bd_i/Generator_0/U0/key_int[23]                                                                          | reset_IBUF                                                                                |                6 |             24 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           | HDMI_bd_i/Generator_0/U0//i__n_0                                                                              | reset_IBUF                                                                                |                6 |             31 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                               | HDMI_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               16 |             32 |
|  HDMI_bd_i/clk_wiz_0/inst/clk_out1                                |                                                                                                               |                                                                                           |               19 |             36 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 | HDMI_bd_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pAllVld                                           |                                                                                           |                6 |             48 |
|  HDMI_bd_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/CLK           |                                                                                                               |                                                                                           |               37 |            119 |
|  HDMI_bd_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_LckdRisingFlag_reg_0 |                                                                                                               |                                                                                           |               43 |            145 |
+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+----------------+


