#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20be870 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20bea00 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20b12d0 .functor NOT 1, L_0x210d110, C4<0>, C4<0>, C4<0>;
L_0x210cef0 .functor XOR 2, L_0x210cd90, L_0x210ce50, C4<00>, C4<00>;
L_0x210d000 .functor XOR 2, L_0x210cef0, L_0x210cf60, C4<00>, C4<00>;
v0x2108760_0 .net *"_ivl_10", 1 0, L_0x210cf60;  1 drivers
v0x2108860_0 .net *"_ivl_12", 1 0, L_0x210d000;  1 drivers
v0x2108940_0 .net *"_ivl_2", 1 0, L_0x210bb20;  1 drivers
v0x2108a00_0 .net *"_ivl_4", 1 0, L_0x210cd90;  1 drivers
v0x2108ae0_0 .net *"_ivl_6", 1 0, L_0x210ce50;  1 drivers
v0x2108c10_0 .net *"_ivl_8", 1 0, L_0x210cef0;  1 drivers
v0x2108cf0_0 .net "a", 0 0, v0x21056d0_0;  1 drivers
v0x2108d90_0 .net "b", 0 0, v0x2105770_0;  1 drivers
v0x2108e30_0 .net "c", 0 0, v0x2105810_0;  1 drivers
v0x2108ed0_0 .var "clk", 0 0;
v0x2108f70_0 .net "d", 0 0, v0x2105950_0;  1 drivers
v0x2109010_0 .net "out_pos_dut", 0 0, L_0x210cc10;  1 drivers
v0x21090b0_0 .net "out_pos_ref", 0 0, L_0x210a5e0;  1 drivers
v0x2109150_0 .net "out_sop_dut", 0 0, L_0x210b540;  1 drivers
v0x21091f0_0 .net "out_sop_ref", 0 0, L_0x20dfe80;  1 drivers
v0x2109290_0 .var/2u "stats1", 223 0;
v0x2109330_0 .var/2u "strobe", 0 0;
v0x21093d0_0 .net "tb_match", 0 0, L_0x210d110;  1 drivers
v0x21094a0_0 .net "tb_mismatch", 0 0, L_0x20b12d0;  1 drivers
v0x2109540_0 .net "wavedrom_enable", 0 0, v0x2105c20_0;  1 drivers
v0x2109610_0 .net "wavedrom_title", 511 0, v0x2105cc0_0;  1 drivers
L_0x210bb20 .concat [ 1 1 0 0], L_0x210a5e0, L_0x20dfe80;
L_0x210cd90 .concat [ 1 1 0 0], L_0x210a5e0, L_0x20dfe80;
L_0x210ce50 .concat [ 1 1 0 0], L_0x210cc10, L_0x210b540;
L_0x210cf60 .concat [ 1 1 0 0], L_0x210a5e0, L_0x20dfe80;
L_0x210d110 .cmp/eeq 2, L_0x210bb20, L_0x210d000;
S_0x20beb90 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x20bea00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20b16b0 .functor AND 1, v0x2105810_0, v0x2105950_0, C4<1>, C4<1>;
L_0x20b1a90 .functor NOT 1, v0x21056d0_0, C4<0>, C4<0>, C4<0>;
L_0x20b1e70 .functor NOT 1, v0x2105770_0, C4<0>, C4<0>, C4<0>;
L_0x20b20f0 .functor AND 1, L_0x20b1a90, L_0x20b1e70, C4<1>, C4<1>;
L_0x20c9400 .functor AND 1, L_0x20b20f0, v0x2105810_0, C4<1>, C4<1>;
L_0x20dfe80 .functor OR 1, L_0x20b16b0, L_0x20c9400, C4<0>, C4<0>;
L_0x2109a60 .functor NOT 1, v0x2105770_0, C4<0>, C4<0>, C4<0>;
L_0x2109ad0 .functor OR 1, L_0x2109a60, v0x2105950_0, C4<0>, C4<0>;
L_0x2109be0 .functor AND 1, v0x2105810_0, L_0x2109ad0, C4<1>, C4<1>;
L_0x2109ca0 .functor NOT 1, v0x21056d0_0, C4<0>, C4<0>, C4<0>;
L_0x2109d70 .functor OR 1, L_0x2109ca0, v0x2105770_0, C4<0>, C4<0>;
L_0x2109de0 .functor AND 1, L_0x2109be0, L_0x2109d70, C4<1>, C4<1>;
L_0x2109f60 .functor NOT 1, v0x2105770_0, C4<0>, C4<0>, C4<0>;
L_0x2109fd0 .functor OR 1, L_0x2109f60, v0x2105950_0, C4<0>, C4<0>;
L_0x2109ef0 .functor AND 1, v0x2105810_0, L_0x2109fd0, C4<1>, C4<1>;
L_0x210a160 .functor NOT 1, v0x21056d0_0, C4<0>, C4<0>, C4<0>;
L_0x210a260 .functor OR 1, L_0x210a160, v0x2105950_0, C4<0>, C4<0>;
L_0x210a320 .functor AND 1, L_0x2109ef0, L_0x210a260, C4<1>, C4<1>;
L_0x210a4d0 .functor XNOR 1, L_0x2109de0, L_0x210a320, C4<0>, C4<0>;
v0x20b0c00_0 .net *"_ivl_0", 0 0, L_0x20b16b0;  1 drivers
v0x20b1000_0 .net *"_ivl_12", 0 0, L_0x2109a60;  1 drivers
v0x20b13e0_0 .net *"_ivl_14", 0 0, L_0x2109ad0;  1 drivers
v0x20b17c0_0 .net *"_ivl_16", 0 0, L_0x2109be0;  1 drivers
v0x20b1ba0_0 .net *"_ivl_18", 0 0, L_0x2109ca0;  1 drivers
v0x20b1f80_0 .net *"_ivl_2", 0 0, L_0x20b1a90;  1 drivers
v0x20b2200_0 .net *"_ivl_20", 0 0, L_0x2109d70;  1 drivers
v0x2103c40_0 .net *"_ivl_24", 0 0, L_0x2109f60;  1 drivers
v0x2103d20_0 .net *"_ivl_26", 0 0, L_0x2109fd0;  1 drivers
v0x2103e00_0 .net *"_ivl_28", 0 0, L_0x2109ef0;  1 drivers
v0x2103ee0_0 .net *"_ivl_30", 0 0, L_0x210a160;  1 drivers
v0x2103fc0_0 .net *"_ivl_32", 0 0, L_0x210a260;  1 drivers
v0x21040a0_0 .net *"_ivl_36", 0 0, L_0x210a4d0;  1 drivers
L_0x7f024a171018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2104160_0 .net *"_ivl_38", 0 0, L_0x7f024a171018;  1 drivers
v0x2104240_0 .net *"_ivl_4", 0 0, L_0x20b1e70;  1 drivers
v0x2104320_0 .net *"_ivl_6", 0 0, L_0x20b20f0;  1 drivers
v0x2104400_0 .net *"_ivl_8", 0 0, L_0x20c9400;  1 drivers
v0x21044e0_0 .net "a", 0 0, v0x21056d0_0;  alias, 1 drivers
v0x21045a0_0 .net "b", 0 0, v0x2105770_0;  alias, 1 drivers
v0x2104660_0 .net "c", 0 0, v0x2105810_0;  alias, 1 drivers
v0x2104720_0 .net "d", 0 0, v0x2105950_0;  alias, 1 drivers
v0x21047e0_0 .net "out_pos", 0 0, L_0x210a5e0;  alias, 1 drivers
v0x21048a0_0 .net "out_sop", 0 0, L_0x20dfe80;  alias, 1 drivers
v0x2104960_0 .net "pos0", 0 0, L_0x2109de0;  1 drivers
v0x2104a20_0 .net "pos1", 0 0, L_0x210a320;  1 drivers
L_0x210a5e0 .functor MUXZ 1, L_0x7f024a171018, L_0x2109de0, L_0x210a4d0, C4<>;
S_0x2104ba0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x20bea00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x21056d0_0 .var "a", 0 0;
v0x2105770_0 .var "b", 0 0;
v0x2105810_0 .var "c", 0 0;
v0x21058b0_0 .net "clk", 0 0, v0x2108ed0_0;  1 drivers
v0x2105950_0 .var "d", 0 0;
v0x2105a40_0 .var/2u "fail", 0 0;
v0x2105ae0_0 .var/2u "fail1", 0 0;
v0x2105b80_0 .net "tb_match", 0 0, L_0x210d110;  alias, 1 drivers
v0x2105c20_0 .var "wavedrom_enable", 0 0;
v0x2105cc0_0 .var "wavedrom_title", 511 0;
E_0x20bd1e0/0 .event negedge, v0x21058b0_0;
E_0x20bd1e0/1 .event posedge, v0x21058b0_0;
E_0x20bd1e0 .event/or E_0x20bd1e0/0, E_0x20bd1e0/1;
S_0x2104ed0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2104ba0;
 .timescale -12 -12;
v0x2105110_0 .var/2s "i", 31 0;
E_0x20bd080 .event posedge, v0x21058b0_0;
S_0x2105210 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2104ba0;
 .timescale -12 -12;
v0x2105410_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21054f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2104ba0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2105ea0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x20bea00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x210a790 .functor NOT 1, v0x21056d0_0, C4<0>, C4<0>, C4<0>;
L_0x210a820 .functor NOT 1, v0x2105770_0, C4<0>, C4<0>, C4<0>;
L_0x210a9c0 .functor AND 1, L_0x210a790, L_0x210a820, C4<1>, C4<1>;
L_0x210aad0 .functor AND 1, L_0x210a9c0, v0x2105810_0, C4<1>, C4<1>;
L_0x210acd0 .functor NOT 1, v0x2105950_0, C4<0>, C4<0>, C4<0>;
L_0x210ae50 .functor AND 1, L_0x210aad0, L_0x210acd0, C4<1>, C4<1>;
L_0x210afa0 .functor NOT 1, v0x21056d0_0, C4<0>, C4<0>, C4<0>;
L_0x210b120 .functor AND 1, L_0x210afa0, v0x2105770_0, C4<1>, C4<1>;
L_0x210b230 .functor AND 1, L_0x210b120, v0x2105810_0, C4<1>, C4<1>;
L_0x210b2f0 .functor AND 1, L_0x210b230, v0x2105950_0, C4<1>, C4<1>;
L_0x210b410 .functor OR 1, L_0x210ae50, L_0x210b2f0, C4<0>, C4<0>;
L_0x210b4d0 .functor AND 1, v0x21056d0_0, v0x2105770_0, C4<1>, C4<1>;
L_0x210b5b0 .functor AND 1, L_0x210b4d0, v0x2105810_0, C4<1>, C4<1>;
L_0x210b670 .functor AND 1, L_0x210b5b0, v0x2105950_0, C4<1>, C4<1>;
L_0x210b540 .functor OR 1, L_0x210b410, L_0x210b670, C4<0>, C4<0>;
L_0x210b8a0 .functor OR 1, v0x21056d0_0, v0x2105770_0, C4<0>, C4<0>;
L_0x210b9a0 .functor NOT 1, v0x2105810_0, C4<0>, C4<0>, C4<0>;
L_0x210ba10 .functor OR 1, L_0x210b8a0, L_0x210b9a0, C4<0>, C4<0>;
L_0x210bbc0 .functor OR 1, L_0x210ba10, v0x2105950_0, C4<0>, C4<0>;
L_0x210bc80 .functor NOT 1, v0x2105770_0, C4<0>, C4<0>, C4<0>;
L_0x210bda0 .functor OR 1, v0x21056d0_0, L_0x210bc80, C4<0>, C4<0>;
L_0x210be60 .functor NOT 1, v0x2105810_0, C4<0>, C4<0>, C4<0>;
L_0x210bf90 .functor OR 1, L_0x210bda0, L_0x210be60, C4<0>, C4<0>;
L_0x210c0a0 .functor NOT 1, v0x2105950_0, C4<0>, C4<0>, C4<0>;
L_0x210c1e0 .functor OR 1, L_0x210bf90, L_0x210c0a0, C4<0>, C4<0>;
L_0x210c2f0 .functor AND 1, L_0x210bbc0, L_0x210c1e0, C4<1>, C4<1>;
L_0x210c4e0 .functor NOT 1, v0x21056d0_0, C4<0>, C4<0>, C4<0>;
L_0x210c550 .functor NOT 1, v0x2105770_0, C4<0>, C4<0>, C4<0>;
L_0x210c6b0 .functor OR 1, L_0x210c4e0, L_0x210c550, C4<0>, C4<0>;
L_0x210c7c0 .functor OR 1, L_0x210c6b0, v0x2105810_0, C4<0>, C4<0>;
L_0x210c980 .functor NOT 1, v0x2105950_0, C4<0>, C4<0>, C4<0>;
L_0x210c9f0 .functor OR 1, L_0x210c7c0, L_0x210c980, C4<0>, C4<0>;
L_0x210cc10 .functor AND 1, L_0x210c2f0, L_0x210c9f0, C4<1>, C4<1>;
v0x2106060_0 .net *"_ivl_0", 0 0, L_0x210a790;  1 drivers
v0x2106140_0 .net *"_ivl_10", 0 0, L_0x210ae50;  1 drivers
v0x2106220_0 .net *"_ivl_12", 0 0, L_0x210afa0;  1 drivers
v0x2106310_0 .net *"_ivl_14", 0 0, L_0x210b120;  1 drivers
v0x21063f0_0 .net *"_ivl_16", 0 0, L_0x210b230;  1 drivers
v0x2106520_0 .net *"_ivl_18", 0 0, L_0x210b2f0;  1 drivers
v0x2106600_0 .net *"_ivl_2", 0 0, L_0x210a820;  1 drivers
v0x21066e0_0 .net *"_ivl_20", 0 0, L_0x210b410;  1 drivers
v0x21067c0_0 .net *"_ivl_22", 0 0, L_0x210b4d0;  1 drivers
v0x2106930_0 .net *"_ivl_24", 0 0, L_0x210b5b0;  1 drivers
v0x2106a10_0 .net *"_ivl_26", 0 0, L_0x210b670;  1 drivers
v0x2106af0_0 .net *"_ivl_30", 0 0, L_0x210b8a0;  1 drivers
v0x2106bd0_0 .net *"_ivl_32", 0 0, L_0x210b9a0;  1 drivers
v0x2106cb0_0 .net *"_ivl_34", 0 0, L_0x210ba10;  1 drivers
v0x2106d90_0 .net *"_ivl_36", 0 0, L_0x210bbc0;  1 drivers
v0x2106e70_0 .net *"_ivl_38", 0 0, L_0x210bc80;  1 drivers
v0x2106f50_0 .net *"_ivl_4", 0 0, L_0x210a9c0;  1 drivers
v0x2107140_0 .net *"_ivl_40", 0 0, L_0x210bda0;  1 drivers
v0x2107220_0 .net *"_ivl_42", 0 0, L_0x210be60;  1 drivers
v0x2107300_0 .net *"_ivl_44", 0 0, L_0x210bf90;  1 drivers
v0x21073e0_0 .net *"_ivl_46", 0 0, L_0x210c0a0;  1 drivers
v0x21074c0_0 .net *"_ivl_48", 0 0, L_0x210c1e0;  1 drivers
v0x21075a0_0 .net *"_ivl_50", 0 0, L_0x210c2f0;  1 drivers
v0x2107680_0 .net *"_ivl_52", 0 0, L_0x210c4e0;  1 drivers
v0x2107760_0 .net *"_ivl_54", 0 0, L_0x210c550;  1 drivers
v0x2107840_0 .net *"_ivl_56", 0 0, L_0x210c6b0;  1 drivers
v0x2107920_0 .net *"_ivl_58", 0 0, L_0x210c7c0;  1 drivers
v0x2107a00_0 .net *"_ivl_6", 0 0, L_0x210aad0;  1 drivers
v0x2107ae0_0 .net *"_ivl_60", 0 0, L_0x210c980;  1 drivers
v0x2107bc0_0 .net *"_ivl_62", 0 0, L_0x210c9f0;  1 drivers
v0x2107ca0_0 .net *"_ivl_8", 0 0, L_0x210acd0;  1 drivers
v0x2107d80_0 .net "a", 0 0, v0x21056d0_0;  alias, 1 drivers
v0x2107e20_0 .net "b", 0 0, v0x2105770_0;  alias, 1 drivers
v0x2108120_0 .net "c", 0 0, v0x2105810_0;  alias, 1 drivers
v0x2108210_0 .net "d", 0 0, v0x2105950_0;  alias, 1 drivers
v0x2108300_0 .net "out_pos", 0 0, L_0x210cc10;  alias, 1 drivers
v0x21083c0_0 .net "out_sop", 0 0, L_0x210b540;  alias, 1 drivers
S_0x2108540 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x20bea00;
 .timescale -12 -12;
E_0x20a69f0 .event anyedge, v0x2109330_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2109330_0;
    %nor/r;
    %assign/vec4 v0x2109330_0, 0;
    %wait E_0x20a69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2104ba0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2105a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2105ae0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2104ba0;
T_4 ;
    %wait E_0x20bd1e0;
    %load/vec4 v0x2105b80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2105a40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2104ba0;
T_5 ;
    %wait E_0x20bd080;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
    %wait E_0x20bd080;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
    %wait E_0x20bd080;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
    %wait E_0x20bd080;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
    %wait E_0x20bd080;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
    %wait E_0x20bd080;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
    %wait E_0x20bd080;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
    %wait E_0x20bd080;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
    %wait E_0x20bd080;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
    %wait E_0x20bd080;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
    %wait E_0x20bd080;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
    %wait E_0x20bd080;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
    %wait E_0x20bd080;
    %load/vec4 v0x2105a40_0;
    %store/vec4 v0x2105ae0_0, 0, 1;
    %fork t_1, S_0x2104ed0;
    %jmp t_0;
    .scope S_0x2104ed0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2105110_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2105110_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x20bd080;
    %load/vec4 v0x2105110_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2105110_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2105110_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2104ba0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20bd1e0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2105950_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2105770_0, 0;
    %assign/vec4 v0x21056d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2105a40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2105ae0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20bea00;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2108ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2109330_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x20bea00;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2108ed0_0;
    %inv;
    %store/vec4 v0x2108ed0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x20bea00;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21058b0_0, v0x21094a0_0, v0x2108cf0_0, v0x2108d90_0, v0x2108e30_0, v0x2108f70_0, v0x21091f0_0, v0x2109150_0, v0x21090b0_0, v0x2109010_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20bea00;
T_9 ;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2109290_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x20bea00;
T_10 ;
    %wait E_0x20bd1e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2109290_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2109290_0, 4, 32;
    %load/vec4 v0x21093d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2109290_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2109290_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2109290_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21091f0_0;
    %load/vec4 v0x21091f0_0;
    %load/vec4 v0x2109150_0;
    %xor;
    %load/vec4 v0x21091f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2109290_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2109290_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x21090b0_0;
    %load/vec4 v0x21090b0_0;
    %load/vec4 v0x2109010_0;
    %xor;
    %load/vec4 v0x21090b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2109290_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2109290_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2109290_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response1/top_module.sv";
