{
    "MlibObjs": {},
    "PrevCompiledModules": {},
    "NameTable": {
        "SignExtenderTest_v": [
            "SignExtenderTest_v",
            "uBsjF",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "CompileStrategy": "fullobj",
    "stat": {
        "ru_self_cgstart": {
            "ru_minflt": 13989,
            "ru_utime_sec": 0.039763,
            "ru_stime_sec": 0.013632999999999999,
            "ru_maxrss_kb": 54600,
            "ru_majflt": 0,
            "ru_nvcsw": 215,
            "ru_nivcsw": 63
        },
        "outputSizePerQuad": 397.0,
        "ru_childs_cgstart": {
            "ru_minflt": 562,
            "ru_utime_sec": 0.00048299999999999998,
            "ru_stime_sec": 0.001451,
            "ru_maxrss_kb": 15028,
            "ru_majflt": 0,
            "ru_nvcsw": 4,
            "ru_nivcsw": 2
        },
        "ru_self_end": {
            "ru_minflt": 16310,
            "ru_utime_sec": 0.049527000000000002,
            "ru_stime_sec": 0.019380000000000001,
            "ru_maxrss_kb": 62132,
            "ru_majflt": 0,
            "ru_nvcsw": 308,
            "ru_nivcsw": 74
        },
        "Frontend(%)": 80.28550083792679,
        "ru_childs_end": {
            "ru_minflt": 562,
            "ru_utime_sec": 0.00048299999999999998,
            "ru_stime_sec": 0.001451,
            "ru_maxrss_kb": 15028,
            "ru_majflt": 0,
            "ru_nvcsw": 4,
            "ru_nivcsw": 2
        },
        "nMops": 1040,
        "CodeGen(%)": 19.714499162073214,
        "nQuads": 287,
        "totalObjSize": 114061
    },
    "CompileStatus": "Successful",
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "SignExtenderTest_v",
        "SignExtenderTest_v"
    ],
    "LVLData": [
        "SIM"
    ],
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 90010
    },
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.10640.json"
    ],
    "Misc": {
        "csrc_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab07/sign_extend/csrc",
        "cwd": "/home/ugrads/j/josephmart/git/ECEN_350/Lab07/sign_extend",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/ugrads/j/josephmart/git/ECEN_350/Lab07/sign_extend/simv.daidir",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "archive_dir": "archive.0"
    }
}