Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:24:15 2022
****************************************


  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[12] (in)                                                         10.9820                     5.6821 &   7.6821 r
  la_data_in[12] (net)                                   2   0.3840 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   0.9500            0.0000 &   7.6821 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                -10.9841  10.9841   0.9500  -6.3935  -6.6259 &   1.0562 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2656   0.9500            0.0367 &   1.0929 r
  mprj/buf_i[140] (net)                                  1   0.0035 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2656   0.9500   0.0000   0.0000 &   1.0929 r
  data arrival time                                                                                                  1.0929

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7616   1.0500   0.0000   0.6194 &   6.6656 r
  clock reconvergence pessimism                                                                           0.0000     6.6656
  clock uncertainty                                                                                       0.1000     6.7656
  library hold time                                                                     1.0000            0.2699     7.0355
  data required time                                                                                                 7.0355
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0355
  data arrival time                                                                                                 -1.0929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -5.9426

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3174 
  total derate : arrival time                                                                             0.3262 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6436 

  slack (with derating applied) (VIOLATED)                                                               -5.9426 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -5.2989 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[22] (in)                                                          7.8509                     4.0573 &   6.0573 r
  la_data_in[22] (net)                                   2   0.2739 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0573 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.1112   7.8523   0.9500  -3.5041  -3.6208 &   2.4366 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2287   0.9500            0.1727 &   2.6093 r
  mprj/buf_i[150] (net)                                  1   0.0046 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0108   0.2287   0.9500  -0.0009  -0.0009 &   2.6084 r
  data arrival time                                                                                                  2.6084

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7636   1.0500   0.0000   0.7371 &   6.7833 r
  clock reconvergence pessimism                                                                           0.0000     6.7833
  clock uncertainty                                                                                       0.1000     6.8833
  library hold time                                                                     1.0000            0.2704     7.1537
  data required time                                                                                                 7.1537
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1537
  data arrival time                                                                                                 -2.6084
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.5453

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3230 
  total derate : arrival time                                                                             0.1874 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5104 

  slack (with derating applied) (VIOLATED)                                                               -4.5453 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -4.0349 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[20] (in)                                                             7.7777                     4.0201 &   6.0201 r
  la_oenb[20] (net)                                      2   0.2714 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.0201 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.0089   7.7790   0.9500  -3.4453  -3.5605 &   2.4595 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2288   0.9500            0.1768 &   2.6363 r
  mprj/buf_i[84] (net)                                   1   0.0049 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2288   0.9500   0.0000   0.0000 &   2.6364 r
  data arrival time                                                                                                  2.6364

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7648   1.0500   0.0000   0.7051 &   6.7512 r
  clock reconvergence pessimism                                                                           0.0000     6.7512
  clock uncertainty                                                                                       0.1000     6.8512
  library hold time                                                                     1.0000            0.2704     7.1216
  data required time                                                                                                 7.1216
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1216
  data arrival time                                                                                                 -2.6364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.4853

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3215 
  total derate : arrival time                                                                             0.1846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5061 

  slack (with derating applied) (VIOLATED)                                                               -4.4853 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.9792 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[11] (in)                                                             8.1743                     4.2224 &   6.2224 r
  la_oenb[11] (net)                                      2   0.2852 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.2224 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.1205   8.1759   0.9500  -3.5178  -3.6286 &   2.5938 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2273   0.9500            0.1538 &   2.7475 r
  mprj/buf_i[75] (net)                                   1   0.0031 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2273   0.9500   0.0000   0.0000 &   2.7476 r
  data arrival time                                                                                                  2.7476

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7638   1.0500   0.0000   0.6484 &   6.6945 r
  clock reconvergence pessimism                                                                           0.0000     6.6945
  clock uncertainty                                                                                       0.1000     6.7945
  library hold time                                                                     1.0000            0.2703     7.0649
  data required time                                                                                                 7.0649
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0649
  data arrival time                                                                                                 -2.7476
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3188 
  total derate : arrival time                                                                             0.1874 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5062 

  slack (with derating applied) (VIOLATED)                                                               -4.3173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.8111 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[7] (in)                                                              8.5840                     4.4336 &   6.4336 r
  la_oenb[7] (net)                                       2   0.2995 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.4336 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -6.6370   8.5858   0.9500  -3.7667  -3.8841 &   2.5495 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2345   0.9500            0.1382 &   2.6877 r
  mprj/buf_i[71] (net)                                   1   0.0036 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2345   0.9500   0.0000   0.0000 &   2.6877 r
  data arrival time                                                                                                  2.6877

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7586   1.0500   0.0000   0.5826 &   6.6288 r
  clock reconvergence pessimism                                                                           0.0000     6.6288
  clock uncertainty                                                                                       0.1000     6.7288
  library hold time                                                                     1.0000            0.2706     6.9994
  data required time                                                                                                 6.9994
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9994
  data arrival time                                                                                                 -2.6877
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.3117

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3157 
  total derate : arrival time                                                                             0.1993 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5150 

  slack (with derating applied) (VIOLATED)                                                               -4.3117 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.7967 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[4] (in)                                                              9.3424                     4.8218 &   6.8218 r
  la_oenb[4] (net)                                       2   0.3259 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.8218 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -7.0872   9.3447   0.9500  -3.9707  -4.0856 &   2.7362 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2492   0.9500            0.1108 &   2.8470 r
  mprj/buf_i[68] (net)                                   1   0.0049 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0148   0.2492   0.9500  -0.0016  -0.0017 &   2.8453 r
  data arrival time                                                                                                  2.8453

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7546   1.0500   0.0000   0.5547 &   6.6008 r
  clock reconvergence pessimism                                                                           0.0000     6.6008
  clock uncertainty                                                                                       0.1000     6.7008
  library hold time                                                                     1.0000            0.2704     6.9713
  data required time                                                                                                 6.9713
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9713
  data arrival time                                                                                                 -2.8453
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1259

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3143 
  total derate : arrival time                                                                             0.2088 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5232 

  slack (with derating applied) (VIOLATED)                                                               -4.1259 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6028 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[21] (in)                                                             7.6246                     3.9389 &   5.9389 r
  la_oenb[21] (net)                                      2   0.2659 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.9389 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.1351   7.6260   0.9500  -2.9983  -3.0907 &   2.8482 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2260   0.9500            0.1825 &   3.0307 r
  mprj/buf_i[85] (net)                                   1   0.0047 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0103   0.2260   0.9500  -0.0009  -0.0009 &   3.0298 r
  data arrival time                                                                                                  3.0298

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7636   1.0500   0.0000   0.7372 &   6.7834 r
  clock reconvergence pessimism                                                                           0.0000     6.7834
  clock uncertainty                                                                                       0.1000     6.8834
  library hold time                                                                     1.0000            0.2703     7.1537
  data required time                                                                                                 7.1537
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1537
  data arrival time                                                                                                 -3.0298
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.1238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3230 
  total derate : arrival time                                                                             0.1626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4856 

  slack (with derating applied) (VIOLATED)                                                               -4.1238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6382 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[21] (in)                                                          7.5823                     3.9208 &   5.9208 r
  la_data_in[21] (net)                                   2   0.2646 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.9208 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.0700   7.5835   0.9500  -2.9673  -3.0617 &   2.8591 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2297   0.9500            0.1882 &   3.0473 r
  mprj/buf_i[149] (net)                                  1   0.0059 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2297   0.9500   0.0000   0.0000 &   3.0474 r
  data arrival time                                                                                                  3.0474

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7643   1.0500   0.0000   0.7163 &   6.7625 r
  clock reconvergence pessimism                                                                           0.0000     6.7625
  clock uncertainty                                                                                       0.1000     6.8625
  library hold time                                                                     1.0000            0.2704     7.1329
  data required time                                                                                                 7.1329
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1329
  data arrival time                                                                                                 -3.0474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0855

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3220 
  total derate : arrival time                                                                             0.1611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4831 

  slack (with derating applied) (VIOLATED)                                                               -4.0855 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.6024 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[0] (in)                                                          10.0936                     5.2108 &   7.2108 r
  la_data_in[0] (net)                                    2   0.3523 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   0.9500            0.0000 &   7.2108 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -7.8464  10.0963   0.9500  -4.3566  -4.4803 &   2.7305 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2631   0.9500            0.0831 &   2.8136 r
  mprj/buf_i[128] (net)                                  1   0.0060 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2631   0.9500   0.0000   0.0000 &   2.8136 r
  data arrival time                                                                                                  2.8136

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7420   1.0500   0.0000   0.4398 &   6.4859 r
  clock reconvergence pessimism                                                                           0.0000     6.4859
  clock uncertainty                                                                                       0.1000     6.5859
  library hold time                                                                     1.0000            0.2700     6.8560
  data required time                                                                                                 6.8560
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8560
  data arrival time                                                                                                 -2.8136
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -4.0423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3089 
  total derate : arrival time                                                                             0.2272 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5360 

  slack (with derating applied) (VIOLATED)                                                               -4.0423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5063 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[25] (in)                                                             7.8595                     4.0596 &   6.0596 r
  la_oenb[25] (net)                                      2   0.2741 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.0596 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.0964   7.8610   0.9500  -2.9638  -3.0503 &   3.0094 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2703   0.9500            0.2109 &   3.2202 r
  mprj/buf_i[89] (net)                                   2   0.0167 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0714   0.2703   0.9500  -0.0336  -0.0351 &   3.1852 r
  data arrival time                                                                                                  3.1852

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7589   1.0500   0.0000   0.7653 &   6.8114 r
  clock reconvergence pessimism                                                                           0.0000     6.8114
  clock uncertainty                                                                                       0.1000     6.9114
  library hold time                                                                     1.0000            0.2698     7.1812
  data required time                                                                                                 7.1812
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1812
  data arrival time                                                                                                 -3.1852
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3244 
  total derate : arrival time                                                                             0.1642 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4886 

  slack (with derating applied) (VIOLATED)                                                               -3.9960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.5074 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[26] (in)                                                          8.2770                     4.2782 &   6.2782 r
  la_data_in[26] (net)                                   2   0.2889 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2782 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.4390   8.2785   0.9500  -3.1247  -3.2161 &   3.0621 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2842   0.9500            0.2009 &   3.2630 r
  mprj/buf_i[154] (net)                                  2   0.0195 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1450   0.2842   0.9500  -0.0649  -0.0680 &   3.1950 r
  data arrival time                                                                                                  3.1950

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7577   1.0500   0.0000   0.7685 &   6.8146 r
  clock reconvergence pessimism                                                                           0.0000     6.8146
  clock uncertainty                                                                                       0.1000     6.9146
  library hold time                                                                     1.0000            0.2693     7.1840
  data required time                                                                                                 7.1840
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1840
  data arrival time                                                                                                 -3.1950
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9889

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3245 
  total derate : arrival time                                                                             0.1735 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4980 

  slack (with derating applied) (VIOLATED)                                                               -3.9889 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4910 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[18] (in)                                                             5.4169                     2.7900 &   4.7900 r
  la_oenb[18] (net)                                      2   0.1881 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.7900 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.1929   5.4180   0.9500  -1.8623  -1.9141 &   2.8758 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1978   0.9500            0.2760 &   3.1519 r
  mprj/buf_i[82] (net)                                   1   0.0049 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1978   0.9500   0.0000   0.0000 &   3.1519 r
  data arrival time                                                                                                  3.1519

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7648   1.0500   0.0000   0.6631 &   6.7093 r
  clock reconvergence pessimism                                                                           0.0000     6.7093
  clock uncertainty                                                                                       0.1000     6.8093
  library hold time                                                                     1.0000            0.2691     7.0784
  data required time                                                                                                 7.0784
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0784
  data arrival time                                                                                                 -3.1519
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9265

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3195 
  total derate : arrival time                                                                             0.1098 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4293 

  slack (with derating applied) (VIOLATED)                                                               -3.9265 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4972 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[8] (in)                                                           8.4631                     4.3721 &   6.3721 r
  la_data_in[8] (net)                                    2   0.2953 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.3721 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.7486   8.4648   0.9500  -3.3297  -3.4267 &   2.9453 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2368   0.9500            0.1470 &   3.0924 r
  mprj/buf_i[136] (net)                                  1   0.0047 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2368   0.9500   0.0000   0.0000 &   3.0924 r
  data arrival time                                                                                                  3.0924

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7600   1.0500   0.0000   0.5994 &   6.6456 r
  clock reconvergence pessimism                                                                           0.0000     6.6456
  clock uncertainty                                                                                       0.1000     6.7456
  library hold time                                                                     1.0000            0.2707     7.0163
  data required time                                                                                                 7.0163
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0163
  data arrival time                                                                                                 -3.0924
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.9239

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3165 
  total derate : arrival time                                                                             0.1779 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4943 

  slack (with derating applied) (VIOLATED)                                                               -3.9239 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4296 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[17] (in)                                                          7.6013                     3.9270 &   5.9270 r
  la_data_in[17] (net)                                   2   0.2651 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.9270 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.6075   7.6026   0.9500  -2.8410  -2.9256 &   3.0015 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2240   0.9500            0.1819 &   3.1834 r
  mprj/buf_i[145] (net)                                  1   0.0042 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2240   0.9500   0.0000   0.0000 &   3.1834 r
  data arrival time                                                                                                  3.1834

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7642   1.0500   0.0000   0.6543 &   6.7004 r
  clock reconvergence pessimism                                                                           0.0000     6.7004
  clock uncertainty                                                                                       0.1000     6.8004
  library hold time                                                                     1.0000            0.2702     7.0706
  data required time                                                                                                 7.0706
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0706
  data arrival time                                                                                                 -3.1834
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3191 
  total derate : arrival time                                                                             0.1546 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4737 

  slack (with derating applied) (VIOLATED)                                                               -3.8872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.4135 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[22] (in)                                                             8.3066                     4.2866 &   6.2866 r
  la_oenb[22] (net)                                      2   0.2896 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.2866 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.1986   8.3085   0.9500  -3.0064  -3.0855 &   3.2011 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2325   0.9500            0.1514 &   3.3525 r
  mprj/buf_i[86] (net)                                   1   0.0040 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2325   0.9500   0.0000   0.0000 &   3.3525 r
  data arrival time                                                                                                  3.3525

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7637   1.0500   0.0000   0.7383 &   6.7844 r
  clock reconvergence pessimism                                                                           0.0000     6.7844
  clock uncertainty                                                                                       0.1000     6.8844
  library hold time                                                                     1.0000            0.2705     7.1550
  data required time                                                                                                 7.1550
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1550
  data arrival time                                                                                                 -3.3525
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3231 
  total derate : arrival time                                                                             0.1620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4851 

  slack (with derating applied) (VIOLATED)                                                               -3.8025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3174 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[16] (in)                                                          8.0293                     4.1471 &   6.1471 r
  la_data_in[16] (net)                                   2   0.2801 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.1471 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.6904   8.0309   0.9500  -2.8926  -2.9727 &   3.1744 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2326   0.9500            0.1667 &   3.3411 r
  mprj/buf_i[144] (net)                                  1   0.0051 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0328   0.2326   0.9500  -0.0117  -0.0123 &   3.3289 r
  data arrival time                                                                                                  3.3289

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7645   1.0500   0.0000   0.7124 &   6.7585 r
  clock reconvergence pessimism                                                                           0.0000     6.7585
  clock uncertainty                                                                                       0.1000     6.8585
  library hold time                                                                     1.0000            0.2705     7.1291
  data required time                                                                                                 7.1291
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1291
  data arrival time                                                                                                 -3.3289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.8002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3218 
  total derate : arrival time                                                                             0.1574 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4792 

  slack (with derating applied) (VIOLATED)                                                               -3.8002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3210 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[37] (in)                                                             8.1447                     4.1952 &   6.1952 r
  la_oenb[37] (net)                                      2   0.2836 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.1952 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.2832   8.1471   0.9500  -2.9511  -3.0212 &   3.1740 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2524   0.9500            0.1790 &   3.3530 r
  mprj/buf_i[101] (net)                                  2   0.0102 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2524   0.9500   0.0000   0.0001 &   3.3531 r
  data arrival time                                                                                                  3.3531

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7623   1.0500   0.0000   0.7342 &   6.7803 r
  clock reconvergence pessimism                                                                           0.0000     6.7803
  clock uncertainty                                                                                       0.1000     6.8803
  library hold time                                                                     1.0000            0.2703     7.1506
  data required time                                                                                                 7.1506
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1506
  data arrival time                                                                                                 -3.3531
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7975

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3229 
  total derate : arrival time                                                                             0.1611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4839 

  slack (with derating applied) (VIOLATED)                                                               -3.7975 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3135 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[15] (in)                                                          7.9461                     4.1035 &   6.1035 r
  la_data_in[15] (net)                                   2   0.2771 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.1035 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.7994   7.9476   0.9500  -2.8946  -2.9755 &   3.1280 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2330   0.9500            0.1716 &   3.2996 r
  mprj/buf_i[143] (net)                                  1   0.0055 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2330   0.9500   0.0000   0.0000 &   3.2996 r
  data arrival time                                                                                                  3.2996

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7645   1.0500   0.0000   0.6635 &   6.7097 r
  clock reconvergence pessimism                                                                           0.0000     6.7097
  clock uncertainty                                                                                       0.1000     6.8097
  library hold time                                                                     1.0000            0.2706     7.0802
  data required time                                                                                                 7.0802
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0802
  data arrival time                                                                                                 -3.2996
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3195 
  total derate : arrival time                                                                             0.1571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4766 

  slack (with derating applied) (VIOLATED)                                                               -3.7806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.3040 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[7] (in)                                                            9.1582                     4.6955 &   6.6955 r
  wbs_dat_i[7] (net)                                     2   0.3182 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.6955 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -7.9699   9.1633   0.9500  -4.0953  -4.1839 &   2.5116 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2859   0.9500            0.1557 &   2.6673 r
  mprj/buf_i[7] (net)                                    2   0.0159 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0245   0.2859   0.9500  -0.0050  -0.0050 &   2.6622 r
  data arrival time                                                                                                  2.6622

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6738   1.0500   0.0000   0.0192 &   6.0654 r
  clock reconvergence pessimism                                                                           0.0000     6.0654
  clock uncertainty                                                                                       0.1000     6.1654
  library hold time                                                                     1.0000            0.2696     6.4349
  data required time                                                                                                 6.4349
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.4349
  data arrival time                                                                                                 -2.6622
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7727

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2888 
  total derate : arrival time                                                                             0.2193 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5082 

  slack (with derating applied) (VIOLATED)                                                               -3.7727 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2646 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[16] (in)                                                             7.5614                     3.9043 &   5.9043 r
  la_oenb[16] (net)                                      2   0.2636 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.9043 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.3460   7.5628   0.9500  -2.6904  -2.7660 &   3.1382 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2238   0.9500            0.1838 &   3.3221 r
  mprj/buf_i[80] (net)                                   1   0.0043 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2238   0.9500   0.0000   0.0000 &   3.3221 r
  data arrival time                                                                                                  3.3221

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7646   1.0500   0.0000   0.6629 &   6.7091 r
  clock reconvergence pessimism                                                                           0.0000     6.7091
  clock uncertainty                                                                                       0.1000     6.8091
  library hold time                                                                     1.0000            0.2702     7.0793
  data required time                                                                                                 7.0793
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0793
  data arrival time                                                                                                 -3.3221
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7572

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3195 
  total derate : arrival time                                                                             0.1473 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4668 

  slack (with derating applied) (VIOLATED)                                                               -3.7572 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2904 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[23] (in)                                                             7.6969                     3.9716 &   5.9716 r
  la_oenb[23] (net)                                      2   0.2682 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.9716 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.5824   7.6986   0.9500  -2.6592  -2.7284 &   3.2432 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2363   0.9500            0.1882 &   3.4314 r
  mprj/buf_i[87] (net)                                   1   0.0073 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0423   0.2363   0.9500  -0.0189  -0.0198 &   3.4116 r
  data arrival time                                                                                                  3.4116

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7630   1.0500   0.0000   0.7465 &   6.7926 r
  clock reconvergence pessimism                                                                           0.0000     6.7926
  clock uncertainty                                                                                       0.1000     6.8926
  library hold time                                                                     1.0000            0.2707     7.1633
  data required time                                                                                                 7.1633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1633
  data arrival time                                                                                                 -3.4116
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7517

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3235 
  total derate : arrival time                                                                             0.1472 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4706 

  slack (with derating applied) (VIOLATED)                                                               -3.7517 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2811 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[13] (in)                                                          8.1572                     4.2153 &   6.2153 r
  la_data_in[13] (net)                                   2   0.2846 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.2153 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.8117   8.1587   0.9500  -2.9515  -3.0350 &   3.1803 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2275   0.9500            0.1549 &   3.3351 r
  mprj/buf_i[141] (net)                                  1   0.0032 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2275   0.9500   0.0000   0.0000 &   3.3352 r
  data arrival time                                                                                                  3.3352

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7645   1.0500   0.0000   0.6637 &   6.7098 r
  clock reconvergence pessimism                                                                           0.0000     6.7098
  clock uncertainty                                                                                       0.1000     6.8098
  library hold time                                                                     1.0000            0.2703     7.0802
  data required time                                                                                                 7.0802
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0802
  data arrival time                                                                                                 -3.3352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7450

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3195 
  total derate : arrival time                                                                             0.1591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4786 

  slack (with derating applied) (VIOLATED)                                                               -3.7450 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2664 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[26] (in)                                                             7.8162                     4.0344 &   6.0344 r
  la_oenb[26] (net)                                      2   0.2725 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.0344 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.5961   7.8179   0.9500  -2.6908  -2.7612 &   3.2732 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2762   0.9500            0.2182 &   3.4914 r
  mprj/buf_i[90] (net)                                   2   0.0190 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0778   0.2762   0.9500  -0.0372  -0.0389 &   3.4526 r
  data arrival time                                                                                                  3.4526

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7562   1.0500   0.0000   0.7722 &   6.8183 r
  clock reconvergence pessimism                                                                           0.0000     6.8183
  clock uncertainty                                                                                       0.1000     6.9183
  library hold time                                                                     1.0000            0.2696     7.1879
  data required time                                                                                                 7.1879
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1879
  data arrival time                                                                                                 -3.4526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7353

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3247 
  total derate : arrival time                                                                             0.1513 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4760 

  slack (with derating applied) (VIOLATED)                                                               -3.7353 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2594 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[15] (in)                                                             7.6717                     3.9592 &   5.9592 r
  la_oenb[15] (net)                                      2   0.2674 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.9592 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.3494   7.6733   0.9500  -2.6799  -2.7514 &   3.2078 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2440   0.9500            0.1968 &   3.4046 r
  mprj/buf_i[79] (net)                                   1   0.0096 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0582   0.2440   0.9500  -0.0287  -0.0301 &   3.3745 r
  data arrival time                                                                                                  3.3745

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7645   1.0500   0.0000   0.6636 &   6.7098 r
  clock reconvergence pessimism                                                                           0.0000     6.7098
  clock uncertainty                                                                                       0.1000     6.8098
  library hold time                                                                     1.0000            0.2705     7.0803
  data required time                                                                                                 7.0803
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0803
  data arrival time                                                                                                 -3.3745
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.7058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3195 
  total derate : arrival time                                                                             0.1491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4686 

  slack (with derating applied) (VIOLATED)                                                               -3.7058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2372 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[12] (in)                                                             7.8135                     4.0340 &   6.0340 r
  la_oenb[12] (net)                                      2   0.2724 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.0340 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.3448   7.8150   0.9500  -2.7376  -2.8117 &   3.2223 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2296   0.9500            0.1755 &   3.3978 r
  mprj/buf_i[76] (net)                                   1   0.0050 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2296   0.9500   0.0000   0.0001 &   3.3979 r
  data arrival time                                                                                                  3.3979

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7629   1.0500   0.0000   0.6360 &   6.6822 r
  clock reconvergence pessimism                                                                           0.0000     6.6822
  clock uncertainty                                                                                       0.1000     6.7822
  library hold time                                                                     1.0000            0.2704     7.0526
  data required time                                                                                                 7.0526
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0526
  data arrival time                                                                                                 -3.3979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6548

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3182 
  total derate : arrival time                                                                             0.1494 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4676 

  slack (with derating applied) (VIOLATED)                                                               -3.6548 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1872 



  Startpoint: io_in[19] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[211]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[19] (in)                                                               1.6102                     0.8683 &   2.8683 f
  io_in[19] (net)                                        2   0.0945 
  mprj/io_in[19] (user_proj_example)                                           0.0000   0.9500            0.0000 &   2.8683 f
  mprj/io_in[19] (net) 
  mprj/i_BUF[211]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0534   1.6105   0.9500  -0.0044   0.0078 &   2.8761 f
  mprj/i_BUF[211]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1838   0.9500            0.6709 &   3.5470 f
  mprj/buf_i[211] (net)                                  2   0.0256 
  mprj/i_FF[211]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1839   0.9500   0.0000   0.0004 &   3.5474 f
  data arrival time                                                                                                  3.5474

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[211]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7365   1.0500   0.0000   0.5861 &   6.6323 r
  clock reconvergence pessimism                                                                           0.0000     6.6323
  clock uncertainty                                                                                       0.1000     6.7323
  library hold time                                                                     1.0000            0.4442     7.1765
  data required time                                                                                                 7.1765
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1765
  data arrival time                                                                                                 -3.5474
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.6291

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3158 
  total derate : arrival time                                                                             0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3520 

  slack (with derating applied) (VIOLATED)                                                               -3.6291 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.2771 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[36] (in)                                                             8.3807                     4.3211 &   6.3211 r
  la_oenb[36] (net)                                      2   0.2921 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.3211 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.8998   8.3829   0.9500  -2.8481  -2.9136 &   3.4075 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2327   0.9500            0.1476 &   3.5551 r
  mprj/buf_i[100] (net)                                  1   0.0038 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2327   0.9500   0.0000   0.0000 &   3.5551 r
  data arrival time                                                                                                  3.5551

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7622   1.0500   0.0000   0.7349 &   6.7811 r
  clock reconvergence pessimism                                                                           0.0000     6.7811
  clock uncertainty                                                                                       0.1000     6.8811
  library hold time                                                                     1.0000            0.2706     7.1516
  data required time                                                                                                 7.1516
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1516
  data arrival time                                                                                                 -3.5551
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5965

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3229 
  total derate : arrival time                                                                             0.1542 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4771 

  slack (with derating applied) (VIOLATED)                                                               -3.5965 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1194 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[14] (in)                                                             7.7121                     3.9766 &   5.9766 r
  la_oenb[14] (net)                                      2   0.2687 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   0.9500            0.0000 &   5.9766 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.2326   7.7140   0.9500  -2.6120  -2.6763 &   3.3003 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2355   0.9500            0.1866 &   3.4869 r
  mprj/buf_i[78] (net)                                   1   0.0071 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2355   0.9500   0.0000   0.0001 &   3.4870 r
  data arrival time                                                                                                  3.4870

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7646   1.0500   0.0000   0.6629 &   6.7091 r
  clock reconvergence pessimism                                                                           0.0000     6.7091
  clock uncertainty                                                                                       0.1000     6.8091
  library hold time                                                                     1.0000            0.2707     7.0798
  data required time                                                                                                 7.0798
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0798
  data arrival time                                                                                                 -3.4870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5928

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3195 
  total derate : arrival time                                                                             0.1439 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4634 

  slack (with derating applied) (VIOLATED)                                                               -3.5928 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1294 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[41] (in)                                                             8.1883                     4.2205 &   6.2205 r
  la_oenb[41] (net)                                      2   0.2853 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.2205 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.7906   8.1904   0.9500  -2.7343  -2.7957 &   3.4249 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2626   0.9500            0.1863 &   3.6112 r
  mprj/buf_i[105] (net)                                  2   0.0129 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0438   0.2626   0.9500  -0.0208  -0.0217 &   3.5895 r
  data arrival time                                                                                                  3.5895

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7610   1.0500   0.0000   0.7588 &   6.8050 r
  clock reconvergence pessimism                                                                           0.0000     6.8050
  clock uncertainty                                                                                       0.1000     6.9050
  library hold time                                                                     1.0000            0.2700     7.1750
  data required time                                                                                                 7.1750
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1750
  data arrival time                                                                                                 -3.5895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5855

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3240 
  total derate : arrival time                                                                             0.1515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4756 

  slack (with derating applied) (VIOLATED)                                                               -3.5855 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.1099 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[13] (in)                                                             7.9015                     4.0809 &   6.0809 r
  la_oenb[13] (net)                                      2   0.2756 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.0809 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.5310   7.9030   0.9500  -2.6647  -2.7352 &   3.3456 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2532   0.9500            0.1930 &   3.5386 r
  mprj/buf_i[77] (net)                                   2   0.0113 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2532   0.9500   0.0000   0.0001 &   3.5388 r
  data arrival time                                                                                                  3.5388

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7645   1.0500   0.0000   0.6638 &   6.7100 r
  clock reconvergence pessimism                                                                           0.0000     6.7100
  clock uncertainty                                                                                       0.1000     6.8100
  library hold time                                                                     1.0000            0.2703     7.0803
  data required time                                                                                                 7.0803
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0803
  data arrival time                                                                                                 -3.5388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5415

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3195 
  total derate : arrival time                                                                             0.1467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4662 

  slack (with derating applied) (VIOLATED)                                                               -3.5415 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0753 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[0] (in)                                                              9.1728                     4.7353 &   6.7353 r
  la_oenb[0] (net)                                       2   0.3200 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   0.9500            0.0000 &   6.7353 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -5.6933   9.1750   0.9500  -3.3038  -3.3860 &   3.3493 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2430   0.9500            0.1141 &   3.4634 r
  mprj/buf_i[64] (net)                                   1   0.0038 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2430   0.9500   0.0000   0.0000 &   3.4634 r
  data arrival time                                                                                                  3.4634

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7543   1.0500   0.0000   0.5559 &   6.6021 r
  clock reconvergence pessimism                                                                           0.0000     6.6021
  clock uncertainty                                                                                       0.1000     6.7021
  library hold time                                                                     1.0000            0.2706     6.9727
  data required time                                                                                                 6.9727
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9727
  data arrival time                                                                                                 -3.4634
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3144 
  total derate : arrival time                                                                             0.1756 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4900 

  slack (with derating applied) (VIOLATED)                                                               -3.5092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0193 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[10] (in)                                                               9.9234                     5.1320 &   7.1320 r
  io_in[10] (net)                                        2   0.3467 
  mprj/io_in[10] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.1320 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -6.3774   9.9254   0.9500  -3.7594  -3.8669 &   3.2651 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3275   0.9500            0.1535 &   3.4185 r
  mprj/buf_i[202] (net)                                  2   0.0270 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3275   0.9500   0.0000   0.0005 &   3.4190 r
  data arrival time                                                                                                  3.4190

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7461   1.0500   0.0000   0.5091 &   6.5553 r
  clock reconvergence pessimism                                                                           0.0000     6.5553
  clock uncertainty                                                                                       0.1000     6.6553
  library hold time                                                                     1.0000            0.2681     6.9233
  data required time                                                                                                 6.9233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9233
  data arrival time                                                                                                 -3.4190
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.5043

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3122 
  total derate : arrival time                                                                             0.2003 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5125 

  slack (with derating applied) (VIOLATED)                                                               -3.5043 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9918 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[22] (in)                                                               7.8551                     4.0657 &   6.0657 r
  io_in[22] (net)                                        2   0.2743 
  mprj/io_in[22] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.0657 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.6623   7.8561   0.9500  -2.6957  -2.7768 &   3.2890 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3104   0.9500            0.2456 &   3.5345 r
  mprj/buf_i[214] (net)                                  2   0.0307 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0188   0.3104   0.9500  -0.0015  -0.0011 &   3.5334 r
  data arrival time                                                                                                  3.5334

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7266   1.0500   0.0000   0.6128 &   6.6590 r
  clock reconvergence pessimism                                                                           0.0000     6.6590
  clock uncertainty                                                                                       0.1000     6.7590
  library hold time                                                                     1.0000            0.2686     7.0276
  data required time                                                                                                 7.0276
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0276
  data arrival time                                                                                                 -3.5334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4942

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3171 
  total derate : arrival time                                                                             0.1506 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4677 

  slack (with derating applied) (VIOLATED)                                                               -3.4942 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0265 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[35] (in)                                                             8.2409                     4.2500 &   6.2500 r
  la_oenb[35] (net)                                      2   0.2872 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.2500 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.5331   8.2429   0.9500  -2.6449  -2.7037 &   3.5463 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2393   0.9500            0.1614 &   3.7078 r
  mprj/buf_i[99] (net)                                   1   0.0062 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0379   0.2393   0.9500  -0.0175  -0.0183 &   3.6895 r
  data arrival time                                                                                                  3.6895

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7637   1.0500   0.0000   0.7342 &   6.7804 r
  clock reconvergence pessimism                                                                           0.0000     6.7804
  clock uncertainty                                                                                       0.1000     6.8804
  library hold time                                                                     1.0000            0.2707     7.1510
  data required time                                                                                                 7.1510
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1510
  data arrival time                                                                                                 -3.6895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4616

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3229 
  total derate : arrival time                                                                             0.1455 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4684 

  slack (with derating applied) (VIOLATED)                                                               -3.4616 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9932 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[10] (in)                                                          6.6242                     3.4212 &   5.4212 r
  la_data_in[10] (net)                                   2   0.2308 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.4212 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.6119   6.6252   0.9500  -2.0382  -2.0903 &   3.3309 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2151   0.9500            0.2266 &   3.5575 r
  mprj/buf_i[138] (net)                                  1   0.0053 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2151   0.9500   0.0000   0.0001 &   3.5576 r
  data arrival time                                                                                                  3.5576

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7573   1.0500   0.0000   0.5688 &   6.6150 r
  clock reconvergence pessimism                                                                           0.0000     6.6150
  clock uncertainty                                                                                       0.1000     6.7150
  library hold time                                                                     1.0000            0.2699     6.9848
  data required time                                                                                                 6.9848
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9848
  data arrival time                                                                                                 -3.5576
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3150 
  total derate : arrival time                                                                             0.1165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4315 

  slack (with derating applied) (VIOLATED)                                                               -3.4273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9958 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[25] (in)                                                          7.5899                     3.9182 &   5.9182 r
  la_data_in[25] (net)                                   2   0.2646 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.9182 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.8420   7.5914   0.9500  -2.2942  -2.3488 &   3.5694 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2651   0.9500            0.2207 &   3.7900 r
  mprj/buf_i[153] (net)                                  2   0.0162 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0617   0.2651   0.9500  -0.0285  -0.0297 &   3.7603 r
  data arrival time                                                                                                  3.7603

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   1.0500   0.0000   0.7563 &   6.8025 r
  clock reconvergence pessimism                                                                           0.0000     6.8025
  clock uncertainty                                                                                       0.1000     6.9025
  library hold time                                                                     1.0000            0.2699     7.1724
  data required time                                                                                                 7.1724
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1724
  data arrival time                                                                                                 -3.7603
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4121

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3239 
  total derate : arrival time                                                                             0.1309 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4549 

  slack (with derating applied) (VIOLATED)                                                               -3.4121 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9572 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[19] (in)                                                          2.9164                     1.5821 &   3.5821 f
  la_data_in[19] (net)                                   2   0.1726 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5821 f
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9972   2.9182   0.9500  -0.5959  -0.5854 &   2.9967 f
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1761   0.9500            0.8640 &   3.8607 f
  mprj/buf_i[147] (net)                                  1   0.0051 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1761   0.9500   0.0000   0.0000 &   3.8608 f
  data arrival time                                                                                                  3.8608

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7654   1.0500   0.0000   0.6718 &   6.7180 r
  clock reconvergence pessimism                                                                           0.0000     6.7180
  clock uncertainty                                                                                       0.1000     6.8180
  library hold time                                                                     1.0000            0.4454     7.2633
  data required time                                                                                                 7.2633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2633
  data arrival time                                                                                                 -3.8608
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.4025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3199 
  total derate : arrival time                                                                             0.0774 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3973 

  slack (with derating applied) (VIOLATED)                                                               -3.4025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0053 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[20] (in)                                                          2.8778                     1.5612 &   3.5612 f
  la_data_in[20] (net)                                   2   0.1703 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.5612 f
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8899   2.8796   0.9500  -0.5437  -0.5314 &   3.0298 f
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1742   0.9500            0.8567 &   3.8864 f
  mprj/buf_i[148] (net)                                  1   0.0047 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1742   0.9500   0.0000   0.0000 &   3.8865 f
  data arrival time                                                                                                  3.8865

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7653   1.0500   0.0000   0.6935 &   6.7397 r
  clock reconvergence pessimism                                                                           0.0000     6.7397
  clock uncertainty                                                                                       0.1000     6.8397
  library hold time                                                                     1.0000            0.4457     7.2853
  data required time                                                                                                 7.2853
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2853
  data arrival time                                                                                                 -3.8865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3209 
  total derate : arrival time                                                                             0.0744 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3953 

  slack (with derating applied) (VIOLATED)                                                               -3.3989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -3.0036 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[23] (in)                                                          7.5957                     3.9244 &   5.9244 r
  la_data_in[23] (net)                                   2   0.2649 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.9244 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.8102   7.5970   0.9500  -2.2651  -2.3210 &   3.6034 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2267   0.9500            0.1847 &   3.7881 r
  mprj/buf_i[151] (net)                                  1   0.0050 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2267   0.9500   0.0000   0.0001 &   3.7882 r
  data arrival time                                                                                                  3.7882

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7637   1.0500   0.0000   0.7396 &   6.7858 r
  clock reconvergence pessimism                                                                           0.0000     6.7858
  clock uncertainty                                                                                       0.1000     6.8858
  library hold time                                                                     1.0000            0.2703     7.1561
  data required time                                                                                                 7.1561
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1561
  data arrival time                                                                                                 -3.7882
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3679

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3231 
  total derate : arrival time                                                                             0.1260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4491 

  slack (with derating applied) (VIOLATED)                                                               -3.3679 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9188 



  Startpoint: io_in[20] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[212]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[20] (in)                                                               1.9681                     1.0633 &   3.0633 f
  io_in[20] (net)                                        2   0.1159 
  mprj/io_in[20] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.0633 f
  mprj/io_in[20] (net) 
  mprj/i_BUF[212]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   1.9687   0.9500   0.0000   0.0202 &   3.0836 f
  mprj/i_BUF[212]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1936   0.9500            0.7399 &   3.8235 f
  mprj/buf_i[212] (net)                                  2   0.0251 
  mprj/i_FF[212]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1936   0.9500   0.0000   0.0004 &   3.8239 f
  data arrival time                                                                                                  3.8239

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[212]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7366   1.0500   0.0000   0.5859 &   6.6320 r
  clock reconvergence pessimism                                                                           0.0000     6.6320
  clock uncertainty                                                                                       0.1000     6.7320
  library hold time                                                                     1.0000            0.4428     7.1748
  data required time                                                                                                 7.1748
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1748
  data arrival time                                                                                                 -3.8239
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3158 
  total derate : arrival time                                                                             0.0400 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3558 

  slack (with derating applied) (VIOLATED)                                                               -3.3509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9950 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[24] (in)                                                          7.8914                     4.0767 &   6.0767 r
  la_data_in[24] (net)                                   2   0.2753 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0767 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.9661   7.8929   0.9500  -2.3306  -2.3856 &   3.6911 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2573   0.9500            0.1974 &   3.8885 r
  mprj/buf_i[152] (net)                                  2   0.0125 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0924   0.2573   0.9500  -0.0421  -0.0441 &   3.8445 r
  data arrival time                                                                                                  3.8445

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7629   1.0500   0.0000   0.7476 &   6.7938 r
  clock reconvergence pessimism                                                                           0.0000     6.7938
  clock uncertainty                                                                                       0.1000     6.8938
  library hold time                                                                     1.0000            0.2701     7.1639
  data required time                                                                                                 7.1639
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1639
  data arrival time                                                                                                 -3.8445
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3195

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3235 
  total derate : arrival time                                                                             0.1323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4558 

  slack (with derating applied) (VIOLATED)                                                               -3.3195 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8637 



  Startpoint: io_in[18] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[210]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[18] (in)                                                               2.1229                     1.1518 &   3.1518 f
  io_in[18] (net)                                        2   0.1254 
  mprj/io_in[18] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.1518 f
  mprj/io_in[18] (net) 
  mprj/i_BUF[210]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1368   2.1234   0.9500  -0.0791  -0.0636 &   3.0883 f
  mprj/i_BUF[210]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2015   0.9500            0.7715 &   3.8598 f
  mprj/buf_i[210] (net)                                  2   0.0268 
  mprj/i_FF[210]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0069   0.2015   0.9500  -0.0006  -0.0002 &   3.8597 f
  data arrival time                                                                                                  3.8597

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[210]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7365   1.0500   0.0000   0.5862 &   6.6324 r
  clock reconvergence pessimism                                                                           0.0000     6.6324
  clock uncertainty                                                                                       0.1000     6.7324
  library hold time                                                                     1.0000            0.4416     7.1739
  data required time                                                                                                 7.1739
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1739
  data arrival time                                                                                                 -3.8597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.3143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3158 
  total derate : arrival time                                                                             0.0456 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3615 

  slack (with derating applied) (VIOLATED)                                                               -3.3143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.9528 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_oenb[19] (in)                                                             7.8916                     4.0787 &   6.0787 r
  la_oenb[19] (net)                                      2   0.2753 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   0.9500            0.0000 &   6.0787 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.9770   7.8929   0.9500  -2.3480  -2.4068 &   3.6718 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2311   0.9500            0.1727 &   3.8445 r
  mprj/buf_i[83] (net)                                   1   0.0051 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2311   0.9500   0.0000   0.0001 &   3.8446 r
  data arrival time                                                                                                  3.8446

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7654   1.0500   0.0000   0.6866 &   6.7328 r
  clock reconvergence pessimism                                                                           0.0000     6.7328
  clock uncertainty                                                                                       0.1000     6.8328
  library hold time                                                                     1.0000            0.2705     7.1033
  data required time                                                                                                 7.1033
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1033
  data arrival time                                                                                                 -3.8446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2587

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3206 
  total derate : arrival time                                                                             0.1296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4502 

  slack (with derating applied) (VIOLATED)                                                               -3.2587 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.8085 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[27] (in)                                                          7.8425                     4.0464 &   6.0464 r
  la_data_in[27] (net)                                   2   0.2733 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0464 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.8242   7.8442   0.9500  -2.1965  -2.2403 &   3.8061 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2744   0.9500            0.2153 &   4.0214 r
  mprj/buf_i[155] (net)                                  2   0.0182 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0546   0.2744   0.9500  -0.0273  -0.0285 &   3.9929 r
  data arrival time                                                                                                  3.9929

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7538   1.0500   0.0000   0.7773 &   6.8234 r
  clock reconvergence pessimism                                                                           0.0000     6.8234
  clock uncertainty                                                                                       0.1000     6.9234
  library hold time                                                                     1.0000            0.2696     7.1931
  data required time                                                                                                 7.1931
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1931
  data arrival time                                                                                                 -3.9929
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.2002

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3249 
  total derate : arrival time                                                                             0.1260 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4509 

  slack (with derating applied) (VIOLATED)                                                               -3.2002 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7492 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[3] (in)                                                           8.7504                     4.5197 &   6.5197 r
  la_data_in[3] (net)                                    2   0.3053 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.5197 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.6119   8.7522   0.9500  -2.7988  -2.8643 &   3.6554 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2580   0.9500            0.1515 &   3.8069 r
  mprj/buf_i[131] (net)                                  2   0.0095 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0170   0.2580   0.9500  -0.0014  -0.0014 &   3.8056 r
  data arrival time                                                                                                  3.8056

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7545   1.0500   0.0000   0.5551 &   6.6013 r
  clock reconvergence pessimism                                                                           0.0000     6.6013
  clock uncertainty                                                                                       0.1000     6.7013
  library hold time                                                                     1.0000            0.2701     6.9714
  data required time                                                                                                 6.9714
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9714
  data arrival time                                                                                                 -3.8056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1659

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3143 
  total derate : arrival time                                                                             0.1519 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4663 

  slack (with derating applied) (VIOLATED)                                                               -3.1659 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6996 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[11] (in)                                                          3.0724                     1.6710 &   3.6710 f
  la_data_in[11] (net)                                   2   0.1822 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6710 f
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8299   3.0738   0.9500  -0.4967  -0.4806 &   3.1903 f
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1768   0.9500            0.8864 &   4.0768 f
  mprj/buf_i[139] (net)                                  1   0.0041 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1768   0.9500   0.0000   0.0000 &   4.0768 f
  data arrival time                                                                                                  4.0768

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7614   1.0500   0.0000   0.6162 &   6.6623 r
  clock reconvergence pessimism                                                                           0.0000     6.6623
  clock uncertainty                                                                                       0.1000     6.7623
  library hold time                                                                     1.0000            0.4453     7.2076
  data required time                                                                                                 7.2076
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2076
  data arrival time                                                                                                 -4.0768
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1308

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3173 
  total derate : arrival time                                                                             0.0736 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3909 

  slack (with derating applied) (VIOLATED)                                                               -3.1308 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7399 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[21] (in)                                                               6.0366                     3.1219 &   5.1219 r
  io_in[21] (net)                                        2   0.2104 
  mprj/io_in[21] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.1219 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.4756   6.0371   0.9500  -1.5019  -1.5426 &   3.5793 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2701   0.9500            0.3052 &   3.8845 r
  mprj/buf_i[213] (net)                                  2   0.0252 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2701   0.9500   0.0000   0.0005 &   3.8850 r
  data arrival time                                                                                                  3.8850

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7337   1.0500   0.0000   0.5899 &   6.6361 r
  clock reconvergence pessimism                                                                           0.0000     6.6361
  clock uncertainty                                                                                       0.1000     6.7361
  library hold time                                                                     1.0000            0.2699     7.0059
  data required time                                                                                                 7.0059
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0059
  data arrival time                                                                                                 -3.8850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.1209

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3160 
  total derate : arrival time                                                                             0.0930 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4090 

  slack (with derating applied) (VIOLATED)                                                               -3.1209 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.7119 



  Startpoint: la_data_in[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[156]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[28] (in)                                                          2.9807                     1.6131 &   3.6131 f
  la_data_in[28] (net)                                   2   0.1762 
  mprj/la_data_in[28] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6131 f
  mprj/la_data_in[28] (net) 
  mprj/i_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4744   2.9830   0.9500  -0.2715  -0.2385 &   3.3746 f
  mprj/i_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2280   0.9500            0.9268 &   4.3015 f
  mprj/buf_i[156] (net)                                  2   0.0280 
  mprj/i_FF[156]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0992   0.2280   0.9500  -0.0106  -0.0108 &   4.2907 f
  data arrival time                                                                                                  4.2907

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7555   1.0500   0.0000   0.7737 &   6.8199 r
  clock reconvergence pessimism                                                                           0.0000     6.8199
  clock uncertainty                                                                                       0.1000     6.9199
  library hold time                                                                     1.0000            0.4376     7.3575
  data required time                                                                                                 7.3575
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3575
  data arrival time                                                                                                 -4.2907
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0668

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3248 
  total derate : arrival time                                                                             0.0654 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3901 

  slack (with derating applied) (VIOLATED)                                                               -3.0668 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6767 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[30] (in)                                                               9.2354                     4.7347 &   6.7347 r
  io_in[30] (net)                                        2   0.3209 
  mprj/io_in[30] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.7347 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.8868   9.2403   0.9500  -2.8892  -2.9170 &   3.8178 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3019   0.9500            0.1660 &   3.9838 r
  mprj/buf_i[222] (net)                                  2   0.0212 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3019   0.9500   0.0000   0.0003 &   3.9841 r
  data arrival time                                                                                                  3.9841

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6321 &   6.6783 r
  clock reconvergence pessimism                                                                           0.0000     6.6783
  clock uncertainty                                                                                       0.1000     6.7783
  library hold time                                                                     1.0000            0.2688     7.0471
  data required time                                                                                                 7.0471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0471
  data arrival time                                                                                                 -3.9841
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3180 
  total derate : arrival time                                                                             0.1594 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4774 

  slack (with derating applied) (VIOLATED)                                                               -3.0630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5856 



  Startpoint: io_in[17] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[209]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[17] (in)                                                               2.8513                     1.5517 &   3.5517 f
  io_in[17] (net)                                        2   0.1691 
  mprj/io_in[17] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5517 f
  mprj/io_in[17] (net) 
  mprj/i_BUF[209]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5422   2.8522   0.9500  -0.3512  -0.3371 &   3.2146 f
  mprj/i_BUF[209]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2234   0.9500            0.9039 &   4.1185 f
  mprj/buf_i[209] (net)                                  2   0.0273 
  mprj/i_FF[209]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0040   0.2234   0.9500  -0.0003   0.0001 &   4.1186 f
  data arrival time                                                                                                  4.1186

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[209]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7365   1.0500   0.0000   0.5863 &   6.6325 r
  clock reconvergence pessimism                                                                           0.0000     6.6325
  clock uncertainty                                                                                       0.1000     6.7325
  library hold time                                                                     1.0000            0.4383     7.1707
  data required time                                                                                                 7.1707
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1707
  data arrival time                                                                                                 -4.1186
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0522

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3158 
  total derate : arrival time                                                                             0.0668 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3827 

  slack (with derating applied) (VIOLATED)                                                               -3.0522 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6695 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[39] (in)                                                          3.7579                     2.0315 &   4.0315 f
  la_data_in[39] (net)                                   2   0.2224 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0315 f
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3650   3.7619   0.9500  -0.7789  -0.7513 &   3.2802 f
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1996   0.9500            1.0059 &   4.2861 f
  mprj/buf_i[167] (net)                                  1   0.0067 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0211   0.1996   0.9500  -0.0021  -0.0022 &   4.2840 f
  data arrival time                                                                                                  4.2840

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7607   1.0500   0.0000   0.7416 &   6.7878 r
  clock reconvergence pessimism                                                                           0.0000     6.7878
  clock uncertainty                                                                                       0.1000     6.8878
  library hold time                                                                     1.0000            0.4419     7.3296
  data required time                                                                                                 7.3296
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3296
  data arrival time                                                                                                 -4.2840
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0456

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3232 
  total derate : arrival time                                                                             0.0955 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4187 

  slack (with derating applied) (VIOLATED)                                                               -3.0456 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6269 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[28] (in)                                                               7.6816                     3.9457 &   5.9457 r
  io_in[28] (net)                                        2   0.2670 
  mprj/io_in[28] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.9457 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.5685   7.6846   0.9500  -2.1308  -2.1562 &   3.7896 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2784   0.9500            0.2271 &   4.0166 r
  mprj/buf_i[220] (net)                                  2   0.0203 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2784   0.9500   0.0000   0.0003 &   4.0169 r
  data arrival time                                                                                                  4.0169

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7188   1.0500   0.0000   0.6234 &   6.6696 r
  clock reconvergence pessimism                                                                           0.0000     6.6696
  clock uncertainty                                                                                       0.1000     6.7696
  library hold time                                                                     1.0000            0.2696     7.0392
  data required time                                                                                                 7.0392
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0392
  data arrival time                                                                                                 -4.0169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3176 
  total derate : arrival time                                                                             0.1228 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4404 

  slack (with derating applied) (VIOLATED)                                                               -3.0223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5819 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[10] (in)                                                             3.5079                     1.9045 &   3.9045 f
  la_oenb[10] (net)                                      2   0.2081 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9045 f
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0439   3.5103   0.9500  -0.6759  -0.6575 &   3.2470 f
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1846   0.9500            0.9554 &   4.2024 f
  mprj/buf_i[74] (net)                                   1   0.0034 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1846   0.9500   0.0000   0.0000 &   4.2024 f
  data arrival time                                                                                                  4.2024

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7614   1.0500   0.0000   0.6157 &   6.6619 r
  clock reconvergence pessimism                                                                           0.0000     6.6619
  clock uncertainty                                                                                       0.1000     6.7619
  library hold time                                                                     1.0000            0.4441     7.2060
  data required time                                                                                                 7.2060
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2060
  data arrival time                                                                                                 -4.2024
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -3.0036

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3172 
  total derate : arrival time                                                                             0.0868 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4041 

  slack (with derating applied) (VIOLATED)                                                               -3.0036 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5995 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[14] (in)                                                          3.0857                     1.6758 &   3.6758 f
  la_data_in[14] (net)                                   2   0.1829 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6758 f
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4802   3.0875   0.9500  -0.3308  -0.3039 &   3.3719 f
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1813   0.9500            0.8929 &   4.2648 f
  mprj/buf_i[142] (net)                                  1   0.0056 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1813   0.9500   0.0000   0.0001 &   4.2649 f
  data arrival time                                                                                                  4.2649

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7645   1.0500   0.0000   0.6636 &   6.7098 r
  clock reconvergence pessimism                                                                           0.0000     6.7098
  clock uncertainty                                                                                       0.1000     6.8098
  library hold time                                                                     1.0000            0.4446     7.2544
  data required time                                                                                                 7.2544
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2544
  data arrival time                                                                                                 -4.2649
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3195 
  total derate : arrival time                                                                             0.0658 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3853 

  slack (with derating applied) (VIOLATED)                                                               -2.9895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6041 



  Startpoint: la_oenb[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[92]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[28] (in)                                                             2.8877                     1.5649 &   3.5649 f
  la_oenb[28] (net)                                      2   0.1708 
  mprj/la_oenb[28] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5649 f
  mprj/la_oenb[28] (net) 
  mprj/i_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3055   2.8897   0.9500  -0.1336  -0.0987 &   3.4662 f
  mprj/i_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2208   0.9500            0.9063 &   4.3724 f
  mprj/buf_i[92] (net)                                   2   0.0254 
  mprj/i_FF[92]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0928   0.2208   0.9500  -0.0090  -0.0091 &   4.3633 f
  data arrival time                                                                                                  4.3633

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7583   1.0500   0.0000   0.7669 &   6.8131 r
  clock reconvergence pessimism                                                                           0.0000     6.8131
  clock uncertainty                                                                                       0.1000     6.9131
  library hold time                                                                     1.0000            0.4387     7.3518
  data required time                                                                                                 7.3518
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3518
  data arrival time                                                                                                 -4.3633
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9885

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3244 
  total derate : arrival time                                                                             0.0570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3815 

  slack (with derating applied) (VIOLATED)                                                               -2.9885 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.6070 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[44] (in)                                                          3.7610                     2.0343 &   4.0343 f
  la_data_in[44] (net)                                   2   0.2227 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0343 f
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1743   3.7650   0.9500  -0.7100  -0.6794 &   3.3548 f
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2134   0.9500            1.0202 &   4.3750 f
  mprj/buf_i[172] (net)                                  2   0.0116 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0148   0.2134   0.9500  -0.0012  -0.0012 &   4.3739 f
  data arrival time                                                                                                  4.3739

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7556   1.0500   0.0000   0.7735 &   6.8197 r
  clock reconvergence pessimism                                                                           0.0000     6.8197
  clock uncertainty                                                                                       0.1000     6.9197
  library hold time                                                                     1.0000            0.4398     7.3595
  data required time                                                                                                 7.3595
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3595
  data arrival time                                                                                                 -4.3739
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3247 
  total derate : arrival time                                                                             0.0927 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4175 

  slack (with derating applied) (VIOLATED)                                                               -2.9856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5681 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[8] (in)                                                              3.1038                     1.6851 &   3.6851 f
  la_oenb[8] (net)                                       2   0.1839 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.6851 f
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7087   3.1057   0.9500  -0.4239  -0.4002 &   3.2849 f
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1768   0.9500            0.8909 &   4.1758 f
  mprj/buf_i[72] (net)                                   1   0.0038 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1768   0.9500   0.0000   0.0000 &   4.1758 f
  data arrival time                                                                                                  4.1758

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7573   1.0500   0.0000   0.5688 &   6.6150 r
  clock reconvergence pessimism                                                                           0.0000     6.6150
  clock uncertainty                                                                                       0.1000     6.7150
  library hold time                                                                     1.0000            0.4453     7.1603
  data required time                                                                                                 7.1603
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1603
  data arrival time                                                                                                 -4.1758
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9844

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3150 
  total derate : arrival time                                                                             0.0704 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3854 

  slack (with derating applied) (VIOLATED)                                                               -2.9844 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5990 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[60] (in)                                                          8.1858                     4.1988 &   6.1988 r
  la_data_in[60] (net)                                   2   0.2843 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.1988 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.8146   8.1900   0.9500  -2.1752  -2.1853 &   4.0135 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3456   0.9500            0.2590 &   4.2725 r
  mprj/buf_i[188] (net)                                  2   0.0414 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1600   0.3456   0.9500  -0.0841  -0.0874 &   4.1851 r
  data arrival time                                                                                                  4.1851

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7637   1.0500   0.0000   0.7402 &   6.7863 r
  clock reconvergence pessimism                                                                           0.0000     6.7863
  clock uncertainty                                                                                       0.1000     6.8863
  library hold time                                                                     1.0000            0.2675     7.1538
  data required time                                                                                                 7.1538
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1538
  data arrival time                                                                                                 -4.1851
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9687

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3232 
  total derate : arrival time                                                                             0.1318 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4550 

  slack (with derating applied) (VIOLATED)                                                               -2.9687 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5137 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[51] (in)                                                          7.5450                     3.8746 &   5.8746 r
  la_data_in[51] (net)                                   2   0.2621 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.8746 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.1100   7.5483   0.9500  -1.8092  -1.8174 &   4.0573 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2295   0.9500            0.1900 &   4.2473 r
  mprj/buf_i[179] (net)                                  1   0.0060 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0659   0.2295   0.9500  -0.0290  -0.0304 &   4.2169 r
  data arrival time                                                                                                  4.2169

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7575   1.0500   0.0000   0.7690 &   6.8151 r
  clock reconvergence pessimism                                                                           0.0000     6.8151
  clock uncertainty                                                                                       0.1000     6.9151
  library hold time                                                                     1.0000            0.2704     7.1856
  data required time                                                                                                 7.1856
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1856
  data arrival time                                                                                                 -4.2169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9687

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3245 
  total derate : arrival time                                                                             0.1062 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4308 

  slack (with derating applied) (VIOLATED)                                                               -2.9687 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5379 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[29] (in)                                                          3.2542                     1.7680 &   3.7680 f
  la_data_in[29] (net)                                   2   0.1930 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7680 f
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6240   3.2562   0.9500  -0.3484  -0.3190 &   3.4490 f
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2053   0.9500            0.9411 &   4.3901 f
  mprj/buf_i[157] (net)                                  2   0.0131 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0384   0.2053   0.9500  -0.0038  -0.0038 &   4.3863 f
  data arrival time                                                                                                  4.3863

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7605   1.0500   0.0000   0.7603 &   6.8065 r
  clock reconvergence pessimism                                                                           0.0000     6.8065
  clock uncertainty                                                                                       0.1000     6.9065
  library hold time                                                                     1.0000            0.4410     7.3475
  data required time                                                                                                 7.3475
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3475
  data arrival time                                                                                                 -4.3863
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3241 
  total derate : arrival time                                                                             0.0696 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3937 

  slack (with derating applied) (VIOLATED)                                                               -2.9612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5675 



  Startpoint: la_oenb[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[73]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[9] (in)                                                              3.0253                     1.6402 &   3.6402 f
  la_oenb[9] (net)                                       2   0.1791 
  mprj/la_oenb[9] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.6402 f
  mprj/la_oenb[9] (net) 
  mprj/i_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5745   3.0273   0.9500  -0.3684  -0.3420 &   3.2981 f
  mprj/i_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1739   0.9500            0.8770 &   4.1751 f
  mprj/buf_i[73] (net)                                   1   0.0034 
  mprj/i_FF[73]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1739   0.9500   0.0000   0.0000 &   4.1751 f
  data arrival time                                                                                                  4.1751

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7551   1.0500   0.0000   0.5428 &   6.5890 r
  clock reconvergence pessimism                                                                           0.0000     6.5890
  clock uncertainty                                                                                       0.1000     6.6890
  library hold time                                                                     1.0000            0.4457     7.1347
  data required time                                                                                                 7.1347
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1347
  data arrival time                                                                                                 -4.1751
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9596

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3138 
  total derate : arrival time                                                                             0.0669 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3807 

  slack (with derating applied) (VIOLATED)                                                               -2.9596 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5789 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[42] (in)                                                          3.7093                     2.0066 &   4.0066 f
  la_data_in[42] (net)                                   2   0.2196 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0066 f
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1227   3.7131   0.9500  -0.6649  -0.6338 &   3.3728 f
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2125   0.9500            1.0121 &   4.3849 f
  mprj/buf_i[170] (net)                                  2   0.0117 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0122   0.2125   0.9500  -0.0010  -0.0009 &   4.3840 f
  data arrival time                                                                                                  4.3840

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   1.0500   0.0000   0.7566 &   6.8028 r
  clock reconvergence pessimism                                                                           0.0000     6.8028
  clock uncertainty                                                                                       0.1000     6.9028
  library hold time                                                                     1.0000            0.4399     7.3427
  data required time                                                                                                 7.3427
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3427
  data arrival time                                                                                                 -4.3840
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3239 
  total derate : arrival time                                                                             0.0900 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4139 

  slack (with derating applied) (VIOLATED)                                                               -2.9588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5449 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[15] (in)                                                               8.8011                     4.5461 &   6.5461 r
  io_in[15] (net)                                        2   0.3071 
  mprj/io_in[15] (user_proj_example)                                           0.0000   0.9500            0.0000 &   6.5461 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.6286   8.8028   0.9500  -2.6516  -2.7093 &   3.8368 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3057   0.9500            0.1924 &   4.0292 r
  mprj/buf_i[207] (net)                                  2   0.0246 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3057   0.9500   0.0000   0.0004 &   4.0296 r
  data arrival time                                                                                                  4.0296

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7454   1.0500   0.0000   0.5530 &   6.5992 r
  clock reconvergence pessimism                                                                           0.0000     6.5992
  clock uncertainty                                                                                       0.1000     6.6992
  library hold time                                                                     1.0000            0.2687     6.9679
  data required time                                                                                                 6.9679
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9679
  data arrival time                                                                                                 -4.0296
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9383

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3142 
  total derate : arrival time                                                                             0.1467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4609 

  slack (with derating applied) (VIOLATED)                                                               -2.9383 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4774 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[24] (in)                                                               9.7916                     5.0431 &   7.0431 r
  io_in[24] (net)                                        2   0.3412 
  mprj/io_in[24] (user_proj_example)                                           0.0000   0.9500            0.0000 &   7.0431 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -5.3224   9.7948   0.9500  -3.0333  -3.0820 &   3.9611 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3383   0.9500            0.1702 &   4.1313 r
  mprj/buf_i[216] (net)                                  2   0.0314 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0731   0.3383   0.9500  -0.0395  -0.0409 &   4.0904 r
  data arrival time                                                                                                  4.0904

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7263   1.0500   0.0000   0.6133 &   6.6595 r
  clock reconvergence pessimism                                                                           0.0000     6.6595
  clock uncertainty                                                                                       0.1000     6.7595
  library hold time                                                                     1.0000            0.2678     7.0273
  data required time                                                                                                 7.0273
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0273
  data arrival time                                                                                                 -4.0904
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9369

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3171 
  total derate : arrival time                                                                             0.1680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4852 

  slack (with derating applied) (VIOLATED)                                                               -2.9369 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4517 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[48] (in)                                                          4.0226                     2.1739 &   4.1739 f
  la_data_in[48] (net)                                   2   0.2382 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1739 f
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3714   4.0272   0.9500  -0.8281  -0.7951 &   3.3788 f
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2184   0.9500            1.0604 &   4.4392 f
  mprj/buf_i[176] (net)                                  2   0.0113 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0237   0.2184   0.9500  -0.0022  -0.0022 &   4.4370 f
  data arrival time                                                                                                  4.4370

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7524   1.0500   0.0000   0.7800 &   6.8262 r
  clock reconvergence pessimism                                                                           0.0000     6.8262
  clock uncertainty                                                                                       0.1000     6.9262
  library hold time                                                                     1.0000            0.4390     7.3652
  data required time                                                                                                 7.3652
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3652
  data arrival time                                                                                                 -4.4370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9283

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3251 
  total derate : arrival time                                                                             0.1013 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4263 

  slack (with derating applied) (VIOLATED)                                                               -2.9283 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5019 



  Startpoint: la_oenb[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[93]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[29] (in)                                                             2.8276                     1.5298 &   3.5298 f
  la_oenb[29] (net)                                      2   0.1671 
  mprj/la_oenb[29] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5298 f
  mprj/la_oenb[29] (net) 
  mprj/i_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.8298   0.9500   0.0000   0.0429 &   3.5727 f
  mprj/i_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1961   0.9500            0.8723 &   4.4450 f
  mprj/buf_i[93] (net)                                   2   0.0135 
  mprj/i_FF[93]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0558   0.1961   0.9500  -0.0054  -0.0055 &   4.4395 f
  data arrival time                                                                                                  4.4395

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7615   1.0500   0.0000   0.7562 &   6.8024 r
  clock reconvergence pessimism                                                                           0.0000     6.8024
  clock uncertainty                                                                                       0.1000     6.9023
  library hold time                                                                     1.0000            0.4424     7.3447
  data required time                                                                                                 7.3447
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3447
  data arrival time                                                                                                 -4.4395
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.9052

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3239 
  total derate : arrival time                                                                             0.0484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3724 

  slack (with derating applied) (VIOLATED)                                                               -2.9052 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5328 



  Startpoint: la_oenb[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[96]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[32] (in)                                                             2.8861                     1.5628 &   3.5628 f
  la_oenb[32] (net)                                      2   0.1706 
  mprj/la_oenb[32] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5628 f
  mprj/la_oenb[32] (net) 
  mprj/i_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1648   2.8881   0.9500  -0.0305   0.0113 &   3.5741 f
  mprj/i_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1746   0.9500            0.8582 &   4.4324 f
  mprj/buf_i[96] (net)                                   1   0.0048 
  mprj/i_FF[96]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0099   0.1746   0.9500  -0.0008  -0.0008 &   4.4315 f
  data arrival time                                                                                                  4.4315

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7615   1.0500   0.0000   0.7382 &   6.7844 r
  clock reconvergence pessimism                                                                           0.0000     6.7844
  clock uncertainty                                                                                       0.1000     6.8844
  library hold time                                                                     1.0000            0.4456     7.3300
  data required time                                                                                                 7.3300
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3300
  data arrival time                                                                                                 -4.4315
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8984

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3231 
  total derate : arrival time                                                                             0.0490 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3721 

  slack (with derating applied) (VIOLATED)                                                               -2.8984 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5264 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[38] (in)                                                             3.4948                     1.8923 &   3.8923 f
  la_oenb[38] (net)                                      2   0.2070 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8923 f
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7712   3.4980   0.9500  -0.4539  -0.4185 &   3.4738 f
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1954   0.9500            0.9648 &   4.4386 f
  mprj/buf_i[102] (net)                                  1   0.0074 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0740   0.1954   0.9500  -0.0066  -0.0068 &   4.4317 f
  data arrival time                                                                                                  4.4317

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   1.0500   0.0000   0.7383 &   6.7845 r
  clock reconvergence pessimism                                                                           0.0000     6.7845
  clock uncertainty                                                                                       0.1000     6.8845
  library hold time                                                                     1.0000            0.4425     7.3270
  data required time                                                                                                 7.3270
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3270
  data arrival time                                                                                                 -4.4317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3231 
  total derate : arrival time                                                                             0.0769 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3999 

  slack (with derating applied) (VIOLATED)                                                               -2.8953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4953 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[47] (in)                                                          3.9921                     2.1578 &   4.1578 f
  la_data_in[47] (net)                                   2   0.2364 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1578 f
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3042   3.9967   0.9500  -0.7885  -0.7545 &   3.4032 f
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2382   0.9500            1.0770 &   4.4802 f
  mprj/buf_i[175] (net)                                  2   0.0202 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0889   0.2382   0.9500  -0.0085  -0.0087 &   4.4715 f
  data arrival time                                                                                                  4.4715

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7518   1.0500   0.0000   0.7811 &   6.8272 r
  clock reconvergence pessimism                                                                           0.0000     6.8272
  clock uncertainty                                                                                       0.1000     6.9272
  library hold time                                                                     1.0000            0.4359     7.3632
  data required time                                                                                                 7.3632
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3632
  data arrival time                                                                                                 -4.4715
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8916

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3251 
  total derate : arrival time                                                                             0.1004 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4255 

  slack (with derating applied) (VIOLATED)                                                               -2.8916 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4661 



  Startpoint: la_data_in[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[158]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[30] (in)                                                          3.1620                     1.7123 &   3.7123 f
  la_data_in[30] (net)                                   2   0.1871 
  mprj/la_data_in[30] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7123 f
  mprj/la_data_in[30] (net) 
  mprj/i_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3475   3.1645   0.9500  -0.2044  -0.1657 &   3.5466 f
  mprj/i_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1975   0.9500            0.9203 &   4.4669 f
  mprj/buf_i[158] (net)                                  1   0.0110 
  mprj/i_FF[158]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1093   0.1975   0.9500  -0.0150  -0.0157 &   4.4512 f
  data arrival time                                                                                                  4.4512

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7619   1.0500   0.0000   0.7542 &   6.8004 r
  clock reconvergence pessimism                                                                           0.0000     6.8004
  clock uncertainty                                                                                       0.1000     6.9004
  library hold time                                                                     1.0000            0.4422     7.3426
  data required time                                                                                                 7.3426
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3426
  data arrival time                                                                                                 -4.4512
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8914

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3238 
  total derate : arrival time                                                                             0.0620 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3858 

  slack (with derating applied) (VIOLATED)                                                               -2.8914 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5056 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[34] (in)                                                             3.4132                     1.8563 &   3.8563 f
  la_oenb[34] (net)                                      2   0.2026 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8563 f
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6728   3.4153   0.9500  -0.4044  -0.3746 &   3.4818 f
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1897   0.9500            0.9473 &   4.4291 f
  mprj/buf_i[98] (net)                                   1   0.0060 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0026   0.1897   0.9500  -0.0002  -0.0002 &   4.4289 f
  data arrival time                                                                                                  4.4289

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7636   1.0500   0.0000   0.7272 &   6.7733 r
  clock reconvergence pessimism                                                                           0.0000     6.7733
  clock uncertainty                                                                                       0.1000     6.8733
  library hold time                                                                     1.0000            0.4434     7.3167
  data required time                                                                                                 7.3167
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3167
  data arrival time                                                                                                 -4.4289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3225 
  total derate : arrival time                                                                             0.0727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3953 

  slack (with derating applied) (VIOLATED)                                                               -2.8877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4925 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[45] (in)                                                          3.9232                     2.1183 &   4.1183 f
  la_data_in[45] (net)                                   2   0.2321 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1183 f
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1943   3.9278   0.9500  -0.7366  -0.7005 &   3.4178 f
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2301   0.9500            1.0594 &   4.4772 f
  mprj/buf_i[173] (net)                                  2   0.0168 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0129   0.2301   0.9500  -0.0011  -0.0009 &   4.4763 f
  data arrival time                                                                                                  4.4763

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7526   1.0500   0.0000   0.7796 &   6.8258 r
  clock reconvergence pessimism                                                                           0.0000     6.8258
  clock uncertainty                                                                                       0.1000     6.9258
  library hold time                                                                     1.0000            0.4373     7.3631
  data required time                                                                                                 7.3631
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3631
  data arrival time                                                                                                 -4.4763
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8868

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3250 
  total derate : arrival time                                                                             0.0965 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4215 

  slack (with derating applied) (VIOLATED)                                                               -2.8868 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4652 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[33] (in)                                                          3.3104                     1.7947 &   3.7947 f
  la_data_in[33] (net)                                   2   0.1961 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7947 f
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4361   3.3130   0.9500  -0.3189  -0.2844 &   3.5104 f
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1886   0.9500            0.9319 &   4.4423 f
  mprj/buf_i[161] (net)                                  1   0.0065 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0041   0.1886   0.9500  -0.0003  -0.0003 &   4.4421 f
  data arrival time                                                                                                  4.4421

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   1.0500   0.0000   0.7380 &   6.7842 r
  clock reconvergence pessimism                                                                           0.0000     6.7842
  clock uncertainty                                                                                       0.1000     6.8842
  library hold time                                                                     1.0000            0.4435     7.3277
  data required time                                                                                                 7.3277
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3277
  data arrival time                                                                                                 -4.4421
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8857

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3231 
  total derate : arrival time                                                                             0.0677 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3907 

  slack (with derating applied) (VIOLATED)                                                               -2.8857 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4949 



  Startpoint: la_data_in[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[146]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[18] (in)                                                          2.7494                     1.4882 &   3.4882 f
  la_data_in[18] (net)                                   2   0.1625 
  mprj/la_data_in[18] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.4882 f
  mprj/la_data_in[18] (net) 
  mprj/i_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.7513   0.9500   0.0000   0.0407 &   3.5289 f
  mprj/i_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1706   0.9500            0.8350 &   4.3639 f
  mprj/buf_i[146] (net)                                  1   0.0045 
  mprj/i_FF[146]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1706   0.9500   0.0000   0.0000 &   4.3639 f
  data arrival time                                                                                                  4.3639

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7642   1.0500   0.0000   0.6542 &   6.7004 r
  clock reconvergence pessimism                                                                           0.0000     6.7004
  clock uncertainty                                                                                       0.1000     6.8004
  library hold time                                                                     1.0000            0.4462     7.2466
  data required time                                                                                                 7.2466
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2466
  data arrival time                                                                                                 -4.3639
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8827

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3191 
  total derate : arrival time                                                                             0.0461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3652 

  slack (with derating applied) (VIOLATED)                                                               -2.8827 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5175 



  Startpoint: la_oenb[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[81]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[17] (in)                                                             2.7697                     1.5025 &   3.5025 f
  la_oenb[17] (net)                                      2   0.1639 
  mprj/la_oenb[17] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5025 f
  mprj/la_oenb[17] (net) 
  mprj/i_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.0000   2.7713   0.9500   0.0000   0.0372 &   3.5397 f
  mprj/i_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1709   0.9500            0.8381 &   4.3778 f
  mprj/buf_i[81] (net)                                   1   0.0044 
  mprj/i_FF[81]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1709   0.9500   0.0000   0.0000 &   4.3778 f
  data arrival time                                                                                                  4.3778

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7646   1.0500   0.0000   0.6618 &   6.7080 r
  clock reconvergence pessimism                                                                           0.0000     6.7080
  clock uncertainty                                                                                       0.1000     6.8080
  library hold time                                                                     1.0000            0.4462     7.2542
  data required time                                                                                                 7.2542
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2542
  data arrival time                                                                                                 -4.3778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3194 
  total derate : arrival time                                                                             0.0461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3655 

  slack (with derating applied) (VIOLATED)                                                               -2.8764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.5109 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[6] (in)                                                              3.5706                     1.9415 &   3.9415 f
  la_oenb[6] (net)                                       2   0.2120 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9415 f
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0469   3.5727   0.9500  -0.6499  -0.6304 &   3.3111 f
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1885   0.9500            0.9682 &   4.2793 f
  mprj/buf_i[70] (net)                                   1   0.0043 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1885   0.9500   0.0000   0.0000 &   4.2793 f
  data arrival time                                                                                                  4.2793

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7538   1.0500   0.0000   0.5574 &   6.6036 r
  clock reconvergence pessimism                                                                           0.0000     6.6036
  clock uncertainty                                                                                       0.1000     6.7036
  library hold time                                                                     1.0000            0.4435     7.1471
  data required time                                                                                                 7.1471
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1471
  data arrival time                                                                                                 -4.2793
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8678

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3145 
  total derate : arrival time                                                                             0.0862 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4007 

  slack (with derating applied) (VIOLATED)                                                               -2.8678 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4672 



  Startpoint: la_oenb[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[95]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[31] (in)                                                             2.9421                     1.5930 &   3.5930 f
  la_oenb[31] (net)                                      2   0.1740 
  mprj/la_oenb[31] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.5930 f
  mprj/la_oenb[31] (net) 
  mprj/i_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1659   2.9443   0.9500  -0.0602  -0.0186 &   3.5744 f
  mprj/i_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1966   0.9500            0.8888 &   4.4632 f
  mprj/buf_i[95] (net)                                   2   0.0126 
  mprj/i_FF[95]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1966   0.9500   0.0000   0.0001 &   4.4633 f
  data arrival time                                                                                                  4.4633

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7614   1.0500   0.0000   0.7383 &   6.7845 r
  clock reconvergence pessimism                                                                           0.0000     6.7845
  clock uncertainty                                                                                       0.1000     6.8845
  library hold time                                                                     1.0000            0.4423     7.3268
  data required time                                                                                                 7.3268
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3268
  data arrival time                                                                                                 -4.4633
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8635

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3231 
  total derate : arrival time                                                                             0.0521 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3752 

  slack (with derating applied) (VIOLATED)                                                               -2.8635 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4883 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[49] (in)                                                          4.1635                     2.2466 &   4.2466 f
  la_data_in[49] (net)                                   2   0.2463 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2466 f
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.4772   4.1688   0.9500  -0.8623  -0.8246 &   3.4220 f
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2280   0.9500            1.0885 &   4.5105 f
  mprj/buf_i[177] (net)                                  2   0.0136 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0355   0.2280   0.9500  -0.0034  -0.0034 &   4.5072 f
  data arrival time                                                                                                  4.5072

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7520   1.0500   0.0000   0.7807 &   6.8269 r
  clock reconvergence pessimism                                                                           0.0000     6.8269
  clock uncertainty                                                                                       0.1000     6.9269
  library hold time                                                                     1.0000            0.4376     7.3645
  data required time                                                                                                 7.3645
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3645
  data arrival time                                                                                                 -4.5072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8574

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3251 
  total derate : arrival time                                                                             0.1048 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4299 

  slack (with derating applied) (VIOLATED)                                                               -2.8574 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4274 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[30] (in)                                                             3.3289                     1.8023 &   3.8023 f
  la_oenb[30] (net)                                      2   0.1970 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8023 f
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4576   3.3315   0.9500  -0.2956  -0.2582 &   3.5441 f
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2016   0.9500            0.9478 &   4.4919 f
  mprj/buf_i[94] (net)                                   2   0.0111 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0237   0.2016   0.9500  -0.0022  -0.0022 &   4.4897 f
  data arrival time                                                                                                  4.4897

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7627   1.0500   0.0000   0.7490 &   6.7952 r
  clock reconvergence pessimism                                                                           0.0000     6.7952
  clock uncertainty                                                                                       0.1000     6.8952
  library hold time                                                                     1.0000            0.4416     7.3368
  data required time                                                                                                 7.3368
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3368
  data arrival time                                                                                                 -4.4897
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8470

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3236 
  total derate : arrival time                                                                             0.0675 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3911 

  slack (with derating applied) (VIOLATED)                                                               -2.8470 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4559 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[52] (in)                                                          7.5334                     3.8676 &   5.8676 r
  la_data_in[52] (net)                                   2   0.2617 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.8676 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9277   7.5368   0.9500  -1.6988  -1.6998 &   4.1679 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2227   0.9500            0.1843 &   4.3521 r
  mprj/buf_i[180] (net)                                  1   0.0041 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0166   0.2227   0.9500  -0.0014  -0.0014 &   4.3507 r
  data arrival time                                                                                                  4.3507

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7523   1.0500   0.0000   0.7801 &   6.8263 r
  clock reconvergence pessimism                                                                           0.0000     6.8263
  clock uncertainty                                                                                       0.1000     6.9263
  library hold time                                                                     1.0000            0.2702     7.1965
  data required time                                                                                                 7.1965
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1965
  data arrival time                                                                                                 -4.3507
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8458

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3251 
  total derate : arrival time                                                                             0.0991 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4242 

  slack (with derating applied) (VIOLATED)                                                               -2.8458 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4216 



  Startpoint: la_data_in[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[159]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[31] (in)                                                          3.0963                     1.6773 &   3.6773 f
  la_data_in[31] (net)                                   2   0.1832 
  mprj/la_data_in[31] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.6773 f
  mprj/la_data_in[31] (net) 
  mprj/i_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2234   3.0987   0.9500  -0.1274  -0.0860 &   3.5913 f
  mprj/i_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1946   0.9500            0.9082 &   4.4995 f
  mprj/buf_i[159] (net)                                  2   0.0105 
  mprj/i_FF[159]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0252   0.1946   0.9500  -0.0024  -0.0024 &   4.4971 f
  data arrival time                                                                                                  4.4971

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7628   1.0500   0.0000   0.7483 &   6.7944 r
  clock reconvergence pessimism                                                                           0.0000     6.7944
  clock uncertainty                                                                                       0.1000     6.8944
  library hold time                                                                     1.0000            0.4426     7.3371
  data required time                                                                                                 7.3371
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3371
  data arrival time                                                                                                 -4.4971
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8399

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3235 
  total derate : arrival time                                                                             0.0568 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3804 

  slack (with derating applied) (VIOLATED)                                                               -2.8399 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4596 



  Startpoint: la_oenb[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[91]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[27] (in)                                                             3.0385                     1.6453 &   3.6453 f
  la_oenb[27] (net)                                      2   0.1797 
  mprj/la_oenb[27] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6453 f
  mprj/la_oenb[27] (net) 
  mprj/i_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2634   3.0409   0.9500  -0.0751  -0.0326 &   3.6127 f
  mprj/i_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2087   0.9500            0.9147 &   4.5274 f
  mprj/buf_i[91] (net)                                   2   0.0170 
  mprj/i_FF[91]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0354   0.2087   0.9500  -0.0034  -0.0034 &   4.5240 f
  data arrival time                                                                                                  4.5240

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7555   1.0500   0.0000   0.7737 &   6.8199 r
  clock reconvergence pessimism                                                                           0.0000     6.8199
  clock uncertainty                                                                                       0.1000     6.9199
  library hold time                                                                     1.0000            0.4405     7.3604
  data required time                                                                                                 7.3604
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3604
  data arrival time                                                                                                 -4.5240
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8364

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3248 
  total derate : arrival time                                                                             0.0545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3793 

  slack (with derating applied) (VIOLATED)                                                               -2.8364 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4571 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[43] (in)                                                          3.3891                     1.8345 &   3.8345 f
  la_data_in[43] (net)                                   2   0.2006 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8345 f
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4935   3.3922   0.9500  -0.3063  -0.2654 &   3.5691 f
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2278   0.9500            0.9834 &   4.5525 f
  mprj/buf_i[171] (net)                                  2   0.0224 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1252   0.2278   0.9500  -0.0252  -0.0261 &   4.5263 f
  data arrival time                                                                                                  4.5263

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7556   1.0500   0.0000   0.7736 &   6.8198 r
  clock reconvergence pessimism                                                                           0.0000     6.8198
  clock uncertainty                                                                                       0.1000     6.9198
  library hold time                                                                     1.0000            0.4376     7.3574
  data required time                                                                                                 7.3574
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3574
  data arrival time                                                                                                 -4.5263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.8311

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3248 
  total derate : arrival time                                                                             0.0713 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3961 

  slack (with derating applied) (VIOLATED)                                                               -2.8311 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4350 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[38] (in)                                                          3.4857                     1.8860 &   3.8860 f
  la_data_in[38] (net)                                   2   0.2063 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8860 f
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6030   3.4890   0.9500  -0.3658  -0.3244 &   3.5616 f
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2053   0.9500            0.9735 &   4.5351 f
  mprj/buf_i[166] (net)                                  2   0.0110 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0141   0.2053   0.9500  -0.0012  -0.0011 &   4.5340 f
  data arrival time                                                                                                  4.5340

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   1.0500   0.0000   0.7381 &   6.7842 r
  clock reconvergence pessimism                                                                           0.0000     6.7842
  clock uncertainty                                                                                       0.1000     6.8842
  library hold time                                                                     1.0000            0.4410     7.3252
  data required time                                                                                                 7.3252
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3252
  data arrival time                                                                                                 -4.5340
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7912

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3231 
  total derate : arrival time                                                                             0.0727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3958 

  slack (with derating applied) (VIOLATED)                                                               -2.7912 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3954 



  Startpoint: la_data_in[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[137]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[9] (in)                                                           2.8495                     1.5435 &   3.5435 f
  la_data_in[9] (net)                                    2   0.1685 
  mprj/la_data_in[9] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.5435 f
  mprj/la_data_in[9] (net) 
  mprj/i_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1885   2.8515   0.9500  -0.0172   0.0239 &   3.5674 f
  mprj/i_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1689   0.9500            0.8472 &   4.4147 f
  mprj/buf_i[137] (net)                                  1   0.0030 
  mprj/i_FF[137]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1689   0.9500   0.0000   0.0000 &   4.4147 f
  data arrival time                                                                                                  4.4147

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7607   1.0500   0.0000   0.6068 &   6.6529 r
  clock reconvergence pessimism                                                                           0.0000     6.6529
  clock uncertainty                                                                                       0.1000     6.7529
  library hold time                                                                     1.0000            0.4465     7.1994
  data required time                                                                                                 7.1994
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1994
  data arrival time                                                                                                 -4.4147
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3168 
  total derate : arrival time                                                                             0.0477 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3645 

  slack (with derating applied) (VIOLATED)                                                               -2.7847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4203 



  Startpoint: la_oenb[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[97]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[33] (in)                                                             3.0942                     1.6756 &   3.6756 f
  la_oenb[33] (net)                                      2   0.1831 
  mprj/la_oenb[33] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6756 f
  mprj/la_oenb[33] (net) 
  mprj/i_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2287   3.0965   0.9500  -0.0934  -0.0496 &   3.6259 f
  mprj/i_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2031   0.9500            0.9166 &   4.5425 f
  mprj/buf_i[97] (net)                                   2   0.0137 
  mprj/i_FF[97]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2031   0.9500   0.0000   0.0002 &   4.5427 f
  data arrival time                                                                                                  4.5427

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7620   1.0500   0.0000   0.7357 &   6.7819 r
  clock reconvergence pessimism                                                                           0.0000     6.7819
  clock uncertainty                                                                                       0.1000     6.8819
  library hold time                                                                     1.0000            0.4413     7.3232
  data required time                                                                                                 7.3232
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3232
  data arrival time                                                                                                 -4.5427
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3229 
  total derate : arrival time                                                                             0.0555 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3784 

  slack (with derating applied) (VIOLATED)                                                               -2.7806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.4021 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[49] (in)                                                             3.7610                     2.0327 &   4.0327 f
  la_oenb[49] (net)                                      2   0.2226 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0327 f
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8602   3.7650   0.9500  -0.5181  -0.4757 &   3.5570 f
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2245   0.9500            1.0316 &   4.5886 f
  mprj/buf_i[113] (net)                                  2   0.0159 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0704   0.2245   0.9500  -0.0068  -0.0070 &   4.5816 f
  data arrival time                                                                                                  4.5816

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7538   1.0500   0.0000   0.7773 &   6.8234 r
  clock reconvergence pessimism                                                                           0.0000     6.8234
  clock uncertainty                                                                                       0.1000     6.9234
  library hold time                                                                     1.0000            0.4381     7.3615
  data required time                                                                                                 7.3615
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3615
  data arrival time                                                                                                 -4.5816
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7800

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3249 
  total derate : arrival time                                                                             0.0841 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4091 

  slack (with derating applied) (VIOLATED)                                                               -2.7800 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3709 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[41] (in)                                                          3.5094                     1.8987 &   3.8987 f
  la_data_in[41] (net)                                   2   0.2077 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8987 f
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5642   3.5128   0.9500  -0.3567  -0.3146 &   3.5841 f
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2068   0.9500            0.9784 &   4.5624 f
  mprj/buf_i[169] (net)                                  2   0.0114 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0363   0.2068   0.9500  -0.0036  -0.0037 &   4.5587 f
  data arrival time                                                                                                  4.5587

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7602   1.0500   0.0000   0.7436 &   6.7898 r
  clock reconvergence pessimism                                                                           0.0000     6.7898
  clock uncertainty                                                                                       0.1000     6.8898
  library hold time                                                                     1.0000            0.4408     7.3306
  data required time                                                                                                 7.3306
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3306
  data arrival time                                                                                                 -4.5587
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7718

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3233 
  total derate : arrival time                                                                             0.0727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3960 

  slack (with derating applied) (VIOLATED)                                                               -2.7718 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3758 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[3] (in)                                                              3.6407                     1.9768 &   3.9768 f
  la_oenb[3] (net)                                       2   0.2160 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9768 f
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9578   3.6433   0.9500  -0.6058  -0.5791 &   3.3976 f
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1902   0.9500            0.9798 &   4.3774 f
  mprj/buf_i[67] (net)                                   1   0.0043 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1902   0.9500   0.0000   0.0000 &   4.3774 f
  data arrival time                                                                                                  4.3774

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7546   1.0500   0.0000   0.5549 &   6.6011 r
  clock reconvergence pessimism                                                                           0.0000     6.6011
  clock uncertainty                                                                                       0.1000     6.7011
  library hold time                                                                     1.0000            0.4433     7.1444
  data required time                                                                                                 7.1444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1444
  data arrival time                                                                                                 -4.3774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7669

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3143 
  total derate : arrival time                                                                             0.0849 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3992 

  slack (with derating applied) (VIOLATED)                                                               -2.7669 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3677 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[43] (in)                                                             3.6515                     1.9755 &   3.9755 f
  la_oenb[43] (net)                                      2   0.2162 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9755 f
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6679   3.6550   0.9500  -0.4292  -0.3871 &   3.5883 f
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2222   0.9500            1.0139 &   4.6022 f
  mprj/buf_i[107] (net)                                  2   0.0161 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0118   0.2222   0.9500  -0.0010  -0.0008 &   4.6014 f
  data arrival time                                                                                                  4.6014

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7556   1.0500   0.0000   0.7736 &   6.8198 r
  clock reconvergence pessimism                                                                           0.0000     6.8198
  clock uncertainty                                                                                       0.1000     6.9198
  library hold time                                                                     1.0000            0.4385     7.3582
  data required time                                                                                                 7.3582
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3582
  data arrival time                                                                                                 -4.6014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7569

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3247 
  total derate : arrival time                                                                             0.0782 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4030 

  slack (with derating applied) (VIOLATED)                                                               -2.7569 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3539 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[50] (in)                                                          7.4263                     3.8123 &   5.8123 r
  la_data_in[50] (net)                                   2   0.2579 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   0.9500            0.0000 &   5.8123 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.6923   7.4296   0.9500  -1.5629  -1.5587 &   4.2535 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2475   0.9500            0.2132 &   4.4668 r
  mprj/buf_i[178] (net)                                  2   0.0115 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0551   0.2475   0.9500  -0.0257  -0.0269 &   4.4399 r
  data arrival time                                                                                                  4.4399

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7573   1.0500   0.0000   0.7696 &   6.8157 r
  clock reconvergence pessimism                                                                           0.0000     6.8157
  clock uncertainty                                                                                       0.1000     6.9157
  library hold time                                                                     1.0000            0.2705     7.1862
  data required time                                                                                                 7.1862
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1862
  data arrival time                                                                                                 -4.4399
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7463

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3246 
  total derate : arrival time                                                                             0.0950 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4195 

  slack (with derating applied) (VIOLATED)                                                               -2.7463 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3267 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[5] (in)                                                           3.3994                     1.8404 &   3.8404 f
  la_data_in[5] (net)                                    2   0.2013 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8404 f
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6140   3.4025   0.9500  -0.4125  -0.3773 &   3.4631 f
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1825   0.9500            0.9382 &   4.4014 f
  mprj/buf_i[133] (net)                                  1   0.0035 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1825   0.9500   0.0000   0.0000 &   4.4014 f
  data arrival time                                                                                                  4.4014

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7547   1.0500   0.0000   0.5544 &   6.6006 r
  clock reconvergence pessimism                                                                           0.0000     6.6006
  clock uncertainty                                                                                       0.1000     6.7006
  library hold time                                                                     1.0000            0.4444     7.1450
  data required time                                                                                                 7.1450
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1450
  data arrival time                                                                                                 -4.4014
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7437

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3143 
  total derate : arrival time                                                                             0.0729 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3873 

  slack (with derating applied) (VIOLATED)                                                               -2.7437 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3564 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[13] (in)                                                               3.8107                     2.0801 &   4.0801 f
  io_in[13] (net)                                        2   0.2270 
  mprj/io_in[13] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.0801 f
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.3674   3.8126   0.9500  -0.7831  -0.7711 &   3.3090 f
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2587   0.9500            1.0746 &   4.3835 f
  mprj/buf_i[205] (net)                                  2   0.0329 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0073   0.2587   0.9500  -0.0008  -0.0002 &   4.3833 f
  data arrival time                                                                                                  4.3833

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7479   1.0500   0.0000   0.5353 &   6.5814 r
  clock reconvergence pessimism                                                                           0.0000     6.5814
  clock uncertainty                                                                                       0.1000     6.6814
  library hold time                                                                     1.0000            0.4297     7.1112
  data required time                                                                                                 7.1112
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1112
  data arrival time                                                                                                 -4.3833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7278

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3134 
  total derate : arrival time                                                                             0.0985 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4119 

  slack (with derating applied) (VIOLATED)                                                               -2.7278 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3160 



  Startpoint: la_oenb[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[106]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[42] (in)                                                             3.0897                     1.6707 &   3.6707 f
  la_oenb[42] (net)                                      2   0.1826 
  mprj/la_oenb[42] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.6707 f
  mprj/la_oenb[42] (net) 
  mprj/i_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.0925   0.9500   0.0000   0.0516 &   3.7223 f
  mprj/i_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2036   0.9500            0.9166 &   4.6389 f
  mprj/buf_i[106] (net)                                  2   0.0139 
  mprj/i_FF[106]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0093   0.2036   0.9500  -0.0008  -0.0006 &   4.6382 f
  data arrival time                                                                                                  4.6382

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7576   1.0500   0.0000   0.7689 &   6.8151 r
  clock reconvergence pessimism                                                                           0.0000     6.8151
  clock uncertainty                                                                                       0.1000     6.9151
  library hold time                                                                     1.0000            0.4413     7.3563
  data required time                                                                                                 7.3563
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3563
  data arrival time                                                                                                 -4.6382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3245 
  total derate : arrival time                                                                             0.0510 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3755 

  slack (with derating applied) (VIOLATED)                                                               -2.7181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3425 



  Startpoint: la_data_in[32]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[160]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[32] (in)                                                          3.2157                     1.7403 &   3.7403 f
  la_data_in[32] (net)                                   2   0.1902 
  mprj/la_data_in[32] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.7403 f
  mprj/la_data_in[32] (net) 
  mprj/i_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2356   3.2181   0.9500  -0.0831  -0.0362 &   3.7041 f
  mprj/i_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1909   0.9500            0.9211 &   4.6252 f
  mprj/buf_i[160] (net)                                  1   0.0081 
  mprj/i_FF[160]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0805   0.1909   0.9500  -0.0072  -0.0075 &   4.6177 f
  data arrival time                                                                                                  4.6177

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   1.0500   0.0000   0.7383 &   6.7845 r
  clock reconvergence pessimism                                                                           0.0000     6.7845
  clock uncertainty                                                                                       0.1000     6.8845
  library hold time                                                                     1.0000            0.4432     7.3277
  data required time                                                                                                 7.3277
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3277
  data arrival time                                                                                                 -4.6177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3231 
  total derate : arrival time                                                                             0.0557 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3788 

  slack (with derating applied) (VIOLATED)                                                               -2.7100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3312 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[37] (in)                                                          3.4575                     1.8684 &   3.8684 f
  la_data_in[37] (net)                                   2   0.2045 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8684 f
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4641   3.4611   0.9500  -0.2600  -0.2123 &   3.6561 f
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1943   0.9500            0.9585 &   4.6146 f
  mprj/buf_i[165] (net)                                  1   0.0073 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0031   0.1943   0.9500  -0.0003  -0.0002 &   4.6143 f
  data arrival time                                                                                                  4.6143

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7622   1.0500   0.0000   0.7348 &   6.7810 r
  clock reconvergence pessimism                                                                           0.0000     6.7810
  clock uncertainty                                                                                       0.1000     6.8810
  library hold time                                                                     1.0000            0.4427     7.3236
  data required time                                                                                                 7.3236
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3236
  data arrival time                                                                                                 -4.6143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3229 
  total derate : arrival time                                                                             0.0667 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3896 

  slack (with derating applied) (VIOLATED)                                                               -2.7093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3197 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[14] (in)                                                               3.6533                     1.9889 &   3.9889 f
  io_in[14] (net)                                        2   0.2171 
  mprj/io_in[14] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9889 f
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1014   3.6554   0.9500  -0.6271  -0.6051 &   3.3838 f
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2407   0.9500            1.0336 &   4.4174 f
  mprj/buf_i[206] (net)                                  2   0.0257 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2407   0.9500   0.0000   0.0005 &   4.4178 f
  data arrival time                                                                                                  4.4178

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7467   1.0500   0.0000   0.5447 &   6.5909 r
  clock reconvergence pessimism                                                                           0.0000     6.5909
  clock uncertainty                                                                                       0.1000     6.6909
  library hold time                                                                     1.0000            0.4352     7.1260
  data required time                                                                                                 7.1260
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1260
  data arrival time                                                                                                 -4.4178
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.7082

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3139 
  total derate : arrival time                                                                             0.0886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4024 

  slack (with derating applied) (VIOLATED)                                                               -2.7082 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3057 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[35] (in)                                                          3.5435                     1.9154 &   3.9154 f
  la_data_in[35] (net)                                   2   0.2096 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9154 f
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5109   3.5472   0.9500  -0.3101  -0.2630 &   3.6524 f
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1950   0.9500            0.9712 &   4.6236 f
  mprj/buf_i[163] (net)                                  1   0.0068 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1950   0.9500   0.0000   0.0001 &   4.6237 f
  data arrival time                                                                                                  4.6237

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7637   1.0500   0.0000   0.7321 &   6.7782 r
  clock reconvergence pessimism                                                                           0.0000     6.7782
  clock uncertainty                                                                                       0.1000     6.8782
  library hold time                                                                     1.0000            0.4426     7.3208
  data required time                                                                                                 7.3208
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3208
  data arrival time                                                                                                 -4.6237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3228 
  total derate : arrival time                                                                             0.0699 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3927 

  slack (with derating applied) (VIOLATED)                                                               -2.6971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3044 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[16] (in)                                                               3.3379                     1.8142 &   3.8142 f
  io_in[16] (net)                                        2   0.1980 
  mprj/io_in[16] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.8142 f
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5858   3.3396   0.9500  -0.3686  -0.3411 &   3.4731 f
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2261   0.9500            0.9744 &   4.4475 f
  mprj/buf_i[208] (net)                                  2   0.0222 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2261   0.9500   0.0000   0.0003 &   4.4478 f
  data arrival time                                                                                                  4.4478

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7441   1.0500   0.0000   0.5601 &   6.6062 r
  clock reconvergence pessimism                                                                           0.0000     6.6062
  clock uncertainty                                                                                       0.1000     6.7062
  library hold time                                                                     1.0000            0.4379     7.1441
  data required time                                                                                                 7.1441
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1441
  data arrival time                                                                                                 -4.4478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6963

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3146 
  total derate : arrival time                                                                             0.0722 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3867 

  slack (with derating applied) (VIOLATED)                                                               -2.6963 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3095 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[36] (in)                                                          3.4995                     1.8917 &   3.8917 f
  la_data_in[36] (net)                                   2   0.2070 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8917 f
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4841   3.5031   0.9500  -0.2767  -0.2290 &   3.6627 f
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1910   0.9500            0.9610 &   4.6237 f
  mprj/buf_i[164] (net)                                  1   0.0057 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0151   0.1910   0.9500  -0.0012  -0.0012 &   4.6224 f
  data arrival time                                                                                                  4.6224

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7637   1.0500   0.0000   0.7261 &   6.7723 r
  clock reconvergence pessimism                                                                           0.0000     6.7723
  clock uncertainty                                                                                       0.1000     6.8723
  library hold time                                                                     1.0000            0.4432     7.3155
  data required time                                                                                                 7.3155
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3155
  data arrival time                                                                                                 -4.6224
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6930

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3225 
  total derate : arrival time                                                                             0.0677 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3902 

  slack (with derating applied) (VIOLATED)                                                               -2.6930 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3028 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[55] (in)                                                          7.9505                     4.0793 &   6.0793 r
  la_data_in[55] (net)                                   2   0.2762 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0793 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.9394   7.9543   0.9500  -1.7338  -1.7270 &   4.3523 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2875   0.9500            0.2207 &   4.5730 r
  mprj/buf_i[183] (net)                                  2   0.0222 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1230   0.2875   0.9500  -0.0580  -0.0606 &   4.5124 r
  data arrival time                                                                                                  4.5124

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7521   1.0500   0.0000   0.7805 &   6.8267 r
  clock reconvergence pessimism                                                                           0.0000     6.8267
  clock uncertainty                                                                                       0.1000     6.9267
  library hold time                                                                     1.0000            0.2693     7.1960
  data required time                                                                                                 7.1960
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1960
  data arrival time                                                                                                 -4.5124
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6836

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3251 
  total derate : arrival time                                                                             0.1061 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4312 

  slack (with derating applied) (VIOLATED)                                                               -2.6836 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2523 



  Startpoint: la_oenb[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[88]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[24] (in)                                                             3.2332                     1.7532 &   3.7532 f
  la_oenb[24] (net)                                      2   0.1915 
  mprj/la_oenb[24] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7532 f
  mprj/la_oenb[24] (net) 
  mprj/i_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2205   3.2356   0.9500  -0.0788  -0.0336 &   3.7196 f
  mprj/i_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2075   0.9500            0.9404 &   4.6601 f
  mprj/buf_i[88] (net)                                   2   0.0141 
  mprj/i_FF[88]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0366   0.2075   0.9500  -0.0037  -0.0038 &   4.6563 f
  data arrival time                                                                                                  4.6563

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7626   1.0500   0.0000   0.7496 &   6.7957 r
  clock reconvergence pessimism                                                                           0.0000     6.7957
  clock uncertainty                                                                                       0.1000     6.8957
  library hold time                                                                     1.0000            0.4407     7.3364
  data required time                                                                                                 7.3364
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3364
  data arrival time                                                                                                 -4.6563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6801

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3236 
  total derate : arrival time                                                                             0.0562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3798 

  slack (with derating applied) (VIOLATED)                                                               -2.6801 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3003 



  Startpoint: io_in[12] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[204]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[12] (in)                                                               2.7880                     1.5132 &   3.5132 f
  io_in[12] (net)                                        2   0.1651 
  mprj/io_in[12] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.5132 f
  mprj/io_in[12] (net) 
  mprj/i_BUF[204]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1440   2.7896   0.9500  -0.0118   0.0248 &   3.5381 f
  mprj/i_BUF[204]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2169   0.9500            0.8884 &   4.4264 f
  mprj/buf_i[204] (net)                                  2   0.0247 
  mprj/i_FF[204]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2169   0.9500   0.0000   0.0004 &   4.4268 f
  data arrival time                                                                                                  4.4268

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[204]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7489   1.0500   0.0000   0.5197 &   6.5659 r
  clock reconvergence pessimism                                                                           0.0000     6.5659
  clock uncertainty                                                                                       0.1000     6.6659
  library hold time                                                                     1.0000            0.4393     7.1051
  data required time                                                                                                 7.1051
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1051
  data arrival time                                                                                                 -4.4268
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.0493 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3620 

  slack (with derating applied) (VIOLATED)                                                               -2.6783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.3163 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[54] (in)                                                          8.0760                     4.1453 &   6.1453 r
  la_data_in[54] (net)                                   2   0.2806 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.1453 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -3.0882   8.0798   0.9500  -1.7811  -1.7766 &   4.3686 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2650   0.9500            0.1946 &   4.5632 r
  mprj/buf_i[182] (net)                                  2   0.0140 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0825   0.2650   0.9500  -0.0385  -0.0403 &   4.5229 r
  data arrival time                                                                                                  4.5229

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7521   1.0500   0.0000   0.7805 &   6.8267 r
  clock reconvergence pessimism                                                                           0.0000     6.8267
  clock uncertainty                                                                                       0.1000     6.9267
  library hold time                                                                     1.0000            0.2699     7.1966
  data required time                                                                                                 7.1966
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1966
  data arrival time                                                                                                 -4.5229
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3251 
  total derate : arrival time                                                                             0.1061 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4312 

  slack (with derating applied) (VIOLATED)                                                               -2.6737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2424 



  Startpoint: la_oenb[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[108]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[44] (in)                                                             3.1780                     1.7205 &   3.7205 f
  la_oenb[44] (net)                                      2   0.1880 
  mprj/la_oenb[44] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7205 f
  mprj/la_oenb[44] (net) 
  mprj/i_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.1803   0.9500   0.0000   0.0520 &   3.7726 f
  mprj/i_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2034   0.9500            0.9286 &   4.7011 f
  mprj/buf_i[108] (net)                                  2   0.0130 
  mprj/i_FF[108]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0557   0.2034   0.9500  -0.0053  -0.0054 &   4.6957 f
  data arrival time                                                                                                  4.6957

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7538   1.0500   0.0000   0.7773 &   6.8234 r
  clock reconvergence pessimism                                                                           0.0000     6.8234
  clock uncertainty                                                                                       0.1000     6.9234
  library hold time                                                                     1.0000            0.4413     7.3647
  data required time                                                                                                 7.3647
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3647
  data arrival time                                                                                                 -4.6957
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6691

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3249 
  total derate : arrival time                                                                             0.0519 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3768 

  slack (with derating applied) (VIOLATED)                                                               -2.6691 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2923 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  io_in[9] (in)                                                                8.5694                     4.4167 &   6.4167 r
  io_in[9] (net)                                         2   0.2986 
  mprj/io_in[9] (user_proj_example)                                            0.0000   0.9500            0.0000 &   6.4167 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -4.2818   8.5720   0.9500  -2.3320  -2.3663 &   4.0504 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3098   0.9500            0.2081 &   4.2585 r
  mprj/buf_i[201] (net)                                  2   0.0271 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3098   0.9500   0.0000   0.0005 &   4.2590 r
  data arrival time                                                                                                  4.2590

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7458   1.0500   0.0000   0.5097 &   6.5559 r
  clock reconvergence pessimism                                                                           0.0000     6.5559
  clock uncertainty                                                                                       0.1000     6.6559
  library hold time                                                                     1.0000            0.2686     6.9245
  data required time                                                                                                 6.9245
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9245
  data arrival time                                                                                                 -4.2590
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6655

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3122 
  total derate : arrival time                                                                             0.1319 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4441 

  slack (with derating applied) (VIOLATED)                                                               -2.6655 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2214 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[1] (in)                                                           3.4930                     1.8969 &   3.8969 f
  la_data_in[1] (net)                                    2   0.2072 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8969 f
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6925   3.4954   0.9500  -0.3970  -0.3627 &   3.5342 f
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1863   0.9500            0.9551 &   4.4894 f
  mprj/buf_i[129] (net)                                  1   0.0041 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1863   0.9500   0.0000   0.0000 &   4.4894 f
  data arrival time                                                                                                  4.4894

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7543   1.0500   0.0000   0.5559 &   6.6020 r
  clock reconvergence pessimism                                                                           0.0000     6.6020
  clock uncertainty                                                                                       0.1000     6.7020
  library hold time                                                                     1.0000            0.4439     7.1459
  data required time                                                                                                 7.1459
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1459
  data arrival time                                                                                                 -4.4894
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6565

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3144 
  total derate : arrival time                                                                             0.0730 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3874 

  slack (with derating applied) (VIOLATED)                                                               -2.6565 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2691 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[45] (in)                                                             3.7844                     2.0532 &   4.0532 f
  la_oenb[45] (net)                                      2   0.2245 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.0532 f
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6885   3.7873   0.9500  -0.4152  -0.3745 &   3.6787 f
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2294   0.9500            1.0399 &   4.7186 f
  mprj/buf_i[109] (net)                                  2   0.0182 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0896   0.2294   0.9500  -0.0084  -0.0086 &   4.7100 f
  data arrival time                                                                                                  4.7100

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7525   1.0500   0.0000   0.7798 &   6.8259 r
  clock reconvergence pessimism                                                                           0.0000     6.8259
  clock uncertainty                                                                                       0.1000     6.9259
  library hold time                                                                     1.0000            0.4374     7.3633
  data required time                                                                                                 7.3633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3633
  data arrival time                                                                                                 -4.7100
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6533

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3250 
  total derate : arrival time                                                                             0.0792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4042 

  slack (with derating applied) (VIOLATED)                                                               -2.6533 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2491 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[27] (in)                                                               3.6341                     1.9714 &   3.9714 f
  io_in[27] (net)                                        2   0.2155 
  mprj/io_in[27] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.9714 f
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7731   3.6368   0.9500  -0.4738  -0.4412 &   3.5302 f
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2337   0.9500            1.0236 &   4.5538 f
  mprj/buf_i[219] (net)                                  2   0.0223 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0022   0.2337   0.9500  -0.0002   0.0001 &   4.5539 f
  data arrival time                                                                                                  4.5539

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7201   1.0500   0.0000   0.6217 &   6.6679 r
  clock reconvergence pessimism                                                                           0.0000     6.6679
  clock uncertainty                                                                                       0.1000     6.7679
  library hold time                                                                     1.0000            0.4367     7.2046
  data required time                                                                                                 7.2046
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2046
  data arrival time                                                                                                 -4.5539
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6507

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3175 
  total derate : arrival time                                                                             0.0805 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3981 

  slack (with derating applied) (VIOLATED)                                                               -2.6507 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2526 



  Startpoint: la_data_in[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[135]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[7] (in)                                                           2.9868                     1.6163 &   3.6163 f
  la_data_in[7] (net)                                    2   0.1766 
  mprj/la_data_in[7] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.6163 f
  mprj/la_data_in[7] (net) 
  mprj/i_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.9889   0.9500   0.0000   0.0460 &   3.6623 f
  mprj/i_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1746   0.9500            0.8723 &   4.5346 f
  mprj/buf_i[135] (net)                                  1   0.0040 
  mprj/i_FF[135]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1746   0.9500   0.0000   0.0000 &   4.5346 f
  data arrival time                                                                                                  4.5346

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7586   1.0500   0.0000   0.5834 &   6.6296 r
  clock reconvergence pessimism                                                                           0.0000     6.6296
  clock uncertainty                                                                                       0.1000     6.7296
  library hold time                                                                     1.0000            0.4456     7.1752
  data required time                                                                                                 7.1752
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1752
  data arrival time                                                                                                 -4.5346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6405

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3157 
  total derate : arrival time                                                                             0.0483 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3640 

  slack (with derating applied) (VIOLATED)                                                               -2.6405 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2765 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[30] (in)                                                           3.8544                     2.0818 &   4.0818 f
  wbs_adr_i[30] (net)                                    2   0.2281 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0818 f
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1646   3.8588   0.9500  -0.6887  -0.6522 &   3.4296 f
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1961   0.9500            1.0160 &   4.4456 f
  mprj/buf_i[62] (net)                                   1   0.0047 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1961   0.9500   0.0000   0.0000 &   4.4456 f
  data arrival time                                                                                                  4.4456

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7494   1.0500   0.0000   0.4905 &   6.5367 r
  clock reconvergence pessimism                                                                           0.0000     6.5367
  clock uncertainty                                                                                       0.1000     6.6367
  library hold time                                                                     1.0000            0.4424     7.0791
  data required time                                                                                                 7.0791
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0791
  data arrival time                                                                                                 -4.4456
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6335

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3113 
  total derate : arrival time                                                                             0.0916 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4029 

  slack (with derating applied) (VIOLATED)                                                               -2.6335 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2306 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[11] (in)                                                               3.2739                     1.7740 &   3.7740 f
  io_in[11] (net)                                        2   0.1938 
  mprj/io_in[11] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7740 f
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4819   3.2760   0.9500  -0.3197  -0.2882 &   3.4858 f
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2318   0.9500            0.9716 &   4.4574 f
  mprj/buf_i[203] (net)                                  2   0.0261 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2318   0.9500   0.0000   0.0005 &   4.4579 f
  data arrival time                                                                                                  4.4579

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7470   1.0500   0.0000   0.5069 &   6.5531 r
  clock reconvergence pessimism                                                                           0.0000     6.5531
  clock uncertainty                                                                                       0.1000     6.6531
  library hold time                                                                     1.0000            0.4370     7.0901
  data required time                                                                                                 7.0901
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0901
  data arrival time                                                                                                 -4.4579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6322

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3121 
  total derate : arrival time                                                                             0.0696 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3817 

  slack (with derating applied) (VIOLATED)                                                               -2.6322 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2506 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[2] (in)                                                           3.4343                     1.8566 &   3.8566 f
  la_data_in[2] (net)                                    2   0.2032 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8566 f
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5752   3.4377   0.9500  -0.3470  -0.3052 &   3.5514 f
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1995   0.9500            0.9604 &   4.5118 f
  mprj/buf_i[130] (net)                                  1   0.0093 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1995   0.9500   0.0000   0.0001 &   4.5119 f
  data arrival time                                                                                                  4.5119

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7544   1.0500   0.0000   0.5555 &   6.6016 r
  clock reconvergence pessimism                                                                           0.0000     6.6016
  clock uncertainty                                                                                       0.1000     6.7016
  library hold time                                                                     1.0000            0.4419     7.1435
  data required time                                                                                                 7.1435
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1435
  data arrival time                                                                                                 -4.5119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6316

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3144 
  total derate : arrival time                                                                             0.0710 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3854 

  slack (with derating applied) (VIOLATED)                                                               -2.6316 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2462 



  Startpoint: la_oenb[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[104]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[40] (in)                                                             3.2759                     1.7784 &   3.7784 f
  la_oenb[40] (net)                                      2   0.1942 
  mprj/la_oenb[40] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7784 f
  mprj/la_oenb[40] (net) 
  mprj/i_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1552   3.2780   0.9500  -0.0606  -0.0136 &   3.7649 f
  mprj/i_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1973   0.9500            0.9359 &   4.7008 f
  mprj/buf_i[104] (net)                                  2   0.0099 
  mprj/i_FF[104]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1973   0.9500   0.0000   0.0001 &   4.7009 f
  data arrival time                                                                                                  4.7009

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7603   1.0500   0.0000   0.7432 &   6.7894 r
  clock reconvergence pessimism                                                                           0.0000     6.7894
  clock uncertainty                                                                                       0.1000     6.8894
  library hold time                                                                     1.0000            0.4422     7.3316
  data required time                                                                                                 7.3316
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3316
  data arrival time                                                                                                 -4.7009
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6307

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3233 
  total derate : arrival time                                                                             0.0549 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3782 

  slack (with derating applied) (VIOLATED)                                                               -2.6307 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2524 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[27] (in)                                                           3.6999                     2.0004 &   4.0004 f
  wbs_adr_i[27] (net)                                    2   0.2190 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0004 f
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8876   3.7038   0.9500  -0.5722  -0.5353 &   3.4651 f
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2018   0.9500            1.0000 &   4.4651 f
  mprj/buf_i[59] (net)                                   1   0.0080 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2018   0.9500   0.0000   0.0001 &   4.4652 f
  data arrival time                                                                                                  4.4652

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7511   1.0500   0.0000   0.5041 &   6.5503 r
  clock reconvergence pessimism                                                                           0.0000     6.5503
  clock uncertainty                                                                                       0.1000     6.6503
  library hold time                                                                     1.0000            0.4415     7.0918
  data required time                                                                                                 7.0918
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0918
  data arrival time                                                                                                 -4.4652
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6266

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3119 
  total derate : arrival time                                                                             0.0847 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3966 

  slack (with derating applied) (VIOLATED)                                                               -2.6266 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2300 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[46] (in)                                                          4.0227                     2.1740 &   4.1740 f
  la_data_in[46] (net)                                   2   0.2382 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1740 f
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9100   4.0272   0.9500  -0.5458  -0.4995 &   3.6745 f
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2233   0.9500            1.0653 &   4.7398 f
  mprj/buf_i[174] (net)                                  2   0.0130 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0031   0.2233   0.9500  -0.0003  -0.0001 &   4.7397 f
  data arrival time                                                                                                  4.7397

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7527   1.0500   0.0000   0.7794 &   6.8256 r
  clock reconvergence pessimism                                                                           0.0000     6.8256
  clock uncertainty                                                                                       0.1000     6.9256
  library hold time                                                                     1.0000            0.4383     7.3639
  data required time                                                                                                 7.3639
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3639
  data arrival time                                                                                                 -4.7397
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6243

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3250 
  total derate : arrival time                                                                             0.0872 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4123 

  slack (with derating applied) (VIOLATED)                                                               -2.6243 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2120 



  Startpoint: io_in[26] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[218]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[26] (in)                                                               2.9670                     1.6035 &   3.6035 f
  io_in[26] (net)                                        2   0.1753 
  mprj/io_in[26] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.6035 f
  mprj/io_in[26] (net) 
  mprj/i_BUF[218]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   2.9696   0.9500   0.0000   0.0495 &   3.6530 f
  mprj/i_BUF[218]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2258   0.9500            0.9227 &   4.5757 f
  mprj/buf_i[218] (net)                                  2   0.0270 
  mprj/i_FF[218]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2258   0.9500   0.0000   0.0004 &   4.5761 f
  data arrival time                                                                                                  4.5761

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[218]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7249   1.0500   0.0000   0.6153 &   6.6615 r
  clock reconvergence pessimism                                                                           0.0000     6.6615
  clock uncertainty                                                                                       0.1000     6.7615
  library hold time                                                                     1.0000            0.4379     7.1994
  data required time                                                                                                 7.1994
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1994
  data arrival time                                                                                                 -4.5761
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6233

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3172 
  total derate : arrival time                                                                             0.0512 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3684 

  slack (with derating applied) (VIOLATED)                                                               -2.6233 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2549 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[40] (in)                                                          3.3931                     1.8358 &   3.8358 f
  la_data_in[40] (net)                                   2   0.2008 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.8358 f
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2306   3.3963   0.9500  -0.1361  -0.0862 &   3.7496 f
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2050   0.9500            0.9603 &   4.7099 f
  mprj/buf_i[168] (net)                                  2   0.0117 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0109   0.2050   0.9500  -0.0011  -0.0010 &   4.7089 f
  data arrival time                                                                                                  4.7089

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7603   1.0500   0.0000   0.7431 &   6.7893 r
  clock reconvergence pessimism                                                                           0.0000     6.7893
  clock uncertainty                                                                                       0.1000     6.8893
  library hold time                                                                     1.0000            0.4410     7.3303
  data required time                                                                                                 7.3303
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3303
  data arrival time                                                                                                 -4.7089
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3233 
  total derate : arrival time                                                                             0.0604 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3837 

  slack (with derating applied) (VIOLATED)                                                               -2.6214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2377 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[1] (in)                                                              3.8738                     2.0933 &   4.0933 f
  la_oenb[1] (net)                                       2   0.2293 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.0933 f
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0697   3.8781   0.9500  -0.6328  -0.5939 &   3.4994 f
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2023   0.9500            1.0247 &   4.5242 f
  mprj/buf_i[65] (net)                                   1   0.0067 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2023   0.9500   0.0000   0.0000 &   4.5242 f
  data arrival time                                                                                                  4.5242

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7544   1.0500   0.0000   0.5555 &   6.6017 r
  clock reconvergence pessimism                                                                           0.0000     6.6017
  clock uncertainty                                                                                       0.1000     6.7017
  library hold time                                                                     1.0000            0.4415     7.1432
  data required time                                                                                                 7.1432
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1432
  data arrival time                                                                                                 -4.5242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6190

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3144 
  total derate : arrival time                                                                             0.0893 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4037 

  slack (with derating applied) (VIOLATED)                                                               -2.6190 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2153 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[39] (in)                                                             4.0012                     2.1665 &   4.1665 f
  la_oenb[39] (net)                                      2   0.2372 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1665 f
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.8993   4.0053   0.9500  -0.5514  -0.5079 &   3.6587 f
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2199   0.9500            1.0591 &   4.7178 f
  mprj/buf_i[103] (net)                                  2   0.0120 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0017   0.2199   0.9500  -0.0002  -0.0001 &   4.7177 f
  data arrival time                                                                                                  4.7177

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7605   1.0500   0.0000   0.7425 &   6.7887 r
  clock reconvergence pessimism                                                                           0.0000     6.7887
  clock uncertainty                                                                                       0.1000     6.8887
  library hold time                                                                     1.0000            0.4388     7.3275
  data required time                                                                                                 7.3275
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3275
  data arrival time                                                                                                 -4.7177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6098

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3233 
  total derate : arrival time                                                                             0.0871 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4103 

  slack (with derating applied) (VIOLATED)                                                               -2.6098 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1995 



  Startpoint: la_oenb[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[112]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[48] (in)                                                             3.2590                     1.7607 &   3.7607 f
  la_oenb[48] (net)                                      2   0.1926 
  mprj/la_oenb[48] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7607 f
  mprj/la_oenb[48] (net) 
  mprj/i_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.2621   0.9500   0.0000   0.0578 &   3.8185 f
  mprj/i_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2055   0.9500            0.9421 &   4.7606 f
  mprj/buf_i[112] (net)                                  2   0.0131 
  mprj/i_FF[112]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0265   0.2055   0.9500  -0.0025  -0.0024 &   4.7582 f
  data arrival time                                                                                                  4.7582

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7519   1.0500   0.0000   0.7808 &   6.8270 r
  clock reconvergence pessimism                                                                           0.0000     6.8270
  clock uncertainty                                                                                       0.1000     6.9270
  library hold time                                                                     1.0000            0.4410     7.3680
  data required time                                                                                                 7.3680
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3680
  data arrival time                                                                                                 -4.7582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6098

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3251 
  total derate : arrival time                                                                             0.0528 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3779 

  slack (with derating applied) (VIOLATED)                                                               -2.6098 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2319 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  la_data_in[57] (in)                                                          7.8706                     4.0392 &   6.0392 r
  la_data_in[57] (net)                                   2   0.2734 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   0.9500            0.0000 &   6.0392 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -2.8987   7.8742   0.9500  -1.6772  -1.6690 &   4.3702 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2977   0.9500            0.2338 &   4.6040 r
  mprj/buf_i[185] (net)                                  2   0.0262 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0878   0.2977   0.9500  -0.0433  -0.0450 &   4.5590 r
  data arrival time                                                                                                  4.5590

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7628   1.0500   0.0000   0.7483 &   6.7944 r
  clock reconvergence pessimism                                                                           0.0000     6.7944
  clock uncertainty                                                                                       0.1000     6.8944
  library hold time                                                                     1.0000            0.2689     7.1633
  data required time                                                                                                 7.1633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1633
  data arrival time                                                                                                 -4.5590
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6043

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3235 
  total derate : arrival time                                                                             0.1032 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4267 

  slack (with derating applied) (VIOLATED)                                                               -2.6043 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1776 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[4] (in)                                                           3.2693                     1.7722 &   3.7722 f
  la_data_in[4] (net)                                    2   0.1936 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7722 f
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3449   3.2718   0.9500  -0.1976  -0.1556 &   3.6166 f
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1893   0.9500            0.9269 &   4.5435 f
  mprj/buf_i[132] (net)                                  1   0.0071 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0057   0.1893   0.9500  -0.0005  -0.0004 &   4.5431 f
  data arrival time                                                                                                  4.5431

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7542   1.0500   0.0000   0.5560 &   6.6022 r
  clock reconvergence pessimism                                                                           0.0000     6.6022
  clock uncertainty                                                                                       0.1000     6.7022
  library hold time                                                                     1.0000            0.4434     7.1456
  data required time                                                                                                 7.1456
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1456
  data arrival time                                                                                                 -4.5431
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.6025

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3144 
  total derate : arrival time                                                                             0.0614 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3758 

  slack (with derating applied) (VIOLATED)                                                               -2.6025 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2267 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[28] (in)                                                           3.9947                     2.1594 &   4.1594 f
  wbs_dat_i[28] (net)                                    2   0.2365 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1594 f
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1838   3.9992   0.9500  -0.7102  -0.6728 &   3.4865 f
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1960   0.9500            1.0342 &   4.5207 f
  mprj/buf_i[28] (net)                                   1   0.0037 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1960   0.9500   0.0000   0.0000 &   4.5207 f
  data arrival time                                                                                                  4.5207

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7536   1.0500   0.0000   0.5239 &   6.5701 r
  clock reconvergence pessimism                                                                           0.0000     6.5701
  clock uncertainty                                                                                       0.1000     6.6701
  library hold time                                                                     1.0000            0.4424     7.1125
  data required time                                                                                                 7.1125
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1125
  data arrival time                                                                                                 -4.5207
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5918

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3129 
  total derate : arrival time                                                                             0.0938 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4066 

  slack (with derating applied) (VIOLATED)                                                               -2.5918 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1851 



  Startpoint: la_oenb[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[114]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[50] (in)                                                             3.3122                     1.7912 &   3.7912 f
  la_oenb[50] (net)                                      2   0.1959 
  mprj/la_oenb[50] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.7912 f
  mprj/la_oenb[50] (net) 
  mprj/i_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.0825   3.3152   0.9500  -0.0068   0.0505 &   3.8417 f
  mprj/i_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1921   0.9500            0.9359 &   4.7776 f
  mprj/buf_i[114] (net)                                  1   0.0077 
  mprj/i_FF[114]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0959   0.1921   0.9500  -0.0086  -0.0090 &   4.7686 f
  data arrival time                                                                                                  4.7686

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7576   1.0500   0.0000   0.7689 &   6.8151 r
  clock reconvergence pessimism                                                                           0.0000     6.8151
  clock uncertainty                                                                                       0.1000     6.9151
  library hold time                                                                     1.0000            0.4430     7.3581
  data required time                                                                                                 7.3581
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3581
  data arrival time                                                                                                 -4.7686
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3245 
  total derate : arrival time                                                                             0.0531 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3776 

  slack (with derating applied) (VIOLATED)                                                               -2.5895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.2119 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[59] (in)                                                             4.0072                     2.1631 &   4.1631 f
  la_oenb[59] (net)                                      2   0.2371 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1631 f
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9064   4.0120   0.9500  -0.5641  -0.5133 &   3.6498 f
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2505   0.9500            1.0922 &   4.7421 f
  mprj/buf_i[123] (net)                                  2   0.0264 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0701   0.2505   0.9500  -0.0071  -0.0069 &   4.7352 f
  data arrival time                                                                                                  4.7352

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7635   1.0500   0.0000   0.7429 &   6.7891 r
  clock reconvergence pessimism                                                                           0.0000     6.7891
  clock uncertainty                                                                                       0.1000     6.8891
  library hold time                                                                     1.0000            0.4322     7.3213
  data required time                                                                                                 7.3213
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3213
  data arrival time                                                                                                 -4.7352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3233 
  total derate : arrival time                                                                             0.0902 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4135 

  slack (with derating applied) (VIOLATED)                                                               -2.5862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1726 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[27] (in)                                                           3.6581                     1.9765 &   3.9766 f
  wbs_dat_i[27] (net)                                    2   0.2164 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9766 f
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8452   3.6620   0.9500  -0.5088  -0.4684 &   3.5082 f
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2147   0.9500            1.0072 &   4.5154 f
  mprj/buf_i[27] (net)                                   2   0.0129 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2147   0.9500   0.0000   0.0001 &   4.5155 f
  data arrival time                                                                                                  4.5155

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7522   1.0500   0.0000   0.5129 &   6.5590 r
  clock reconvergence pessimism                                                                           0.0000     6.5590
  clock uncertainty                                                                                       0.1000     6.6590
  library hold time                                                                     1.0000            0.4396     7.0986
  data required time                                                                                                 7.0986
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0986
  data arrival time                                                                                                 -4.5155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3123 
  total derate : arrival time                                                                             0.0819 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3943 

  slack (with derating applied) (VIOLATED)                                                               -2.5831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1888 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[29] (in)                                                           3.5652                     1.9290 &   3.9290 f
  wbs_adr_i[29] (net)                                    2   0.2111 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9290 f
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6348   3.5687   0.9500  -0.4023  -0.3611 &   3.5679 f
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1851   0.9500            0.9641 &   4.5320 f
  mprj/buf_i[61] (net)                                   1   0.0031 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1851   0.9500   0.0000   0.0000 &   4.5320 f
  data arrival time                                                                                                  4.5320

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7509   1.0500   0.0000   0.5028 &   6.5490 r
  clock reconvergence pessimism                                                                           0.0000     6.5490
  clock uncertainty                                                                                       0.1000     6.6490
  library hold time                                                                     1.0000            0.4440     7.0930
  data required time                                                                                                 7.0930
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0930
  data arrival time                                                                                                 -4.5320
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5610

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3119 
  total derate : arrival time                                                                             0.0741 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3859 

  slack (with derating applied) (VIOLATED)                                                               -2.5610 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1751 



  Startpoint: la_oenb[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[111]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[47] (in)                                                             3.3391                     1.8059 &   3.8059 f
  la_oenb[47] (net)                                      2   0.1975 
  mprj/la_oenb[47] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8059 f
  mprj/la_oenb[47] (net) 
  mprj/i_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1018   3.3421   0.9500  -0.0084   0.0488 &   3.8547 f
  mprj/i_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2113   0.9500            0.9592 &   4.8139 f
  mprj/buf_i[111] (net)                                  2   0.0145 
  mprj/i_FF[111]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0661   0.2113   0.9500  -0.0063  -0.0065 &   4.8074 f
  data arrival time                                                                                                  4.8074

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7519   1.0500   0.0000   0.7809 &   6.8271 r
  clock reconvergence pessimism                                                                           0.0000     6.8271
  clock uncertainty                                                                                       0.1000     6.9271
  library hold time                                                                     1.0000            0.4401     7.3672
  data required time                                                                                                 7.3672
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3672
  data arrival time                                                                                                 -4.8074
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5598

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3251 
  total derate : arrival time                                                                             0.0543 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3794 

  slack (with derating applied) (VIOLATED)                                                               -2.5598 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1804 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[23] (in)                                                               3.9796                     2.1603 &   4.1603 f
  io_in[23] (net)                                        2   0.2363 
  mprj/io_in[23] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.1603 f
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0913   3.9827   0.9500  -0.6561  -0.6241 &   3.5362 f
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2570   0.9500            1.0954 &   4.6316 f
  mprj/buf_i[215] (net)                                  2   0.0300 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2570   0.9500   0.0000   0.0006 &   4.6322 f
  data arrival time                                                                                                  4.6322

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7263   1.0500   0.0000   0.6132 &   6.6594 r
  clock reconvergence pessimism                                                                           0.0000     6.6594
  clock uncertainty                                                                                       0.1000     6.7594
  library hold time                                                                     1.0000            0.4302     7.1896
  data required time                                                                                                 7.1896
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1896
  data arrival time                                                                                                 -4.6322
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3171 
  total derate : arrival time                                                                             0.0939 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4110 

  slack (with derating applied) (VIOLATED)                                                               -2.5575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1464 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[31] (in)                                                           3.8998                     2.1088 &   4.1088 f
  wbs_adr_i[31] (net)                                    2   0.2309 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1088 f
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1816   3.9041   0.9500  -0.7001  -0.6650 &   3.4438 f
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1980   0.9500            1.0238 &   4.4676 f
  mprj/buf_i[63] (net)                                   1   0.0050 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1980   0.9500   0.0000   0.0001 &   4.4676 f
  data arrival time                                                                                                  4.4676

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7419   1.0500   0.0000   0.4362 &   6.4824 r
  clock reconvergence pessimism                                                                           0.0000     6.4824
  clock uncertainty                                                                                       0.1000     6.5824
  library hold time                                                                     1.0000            0.4421     7.0245
  data required time                                                                                                 7.0245
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0245
  data arrival time                                                                                                 -4.4676
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5569

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3087 
  total derate : arrival time                                                                             0.0926 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4013 

  slack (with derating applied) (VIOLATED)                                                               -2.5569 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1556 



  Startpoint: la_oenb[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[110]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[46] (in)                                                             3.3606                     1.8154 &   3.8154 f
  la_oenb[46] (net)                                      2   0.1987 
  mprj/la_oenb[46] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8154 f
  mprj/la_oenb[46] (net) 
  mprj/i_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2395   3.3639   0.9500  -0.0197   0.0395 &   3.8549 f
  mprj/i_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2276   0.9500            0.9793 &   4.8343 f
  mprj/buf_i[110] (net)                                  2   0.0227 
  mprj/i_FF[110]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0719   0.2276   0.9500  -0.0073  -0.0074 &   4.8269 f
  data arrival time                                                                                                  4.8269

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7519   1.0500   0.0000   0.7810 &   6.8271 r
  clock reconvergence pessimism                                                                           0.0000     6.8271
  clock uncertainty                                                                                       0.1000     6.9271
  library hold time                                                                     1.0000            0.4377     7.3648
  data required time                                                                                                 7.3648
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3648
  data arrival time                                                                                                 -4.8269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5379

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3251 
  total derate : arrival time                                                                             0.0561 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3812 

  slack (with derating applied) (VIOLATED)                                                               -2.5379 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1567 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[53] (in)                                                          4.1970                     2.2671 &   4.2671 f
  la_data_in[53] (net)                                   2   0.2485 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2671 f
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9216   4.2020   0.9500  -0.5533  -0.5000 &   3.7670 f
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2043   0.9500            1.0689 &   4.8359 f
  mprj/buf_i[181] (net)                                  1   0.0052 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2043   0.9500   0.0000   0.0000 &   4.8359 f
  data arrival time                                                                                                  4.8359

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7522   1.0500   0.0000   0.7804 &   6.8265 r
  clock reconvergence pessimism                                                                           0.0000     6.8265
  clock uncertainty                                                                                       0.1000     6.9265
  library hold time                                                                     1.0000            0.4412     7.3677
  data required time                                                                                                 7.3677
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3677
  data arrival time                                                                                                 -4.8359
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5318

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3251 
  total derate : arrival time                                                                             0.0882 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4133 

  slack (with derating applied) (VIOLATED)                                                               -2.5318 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1185 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[25] (in)                                                           3.7753                     2.0414 &   4.0414 f
  wbs_dat_i[25] (net)                                    2   0.2235 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0414 f
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9770   3.7790   0.9500  -0.5909  -0.5532 &   3.4882 f
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1941   0.9500            1.0027 &   4.4909 f
  mprj/buf_i[25] (net)                                   1   0.0046 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1941   0.9500   0.0000   0.0000 &   4.4909 f
  data arrival time                                                                                                  4.4909

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7401   1.0500   0.0000   0.4214 &   6.4675 r
  clock reconvergence pessimism                                                                           0.0000     6.4675
  clock uncertainty                                                                                       0.1000     6.5675
  library hold time                                                                     1.0000            0.4427     7.0102
  data required time                                                                                                 7.0102
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0102
  data arrival time                                                                                                 -4.4909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5193

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3080 
  total derate : arrival time                                                                             0.0859 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3938 

  slack (with derating applied) (VIOLATED)                                                               -2.5193 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1254 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[2] (in)                                                              3.5174                     1.9023 &   3.9023 f
  la_oenb[2] (net)                                       2   0.2082 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   0.9500            0.0000 &   3.9023 f
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.4630   3.5209   0.9500  -0.2820  -0.2355 &   3.6668 f
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1911   0.9500            0.9635 &   4.6304 f
  mprj/buf_i[66] (net)                                   1   0.0056 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0161   0.1911   0.9500  -0.0013  -0.0014 &   4.6290 f
  data arrival time                                                                                                  4.6290

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7545   1.0500   0.0000   0.5553 &   6.6015 r
  clock reconvergence pessimism                                                                           0.0000     6.6015
  clock uncertainty                                                                                       0.1000     6.7015
  library hold time                                                                     1.0000            0.4431     7.1446
  data required time                                                                                                 7.1446
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1446
  data arrival time                                                                                                 -4.6290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3144 
  total derate : arrival time                                                                             0.0681 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3824 

  slack (with derating applied) (VIOLATED)                                                               -2.5156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1332 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[28] (in)                                                           3.5734                     1.9332 &   3.9332 f
  wbs_adr_i[28] (net)                                    2   0.2115 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9332 f
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5373   3.5770   0.9500  -0.3428  -0.2980 &   3.6352 f
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1948   0.9500            0.9751 &   4.6104 f
  mprj/buf_i[60] (net)                                   1   0.0065 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1948   0.9500   0.0000   0.0001 &   4.6104 f
  data arrival time                                                                                                  4.6104

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7544   1.0500   0.0000   0.5334 &   6.5795 r
  clock reconvergence pessimism                                                                           0.0000     6.5795
  clock uncertainty                                                                                       0.1000     6.6795
  library hold time                                                                     1.0000            0.4426     7.1221
  data required time                                                                                                 7.1221
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1221
  data arrival time                                                                                                 -4.6104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5117

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3133 
  total derate : arrival time                                                                             0.0717 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3850 

  slack (with derating applied) (VIOLATED)                                                               -2.5117 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1267 



  Startpoint: la_oenb[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[115]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[51] (in)                                                             3.4505                     1.8687 &   3.8687 f
  la_oenb[51] (net)                                      2   0.2043 
  mprj/la_oenb[51] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8687 f
  mprj/la_oenb[51] (net) 
  mprj/i_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2401   3.4533   0.9500  -0.0197   0.0377 &   3.9064 f
  mprj/i_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1920   0.9500            0.9551 &   4.8615 f
  mprj/buf_i[115] (net)                                  1   0.0065 
  mprj/i_FF[115]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0276   0.1920   0.9500  -0.0026  -0.0027 &   4.8588 f
  data arrival time                                                                                                  4.8588

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7529   1.0500   0.0000   0.7791 &   6.8252 r
  clock reconvergence pessimism                                                                           0.0000     6.8252
  clock uncertainty                                                                                       0.1000     6.9252
  library hold time                                                                     1.0000            0.4430     7.3682
  data required time                                                                                                 7.3682
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3682
  data arrival time                                                                                                 -4.8588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3250 
  total derate : arrival time                                                                             0.0545 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3795 

  slack (with derating applied) (VIOLATED)                                                               -2.5094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1300 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[52] (in)                                                             3.5324                     1.9083 &   3.9083 f
  la_oenb[52] (net)                                      2   0.2089 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9083 f
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2977   3.5359   0.9500  -0.0536   0.0085 &   3.9168 f
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1905   0.9500            0.9650 &   4.8819 f
  mprj/buf_i[116] (net)                                  1   0.0053 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0441   0.1905   0.9500  -0.0039  -0.0040 &   4.8778 f
  data arrival time                                                                                                  4.8778

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7523   1.0500   0.0000   0.7802 &   6.8264 r
  clock reconvergence pessimism                                                                           0.0000     6.8264
  clock uncertainty                                                                                       0.1000     6.9264
  library hold time                                                                     1.0000            0.4432     7.3696
  data required time                                                                                                 7.3696
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3696
  data arrival time                                                                                                 -4.8778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4918

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3251 
  total derate : arrival time                                                                             0.0571 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3822 

  slack (with derating applied) (VIOLATED)                                                               -2.4918 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.1096 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[34] (in)                                                          4.2155                     2.2827 &   4.2827 f
  la_data_in[34] (net)                                   2   0.2500 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2827 f
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0858   4.2199   0.9500  -0.5922  -0.5468 &   3.7359 f
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2250   0.9500            1.0921 &   4.8280 f
  mprj/buf_i[162] (net)                                  2   0.0122 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0145   0.2250   0.9500  -0.0012  -0.0011 &   4.8269 f
  data arrival time                                                                                                  4.8269

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7628   1.0500   0.0000   0.7316 &   6.7777 r
  clock reconvergence pessimism                                                                           0.0000     6.7777
  clock uncertainty                                                                                       0.1000     6.8777
  library hold time                                                                     1.0000            0.4381     7.3158
  data required time                                                                                                 7.3158
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3158
  data arrival time                                                                                                 -4.8269
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4889

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3227 
  total derate : arrival time                                                                             0.0911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4139 

  slack (with derating applied) (VIOLATED)                                                               -2.4889 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0750 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[5] (in)                                                              3.7274                     2.0205 &   4.0205 f
  la_oenb[5] (net)                                       2   0.2210 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   0.9500            0.0000 &   4.0205 f
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.5601   3.7308   0.9500  -0.4015  -0.3585 &   3.6620 f
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1966   0.9500            0.9985 &   4.6605 f
  mprj/buf_i[69] (net)                                   1   0.0059 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1966   0.9500   0.0000   0.0001 &   4.6606 f
  data arrival time                                                                                                  4.6606

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7540   1.0500   0.0000   0.5568 &   6.6029 r
  clock reconvergence pessimism                                                                           0.0000     6.6029
  clock uncertainty                                                                                       0.1000     6.7029
  library hold time                                                                     1.0000            0.4423     7.1453
  data required time                                                                                                 7.1453
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1453
  data arrival time                                                                                                 -4.6606
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4847

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3144 
  total derate : arrival time                                                                             0.0760 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3904 

  slack (with derating applied) (VIOLATED)                                                               -2.4847 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0943 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[26] (in)                                                           3.6613                     1.9805 &   3.9805 f
  wbs_adr_i[26] (net)                                    2   0.2168 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9805 f
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7049   3.6650   0.9500  -0.4509  -0.4090 &   3.5715 f
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1914   0.9500            0.9841 &   4.5555 f
  mprj/buf_i[58] (net)                                   1   0.0046 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1914   0.9500   0.0000   0.0000 &   4.5556 f
  data arrival time                                                                                                  4.5556

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7435   1.0500   0.0000   0.4473 &   6.4934 r
  clock reconvergence pessimism                                                                           0.0000     6.4934
  clock uncertainty                                                                                       0.1000     6.5934
  library hold time                                                                     1.0000            0.4431     7.0365
  data required time                                                                                                 7.0365
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0365
  data arrival time                                                                                                 -4.5556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4810

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3092 
  total derate : arrival time                                                                             0.0777 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3869 

  slack (with derating applied) (VIOLATED)                                                               -2.4810 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0940 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[56] (in)                                                          3.9422                     2.1314 &   4.1314 f
  la_data_in[56] (net)                                   2   0.2334 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.1314 f
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6925   3.9465   0.9500  -0.3984  -0.3433 &   3.7881 f
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2406   0.9500            1.0731 &   4.8612 f
  mprj/buf_i[184] (net)                                  2   0.0220 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0665   0.2406   0.9500  -0.0063  -0.0063 &   4.8549 f
  data arrival time                                                                                                  4.8549

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7619   1.0500   0.0000   0.7542 &   6.8004 r
  clock reconvergence pessimism                                                                           0.0000     6.8004
  clock uncertainty                                                                                       0.1000     6.9004
  library hold time                                                                     1.0000            0.4352     7.3356
  data required time                                                                                                 7.3356
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3356
  data arrival time                                                                                                 -4.8549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3238 
  total derate : arrival time                                                                             0.0807 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4045 

  slack (with derating applied) (VIOLATED)                                                               -2.4807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0762 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[53] (in)                                                             3.5502                     1.9181 &   3.9181 f
  la_oenb[53] (net)                                      2   0.2100 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9181 f
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3020   3.5538   0.9500  -0.0559   0.0076 &   3.9257 f
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1989   0.9500            0.9760 &   4.9017 f
  mprj/buf_i[117] (net)                                  1   0.0082 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0024   0.1989   0.9500  -0.0002  -0.0002 &   4.9015 f
  data arrival time                                                                                                  4.9015

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7519   1.0500   0.0000   0.7809 &   6.8271 r
  clock reconvergence pessimism                                                                           0.0000     6.8271
  clock uncertainty                                                                                       0.1000     6.9271
  library hold time                                                                     1.0000            0.4420     7.3691
  data required time                                                                                                 7.3691
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3691
  data arrival time                                                                                                 -4.9015
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4675

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3251 
  total derate : arrival time                                                                             0.0577 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3828 

  slack (with derating applied) (VIOLATED)                                                               -2.4675 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0848 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[58] (in)                                                          4.2128                     2.2760 &   4.2760 f
  la_data_in[58] (net)                                   2   0.2495 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2760 f
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.9835   4.2179   0.9500  -0.5841  -0.5304 &   3.7455 f
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2446   0.9500            1.1126 &   4.8581 f
  mprj/buf_i[186] (net)                                  2   0.0211 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0385   0.2446   0.9500  -0.0036  -0.0034 &   4.8547 f
  data arrival time                                                                                                  4.8547

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7607   1.0500   0.0000   0.7415 &   6.7877 r
  clock reconvergence pessimism                                                                           0.0000     6.7877
  clock uncertainty                                                                                       0.1000     6.8877
  library hold time                                                                     1.0000            0.4340     7.3217
  data required time                                                                                                 7.3217
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3217
  data arrival time                                                                                                 -4.8547
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4670

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3232 
  total derate : arrival time                                                                             0.0923 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4156 

  slack (with derating applied) (VIOLATED)                                                               -2.4670 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0514 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[25] (in)                                                           3.5778                     1.9356 &   3.9356 f
  wbs_adr_i[25] (net)                                    2   0.2118 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9356 f
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6425   3.5814   0.9500  -0.3912  -0.3485 &   3.5871 f
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1911   0.9500            0.9720 &   4.5591 f
  mprj/buf_i[57] (net)                                   1   0.0051 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1911   0.9500   0.0000   0.0001 &   4.5591 f
  data arrival time                                                                                                  4.5591

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7398   1.0500   0.0000   0.4195 &   6.4657 r
  clock reconvergence pessimism                                                                           0.0000     6.4657
  clock uncertainty                                                                                       0.1000     6.5657
  library hold time                                                                     1.0000            0.4431     7.0088
  data required time                                                                                                 7.0088
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0088
  data arrival time                                                                                                 -4.5591
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3079 
  total derate : arrival time                                                                             0.0740 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3819 

  slack (with derating applied) (VIOLATED)                                                               -2.4497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0678 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[55] (in)                                                             3.9639                     2.1427 &   4.1427 f
  la_oenb[55] (net)                                      2   0.2347 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.1427 f
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6094   3.9681   0.9500  -0.3687  -0.3117 &   3.8309 f
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2402   0.9500            1.0755 &   4.9065 f
  mprj/buf_i[119] (net)                                  2   0.0216 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0350   0.2402   0.9500  -0.0035  -0.0034 &   4.9031 f
  data arrival time                                                                                                  4.9031

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   1.0500   0.0000   0.7562 &   6.8024 r
  clock reconvergence pessimism                                                                           0.0000     6.8024
  clock uncertainty                                                                                       0.1000     6.9024
  library hold time                                                                     1.0000            0.4353     7.3377
  data required time                                                                                                 7.3377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3377
  data arrival time                                                                                                 -4.9031
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3239 
  total derate : arrival time                                                                             0.0792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4031 

  slack (with derating applied) (VIOLATED)                                                               -2.4346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0314 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[6] (in)                                                           3.6727                     1.9897 &   3.9897 f
  la_data_in[6] (net)                                    2   0.2176 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9897 f
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4550   3.6759   0.9500  -0.2930  -0.2458 &   3.7439 f
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1890   0.9500            0.9832 &   4.7271 f
  mprj/buf_i[134] (net)                                  1   0.0037 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1890   0.9500   0.0000   0.0000 &   4.7271 f
  data arrival time                                                                                                  4.7271

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7536   1.0500   0.0000   0.5579 &   6.6040 r
  clock reconvergence pessimism                                                                           0.0000     6.6040
  clock uncertainty                                                                                       0.1000     6.7040
  library hold time                                                                     1.0000            0.4434     7.1475
  data required time                                                                                                 7.1475
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1475
  data arrival time                                                                                                 -4.7271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4204

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3145 
  total derate : arrival time                                                                             0.0697 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3841 

  slack (with derating applied) (VIOLATED)                                                               -2.4204 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0362 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_dat_i[31] (in)                                                           8.5945                     4.4230 &   6.4230 r
  wbs_dat_i[31] (net)                                    2   0.2992 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4230 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.7021   8.5975   0.9500  -2.1720  -2.1932 &   4.2298 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2364   0.9500            0.1394 &   4.3692 r
  mprj/buf_i[31] (net)                                   1   0.0040 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2364   0.9500   0.0000   0.0000 &   4.3692 r
  data arrival time                                                                                                  4.3692

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7317   1.0500   0.0000   0.3673 &   6.4135 r
  clock reconvergence pessimism                                                                           0.0000     6.4135
  clock uncertainty                                                                                       0.1000     6.5135
  library hold time                                                                     1.0000            0.2708     6.7843
  data required time                                                                                                 6.7843
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7843
  data arrival time                                                                                                 -4.3692
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4151

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3054 
  total derate : arrival time                                                                             0.1205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4259 

  slack (with derating applied) (VIOLATED)                                                               -2.4151 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9891 



  Startpoint: io_in[25] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[217]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[25] (in)                                                               3.2779                     1.7705 &   3.7705 f
  io_in[25] (net)                                        2   0.1937 
  mprj/io_in[25] (user_proj_example)                                           0.0000   0.9500            0.0000 &   3.7705 f
  mprj/io_in[25] (net) 
  mprj/i_BUF[217]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.2812   0.9500   0.0000   0.0595 &   3.8300 f
  mprj/i_BUF[217]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2255   0.9500            0.9656 &   4.7956 f
  mprj/buf_i[217] (net)                                  2   0.0227 
  mprj/i_FF[217]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2255   0.9500   0.0000   0.0003 &   4.7960 f
  data arrival time                                                                                                  4.7960

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[217]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7227   1.0500   0.0000   0.6184 &   6.6645 r
  clock reconvergence pessimism                                                                           0.0000     6.6645
  clock uncertainty                                                                                       0.1000     6.7645
  library hold time                                                                     1.0000            0.4380     7.2025
  data required time                                                                                                 7.2025
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2025
  data arrival time                                                                                                 -4.7960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.4065

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3174 
  total derate : arrival time                                                                             0.0540 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3713 

  slack (with derating applied) (VIOLATED)                                                               -2.4065 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0352 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[16] (in)                                                           8.3746                     4.2978 &   6.2978 r
  wbs_adr_i[16] (net)                                    2   0.2910 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.2978 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.6563   8.3787   0.9500  -2.1210  -2.1288 &   4.1689 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2455   0.9500            0.1599 &   4.3289 r
  mprj/buf_i[48] (net)                                   1   0.0074 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0925   0.2455   0.9500  -0.0422  -0.0443 &   4.2846 r
  data arrival time                                                                                                  4.2846

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7046   1.0500   0.0000   0.2579 &   6.3041 r
  clock reconvergence pessimism                                                                           0.0000     6.3041
  clock uncertainty                                                                                       0.1000     6.4041
  library hold time                                                                     1.0000            0.2707     6.6748
  data required time                                                                                                 6.6748
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6748
  data arrival time                                                                                                 -4.2846
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3902

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3002 
  total derate : arrival time                                                                             0.1218 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4219 

  slack (with derating applied) (VIOLATED)                                                               -2.3902 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9683 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[20] (in)                                                           4.3928                     2.3700 &   4.3700 f
  wbs_dat_i[20] (net)                                    2   0.2600 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3700 f
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6033   4.3986   0.9500  -0.9695  -0.9303 &   3.4397 f
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2037   0.9500            1.0938 &   4.5335 f
  mprj/buf_i[20] (net)                                   1   0.0037 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2037   0.9500   0.0000   0.0000 &   4.5335 f
  data arrival time                                                                                                  4.5335

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7248   1.0500   0.0000   0.3363 &   6.3825 r
  clock reconvergence pessimism                                                                           0.0000     6.3825
  clock uncertainty                                                                                       0.1000     6.4825
  library hold time                                                                     1.0000            0.4412     6.9237
  data required time                                                                                                 6.9237
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9237
  data arrival time                                                                                                 -4.5335
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3902

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3039 
  total derate : arrival time                                                                             0.1107 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4146 

  slack (with derating applied) (VIOLATED)                                                               -2.3902 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9756 



  Startpoint: wbs_dat_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[29]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[29] (in)                                                           3.2322                     1.7482 &   3.7482 f
  wbs_dat_i[29] (net)                                    2   0.1912 
  mprj/wbs_dat_i[29] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.7482 f
  mprj/wbs_dat_i[29] (net) 
  mprj/i_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.1611   3.2352   0.9500  -0.0132   0.0407 &   3.7889 f
  mprj/i_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1829   0.9500            0.9152 &   4.7041 f
  mprj/buf_i[29] (net)                                   1   0.0050 
  mprj/i_FF[29]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1829   0.9500   0.0000   0.0000 &   4.7041 f
  data arrival time                                                                                                  4.7041

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7509   1.0500   0.0000   0.5028 &   6.5490 r
  clock reconvergence pessimism                                                                           0.0000     6.5490
  clock uncertainty                                                                                       0.1000     6.6490
  library hold time                                                                     1.0000            0.4444     7.0933
  data required time                                                                                                 7.0933
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0933
  data arrival time                                                                                                 -4.7041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3892

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3119 
  total derate : arrival time                                                                             0.0517 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3636 

  slack (with derating applied) (VIOLATED)                                                               -2.3892 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -2.0257 



  Startpoint: la_oenb[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[124]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[60] (in)                                                             3.4626                     1.8713 &   3.8713 f
  la_oenb[60] (net)                                      2   0.2048 
  mprj/la_oenb[60] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8713 f
  mprj/la_oenb[60] (net) 
  mprj/i_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.4659   0.9500   0.0000   0.0638 &   3.9351 f
  mprj/i_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2428   0.9500            1.0096 &   4.9447 f
  mprj/buf_i[124] (net)                                  2   0.0293 
  mprj/i_FF[124]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0181   0.2428   0.9500  -0.0015  -0.0009 &   4.9438 f
  data arrival time                                                                                                  4.9438

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7637   1.0500   0.0000   0.7388 &   6.7850 r
  clock reconvergence pessimism                                                                           0.0000     6.7850
  clock uncertainty                                                                                       0.1000     6.8850
  library hold time                                                                     1.0000            0.4345     7.3195
  data required time                                                                                                 7.3195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3195
  data arrival time                                                                                                 -4.9438
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3757

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3231 
  total derate : arrival time                                                                             0.0566 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3797 

  slack (with derating applied) (VIOLATED)                                                               -2.3757 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9960 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[63] (in)                                                             4.3291                     2.3362 &   4.3362 f
  la_oenb[63] (net)                                      2   0.2562 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.3362 f
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.2967   4.3347   0.9500  -0.7916  -0.7433 &   3.5929 f
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3224   0.9500            1.2073 &   4.8003 f
  mprj/buf_i[127] (net)                                  2   0.0573 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0092   0.3225   0.9500  -0.0008   0.0027 &   4.8029 f
  data arrival time                                                                                                  4.8029

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7616   1.0500   0.0000   0.6194 &   6.6656 r
  clock reconvergence pessimism                                                                           0.0000     6.6656
  clock uncertainty                                                                                       0.1000     6.7656
  library hold time                                                                     1.0000            0.4104     7.1760
  data required time                                                                                                 7.1760
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1760
  data arrival time                                                                                                 -4.8029
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3731

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3174 
  total derate : arrival time                                                                             0.1080 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4254 

  slack (with derating applied) (VIOLATED)                                                               -2.3731 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9477 



  Startpoint: la_oenb[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[120]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[56] (in)                                                             3.5118                     1.8977 &   3.8977 f
  la_oenb[56] (net)                                      2   0.2077 
  mprj/la_oenb[56] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.8977 f
  mprj/la_oenb[56] (net) 
  mprj/i_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.5153   0.9500   0.0000   0.0650 &   3.9626 f
  mprj/i_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2465   0.9500            1.0203 &   4.9829 f
  mprj/buf_i[120] (net)                                  2   0.0305 
  mprj/i_FF[120]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1029   0.2465   0.9500  -0.0106  -0.0106 &   4.9723 f
  data arrival time                                                                                                  4.9723

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7622   1.0500   0.0000   0.7519 &   6.7981 r
  clock reconvergence pessimism                                                                           0.0000     6.7981
  clock uncertainty                                                                                       0.1000     6.8981
  library hold time                                                                     1.0000            0.4334     7.3315
  data required time                                                                                                 7.3315
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3315
  data arrival time                                                                                                 -4.9723
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3592

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3237 
  total derate : arrival time                                                                             0.0577 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3814 

  slack (with derating applied) (VIOLATED)                                                               -2.3592 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9778 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[18] (in)                                                           4.4249                     2.3866 &   4.3866 f
  wbs_adr_i[18] (net)                                    2   0.2618 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3866 f
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.7496   4.4307   0.9500  -1.0216  -0.9839 &   3.4027 f
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2075   0.9500            1.1018 &   4.5045 f
  mprj/buf_i[50] (net)                                   1   0.0047 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2075   0.9500   0.0000   0.0000 &   4.5045 f
  data arrival time                                                                                                  4.5045

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7098   1.0500   0.0000   0.2760 &   6.3221 r
  clock reconvergence pessimism                                                                           0.0000     6.3221
  clock uncertainty                                                                                       0.1000     6.4221
  library hold time                                                                     1.0000            0.4407     6.8628
  data required time                                                                                                 6.8628
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8628
  data arrival time                                                                                                 -4.5045
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3583

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3011 
  total derate : arrival time                                                                             0.1137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4148 

  slack (with derating applied) (VIOLATED)                                                               -2.3583 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9435 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[26] (in)                                                           3.4793                     1.8812 &   3.8812 f
  wbs_dat_i[26] (net)                                    2   0.2059 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8812 f
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3835   3.4826   0.9500  -0.1844  -0.1327 &   3.7486 f
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1873   0.9500            0.9544 &   4.7029 f
  mprj/buf_i[26] (net)                                   1   0.0046 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1873   0.9500   0.0000   0.0000 &   4.7030 f
  data arrival time                                                                                                  4.7030

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7462   1.0500   0.0000   0.4662 &   6.5124 r
  clock reconvergence pessimism                                                                           0.0000     6.5124
  clock uncertainty                                                                                       0.1000     6.6124
  library hold time                                                                     1.0000            0.4437     7.0561
  data required time                                                                                                 7.0561
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0561
  data arrival time                                                                                                 -4.7030
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3531

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3101 
  total derate : arrival time                                                                             0.0627 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3728 

  slack (with derating applied) (VIOLATED)                                                               -2.3531 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9803 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[14] (in)                                                           7.9736                     4.0908 &   6.0908 r
  wbs_adr_i[14] (net)                                    2   0.2770 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.0908 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5011   7.9775   0.9500  -1.9483  -1.9506 &   4.1403 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2268   0.9500            0.1641 &   4.3043 r
  mprj/buf_i[46] (net)                                   1   0.0036 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2268   0.9500   0.0000   0.0000 &   4.3043 r
  data arrival time                                                                                                  4.3043

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6968   1.0500   0.0000   0.2336 &   6.2798 r
  clock reconvergence pessimism                                                                           0.0000     6.2798
  clock uncertainty                                                                                       0.1000     6.3798
  library hold time                                                                     1.0000            0.2706     6.6504
  data required time                                                                                                 6.6504
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6504
  data arrival time                                                                                                 -4.3043
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3460

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2990 
  total derate : arrival time                                                                             0.1111 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4101 

  slack (with derating applied) (VIOLATED)                                                               -2.3460 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9359 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[17] (in)                                                           4.3123                     2.3256 &   4.3256 f
  wbs_dat_i[17] (net)                                    2   0.2551 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3256 f
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5151   4.3181   0.9500  -0.9314  -0.8910 &   3.4345 f
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2021   0.9500            1.0817 &   4.5162 f
  mprj/buf_i[17] (net)                                   1   0.0036 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2021   0.9500   0.0000   0.0000 &   4.5163 f
  data arrival time                                                                                                  4.5163

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7035   1.0500   0.0000   0.2710 &   6.3172 r
  clock reconvergence pessimism                                                                           0.0000     6.3172
  clock uncertainty                                                                                       0.1000     6.4172
  library hold time                                                                     1.0000            0.4415     6.8587
  data required time                                                                                                 6.8587
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8587
  data arrival time                                                                                                 -4.5163
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3424

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3008 
  total derate : arrival time                                                                             0.1081 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4089 

  slack (with derating applied) (VIOLATED)                                                               -2.3424 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9335 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[13] (in)                                                           8.7380                     4.4823 &   6.4823 r
  wbs_adr_i[13] (net)                                    2   0.3036 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4823 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.8846   8.7425   0.9500  -2.2421  -2.2470 &   4.2354 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2444   0.9500            0.1391 &   4.3744 r
  mprj/buf_i[45] (net)                                   1   0.0057 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2444   0.9500   0.0000   0.0000 &   4.3745 r
  data arrival time                                                                                                  4.3745

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7058   1.0500   0.0000   0.2906 &   6.3367 r
  clock reconvergence pessimism                                                                           0.0000     6.3367
  clock uncertainty                                                                                       0.1000     6.4367
  library hold time                                                                     1.0000            0.2707     6.7075
  data required time                                                                                                 6.7075
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7075
  data arrival time                                                                                                 -4.3745
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3330

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3017 
  total derate : arrival time                                                                             0.1251 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4268 

  slack (with derating applied) (VIOLATED)                                                               -2.3330 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9062 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[21] (in)                                                           3.9001                     2.1081 &   4.1081 f
  wbs_adr_i[21] (net)                                    2   0.2309 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1081 f
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9341   3.9043   0.9500  -0.5582  -0.5140 &   3.5941 f
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1935   0.9500            1.0193 &   4.6135 f
  mprj/buf_i[53] (net)                                   1   0.0035 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1935   0.9500   0.0000   0.0000 &   4.6135 f
  data arrival time                                                                                                  4.6135

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7249   1.0500   0.0000   0.3363 &   6.3824 r
  clock reconvergence pessimism                                                                           0.0000     6.3824
  clock uncertainty                                                                                       0.1000     6.4824
  library hold time                                                                     1.0000            0.4428     6.9252
  data required time                                                                                                 6.9252
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9252
  data arrival time                                                                                                 -4.6135
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3117

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3039 
  total derate : arrival time                                                                             0.0854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3893 

  slack (with derating applied) (VIOLATED)                                                               -2.3117 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9225 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[15] (in)                                                           8.2670                     4.2452 &   6.2452 r
  wbs_adr_i[15] (net)                                    2   0.2874 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.2452 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.5999   8.2707   0.9500  -2.0486  -2.0556 &   4.1896 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2313   0.9500            0.1523 &   4.3419 r
  mprj/buf_i[47] (net)                                   1   0.0038 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2313   0.9500   0.0000   0.0000 &   4.3419 r
  data arrival time                                                                                                  4.3419

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6964   1.0500   0.0000   0.2339 &   6.2801 r
  clock reconvergence pessimism                                                                           0.0000     6.2801
  clock uncertainty                                                                                       0.1000     6.3801
  library hold time                                                                     1.0000            0.2707     6.6508
  data required time                                                                                                 6.6508
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6508
  data arrival time                                                                                                 -4.3419
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3089

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2991 
  total derate : arrival time                                                                             0.1155 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4145 

  slack (with derating applied) (VIOLATED)                                                               -2.3089 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8944 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[20] (in)                                                           4.4222                     2.3871 &   4.3871 f
  wbs_adr_i[20] (net)                                    2   0.2618 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3871 f
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6261   4.4278   0.9500  -0.9721  -0.9332 &   3.4539 f
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2038   0.9500            1.0976 &   4.5515 f
  mprj/buf_i[52] (net)                                   1   0.0035 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2038   0.9500   0.0000   0.0000 &   4.5516 f
  data arrival time                                                                                                  4.5516

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7031   1.0500   0.0000   0.2714 &   6.3176 r
  clock reconvergence pessimism                                                                           0.0000     6.3176
  clock uncertainty                                                                                       0.1000     6.4176
  library hold time                                                                     1.0000            0.4412     6.8588
  data required time                                                                                                 6.8588
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8588
  data arrival time                                                                                                 -4.5516
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3072

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3008 
  total derate : arrival time                                                                             0.1110 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4118 

  slack (with derating applied) (VIOLATED)                                                               -2.3072 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8954 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[61] (in)                                                             4.1718                     2.2483 &   4.2483 f
  la_oenb[61] (net)                                      2   0.2466 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2483 f
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7829   4.1773   0.9500  -0.4709  -0.4071 &   3.8412 f
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2751   0.9500            1.1402 &   4.9814 f
  mprj/buf_i[125] (net)                                  2   0.0371 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0241   0.2752   0.9500  -0.0020  -0.0012 &   4.9802 f
  data arrival time                                                                                                  4.9802

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7645   1.0500   0.0000   0.7121 &   6.7583 r
  clock reconvergence pessimism                                                                           0.0000     6.7583
  clock uncertainty                                                                                       0.1000     6.8583
  library hold time                                                                     1.0000            0.4247     7.2830
  data required time                                                                                                 7.2830
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2830
  data arrival time                                                                                                 -4.9802
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.3028

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3218 
  total derate : arrival time                                                                             0.0883 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4101 

  slack (with derating applied) (VIOLATED)                                                               -2.3028 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8927 



  Startpoint: la_oenb[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[122]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[58] (in)                                                             3.6167                     1.9509 &   3.9509 f
  la_oenb[58] (net)                                      2   0.2137 
  mprj/la_oenb[58] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9509 f
  mprj/la_oenb[58] (net) 
  mprj/i_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.6207   0.9500   0.0000   0.0714 &   4.0223 f
  mprj/i_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2310   0.9500            1.0186 &   5.0409 f
  mprj/buf_i[122] (net)                                  2   0.0212 
  mprj/i_FF[122]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0306   0.2310   0.9500  -0.0029  -0.0027 &   5.0382 f
  data arrival time                                                                                                  5.0382

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7608   1.0500   0.0000   0.7410 &   6.7871 r
  clock reconvergence pessimism                                                                           0.0000     6.7871
  clock uncertainty                                                                                       0.1000     6.8871
  library hold time                                                                     1.0000            0.4371     7.3243
  data required time                                                                                                 7.3243
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3243
  data arrival time                                                                                                 -5.0382
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2861

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3232 
  total derate : arrival time                                                                             0.0575 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3807 

  slack (with derating applied) (VIOLATED)                                                               -2.2861 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.9054 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[62] (in)                                                          4.1128                     2.2216 &   4.2216 f
  la_data_in[62] (net)                                   2   0.2435 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.2216 f
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7960   4.1178   0.9500  -0.4848  -0.4273 &   3.7943 f
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2965   0.9500            1.1554 &   4.9497 f
  mprj/buf_i[190] (net)                                  2   0.0487 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0494   0.2965   0.9500  -0.0063  -0.0054 &   4.9443 f
  data arrival time                                                                                                  4.9443

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7645   1.0500   0.0000   0.6636 &   6.7097 r
  clock reconvergence pessimism                                                                           0.0000     6.7097
  clock uncertainty                                                                                       0.1000     6.8097
  library hold time                                                                     1.0000            0.4183     7.2280
  data required time                                                                                                 7.2280
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2280
  data arrival time                                                                                                 -4.9443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3195 
  total derate : arrival time                                                                             0.0897 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4092 

  slack (with derating applied) (VIOLATED)                                                               -2.2837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8744 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[30] (in)                                                           4.4152                     2.3893 &   4.3893 f
  wbs_dat_i[30] (net)                                    2   0.2618 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3893 f
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2620   4.4200   0.9500  -0.7619  -0.7195 &   3.6698 f
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2070   0.9500            1.0998 &   4.7696 f
  mprj/buf_i[30] (net)                                   1   0.0046 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2070   0.9500   0.0000   0.0000 &   4.7697 f
  data arrival time                                                                                                  4.7697

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7462   1.0500   0.0000   0.4662 &   6.5124 r
  clock reconvergence pessimism                                                                           0.0000     6.5124
  clock uncertainty                                                                                       0.1000     6.6124
  library hold time                                                                     1.0000            0.4408     7.0532
  data required time                                                                                                 7.0532
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0532
  data arrival time                                                                                                 -4.7697
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2835

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3101 
  total derate : arrival time                                                                             0.1002 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4103 

  slack (with derating applied) (VIOLATED)                                                               -2.2835 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8732 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[24] (in)                                                           3.9112                     2.1176 &   4.1176 f
  wbs_dat_i[24] (net)                                    2   0.2318 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1176 f
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8329   3.9150   0.9500  -0.5012  -0.4575 &   3.6601 f
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1990   0.9500            1.0263 &   4.6863 f
  mprj/buf_i[24] (net)                                   1   0.0053 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1990   0.9500   0.0000   0.0000 &   4.6864 f
  data arrival time                                                                                                  4.6864

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7333   1.0500   0.0000   0.3752 &   6.4214 r
  clock reconvergence pessimism                                                                           0.0000     6.4214
  clock uncertainty                                                                                       0.1000     6.5214
  library hold time                                                                     1.0000            0.4419     6.9633
  data required time                                                                                                 6.9633
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9633
  data arrival time                                                                                                 -4.6864
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2769

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3058 
  total derate : arrival time                                                                             0.0827 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3885 

  slack (with derating applied) (VIOLATED)                                                               -2.2769 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8885 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[22] (in)                                                           3.9387                     2.1282 &   4.1282 f
  wbs_adr_i[22] (net)                                    2   0.2331 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.1282 f
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8755   3.9430   0.9500  -0.5277  -0.4813 &   3.6470 f
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1979   0.9500            1.0288 &   4.6758 f
  mprj/buf_i[54] (net)                                   1   0.0047 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1979   0.9500   0.0000   0.0000 &   4.6758 f
  data arrival time                                                                                                  4.6758

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7285   1.0500   0.0000   0.3525 &   6.3987 r
  clock reconvergence pessimism                                                                           0.0000     6.3987
  clock uncertainty                                                                                       0.1000     6.4987
  library hold time                                                                     1.0000            0.4421     6.9408
  data required time                                                                                                 6.9408
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9408
  data arrival time                                                                                                 -4.6758
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2650

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3047 
  total derate : arrival time                                                                             0.0844 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3891 

  slack (with derating applied) (VIOLATED)                                                               -2.2650 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8760 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[23] (in)                                                           3.8610                     2.0873 &   4.0873 f
  wbs_adr_i[23] (net)                                    2   0.2286 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0873 f
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9136   3.8651   0.9500  -0.5468  -0.5035 &   3.5838 f
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1950   0.9500            1.0157 &   4.5994 f
  mprj/buf_i[55] (net)                                   1   0.0043 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1950   0.9500   0.0000   0.0000 &   4.5995 f
  data arrival time                                                                                                  4.5995

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7037   1.0500   0.0000   0.2709 &   6.3170 r
  clock reconvergence pessimism                                                                           0.0000     6.3170
  clock uncertainty                                                                                       0.1000     6.4170
  library hold time                                                                     1.0000            0.4426     6.8596
  data required time                                                                                                 6.8596
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8596
  data arrival time                                                                                                 -4.5995
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2601

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3008 
  total derate : arrival time                                                                             0.0845 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3853 

  slack (with derating applied) (VIOLATED)                                                               -2.2601 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8748 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[23] (in)                                                           3.8543                     2.0835 &   4.0835 f
  wbs_dat_i[23] (net)                                    2   0.2282 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0835 f
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.8620   3.8584   0.9500  -0.5400  -0.4962 &   3.5874 f
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1934   0.9500            1.0131 &   4.6005 f
  mprj/buf_i[23] (net)                                   1   0.0037 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1934   0.9500   0.0000   0.0000 &   4.6005 f
  data arrival time                                                                                                  4.6005

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7039   1.0500   0.0000   0.2707 &   6.3169 r
  clock reconvergence pessimism                                                                           0.0000     6.3169
  clock uncertainty                                                                                       0.1000     6.4169
  library hold time                                                                     1.0000            0.4428     6.8597
  data required time                                                                                                 6.8597
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8597
  data arrival time                                                                                                 -4.6005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2592

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3008 
  total derate : arrival time                                                                             0.0840 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3849 

  slack (with derating applied) (VIOLATED)                                                               -2.2592 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8744 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[16] (in)                                                           4.2544                     2.2978 &   4.2978 f
  wbs_dat_i[16] (net)                                    2   0.2519 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2978 f
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3864   4.2594   0.9500  -0.8224  -0.7810 &   3.5168 f
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2128   0.9500            1.0849 &   4.6018 f
  mprj/buf_i[16] (net)                                   1   0.0077 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0436   0.2128   0.9500  -0.0040  -0.0041 &   4.5977 f
  data arrival time                                                                                                  4.5977

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7046   1.0500   0.0000   0.2579 &   6.3041 r
  clock reconvergence pessimism                                                                           0.0000     6.3041
  clock uncertainty                                                                                       0.1000     6.4041
  library hold time                                                                     1.0000            0.4399     6.8440
  data required time                                                                                                 6.8440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8440
  data arrival time                                                                                                 -4.5977
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2463

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3002 
  total derate : arrival time                                                                             0.1028 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4030 

  slack (with derating applied) (VIOLATED)                                                               -2.2463 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8433 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[10] (in)                                                           8.7360                     4.4805 &   6.4805 r
  wbs_adr_i[10] (net)                                    2   0.3035 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   6.4805 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -3.8508   8.7407   0.9500  -2.2330  -2.2364 &   4.2441 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2388   0.9500            0.1339 &   4.3780 r
  mprj/buf_i[42] (net)                                   1   0.0042 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2388   0.9500   0.0000   0.0000 &   4.3780 r
  data arrival time                                                                                                  4.3780

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6953   1.0500   0.0000   0.1976 &   6.2438 r
  clock reconvergence pessimism                                                                           0.0000     6.2438
  clock uncertainty                                                                                       0.1000     6.3438
  library hold time                                                                     1.0000            0.2709     6.6147
  data required time                                                                                                 6.6147
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6147
  data arrival time                                                                                                 -4.3780
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2367

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2973 
  total derate : arrival time                                                                             0.1244 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4217 

  slack (with derating applied) (VIOLATED)                                                               -2.2367 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8150 



  Startpoint: la_oenb[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[121]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[57] (in)                                                             3.7042                     1.9987 &   3.9987 f
  la_oenb[57] (net)                                      2   0.2190 
  mprj/la_oenb[57] (user_proj_example)                                         0.0000   0.9500            0.0000 &   3.9987 f
  mprj/la_oenb[57] (net) 
  mprj/i_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.7083   0.9500   0.0000   0.0724 &   4.0710 f
  mprj/i_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2273   0.9500            1.0267 &   5.0978 f
  mprj/buf_i[121] (net)                                  2   0.0181 
  mprj/i_FF[121]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2273   0.9500   0.0000   0.0003 &   5.0980 f
  data arrival time                                                                                                  5.0980

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7604   1.0500   0.0000   0.7429 &   6.7890 r
  clock reconvergence pessimism                                                                           0.0000     6.7890
  clock uncertainty                                                                                       0.1000     6.8890
  library hold time                                                                     1.0000            0.4377     7.3267
  data required time                                                                                                 7.3267
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3267
  data arrival time                                                                                                 -5.0980
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2287

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3233 
  total derate : arrival time                                                                             0.0579 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3811 

  slack (with derating applied) (VIOLATED)                                                               -2.2287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8476 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[12] (in)                                                           4.7690                     2.5706 &   4.5706 f
  wbs_adr_i[12] (net)                                    2   0.2822 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5706 f
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.9271   4.7758   0.9500  -1.1343  -1.0904 &   3.4802 f
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2098   0.9500            1.1489 &   4.6290 f
  mprj/buf_i[44] (net)                                   1   0.0032 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2098   0.9500   0.0000   0.0000 &   4.6290 f
  data arrival time                                                                                                  4.6290

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7052   1.0500   0.0000   0.2512 &   6.2974 r
  clock reconvergence pessimism                                                                           0.0000     6.2974
  clock uncertainty                                                                                       0.1000     6.3974
  library hold time                                                                     1.0000            0.4403     6.8377
  data required time                                                                                                 6.8377
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8377
  data arrival time                                                                                                 -4.6290
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.2087

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2999 
  total derate : arrival time                                                                             0.1225 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4223 

  slack (with derating applied) (VIOLATED)                                                               -2.2087 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7863 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[24] (in)                                                           3.7376                     2.0238 &   4.0238 f
  wbs_adr_i[24] (net)                                    2   0.2215 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0238 f
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6353   3.7411   0.9500  -0.3865  -0.3409 &   3.6828 f
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1909   0.9500            0.9942 &   4.6771 f
  mprj/buf_i[56] (net)                                   1   0.0038 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1909   0.9500   0.0000   0.0000 &   4.6771 f
  data arrival time                                                                                                  4.6771

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7031   1.0500   0.0000   0.2714 &   6.3176 r
  clock reconvergence pessimism                                                                           0.0000     6.3176
  clock uncertainty                                                                                       0.1000     6.4176
  library hold time                                                                     1.0000            0.4432     6.8608
  data required time                                                                                                 6.8608
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8608
  data arrival time                                                                                                 -4.6771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1837

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3008 
  total derate : arrival time                                                                             0.0751 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3759 

  slack (with derating applied) (VIOLATED)                                                               -2.1837 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.8078 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[54] (in)                                                             4.2364                     2.2939 &   4.2939 f
  la_oenb[54] (net)                                      2   0.2512 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2939 f
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4680   4.2407   0.9500  -0.2977  -0.2345 &   4.0594 f
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2428   0.9500            1.1135 &   5.1729 f
  mprj/buf_i[118] (net)                                  2   0.0199 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0594   0.2428   0.9500  -0.0058  -0.0059 &   5.1670 f
  data arrival time                                                                                                  5.1670

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7597   1.0500   0.0000   0.7631 &   6.8092 r
  clock reconvergence pessimism                                                                           0.0000     6.8092
  clock uncertainty                                                                                       0.1000     6.9092
  library hold time                                                                     1.0000            0.4346     7.3438
  data required time                                                                                                 7.3438
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3438
  data arrival time                                                                                                 -5.1670
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1768

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3242 
  total derate : arrival time                                                                             0.0779 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4021 

  slack (with derating applied) (VIOLATED)                                                               -2.1768 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7746 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[59] (in)                                                          4.3425                     2.3446 &   4.3446 f
  la_data_in[59] (net)                                   2   0.2571 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.3446 f
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.6612   4.3478   0.9500  -0.4084  -0.3422 &   4.0024 f
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2660   0.9500            1.1525 &   5.1549 f
  mprj/buf_i[187] (net)                                  2   0.0306 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0106   0.2660   0.9500  -0.0011  -0.0005 &   5.1544 f
  data arrival time                                                                                                  5.1544

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7615   1.0500   0.0000   0.7380 &   6.7842 r
  clock reconvergence pessimism                                                                           0.0000     6.7842
  clock uncertainty                                                                                       0.1000     6.8842
  library hold time                                                                     1.0000            0.4275     7.3117
  data required time                                                                                                 7.3117
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3117
  data arrival time                                                                                                 -5.1544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1572

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3231 
  total derate : arrival time                                                                             0.0857 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4088 

  slack (with derating applied) (VIOLATED)                                                               -2.1572 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7485 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[13] (in)                                                           4.6339                     2.4998 &   4.4998 f
  wbs_dat_i[13] (net)                                    2   0.2743 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.4998 f
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.6557   4.6399   0.9500  -0.9686  -0.9213 &   3.5785 f
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2121   0.9500            1.1336 &   4.7121 f
  mprj/buf_i[13] (net)                                   1   0.0049 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2121   0.9500   0.0000   0.0000 &   4.7121 f
  data arrival time                                                                                                  4.7121

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7052   1.0500   0.0000   0.2577 &   6.3039 r
  clock reconvergence pessimism                                                                           0.0000     6.3039
  clock uncertainty                                                                                       0.1000     6.4039
  library hold time                                                                     1.0000            0.4400     6.8438
  data required time                                                                                                 6.8438
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8438
  data arrival time                                                                                                 -4.7121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3002 
  total derate : arrival time                                                                             0.1131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4133 

  slack (with derating applied) (VIOLATED)                                                               -2.1317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7184 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[14] (in)                                                           4.1638                     2.2479 &   4.2479 f
  wbs_dat_i[14] (net)                                    2   0.2464 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2479 f
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1353   4.1688   0.9500  -0.6640  -0.6148 &   3.6330 f
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2007   0.9500            1.0609 &   4.6940 f
  mprj/buf_i[14] (net)                                   1   0.0042 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0352   0.2007   0.9500  -0.0030  -0.0032 &   4.6908 f
  data arrival time                                                                                                  4.6908

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6968   1.0500   0.0000   0.2336 &   6.2798 r
  clock reconvergence pessimism                                                                           0.0000     6.2798
  clock uncertainty                                                                                       0.1000     6.3798
  library hold time                                                                     1.0000            0.4417     6.8215
  data required time                                                                                                 6.8215
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8215
  data arrival time                                                                                                 -4.6908
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1306

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2990 
  total derate : arrival time                                                                             0.0935 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3926 

  slack (with derating applied) (VIOLATED)                                                               -2.1306 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7381 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[17] (in)                                                           4.4350                     2.3929 &   4.3929 f
  wbs_adr_i[17] (net)                                    2   0.2625 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3929 f
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3484   4.4409   0.9500  -0.8396  -0.7924 &   3.6005 f
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2031   0.9500            1.0986 &   4.6991 f
  mprj/buf_i[49] (net)                                   1   0.0032 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2031   0.9500   0.0000   0.0000 &   4.6992 f
  data arrival time                                                                                                  4.6992

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6972   1.0500   0.0000   0.2333 &   6.2794 r
  clock reconvergence pessimism                                                                           0.0000     6.2794
  clock uncertainty                                                                                       0.1000     6.3794
  library hold time                                                                     1.0000            0.4413     6.8208
  data required time                                                                                                 6.8208
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8208
  data arrival time                                                                                                 -4.6992
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2990 
  total derate : arrival time                                                                             0.1045 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4035 

  slack (with derating applied) (VIOLATED)                                                               -2.1216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7181 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[22] (in)                                                           3.4342                     1.8556 &   3.8556 f
  wbs_dat_i[22] (net)                                    2   0.2031 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.8556 f
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2903   3.4376   0.9500  -0.1176  -0.0618 &   3.7938 f
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1884   0.9500            0.9492 &   4.7430 f
  mprj/buf_i[22] (net)                                   1   0.0054 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1884   0.9500   0.0000   0.0000 &   4.7430 f
  data arrival time                                                                                                  4.7430

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7032   1.0500   0.0000   0.2714 &   6.3175 r
  clock reconvergence pessimism                                                                           0.0000     6.3175
  clock uncertainty                                                                                       0.1000     6.4175
  library hold time                                                                     1.0000            0.4435     6.8611
  data required time                                                                                                 6.8611
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8611
  data arrival time                                                                                                 -4.7430
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1181

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3008 
  total derate : arrival time                                                                             0.0591 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3599 

  slack (with derating applied) (VIOLATED)                                                               -2.1181 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7582 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[29] (in)                                                               4.2211                     2.2770 &   4.2770 f
  io_in[29] (net)                                        2   0.2497 
  mprj/io_in[29] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2770 f
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.5044   4.2263   0.9500  -0.3586  -0.2927 &   3.9843 f
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2448   0.9500            1.1138 &   5.0981 f
  mprj/buf_i[221] (net)                                  2   0.0211 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2448   0.9500   0.0000   0.0003 &   5.0984 f
  data arrival time                                                                                                  5.0984

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6283 &   6.6744 r
  clock reconvergence pessimism                                                                           0.0000     6.6744
  clock uncertainty                                                                                       0.1000     6.7744
  library hold time                                                                     1.0000            0.4339     7.2084
  data required time                                                                                                 7.2084
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2084
  data arrival time                                                                                                 -5.0984
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3178 
  total derate : arrival time                                                                             0.0810 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3988 

  slack (with derating applied) (VIOLATED)                                                               -2.1100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7112 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[21] (in)                                                           3.5205                     1.9000 &   3.9000 f
  wbs_dat_i[21] (net)                                    2   0.2081 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9000 f
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2838   3.5243   0.9500  -0.0828  -0.0205 &   3.8795 f
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1847   0.9500            0.9575 &   4.8370 f
  mprj/buf_i[21] (net)                                   1   0.0033 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1847   0.9500   0.0000   0.0000 &   4.8370 f
  data arrival time                                                                                                  4.8370

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7289   1.0500   0.0000   0.3545 &   6.4007 r
  clock reconvergence pessimism                                                                           0.0000     6.4007
  clock uncertainty                                                                                       0.1000     6.5007
  library hold time                                                                     1.0000            0.4441     6.9448
  data required time                                                                                                 6.9448
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.9448
  data arrival time                                                                                                 -4.8370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.1077

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3048 
  total derate : arrival time                                                                             0.0580 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3628 

  slack (with derating applied) (VIOLATED)                                                               -2.1077 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7449 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[15] (in)                                                           4.3467                     2.3468 &   4.3468 f
  wbs_dat_i[15] (net)                                    2   0.2573 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3468 f
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2220   4.3519   0.9500  -0.7422  -0.6932 &   3.6536 f
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2058   0.9500            1.0898 &   4.7434 f
  mprj/buf_i[15] (net)                                   1   0.0047 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0334   0.2058   0.9500  -0.0030  -0.0031 &   4.7403 f
  data arrival time                                                                                                  4.7403

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6965   1.0500   0.0000   0.2339 &   6.2800 r
  clock reconvergence pessimism                                                                           0.0000     6.2800
  clock uncertainty                                                                                       0.1000     6.3800
  library hold time                                                                     1.0000            0.4409     6.8210
  data required time                                                                                                 6.8210
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8210
  data arrival time                                                                                                 -4.7403
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0806

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2990 
  total derate : arrival time                                                                             0.0992 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3982 

  slack (with derating applied) (VIOLATED)                                                               -2.0806 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6824 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[61] (in)                                                          3.8764                     2.0972 &   4.0972 f
  la_data_in[61] (net)                                   2   0.2296 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   0.9500            0.0000 &   4.0972 f
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2439   3.8803   0.9500  -0.0200   0.0518 &   4.1490 f
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2769   0.9500            1.1033 &   5.2523 f
  mprj/buf_i[189] (net)                                  2   0.0414 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0209   0.2769   0.9500  -0.0023  -0.0015 &   5.2508 f
  data arrival time                                                                                                  5.2508

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7637   1.0500   0.0000   0.7370 &   6.7832 r
  clock reconvergence pessimism                                                                           0.0000     6.7832
  clock uncertainty                                                                                       0.1000     6.8832
  library hold time                                                                     1.0000            0.4242     7.3074
  data required time                                                                                                 7.3074
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.3074
  data arrival time                                                                                                 -5.2508
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0566

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3230 
  total derate : arrival time                                                                             0.0631 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3861 

  slack (with derating applied) (VIOLATED)                                                               -2.0566 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6706 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_data_in[63] (in)                                                          3.6936                     1.9950 &   3.9950 f
  la_data_in[63] (net)                                   2   0.2185 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   0.9500            0.0000 &   3.9950 f
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1940   3.6976   0.9500  -0.0159   0.0554 &   4.0504 f
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2975   0.9500            1.0960 &   5.1464 f
  mprj/buf_i[191] (net)                                  2   0.0527 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0347   0.2976   0.9500  -0.0033  -0.0003 &   5.1461 f
  data arrival time                                                                                                  5.1461

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7628   1.0500   0.0000   0.6340 &   6.6802 r
  clock reconvergence pessimism                                                                           0.0000     6.6802
  clock uncertainty                                                                                       0.1000     6.7802
  library hold time                                                                     1.0000            0.4179     7.1981
  data required time                                                                                                 7.1981
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1981
  data arrival time                                                                                                 -5.1461
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.0521

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3181 
  total derate : arrival time                                                                             0.0626 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3807 

  slack (with derating applied) (VIOLATED)                                                               -2.0521 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6714 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 r
  wbs_adr_i[1] (in)                                                            9.1545                     4.6894 &   6.6894 r
  wbs_adr_i[1] (net)                                     2   0.3179 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   6.6894 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -4.2434   9.1601   0.9500  -2.2608  -2.2498 &   4.4396 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2549   0.9500            0.1263 &   4.5659 r
  mprj/buf_i[33] (net)                                   1   0.0071 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0638   0.2549   0.9500  -0.0283  -0.0296 &   4.5363 r
  data arrival time                                                                                                  4.5363

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6604   1.0500   0.0000   0.1068 &   6.1530 r
  clock reconvergence pessimism                                                                           0.0000     6.1530
  clock uncertainty                                                                                       0.1000     6.2530
  library hold time                                                                     1.0000            0.2706     6.5235
  data required time                                                                                                 6.5235
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.5235
  data arrival time                                                                                                 -4.5363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2930 
  total derate : arrival time                                                                             0.1276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4206 

  slack (with derating applied) (VIOLATED)                                                               -1.9872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5666 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[10] (in)                                                           4.1051                     2.2142 &   4.2142 f
  wbs_dat_i[10] (net)                                    2   0.2428 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2142 f
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6934   4.1103   0.9500  -0.4324  -0.3697 &   3.8445 f
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1956   0.9500            1.0482 &   4.8926 f
  mprj/buf_i[10] (net)                                   1   0.0028 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1956   0.9500   0.0000   0.0000 &   4.8927 f
  data arrival time                                                                                                  4.8927

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7058   1.0500   0.0000   0.2906 &   6.3368 r
  clock reconvergence pessimism                                                                           0.0000     6.3368
  clock uncertainty                                                                                       0.1000     6.4368
  library hold time                                                                     1.0000            0.4425     6.8792
  data required time                                                                                                 6.8792
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8792
  data arrival time                                                                                                 -4.8927
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9866

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3018 
  total derate : arrival time                                                                             0.0812 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3830 

  slack (with derating applied) (VIOLATED)                                                               -1.9866 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6036 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[12] (in)                                                           4.4368                     2.3920 &   4.3920 f
  wbs_dat_i[12] (net)                                    2   0.2625 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.3920 f
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.1503   4.4428   0.9500  -0.6672  -0.6081 &   3.7839 f
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2118   0.9500            1.1077 &   4.8916 f
  mprj/buf_i[12] (net)                                   1   0.0061 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2118   0.9500   0.0000   0.0000 &   4.8917 f
  data arrival time                                                                                                  4.8917

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7059   1.0500   0.0000   0.2905 &   6.3367 r
  clock reconvergence pessimism                                                                           0.0000     6.3367
  clock uncertainty                                                                                       0.1000     6.4367
  library hold time                                                                     1.0000            0.4400     6.8767
  data required time                                                                                                 6.8767
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8767
  data arrival time                                                                                                 -4.8917
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3017 
  total derate : arrival time                                                                             0.0965 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3983 

  slack (with derating applied) (VIOLATED)                                                               -1.9850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5867 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[19] (in)                                                           4.1582                     2.2459 &   4.2459 f
  wbs_adr_i[19] (net)                                    2   0.2462 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.2459 f
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7042   4.1631   0.9500  -0.4746  -0.4178 &   3.8281 f
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2083   0.9500            1.0679 &   4.8960 f
  mprj/buf_i[51] (net)                                   1   0.0068 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2083   0.9500   0.0000   0.0000 &   4.8960 f
  data arrival time                                                                                                  4.8960

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7118   1.0500   0.0000   0.2819 &   6.3281 r
  clock reconvergence pessimism                                                                           0.0000     6.3281
  clock uncertainty                                                                                       0.1000     6.4281
  library hold time                                                                     1.0000            0.4405     6.8686
  data required time                                                                                                 6.8686
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8686
  data arrival time                                                                                                 -4.8960
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9726

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3013 
  total derate : arrival time                                                                             0.0842 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3855 

  slack (with derating applied) (VIOLATED)                                                               -1.9726 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5870 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  la_oenb[62] (in)                                                             4.1940                     2.2630 &   4.2630 f
  la_oenb[62] (net)                                      2   0.2482 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   0.9500            0.0000 &   4.2630 f
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4894   4.1991   0.9500  -0.2975  -0.2276 &   4.0354 f
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3323   0.9500            1.1999 &   5.2353 f
  mprj/buf_i[126] (net)                                  2   0.0645 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.1092   0.3324   0.9500  -0.0120  -0.0091 &   5.2262 f
  data arrival time                                                                                                  5.2262

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7633   1.0500   0.0000   0.6415 &   6.6876 r
  clock reconvergence pessimism                                                                           0.0000     6.6876
  clock uncertainty                                                                                       0.1000     6.7876
  library hold time                                                                     1.0000            0.4074     7.1950
  data required time                                                                                                 7.1950
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1950
  data arrival time                                                                                                 -5.2262
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9688

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3185 
  total derate : arrival time                                                                             0.0833 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4017 

  slack (with derating applied) (VIOLATED)                                                               -1.9688 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5671 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[18] (in)                                                           3.5576                     1.9197 &   3.9197 f
  wbs_dat_i[18] (net)                                    2   0.2103 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9197 f
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.2511   3.5615   0.9500  -0.0446   0.0213 &   3.9410 f
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1900   0.9500            0.9682 &   4.9091 f
  mprj/buf_i[18] (net)                                   1   0.0049 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1900   0.9500   0.0000   0.0000 &   4.9092 f
  data arrival time                                                                                                  4.9092

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7120   1.0500   0.0000   0.2829 &   6.3291 r
  clock reconvergence pessimism                                                                           0.0000     6.3291
  clock uncertainty                                                                                       0.1000     6.4291
  library hold time                                                                     1.0000            0.4433     6.8724
  data required time                                                                                                 6.8724
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8724
  data arrival time                                                                                                 -4.9092
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9632

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3014 
  total derate : arrival time                                                                             0.0568 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3581 

  slack (with derating applied) (VIOLATED)                                                               -1.9632 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.6050 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[19] (in)                                                           3.6228                     1.9560 &   3.9560 f
  wbs_dat_i[19] (net)                                    2   0.2142 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   0.9500            0.0000 &   3.9560 f
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3136   3.6267   0.9500  -0.0751  -0.0099 &   3.9461 f
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1909   0.9500            0.9781 &   4.9242 f
  mprj/buf_i[19] (net)                                   1   0.0047 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1909   0.9500   0.0000   0.0000 &   4.9243 f
  data arrival time                                                                                                  4.9243

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7126   1.0500   0.0000   0.2849 &   6.3311 r
  clock reconvergence pessimism                                                                           0.0000     6.3311
  clock uncertainty                                                                                       0.1000     6.4311
  library hold time                                                                     1.0000            0.4432     6.8743
  data required time                                                                                                 6.8743
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8743
  data arrival time                                                                                                 -4.9243
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9500

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3015 
  total derate : arrival time                                                                             0.0589 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3603 

  slack (with derating applied) (VIOLATED)                                                               -1.9500 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5897 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[11] (in)                                                           4.6604                     2.5105 &   4.5105 f
  wbs_dat_i[11] (net)                                    2   0.2757 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.5105 f
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3017   4.6671   0.9500  -0.7759  -0.7152 &   3.7954 f
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2097   0.9500            1.1347 &   4.9300 f
  mprj/buf_i[11] (net)                                   1   0.0039 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2097   0.9500   0.0000   0.0000 &   4.9301 f
  data arrival time                                                                                                  4.9301

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.7044   1.0500   0.0000   0.2580 &   6.3042 r
  clock reconvergence pessimism                                                                           0.0000     6.3042
  clock uncertainty                                                                                       0.1000     6.4042
  library hold time                                                                     1.0000            0.4403     6.8445
  data required time                                                                                                 6.8445
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8445
  data arrival time                                                                                                 -4.9301
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.9145

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3002 
  total derate : arrival time                                                                             0.1037 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4039 

  slack (with derating applied) (VIOLATED)                                                               -1.9145 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.5105 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[6] (in)                                                            4.6251                     2.4947 &   4.4947 f
  wbs_dat_i[6] (net)                                     2   0.2738 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4947 f
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.6246   4.6313   0.9500  -0.9825  -0.9349 &   3.5598 f
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2277   0.9500            1.1484 &   4.7082 f
  mprj/buf_i[6] (net)                                    2   0.0102 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2277   0.9500   0.0000   0.0001 &   4.7083 f
  data arrival time                                                                                                  4.7083

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6752   1.0500   0.0000   0.0205 &   6.0667 r
  clock reconvergence pessimism                                                                           0.0000     6.0667
  clock uncertainty                                                                                       0.1000     6.1667
  library hold time                                                                     1.0000            0.4376     6.6043
  data required time                                                                                                 6.6043
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6043
  data arrival time                                                                                                 -4.7083
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8960

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2889 
  total derate : arrival time                                                                             0.1147 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4036 

  slack (with derating applied) (VIOLATED)                                                               -1.8960 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4925 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[5] (in)                                                            4.6117                     2.4851 &   4.4851 f
  wbs_adr_i[5] (net)                                     2   0.2728 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4851 f
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.3643   4.6184   0.9500  -0.8169  -0.7576 &   3.7275 f
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2195   0.9500            1.1384 &   4.8659 f
  mprj/buf_i[37] (net)                                   1   0.0076 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0144   0.2195   0.9500  -0.0012  -0.0012 &   4.8647 f
  data arrival time                                                                                                  4.8647

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6839   1.0500   0.0000   0.1684 &   6.2146 r
  clock reconvergence pessimism                                                                           0.0000     6.2146
  clock uncertainty                                                                                       0.1000     6.3146
  library hold time                                                                     1.0000            0.4388     6.7535
  data required time                                                                                                 6.7535
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7535
  data arrival time                                                                                                 -4.8647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2959 
  total derate : arrival time                                                                             0.1061 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4020 

  slack (with derating applied) (VIOLATED)                                                               -1.8887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4867 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[9] (in)                                                            4.3443                     2.3439 &   4.3439 f
  wbs_dat_i[9] (net)                                     2   0.2571 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3439 f
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.3194   4.3497   0.9500  -0.7851  -0.7365 &   3.6074 f
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2320   0.9500            1.1161 &   4.7235 f
  mprj/buf_i[9] (net)                                    2   0.0137 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0886   0.2320   0.9500  -0.0083  -0.0086 &   4.7149 f
  data arrival time                                                                                                  4.7149

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6738   1.0500   0.0000   0.0192 &   6.0654 r
  clock reconvergence pessimism                                                                           0.0000     6.0654
  clock uncertainty                                                                                       0.1000     6.1654
  library hold time                                                                     1.0000            0.4370     6.6023
  data required time                                                                                                 6.6023
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6023
  data arrival time                                                                                                 -4.7149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8874

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2888 
  total derate : arrival time                                                                             0.1030 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3919 

  slack (with derating applied) (VIOLATED)                                                               -1.8874 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4955 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[4] (in)                                                            4.2577                     2.2941 &   4.2941 f
  wbs_dat_i[4] (net)                                     2   0.2517 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2941 f
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.9463   4.2637   0.9500  -0.5487  -0.4845 &   3.8096 f
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2075   0.9500            1.0801 &   4.8897 f
  mprj/buf_i[4] (net)                                    1   0.0059 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0161   0.2075   0.9500  -0.0014  -0.0014 &   4.8883 f
  data arrival time                                                                                                  4.8883

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6821   1.0500   0.0000   0.1644 &   6.2105 r
  clock reconvergence pessimism                                                                           0.0000     6.2105
  clock uncertainty                                                                                       0.1000     6.3105
  library hold time                                                                     1.0000            0.4407     6.7512
  data required time                                                                                                 6.7512
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7512
  data arrival time                                                                                                 -4.8883
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8629

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2957 
  total derate : arrival time                                                                             0.0892 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3849 

  slack (with derating applied) (VIOLATED)                                                               -1.8629 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4779 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[9] (in)                                                            4.5025                     2.4287 &   4.4287 f
  wbs_adr_i[9] (net)                                     2   0.2665 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4287 f
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.4337   4.5086   0.9500  -0.8549  -0.8039 &   3.6248 f
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2278   0.9500            1.1326 &   4.7574 f
  mprj/buf_i[41] (net)                                   2   0.0111 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0629   0.2278   0.9500  -0.0058  -0.0060 &   4.7514 f
  data arrival time                                                                                                  4.7514

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6738   1.0500   0.0000   0.0192 &   6.0654 r
  clock reconvergence pessimism                                                                           0.0000     6.0654
  clock uncertainty                                                                                       0.1000     6.1654
  library hold time                                                                     1.0000            0.4376     6.6030
  data required time                                                                                                 6.6030
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6030
  data arrival time                                                                                                 -4.7514
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8515

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2888 
  total derate : arrival time                                                                             0.1076 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3964 

  slack (with derating applied) (VIOLATED)                                                               -1.8515 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4551 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[7] (in)                                                            4.1241                     2.2236 &   4.2236 f
  wbs_adr_i[7] (net)                                     2   0.2439 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2236 f
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.6378   4.1295   0.9500  -0.3884  -0.3217 &   3.9019 f
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2215   0.9500            1.0768 &   4.9787 f
  mprj/buf_i[39] (net)                                   2   0.0117 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0141   0.2215   0.9500  -0.0012  -0.0011 &   4.9777 f
  data arrival time                                                                                                  4.9777

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6961   1.0500   0.0000   0.2342 &   6.2804 r
  clock reconvergence pessimism                                                                           0.0000     6.2804
  clock uncertainty                                                                                       0.1000     6.3804
  library hold time                                                                     1.0000            0.4386     6.8189
  data required time                                                                                                 6.8189
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8189
  data arrival time                                                                                                 -4.9777
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2991 
  total derate : arrival time                                                                             0.0807 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3798 

  slack (with derating applied) (VIOLATED)                                                               -1.8413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4615 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[4] (in)                                                            4.6271                     2.4930 &   4.4930 f
  wbs_adr_i[4] (net)                                     2   0.2737 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4930 f
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2610   4.6338   0.9500  -0.7904  -0.7287 &   3.7642 f
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2163   0.9500            1.1370 &   4.9013 f
  mprj/buf_i[36] (net)                                   1   0.0063 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2163   0.9500   0.0000   0.0000 &   4.9013 f
  data arrival time                                                                                                  4.9013

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6770   1.0500   0.0000   0.1456 &   6.1918 r
  clock reconvergence pessimism                                                                           0.0000     6.1918
  clock uncertainty                                                                                       0.1000     6.2918
  library hold time                                                                     1.0000            0.4393     6.7311
  data required time                                                                                                 6.7311
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7311
  data arrival time                                                                                                 -4.9013
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8298

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2948 
  total derate : arrival time                                                                             0.1047 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3995 

  slack (with derating applied) (VIOLATED)                                                               -1.8298 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4302 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[8] (in)                                                            4.1722                     2.2480 &   4.2480 f
  wbs_adr_i[8] (net)                                     2   0.2466 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2480 f
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.0252   4.1778   0.9500  -0.6167  -0.5596 &   3.6884 f
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2238   0.9500            1.0854 &   4.7738 f
  mprj/buf_i[40] (net)                                   2   0.0121 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2238   0.9500   0.0000   0.0001 &   4.7739 f
  data arrival time                                                                                                  4.7739

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6738   1.0500   0.0000   0.0192 &   6.0654 r
  clock reconvergence pessimism                                                                           0.0000     6.0654
  clock uncertainty                                                                                       0.1000     6.1654
  library hold time                                                                     1.0000            0.4382     6.6036
  data required time                                                                                                 6.6036
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6036
  data arrival time                                                                                                 -4.7739
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8296

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2888 
  total derate : arrival time                                                                             0.0926 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3814 

  slack (with derating applied) (VIOLATED)                                                               -1.8296 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4482 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[11] (in)                                                           3.8012                     2.0506 &   4.0506 f
  wbs_adr_i[11] (net)                                    2   0.2247 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   0.9500            0.0000 &   4.0506 f
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.3676   3.8059   0.9500  -0.1240  -0.0540 &   3.9966 f
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1899   0.9500            1.0023 &   4.9989 f
  mprj/buf_i[43] (net)                                   1   0.0029 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1899   0.9500   0.0000   0.0000 &   4.9989 f
  data arrival time                                                                                                  4.9989

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6978   1.0500   0.0000   0.2328 &   6.2790 r
  clock reconvergence pessimism                                                                           0.0000     6.2790
  clock uncertainty                                                                                       0.1000     6.3790
  library hold time                                                                     1.0000            0.4433     6.8223
  data required time                                                                                                 6.8223
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8223
  data arrival time                                                                                                 -4.9989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2990 
  total derate : arrival time                                                                             0.0630 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3620 

  slack (with derating applied) (VIOLATED)                                                               -1.8234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4614 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[8] (in)                                                                3.9306                     2.1251 &   4.1251 f
  io_in[8] (net)                                         2   0.2328 
  mprj/io_in[8] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.1251 f
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1064   3.9349   0.9500  -0.0087   0.0637 &   4.1887 f
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2485   0.9500            1.0800 &   5.2687 f
  mprj/buf_i[200] (net)                                  2   0.0262 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2485   0.9500   0.0000   0.0005 &   5.2692 f
  data arrival time                                                                                                  5.2692

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7446   1.0500   0.0000   0.5125 &   6.5587 r
  clock reconvergence pessimism                                                                           0.0000     6.5587
  clock uncertainty                                                                                       0.1000     6.6587
  library hold time                                                                     1.0000            0.4328     7.0915
  data required time                                                                                                 7.0915
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0915
  data arrival time                                                                                                 -5.2692
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.8223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3123 
  total derate : arrival time                                                                             0.0611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3735 

  slack (with derating applied) (VIOLATED)                                                               -1.8223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4488 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[7] (in)                                                                3.9678                     2.1407 &   4.1407 f
  io_in[7] (net)                                         2   0.2347 
  mprj/io_in[7] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.1407 f
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.9727   0.9500   0.0000   0.0804 &   4.2210 f
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2430   0.9500            1.0790 &   5.3001 f
  mprj/buf_i[199] (net)                                  2   0.0229 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2430   0.9500   0.0000   0.0003 &   5.3004 f
  data arrival time                                                                                                  5.3004

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7425   1.0500   0.0000   0.5165 &   6.5627 r
  clock reconvergence pessimism                                                                           0.0000     6.5627
  clock uncertainty                                                                                       0.1000     6.6627
  library hold time                                                                     1.0000            0.4345     7.0972
  data required time                                                                                                 7.0972
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0972
  data arrival time                                                                                                 -5.3004
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3125 
  total derate : arrival time                                                                             0.0610 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3735 

  slack (with derating applied) (VIOLATED)                                                               -1.7968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.4232 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[31] (in)                                                               4.1813                     2.2528 &   4.2528 f
  io_in[31] (net)                                        2   0.2472 
  mprj/io_in[31] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2528 f
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.1871   0.9500   0.0000   0.0907 &   4.3434 f
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2433   0.9500            1.1072 &   5.4506 f
  mprj/buf_i[223] (net)                                  2   0.0208 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0375   0.2433   0.9500  -0.0037  -0.0036 &   5.4471 f
  data arrival time                                                                                                  5.4471

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6346 &   6.6808 r
  clock reconvergence pessimism                                                                           0.0000     6.6808
  clock uncertainty                                                                                       0.1000     6.7808
  library hold time                                                                     1.0000            0.4344     7.2152
  data required time                                                                                                 7.2152
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2152
  data arrival time                                                                                                 -5.4471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7681

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3181 
  total derate : arrival time                                                                             0.0632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3814 

  slack (with derating applied) (VIOLATED)                                                               -1.7681 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3867 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[3] (in)                                                            4.4356                     2.3887 &   4.3887 f
  wbs_sel_i[3] (net)                                     2   0.2622 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3887 f
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1910   4.4419   0.9500  -0.6950  -0.6336 &   3.7551 f
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2205   0.9500            1.1164 &   4.8715 f
  mprj/buf_i[233] (net)                                  2   0.0091 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2205   0.9500   0.0000   0.0001 &   4.8716 f
  data arrival time                                                                                                  4.8716

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6738   1.0500   0.0000   0.0192 &   6.0654 r
  clock reconvergence pessimism                                                                           0.0000     6.0654
  clock uncertainty                                                                                       0.1000     6.1654
  library hold time                                                                     1.0000            0.4387     6.6041
  data required time                                                                                                 6.6041
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6041
  data arrival time                                                                                                 -4.8716
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7325

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2888 
  total derate : arrival time                                                                             0.0986 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3874 

  slack (with derating applied) (VIOLATED)                                                               -1.7325 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3451 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[2] (in)                                                            4.8704                     2.6220 &   4.6220 f
  wbs_adr_i[2] (net)                                     2   0.2881 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.6220 f
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.5618   4.8780   0.9500  -0.9239  -0.8590 &   3.7630 f
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2508   0.9500            1.2043 &   4.9673 f
  mprj/buf_i[34] (net)                                   2   0.0171 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0688   0.2508   0.9500  -0.0064  -0.0065 &   4.9608 f
  data arrival time                                                                                                  4.9608

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6630   1.0500   0.0000   0.1066 &   6.1528 r
  clock reconvergence pessimism                                                                           0.0000     6.1528
  clock uncertainty                                                                                       0.1000     6.2528
  library hold time                                                                     1.0000            0.4321     6.6849
  data required time                                                                                                 6.6849
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6849
  data arrival time                                                                                                 -4.9608
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7241

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2930 
  total derate : arrival time                                                                             0.1158 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4088 

  slack (with derating applied) (VIOLATED)                                                               -1.7241 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3154 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[1] (in)                                                            4.4178                     2.3790 &   4.3790 f
  wbs_dat_i[1] (net)                                     2   0.2612 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3790 f
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.9920   4.4243   0.9500  -0.5700  -0.5002 &   3.8788 f
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2133   0.9500            1.1068 &   4.9856 f
  mprj/buf_i[1] (net)                                    1   0.0067 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2133   0.9500   0.0000   0.0000 &   4.9857 f
  data arrival time                                                                                                  4.9857

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6624   1.0500   0.0000   0.1054 &   6.1516 r
  clock reconvergence pessimism                                                                           0.0000     6.1516
  clock uncertainty                                                                                       0.1000     6.2516
  library hold time                                                                     1.0000            0.4398     6.6914
  data required time                                                                                                 6.6914
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6914
  data arrival time                                                                                                 -4.9857
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.7057

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2929 
  total derate : arrival time                                                                             0.0919 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3849 

  slack (with derating applied) (VIOLATED)                                                               -1.7057 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3208 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[6] (in)                                                            4.6534                     2.5086 &   4.5086 f
  wbs_adr_i[6] (net)                                     2   0.2754 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5086 f
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -1.2895   4.6600   0.9500  -0.8067  -0.7479 &   3.7607 f
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2318   0.9500            1.1562 &   4.9169 f
  mprj/buf_i[38] (net)                                   2   0.0114 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0674   0.2318   0.9500  -0.0062  -0.0064 &   4.9105 f
  data arrival time                                                                                                  4.9105

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6745   1.0500   0.0000   0.0194 &   6.0656 r
  clock reconvergence pessimism                                                                           0.0000     6.0656
  clock uncertainty                                                                                       0.1000     6.1656
  library hold time                                                                     1.0000            0.4370     6.6026
  data required time                                                                                                 6.6026
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6026
  data arrival time                                                                                                 -4.9105
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6920

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2888 
  total derate : arrival time                                                                             0.1067 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3956 

  slack (with derating applied) (VIOLATED)                                                               -1.6920 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2965 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[5] (in)                                                            3.8362                     2.0680 &   4.0680 f
  wbs_dat_i[5] (net)                                     2   0.2267 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.0680 f
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.2759   3.8409   0.9500  -0.0237   0.0541 &   4.1220 f
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.1987   0.9500            1.0160 &   5.1381 f
  mprj/buf_i[5] (net)                                    1   0.0058 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0220   0.1987   0.9500  -0.0019  -0.0019 &   5.1361 f
  data arrival time                                                                                                  5.1361

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6962   1.0500   0.0000   0.2341 &   6.2803 r
  clock reconvergence pessimism                                                                           0.0000     6.2803
  clock uncertainty                                                                                       0.1000     6.3803
  library hold time                                                                     1.0000            0.4420     6.8223
  data required time                                                                                                 6.8223
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.8223
  data arrival time                                                                                                 -5.1361
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6862

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2991 
  total derate : arrival time                                                                             0.0589 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3580 

  slack (with derating applied) (VIOLATED)                                                               -1.6862 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.3282 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[3] (in)                                                            4.5741                     2.4649 &   4.4649 f
  wbs_dat_i[3] (net)                                     2   0.2706 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.4649 f
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.1873   4.5807   0.9500  -0.7315  -0.6687 &   3.7962 f
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2122   0.9500            1.1260 &   4.9222 f
  mprj/buf_i[3] (net)                                    1   0.0053 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2122   0.9500   0.0000   0.0000 &   4.9223 f
  data arrival time                                                                                                  4.9223

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6738   1.0500   0.0000   0.0192 &   6.0654 r
  clock reconvergence pessimism                                                                           0.0000     6.0654
  clock uncertainty                                                                                       0.1000     6.1654
  library hold time                                                                     1.0000            0.4399     6.6053
  data required time                                                                                                 6.6053
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6053
  data arrival time                                                                                                 -4.9223
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2888 
  total derate : arrival time                                                                             0.1011 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3899 

  slack (with derating applied) (VIOLATED)                                                               -1.6831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2932 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[32] (in)                                                               5.2958                     2.8426 &   4.8426 f
  io_in[32] (net)                                        2   0.3128 
  mprj/io_in[32] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.8426 f
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1661   5.3055   0.9500  -0.6796  -0.5813 &   4.2613 f
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2657   0.9500            1.2757 &   5.5370 f
  mprj/buf_i[224] (net)                                  2   0.0200 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0466   0.2657   0.9500  -0.0043  -0.0043 &   5.5327 f
  data arrival time                                                                                                  5.5327

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6361 &   6.6823 r
  clock reconvergence pessimism                                                                           0.0000     6.6823
  clock uncertainty                                                                                       0.1000     6.7823
  library hold time                                                                     1.0000            0.4276     7.2099
  data required time                                                                                                 7.2099
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2099
  data arrival time                                                                                                 -5.5327
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6771

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3182 
  total derate : arrival time                                                                             0.1083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4265 

  slack (with derating applied) (VIOLATED)                                                               -1.6771 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2506 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[33] (in)                                                               5.5676                     2.9943 &   4.9943 f
  io_in[33] (net)                                        2   0.3293 
  mprj/io_in[33] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.9943 f
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.5009   5.5769   0.9500  -0.8660  -0.7718 &   4.2226 f
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2666   0.9500            1.3095 &   5.5320 f
  mprj/buf_i[225] (net)                                  2   0.0179 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2666   0.9500   0.0000   0.0002 &   5.5323 f
  data arrival time                                                                                                  5.5323

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6356 &   6.6818 r
  clock reconvergence pessimism                                                                           0.0000     6.6818
  clock uncertainty                                                                                       0.1000     6.7818
  library hold time                                                                     1.0000            0.4273     7.2091
  data required time                                                                                                 7.2091
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2091
  data arrival time                                                                                                 -5.5323
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6768

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3182 
  total derate : arrival time                                                                             0.1195 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4377 

  slack (with derating applied) (VIOLATED)                                                               -1.6768 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2392 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[3] (in)                                                            4.2539                     2.2926 &   4.2926 f
  wbs_adr_i[3] (net)                                     2   0.2515 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2926 f
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.7388   4.2597   0.9500  -0.4448  -0.3756 &   3.9169 f
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2354   0.9500            1.1080 &   5.0249 f
  mprj/buf_i[35] (net)                                   2   0.0159 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0640   0.2354   0.9500  -0.0061  -0.0062 &   5.0187 f
  data arrival time                                                                                                  5.0187

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6847   1.0500   0.0000   0.0588 &   6.1050 r
  clock reconvergence pessimism                                                                           0.0000     6.1050
  clock uncertainty                                                                                       0.1000     6.2050
  library hold time                                                                     1.0000            0.4365     6.6414
  data required time                                                                                                 6.6414
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6414
  data arrival time                                                                                                 -5.0187
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6227

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2907 
  total derate : arrival time                                                                             0.0857 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3764 

  slack (with derating applied) (VIOLATED)                                                               -1.6227 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2463 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[0] (in)                                                            4.3293                     2.3321 &   4.3321 f
  wbs_dat_i[0] (net)                                     2   0.2560 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3321 f
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.7024   4.3355   0.9500  -0.4321  -0.3586 &   3.9735 f
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2269   0.9500            1.1091 &   5.0826 f
  mprj/buf_i[0] (net)                                    2   0.0120 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0573   0.2269   0.9500  -0.0053  -0.0055 &   5.0771 f
  data arrival time                                                                                                  5.0771

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6606   1.0500   0.0000   0.1067 &   6.1529 r
  clock reconvergence pessimism                                                                           0.0000     6.1529
  clock uncertainty                                                                                       0.1000     6.2529
  library hold time                                                                     1.0000            0.4377     6.6906
  data required time                                                                                                 6.6906
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6906
  data arrival time                                                                                                 -5.0771
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6135

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2930 
  total derate : arrival time                                                                             0.0853 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3783 

  slack (with derating applied) (VIOLATED)                                                               -1.6135 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2353 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[5] (in)                                                                5.2080                     2.8091 &   4.8091 f
  io_in[5] (net)                                         2   0.3085 
  mprj/io_in[5] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.8091 f
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.1242   5.2151   0.9500  -0.6737  -0.5908 &   4.2183 f
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2724   0.9500            1.2715 &   5.4898 f
  mprj/buf_i[197] (net)                                  2   0.0242 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0319   0.2724   0.9500  -0.0028  -0.0026 &   5.4872 f
  data arrival time                                                                                                  5.4872

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7411   1.0500   0.0000   0.5186 &   6.5648 r
  clock reconvergence pessimism                                                                           0.0000     6.5648
  clock uncertainty                                                                                       0.1000     6.6648
  library hold time                                                                     1.0000            0.4256     7.0904
  data required time                                                                                                 7.0904
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0904
  data arrival time                                                                                                 -5.4872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.6032

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3126 
  total derate : arrival time                                                                             0.1069 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4195 

  slack (with derating applied) (VIOLATED)                                                               -1.6032 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1837 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[2] (in)                                                            4.6514                     2.5014 &   4.5014 f
  wbs_dat_i[2] (net)                                     2   0.2748 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5014 f
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -1.0634   4.6589   0.9500  -0.6599  -0.5858 &   3.9155 f
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2500   0.9500            1.1753 &   5.0908 f
  mprj/buf_i[2] (net)                                    2   0.0190 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0486   0.2500   0.9500  -0.0043  -0.0043 &   5.0865 f
  data arrival time                                                                                                  5.0865

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6630   1.0500   0.0000   0.1066 &   6.1528 r
  clock reconvergence pessimism                                                                           0.0000     6.1528
  clock uncertainty                                                                                       0.1000     6.2528
  library hold time                                                                     1.0000            0.4323     6.6851
  data required time                                                                                                 6.6851
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6851
  data arrival time                                                                                                 -5.0865
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5986

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2930 
  total derate : arrival time                                                                             0.1007 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3937 

  slack (with derating applied) (VIOLATED)                                                               -1.5986 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.2049 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[6] (in)                                                                4.2928                     2.3178 &   4.3178 f
  io_in[6] (net)                                         2   0.2541 
  mprj/io_in[6] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.3178 f
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.2981   0.9500   0.0000   0.0897 &   4.4075 f
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2498   0.9500            1.1285 &   5.5361 f
  mprj/buf_i[198] (net)                                  2   0.0229 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2498   0.9500   0.0000   0.0004 &   5.5364 f
  data arrival time                                                                                                  5.5364

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7416   1.0500   0.0000   0.5180 &   6.5641 r
  clock reconvergence pessimism                                                                           0.0000     6.5641
  clock uncertainty                                                                                       0.1000     6.6641
  library hold time                                                                     1.0000            0.4324     7.0965
  data required time                                                                                                 7.0965
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0965
  data arrival time                                                                                                 -5.5364
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5601

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3126 
  total derate : arrival time                                                                             0.0641 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3767 

  slack (with derating applied) (VIOLATED)                                                               -1.5601 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1834 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_dat_i[8] (in)                                                            4.1999                     2.2665 &   4.2665 f
  wbs_dat_i[8] (net)                                     2   0.2485 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.2665 f
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   -0.5836   4.2051   0.9500  -0.3389  -0.2694 &   3.9972 f
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2054   0.9500            1.0704 &   5.0676 f
  mprj/buf_i[8] (net)                                    1   0.0056 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   -0.0390   0.2054   0.9500  -0.0034  -0.0036 &   5.0640 f
  data arrival time                                                                                                  5.0640

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  10.6738   1.0500   0.0000   0.0192 &   6.0654 r
  clock reconvergence pessimism                                                                           0.0000     6.0654
  clock uncertainty                                                                                       0.1000     6.1654
  library hold time                                                                     1.0000            0.4410     6.6063
  data required time                                                                                                 6.6063
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6063
  data arrival time                                                                                                 -5.0640
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2888 
  total derate : arrival time                                                                             0.0780 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3668 

  slack (with derating applied) (VIOLATED)                                                               -1.5423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1755 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[2] (in)                                                            4.4160                     2.3772 &   4.3772 f
  wbs_sel_i[2] (net)                                     2   0.2610 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.3772 f
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7191   4.4224   0.9500  -0.4545  -0.3789 &   3.9983 f
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2402   0.9500            1.1342 &   5.1325 f
  mprj/buf_i[232] (net)                                  2   0.0167 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0240   0.2402   0.9500  -0.0022  -0.0021 &   5.1304 f
  data arrival time                                                                                                  5.1304

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6540   1.0500   0.0000   0.0825 &   6.1287 r
  clock reconvergence pessimism                                                                           0.0000     6.1287
  clock uncertainty                                                                                       0.1000     6.2287
  library hold time                                                                     1.0000            0.4353     6.6640
  data required time                                                                                                 6.6640
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6640
  data arrival time                                                                                                 -5.1304
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5335

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2918 
  total derate : arrival time                                                                             0.0877 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3796 

  slack (with derating applied) (VIOLATED)                                                               -1.5335 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1540 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[1] (in)                                                            3.8405                     2.0714 &   4.0714 f
  wbs_sel_i[1] (net)                                     2   0.2270 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.0714 f
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   3.8450   0.9500   0.0000   0.0794 &   4.1508 f
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2173   0.9500            1.0353 &   5.1861 f
  mprj/buf_i[231] (net)                                  2   0.0123 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0322   0.2173   0.9500  -0.0030  -0.0031 &   5.1831 f
  data arrival time                                                                                                  5.1831

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6624   1.0500   0.0000   0.1052 &   6.1514 r
  clock reconvergence pessimism                                                                           0.0000     6.1514
  clock uncertainty                                                                                       0.1000     6.2514
  library hold time                                                                     1.0000            0.4392     6.6906
  data required time                                                                                                 6.6906
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6906
  data arrival time                                                                                                 -5.1831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.5075

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2929 
  total derate : arrival time                                                                             0.0588 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3518 

  slack (with derating applied) (VIOLATED)                                                               -1.5075 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.1557 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_stb_i (in)                                                               4.6660                     2.5130 &   4.5130 f
  wbs_stb_i (net)                                        2   0.2760 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.5130 f
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.7003   4.6730   0.9500  -0.4285  -0.3439 &   4.1692 f
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2181   0.9500            1.1440 &   5.3132 f
  mprj/buf_i[235] (net)                                  1   0.0067 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0280   0.2181   0.9500  -0.0026  -0.0026 &   5.3106 f
  data arrival time                                                                                                  5.3106

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6734   1.0500   0.0000   0.1354 &   6.1816 r
  clock reconvergence pessimism                                                                           0.0000     6.1816
  clock uncertainty                                                                                       0.1000     6.2816
  library hold time                                                                     1.0000            0.4391     6.7206
  data required time                                                                                                 6.7206
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7206
  data arrival time                                                                                                 -5.3106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4100

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2944 
  total derate : arrival time                                                                             0.0873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3817 

  slack (with derating applied) (VIOLATED)                                                               -1.4100 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0283 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_adr_i[0] (in)                                                            4.8118                     2.5988 &   4.5988 f
  wbs_adr_i[0] (net)                                     2   0.2851 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.5988 f
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  -0.9398   4.8180   0.9500  -0.5445  -0.4688 &   4.1300 f
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2247   0.9500            1.1696 &   5.2996 f
  mprj/buf_i[32] (net)                                   1   0.0080 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  -0.0698   0.2247   0.9500  -0.0063  -0.0066 &   5.2930 f
  data arrival time                                                                                                  5.2930

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  10.6655   1.0500   0.0000   0.1132 &   6.1593 r
  clock reconvergence pessimism                                                                           0.0000     6.1593
  clock uncertainty                                                                                       0.1000     6.2593
  library hold time                                                                     1.0000            0.4381     6.6974
  data required time                                                                                                 6.6974
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6974
  data arrival time                                                                                                 -5.2930
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.4044

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2933 
  total derate : arrival time                                                                             0.0945 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3878 

  slack (with derating applied) (VIOLATED)                                                               -1.4044 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0165 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_sel_i[0] (in)                                                            4.0352                     2.1737 &   4.1737 f
  wbs_sel_i[0] (net)                                     2   0.2385 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   0.9500            0.0000 &   4.1737 f
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.1957   4.0405   0.9500  -0.0161   0.0705 &   4.2442 f
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2200   0.9500            1.0638 &   5.3079 f
  mprj/buf_i[230] (net)                                  2   0.0118 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0317   0.2200   0.9500  -0.0030  -0.0030 &   5.3049 f
  data arrival time                                                                                                  5.3049

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6559   1.0500   0.0000   0.1087 &   6.1549 r
  clock reconvergence pessimism                                                                           0.0000     6.1549
  clock uncertainty                                                                                       0.1000     6.2549
  library hold time                                                                     1.0000            0.4388     6.6936
  data required time                                                                                                 6.6936
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.6936
  data arrival time                                                                                                 -5.3049
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2931 
  total derate : arrival time                                                                             0.0615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3546 

  slack (with derating applied) (VIOLATED)                                                               -1.3887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.0341 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_cyc_i (in)                                                               4.1812                     2.2492 &   4.2492 f
  wbs_cyc_i (net)                                        2   0.2469 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.2492 f
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.2798   4.1876   0.9500  -0.0230   0.0707 &   4.3200 f
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2132   0.9500            1.0760 &   5.3959 f
  mprj/buf_i[236] (net)                                  2   0.0084 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0142   0.2132   0.9500  -0.0012  -0.0012 &   5.3948 f
  data arrival time                                                                                                  5.3948

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6742   1.0500   0.0000   0.1376 &   6.1838 r
  clock reconvergence pessimism                                                                           0.0000     6.1838
  clock uncertainty                                                                                       0.1000     6.2838
  library hold time                                                                     1.0000            0.4398     6.7236
  data required time                                                                                                 6.7236
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7236
  data arrival time                                                                                                 -5.3948
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.3288

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2945 
  total derate : arrival time                                                                             0.0628 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3573 

  slack (with derating applied) (VIOLATED)                                                               -1.3288 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.9715 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[4] (in)                                                                4.7296                     2.5403 &   4.5403 f
  io_in[4] (net)                                         2   0.2793 
  mprj/io_in[4] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.5403 f
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.7380   0.9500   0.0000   0.1181 &   4.6584 f
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2570   0.9500            1.1931 &   5.8515 f
  mprj/buf_i[196] (net)                                  2   0.0217 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2570   0.9500   0.0000   0.0003 &   5.8518 f
  data arrival time                                                                                                  5.8518

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7410   1.0500   0.0000   0.5189 &   6.5650 r
  clock reconvergence pessimism                                                                           0.0000     6.5650
  clock uncertainty                                                                                       0.1000     6.6650
  library hold time                                                                     1.0000            0.4302     7.0953
  data required time                                                                                                 7.0953
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0953
  data arrival time                                                                                                 -5.8518
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.2434

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3126 
  total derate : arrival time                                                                             0.0690 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3816 

  slack (with derating applied) (VIOLATED)                                                               -1.2434 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.8618 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[3] (in)                                                                4.8179                     2.5851 &   4.5851 f
  io_in[3] (net)                                         2   0.2844 
  mprj/io_in[3] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.5851 f
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   4.8269   0.9500   0.0000   0.1255 &   4.7106 f
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2585   0.9500            1.2062 &   5.9169 f
  mprj/buf_i[195] (net)                                  2   0.0215 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2585   0.9500   0.0000   0.0003 &   5.9172 f
  data arrival time                                                                                                  5.9172

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7403   1.0500   0.0000   0.5197 &   6.5659 r
  clock reconvergence pessimism                                                                           0.0000     6.5659
  clock uncertainty                                                                                       0.1000     6.6659
  library hold time                                                                     1.0000            0.4298     7.0957
  data required time                                                                                                 7.0957
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0957
  data arrival time                                                                                                 -5.9172
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1785

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.0701 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3828 

  slack (with derating applied) (VIOLATED)                                                               -1.1785 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7957 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[34] (in)                                                               5.0662                     2.7019 &   4.7019 f
  io_in[34] (net)                                        2   0.3008 
  mprj/io_in[34] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.7019 f
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.0769   0.9500   0.0000   0.1393 &   4.8412 f
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2621   0.9500            1.2424 &   6.0836 f
  mprj/buf_i[226] (net)                                  2   0.0206 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2621   0.9500   0.0000   0.0003 &   6.0840 f
  data arrival time                                                                                                  6.0840

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6352 &   6.6813 r
  clock reconvergence pessimism                                                                           0.0000     6.6813
  clock uncertainty                                                                                       0.1000     6.7813
  library hold time                                                                     1.0000            0.4287     7.2100
  data required time                                                                                                 7.2100
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2100
  data arrival time                                                                                                 -6.0840
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3182 
  total derate : arrival time                                                                             0.0727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3909 

  slack (with derating applied) (VIOLATED)                                                               -1.1261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7352 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  wbs_we_i (in)                                                                4.6449                     2.5118 &   4.5118 f
  wbs_we_i (net)                                         2   0.2754 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.5118 f
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.4501   4.6502   0.9500  -0.1351  -0.0461 &   4.4656 f
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2206   0.9500            1.1436 &   5.6092 f
  mprj/buf_i[234] (net)                                  1   0.0077 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0189   0.2206   0.9500  -0.0016  -0.0016 &   5.6077 f
  data arrival time                                                                                                  5.6077

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.6705   1.0500   0.0000   0.1271 &   6.1732 r
  clock reconvergence pessimism                                                                           0.0000     6.1732
  clock uncertainty                                                                                       0.1000     6.2732
  library hold time                                                                     1.0000            0.4387     6.7119
  data required time                                                                                                 6.7119
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 6.7119
  data arrival time                                                                                                 -5.6077
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.1042

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.2940 
  total derate : arrival time                                                                             0.0721 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3660 

  slack (with derating applied) (VIOLATED)                                                               -1.1042 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.7382 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[2] (in)                                                                5.0275                     2.6807 &   4.6807 f
  io_in[2] (net)                                         2   0.2985 
  mprj/io_in[2] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.6807 f
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.0380   0.9500   0.0000   0.1396 &   4.8204 f
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2665   0.9500            1.2422 &   6.0626 f
  mprj/buf_i[194] (net)                                  2   0.0232 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2665   0.9500   0.0000   0.0004 &   6.0629 f
  data arrival time                                                                                                  6.0629

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7398   1.0500   0.0000   0.5204 &   6.5666 r
  clock reconvergence pessimism                                                                           0.0000     6.5666
  clock uncertainty                                                                                       0.1000     6.6666
  library hold time                                                                     1.0000            0.4274     7.0939
  data required time                                                                                                 7.0939
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0939
  data arrival time                                                                                                 -6.0629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -1.0310

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.0727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3854 

  slack (with derating applied) (VIOLATED)                                                               -1.0310 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.6456 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[35] (in)                                                               5.2873                     2.8148 &   4.8148 f
  io_in[35] (net)                                        2   0.3139 
  mprj/io_in[35] (user_proj_example)                                           0.0000   0.9500            0.0000 &   4.8148 f
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.2993   0.9500   0.0000   0.1532 &   4.9680 f
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2715   0.9500            1.2813 &   6.2493 f
  mprj/buf_i[227] (net)                                  2   0.0229 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 -0.0015   0.2715   0.9500  -0.0002   0.0002 &   6.2495 f
  data arrival time                                                                                                  6.2495

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6335 &   6.6797 r
  clock reconvergence pessimism                                                                           0.0000     6.6797
  clock uncertainty                                                                                       0.1000     6.7797
  library hold time                                                                     1.0000            0.4258     7.2055
  data required time                                                                                                 7.2055
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.2055
  data arrival time                                                                                                 -6.2495
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.9561

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3181 
  total derate : arrival time                                                                             0.0755 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3936 

  slack (with derating applied) (VIOLATED)                                                               -0.9561 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.5625 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[1] (in)                                                                5.3582                     2.8506 &   4.8506 f
  io_in[1] (net)                                         2   0.3181 
  mprj/io_in[1] (user_proj_example)                                            0.0000   0.9500            0.0000 &   4.8506 f
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -0.3125   5.3707   0.9500  -0.0256   0.1310 &   4.9816 f
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2677   0.9500            1.2857 &   6.2674 f
  mprj/buf_i[193] (net)                                  2   0.0203 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2677   0.9500   0.0000   0.0003 &   6.2677 f
  data arrival time                                                                                                  6.2677

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7389   1.0500   0.0000   0.5215 &   6.5677 r
  clock reconvergence pessimism                                                                           0.0000     6.5677
  clock uncertainty                                                                                       0.1000     6.6677
  library hold time                                                                     1.0000            0.4270     7.0947
  data required time                                                                                                 7.0947
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0947
  data arrival time                                                                                                 -6.2677
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.8270

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.0773 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3900 

  slack (with derating applied) (VIOLATED)                                                               -0.8270 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.4370 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[0] (in)                                                                6.5248                     3.4825 &   5.4825 f
  io_in[0] (net)                                         2   0.3882 
  mprj/io_in[0] (user_proj_example)                                            0.0000   0.9500            0.0000 &   5.4825 f
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 -1.0646   6.5381   0.9500  -0.6579  -0.5023 &   4.9802 f
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2766   0.9500            1.4367 &   6.4169 f
  mprj/buf_i[192] (net)                                  2   0.0143 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2766   0.9500   0.0000   0.0002 &   6.4171 f
  data arrival time                                                                                                  6.4171

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7389   1.0500   0.0000   0.5215 &   6.5677 r
  clock reconvergence pessimism                                                                           0.0000     6.5677
  clock uncertainty                                                                                       0.1000     6.6677
  library hold time                                                                     1.0000            0.4243     7.0919
  data required time                                                                                                 7.0919
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.0919
  data arrival time                                                                                                 -6.4171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.6749

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3127 
  total derate : arrival time                                                                             0.1184 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4312 

  slack (with derating applied) (VIOLATED)                                                               -0.6749 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.2437 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[37] (in)                                                               5.7624                     3.0552 &   5.0552 f
  io_in[37] (net)                                        2   0.3418 
  mprj/io_in[37] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.0552 f
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   5.7782   0.9500   0.0000   0.1849 &   5.2400 f
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2979   0.9500            1.3684 &   6.6084 f
  mprj/buf_i[229] (net)                                  2   0.0312 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2979   0.9500   0.0000   0.0007 &   6.6090 f
  data arrival time                                                                                                  6.6090

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6284 &   6.6745 r
  clock reconvergence pessimism                                                                           0.0000     6.6745
  clock uncertainty                                                                                       0.1000     6.7745
  library hold time                                                                     1.0000            0.4179     7.1924
  data required time                                                                                                 7.1924
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1924
  data arrival time                                                                                                 -6.6090
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -0.5833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3178 
  total derate : arrival time                                                                             0.0818 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3996 

  slack (with derating applied) (VIOLATED)                                                               -0.5833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -0.1837 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                           0.0000     0.0000
  clock network delay (propagated)                                                                        0.0000     0.0000
  input external delay                                                                                    2.0000     2.0000 f
  io_in[36] (in)                                                               7.2004                     3.8136 &   5.8136 f
  io_in[36] (net)                                        2   0.4282 
  mprj/io_in[36] (user_proj_example)                                           0.0000   0.9500            0.0000 &   5.8136 f
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   7.2222   0.9500   0.0000   0.2331 &   6.0467 f
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3241   0.9500            1.5716 &   7.6184 f
  mprj/buf_i[228] (net)                                  2   0.0301 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3241   0.9500   0.0000   0.0006 &   7.6189 f
  data arrival time                                                                                                  7.6189

  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2683 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0020   0.1524   1.0500   0.0008   0.0797 &   0.0797 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       10.6691   1.0500            5.9664 &   6.0462 r
  mprj/clk (net)                                       826   2.8808 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  10.7550   1.0500   0.0000   0.6284 &   6.6746 r
  clock reconvergence pessimism                                                                           0.0000     6.6746
  clock uncertainty                                                                                       0.1000     6.7746
  library hold time                                                                     1.0000            0.4099     7.1845
  data required time                                                                                                 7.1845
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.1845
  data arrival time                                                                                                 -7.6189
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.4345

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.3178 
  total derate : arrival time                                                                             0.0950 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4129 

  slack (with derating applied) (MET)                                                                     0.4345 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          0.8473 



1
