#! /home/haiyan/Research/yosys-sta/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-53-g30f1de906)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/haiyan/Research/yosys-sta/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x555580788d10 .scope module, "adder_16bit_testbench" "adder_16bit_testbench" 2 5;
 .timescale -9 -12;
v0x5555807b9990_0 .var "a", 15 0;
v0x5555807b9a70_0 .var "b", 15 0;
v0x5555807b9b10_0 .var "cin", 0 0;
v0x5555807b9be0_0 .var "clk", 0 0;
v0x5555807b9c80_0 .net "cout", 0 0, L_0x5555807d0980;  1 drivers
v0x5555807b9d20_0 .net "overflow", 0 0, L_0x5555807d0f50;  1 drivers
v0x5555807b9df0_0 .var "rst_n", 0 0;
v0x5555807b9e90_0 .net "sum", 15 0, L_0x5555807cd890;  1 drivers
S_0x55558073e380 .scope task, "basic_test" "basic_test" 2 69, 2 69 0, S_0x555580788d10;
 .timescale -9 -12;
TD_adder_16bit_testbench.basic_test ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 255, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 11, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %end;
S_0x55558073e510 .scope task, "boundary_value_test" "boundary_value_test" 2 105, 2 105 0, S_0x555580788d10;
 .timescale -9 -12;
TD_adder_16bit_testbench.boundary_value_test ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %end;
S_0x555580701cf0 .scope task, "carry_propagation_test" "carry_propagation_test" 2 80, 2 80 0, S_0x555580788d10;
 .timescale -9 -12;
TD_adder_16bit_testbench.carry_propagation_test ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %end;
S_0x555580701ed0 .scope task, "overflow_test" "overflow_test" 2 91, 2 91 0, S_0x555580788d10;
 .timescale -9 -12;
TD_adder_16bit_testbench.overflow_test ;
    %pushi/vec4 32767, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 32766, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %pushi/vec4 32769, 0, 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
    %end;
S_0x555580789de0 .scope task, "random_data_test" "random_data_test" 2 116, 2 116 0, S_0x555580788d10;
 .timescale -9 -12;
v0x5555807885d0_0 .var/i "i", 31 0;
TD_adder_16bit_testbench.random_data_test ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5555807885d0_0, 0, 32;
T_4.0 ; Top of for-loop
    %load/vec4 v0x5555807885d0_0;
    %cmpi/s 100, 0, 32;
	  %jmp/0xz T_4.1, 5;
    %vpi_func 2 119 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x5555807b9990_0, 0, 16;
    %vpi_func 2 120 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x5555807b9a70_0, 0, 16;
    %vpi_func 2 121 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x5555807b9b10_0, 0, 1;
    %delay 10000, 0;
T_4.2 ; for-loop step statement
    %load/vec4 v0x5555807885d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5555807885d0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
S_0x5555807a91d0 .scope module, "uut" "adder_16bit" 2 16, 3 1 0, S_0x555580788d10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
    .port_info 5 /OUTPUT 1 "overflow";
L_0x5555807d0870 .functor BUFZ 1, v0x5555807b9b10_0, C4<0>, C4<0>, C4<0>;
L_0x5555807d04f0 .functor XNOR 1, L_0x5555807d0a70, L_0x5555807d0450, C4<0>, C4<0>;
L_0x5555807d0740 .functor XOR 1, L_0x5555807d0600, L_0x5555807d06a0, C4<0>, C4<0>;
L_0x5555807d0f50 .functor AND 1, L_0x5555807d04f0, L_0x5555807d0740, C4<1>, C4<1>;
v0x5555807b8ca0_0 .net *"_ivl_197", 0 0, L_0x5555807d0870;  1 drivers
v0x5555807b8da0_0 .net *"_ivl_201", 0 0, L_0x5555807d0a70;  1 drivers
v0x5555807b8e80_0 .net *"_ivl_203", 0 0, L_0x5555807d0450;  1 drivers
v0x5555807b8f40_0 .net *"_ivl_204", 0 0, L_0x5555807d04f0;  1 drivers
v0x5555807b9000_0 .net *"_ivl_207", 0 0, L_0x5555807d0600;  1 drivers
v0x5555807b90e0_0 .net *"_ivl_209", 0 0, L_0x5555807d06a0;  1 drivers
v0x5555807b91c0_0 .net *"_ivl_210", 0 0, L_0x5555807d0740;  1 drivers
v0x5555807b9280_0 .net "a", 15 0, v0x5555807b9990_0;  1 drivers
v0x5555807b9360_0 .net "b", 15 0, v0x5555807b9a70_0;  1 drivers
v0x5555807b94d0_0 .net "carry", 16 0, L_0x5555807cfe10;  1 drivers
v0x5555807b95b0_0 .net "cin", 0 0, v0x5555807b9b10_0;  1 drivers
v0x5555807b9670_0 .net "cout", 0 0, L_0x5555807d0980;  alias, 1 drivers
v0x5555807b9730_0 .net "overflow", 0 0, L_0x5555807d0f50;  alias, 1 drivers
v0x5555807b97f0_0 .net "sum", 15 0, L_0x5555807cd890;  alias, 1 drivers
L_0x5555807b9f60 .part v0x5555807b9990_0, 0, 1;
L_0x5555807ba080 .part v0x5555807b9a70_0, 0, 1;
L_0x5555807ba210 .part L_0x5555807cfe10, 0, 1;
L_0x5555807ba380 .part v0x5555807b9990_0, 0, 1;
L_0x5555807ba450 .part v0x5555807b9a70_0, 0, 1;
L_0x5555807ba630 .part L_0x5555807cfe10, 0, 1;
L_0x5555807ba760 .part v0x5555807b9990_0, 0, 1;
L_0x5555807ba890 .part v0x5555807b9a70_0, 0, 1;
L_0x5555807bad10 .part v0x5555807b9990_0, 1, 1;
L_0x5555807badb0 .part v0x5555807b9a70_0, 1, 1;
L_0x5555807baf70 .part L_0x5555807cfe10, 1, 1;
L_0x5555807bb120 .part v0x5555807b9990_0, 1, 1;
L_0x5555807bb230 .part v0x5555807b9a70_0, 1, 1;
L_0x5555807bb3e0 .part L_0x5555807cfe10, 1, 1;
L_0x5555807bb590 .part v0x5555807b9990_0, 1, 1;
L_0x5555807bb630 .part v0x5555807b9a70_0, 1, 1;
L_0x5555807bba70 .part v0x5555807b9990_0, 2, 1;
L_0x5555807bbb10 .part v0x5555807b9a70_0, 2, 1;
L_0x5555807bbd60 .part L_0x5555807cfe10, 2, 1;
L_0x5555807bbf10 .part v0x5555807b9990_0, 2, 1;
L_0x5555807bbbb0 .part v0x5555807b9a70_0, 2, 1;
L_0x5555807bc170 .part L_0x5555807cfe10, 2, 1;
L_0x5555807bc2d0 .part v0x5555807b9990_0, 2, 1;
L_0x5555807bc370 .part v0x5555807b9a70_0, 2, 1;
L_0x5555807bc8b0 .part v0x5555807b9990_0, 3, 1;
L_0x5555807bc950 .part v0x5555807b9a70_0, 3, 1;
L_0x5555807bcbe0 .part L_0x5555807cfe10, 3, 1;
L_0x5555807bcd90 .part v0x5555807b9990_0, 3, 1;
L_0x5555807bcf20 .part v0x5555807b9a70_0, 3, 1;
L_0x5555807bd0d0 .part L_0x5555807cfe10, 3, 1;
L_0x5555807bd380 .part v0x5555807b9990_0, 3, 1;
L_0x5555807bd420 .part v0x5555807b9a70_0, 3, 1;
L_0x5555807bd9a0 .part v0x5555807b9990_0, 4, 1;
L_0x5555807bda40 .part v0x5555807b9a70_0, 4, 1;
L_0x5555807bdd10 .part L_0x5555807cfe10, 4, 1;
L_0x5555807bdec0 .part v0x5555807b9990_0, 4, 1;
L_0x5555807be090 .part v0x5555807b9a70_0, 4, 1;
L_0x5555807be240 .part L_0x5555807cfe10, 4, 1;
L_0x5555807be420 .part v0x5555807b9990_0, 4, 1;
L_0x5555807be6d0 .part v0x5555807b9a70_0, 4, 1;
L_0x5555807beea0 .part v0x5555807b9990_0, 5, 1;
L_0x5555807bef40 .part v0x5555807b9a70_0, 5, 1;
L_0x5555807bf250 .part L_0x5555807cfe10, 5, 1;
L_0x5555807bf400 .part v0x5555807b9990_0, 5, 1;
L_0x5555807bf610 .part v0x5555807b9a70_0, 5, 1;
L_0x5555807bf7c0 .part L_0x5555807cfe10, 5, 1;
L_0x5555807bf9e0 .part v0x5555807b9990_0, 5, 1;
L_0x5555807bfa80 .part v0x5555807b9a70_0, 5, 1;
L_0x5555807c0080 .part v0x5555807b9990_0, 6, 1;
L_0x5555807c0120 .part v0x5555807b9a70_0, 6, 1;
L_0x5555807c0470 .part L_0x5555807cfe10, 6, 1;
L_0x5555807c0620 .part v0x5555807b9990_0, 6, 1;
L_0x5555807c0870 .part v0x5555807b9a70_0, 6, 1;
L_0x5555807c0a20 .part L_0x5555807cfe10, 6, 1;
L_0x5555807c0c80 .part v0x5555807b9990_0, 6, 1;
L_0x5555807c0d20 .part v0x5555807b9a70_0, 6, 1;
L_0x5555807c1360 .part v0x5555807b9990_0, 7, 1;
L_0x5555807c1400 .part v0x5555807b9a70_0, 7, 1;
L_0x5555807c1790 .part L_0x5555807cfe10, 7, 1;
L_0x5555807c1940 .part v0x5555807b9990_0, 7, 1;
L_0x5555807c1bd0 .part v0x5555807b9a70_0, 7, 1;
L_0x5555807c1d80 .part L_0x5555807cfe10, 7, 1;
L_0x5555807c2230 .part v0x5555807b9990_0, 7, 1;
L_0x5555807c22d0 .part v0x5555807b9a70_0, 7, 1;
L_0x5555807c2950 .part v0x5555807b9990_0, 8, 1;
L_0x5555807c29f0 .part v0x5555807b9a70_0, 8, 1;
L_0x5555807c2dc0 .part L_0x5555807cfe10, 8, 1;
L_0x5555807c2f70 .part v0x5555807b9990_0, 8, 1;
L_0x5555807c3240 .part v0x5555807b9a70_0, 8, 1;
L_0x5555807c33f0 .part L_0x5555807cfe10, 8, 1;
L_0x5555807c36d0 .part v0x5555807b9990_0, 8, 1;
L_0x5555807c3770 .part v0x5555807b9a70_0, 8, 1;
L_0x5555807c3e30 .part v0x5555807b9990_0, 9, 1;
L_0x5555807c3ed0 .part v0x5555807b9a70_0, 9, 1;
L_0x5555807c42e0 .part L_0x5555807cfe10, 9, 1;
L_0x5555807c4490 .part v0x5555807b9990_0, 9, 1;
L_0x5555807c47a0 .part v0x5555807b9a70_0, 9, 1;
L_0x5555807c4950 .part L_0x5555807cfe10, 9, 1;
L_0x5555807c4c70 .part v0x5555807b9990_0, 9, 1;
L_0x5555807c4d10 .part v0x5555807b9a70_0, 9, 1;
L_0x5555807c5410 .part v0x5555807b9990_0, 10, 1;
L_0x5555807c58c0 .part v0x5555807b9a70_0, 10, 1;
L_0x5555807c6120 .part L_0x5555807cfe10, 10, 1;
L_0x5555807c62d0 .part v0x5555807b9990_0, 10, 1;
L_0x5555807c6620 .part v0x5555807b9a70_0, 10, 1;
L_0x5555807c67d0 .part L_0x5555807cfe10, 10, 1;
L_0x5555807c6b30 .part v0x5555807b9990_0, 10, 1;
L_0x5555807c6bd0 .part v0x5555807b9a70_0, 10, 1;
L_0x5555807c7310 .part v0x5555807b9990_0, 11, 1;
L_0x5555807c73b0 .part v0x5555807b9a70_0, 11, 1;
L_0x5555807c7840 .part L_0x5555807cfe10, 11, 1;
L_0x5555807c79f0 .part v0x5555807b9990_0, 11, 1;
L_0x5555807c7d80 .part v0x5555807b9a70_0, 11, 1;
L_0x5555807c7f30 .part L_0x5555807cfe10, 11, 1;
L_0x5555807c82d0 .part v0x5555807b9990_0, 11, 1;
L_0x5555807c8370 .part v0x5555807b9a70_0, 11, 1;
L_0x5555807c8af0 .part v0x5555807b9990_0, 12, 1;
L_0x5555807c8b90 .part v0x5555807b9a70_0, 12, 1;
L_0x5555807c9060 .part L_0x5555807cfe10, 12, 1;
L_0x5555807c9210 .part v0x5555807b9990_0, 12, 1;
L_0x5555807c95e0 .part v0x5555807b9a70_0, 12, 1;
L_0x5555807c9790 .part L_0x5555807cfe10, 12, 1;
L_0x5555807c9b70 .part v0x5555807b9990_0, 12, 1;
L_0x5555807c9c10 .part v0x5555807b9a70_0, 12, 1;
L_0x5555807ca3d0 .part v0x5555807b9990_0, 13, 1;
L_0x5555807ca470 .part v0x5555807b9a70_0, 13, 1;
L_0x5555807ca980 .part L_0x5555807cfe10, 13, 1;
L_0x5555807cab30 .part v0x5555807b9990_0, 13, 1;
L_0x5555807caf40 .part v0x5555807b9a70_0, 13, 1;
L_0x5555807cb0f0 .part L_0x5555807cfe10, 13, 1;
L_0x5555807cb510 .part v0x5555807b9990_0, 13, 1;
L_0x5555807cb5b0 .part v0x5555807b9a70_0, 13, 1;
L_0x5555807cbdb0 .part v0x5555807b9990_0, 14, 1;
L_0x5555807cbe50 .part v0x5555807b9a70_0, 14, 1;
L_0x5555807cc3a0 .part L_0x5555807cfe10, 14, 1;
L_0x5555807cc550 .part v0x5555807b9990_0, 14, 1;
L_0x5555807cc9a0 .part v0x5555807b9a70_0, 14, 1;
L_0x5555807ccb50 .part L_0x5555807cfe10, 14, 1;
L_0x5555807ccfb0 .part v0x5555807b9990_0, 14, 1;
L_0x5555807cd050 .part v0x5555807b9a70_0, 14, 1;
LS_0x5555807cd890_0_0 .concat8 [ 1 1 1 1], L_0x5555807883d0, L_0x5555807bb010, L_0x5555807bbe00, L_0x5555807bcc80;
LS_0x5555807cd890_0_4 .concat8 [ 1 1 1 1], L_0x5555807bddb0, L_0x5555807bf2f0, L_0x5555807c0510, L_0x5555807c1830;
LS_0x5555807cd890_0_8 .concat8 [ 1 1 1 1], L_0x5555807c2e60, L_0x5555807c4380, L_0x5555807c61c0, L_0x5555807c78e0;
LS_0x5555807cd890_0_12 .concat8 [ 1 1 1 1], L_0x5555807c9100, L_0x5555807caa20, L_0x5555807cc440, L_0x5555807ce8f0;
L_0x5555807cd890 .concat8 [ 4 4 4 4], LS_0x5555807cd890_0_0, LS_0x5555807cd890_0_4, LS_0x5555807cd890_0_8, LS_0x5555807cd890_0_12;
L_0x5555807cde30 .part v0x5555807b9990_0, 15, 1;
L_0x5555807ce2b0 .part v0x5555807b9a70_0, 15, 1;
L_0x5555807ce460 .part L_0x5555807cfe10, 15, 1;
L_0x5555807cea50 .part v0x5555807b9990_0, 15, 1;
L_0x5555807ceaf0 .part v0x5555807b9a70_0, 15, 1;
L_0x5555807cf0a0 .part L_0x5555807cfe10, 15, 1;
L_0x5555807cf550 .part v0x5555807b9990_0, 15, 1;
L_0x5555807cfa00 .part v0x5555807b9a70_0, 15, 1;
LS_0x5555807cfe10_0_0 .concat8 [ 1 1 1 1], L_0x5555807d0870, L_0x5555807babc0, L_0x5555807bb920, L_0x5555807bc760;
LS_0x5555807cfe10_0_4 .concat8 [ 1 1 1 1], L_0x5555807bd850, L_0x5555807bed50, L_0x5555807bff30, L_0x5555807c1210;
LS_0x5555807cfe10_0_8 .concat8 [ 1 1 1 1], L_0x5555807c2800, L_0x5555807c3ce0, L_0x5555807c52c0, L_0x5555807c71c0;
LS_0x5555807cfe10_0_12 .concat8 [ 1 1 1 1], L_0x5555807c89a0, L_0x5555807ca280, L_0x5555807cbc60, L_0x5555807cd740;
LS_0x5555807cfe10_0_16 .concat8 [ 1 0 0 0], L_0x5555807cfcc0;
LS_0x5555807cfe10_1_0 .concat8 [ 4 4 4 4], LS_0x5555807cfe10_0_0, LS_0x5555807cfe10_0_4, LS_0x5555807cfe10_0_8, LS_0x5555807cfe10_0_12;
LS_0x5555807cfe10_1_4 .concat8 [ 1 0 0 0], LS_0x5555807cfe10_0_16;
L_0x5555807cfe10 .concat8 [ 16 1 0 0], LS_0x5555807cfe10_1_0, LS_0x5555807cfe10_1_4;
L_0x5555807d0980 .part L_0x5555807cfe10, 16, 1;
L_0x5555807d0a70 .part v0x5555807b9990_0, 15, 1;
L_0x5555807d0450 .part v0x5555807b9a70_0, 15, 1;
L_0x5555807d0600 .part v0x5555807b9990_0, 15, 1;
L_0x5555807d06a0 .part L_0x5555807cd890, 15, 1;
S_0x5555807a9480 .scope generate, "full_adder_stage[0]" "full_adder_stage[0]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807a96a0 .param/l "i" 1 3 16, +C4<00>;
L_0x555580788360 .functor XOR 1, L_0x5555807b9f60, L_0x5555807ba080, C4<0>, C4<0>;
L_0x5555807883d0 .functor XOR 1, L_0x555580788360, L_0x5555807ba210, C4<0>, C4<0>;
L_0x5555807ba4f0 .functor AND 1, L_0x5555807ba380, L_0x5555807ba450, C4<1>, C4<1>;
L_0x5555807baa10 .functor XOR 1, L_0x5555807ba760, L_0x5555807ba890, C4<0>, C4<0>;
L_0x5555807baab0 .functor AND 1, L_0x5555807ba630, L_0x5555807baa10, C4<1>, C4<1>;
L_0x5555807babc0 .functor OR 1, L_0x5555807ba4f0, L_0x5555807baab0, C4<0>, C4<0>;
v0x555580788670_0 .net *"_ivl_0", 0 0, L_0x5555807b9f60;  1 drivers
v0x5555807a97c0_0 .net *"_ivl_1", 0 0, L_0x5555807ba080;  1 drivers
v0x5555807a98a0_0 .net *"_ivl_11", 0 0, L_0x5555807ba630;  1 drivers
v0x5555807a9960_0 .net *"_ivl_12", 0 0, L_0x5555807ba760;  1 drivers
v0x5555807a9a40_0 .net *"_ivl_13", 0 0, L_0x5555807ba890;  1 drivers
v0x5555807a9b70_0 .net *"_ivl_14", 0 0, L_0x5555807baa10;  1 drivers
v0x5555807a9c50_0 .net *"_ivl_16", 0 0, L_0x5555807baab0;  1 drivers
v0x5555807a9d30_0 .net *"_ivl_18", 0 0, L_0x5555807babc0;  1 drivers
v0x5555807a9e10_0 .net *"_ivl_2", 0 0, L_0x555580788360;  1 drivers
v0x5555807a9ef0_0 .net *"_ivl_4", 0 0, L_0x5555807ba210;  1 drivers
v0x5555807a9fd0_0 .net *"_ivl_5", 0 0, L_0x5555807883d0;  1 drivers
v0x5555807aa0b0_0 .net *"_ivl_7", 0 0, L_0x5555807ba380;  1 drivers
v0x5555807aa190_0 .net *"_ivl_8", 0 0, L_0x5555807ba450;  1 drivers
v0x5555807aa270_0 .net *"_ivl_9", 0 0, L_0x5555807ba4f0;  1 drivers
S_0x5555807aa350 .scope generate, "full_adder_stage[1]" "full_adder_stage[1]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807aa520 .param/l "i" 1 3 16, +C4<01>;
L_0x5555807baeb0 .functor XOR 1, L_0x5555807bad10, L_0x5555807badb0, C4<0>, C4<0>;
L_0x5555807bb010 .functor XOR 1, L_0x5555807baeb0, L_0x5555807baf70, C4<0>, C4<0>;
L_0x5555807bb2d0 .functor AND 1, L_0x5555807bb120, L_0x5555807bb230, C4<1>, C4<1>;
L_0x5555807bb1c0 .functor XOR 1, L_0x5555807bb590, L_0x5555807bb630, C4<0>, C4<0>;
L_0x5555807bb810 .functor AND 1, L_0x5555807bb3e0, L_0x5555807bb1c0, C4<1>, C4<1>;
L_0x5555807bb920 .functor OR 1, L_0x5555807bb2d0, L_0x5555807bb810, C4<0>, C4<0>;
v0x5555807aa5e0_0 .net *"_ivl_0", 0 0, L_0x5555807bad10;  1 drivers
v0x5555807aa6c0_0 .net *"_ivl_1", 0 0, L_0x5555807badb0;  1 drivers
v0x5555807aa7a0_0 .net *"_ivl_11", 0 0, L_0x5555807bb3e0;  1 drivers
v0x5555807aa860_0 .net *"_ivl_12", 0 0, L_0x5555807bb590;  1 drivers
v0x5555807aa940_0 .net *"_ivl_13", 0 0, L_0x5555807bb630;  1 drivers
v0x5555807aaa70_0 .net *"_ivl_14", 0 0, L_0x5555807bb1c0;  1 drivers
v0x5555807aab50_0 .net *"_ivl_16", 0 0, L_0x5555807bb810;  1 drivers
v0x5555807aac30_0 .net *"_ivl_18", 0 0, L_0x5555807bb920;  1 drivers
v0x5555807aad10_0 .net *"_ivl_2", 0 0, L_0x5555807baeb0;  1 drivers
v0x5555807aadf0_0 .net *"_ivl_4", 0 0, L_0x5555807baf70;  1 drivers
v0x5555807aaed0_0 .net *"_ivl_5", 0 0, L_0x5555807bb010;  1 drivers
v0x5555807aafb0_0 .net *"_ivl_7", 0 0, L_0x5555807bb120;  1 drivers
v0x5555807ab090_0 .net *"_ivl_8", 0 0, L_0x5555807bb230;  1 drivers
v0x5555807ab170_0 .net *"_ivl_9", 0 0, L_0x5555807bb2d0;  1 drivers
S_0x5555807ab250 .scope generate, "full_adder_stage[2]" "full_adder_stage[2]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807ab400 .param/l "i" 1 3 16, +C4<010>;
L_0x5555807bbc50 .functor XOR 1, L_0x5555807bba70, L_0x5555807bbb10, C4<0>, C4<0>;
L_0x5555807bbe00 .functor XOR 1, L_0x5555807bbc50, L_0x5555807bbd60, C4<0>, C4<0>;
L_0x5555807bc060 .functor AND 1, L_0x5555807bbf10, L_0x5555807bbbb0, C4<1>, C4<1>;
L_0x5555807bc4e0 .functor XOR 1, L_0x5555807bc2d0, L_0x5555807bc370, C4<0>, C4<0>;
L_0x5555807bc650 .functor AND 1, L_0x5555807bc170, L_0x5555807bc4e0, C4<1>, C4<1>;
L_0x5555807bc760 .functor OR 1, L_0x5555807bc060, L_0x5555807bc650, C4<0>, C4<0>;
v0x5555807ab4c0_0 .net *"_ivl_0", 0 0, L_0x5555807bba70;  1 drivers
v0x5555807ab5a0_0 .net *"_ivl_1", 0 0, L_0x5555807bbb10;  1 drivers
v0x5555807ab680_0 .net *"_ivl_11", 0 0, L_0x5555807bc170;  1 drivers
v0x5555807ab740_0 .net *"_ivl_12", 0 0, L_0x5555807bc2d0;  1 drivers
v0x5555807ab820_0 .net *"_ivl_13", 0 0, L_0x5555807bc370;  1 drivers
v0x5555807ab950_0 .net *"_ivl_14", 0 0, L_0x5555807bc4e0;  1 drivers
v0x5555807aba30_0 .net *"_ivl_16", 0 0, L_0x5555807bc650;  1 drivers
v0x5555807abb10_0 .net *"_ivl_18", 0 0, L_0x5555807bc760;  1 drivers
v0x5555807abbf0_0 .net *"_ivl_2", 0 0, L_0x5555807bbc50;  1 drivers
v0x5555807abd60_0 .net *"_ivl_4", 0 0, L_0x5555807bbd60;  1 drivers
v0x5555807abe40_0 .net *"_ivl_5", 0 0, L_0x5555807bbe00;  1 drivers
v0x5555807abf20_0 .net *"_ivl_7", 0 0, L_0x5555807bbf10;  1 drivers
v0x5555807ac000_0 .net *"_ivl_8", 0 0, L_0x5555807bbbb0;  1 drivers
v0x5555807ac0e0_0 .net *"_ivl_9", 0 0, L_0x5555807bc060;  1 drivers
S_0x5555807ac1c0 .scope generate, "full_adder_stage[3]" "full_adder_stage[3]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807ac370 .param/l "i" 1 3 16, +C4<011>;
L_0x5555807bcad0 .functor XOR 1, L_0x5555807bc8b0, L_0x5555807bc950, C4<0>, C4<0>;
L_0x5555807bcc80 .functor XOR 1, L_0x5555807bcad0, L_0x5555807bcbe0, C4<0>, C4<0>;
L_0x5555807bcfc0 .functor AND 1, L_0x5555807bcd90, L_0x5555807bcf20, C4<1>, C4<1>;
L_0x5555807bd5d0 .functor XOR 1, L_0x5555807bd380, L_0x5555807bd420, C4<0>, C4<0>;
L_0x5555807bd740 .functor AND 1, L_0x5555807bd0d0, L_0x5555807bd5d0, C4<1>, C4<1>;
L_0x5555807bd850 .functor OR 1, L_0x5555807bcfc0, L_0x5555807bd740, C4<0>, C4<0>;
v0x5555807ac450_0 .net *"_ivl_0", 0 0, L_0x5555807bc8b0;  1 drivers
v0x5555807ac530_0 .net *"_ivl_1", 0 0, L_0x5555807bc950;  1 drivers
v0x5555807ac610_0 .net *"_ivl_11", 0 0, L_0x5555807bd0d0;  1 drivers
v0x5555807ac6d0_0 .net *"_ivl_12", 0 0, L_0x5555807bd380;  1 drivers
v0x5555807ac7b0_0 .net *"_ivl_13", 0 0, L_0x5555807bd420;  1 drivers
v0x5555807ac8e0_0 .net *"_ivl_14", 0 0, L_0x5555807bd5d0;  1 drivers
v0x5555807ac9c0_0 .net *"_ivl_16", 0 0, L_0x5555807bd740;  1 drivers
v0x5555807acaa0_0 .net *"_ivl_18", 0 0, L_0x5555807bd850;  1 drivers
v0x5555807acb80_0 .net *"_ivl_2", 0 0, L_0x5555807bcad0;  1 drivers
v0x5555807accf0_0 .net *"_ivl_4", 0 0, L_0x5555807bcbe0;  1 drivers
v0x5555807acdd0_0 .net *"_ivl_5", 0 0, L_0x5555807bcc80;  1 drivers
v0x5555807aceb0_0 .net *"_ivl_7", 0 0, L_0x5555807bcd90;  1 drivers
v0x5555807acf90_0 .net *"_ivl_8", 0 0, L_0x5555807bcf20;  1 drivers
v0x5555807ad070_0 .net *"_ivl_9", 0 0, L_0x5555807bcfc0;  1 drivers
S_0x5555807ad150 .scope generate, "full_adder_stage[4]" "full_adder_stage[4]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807ad350 .param/l "i" 1 3 16, +C4<0100>;
L_0x5555807bdc00 .functor XOR 1, L_0x5555807bd9a0, L_0x5555807bda40, C4<0>, C4<0>;
L_0x5555807bddb0 .functor XOR 1, L_0x5555807bdc00, L_0x5555807bdd10, C4<0>, C4<0>;
L_0x5555807be130 .functor AND 1, L_0x5555807bdec0, L_0x5555807be090, C4<1>, C4<1>;
L_0x5555807bead0 .functor XOR 1, L_0x5555807be420, L_0x5555807be6d0, C4<0>, C4<0>;
L_0x5555807bec40 .functor AND 1, L_0x5555807be240, L_0x5555807bead0, C4<1>, C4<1>;
L_0x5555807bed50 .functor OR 1, L_0x5555807be130, L_0x5555807bec40, C4<0>, C4<0>;
v0x5555807ad430_0 .net *"_ivl_0", 0 0, L_0x5555807bd9a0;  1 drivers
v0x5555807ad510_0 .net *"_ivl_1", 0 0, L_0x5555807bda40;  1 drivers
v0x5555807ad5f0_0 .net *"_ivl_11", 0 0, L_0x5555807be240;  1 drivers
v0x5555807ad6b0_0 .net *"_ivl_12", 0 0, L_0x5555807be420;  1 drivers
v0x5555807ad790_0 .net *"_ivl_13", 0 0, L_0x5555807be6d0;  1 drivers
v0x5555807ad8c0_0 .net *"_ivl_14", 0 0, L_0x5555807bead0;  1 drivers
v0x5555807ad9a0_0 .net *"_ivl_16", 0 0, L_0x5555807bec40;  1 drivers
v0x5555807ada80_0 .net *"_ivl_18", 0 0, L_0x5555807bed50;  1 drivers
v0x5555807adb60_0 .net *"_ivl_2", 0 0, L_0x5555807bdc00;  1 drivers
v0x5555807adcd0_0 .net *"_ivl_4", 0 0, L_0x5555807bdd10;  1 drivers
v0x5555807addb0_0 .net *"_ivl_5", 0 0, L_0x5555807bddb0;  1 drivers
v0x5555807ade90_0 .net *"_ivl_7", 0 0, L_0x5555807bdec0;  1 drivers
v0x5555807adf70_0 .net *"_ivl_8", 0 0, L_0x5555807be090;  1 drivers
v0x5555807ae050_0 .net *"_ivl_9", 0 0, L_0x5555807be130;  1 drivers
S_0x5555807ae130 .scope generate, "full_adder_stage[5]" "full_adder_stage[5]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807ae2e0 .param/l "i" 1 3 16, +C4<0101>;
L_0x5555807bf140 .functor XOR 1, L_0x5555807beea0, L_0x5555807bef40, C4<0>, C4<0>;
L_0x5555807bf2f0 .functor XOR 1, L_0x5555807bf140, L_0x5555807bf250, C4<0>, C4<0>;
L_0x5555807bf6b0 .functor AND 1, L_0x5555807bf400, L_0x5555807bf610, C4<1>, C4<1>;
L_0x5555807bfcb0 .functor XOR 1, L_0x5555807bf9e0, L_0x5555807bfa80, C4<0>, C4<0>;
L_0x5555807bfe20 .functor AND 1, L_0x5555807bf7c0, L_0x5555807bfcb0, C4<1>, C4<1>;
L_0x5555807bff30 .functor OR 1, L_0x5555807bf6b0, L_0x5555807bfe20, C4<0>, C4<0>;
v0x5555807ae3c0_0 .net *"_ivl_0", 0 0, L_0x5555807beea0;  1 drivers
v0x5555807ae4a0_0 .net *"_ivl_1", 0 0, L_0x5555807bef40;  1 drivers
v0x5555807ae580_0 .net *"_ivl_11", 0 0, L_0x5555807bf7c0;  1 drivers
v0x5555807ae640_0 .net *"_ivl_12", 0 0, L_0x5555807bf9e0;  1 drivers
v0x5555807ae720_0 .net *"_ivl_13", 0 0, L_0x5555807bfa80;  1 drivers
v0x5555807ae850_0 .net *"_ivl_14", 0 0, L_0x5555807bfcb0;  1 drivers
v0x5555807ae930_0 .net *"_ivl_16", 0 0, L_0x5555807bfe20;  1 drivers
v0x5555807aea10_0 .net *"_ivl_18", 0 0, L_0x5555807bff30;  1 drivers
v0x5555807aeaf0_0 .net *"_ivl_2", 0 0, L_0x5555807bf140;  1 drivers
v0x5555807aec60_0 .net *"_ivl_4", 0 0, L_0x5555807bf250;  1 drivers
v0x5555807aed40_0 .net *"_ivl_5", 0 0, L_0x5555807bf2f0;  1 drivers
v0x5555807aee20_0 .net *"_ivl_7", 0 0, L_0x5555807bf400;  1 drivers
v0x5555807aef00_0 .net *"_ivl_8", 0 0, L_0x5555807bf610;  1 drivers
v0x5555807aefe0_0 .net *"_ivl_9", 0 0, L_0x5555807bf6b0;  1 drivers
S_0x5555807af0c0 .scope generate, "full_adder_stage[6]" "full_adder_stage[6]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807af270 .param/l "i" 1 3 16, +C4<0110>;
L_0x5555807c0360 .functor XOR 1, L_0x5555807c0080, L_0x5555807c0120, C4<0>, C4<0>;
L_0x5555807c0510 .functor XOR 1, L_0x5555807c0360, L_0x5555807c0470, C4<0>, C4<0>;
L_0x5555807c0910 .functor AND 1, L_0x5555807c0620, L_0x5555807c0870, C4<1>, C4<1>;
L_0x5555807c0f90 .functor XOR 1, L_0x5555807c0c80, L_0x5555807c0d20, C4<0>, C4<0>;
L_0x5555807c1100 .functor AND 1, L_0x5555807c0a20, L_0x5555807c0f90, C4<1>, C4<1>;
L_0x5555807c1210 .functor OR 1, L_0x5555807c0910, L_0x5555807c1100, C4<0>, C4<0>;
v0x5555807af350_0 .net *"_ivl_0", 0 0, L_0x5555807c0080;  1 drivers
v0x5555807af430_0 .net *"_ivl_1", 0 0, L_0x5555807c0120;  1 drivers
v0x5555807af510_0 .net *"_ivl_11", 0 0, L_0x5555807c0a20;  1 drivers
v0x5555807af5d0_0 .net *"_ivl_12", 0 0, L_0x5555807c0c80;  1 drivers
v0x5555807af6b0_0 .net *"_ivl_13", 0 0, L_0x5555807c0d20;  1 drivers
v0x5555807af7e0_0 .net *"_ivl_14", 0 0, L_0x5555807c0f90;  1 drivers
v0x5555807af8c0_0 .net *"_ivl_16", 0 0, L_0x5555807c1100;  1 drivers
v0x5555807af9a0_0 .net *"_ivl_18", 0 0, L_0x5555807c1210;  1 drivers
v0x5555807afa80_0 .net *"_ivl_2", 0 0, L_0x5555807c0360;  1 drivers
v0x5555807afbf0_0 .net *"_ivl_4", 0 0, L_0x5555807c0470;  1 drivers
v0x5555807afcd0_0 .net *"_ivl_5", 0 0, L_0x5555807c0510;  1 drivers
v0x5555807afdb0_0 .net *"_ivl_7", 0 0, L_0x5555807c0620;  1 drivers
v0x5555807afe90_0 .net *"_ivl_8", 0 0, L_0x5555807c0870;  1 drivers
v0x5555807aff70_0 .net *"_ivl_9", 0 0, L_0x5555807c0910;  1 drivers
S_0x5555807b0050 .scope generate, "full_adder_stage[7]" "full_adder_stage[7]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807b0200 .param/l "i" 1 3 16, +C4<0111>;
L_0x5555807c1680 .functor XOR 1, L_0x5555807c1360, L_0x5555807c1400, C4<0>, C4<0>;
L_0x5555807c1830 .functor XOR 1, L_0x5555807c1680, L_0x5555807c1790, C4<0>, C4<0>;
L_0x5555807c1c70 .functor AND 1, L_0x5555807c1940, L_0x5555807c1bd0, C4<1>, C4<1>;
L_0x5555807c2580 .functor XOR 1, L_0x5555807c2230, L_0x5555807c22d0, C4<0>, C4<0>;
L_0x5555807c26f0 .functor AND 1, L_0x5555807c1d80, L_0x5555807c2580, C4<1>, C4<1>;
L_0x5555807c2800 .functor OR 1, L_0x5555807c1c70, L_0x5555807c26f0, C4<0>, C4<0>;
v0x5555807b02e0_0 .net *"_ivl_0", 0 0, L_0x5555807c1360;  1 drivers
v0x5555807b03c0_0 .net *"_ivl_1", 0 0, L_0x5555807c1400;  1 drivers
v0x5555807b04a0_0 .net *"_ivl_11", 0 0, L_0x5555807c1d80;  1 drivers
v0x5555807b0560_0 .net *"_ivl_12", 0 0, L_0x5555807c2230;  1 drivers
v0x5555807b0640_0 .net *"_ivl_13", 0 0, L_0x5555807c22d0;  1 drivers
v0x5555807b0770_0 .net *"_ivl_14", 0 0, L_0x5555807c2580;  1 drivers
v0x5555807b0850_0 .net *"_ivl_16", 0 0, L_0x5555807c26f0;  1 drivers
v0x5555807b0930_0 .net *"_ivl_18", 0 0, L_0x5555807c2800;  1 drivers
v0x5555807b0a10_0 .net *"_ivl_2", 0 0, L_0x5555807c1680;  1 drivers
v0x5555807b0b80_0 .net *"_ivl_4", 0 0, L_0x5555807c1790;  1 drivers
v0x5555807b0c60_0 .net *"_ivl_5", 0 0, L_0x5555807c1830;  1 drivers
v0x5555807b0d40_0 .net *"_ivl_7", 0 0, L_0x5555807c1940;  1 drivers
v0x5555807b0e20_0 .net *"_ivl_8", 0 0, L_0x5555807c1bd0;  1 drivers
v0x5555807b0f00_0 .net *"_ivl_9", 0 0, L_0x5555807c1c70;  1 drivers
S_0x5555807b0fe0 .scope generate, "full_adder_stage[8]" "full_adder_stage[8]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807ad300 .param/l "i" 1 3 16, +C4<01000>;
L_0x5555807c2cb0 .functor XOR 1, L_0x5555807c2950, L_0x5555807c29f0, C4<0>, C4<0>;
L_0x5555807c2e60 .functor XOR 1, L_0x5555807c2cb0, L_0x5555807c2dc0, C4<0>, C4<0>;
L_0x5555807c32e0 .functor AND 1, L_0x5555807c2f70, L_0x5555807c3240, C4<1>, C4<1>;
L_0x5555807c3a60 .functor XOR 1, L_0x5555807c36d0, L_0x5555807c3770, C4<0>, C4<0>;
L_0x5555807c3bd0 .functor AND 1, L_0x5555807c33f0, L_0x5555807c3a60, C4<1>, C4<1>;
L_0x5555807c3ce0 .functor OR 1, L_0x5555807c32e0, L_0x5555807c3bd0, C4<0>, C4<0>;
v0x5555807b12b0_0 .net *"_ivl_0", 0 0, L_0x5555807c2950;  1 drivers
v0x5555807b1390_0 .net *"_ivl_1", 0 0, L_0x5555807c29f0;  1 drivers
v0x5555807b1470_0 .net *"_ivl_11", 0 0, L_0x5555807c33f0;  1 drivers
v0x5555807b1530_0 .net *"_ivl_12", 0 0, L_0x5555807c36d0;  1 drivers
v0x5555807b1610_0 .net *"_ivl_13", 0 0, L_0x5555807c3770;  1 drivers
v0x5555807b1740_0 .net *"_ivl_14", 0 0, L_0x5555807c3a60;  1 drivers
v0x5555807b1820_0 .net *"_ivl_16", 0 0, L_0x5555807c3bd0;  1 drivers
v0x5555807b1900_0 .net *"_ivl_18", 0 0, L_0x5555807c3ce0;  1 drivers
v0x5555807b19e0_0 .net *"_ivl_2", 0 0, L_0x5555807c2cb0;  1 drivers
v0x5555807b1b50_0 .net *"_ivl_4", 0 0, L_0x5555807c2dc0;  1 drivers
v0x5555807b1c30_0 .net *"_ivl_5", 0 0, L_0x5555807c2e60;  1 drivers
v0x5555807b1d10_0 .net *"_ivl_7", 0 0, L_0x5555807c2f70;  1 drivers
v0x5555807b1df0_0 .net *"_ivl_8", 0 0, L_0x5555807c3240;  1 drivers
v0x5555807b1ed0_0 .net *"_ivl_9", 0 0, L_0x5555807c32e0;  1 drivers
S_0x5555807b1fb0 .scope generate, "full_adder_stage[9]" "full_adder_stage[9]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807b2160 .param/l "i" 1 3 16, +C4<01001>;
L_0x5555807c41d0 .functor XOR 1, L_0x5555807c3e30, L_0x5555807c3ed0, C4<0>, C4<0>;
L_0x5555807c4380 .functor XOR 1, L_0x5555807c41d0, L_0x5555807c42e0, C4<0>, C4<0>;
L_0x5555807c4840 .functor AND 1, L_0x5555807c4490, L_0x5555807c47a0, C4<1>, C4<1>;
L_0x5555807c5040 .functor XOR 1, L_0x5555807c4c70, L_0x5555807c4d10, C4<0>, C4<0>;
L_0x5555807c51b0 .functor AND 1, L_0x5555807c4950, L_0x5555807c5040, C4<1>, C4<1>;
L_0x5555807c52c0 .functor OR 1, L_0x5555807c4840, L_0x5555807c51b0, C4<0>, C4<0>;
v0x5555807b2240_0 .net *"_ivl_0", 0 0, L_0x5555807c3e30;  1 drivers
v0x5555807b2320_0 .net *"_ivl_1", 0 0, L_0x5555807c3ed0;  1 drivers
v0x5555807b2400_0 .net *"_ivl_11", 0 0, L_0x5555807c4950;  1 drivers
v0x5555807b24c0_0 .net *"_ivl_12", 0 0, L_0x5555807c4c70;  1 drivers
v0x5555807b25a0_0 .net *"_ivl_13", 0 0, L_0x5555807c4d10;  1 drivers
v0x5555807b26d0_0 .net *"_ivl_14", 0 0, L_0x5555807c5040;  1 drivers
v0x5555807b27b0_0 .net *"_ivl_16", 0 0, L_0x5555807c51b0;  1 drivers
v0x5555807b2890_0 .net *"_ivl_18", 0 0, L_0x5555807c52c0;  1 drivers
v0x5555807b2970_0 .net *"_ivl_2", 0 0, L_0x5555807c41d0;  1 drivers
v0x5555807b2ae0_0 .net *"_ivl_4", 0 0, L_0x5555807c42e0;  1 drivers
v0x5555807b2bc0_0 .net *"_ivl_5", 0 0, L_0x5555807c4380;  1 drivers
v0x5555807b2ca0_0 .net *"_ivl_7", 0 0, L_0x5555807c4490;  1 drivers
v0x5555807b2d80_0 .net *"_ivl_8", 0 0, L_0x5555807c47a0;  1 drivers
v0x5555807b2e60_0 .net *"_ivl_9", 0 0, L_0x5555807c4840;  1 drivers
S_0x5555807b2f40 .scope generate, "full_adder_stage[10]" "full_adder_stage[10]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807b30f0 .param/l "i" 1 3 16, +C4<01010>;
L_0x5555807c6010 .functor XOR 1, L_0x5555807c5410, L_0x5555807c58c0, C4<0>, C4<0>;
L_0x5555807c61c0 .functor XOR 1, L_0x5555807c6010, L_0x5555807c6120, C4<0>, C4<0>;
L_0x5555807c66c0 .functor AND 1, L_0x5555807c62d0, L_0x5555807c6620, C4<1>, C4<1>;
L_0x5555807c6f40 .functor XOR 1, L_0x5555807c6b30, L_0x5555807c6bd0, C4<0>, C4<0>;
L_0x5555807c70b0 .functor AND 1, L_0x5555807c67d0, L_0x5555807c6f40, C4<1>, C4<1>;
L_0x5555807c71c0 .functor OR 1, L_0x5555807c66c0, L_0x5555807c70b0, C4<0>, C4<0>;
v0x5555807b31d0_0 .net *"_ivl_0", 0 0, L_0x5555807c5410;  1 drivers
v0x5555807b32b0_0 .net *"_ivl_1", 0 0, L_0x5555807c58c0;  1 drivers
v0x5555807b3390_0 .net *"_ivl_11", 0 0, L_0x5555807c67d0;  1 drivers
v0x5555807b3450_0 .net *"_ivl_12", 0 0, L_0x5555807c6b30;  1 drivers
v0x5555807b3530_0 .net *"_ivl_13", 0 0, L_0x5555807c6bd0;  1 drivers
v0x5555807b3660_0 .net *"_ivl_14", 0 0, L_0x5555807c6f40;  1 drivers
v0x5555807b3740_0 .net *"_ivl_16", 0 0, L_0x5555807c70b0;  1 drivers
v0x5555807b3820_0 .net *"_ivl_18", 0 0, L_0x5555807c71c0;  1 drivers
v0x5555807b3900_0 .net *"_ivl_2", 0 0, L_0x5555807c6010;  1 drivers
v0x5555807b3a70_0 .net *"_ivl_4", 0 0, L_0x5555807c6120;  1 drivers
v0x5555807b3b50_0 .net *"_ivl_5", 0 0, L_0x5555807c61c0;  1 drivers
v0x5555807b3c30_0 .net *"_ivl_7", 0 0, L_0x5555807c62d0;  1 drivers
v0x5555807b3d10_0 .net *"_ivl_8", 0 0, L_0x5555807c6620;  1 drivers
v0x5555807b3df0_0 .net *"_ivl_9", 0 0, L_0x5555807c66c0;  1 drivers
S_0x5555807b3ed0 .scope generate, "full_adder_stage[11]" "full_adder_stage[11]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807b4080 .param/l "i" 1 3 16, +C4<01011>;
L_0x5555807c7730 .functor XOR 1, L_0x5555807c7310, L_0x5555807c73b0, C4<0>, C4<0>;
L_0x5555807c78e0 .functor XOR 1, L_0x5555807c7730, L_0x5555807c7840, C4<0>, C4<0>;
L_0x5555807c7e20 .functor AND 1, L_0x5555807c79f0, L_0x5555807c7d80, C4<1>, C4<1>;
L_0x5555807c8720 .functor XOR 1, L_0x5555807c82d0, L_0x5555807c8370, C4<0>, C4<0>;
L_0x5555807c8890 .functor AND 1, L_0x5555807c7f30, L_0x5555807c8720, C4<1>, C4<1>;
L_0x5555807c89a0 .functor OR 1, L_0x5555807c7e20, L_0x5555807c8890, C4<0>, C4<0>;
v0x5555807b4160_0 .net *"_ivl_0", 0 0, L_0x5555807c7310;  1 drivers
v0x5555807b4240_0 .net *"_ivl_1", 0 0, L_0x5555807c73b0;  1 drivers
v0x5555807b4320_0 .net *"_ivl_11", 0 0, L_0x5555807c7f30;  1 drivers
v0x5555807b43e0_0 .net *"_ivl_12", 0 0, L_0x5555807c82d0;  1 drivers
v0x5555807b44c0_0 .net *"_ivl_13", 0 0, L_0x5555807c8370;  1 drivers
v0x5555807b45f0_0 .net *"_ivl_14", 0 0, L_0x5555807c8720;  1 drivers
v0x5555807b46d0_0 .net *"_ivl_16", 0 0, L_0x5555807c8890;  1 drivers
v0x5555807b47b0_0 .net *"_ivl_18", 0 0, L_0x5555807c89a0;  1 drivers
v0x5555807b4890_0 .net *"_ivl_2", 0 0, L_0x5555807c7730;  1 drivers
v0x5555807b4a00_0 .net *"_ivl_4", 0 0, L_0x5555807c7840;  1 drivers
v0x5555807b4ae0_0 .net *"_ivl_5", 0 0, L_0x5555807c78e0;  1 drivers
v0x5555807b4bc0_0 .net *"_ivl_7", 0 0, L_0x5555807c79f0;  1 drivers
v0x5555807b4ca0_0 .net *"_ivl_8", 0 0, L_0x5555807c7d80;  1 drivers
v0x5555807b4d80_0 .net *"_ivl_9", 0 0, L_0x5555807c7e20;  1 drivers
S_0x5555807b4e60 .scope generate, "full_adder_stage[12]" "full_adder_stage[12]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807b5010 .param/l "i" 1 3 16, +C4<01100>;
L_0x5555807c8f50 .functor XOR 1, L_0x5555807c8af0, L_0x5555807c8b90, C4<0>, C4<0>;
L_0x5555807c9100 .functor XOR 1, L_0x5555807c8f50, L_0x5555807c9060, C4<0>, C4<0>;
L_0x5555807c9680 .functor AND 1, L_0x5555807c9210, L_0x5555807c95e0, C4<1>, C4<1>;
L_0x5555807ca000 .functor XOR 1, L_0x5555807c9b70, L_0x5555807c9c10, C4<0>, C4<0>;
L_0x5555807ca170 .functor AND 1, L_0x5555807c9790, L_0x5555807ca000, C4<1>, C4<1>;
L_0x5555807ca280 .functor OR 1, L_0x5555807c9680, L_0x5555807ca170, C4<0>, C4<0>;
v0x5555807b50f0_0 .net *"_ivl_0", 0 0, L_0x5555807c8af0;  1 drivers
v0x5555807b51d0_0 .net *"_ivl_1", 0 0, L_0x5555807c8b90;  1 drivers
v0x5555807b52b0_0 .net *"_ivl_11", 0 0, L_0x5555807c9790;  1 drivers
v0x5555807b5370_0 .net *"_ivl_12", 0 0, L_0x5555807c9b70;  1 drivers
v0x5555807b5450_0 .net *"_ivl_13", 0 0, L_0x5555807c9c10;  1 drivers
v0x5555807b5580_0 .net *"_ivl_14", 0 0, L_0x5555807ca000;  1 drivers
v0x5555807b5660_0 .net *"_ivl_16", 0 0, L_0x5555807ca170;  1 drivers
v0x5555807b5740_0 .net *"_ivl_18", 0 0, L_0x5555807ca280;  1 drivers
v0x5555807b5820_0 .net *"_ivl_2", 0 0, L_0x5555807c8f50;  1 drivers
v0x5555807b5990_0 .net *"_ivl_4", 0 0, L_0x5555807c9060;  1 drivers
v0x5555807b5a70_0 .net *"_ivl_5", 0 0, L_0x5555807c9100;  1 drivers
v0x5555807b5b50_0 .net *"_ivl_7", 0 0, L_0x5555807c9210;  1 drivers
v0x5555807b5c30_0 .net *"_ivl_8", 0 0, L_0x5555807c95e0;  1 drivers
v0x5555807b5d10_0 .net *"_ivl_9", 0 0, L_0x5555807c9680;  1 drivers
S_0x5555807b5df0 .scope generate, "full_adder_stage[13]" "full_adder_stage[13]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807b5fa0 .param/l "i" 1 3 16, +C4<01101>;
L_0x5555807ca870 .functor XOR 1, L_0x5555807ca3d0, L_0x5555807ca470, C4<0>, C4<0>;
L_0x5555807caa20 .functor XOR 1, L_0x5555807ca870, L_0x5555807ca980, C4<0>, C4<0>;
L_0x5555807cafe0 .functor AND 1, L_0x5555807cab30, L_0x5555807caf40, C4<1>, C4<1>;
L_0x5555807cb9e0 .functor XOR 1, L_0x5555807cb510, L_0x5555807cb5b0, C4<0>, C4<0>;
L_0x5555807cbb50 .functor AND 1, L_0x5555807cb0f0, L_0x5555807cb9e0, C4<1>, C4<1>;
L_0x5555807cbc60 .functor OR 1, L_0x5555807cafe0, L_0x5555807cbb50, C4<0>, C4<0>;
v0x5555807b6080_0 .net *"_ivl_0", 0 0, L_0x5555807ca3d0;  1 drivers
v0x5555807b6160_0 .net *"_ivl_1", 0 0, L_0x5555807ca470;  1 drivers
v0x5555807b6240_0 .net *"_ivl_11", 0 0, L_0x5555807cb0f0;  1 drivers
v0x5555807b6300_0 .net *"_ivl_12", 0 0, L_0x5555807cb510;  1 drivers
v0x5555807b63e0_0 .net *"_ivl_13", 0 0, L_0x5555807cb5b0;  1 drivers
v0x5555807b6510_0 .net *"_ivl_14", 0 0, L_0x5555807cb9e0;  1 drivers
v0x5555807b65f0_0 .net *"_ivl_16", 0 0, L_0x5555807cbb50;  1 drivers
v0x5555807b66d0_0 .net *"_ivl_18", 0 0, L_0x5555807cbc60;  1 drivers
v0x5555807b67b0_0 .net *"_ivl_2", 0 0, L_0x5555807ca870;  1 drivers
v0x5555807b6920_0 .net *"_ivl_4", 0 0, L_0x5555807ca980;  1 drivers
v0x5555807b6a00_0 .net *"_ivl_5", 0 0, L_0x5555807caa20;  1 drivers
v0x5555807b6ae0_0 .net *"_ivl_7", 0 0, L_0x5555807cab30;  1 drivers
v0x5555807b6bc0_0 .net *"_ivl_8", 0 0, L_0x5555807caf40;  1 drivers
v0x5555807b6ca0_0 .net *"_ivl_9", 0 0, L_0x5555807cafe0;  1 drivers
S_0x5555807b6d80 .scope generate, "full_adder_stage[14]" "full_adder_stage[14]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807b6f30 .param/l "i" 1 3 16, +C4<01110>;
L_0x5555807cc290 .functor XOR 1, L_0x5555807cbdb0, L_0x5555807cbe50, C4<0>, C4<0>;
L_0x5555807cc440 .functor XOR 1, L_0x5555807cc290, L_0x5555807cc3a0, C4<0>, C4<0>;
L_0x5555807cca40 .functor AND 1, L_0x5555807cc550, L_0x5555807cc9a0, C4<1>, C4<1>;
L_0x5555807cd4c0 .functor XOR 1, L_0x5555807ccfb0, L_0x5555807cd050, C4<0>, C4<0>;
L_0x5555807cd630 .functor AND 1, L_0x5555807ccb50, L_0x5555807cd4c0, C4<1>, C4<1>;
L_0x5555807cd740 .functor OR 1, L_0x5555807cca40, L_0x5555807cd630, C4<0>, C4<0>;
v0x5555807b7010_0 .net *"_ivl_0", 0 0, L_0x5555807cbdb0;  1 drivers
v0x5555807b70f0_0 .net *"_ivl_1", 0 0, L_0x5555807cbe50;  1 drivers
v0x5555807b71d0_0 .net *"_ivl_11", 0 0, L_0x5555807ccb50;  1 drivers
v0x5555807b7290_0 .net *"_ivl_12", 0 0, L_0x5555807ccfb0;  1 drivers
v0x5555807b7370_0 .net *"_ivl_13", 0 0, L_0x5555807cd050;  1 drivers
v0x5555807b74a0_0 .net *"_ivl_14", 0 0, L_0x5555807cd4c0;  1 drivers
v0x5555807b7580_0 .net *"_ivl_16", 0 0, L_0x5555807cd630;  1 drivers
v0x5555807b7660_0 .net *"_ivl_18", 0 0, L_0x5555807cd740;  1 drivers
v0x5555807b7740_0 .net *"_ivl_2", 0 0, L_0x5555807cc290;  1 drivers
v0x5555807b78b0_0 .net *"_ivl_4", 0 0, L_0x5555807cc3a0;  1 drivers
v0x5555807b7990_0 .net *"_ivl_5", 0 0, L_0x5555807cc440;  1 drivers
v0x5555807b7a70_0 .net *"_ivl_7", 0 0, L_0x5555807cc550;  1 drivers
v0x5555807b7b50_0 .net *"_ivl_8", 0 0, L_0x5555807cc9a0;  1 drivers
v0x5555807b7c30_0 .net *"_ivl_9", 0 0, L_0x5555807cca40;  1 drivers
S_0x5555807b7d10 .scope generate, "full_adder_stage[15]" "full_adder_stage[15]" 3 16, 3 16 0, S_0x5555807a91d0;
 .timescale 0 0;
P_0x5555807b7ec0 .param/l "i" 1 3 16, +C4<01111>;
L_0x5555807ce350 .functor XOR 1, L_0x5555807cde30, L_0x5555807ce2b0, C4<0>, C4<0>;
L_0x5555807ce8f0 .functor XOR 1, L_0x5555807ce350, L_0x5555807ce460, C4<0>, C4<0>;
L_0x5555807cef90 .functor AND 1, L_0x5555807cea50, L_0x5555807ceaf0, C4<1>, C4<1>;
L_0x5555807cfaa0 .functor XOR 1, L_0x5555807cf550, L_0x5555807cfa00, C4<0>, C4<0>;
L_0x5555807cfbb0 .functor AND 1, L_0x5555807cf0a0, L_0x5555807cfaa0, C4<1>, C4<1>;
L_0x5555807cfcc0 .functor OR 1, L_0x5555807cef90, L_0x5555807cfbb0, C4<0>, C4<0>;
v0x5555807b7fa0_0 .net *"_ivl_0", 0 0, L_0x5555807cde30;  1 drivers
v0x5555807b8080_0 .net *"_ivl_1", 0 0, L_0x5555807ce2b0;  1 drivers
v0x5555807b8160_0 .net *"_ivl_11", 0 0, L_0x5555807cf0a0;  1 drivers
v0x5555807b8220_0 .net *"_ivl_12", 0 0, L_0x5555807cf550;  1 drivers
v0x5555807b8300_0 .net *"_ivl_13", 0 0, L_0x5555807cfa00;  1 drivers
v0x5555807b8430_0 .net *"_ivl_14", 0 0, L_0x5555807cfaa0;  1 drivers
v0x5555807b8510_0 .net *"_ivl_16", 0 0, L_0x5555807cfbb0;  1 drivers
v0x5555807b85f0_0 .net *"_ivl_18", 0 0, L_0x5555807cfcc0;  1 drivers
v0x5555807b86d0_0 .net *"_ivl_2", 0 0, L_0x5555807ce350;  1 drivers
v0x5555807b8840_0 .net *"_ivl_4", 0 0, L_0x5555807ce460;  1 drivers
v0x5555807b8920_0 .net *"_ivl_5", 0 0, L_0x5555807ce8f0;  1 drivers
v0x5555807b8a00_0 .net *"_ivl_7", 0 0, L_0x5555807cea50;  1 drivers
v0x5555807b8ae0_0 .net *"_ivl_8", 0 0, L_0x5555807ceaf0;  1 drivers
v0x5555807b8bc0_0 .net *"_ivl_9", 0 0, L_0x5555807cef90;  1 drivers
    .scope S_0x555580788d10;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9df0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x555580788d10;
T_6 ;
    %delay 5000, 0;
    %load/vec4 v0x5555807b9be0_0;
    %inv;
    %store/vec4 v0x5555807b9be0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555580788d10;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5555807b9df0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5555807b9df0_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x555580788d10;
T_8 ;
    %vpi_call 2 39 "$dumpfile", "adder_16bit_tb.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555580788d10 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x555580788d10;
T_9 ;
    %vpi_call 2 45 "$monitor", "Time: %t | a=0x%04h, b=0x%04h, cin=%b, sum=0x%04h, cout=%b, overflow=%b", $time, v0x5555807b9990_0, v0x5555807b9a70_0, v0x5555807b9b10_0, v0x5555807b9e90_0, v0x5555807b9c80_0, v0x5555807b9d20_0 {0 0 0};
    %fork TD_adder_16bit_testbench.basic_test, S_0x55558073e380;
    %join;
    %fork TD_adder_16bit_testbench.carry_propagation_test, S_0x555580701cf0;
    %join;
    %fork TD_adder_16bit_testbench.overflow_test, S_0x555580701ed0;
    %join;
    %fork TD_adder_16bit_testbench.boundary_value_test, S_0x55558073e510;
    %join;
    %fork TD_adder_16bit_testbench.random_data_test, S_0x555580789de0;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "file_workspace/testbenches/testbench_adder_16bit.v";
    "file_workspace/designs/adder_16bit.v";
