Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Sep 23 17:13:10 2020
| Host              : torreys.colorado.edu running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -max_paths 10 -file ./report/my_prj_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.530ns  (logic 0.436ns (12.351%)  route 3.094ns (87.649%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 4.196 - 4.170 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/ap_clk
    SLICE_X44Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/Q
                         net (fo=161, routed)         2.778     2.910    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]_0[4]
    SLICE_X27Y100        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.973 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/i___14_rep__35/O
                         net (fo=1, routed)           0.015     2.988    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]_1[4]
    SLICE_X27Y100        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.118 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i__i_3/CO[5]
                         net (fo=2, routed)           0.219     3.337    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/icmp_ln1497_5_fu_658_p2
    SLICE_X27Y98         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     3.484 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i_/O
                         net (fo=1, routed)           0.082     3.566    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i__n_0
    SLICE_X27Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.026     4.196    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/ap_clk
    SLICE_X27Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]/C
                         clock pessimism              0.000     4.196    
                         clock uncertainty           -0.035     4.161    
    SLICE_X27Y98         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     4.188    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_8_reg_2133_reg[0]
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.456ns (13.006%)  route 3.050ns (86.994%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 4.196 - 4.170 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/ap_clk
    SLICE_X44Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/Q
                         net (fo=161, routed)         2.778     2.910    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]_0[4]
    SLICE_X27Y100        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.973 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/i___14_rep__35/O
                         net (fo=1, routed)           0.015     2.988    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]_1[4]
    SLICE_X27Y100        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.118 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/i__i_3/CO[5]
                         net (fo=2, routed)           0.219     3.337    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/icmp_ln1497_5_fu_658_p2
    SLICE_X27Y98         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.167     3.504 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152[0]_i_1/O
                         net (fo=1, routed)           0.038     3.542    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_fu_1158_p2
    SLICE_X27Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.026     4.196    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/ap_clk
    SLICE_X27Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]/C
                         clock pessimism              0.000     4.196    
                         clock uncertainty           -0.035     4.161    
    SLICE_X27Y98         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     4.188    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3729/activation_leaf_0_9_reg_2152_reg[0]
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.387ns (11.270%)  route 3.047ns (88.730%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 4.194 - 4.170 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/Q
                         net (fo=150, routed)         2.768     2.900    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[9]_0[4]
    SLICE_X25Y97         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.963 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/i___3_rep__36/O
                         net (fo=1, routed)           0.015     2.978    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]_2[4]
    SLICE_X25Y97         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.108 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___7_i_1/CO[5]
                         net (fo=4, routed)           0.206     3.314    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/icmp_ln1497_1_fu_508_p2
    SLICE_X26Y98         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.413 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___14/O
                         net (fo=1, routed)           0.058     3.471    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___14_n_0
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.024     4.194    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/ap_clk
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]/C
                         clock pessimism              0.000     4.194    
                         clock uncertainty           -0.035     4.159    
    SLICE_X26Y98         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     4.186    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_3_reg_2098_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 0.386ns (11.241%)  route 3.048ns (88.759%))
  Logic Levels:           3  (CARRY8=1 LUT2=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 4.194 - 4.170 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/Q
                         net (fo=150, routed)         2.768     2.900    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[9]_0[4]
    SLICE_X25Y97         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.963 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/i___3_rep__36/O
                         net (fo=1, routed)           0.015     2.978    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]_2[4]
    SLICE_X25Y97         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.108 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___7_i_1/CO[5]
                         net (fo=4, routed)           0.206     3.314    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/icmp_ln1497_1_fu_508_p2
    SLICE_X26Y98         LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.098     3.412 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___8/O
                         net (fo=1, routed)           0.059     3.471    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___8_n_0
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_3_reg_2098_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.024     4.194    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/ap_clk
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_3_reg_2098_reg[0]/C
                         clock pessimism              0.000     4.194    
                         clock uncertainty           -0.035     4.159    
    SLICE_X26Y98         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.186    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_3_reg_2098_reg[0]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.471    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_3_reg_2098_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.547ns (15.975%)  route 2.877ns (84.025%))
  Logic Levels:           3  (CARRY8=1 LUT2=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 4.194 - 4.170 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.035     0.035    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/ap_clk
    SLICE_X44Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[5]/Q
                         net (fo=138, routed)         2.466     2.597    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]_0[1]
    SLICE_X23Y90         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.745 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/i___24_rep__15/O
                         net (fo=1, routed)           0.011     2.756    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_6_reg_2068_reg[0]_0[2]
    SLICE_X23Y90         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[5])
                                                      0.205     2.961 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/i__i_1/CO[5]
                         net (fo=7, routed)           0.341     3.302    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/icmp_ln1497_fu_472_p2
    SLICE_X23Y89         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.098     3.400 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/i___8/O
                         net (fo=1, routed)           0.059     3.459    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/i___8_n_0
    SLICE_X23Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_3_reg_2098_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.024     4.194    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/ap_clk
    SLICE_X23Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_3_reg_2098_reg[0]/C
                         clock pessimism              0.000     4.194    
                         clock uncertainty           -0.035     4.159    
    SLICE_X23Y89         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     4.186    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_3_reg_2098_reg[0]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.459    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.728ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_4_reg_2107_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.421ns  (logic 0.409ns (11.956%)  route 3.012ns (88.044%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 4.194 - 4.170 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/Q
                         net (fo=150, routed)         2.768     2.900    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[9]_0[4]
    SLICE_X25Y97         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.963 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/i___3_rep__36/O
                         net (fo=1, routed)           0.015     2.978    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]_2[4]
    SLICE_X25Y97         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.108 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___7_i_1/CO[5]
                         net (fo=4, routed)           0.206     3.314    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/icmp_ln1497_1_fu_508_p2
    SLICE_X26Y98         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     3.435 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___7/O
                         net (fo=1, routed)           0.023     3.458    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___7_n_0
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_4_reg_2107_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.024     4.194    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/ap_clk
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_4_reg_2107_reg[0]/C
                         clock pessimism              0.000     4.194    
                         clock uncertainty           -0.035     4.159    
    SLICE_X26Y98         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     4.186    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_4_reg_2107_reg[0]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.458    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_2_reg_2090_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.406ns (11.882%)  route 3.011ns (88.118%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 4.194 - 4.170 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/Q
                         net (fo=150, routed)         2.768     2.900    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[9]_0[4]
    SLICE_X25Y97         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.963 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/i___3_rep__36/O
                         net (fo=1, routed)           0.015     2.978    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_1_reg_2082_reg[0]_2[4]
    SLICE_X25Y97         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.130     3.108 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/i___7_i_1/CO[5]
                         net (fo=4, routed)           0.206     3.314    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/icmp_ln1497_1_fu_508_p2
    SLICE_X26Y98         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.118     3.432 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_2_reg_2090[0]_i_1/O
                         net (fo=1, routed)           0.022     3.454    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_2_fu_802_p2
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_2_reg_2090_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.024     4.194    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/ap_clk
    SLICE_X26Y98         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_2_reg_2090_reg[0]/C
                         clock pessimism              0.000     4.194    
                         clock uncertainty           -0.035     4.159    
    SLICE_X26Y98         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     4.186    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4361/activation_leaf_0_2_reg_2090_reg[0]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.454    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_reg_2213_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.434ns (12.694%)  route 2.985ns (87.306%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 4.196 - 4.170 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.037     0.037    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/ap_clk
    SLICE_X40Y40         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.132 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[8]/Q
                         net (fo=150, routed)         2.938     3.070    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/x_5_V_read_int_reg_reg[9]_0[4]
    SLICE_X25Y96         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.177     3.247 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1596/i___3_rep__41/O
                         net (fo=1, routed)           0.015     3.262    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_reg_2213_reg[0]_2[4]
    SLICE_X25Y96         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[6])
                                                      0.162     3.424 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_reg_2213_reg[0]_i_1/O[6]
                         net (fo=1, routed)           0.032     3.456    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_fu_1334_p17
    SLICE_X25Y96         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_reg_2213_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.026     4.196    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/ap_clk
    SLICE_X25Y96         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_reg_2213_reg[0]/C
                         clock pessimism              0.000     4.196    
                         clock uncertainty           -0.035     4.161    
    SLICE_X25Y96         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     4.188    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_4677/tmp_17_reg_2213_reg[0]
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.456    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.735ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/activation_leaf_0_8_reg_2133_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.417ns  (logic 0.478ns (13.989%)  route 2.939ns (86.011%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 4.196 - 4.170 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.036     0.036    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/ap_clk
    SLICE_X44Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]/Q
                         net (fo=161, routed)         2.617     2.749    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]_0[4]
    SLICE_X30Y100        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     2.812 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/i___14_rep__59/O
                         net (fo=1, routed)           0.015     2.827    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/activation_leaf_0_6_reg_2068_reg[0]_1[4]
    SLICE_X30Y100        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[5])
                                                      0.137     2.964 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/i__i_1/CO[5]
                         net (fo=7, routed)           0.239     3.203    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/icmp_ln1497_fu_472_p2
    SLICE_X30Y101        LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     3.385 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/i_/O
                         net (fo=1, routed)           0.068     3.453    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/i__n_0
    SLICE_X30Y101        FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/activation_leaf_0_8_reg_2133_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.026     4.196    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/ap_clk
    SLICE_X30Y101        FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/activation_leaf_0_8_reg_2133_reg[0]/C
                         clock pessimism              0.000     4.196    
                         clock uncertainty           -0.035     4.161    
    SLICE_X30Y101        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     4.188    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_7284/activation_leaf_0_8_reg_2133_reg[0]
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.453    
  -------------------------------------------------------------------
                         slack                                  0.735    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Destination:            bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_4_reg_2107_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.085ns period=4.170ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.170ns  (ap_clk rise@4.170ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 0.570ns (16.711%)  route 2.841ns (83.289%))
  Logic Levels:           3  (CARRY8=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 4.194 - 4.170 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2375, unset)         0.035     0.035    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/ap_clk
    SLICE_X44Y38         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[5]/Q
                         net (fo=138, routed)         2.466     2.597    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/x_6_V_read_int_reg_reg[8]_0[1]
    SLICE_X23Y90         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.148     2.745 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_1754/i___24_rep__15/O
                         net (fo=1, routed)           0.011     2.756    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_6_reg_2068_reg[0]_0[2]
    SLICE_X23Y90         CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[5])
                                                      0.205     2.961 f  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/i__i_1/CO[5]
                         net (fo=7, routed)           0.341     3.302    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/icmp_ln1497_fu_472_p2
    SLICE_X23Y89         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.121     3.423 r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/i___7/O
                         net (fo=1, routed)           0.023     3.446    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/i___7_n_0
    SLICE_X23Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_4_reg_2107_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.170     4.170 r  
                                                      0.000     4.170 r  ap_clk (IN)
                         net (fo=2375, unset)         0.024     4.194    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/ap_clk
    SLICE_X23Y89         FDRE                                         r  bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_4_reg_2107_reg[0]/C
                         clock pessimism              0.000     4.194    
                         clock uncertainty           -0.035     4.159    
    SLICE_X23Y89         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027     4.186    bd_0_i/hls_inst/inst/grp_decision_function_1_fu_989/grp_decision_function_fu_3650/activation_leaf_0_4_reg_2107_reg[0]
  -------------------------------------------------------------------
                         required time                          4.186    
                         arrival time                          -3.446    
  -------------------------------------------------------------------
                         slack                                  0.740    




