# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Thu Apr 30 01:48:29 2020
# 
# Allegro PCB Router v16-6-112 made 2012/09/12 at 23:00:45
# Running on: ai, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/User/Documents/GitHub/TrackitPCB/New PCB/specctra.did
# Current time = Thu Apr 30 01:48:29 2020
# PCB C:/Users/User/Documents/GitHub/TrackitPCB/New PCB
# Master Unit set up as: MIL 10000
# PCB Limits xlo=-1955.8090 ylo=-1559.1074 xhi=16223.5085 yhi=11538.8730
# Total 10 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 23, Images Processed 36, Padstacks Processed 23
# Nets Processed 20, Net Terminals 76
# PCB Area=236862852.384  EIC=7  Area/EIC=33837550.341  SMDs=20
# Total Pin Count: 103
# Signal Connections Created 56
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 56
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 21869.0946 Horizontal 11765.0586 Vertical 10104.0360
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 21869.0946 Horizontal 11768.1106 Vertical 10100.9840
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/User/AppData/Local/Temp/#Taaaaaf13388.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger on
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter on)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Thu Apr 30 01:49:57 2020
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 56
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 21869.0946 Horizontal 11765.0586 Vertical 10104.0360
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 21869.0946 Horizontal 11768.1106 Vertical 10100.9840
# Attempts 2 Successes 2 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 54
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    3.57
# Manhattan Length 21869.0946 Horizontal 11765.0586 Vertical 10104.0360
# Routed Length 232.3000 Horizontal 200.0000 Vertical  32.3000
# Ratio Actual / Manhattan   0.0106
# Unconnected Length 21669.0946 Horizontal 11568.1106 Vertical 10100.9840
# Smart Route: Bus successful, 2 of 2 wires routed.
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Thu Apr 30 01:49:58 2020
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 54
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    3.57
# Manhattan Length 21869.0946 Horizontal 11765.0586 Vertical 10104.0360
# Routed Length 232.3000 Horizontal 200.0000 Vertical  32.3000
# Ratio Actual / Manhattan   0.0106
# Unconnected Length 21669.0946 Horizontal 11568.1106 Vertical 10100.9840
# Start Route Pass 1 of 25
# Routing 54 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 26 (Cross: 22, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 54 Successes 54 Failures 0 Vias 14
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 25
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 83 wires.
# Total Conflicts: 11 (Cross: 10, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 73 Successes 73 Failures 0 Vias 19
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.5769
# End Pass 2 of 25
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 2 passes.
# Start Route Pass 3 of 25
# Routing 101 wires.
# Total Conflicts: 3 (Cross: 3, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 79 Successes 79 Failures 0 Vias 22
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.7273
# End Pass 3 of 25
# 6 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 3 passes.
# Start Route Pass 4 of 25
# Routing 6 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 6 Successes 6 Failures 0 Vias 24
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 25
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Smart Route: Smart_route progressing normally after 4 passes.
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   54|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    22|     4|   0|    0|   14|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  2|    10|     1|   0|    0|   19|    0|   0| 57|  0:00:00|  0:00:02|
# Route    |  3|     3|     0|   0|    0|   22|    0|   0| 72|  0:00:00|  0:00:02|
# Route    |  4|     0|     0|   0|    0|   24|    0|   0|100|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 10 Total Vias 24
# Percent Connected  100.00
# Manhattan Length 20310.1511 Horizontal 10978.1812 Vertical 9331.9699
# Routed Length 21064.8381 Horizontal 11801.4038 Vertical 9887.1592
# Ratio Actual / Manhattan   1.0372
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Apr 30 01:50:01 2020
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 10 Total Vias 24
# Percent Connected  100.00
# Manhattan Length 20310.1511 Horizontal 10978.1812 Vertical 9331.9699
# Routed Length 21064.8381 Horizontal 11801.4038 Vertical 9887.1592
# Ratio Actual / Manhattan   1.0372
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 92 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 78 Successes 78 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 92 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 82 Successes 82 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   54|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    22|     4|   0|    0|   14|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  2|    10|     1|   0|    0|   19|    0|   0| 57|  0:00:00|  0:00:02|
# Route    |  3|     3|     0|   0|    0|   22|    0|   0| 72|  0:00:00|  0:00:02|
# Route    |  4|     0|     0|   0|    0|   24|    0|   0|100|  0:00:00|  0:00:02|
# Clean    |  5|     0|     0|   0|    0|   17|    0|   0|   |  0:00:00|  0:00:02|
# Clean    |  6|     0|     0|   0|    0|   17|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 9 Total Vias 17
# Percent Connected  100.00
# Manhattan Length 20294.8325 Horizontal 10895.9591 Vertical 9398.8734
# Routed Length 21544.7633 Horizontal 11899.2888 Vertical 10392.1389
# Ratio Actual / Manhattan   1.0616
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Thu Apr 30 01:50:02 2020
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 9 Total Vias 17
# Percent Connected  100.00
# Manhattan Length 20294.8325 Horizontal 10895.9591 Vertical 9398.8734
# Routed Length 21544.7633 Horizontal 11899.2888 Vertical 10392.1389
# Ratio Actual / Manhattan   1.0616
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 90 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 80 Successes 80 Failures 0 Vias 17
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Start Clean Pass 2 of 2
# Routing 94 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 80 Successes 80 Failures 0 Vias 16
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\bestsave.w
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   54|    0|    0|   0|   |  0:00:01|  0:00:01|
# Route    |  1|    22|     4|   0|    0|   14|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  2|    10|     1|   0|    0|   19|    0|   0| 57|  0:00:00|  0:00:02|
# Route    |  3|     3|     0|   0|    0|   22|    0|   0| 72|  0:00:00|  0:00:02|
# Route    |  4|     0|     0|   0|    0|   24|    0|   0|100|  0:00:00|  0:00:02|
# Clean    |  5|     0|     0|   0|    0|   17|    0|   0|   |  0:00:00|  0:00:02|
# Clean    |  6|     0|     0|   0|    0|   17|    0|   0|   |  0:00:00|  0:00:02|
# Clean    |  7|     0|     0|   0|    0|   17|    0|   0|   |  0:00:00|  0:00:02|
# Clean    |  8|     0|     0|   0|    0|   16|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 9 Total Vias 16
# Percent Connected  100.00
# Manhattan Length 20530.7623 Horizontal 11048.6417 Vertical 9482.1206
# Routed Length 22408.1213 Horizontal 12317.2967 Vertical 10819.8774
# Ratio Actual / Manhattan   1.0914
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing miter command.
# Diagonal wire corners are preferred.
# Current time = Thu Apr 30 01:50:03 2020
# 5 bend points have been removed.
# Convert orthogonal pin exit to diagonal...
# Convert wire segment to diagonal...
# Convert orthogonal corner to diagonal...
# 0 bend points have been removed.
# Corners changed 67
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- C:/Users/User/Documents/GitHub/TrackitPCB/New PCB\unnamed.dsn
# Nets 20 Connections 56 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 28, at vias 9 Total Vias 16
# Percent Connected  100.00
# Manhattan Length 20530.7623 Horizontal 11048.6417 Vertical 9482.1206
# Routed Length 21423.6492 Horizontal 12357.2967 Vertical 10819.8774
# Ratio Actual / Manhattan   1.0435
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 100.00.
write routes (changed_only) (reset_changed) C:/Users/User/AppData/Local/Temp/#Taaaaag13388.tmp
# Routing Written to File C:/Users/User/AppData/Local/Temp/#Taaaaag13388.tmp
quit
