
synthesis -f "spi_lcd_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Thu Jan 16 22:16:04 2025


Command Line:  synthesis -f spi_lcd_impl1_lattice.synproj -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 5.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 5.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 5

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = spi_lcd.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/CodeField/Verilog/Diamond_design/spi_lcd (searchpath added)
-p D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p D:/CodeField/Verilog/Diamond_design/spi_lcd/impl1 (searchpath added)
-p D:/CodeField/Verilog/Diamond_design/spi_lcd (searchpath added)
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/spi_lcd.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/control.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/lcd_write.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/lcd_init.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/lcd_show_char.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/char_ram.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/show_string_number_ctrl.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/pll/pll.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/rom/rom_8x4096.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/tb_pll.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/spi_lcd_tb.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/rom/tb_rom_8x4096_tmpl.v
Verilog design file = D:/CodeField/Verilog/Diamond_design/spi_lcd/source/segment_led.v
NGD file = spi_lcd_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/control.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_write.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v. VERI-1482
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v(58): " arg1="lcd_init" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v" arg3="58"  />
    <postMsg mid="35901199" type="Warning" dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v(67): " arg1="lcd_init" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v" arg3="67"  />
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_show_char.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/char_ram.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/show_string_number_ctrl.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/pll/pll.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/rom/rom_8x4096.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/tb_pll.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd_tb.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/rom/tb_rom_8x4096_tmpl.v. VERI-1482
Analyzing Verilog file d:/codefield/verilog/diamond_design/spi_lcd/source/segment_led.v. VERI-1482
Analyzing Verilog file D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): spi_lcd
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd.v(18): " arg1="spi_lcd" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/spi_lcd.v" arg3="18"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/pll/pll.v(8): " arg1="pll" arg2="d:/codefield/verilog/diamond_design/spi_lcd/pll/pll.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): " arg1="EHXPLLJ(CLKFB_DIV=4,CLKOP_DIV=11,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE=&quot;DISABLED&quot;,CLKOS2_ENABLE=&quot;DISABLED&quot;,CLKOS3_ENABLE=&quot;DISABLED&quot;,CLKOP_CPHASE=10,CLKOS_TRIM_POL=&quot;FALLING&quot;)" arg2="D:/Program/Diamond/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1730"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_write.v(11): " arg1="lcd_write" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_write.v" arg3="11"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/control.v(11): " arg1="control" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/control.v" arg3="11"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v(17): " arg1="lcd_init" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_init.v" arg3="17"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_show_char.v(11): " arg1="lcd_show_char" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/lcd_show_char.v" arg3="11"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/char_ram.v(6): " arg1="char_ram" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/char_ram.v" arg3="6"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/show_string_number_ctrl.v(53): " arg1="show_string_number_ctrl" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/show_string_number_ctrl.v" arg3="53"  />
Last elaborated design is spi_lcd()
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = spi_lcd.
    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd_write_inst/cnt1" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\show_string_number_ctrl_inst/cnt_ascii_num" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 00000 -> 00000000000000000000000000000001

 00001 -> 00000000000000000000000000000010

 00010 -> 00000000000000000000000000000100

 00011 -> 00000000000000000000000000001000

 00100 -> 00000000000000000000000000010000

 00101 -> 00000000000000000000000000100000

 00110 -> 00000000000000000000000001000000

 00111 -> 00000000000000000000000010000000

 01000 -> 00000000000000000000000100000000

 01001 -> 00000000000000000000001000000000

 01010 -> 00000000000000000000010000000000

 01011 -> 00000000000000000000100000000000

 01100 -> 00000000000000000001000000000000

 01101 -> 00000000000000000010000000000000

 01110 -> 00000000000000000100000000000000

 01111 -> 00000000000000001000000000000000

 10000 -> 00000000000000010000000000000000

 10001 -> 00000000000000100000000000000000

 10010 -> 00000000000001000000000000000000

 10011 -> 00000000000010000000000000000000

 10100 -> 00000000000100000000000000000000

 10101 -> 00000000001000000000000000000000

 10110 -> 00000000010000000000000000000000

 10111 -> 00000000100000000000000000000000

 11000 -> 00000001000000000000000000000000

 11001 -> 00000010000000000000000000000000

 11010 -> 00000100000000000000000000000000

 11011 -> 00001000000000000000000000000000

 11100 -> 00010000000000000000000000000000

 11101 -> 00100000000000000000000000000000

 11110 -> 01000000000000000000000000000000

 11111 -> 10000000000000000000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd_show_char_inst/cnt_set_windows" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0000 -> 0000000000000001

 0001 -> 0000000000000010

 0010 -> 0000000000000100

 0011 -> 0000000000001000

 0100 -> 0000000000010000

 0101 -> 0000000000100000

 0110 -> 0000000001000000

 0111 -> 0000000010000000

 1000 -> 0000000100000000

 1001 -> 0000001000000000

 1010 -> 0000010000000000

 1011 -> 0000100000000000

 1100 -> 0001000000000000

 1101 -> 0010000000000000

 1110 -> 0100000000000000

 1111 -> 1000000000000000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd_write_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0001 -> 0001

 0010 -> 0010

 0100 -> 0100

 1000 -> 1000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd_init_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 000001 -> 000001

 000010 -> 000010

 000100 -> 000100

 001000 -> 001000

 010000 -> 010000

 100000 -> 100000

    <postMsg mid="35001774" type="Info"    dynamic="2" navigation="0" arg0="\lcd_show_char_inst/state" arg1="one-hot"  />
original encoding -> new encoding (one-hot encoding)

 0001 -> 0001

 0010 -> 0010

 0100 -> 0100

 1000 -> 1000




    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="7" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="6" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="5" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="3" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\show_string_number_ctrl_inst/start_y"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="8" arg1="\show_string_number_ctrl_inst/start_x_"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="2" arg1="\show_string_number_ctrl_inst/start_x_"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\show_string_number_ctrl_inst/start_x_"  />
    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="0" arg1="\show_string_number_ctrl_inst/start_x_"  />
    <postMsg mid="35935013" type="Warning" dynamic="2" navigation="2" arg0="d:/codefield/verilog/diamond_design/spi_lcd/source/show_string_number_ctrl.v(103): " arg1="\show_string_number_ctrl_inst/cnt_ascii_num_FSM_i15" arg2="d:/codefield/verilog/diamond_design/spi_lcd/source/show_string_number_ctrl.v" arg3="103"  />
GSR instance connected to net sys_rst_n_c.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in spi_lcd_drc.log.
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/Program/Diamond/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
   1986 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file spi_lcd_impl1.ngd.

################### Begin Area Report (spi_lcd)######################
Number of register bits => 207 of 4635 (4 % )
CCU2D => 27
EHXPLLJ => 1
FD1P3AX => 52
FD1P3AY => 1
FD1P3IX => 69
FD1P3JX => 1
FD1S3AX => 33
FD1S3AY => 1
FD1S3IX => 47
FD1S3JX => 3
GSR => 1
IB => 2
L6MUX21 => 93
LUT4 => 1344
OB => 6
PFUMX => 298
ROM128X1A => 4
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : pll_u1/sys_clk_50MHz, loads : 208
  Net : sys_clk_c, loads : 1
Clock Enable Nets
Number of Clock Enables: 18
Top 10 highest fanout Clock Enables:
  Net : lcd_show_char_inst/cnt_set_windows_3__N_384, loads : 16
  Net : lcd_write_inst/sys_clk_50MHz_enable_99, loads : 15
  Net : lcd_show_char_inst/sys_clk_50MHz_enable_79, loads : 13
  Net : show_string_number_ctrl_inst/sys_clk_50MHz_enable_23, loads : 12
  Net : lcd_show_char_inst/sys_clk_50MHz_enable_81, loads : 9
  Net : lcd_show_char_inst/sys_clk_50MHz_enable_78, loads : 8
  Net : lcd_init_inst/sys_clk_50MHz_enable_76, loads : 6
  Net : lcd_show_char_inst/sys_clk_50MHz_enable_62, loads : 5
  Net : sys_clk_50MHz_enable_58, loads : 1
  Net : lcd_write_inst/sys_clk_50MHz_enable_82, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : lcd_show_char_inst/rom_addr_3, loads : 511
  Net : lcd_show_char_inst/rom_addr_0, loads : 505
  Net : lcd_show_char_inst/rom_addr_4, loads : 461
  Net : lcd_show_char_inst/rom_addr_2, loads : 408
  Net : lcd_show_char_inst/rom_addr_1, loads : 305
  Net : lcd_show_char_inst/rom_addr_5, loads : 284
  Net : lcd_show_char_inst/rom_addr_6, loads : 151
  Net : lcd_show_char_inst/rom_addr_7, loads : 79
  Net : lcd_show_char_inst/n15568, loads : 78
  Net : lcd_show_char_inst/rom_addr_8, loads : 40
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sys_clk_50MHz]           |  200.000 MHz|   68.913 MHz|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 166.555  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.078  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 5 -oc Commercial   "spi_lcd_impl1.ngd" -o "spi_lcd_impl1_map.ncd" -pr "spi_lcd_impl1.prf" -mp "spi_lcd_impl1.mrp" -lpf "D:/CodeField/Verilog/Diamond_design/spi_lcd/impl1/spi_lcd_impl1.lpf" -lpf "D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf"  -c 0           
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: spi_lcd_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 5.

    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(12): Semantic error in &quot;LOCATE COMP &quot;debug_led1&quot; SITE &quot;N13&quot; ;&quot;: " arg1="debug_led1" arg2="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf" arg3="12"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(13): Semantic error in &quot;LOCATE COMP &quot;debug_led2&quot; SITE &quot;M12&quot; ;&quot;: " arg1="debug_led2" arg2="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf" arg3="13"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(14): Semantic error in &quot;LOCATE COMP &quot;segment_led[0]&quot; SITE &quot;A10&quot; ;&quot;: " arg1="segment_led[0]" arg2="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf" arg3="14"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(15): Semantic error in &quot;LOCATE COMP &quot;segment_led[1]&quot; SITE &quot;C11&quot; ;&quot;: " arg1="segment_led[1]" arg2="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf" arg3="15"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(16): Semantic error in &quot;LOCATE COMP &quot;segment_led[2]&quot; SITE &quot;F2&quot; ;&quot;: " arg1="segment_led[2]" arg2="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf" arg3="16"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(17): Semantic error in &quot;LOCATE COMP &quot;segment_led[3]&quot; SITE &quot;E1&quot; ;&quot;: " arg1="segment_led[3]" arg2="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf" arg3="17"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(18): Semantic error in &quot;LOCATE COMP &quot;segment_led[4]&quot; SITE &quot;E2&quot; ;&quot;: " arg1="segment_led[4]" arg2="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf" arg3="18"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(19): Semantic error in &quot;LOCATE COMP &quot;segment_led[5]&quot; SITE &quot;A9&quot; ;&quot;: " arg1="segment_led[5]" arg2="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf" arg3="19"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(20): Semantic error in &quot;LOCATE COMP &quot;segment_led[6]&quot; SITE &quot;B9&quot; ;&quot;: " arg1="segment_led[6]" arg2="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf" arg3="20"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(21): Semantic error in &quot;LOCATE COMP &quot;segment_led[7]&quot; SITE &quot;F1&quot; ;&quot;: " arg1="segment_led[7]" arg2="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf" arg3="21"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf(22): Semantic error in &quot;LOCATE COMP &quot;segment_led[8]&quot; SITE &quot;C9&quot; ;&quot;: " arg1="segment_led[8]" arg2="D:/CodeField/Verilog/Diamond_design/spi_lcd/spi_lcd.lpf" arg3="22"  />
Loading device for application map from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    207 out of  4635 (4%)
      PFU registers:          207 out of  4320 (5%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       725 out of  2160 (34%)
      SLICEs as Logic/ROM:    725 out of  2160 (34%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         27 out of  2160 (1%)
   Number of LUT4s:        1435 out of  4320 (33%)
      Number used as logic LUTs:        1381
      Number used as distributed RAM:     0
      Number used as ripple logic:       54
      Number used as shift registers:     0
   Number of PIO sites used: 8 + 4(JTAG) out of 105 (11%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 2 (50%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  2
     Net sys_clk_50MHz: 134 loads, 134 rising, 0 falling (Driver: pll_u1/PLLInst_0 )
     Net sys_clk_c: 1 loads, 1 rising, 0 falling (Driver: PIO sys_clk )
   Number of Clock Enables:  18
     Net sys_clk_50MHz_enable_50: 2 loads, 2 LSLICEs
     Net lcd_write_inst/sys_clk_50MHz_enable_99: 8 loads, 8 LSLICEs
     Net lcd_write_inst/sys_clk_50MHz_enable_80: 1 loads, 1 LSLICEs
     Net lcd_write_inst/sys_clk_50MHz_enable_82: 1 loads, 1 LSLICEs
     Net state_5: 4 loads, 4 LSLICEs
     Net sys_clk_50MHz_enable_42: 1 loads, 1 LSLICEs
     Net sys_clk_50MHz_enable_84: 2 loads, 2 LSLICEs
     Net sys_clk_50MHz_enable_58: 3 loads, 3 LSLICEs
     Net sys_clk_50MHz_enable_45: 10 loads, 10 LSLICEs
     Net lcd_init_inst/sys_clk_50MHz_enable_5: 1 loads, 1 LSLICEs
     Net lcd_init_inst/lcd_rst_high_flag: 1 loads, 1 LSLICEs
     Net lcd_init_inst/sys_clk_50MHz_enable_76: 3 loads, 3 LSLICEs
     Net lcd_show_char_inst/sys_clk_50MHz_enable_79: 7 loads, 7 LSLICEs
     Net lcd_show_char_inst/sys_clk_50MHz_enable_78: 5 loads, 5 LSLICEs
     Net lcd_show_char_inst/sys_clk_50MHz_enable_81: 5 loads, 5 LSLICEs
     Net lcd_show_char_inst/sys_clk_50MHz_enable_62: 3 loads, 3 LSLICEs
     Net lcd_show_char_inst/cnt_set_windows_3__N_384: 8 loads, 8 LSLICEs
     Net show_string_number_ctrl_inst/sys_clk_50MHz_enable_23: 7 loads, 7 LSLICEs
   Number of LSRs:  25
     Net lcd_write_inst/state_3: 1 loads, 1 LSLICEs
     Net wr_done: 2 loads, 2 LSLICEs
     Net n14114: 3 loads, 3 LSLICEs
     Net lcd_write_inst/state_0: 1 loads, 1 LSLICEs
     Net lcd_write_inst/state_1: 9 loads, 9 LSLICEs
     Net state_2: 1 loads, 1 LSLICEs
     Net lcd_write_inst/n6879: 3 loads, 3 LSLICEs
     Net lcd_write_inst/mosi_N_65: 1 loads, 1 LSLICEs
     Net state_5: 1 loads, 1 LSLICEs
     Net state_3_N_368_1: 2 loads, 2 LSLICEs
     Net state_2_adj_790: 1 loads, 1 LSLICEs
     Net length_num_flag: 3 loads, 3 LSLICEs
     Net state_4: 10 loads, 10 LSLICEs
     Net lcd_init_inst/cnt_150ms_22__N_221: 12 loads, 12 LSLICEs
     Net lcd_init_inst/state_2: 4 loads, 4 LSLICEs
     Net lcd_init_inst/state_0: 1 loads, 1 LSLICEs
     Net lcd_show_char_inst/cnt_wr_color_data_5__N_439: 4 loads, 4 LSLICEs
     Net lcd_show_char_inst/state_3_N_376_3: 4 loads, 4 LSLICEs
     Net lcd_show_char_inst/n6873: 1 loads, 1 LSLICEs
     Net lcd_show_char_inst/n6876: 1 loads, 1 LSLICEs
     Net state_3: 1 loads, 1 LSLICEs
     Net show_string_number_ctrl_inst/n5906: 1 loads, 1 LSLICEs
     Net show_string_number_ctrl_inst/cnt_ascii_num_4__N_514: 8 loads, 8 LSLICEs
     Net show_string_number_ctrl_inst/n14063: 2 loads, 2 LSLICEs
     Net show_string_number_ctrl_inst/n11746: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net lcd_show_char_inst/rom_addr_3: 512 loads
     Net lcd_show_char_inst/rom_addr_0: 505 loads
     Net lcd_show_char_inst/rom_addr_4: 462 loads
     Net lcd_show_char_inst/rom_addr_2: 409 loads
     Net lcd_show_char_inst/rom_addr_1: 305 loads
     Net lcd_show_char_inst/rom_addr_5: 284 loads
     Net lcd_show_char_inst/rom_addr_6: 151 loads
     Net lcd_show_char_inst/n15568: 79 loads
     Net lcd_show_char_inst/rom_addr_7: 79 loads
     Net lcd_show_char_inst/rom_addr_8: 40 loads
 

   Number of warnings:  11
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 60 MB

Dumping design to file spi_lcd_impl1_map.ncd.

ncd2vdb "spi_lcd_impl1_map.ncd" ".vdbs/spi_lcd_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.

mpartrce -p "spi_lcd_impl1.p2t" -f "spi_lcd_impl1.p3t" -tf "spi_lcd_impl1.pt" "spi_lcd_impl1_map.ncd" "spi_lcd_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "spi_lcd_impl1_map.ncd"
Thu Jan 16 22:16:11 2025

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 spi_lcd_impl1_map.ncd spi_lcd_impl1.dir/5_1.ncd spi_lcd_impl1.prf
Preference file: spi_lcd_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file spi_lcd_impl1_map.ncd.
Design name: spi_lcd
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Loading device for application par from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)    8+4(JTAG)/280     4% used
                   8+4(JTAG)/105     11% bonded

   SLICE            725/2160         33% used

   GSR                1/1           100% used
   PLL                1/2            50% used


Number of Signals: 1486
Number of Connections: 6030

Pin Constraint Summary:
   8 out of 8 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    sys_clk_50MHz (driver: pll_u1/PLLInst_0, clk load #: 133)


The following 3 signals are selected to use the secondary clock routing resources:
    lcd_init_inst/cnt_150ms_22__N_221 (driver: SLICE_754, clk load #: 0, sr load #: 12, ce load #: 0)
    state_4 (driver: lcd_init_inst/SLICE_130, clk load #: 0, sr load #: 10, ce load #: 0)
    sys_clk_50MHz_enable_45 (driver: SLICE_754, clk load #: 0, sr load #: 0, ce load #: 10)

Signal sys_rst_n_c is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
.......................
Placer score = 268236.
Finished Placer Phase 1.  REAL time: 6 secs 

Starting Placer Phase 2.
.
Placer score =  266033
Finished Placer Phase 2.  REAL time: 6 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 2 (50%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "sys_clk_50MHz" from CLKOP on comp "pll_u1/PLLInst_0" on PLL site "LPLL", clk load = 133
  SECONDARY "lcd_init_inst/cnt_150ms_22__N_221" from F0 on comp "SLICE_754" on site "R12C17C", clk load = 0, ce load = 0, sr load = 12
  SECONDARY "state_4" from Q0 on comp "lcd_init_inst/SLICE_130" on site "R12C17A", clk load = 0, ce load = 0, sr load = 10
  SECONDARY "sys_clk_50MHz_enable_45" from F1 on comp "SLICE_754" on site "R12C17C", clk load = 0, ce load = 10, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 3 out of 8 (37%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   8 + 4(JTAG) out of 280 (4.3%) PIO sites used.
   8 + 4(JTAG) out of 105 (11.4%) bonded PIO sites used.
   Number of PIO comps: 8; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 0 / 26 (  0%) | -          | -         |
| 1        | 2 / 26 (  7%) | 2.5V       | -         |
| 2        | 5 / 28 ( 17%) | 2.5V       | -         |
| 3        | 0 / 7 (  0%)  | -          | -         |
| 4        | 0 / 8 (  0%)  | -          | -         |
| 5        | 1 / 10 ( 10%) | 2.5V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 5 secs 

Dumping design to file spi_lcd_impl1.dir/5_1.ncd.

0 connections routed; 6030 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 7 secs 

Start NBR router at 22:16:18 01/16/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 22:16:18 01/16/25

Start NBR section for initial routing at 22:16:18 01/16/25
Level 1, iteration 1
0(0.00%) conflict; 5461(90.56%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 3.906ns/0.000ns; real time: 7 secs 
Level 2, iteration 1
0(0.00%) conflict; 5454(90.45%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 4.172ns/0.000ns; real time: 7 secs 
Level 3, iteration 1
1(0.00%) conflict; 5414(89.78%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.347ns/0.000ns; real time: 7 secs 
Level 4, iteration 1
249(0.10%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 6.312ns/0.000ns; real time: 8 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 22:16:19 01/16/25
Level 4, iteration 1
44(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.638ns/0.000ns; real time: 8 secs 
Level 4, iteration 2
21(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.630ns/0.000ns; real time: 9 secs 
Level 4, iteration 3
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.630ns/0.000ns; real time: 9 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.630ns/0.000ns; real time: 9 secs 
Level 4, iteration 5
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.630ns/0.000ns; real time: 9 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 22:16:20 01/16/25

Start NBR section for re-routing at 22:16:20 01/16/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 5.630ns/0.000ns; real time: 9 secs 

Start NBR section for post-routing at 22:16:20 01/16/25

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 5.630ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 8 secs 
Total REAL time: 11 secs 
Completely routed.
End of route.  6030 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file spi_lcd_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 5.630
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.304
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 8 secs 
Total REAL time to completion: 11 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "spi_lcd_impl1.pt" -o "spi_lcd_impl1.twr" "spi_lcd_impl1.ncd" "spi_lcd_impl1.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file spi_lcd_impl1.ncd.
Design name: spi_lcd
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Thu Jan 16 22:16:22 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7315 paths, 2 nets, and 6023 connections (99.88% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Thu Jan 16 22:16:22 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7315 paths, 2 nets, and 6023 connections (99.88% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 67 MB


tmcheck -par "spi_lcd_impl1.par" 

bitgen -f "spi_lcd_impl1.t2b" -w "spi_lcd_impl1.ncd"  -jedec "spi_lcd_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file spi_lcd_impl1.ncd.
Design name: spi_lcd
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from spi_lcd_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo2c00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "spi_lcd_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
=========
Padding summary
=========
Padded 591104 bits for this design


Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 278 MB
