Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Apr  2 19:40:18 2023
| Host         : DESKTOP-TU336IJ running 64-bit major release  (build 9200)
| Command      : report_methodology -file cpu_top_methodology_drc_routed.rpt -pb cpu_top_methodology_drc_routed.pb -rpx cpu_top_methodology_drc_routed.rpx
| Design       : cpu_top
| Device       : xc7a35tcpg236-2L
| Speed File   : -2L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 37
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay  | 12         |
| TIMING-20 | Warning  | Non-clocked latch              | 24         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on an[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on an[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on an[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch c/cu/alu_ctrl_reg[0] cannot be properly analyzed as its control pin c/cu/alu_ctrl_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch c/cu/alu_src_reg cannot be properly analyzed as its control pin c/cu/alu_src_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[0] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[10] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[11] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[12] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[14] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[15] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[16] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[17] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[18] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[19] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[1] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[20] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[21] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[22] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[23] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[24] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[25] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[2] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[31] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[31]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[3] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[4] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch c/dp/imm_sel/imm_ext_reg[5] cannot be properly analyzed as its control pin c/dp/imm_sel/imm_ext_reg[5]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 24 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


