name: asicworld_code_hdl_models_arbiter_tb
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_hdl_models_arbiter_tb.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_hdl_models_arbiter_tb.v:22: Unimplemented compiler directive or undefined macro `outfile.
