

================================================================
== Vitis HLS Report for 'attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3'
================================================================
* Date:           Tue May 27 19:57:05 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.828 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       14|       14|  46.662 ns|  46.662 ns|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                    Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3  |       12|       12|         6|          1|          1|     8|       yes|
        +-------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     983|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        0|      99|    -|
|Register             |        -|     -|      994|     224|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      994|    1306|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_440_p2                  |         +|   0|  0|  10|           3|           3|
    |add_ln13_2_fu_471_p2                  |         +|   0|  0|  10|           3|           3|
    |add_ln13_3_fu_490_p2                  |         +|   0|  0|  10|           3|           3|
    |add_ln13_fu_423_p2                    |         +|   0|  0|  10|           3|           3|
    |add_ln8_1_fu_314_p2                   |         +|   0|  0|   9|           2|           1|
    |add_ln8_fu_266_p2                     |         +|   0|  0|  12|           4|           1|
    |add_ln9_1_fu_281_p2                   |         +|   0|  0|  12|           4|           1|
    |add_ln9_fu_357_p2                     |         +|   0|  0|   9|           2|           1|
    |k_1_fu_507_p2                         |         +|   0|  0|  10|           3|           2|
    |sum_1_fu_640_p2                       |         +|   0|  0|  39|          32|          32|
    |sum_4_fu_659_p2                       |         +|   0|  0|  39|          32|          32|
    |sub_ln13_fu_407_p2                    |         -|   0|  0|  10|           3|           3|
    |ap_condition_703                      |       and|   0|  0|   2|           1|           1|
    |cond_fu_413_p2                        |      icmp|   0|  0|   9|           2|           1|
    |exit_cond_1_i1314_fu_339_p2           |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln11_1_fu_513_p2                 |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln11_fu_501_p2                   |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln15_fu_519_p2                   |      icmp|   0|  0|   9|           2|           1|
    |icmp_ln8_fu_260_p2                    |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln9_fu_275_p2                    |      icmp|   0|  0|  12|           4|           3|
    |cmp6_new_phi_0_i_mid2_fu_377_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln22_1_fu_345_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln22_fu_334_p2                     |        or|   0|  0|   2|           1|           1|
    |k_1_mid2_fu_363_p3                    |    select|   0|  0|   3|           1|           3|
    |qk_5_fu_706_p3                        |    select|   0|  0|  32|           1|          32|
    |qk_6_fu_713_p3                        |    select|   0|  0|  32|           1|          32|
    |qk_7_fu_720_p3                        |    select|   0|  0|  32|           1|          32|
    |qk_8_fu_727_p3                        |    select|   0|  0|  32|           1|          32|
    |qk_9_fu_671_p3                        |    select|   0|  0|  32|           1|          32|
    |select_ln15_1_fu_685_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln15_2_fu_692_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln15_3_fu_699_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln15_fu_678_p3                 |    select|   0|  0|  32|           1|          32|
    |select_ln22_1_fu_577_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln22_2_fu_584_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln22_3_fu_591_p3               |    select|   0|  0|  32|           1|          32|
    |select_ln22_4_fu_320_p3               |    select|   0|  0|   2|           1|           1|
    |select_ln22_5_fu_327_p3               |    select|   0|  0|   3|           1|           1|
    |select_ln22_6_fu_598_p3               |    select|   0|  0|  32|           1|           1|
    |select_ln22_fu_570_p3                 |    select|   0|  0|  32|           1|          32|
    |select_ln8_fu_350_p3                  |    select|   0|  0|   2|           1|           2|
    |select_ln9_1_fu_619_p3                |    select|   0|  0|  32|           1|          32|
    |select_ln9_2_fu_626_p3                |    select|   0|  0|  32|           1|          32|
    |select_ln9_3_fu_633_p3                |    select|   0|  0|  32|           1|          32|
    |select_ln9_4_fu_383_p3                |    select|   0|  0|   2|           1|           2|
    |select_ln9_5_fu_287_p3                |    select|   0|  0|   4|           1|           1|
    |select_ln9_fu_612_p3                  |    select|   0|  0|  32|           1|          32|
    |sum_2_fu_645_p3                       |    select|   0|  0|  32|           1|          32|
    |sum_3_fu_652_p3                       |    select|   0|  0|  32|           1|          32|
    |sum_5_fu_664_p3                       |    select|   0|  0|  32|           1|          32|
    |sum_mid2_fu_605_p3                    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    |not_exit_cond_1_i13_mid233_fu_371_p2  |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 983|         148|         792|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten10_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten34_load  |   9|          2|    4|          8|
    |cmp6_new_phi_0_i_reg_208                |   9|          2|    1|          2|
    |i_fu_122                                |   9|          2|    2|          4|
    |indvar_flatten10_fu_118                 |   9|          2|    4|          8|
    |indvar_flatten34_fu_126                 |   9|          2|    4|          8|
    |j_fu_114                                |   9|          2|    2|          4|
    |k_fu_78                                 |   9|          2|    3|          6|
    |sum_fu_70                               |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  99|         22|   58|        116|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_new_phi_0_i_fu_74             |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |cmp6_new_phi_0_i_mid2_reg_927     |   1|   0|    1|          0|
    |cmp6_new_phi_0_i_reg_208          |   1|   0|    1|          0|
    |cond_reg_933                      |   1|   0|    1|          0|
    |i_fu_122                          |   2|   0|    2|          0|
    |icmp_ln11_reg_961                 |   1|   0|    1|          0|
    |icmp_ln15_reg_972                 |   1|   0|    1|          0|
    |icmp_ln8_reg_900                  |   1|   0|    1|          0|
    |icmp_ln9_reg_904                  |   1|   0|    1|          0|
    |indvar_flatten10_fu_118           |   4|   0|    4|          0|
    |indvar_flatten34_fu_126           |   4|   0|    4|          0|
    |j_fu_114                          |   2|   0|    2|          0|
    |k_fu_78                           |   3|   0|    3|          0|
    |k_t_load_1_reg_995                |  32|   0|   32|          0|
    |k_t_load_reg_985                  |  32|   0|   32|          0|
    |mul_ln13_1_reg_1005               |  32|   0|   32|          0|
    |mul_ln13_reg_1000                 |  32|   0|   32|          0|
    |or_ln22_1_reg_918                 |   1|   0|    1|          0|
    |q_load_1_reg_990                  |  32|   0|   32|          0|
    |q_load_reg_980                    |  32|   0|   32|          0|
    |qk_102_fu_94                      |  32|   0|   32|          0|
    |qk_113_fu_102                     |  32|   0|   32|          0|
    |qk_124_fu_110                     |  32|   0|   32|          0|
    |qk_1_fu_90                        |  32|   0|   32|          0|
    |qk_2_fu_98                        |  32|   0|   32|          0|
    |qk_3_fu_106                       |  32|   0|   32|          0|
    |qk_91_fu_86                       |  32|   0|   32|          0|
    |qk_fu_82                          |  32|   0|   32|          0|
    |sum_fu_70                         |  32|   0|   32|          0|
    |cmp6_new_phi_0_i_mid2_reg_927     |  64|  32|    1|          0|
    |cond_reg_933                      |  64|  32|    1|          0|
    |icmp_ln11_reg_961                 |  64|  32|    1|          0|
    |icmp_ln15_reg_972                 |  64|  32|    1|          0|
    |icmp_ln8_reg_900                  |  64|  32|    1|          0|
    |icmp_ln9_reg_904                  |  64|  32|    1|          0|
    |or_ln22_1_reg_918                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 994| 224|  553|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+--------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|grp_fu_465_p_din0   |  out|   32|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|grp_fu_465_p_din1   |  out|   32|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|grp_fu_465_p_dout0  |   in|   32|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|grp_fu_465_p_ce     |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|grp_fu_469_p_din0   |  out|   32|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|grp_fu_469_p_din1   |  out|   32|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|grp_fu_469_p_dout0  |   in|   32|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|grp_fu_469_p_ce     |  out|    1|  ap_ctrl_hs|  attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3|  return value|
|q_Addr_A            |  out|   32|        bram|                                                                 q|         array|
|q_EN_A              |  out|    1|        bram|                                                                 q|         array|
|q_WEN_A             |  out|    4|        bram|                                                                 q|         array|
|q_Din_A             |  out|   32|        bram|                                                                 q|         array|
|q_Dout_A            |   in|   32|        bram|                                                                 q|         array|
|q_Addr_B            |  out|   32|        bram|                                                                 q|         array|
|q_EN_B              |  out|    1|        bram|                                                                 q|         array|
|q_WEN_B             |  out|    4|        bram|                                                                 q|         array|
|q_Din_B             |  out|   32|        bram|                                                                 q|         array|
|q_Dout_B            |   in|   32|        bram|                                                                 q|         array|
|k_t_address0        |  out|    3|   ap_memory|                                                               k_t|         array|
|k_t_ce0             |  out|    1|   ap_memory|                                                               k_t|         array|
|k_t_q0              |   in|   32|   ap_memory|                                                               k_t|         array|
|k_t_address1        |  out|    3|   ap_memory|                                                               k_t|         array|
|k_t_ce1             |  out|    1|   ap_memory|                                                               k_t|         array|
|k_t_q1              |   in|   32|   ap_memory|                                                               k_t|         array|
|qk_124_out          |  out|   32|      ap_vld|                                                        qk_124_out|       pointer|
|qk_124_out_ap_vld   |  out|    1|      ap_vld|                                                        qk_124_out|       pointer|
|qk_113_out          |  out|   32|      ap_vld|                                                        qk_113_out|       pointer|
|qk_113_out_ap_vld   |  out|    1|      ap_vld|                                                        qk_113_out|       pointer|
|qk_102_out          |  out|   32|      ap_vld|                                                        qk_102_out|       pointer|
|qk_102_out_ap_vld   |  out|    1|      ap_vld|                                                        qk_102_out|       pointer|
|qk_91_out           |  out|   32|      ap_vld|                                                         qk_91_out|       pointer|
|qk_91_out_ap_vld    |  out|    1|      ap_vld|                                                         qk_91_out|       pointer|
+--------------------+-----+-----+------------+------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:10->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 9 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_new_phi_0_i = alloca i32 1"   --->   Operation 10 'alloca' 'add_new_phi_0_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%qk = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 12 'alloca' 'qk' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%qk_91 = alloca i32 1"   --->   Operation 13 'alloca' 'qk_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%qk_1 = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 14 'alloca' 'qk_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%qk_102 = alloca i32 1"   --->   Operation 15 'alloca' 'qk_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%qk_2 = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 16 'alloca' 'qk_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%qk_113 = alloca i32 1"   --->   Operation 17 'alloca' 'qk_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%qk_3 = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 18 'alloca' 'qk_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%qk_124 = alloca i32 1"   --->   Operation 19 'alloca' 'qk_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten10 = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 22 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten34 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten34"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln8 = store i2 0, i2 %i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 26 'store' 'store_ln8' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten10"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%store_ln9 = store i2 0, i2 %j" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 28 'store' 'store_ln9' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln11 = store i3 0, i3 %k" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 29 'store' 'store_ln11' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln10 = store i32 0, i32 %sum" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:10->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 30 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc.0.i"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten34_load = load i4 %indvar_flatten34" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 32 'load' 'indvar_flatten34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.70ns)   --->   "%icmp_ln8 = icmp_eq  i4 %indvar_flatten34_load, i4 8" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 33 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln8 = add i4 %indvar_flatten34_load, i4 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 34 'add' 'add_ln8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc22.i, void %for.inc.preheader.exitStub" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 35 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten10_load = load i4 %indvar_flatten10" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 36 'load' 'indvar_flatten10_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%icmp_ln9 = icmp_eq  i4 %indvar_flatten10_load, i4 4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 37 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.70ns)   --->   "%add_ln9_1 = add i4 %indvar_flatten10_load, i4 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 38 'add' 'add_ln9_1' <Predicate = (!icmp_ln8)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.35ns)   --->   "%select_ln9_5 = select i1 %icmp_ln9, i4 1, i4 %add_ln9_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 39 'select' 'select_ln9_5' <Predicate = (!icmp_ln8)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %indvar_flatten34" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 40 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln9 = store i4 %select_ln9_5, i4 %indvar_flatten10" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 41 'store' 'store_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%cmp6_new_phi_0_i = phi i1 %icmp_ln11_1, void %for.inc22.i, i1 1, void %newFuncRoot" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 42 'phi' 'cmp6_new_phi_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%k_load = load i3 %k"   --->   Operation 43 'load' 'k_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln8 & !icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 45 'load' 'i_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.43ns)   --->   "%add_ln8_1 = add i2 %i_load, i2 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 46 'add' 'add_ln8_1' <Predicate = (!icmp_ln8 & icmp_ln9)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.27ns)   --->   "%select_ln22_4 = select i1 %icmp_ln9, i2 0, i2 %j_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 47 'select' 'select_ln22_4' <Predicate = (!icmp_ln8)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node k_1_mid2)   --->   "%select_ln22_5 = select i1 %icmp_ln9, i3 0, i3 %k_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 48 'select' 'select_ln22_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node cmp6_new_phi_0_i_mid2)   --->   "%or_ln22 = or i1 %icmp_ln9, i1 %cmp6_new_phi_0_i" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 49 'or' 'or_ln22' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.57ns)   --->   "%exit_cond_1_i1314 = icmp_ult  i3 %k_load, i3 3"   --->   Operation 50 'icmp' 'exit_cond_1_i1314' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.12ns)   --->   "%or_ln22_1 = or i1 %icmp_ln9, i1 %exit_cond_1_i1314" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 51 'or' 'or_ln22_1' <Predicate = (!icmp_ln8)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.27ns)   --->   "%select_ln8 = select i1 %icmp_ln9, i2 %add_ln8_1, i2 %i_load" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 52 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.43ns)   --->   "%add_ln9 = add i2 %select_ln22_4, i2 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 53 'add' 'add_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.27ns) (out node of the LUT)   --->   "%k_1_mid2 = select i1 %or_ln22_1, i3 %select_ln22_5, i3 0" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 54 'select' 'k_1_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node cmp6_new_phi_0_i_mid2)   --->   "%not_exit_cond_1_i13_mid233 = xor i1 %or_ln22_1, i1 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 55 'xor' 'not_exit_cond_1_i13_mid233' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.12ns) (out node of the LUT)   --->   "%cmp6_new_phi_0_i_mid2 = or i1 %or_ln22, i1 %not_exit_cond_1_i13_mid233" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 56 'or' 'cmp6_new_phi_0_i_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.27ns)   --->   "%select_ln9_4 = select i1 %or_ln22_1, i2 %select_ln22_4, i2 %add_ln9" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 57 'select' 'select_ln9_4' <Predicate = (!icmp_ln8)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i2 %select_ln8" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 58 'trunc' 'trunc_ln13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %trunc_ln13, i2 0" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 59 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %select_ln8" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 60 'zext' 'zext_ln13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.57ns)   --->   "%sub_ln13 = sub i3 %tmp, i3 %zext_ln13" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 61 'sub' 'sub_ln13' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.43ns)   --->   "%cond = icmp_eq  i2 %select_ln8, i2 0" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 62 'icmp' 'cond' <Predicate = (!icmp_ln8)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%select_ln9_4_cast = zext i2 %select_ln9_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 63 'zext' 'select_ln9_4_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.57ns)   --->   "%add_ln13 = add i3 %sub_ln13, i3 %k_1_mid2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 64 'add' 'add_ln13' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i3 %add_ln13" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 65 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%q_addr = getelementptr i32 %q, i64 0, i64 %zext_ln13_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 66 'getelementptr' 'q_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln13_1)   --->   "%shl_ln13 = shl i3 %k_1_mid2, i3 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 67 'shl' 'shl_ln13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.57ns) (out node of the LUT)   --->   "%add_ln13_1 = add i3 %shl_ln13, i3 %select_ln9_4_cast" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 68 'add' 'add_ln13_1' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln13_2 = zext i3 %add_ln13_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 69 'zext' 'zext_ln13_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%k_t_addr = getelementptr i32 %k_t, i64 0, i64 %zext_ln13_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 70 'getelementptr' 'k_t_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %k_1_mid2, i32 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 71 'bitselect' 'tmp_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_1, i1 1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 72 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln13_3 = zext i2 %or_ln" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 73 'zext' 'zext_ln13_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.57ns)   --->   "%add_ln13_2 = add i3 %sub_ln13, i3 %zext_ln13_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 74 'add' 'add_ln13_2' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i3 %add_ln13_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 75 'zext' 'zext_ln13_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%q_addr_1 = getelementptr i32 %q, i64 0, i64 %zext_ln13_4" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 76 'getelementptr' 'q_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_1, i2 2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 77 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.57ns)   --->   "%add_ln13_3 = add i3 %tmp_5, i3 %select_ln9_4_cast" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 78 'add' 'add_ln13_3' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln13_5 = zext i3 %add_ln13_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 79 'zext' 'zext_ln13_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%k_t_addr_1 = getelementptr i32 %k_t, i64 0, i64 %zext_ln13_5" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 80 'getelementptr' 'k_t_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (0.69ns)   --->   "%q_load = load i3 %q_addr" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 81 'load' 'q_load' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 82 [2/2] (0.69ns)   --->   "%k_t_load = load i3 %k_t_addr" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 82 'load' 'k_t_load' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 83 [1/1] (0.43ns)   --->   "%icmp_ln11 = icmp_ne  i2 %or_ln, i2 3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 83 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.57ns)   --->   "%k_1 = add i3 %k_1_mid2, i3 2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 84 'add' 'k_1' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [2/2] (0.69ns)   --->   "%q_load_1 = load i3 %q_addr_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 85 'load' 'q_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 86 [2/2] (0.69ns)   --->   "%k_t_load_1 = load i3 %k_t_addr_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 86 'load' 'k_t_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 87 [1/1] (0.57ns)   --->   "%icmp_ln11_1 = icmp_ult  i3 %k_1, i3 3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 87 'icmp' 'icmp_ln11_1' <Predicate = (!icmp_ln8)> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.43ns)   --->   "%icmp_ln15 = icmp_eq  i2 %select_ln9_4, i2 0" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 88 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln8)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln8 = store i2 %select_ln8, i2 %i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 89 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_2 : Operation 90 [1/1] (0.38ns)   --->   "%store_ln9 = store i2 %select_ln9_4, i2 %j" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 90 'store' 'store_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_2 : Operation 91 [1/1] (0.38ns)   --->   "%store_ln11 = store i3 %k_1, i3 %k" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 91 'store' 'store_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 92 [1/2] ( I:0.69ns O:0.69ns )   --->   "%q_load = load i3 %q_addr" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 92 'load' 'q_load' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 93 [1/2] ( I:0.69ns O:0.69ns )   --->   "%k_t_load = load i3 %k_t_addr" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 93 'load' 'k_t_load' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 94 [1/2] ( I:0.69ns O:0.69ns )   --->   "%q_load_1 = load i3 %q_addr_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 94 'load' 'q_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 95 [1/2] ( I:0.69ns O:0.69ns )   --->   "%k_t_load_1 = load i3 %k_t_addr_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 95 'load' 'k_t_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 96 [2/2] (2.29ns)   --->   "%mul_ln13 = mul i32 %k_t_load, i32 %q_load" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 96 'mul' 'mul_ln13' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [2/2] (2.29ns)   --->   "%mul_ln13_1 = mul i32 %k_t_load_1, i32 %q_load_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 97 'mul' 'mul_ln13_1' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.29>
ST_5 : Operation 98 [1/2] (2.29ns)   --->   "%mul_ln13 = mul i32 %k_t_load, i32 %q_load" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 98 'mul' 'mul_ln13' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/2] (2.29ns)   --->   "%mul_ln13_1 = mul i32 %k_t_load_1, i32 %q_load_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 99 'mul' 'mul_ln13_1' <Predicate = (!icmp_ln8)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%qk_91_load = load i32 %qk_91"   --->   Operation 148 'load' 'qk_91_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%qk_102_load = load i32 %qk_102"   --->   Operation 149 'load' 'qk_102_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%qk_113_load = load i32 %qk_113"   --->   Operation 150 'load' 'qk_113_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%qk_124_load = load i32 %qk_124"   --->   Operation 151 'load' 'qk_124_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_124_out, i32 %qk_124_load"   --->   Operation 152 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_113_out, i32 %qk_113_load"   --->   Operation 153 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_102_out, i32 %qk_102_load"   --->   Operation 154 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_91_out, i32 %qk_91_load"   --->   Operation 155 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 156 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.82>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 100 'load' 'sum_load' <Predicate = (!icmp_ln8 & !icmp_ln9 & or_ln22_1)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%add_new_phi_0_i_load = load i32 %add_new_phi_0_i"   --->   Operation 101 'load' 'add_new_phi_0_i_load' <Predicate = (!icmp_ln8 & !icmp_ln11 & !cmp6_new_phi_0_i_mid2)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%qk_load = load i32 %qk" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 102 'load' 'qk_load' <Predicate = (!icmp_ln8 & !icmp_ln9 & or_ln22_1)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%qk_91_load_1 = load i32 %qk_91" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 103 'load' 'qk_91_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%qk_1_load = load i32 %qk_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 104 'load' 'qk_1_load' <Predicate = (!icmp_ln8 & !icmp_ln9 & or_ln22_1)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%qk_102_load_1 = load i32 %qk_102" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 105 'load' 'qk_102_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%qk_2_load = load i32 %qk_2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 106 'load' 'qk_2_load' <Predicate = (!icmp_ln8 & !icmp_ln9 & or_ln22_1)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%qk_113_load_1 = load i32 %qk_113" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 107 'load' 'qk_113_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%qk_3_load = load i32 %qk_3" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 108 'load' 'qk_3_load' <Predicate = (!icmp_ln8 & !icmp_ln9 & or_ln22_1)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%qk_124_load_1 = load i32 %qk_124" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 109 'load' 'qk_124_load_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_str"   --->   Operation 110 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 111 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln9)   --->   "%select_ln22 = select i1 %icmp_ln9, i32 %qk_124_load_1, i32 %qk_3_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 112 'select' 'select_ln22' <Predicate = (!icmp_ln8 & or_ln22_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln9_1)   --->   "%select_ln22_1 = select i1 %icmp_ln9, i32 %qk_113_load_1, i32 %qk_2_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 113 'select' 'select_ln22_1' <Predicate = (!icmp_ln8 & or_ln22_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln9_2)   --->   "%select_ln22_2 = select i1 %icmp_ln9, i32 %qk_102_load_1, i32 %qk_1_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 114 'select' 'select_ln22_2' <Predicate = (!icmp_ln8 & or_ln22_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln9_3)   --->   "%select_ln22_3 = select i1 %icmp_ln9, i32 %qk_91_load_1, i32 %qk_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 115 'select' 'select_ln22_3' <Predicate = (!icmp_ln8 & or_ln22_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sum_mid2)   --->   "%select_ln22_6 = select i1 %icmp_ln9, i32 0, i32 %sum_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 116 'select' 'select_ln22_6' <Predicate = (!icmp_ln8 & or_ln22_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.22ns) (out node of the LUT)   --->   "%sum_mid2 = select i1 %or_ln22_1, i32 %select_ln22_6, i32 0" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 117 'select' 'sum_mid2' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln9 = select i1 %or_ln22_1, i32 %select_ln22, i32 %qk_124_load_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 118 'select' 'select_ln9' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln9_1 = select i1 %or_ln22_1, i32 %select_ln22_1, i32 %qk_113_load_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 119 'select' 'select_ln9_1' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln9_2 = select i1 %or_ln22_1, i32 %select_ln22_2, i32 %qk_102_load_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 120 'select' 'select_ln9_2' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln9_3 = select i1 %or_ln22_1, i32 %select_ln22_3, i32 %qk_91_load_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:9->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 121 'select' 'select_ln9_3' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 122 'specpipeline' 'specpipeline_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.88ns)   --->   "%sum_1 = add i32 %mul_ln13, i32 %sum_mid2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 123 'add' 'sum_1' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.22ns)   --->   "%sum_2 = select i1 %cmp6_new_phi_0_i_mid2, i32 %sum_1, i32 %sum_mid2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 124 'select' 'sum_2' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node qk_9)   --->   "%sum_3 = select i1 %cmp6_new_phi_0_i_mid2, i32 %sum_1, i32 %add_new_phi_0_i_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 125 'select' 'sum_3' <Predicate = (!icmp_ln8 & !icmp_ln11)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.88ns)   --->   "%sum_4 = add i32 %mul_ln13_1, i32 %sum_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:13->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 126 'add' 'sum_4' <Predicate = (!icmp_ln8)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (0.22ns)   --->   "%sum_5 = select i1 %icmp_ln11, i32 %sum_4, i32 %sum_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 127 'select' 'sum_5' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_9 = select i1 %icmp_ln11, i32 %sum_4, i32 %sum_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 128 'select' 'qk_9' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node qk_7)   --->   "%select_ln15 = select i1 %icmp_ln15, i32 %select_ln9_2, i32 %qk_9" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 129 'select' 'select_ln15' <Predicate = (!icmp_ln8 & cond)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node qk_8)   --->   "%select_ln15_1 = select i1 %icmp_ln15, i32 %qk_9, i32 %select_ln9_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 130 'select' 'select_ln15_1' <Predicate = (!icmp_ln8 & cond)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node qk_5)   --->   "%select_ln15_2 = select i1 %icmp_ln15, i32 %select_ln9, i32 %qk_9" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 131 'select' 'select_ln15_2' <Predicate = (!icmp_ln8 & !cond)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node qk_6)   --->   "%select_ln15_3 = select i1 %icmp_ln15, i32 %qk_9, i32 %select_ln9_1" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:15->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 132 'select' 'select_ln15_3' <Predicate = (!icmp_ln8 & !cond)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_5 = select i1 %cond, i32 %select_ln9, i32 %select_ln15_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 133 'select' 'qk_5' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_6 = select i1 %cond, i32 %select_ln9_1, i32 %select_ln15_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 134 'select' 'qk_6' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_7 = select i1 %cond, i32 %select_ln15, i32 %select_ln9_2" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 135 'select' 'qk_7' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_8 = select i1 %cond, i32 %select_ln15_1, i32 %select_ln9_3" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 136 'select' 'qk_8' <Predicate = (!icmp_ln8)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %qk_5, i32 %qk_124" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 137 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %select_ln9, i32 %qk_3" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 138 'store' 'store_ln22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %qk_6, i32 %qk_113" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 139 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %select_ln9_1, i32 %qk_2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 140 'store' 'store_ln22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %qk_7, i32 %qk_102" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 141 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %select_ln9_2, i32 %qk_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 142 'store' 'store_ln22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln8 = store i32 %qk_8, i32 %qk_91" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:8->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 143 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %select_ln9_3, i32 %qk" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:22]   --->   Operation 144 'store' 'store_ln22' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln11 = store i32 %qk_9, i32 %add_new_phi_0_i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 145 'store' 'store_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.38ns)   --->   "%store_ln10 = store i32 %sum_5, i32 %sum" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:10->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 146 'store' 'store_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.38>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln11 = br void %for.inc.0.i" [C:/Users/liuut/Desktop/Project/modules/matmul.cpp:11->C:/Users/liuut/Desktop/Project/modules/attention.cpp:23]   --->   Operation 147 'br' 'br_ln11' <Predicate = (!icmp_ln8)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ q]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=bram:ce=0
Port [ k_t]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ qk_124_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ qk_113_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ qk_102_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ qk_91_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                        (alloca           ) [ 0111111]
add_new_phi_0_i            (alloca           ) [ 0111111]
k                          (alloca           ) [ 0110000]
qk                         (alloca           ) [ 0111111]
qk_91                      (alloca           ) [ 0111111]
qk_1                       (alloca           ) [ 0111111]
qk_102                     (alloca           ) [ 0111111]
qk_2                       (alloca           ) [ 0111111]
qk_113                     (alloca           ) [ 0111111]
qk_3                       (alloca           ) [ 0111111]
qk_124                     (alloca           ) [ 0111111]
j                          (alloca           ) [ 0110000]
indvar_flatten10           (alloca           ) [ 0100000]
i                          (alloca           ) [ 0110000]
indvar_flatten34           (alloca           ) [ 0100000]
specinterface_ln0          (specinterface    ) [ 0000000]
store_ln0                  (store            ) [ 0000000]
store_ln8                  (store            ) [ 0000000]
store_ln0                  (store            ) [ 0000000]
store_ln9                  (store            ) [ 0000000]
store_ln11                 (store            ) [ 0000000]
store_ln10                 (store            ) [ 0000000]
br_ln0                     (br               ) [ 0111111]
indvar_flatten34_load      (load             ) [ 0000000]
icmp_ln8                   (icmp             ) [ 0111111]
add_ln8                    (add              ) [ 0000000]
br_ln8                     (br               ) [ 0000000]
indvar_flatten10_load      (load             ) [ 0000000]
icmp_ln9                   (icmp             ) [ 0111111]
add_ln9_1                  (add              ) [ 0000000]
select_ln9_5               (select           ) [ 0000000]
store_ln8                  (store            ) [ 0000000]
store_ln9                  (store            ) [ 0000000]
cmp6_new_phi_0_i           (phi              ) [ 0110000]
k_load                     (load             ) [ 0000000]
j_load                     (load             ) [ 0000000]
i_load                     (load             ) [ 0000000]
add_ln8_1                  (add              ) [ 0000000]
select_ln22_4              (select           ) [ 0000000]
select_ln22_5              (select           ) [ 0000000]
or_ln22                    (or               ) [ 0000000]
exit_cond_1_i1314          (icmp             ) [ 0000000]
or_ln22_1                  (or               ) [ 0101111]
select_ln8                 (select           ) [ 0000000]
add_ln9                    (add              ) [ 0000000]
k_1_mid2                   (select           ) [ 0000000]
not_exit_cond_1_i13_mid233 (xor              ) [ 0000000]
cmp6_new_phi_0_i_mid2      (or               ) [ 0101111]
select_ln9_4               (select           ) [ 0000000]
trunc_ln13                 (trunc            ) [ 0000000]
tmp                        (bitconcatenate   ) [ 0000000]
zext_ln13                  (zext             ) [ 0000000]
sub_ln13                   (sub              ) [ 0000000]
cond                       (icmp             ) [ 0101111]
select_ln9_4_cast          (zext             ) [ 0000000]
add_ln13                   (add              ) [ 0000000]
zext_ln13_1                (zext             ) [ 0000000]
q_addr                     (getelementptr    ) [ 0101000]
shl_ln13                   (shl              ) [ 0000000]
add_ln13_1                 (add              ) [ 0000000]
zext_ln13_2                (zext             ) [ 0000000]
k_t_addr                   (getelementptr    ) [ 0101000]
tmp_1                      (bitselect        ) [ 0000000]
or_ln                      (bitconcatenate   ) [ 0000000]
zext_ln13_3                (zext             ) [ 0000000]
add_ln13_2                 (add              ) [ 0000000]
zext_ln13_4                (zext             ) [ 0000000]
q_addr_1                   (getelementptr    ) [ 0101000]
tmp_5                      (bitconcatenate   ) [ 0000000]
add_ln13_3                 (add              ) [ 0000000]
zext_ln13_5                (zext             ) [ 0000000]
k_t_addr_1                 (getelementptr    ) [ 0101000]
icmp_ln11                  (icmp             ) [ 0101111]
k_1                        (add              ) [ 0000000]
icmp_ln11_1                (icmp             ) [ 0111111]
icmp_ln15                  (icmp             ) [ 0101111]
store_ln8                  (store            ) [ 0000000]
store_ln9                  (store            ) [ 0000000]
store_ln11                 (store            ) [ 0000000]
q_load                     (load             ) [ 0100110]
k_t_load                   (load             ) [ 0100110]
q_load_1                   (load             ) [ 0100110]
k_t_load_1                 (load             ) [ 0100110]
mul_ln13                   (mul              ) [ 0100001]
mul_ln13_1                 (mul              ) [ 0100001]
sum_load                   (load             ) [ 0000000]
add_new_phi_0_i_load       (load             ) [ 0000000]
qk_load                    (load             ) [ 0000000]
qk_91_load_1               (load             ) [ 0000000]
qk_1_load                  (load             ) [ 0000000]
qk_102_load_1              (load             ) [ 0000000]
qk_2_load                  (load             ) [ 0000000]
qk_113_load_1              (load             ) [ 0000000]
qk_3_load                  (load             ) [ 0000000]
qk_124_load_1              (load             ) [ 0000000]
specloopname_ln0           (specloopname     ) [ 0000000]
speclooptripcount_ln0      (speclooptripcount) [ 0000000]
select_ln22                (select           ) [ 0000000]
select_ln22_1              (select           ) [ 0000000]
select_ln22_2              (select           ) [ 0000000]
select_ln22_3              (select           ) [ 0000000]
select_ln22_6              (select           ) [ 0000000]
sum_mid2                   (select           ) [ 0000000]
select_ln9                 (select           ) [ 0000000]
select_ln9_1               (select           ) [ 0000000]
select_ln9_2               (select           ) [ 0000000]
select_ln9_3               (select           ) [ 0000000]
specpipeline_ln11          (specpipeline     ) [ 0000000]
sum_1                      (add              ) [ 0000000]
sum_2                      (select           ) [ 0000000]
sum_3                      (select           ) [ 0000000]
sum_4                      (add              ) [ 0000000]
sum_5                      (select           ) [ 0000000]
qk_9                       (select           ) [ 0000000]
select_ln15                (select           ) [ 0000000]
select_ln15_1              (select           ) [ 0000000]
select_ln15_2              (select           ) [ 0000000]
select_ln15_3              (select           ) [ 0000000]
qk_5                       (select           ) [ 0000000]
qk_6                       (select           ) [ 0000000]
qk_7                       (select           ) [ 0000000]
qk_8                       (select           ) [ 0000000]
store_ln8                  (store            ) [ 0000000]
store_ln22                 (store            ) [ 0000000]
store_ln8                  (store            ) [ 0000000]
store_ln22                 (store            ) [ 0000000]
store_ln8                  (store            ) [ 0000000]
store_ln22                 (store            ) [ 0000000]
store_ln8                  (store            ) [ 0000000]
store_ln22                 (store            ) [ 0000000]
store_ln11                 (store            ) [ 0000000]
store_ln10                 (store            ) [ 0000000]
br_ln11                    (br               ) [ 0110001]
qk_91_load                 (load             ) [ 0000000]
qk_102_load                (load             ) [ 0000000]
qk_113_load                (load             ) [ 0000000]
qk_124_load                (load             ) [ 0000000]
write_ln0                  (write            ) [ 0000000]
write_ln0                  (write            ) [ 0000000]
write_ln0                  (write            ) [ 0000000]
write_ln0                  (write            ) [ 0000000]
ret_ln0                    (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="q">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="k_t">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_t"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="qk_124_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qk_124_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="qk_113_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qk_113_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="qk_102_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qk_102_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="qk_91_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qk_91_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="sum_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="add_new_phi_0_i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add_new_phi_0_i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="k_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="qk_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="qk_91_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_91/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="qk_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="qk_102_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_102/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="qk_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_2/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="qk_113_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_113/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="qk_3_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="qk_124_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="qk_124/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="j_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvar_flatten10_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten10/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="i_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="indvar_flatten34_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten34/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln0_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln0_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln0_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="q_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="k_t_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_t_addr/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="q_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="q_addr_1/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="k_t_addr_1_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="3" slack="0"/>
<pin id="183" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_t_addr_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="3" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="0"/>
<pin id="191" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="192" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="32" slack="1"/>
<pin id="194" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_load/2 q_load_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="0"/>
<pin id="201" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="202" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="1"/>
<pin id="204" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_t_load/2 k_t_load_1/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="cmp6_new_phi_0_i_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp6_new_phi_0_i (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="cmp6_new_phi_0_i_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cmp6_new_phi_0_i/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_1/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln0_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln8_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="2" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln9_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="2" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln11_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln10_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="indvar_flatten34_load_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten34_load/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln8_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="add_ln8_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="indvar_flatten10_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten10_load/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln9_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="4" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln9_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln9_5_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="4" slack="0"/>
<pin id="290" dir="0" index="2" bw="4" slack="0"/>
<pin id="291" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_5/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln8_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="4" slack="0"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="store_ln9_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="305" class="1004" name="k_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="1"/>
<pin id="307" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="j_load_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="1"/>
<pin id="310" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="i_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="2" slack="1"/>
<pin id="313" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="add_ln8_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="2" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8_1/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="select_ln22_4_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="0" index="1" bw="2" slack="0"/>
<pin id="323" dir="0" index="2" bw="2" slack="0"/>
<pin id="324" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_4/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="select_ln22_5_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="1"/>
<pin id="329" dir="0" index="1" bw="3" slack="0"/>
<pin id="330" dir="0" index="2" bw="3" slack="0"/>
<pin id="331" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_5/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="or_ln22_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="exit_cond_1_i1314_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="3" slack="0"/>
<pin id="341" dir="0" index="1" bw="3" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exit_cond_1_i1314/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="or_ln22_1_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22_1/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln8_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="0" index="1" bw="2" slack="0"/>
<pin id="353" dir="0" index="2" bw="2" slack="0"/>
<pin id="354" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln9_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="2" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="k_1_mid2_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="3" slack="0"/>
<pin id="366" dir="0" index="2" bw="3" slack="0"/>
<pin id="367" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_1_mid2/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="not_exit_cond_1_i13_mid233_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exit_cond_1_i13_mid233/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="cmp6_new_phi_0_i_mid2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="cmp6_new_phi_0_i_mid2/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln9_4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="2" slack="0"/>
<pin id="386" dir="0" index="2" bw="2" slack="0"/>
<pin id="387" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_4/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="trunc_ln13_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="3" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="1" slack="0"/>
<pin id="399" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="zext_ln13_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="2" slack="0"/>
<pin id="405" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="sub_ln13_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="0"/>
<pin id="409" dir="0" index="1" bw="2" slack="0"/>
<pin id="410" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln13/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="cond_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="2" slack="0"/>
<pin id="415" dir="0" index="1" bw="2" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cond/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln9_4_cast_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln9_4_cast/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln13_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="3" slack="0"/>
<pin id="426" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln13_1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="0"/>
<pin id="431" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="shl_ln13_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln13/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="add_ln13_1_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="3" slack="0"/>
<pin id="442" dir="0" index="1" bw="2" slack="0"/>
<pin id="443" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln13_2_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_2/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="3" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="0" index="2" bw="1" slack="0"/>
<pin id="463" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln13_3_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="2" slack="0"/>
<pin id="469" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_3/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln13_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="0"/>
<pin id="474" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_2/2 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln13_4_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="3" slack="0"/>
<pin id="479" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_4/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_5_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="3" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="2" slack="0"/>
<pin id="486" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln13_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="3" slack="0"/>
<pin id="492" dir="0" index="1" bw="2" slack="0"/>
<pin id="493" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_3/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln13_5_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_5/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="icmp_ln11_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="2" slack="0"/>
<pin id="503" dir="0" index="1" bw="2" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="k_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="0"/>
<pin id="509" dir="0" index="1" bw="3" slack="0"/>
<pin id="510" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="icmp_ln11_1_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="0"/>
<pin id="515" dir="0" index="1" bw="3" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11_1/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln15_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="0"/>
<pin id="521" dir="0" index="1" bw="2" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="store_ln8_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="0"/>
<pin id="527" dir="0" index="1" bw="2" slack="1"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln9_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="0" index="1" bw="2" slack="1"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="store_ln11_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="3" slack="0"/>
<pin id="537" dir="0" index="1" bw="3" slack="1"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="sum_load_load_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="5"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/6 "/>
</bind>
</comp>

<comp id="543" class="1004" name="add_new_phi_0_i_load_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="5"/>
<pin id="545" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add_new_phi_0_i_load/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="qk_load_load_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="5"/>
<pin id="548" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_load/6 "/>
</bind>
</comp>

<comp id="549" class="1004" name="qk_91_load_1_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="5"/>
<pin id="551" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_91_load_1/6 "/>
</bind>
</comp>

<comp id="552" class="1004" name="qk_1_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="5"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_1_load/6 "/>
</bind>
</comp>

<comp id="555" class="1004" name="qk_102_load_1_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="5"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_102_load_1/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="qk_2_load_load_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="5"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_2_load/6 "/>
</bind>
</comp>

<comp id="561" class="1004" name="qk_113_load_1_load_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="5"/>
<pin id="563" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_113_load_1/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="qk_3_load_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="5"/>
<pin id="566" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_3_load/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="qk_124_load_1_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="5"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_124_load_1/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="select_ln22_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="5"/>
<pin id="572" dir="0" index="1" bw="32" slack="0"/>
<pin id="573" dir="0" index="2" bw="32" slack="0"/>
<pin id="574" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln22_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="5"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="0" index="2" bw="32" slack="0"/>
<pin id="581" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/6 "/>
</bind>
</comp>

<comp id="584" class="1004" name="select_ln22_2_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="5"/>
<pin id="586" dir="0" index="1" bw="32" slack="0"/>
<pin id="587" dir="0" index="2" bw="32" slack="0"/>
<pin id="588" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_2/6 "/>
</bind>
</comp>

<comp id="591" class="1004" name="select_ln22_3_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="5"/>
<pin id="593" dir="0" index="1" bw="32" slack="0"/>
<pin id="594" dir="0" index="2" bw="32" slack="0"/>
<pin id="595" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_3/6 "/>
</bind>
</comp>

<comp id="598" class="1004" name="select_ln22_6_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="5"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="0" index="2" bw="32" slack="0"/>
<pin id="602" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_6/6 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sum_mid2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="4"/>
<pin id="607" dir="0" index="1" bw="32" slack="0"/>
<pin id="608" dir="0" index="2" bw="32" slack="0"/>
<pin id="609" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_mid2/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="select_ln9_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="4"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="0" index="2" bw="32" slack="0"/>
<pin id="616" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/6 "/>
</bind>
</comp>

<comp id="619" class="1004" name="select_ln9_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="4"/>
<pin id="621" dir="0" index="1" bw="32" slack="0"/>
<pin id="622" dir="0" index="2" bw="32" slack="0"/>
<pin id="623" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_1/6 "/>
</bind>
</comp>

<comp id="626" class="1004" name="select_ln9_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="4"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="0" index="2" bw="32" slack="0"/>
<pin id="630" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_2/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="select_ln9_3_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="4"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="0" index="2" bw="32" slack="0"/>
<pin id="637" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_3/6 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sum_1_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="0" index="1" bw="32" slack="0"/>
<pin id="643" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sum_2_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="4"/>
<pin id="647" dir="0" index="1" bw="32" slack="0"/>
<pin id="648" dir="0" index="2" bw="32" slack="0"/>
<pin id="649" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_2/6 "/>
</bind>
</comp>

<comp id="652" class="1004" name="sum_3_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="4"/>
<pin id="654" dir="0" index="1" bw="32" slack="0"/>
<pin id="655" dir="0" index="2" bw="32" slack="0"/>
<pin id="656" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_3/6 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sum_4_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_4/6 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sum_5_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="4"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="32" slack="0"/>
<pin id="668" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sum_5/6 "/>
</bind>
</comp>

<comp id="671" class="1004" name="qk_9_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="1" slack="4"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="0" index="2" bw="32" slack="0"/>
<pin id="675" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qk_9/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="select_ln15_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="4"/>
<pin id="680" dir="0" index="1" bw="32" slack="0"/>
<pin id="681" dir="0" index="2" bw="32" slack="0"/>
<pin id="682" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="select_ln15_1_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="4"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="32" slack="0"/>
<pin id="689" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/6 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln15_2_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="4"/>
<pin id="694" dir="0" index="1" bw="32" slack="0"/>
<pin id="695" dir="0" index="2" bw="32" slack="0"/>
<pin id="696" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_2/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="select_ln15_3_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="4"/>
<pin id="701" dir="0" index="1" bw="32" slack="0"/>
<pin id="702" dir="0" index="2" bw="32" slack="0"/>
<pin id="703" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_3/6 "/>
</bind>
</comp>

<comp id="706" class="1004" name="qk_5_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="1" slack="4"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="0" index="2" bw="32" slack="0"/>
<pin id="710" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qk_5/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="qk_6_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="4"/>
<pin id="715" dir="0" index="1" bw="32" slack="0"/>
<pin id="716" dir="0" index="2" bw="32" slack="0"/>
<pin id="717" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qk_6/6 "/>
</bind>
</comp>

<comp id="720" class="1004" name="qk_7_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="4"/>
<pin id="722" dir="0" index="1" bw="32" slack="0"/>
<pin id="723" dir="0" index="2" bw="32" slack="0"/>
<pin id="724" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qk_7/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="qk_8_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="1" slack="4"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="0" index="2" bw="32" slack="0"/>
<pin id="731" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="qk_8/6 "/>
</bind>
</comp>

<comp id="734" class="1004" name="store_ln8_store_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="5"/>
<pin id="737" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="store_ln22_store_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="5"/>
<pin id="742" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="store_ln8_store_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="5"/>
<pin id="747" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="store_ln22_store_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="5"/>
<pin id="752" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/6 "/>
</bind>
</comp>

<comp id="754" class="1004" name="store_ln8_store_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="0" index="1" bw="32" slack="5"/>
<pin id="757" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/6 "/>
</bind>
</comp>

<comp id="759" class="1004" name="store_ln22_store_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="5"/>
<pin id="762" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/6 "/>
</bind>
</comp>

<comp id="764" class="1004" name="store_ln8_store_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="0" index="1" bw="32" slack="5"/>
<pin id="767" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="store_ln22_store_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="5"/>
<pin id="772" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/6 "/>
</bind>
</comp>

<comp id="774" class="1004" name="store_ln11_store_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="32" slack="0"/>
<pin id="776" dir="0" index="1" bw="32" slack="5"/>
<pin id="777" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/6 "/>
</bind>
</comp>

<comp id="779" class="1004" name="store_ln10_store_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="5"/>
<pin id="782" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/6 "/>
</bind>
</comp>

<comp id="784" class="1004" name="qk_91_load_load_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="4"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_91_load/5 "/>
</bind>
</comp>

<comp id="788" class="1004" name="qk_102_load_load_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="4"/>
<pin id="790" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_102_load/5 "/>
</bind>
</comp>

<comp id="792" class="1004" name="qk_113_load_load_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="4"/>
<pin id="794" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_113_load/5 "/>
</bind>
</comp>

<comp id="796" class="1004" name="qk_124_load_load_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="4"/>
<pin id="798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="qk_124_load/5 "/>
</bind>
</comp>

<comp id="800" class="1005" name="sum_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="807" class="1005" name="add_new_phi_0_i_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="5"/>
<pin id="809" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="add_new_phi_0_i "/>
</bind>
</comp>

<comp id="813" class="1005" name="k_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="3" slack="0"/>
<pin id="815" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="820" class="1005" name="qk_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="5"/>
<pin id="822" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="qk "/>
</bind>
</comp>

<comp id="826" class="1005" name="qk_91_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="32" slack="4"/>
<pin id="828" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="qk_91 "/>
</bind>
</comp>

<comp id="833" class="1005" name="qk_1_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="5"/>
<pin id="835" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="qk_1 "/>
</bind>
</comp>

<comp id="839" class="1005" name="qk_102_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="4"/>
<pin id="841" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="qk_102 "/>
</bind>
</comp>

<comp id="846" class="1005" name="qk_2_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="5"/>
<pin id="848" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="qk_2 "/>
</bind>
</comp>

<comp id="852" class="1005" name="qk_113_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="4"/>
<pin id="854" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="qk_113 "/>
</bind>
</comp>

<comp id="859" class="1005" name="qk_3_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="5"/>
<pin id="861" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="qk_3 "/>
</bind>
</comp>

<comp id="865" class="1005" name="qk_124_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="4"/>
<pin id="867" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="qk_124 "/>
</bind>
</comp>

<comp id="872" class="1005" name="j_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="2" slack="0"/>
<pin id="874" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="879" class="1005" name="indvar_flatten10_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="4" slack="0"/>
<pin id="881" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten10 "/>
</bind>
</comp>

<comp id="886" class="1005" name="i_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="2" slack="0"/>
<pin id="888" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="893" class="1005" name="indvar_flatten34_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="4" slack="0"/>
<pin id="895" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten34 "/>
</bind>
</comp>

<comp id="900" class="1005" name="icmp_ln8_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="904" class="1005" name="icmp_ln9_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="918" class="1005" name="or_ln22_1_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="4"/>
<pin id="920" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="or_ln22_1 "/>
</bind>
</comp>

<comp id="927" class="1005" name="cmp6_new_phi_0_i_mid2_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="1" slack="4"/>
<pin id="929" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cmp6_new_phi_0_i_mid2 "/>
</bind>
</comp>

<comp id="933" class="1005" name="cond_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="4"/>
<pin id="935" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="cond "/>
</bind>
</comp>

<comp id="941" class="1005" name="q_addr_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="3" slack="1"/>
<pin id="943" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_addr "/>
</bind>
</comp>

<comp id="946" class="1005" name="k_t_addr_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="3" slack="1"/>
<pin id="948" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_t_addr "/>
</bind>
</comp>

<comp id="951" class="1005" name="q_addr_1_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="3" slack="1"/>
<pin id="953" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="q_addr_1 "/>
</bind>
</comp>

<comp id="956" class="1005" name="k_t_addr_1_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="3" slack="1"/>
<pin id="958" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="k_t_addr_1 "/>
</bind>
</comp>

<comp id="961" class="1005" name="icmp_ln11_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="4"/>
<pin id="963" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="967" class="1005" name="icmp_ln11_1_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="0"/>
<pin id="969" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln11_1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="icmp_ln15_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="1" slack="4"/>
<pin id="974" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln15 "/>
</bind>
</comp>

<comp id="980" class="1005" name="q_load_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="32" slack="1"/>
<pin id="982" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q_load "/>
</bind>
</comp>

<comp id="985" class="1005" name="k_t_load_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_t_load "/>
</bind>
</comp>

<comp id="990" class="1005" name="q_load_1_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="1"/>
<pin id="992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="q_load_1 "/>
</bind>
</comp>

<comp id="995" class="1005" name="k_t_load_1_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_t_load_1 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="mul_ln13_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="1"/>
<pin id="1002" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="mul_ln13_1_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="1"/>
<pin id="1007" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln13_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="68" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="68" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="68" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="0" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="2" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="195"><net_src comp="158" pin="3"/><net_sink comp="186" pin=2"/></net>

<net id="205"><net_src comp="165" pin="3"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="172" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="207"><net_src comp="179" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="231"><net_src comp="24" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="18" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="257" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="32" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="272" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="275" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="32" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="281" pin="2"/><net_sink comp="287" pin=2"/></net>

<net id="299"><net_src comp="266" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="287" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="26" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="326"><net_src comp="308" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="332"><net_src comp="28" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="305" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="338"><net_src comp="212" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="305" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="40" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="339" pin="2"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="314" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="356"><net_src comp="311" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="361"><net_src comp="320" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="38" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="345" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="327" pin="3"/><net_sink comp="363" pin=1"/></net>

<net id="370"><net_src comp="28" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="375"><net_src comp="345" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="36" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="334" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="345" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="320" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="357" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="350" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="42" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="26" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="350" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="395" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="350" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="26" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="383" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="407" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="363" pin="3"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="438"><net_src comp="363" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="46" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="419" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="456"><net_src comp="48" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="363" pin="3"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="12" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="464"><net_src comp="50" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="451" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="466"><net_src comp="36" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="470"><net_src comp="459" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="407" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="467" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="487"><net_src comp="42" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="451" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="52" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="419" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="505"><net_src comp="459" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="54" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="363" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="56" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="507" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="40" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="383" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="26" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="350" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="383" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="507" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="575"><net_src comp="567" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="576"><net_src comp="564" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="582"><net_src comp="561" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="558" pin="1"/><net_sink comp="577" pin=2"/></net>

<net id="589"><net_src comp="555" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="590"><net_src comp="552" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="596"><net_src comp="549" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="546" pin="1"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="18" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="604"><net_src comp="540" pin="1"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="598" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="611"><net_src comp="18" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="570" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="618"><net_src comp="567" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="577" pin="3"/><net_sink comp="619" pin=1"/></net>

<net id="625"><net_src comp="561" pin="1"/><net_sink comp="619" pin=2"/></net>

<net id="631"><net_src comp="584" pin="3"/><net_sink comp="626" pin=1"/></net>

<net id="632"><net_src comp="555" pin="1"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="591" pin="3"/><net_sink comp="633" pin=1"/></net>

<net id="639"><net_src comp="549" pin="1"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="605" pin="3"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="640" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="651"><net_src comp="605" pin="3"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="640" pin="2"/><net_sink comp="652" pin=1"/></net>

<net id="658"><net_src comp="543" pin="1"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="645" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="670"><net_src comp="645" pin="3"/><net_sink comp="664" pin=2"/></net>

<net id="676"><net_src comp="659" pin="2"/><net_sink comp="671" pin=1"/></net>

<net id="677"><net_src comp="652" pin="3"/><net_sink comp="671" pin=2"/></net>

<net id="683"><net_src comp="626" pin="3"/><net_sink comp="678" pin=1"/></net>

<net id="684"><net_src comp="671" pin="3"/><net_sink comp="678" pin=2"/></net>

<net id="690"><net_src comp="671" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="691"><net_src comp="633" pin="3"/><net_sink comp="685" pin=2"/></net>

<net id="697"><net_src comp="612" pin="3"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="671" pin="3"/><net_sink comp="692" pin=2"/></net>

<net id="704"><net_src comp="671" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="705"><net_src comp="619" pin="3"/><net_sink comp="699" pin=2"/></net>

<net id="711"><net_src comp="612" pin="3"/><net_sink comp="706" pin=1"/></net>

<net id="712"><net_src comp="692" pin="3"/><net_sink comp="706" pin=2"/></net>

<net id="718"><net_src comp="619" pin="3"/><net_sink comp="713" pin=1"/></net>

<net id="719"><net_src comp="699" pin="3"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="678" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="726"><net_src comp="626" pin="3"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="685" pin="3"/><net_sink comp="727" pin=1"/></net>

<net id="733"><net_src comp="633" pin="3"/><net_sink comp="727" pin=2"/></net>

<net id="738"><net_src comp="706" pin="3"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="612" pin="3"/><net_sink comp="739" pin=0"/></net>

<net id="748"><net_src comp="713" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="753"><net_src comp="619" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="758"><net_src comp="720" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="763"><net_src comp="626" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="768"><net_src comp="727" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="773"><net_src comp="633" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="778"><net_src comp="671" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="783"><net_src comp="664" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="787"><net_src comp="784" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="791"><net_src comp="788" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="795"><net_src comp="792" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="799"><net_src comp="796" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="803"><net_src comp="70" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="806"><net_src comp="800" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="810"><net_src comp="74" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="812"><net_src comp="807" pin="1"/><net_sink comp="774" pin=1"/></net>

<net id="816"><net_src comp="78" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="823"><net_src comp="82" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="829"><net_src comp="86" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="831"><net_src comp="826" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="832"><net_src comp="826" pin="1"/><net_sink comp="784" pin=0"/></net>

<net id="836"><net_src comp="90" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="842"><net_src comp="94" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="845"><net_src comp="839" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="849"><net_src comp="98" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="855"><net_src comp="102" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="858"><net_src comp="852" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="862"><net_src comp="106" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="864"><net_src comp="859" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="868"><net_src comp="110" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="871"><net_src comp="865" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="875"><net_src comp="114" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="877"><net_src comp="872" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="878"><net_src comp="872" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="882"><net_src comp="118" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="884"><net_src comp="879" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="885"><net_src comp="879" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="889"><net_src comp="122" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="891"><net_src comp="886" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="892"><net_src comp="886" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="896"><net_src comp="126" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="898"><net_src comp="893" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="899"><net_src comp="893" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="903"><net_src comp="260" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="275" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="910"><net_src comp="904" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="911"><net_src comp="904" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="912"><net_src comp="904" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="913"><net_src comp="904" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="914"><net_src comp="904" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="915"><net_src comp="904" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="916"><net_src comp="904" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="917"><net_src comp="904" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="921"><net_src comp="345" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="923"><net_src comp="918" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="924"><net_src comp="918" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="925"><net_src comp="918" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="926"><net_src comp="918" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="930"><net_src comp="377" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="932"><net_src comp="927" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="936"><net_src comp="413" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="939"><net_src comp="933" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="940"><net_src comp="933" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="944"><net_src comp="158" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="949"><net_src comp="165" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="954"><net_src comp="172" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="959"><net_src comp="179" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="964"><net_src comp="501" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="966"><net_src comp="961" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="970"><net_src comp="513" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="971"><net_src comp="967" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="975"><net_src comp="519" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="977"><net_src comp="972" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="978"><net_src comp="972" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="979"><net_src comp="972" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="983"><net_src comp="186" pin="7"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="988"><net_src comp="196" pin="7"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="993"><net_src comp="186" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="998"><net_src comp="196" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="1003"><net_src comp="219" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1008"><net_src comp="223" pin="2"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="659" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: q | {}
	Port: qk_124_out | {5 }
	Port: qk_113_out | {5 }
	Port: qk_102_out | {5 }
	Port: qk_91_out | {5 }
 - Input state : 
	Port: attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 : q | {2 3 }
	Port: attention_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_9_2_VITIS_LOOP_11_3 : k_t | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln8 : 1
		store_ln0 : 1
		store_ln9 : 1
		store_ln11 : 1
		store_ln10 : 1
		indvar_flatten34_load : 1
		icmp_ln8 : 2
		add_ln8 : 2
		br_ln8 : 3
		indvar_flatten10_load : 1
		icmp_ln9 : 2
		add_ln9_1 : 2
		select_ln9_5 : 3
		store_ln8 : 3
		store_ln9 : 4
	State 2
		add_ln8_1 : 1
		select_ln22_4 : 1
		select_ln22_5 : 1
		or_ln22 : 1
		exit_cond_1_i1314 : 1
		or_ln22_1 : 2
		select_ln8 : 2
		add_ln9 : 2
		k_1_mid2 : 2
		not_exit_cond_1_i13_mid233 : 2
		cmp6_new_phi_0_i_mid2 : 2
		select_ln9_4 : 3
		trunc_ln13 : 3
		tmp : 4
		zext_ln13 : 3
		sub_ln13 : 5
		cond : 3
		select_ln9_4_cast : 4
		add_ln13 : 6
		zext_ln13_1 : 7
		q_addr : 8
		shl_ln13 : 3
		add_ln13_1 : 5
		zext_ln13_2 : 6
		k_t_addr : 7
		tmp_1 : 3
		or_ln : 4
		zext_ln13_3 : 5
		add_ln13_2 : 6
		zext_ln13_4 : 7
		q_addr_1 : 8
		tmp_5 : 4
		add_ln13_3 : 5
		zext_ln13_5 : 6
		k_t_addr_1 : 7
		q_load : 9
		k_t_load : 8
		icmp_ln11 : 5
		k_1 : 3
		q_load_1 : 9
		k_t_load_1 : 8
		icmp_ln11_1 : 4
		icmp_ln15 : 4
		store_ln8 : 3
		store_ln9 : 4
		store_ln11 : 4
	State 3
	State 4
	State 5
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 6
		select_ln22 : 1
		select_ln22_1 : 1
		select_ln22_2 : 1
		select_ln22_3 : 1
		select_ln22_6 : 1
		sum_mid2 : 2
		select_ln9 : 2
		select_ln9_1 : 2
		select_ln9_2 : 2
		select_ln9_3 : 2
		sum_1 : 3
		sum_2 : 4
		sum_3 : 4
		sum_4 : 5
		sum_5 : 6
		qk_9 : 6
		select_ln15 : 7
		select_ln15_1 : 7
		select_ln15_2 : 7
		select_ln15_3 : 7
		qk_5 : 8
		qk_6 : 8
		qk_7 : 8
		qk_8 : 8
		store_ln8 : 9
		store_ln22 : 3
		store_ln8 : 9
		store_ln22 : 3
		store_ln8 : 9
		store_ln22 : 3
		store_ln8 : 9
		store_ln22 : 3
		store_ln11 : 7
		store_ln10 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |        select_ln9_5_fu_287        |    0    |    0    |    4    |
|          |        select_ln22_4_fu_320       |    0    |    0    |    2    |
|          |        select_ln22_5_fu_327       |    0    |    0    |    3    |
|          |         select_ln8_fu_350         |    0    |    0    |    2    |
|          |          k_1_mid2_fu_363          |    0    |    0    |    3    |
|          |        select_ln9_4_fu_383        |    0    |    0    |    2    |
|          |         select_ln22_fu_570        |    0    |    0    |    32   |
|          |        select_ln22_1_fu_577       |    0    |    0    |    32   |
|          |        select_ln22_2_fu_584       |    0    |    0    |    32   |
|          |        select_ln22_3_fu_591       |    0    |    0    |    32   |
|          |        select_ln22_6_fu_598       |    0    |    0    |    32   |
|          |          sum_mid2_fu_605          |    0    |    0    |    32   |
|          |         select_ln9_fu_612         |    0    |    0    |    32   |
|  select  |        select_ln9_1_fu_619        |    0    |    0    |    32   |
|          |        select_ln9_2_fu_626        |    0    |    0    |    32   |
|          |        select_ln9_3_fu_633        |    0    |    0    |    32   |
|          |            sum_2_fu_645           |    0    |    0    |    32   |
|          |            sum_3_fu_652           |    0    |    0    |    32   |
|          |            sum_5_fu_664           |    0    |    0    |    32   |
|          |            qk_9_fu_671            |    0    |    0    |    32   |
|          |         select_ln15_fu_678        |    0    |    0    |    32   |
|          |        select_ln15_1_fu_685       |    0    |    0    |    32   |
|          |        select_ln15_2_fu_692       |    0    |    0    |    32   |
|          |        select_ln15_3_fu_699       |    0    |    0    |    32   |
|          |            qk_5_fu_706            |    0    |    0    |    32   |
|          |            qk_6_fu_713            |    0    |    0    |    32   |
|          |            qk_7_fu_720            |    0    |    0    |    32   |
|          |            qk_8_fu_727            |    0    |    0    |    32   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             grp_fu_219            |    3    |   165   |    49   |
|          |             grp_fu_223            |    3    |   165   |    49   |
|----------|-----------------------------------|---------|---------|---------|
|          |           add_ln8_fu_266          |    0    |    0    |    12   |
|          |          add_ln9_1_fu_281         |    0    |    0    |    12   |
|          |          add_ln8_1_fu_314         |    0    |    0    |    9    |
|          |           add_ln9_fu_357          |    0    |    0    |    9    |
|          |          add_ln13_fu_423          |    0    |    0    |    10   |
|    add   |         add_ln13_1_fu_440         |    0    |    0    |    10   |
|          |         add_ln13_2_fu_471         |    0    |    0    |    10   |
|          |         add_ln13_3_fu_490         |    0    |    0    |    10   |
|          |             k_1_fu_507            |    0    |    0    |    10   |
|          |            sum_1_fu_640           |    0    |    0    |    39   |
|          |            sum_4_fu_659           |    0    |    0    |    39   |
|----------|-----------------------------------|---------|---------|---------|
|          |          icmp_ln8_fu_260          |    0    |    0    |    12   |
|          |          icmp_ln9_fu_275          |    0    |    0    |    12   |
|          |      exit_cond_1_i1314_fu_339     |    0    |    0    |    10   |
|   icmp   |            cond_fu_413            |    0    |    0    |    9    |
|          |          icmp_ln11_fu_501         |    0    |    0    |    9    |
|          |         icmp_ln11_1_fu_513        |    0    |    0    |    10   |
|          |          icmp_ln15_fu_519         |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|
|    sub   |          sub_ln13_fu_407          |    0    |    0    |    10   |
|----------|-----------------------------------|---------|---------|---------|
|          |           or_ln22_fu_334          |    0    |    0    |    2    |
|    or    |          or_ln22_1_fu_345         |    0    |    0    |    2    |
|          |    cmp6_new_phi_0_i_mid2_fu_377   |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|    xor   | not_exit_cond_1_i13_mid233_fu_371 |    0    |    0    |    2    |
|----------|-----------------------------------|---------|---------|---------|
|          |       write_ln0_write_fu_130      |    0    |    0    |    0    |
|   write  |       write_ln0_write_fu_137      |    0    |    0    |    0    |
|          |       write_ln0_write_fu_144      |    0    |    0    |    0    |
|          |       write_ln0_write_fu_151      |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln13_fu_391         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             tmp_fu_395            |    0    |    0    |    0    |
|bitconcatenate|            or_ln_fu_459           |    0    |    0    |    0    |
|          |            tmp_5_fu_482           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          zext_ln13_fu_403         |    0    |    0    |    0    |
|          |      select_ln9_4_cast_fu_419     |    0    |    0    |    0    |
|          |         zext_ln13_1_fu_429        |    0    |    0    |    0    |
|   zext   |         zext_ln13_2_fu_446        |    0    |    0    |    0    |
|          |         zext_ln13_3_fu_467        |    0    |    0    |    0    |
|          |         zext_ln13_4_fu_477        |    0    |    0    |    0    |
|          |         zext_ln13_5_fu_496        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|    shl   |          shl_ln13_fu_434          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
| bitselect|            tmp_1_fu_451           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    6    |   330   |   1077  |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   add_new_phi_0_i_reg_807   |   32   |
|cmp6_new_phi_0_i_mid2_reg_927|    1   |
|   cmp6_new_phi_0_i_reg_208  |    1   |
|         cond_reg_933        |    1   |
|          i_reg_886          |    2   |
|     icmp_ln11_1_reg_967     |    1   |
|      icmp_ln11_reg_961      |    1   |
|      icmp_ln15_reg_972      |    1   |
|       icmp_ln8_reg_900      |    1   |
|       icmp_ln9_reg_904      |    1   |
|   indvar_flatten10_reg_879  |    4   |
|   indvar_flatten34_reg_893  |    4   |
|          j_reg_872          |    2   |
|          k_reg_813          |    3   |
|      k_t_addr_1_reg_956     |    3   |
|       k_t_addr_reg_946      |    3   |
|      k_t_load_1_reg_995     |   32   |
|       k_t_load_reg_985      |   32   |
|     mul_ln13_1_reg_1005     |   32   |
|      mul_ln13_reg_1000      |   32   |
|      or_ln22_1_reg_918      |    1   |
|       q_addr_1_reg_951      |    3   |
|        q_addr_reg_941       |    3   |
|       q_load_1_reg_990      |   32   |
|        q_load_reg_980       |   32   |
|        qk_102_reg_839       |   32   |
|        qk_113_reg_852       |   32   |
|        qk_124_reg_865       |   32   |
|         qk_1_reg_833        |   32   |
|         qk_2_reg_846        |   32   |
|         qk_3_reg_859        |   32   |
|        qk_91_reg_826        |   32   |
|          qk_reg_820         |   32   |
|         sum_reg_800         |   32   |
+-----------------------------+--------+
|            Total            |   548  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_186 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_186 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_196 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_196 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   12   ||  1.548  ||    0    ||    36   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   330  |  1077  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   36   |
|  Register |    -   |    -   |   548  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    1   |   878  |  1113  |
+-----------+--------+--------+--------+--------+
