

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Wed Apr 14 11:04:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.986 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      141|      141|  1.410 us|  1.410 us|  142|  142|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1402|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   11|    2571|   1928|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    764|    -|
|Register         |        -|    -|     506|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   11|    3077|   4094|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    5|       2|      7|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |             Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_7_max_dsp_1_U1  |dmul_64ns_64ns_64_7_max_dsp_1  |        0|  11|  342|  586|    0|
    |sitodp_32s_64_6_no_dsp_1_U2       |sitodp_32s_64_6_no_dsp_1       |        0|   0|    0|    0|    0|
    |udiv_55ns_32ns_46_59_seq_1_U5     |udiv_55ns_32ns_46_59_seq_1     |        0|   0|  671|  404|    0|
    |udiv_64ns_10ns_55_68_seq_1_U4     |udiv_64ns_10ns_55_68_seq_1     |        0|   0|  779|  469|    0|
    |urem_64ns_33ns_32_68_seq_1_U3     |urem_64ns_33ns_32_68_seq_1     |        0|   0|  779|  469|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                             |                               |        0|  11| 2571| 1928|    0|
    +----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+-----+------------+------------+
    |add_ln25_fu_247_p2    |         +|   0|  0|   39|          32|          10|
    |add_ln510_fu_127_p2   |         +|   0|  0|   12|          12|          11|
    |result_fu_268_p2      |         -|   0|  0|   53|          32|          46|
    |sub_ln1311_fu_141_p2  |         -|   0|  0|   12|          10|          11|
    |sub_ln23_fu_214_p2    |         -|   0|  0|   71|          64|          64|
    |sub_ln24_fu_229_p2    |         -|   0|  0|   13|           7|          10|
    |r_V_fu_166_p2         |      lshr|   0|  0|  591|         169|         169|
    |ush_fu_150_p3         |    select|   0|  0|   12|           1|          12|
    |v_fu_198_p3           |    select|   0|  0|    8|           1|           8|
    |r_V_1_fu_172_p2       |       shl|   0|  0|  591|         169|         169|
    +----------------------+----------+----+---+-----+------------+------------+
    |Total                 |          |   0|  0| 1402|         497|         510|
    +----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  764|        143|    1|        143|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  764|        143|    1|        143|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+-----+----+-----+-----------+
    |        Name       |  FF | LUT| Bits| Const Bits|
    +-------------------+-----+----+-----+-----------+
    |add_ln25_reg_329   |   32|   0|   32|          0|
    |ap_CS_fsm          |  142|   0|  142|          0|
    |sub_ln23_reg_309   |   64|   0|   64|          0|
    |tmp_6_reg_288      |   11|   0|   11|          0|
    |tmp_7_reg_294      |   52|   0|   52|          0|
    |udiv_ln23_reg_324  |   55|   0|   55|          0|
    |udiv_ln24_reg_344  |   46|   0|   46|          0|
    |urem_ln25_reg_319  |   32|   0|   32|          0|
    |v_11_reg_283       |   64|   0|   64|          0|
    |v_6_reg_304        |    8|   0|    8|          0|
    +-------------------+-----+----+-----+-----------+
    |Total              |  506|   0|  506|          0|
    +-------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|           fn1|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|           fn1|  return value|
|p          |   in|   64|     ap_none|             p|        scalar|
|p_9        |   in|   64|     ap_none|           p_9|        scalar|
|p_13       |   in|    8|     ap_none|          p_13|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

