<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › pinctrl › spear › pinctrl-spear1310.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pinctrl-spear1310.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Driver for the ST Microelectronics SPEAr1310 pinmux</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2012 ST Microelectronics</span>
<span class="cm"> * Viresh Kumar &lt;viresh.linux@gmail.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is licensed under the terms of the GNU General Public</span>
<span class="cm"> * License version 2. This program is licensed &quot;as is&quot; without any</span>
<span class="cm"> * warranty of any kind, whether express or implied.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/of_device.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &quot;pinctrl-spear.h&quot;</span>

<span class="cp">#define DRIVER_NAME &quot;spear1310-pinmux&quot;</span>

<span class="cm">/* pins */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pinctrl_pin_desc</span> <span class="n">spear1310_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SPEAR_PIN_0_TO_101</span><span class="p">,</span>
	<span class="n">SPEAR_PIN_102_TO_245</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* registers */</span>
<span class="cp">#define PERIP_CFG					0x32C</span>
	<span class="cp">#define MCIF_SEL_SHIFT				3</span>
	<span class="cp">#define MCIF_SEL_SD				(0x1 &lt;&lt; MCIF_SEL_SHIFT)</span>
	<span class="cp">#define MCIF_SEL_CF				(0x2 &lt;&lt; MCIF_SEL_SHIFT)</span>
	<span class="cp">#define MCIF_SEL_XD				(0x3 &lt;&lt; MCIF_SEL_SHIFT)</span>
	<span class="cp">#define MCIF_SEL_MASK				(0x3 &lt;&lt; MCIF_SEL_SHIFT)</span>

<span class="cp">#define PCIE_SATA_CFG					0x3A4</span>
	<span class="cp">#define PCIE_SATA2_SEL_PCIE			(0 &lt;&lt; 31)</span>
	<span class="cp">#define PCIE_SATA1_SEL_PCIE			(0 &lt;&lt; 30)</span>
	<span class="cp">#define PCIE_SATA0_SEL_PCIE			(0 &lt;&lt; 29)</span>
	<span class="cp">#define PCIE_SATA2_SEL_SATA			(1 &lt;&lt; 31)</span>
	<span class="cp">#define PCIE_SATA1_SEL_SATA			(1 &lt;&lt; 30)</span>
	<span class="cp">#define PCIE_SATA0_SEL_SATA			(1 &lt;&lt; 29)</span>
	<span class="cp">#define SATA2_CFG_TX_CLK_EN			(1 &lt;&lt; 27)</span>
	<span class="cp">#define SATA2_CFG_RX_CLK_EN			(1 &lt;&lt; 26)</span>
	<span class="cp">#define SATA2_CFG_POWERUP_RESET			(1 &lt;&lt; 25)</span>
	<span class="cp">#define SATA2_CFG_PM_CLK_EN			(1 &lt;&lt; 24)</span>
	<span class="cp">#define SATA1_CFG_TX_CLK_EN			(1 &lt;&lt; 23)</span>
	<span class="cp">#define SATA1_CFG_RX_CLK_EN			(1 &lt;&lt; 22)</span>
	<span class="cp">#define SATA1_CFG_POWERUP_RESET			(1 &lt;&lt; 21)</span>
	<span class="cp">#define SATA1_CFG_PM_CLK_EN			(1 &lt;&lt; 20)</span>
	<span class="cp">#define SATA0_CFG_TX_CLK_EN			(1 &lt;&lt; 19)</span>
	<span class="cp">#define SATA0_CFG_RX_CLK_EN			(1 &lt;&lt; 18)</span>
	<span class="cp">#define SATA0_CFG_POWERUP_RESET			(1 &lt;&lt; 17)</span>
	<span class="cp">#define SATA0_CFG_PM_CLK_EN			(1 &lt;&lt; 16)</span>
	<span class="cp">#define PCIE2_CFG_DEVICE_PRESENT		(1 &lt;&lt; 11)</span>
	<span class="cp">#define PCIE2_CFG_POWERUP_RESET			(1 &lt;&lt; 10)</span>
	<span class="cp">#define PCIE2_CFG_CORE_CLK_EN			(1 &lt;&lt; 9)</span>
	<span class="cp">#define PCIE2_CFG_AUX_CLK_EN			(1 &lt;&lt; 8)</span>
	<span class="cp">#define PCIE1_CFG_DEVICE_PRESENT		(1 &lt;&lt; 7)</span>
	<span class="cp">#define PCIE1_CFG_POWERUP_RESET			(1 &lt;&lt; 6)</span>
	<span class="cp">#define PCIE1_CFG_CORE_CLK_EN			(1 &lt;&lt; 5)</span>
	<span class="cp">#define PCIE1_CFG_AUX_CLK_EN			(1 &lt;&lt; 4)</span>
	<span class="cp">#define PCIE0_CFG_DEVICE_PRESENT		(1 &lt;&lt; 3)</span>
	<span class="cp">#define PCIE0_CFG_POWERUP_RESET			(1 &lt;&lt; 2)</span>
	<span class="cp">#define PCIE0_CFG_CORE_CLK_EN			(1 &lt;&lt; 1)</span>
	<span class="cp">#define PCIE0_CFG_AUX_CLK_EN			(1 &lt;&lt; 0)</span>

<span class="cp">#define PAD_FUNCTION_EN_0				0x650</span>
	<span class="cp">#define PMX_UART0_MASK				(1 &lt;&lt; 1)</span>
	<span class="cp">#define PMX_I2C0_MASK				(1 &lt;&lt; 2)</span>
	<span class="cp">#define PMX_I2S0_MASK				(1 &lt;&lt; 3)</span>
	<span class="cp">#define PMX_SSP0_MASK				(1 &lt;&lt; 4)</span>
	<span class="cp">#define PMX_CLCD1_MASK				(1 &lt;&lt; 5)</span>
	<span class="cp">#define PMX_EGPIO00_MASK			(1 &lt;&lt; 6)</span>
	<span class="cp">#define PMX_EGPIO01_MASK			(1 &lt;&lt; 7)</span>
	<span class="cp">#define PMX_EGPIO02_MASK			(1 &lt;&lt; 8)</span>
	<span class="cp">#define PMX_EGPIO03_MASK			(1 &lt;&lt; 9)</span>
	<span class="cp">#define PMX_EGPIO04_MASK			(1 &lt;&lt; 10)</span>
	<span class="cp">#define PMX_EGPIO05_MASK			(1 &lt;&lt; 11)</span>
	<span class="cp">#define PMX_EGPIO06_MASK			(1 &lt;&lt; 12)</span>
	<span class="cp">#define PMX_EGPIO07_MASK			(1 &lt;&lt; 13)</span>
	<span class="cp">#define PMX_EGPIO08_MASK			(1 &lt;&lt; 14)</span>
	<span class="cp">#define PMX_EGPIO09_MASK			(1 &lt;&lt; 15)</span>
	<span class="cp">#define PMX_SMI_MASK				(1 &lt;&lt; 16)</span>
	<span class="cp">#define PMX_NAND8_MASK				(1 &lt;&lt; 17)</span>
	<span class="cp">#define PMX_GMIICLK_MASK			(1 &lt;&lt; 18)</span>
	<span class="cp">#define PMX_GMIICOL_CRS_XFERER_MIITXCLK_MASK	(1 &lt;&lt; 19)</span>
	<span class="cp">#define PMX_RXCLK_RDV_TXEN_D03_MASK		(1 &lt;&lt; 20)</span>
	<span class="cp">#define PMX_GMIID47_MASK			(1 &lt;&lt; 21)</span>
	<span class="cp">#define PMX_MDC_MDIO_MASK			(1 &lt;&lt; 22)</span>
	<span class="cp">#define PMX_MCI_DATA8_15_MASK			(1 &lt;&lt; 23)</span>
	<span class="cp">#define PMX_NFAD23_MASK				(1 &lt;&lt; 24)</span>
	<span class="cp">#define PMX_NFAD24_MASK				(1 &lt;&lt; 25)</span>
	<span class="cp">#define PMX_NFAD25_MASK				(1 &lt;&lt; 26)</span>
	<span class="cp">#define PMX_NFCE3_MASK				(1 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_NFWPRT3_MASK			(1 &lt;&lt; 28)</span>
	<span class="cp">#define PMX_NFRSTPWDWN0_MASK			(1 &lt;&lt; 29)</span>
	<span class="cp">#define PMX_NFRSTPWDWN1_MASK			(1 &lt;&lt; 30)</span>
	<span class="cp">#define PMX_NFRSTPWDWN2_MASK			(1 &lt;&lt; 31)</span>

<span class="cp">#define PAD_FUNCTION_EN_1				0x654</span>
	<span class="cp">#define PMX_NFRSTPWDWN3_MASK			(1 &lt;&lt; 0)</span>
	<span class="cp">#define PMX_SMINCS2_MASK			(1 &lt;&lt; 1)</span>
	<span class="cp">#define PMX_SMINCS3_MASK			(1 &lt;&lt; 2)</span>
	<span class="cp">#define PMX_CLCD2_MASK				(1 &lt;&lt; 3)</span>
	<span class="cp">#define PMX_KBD_ROWCOL68_MASK			(1 &lt;&lt; 4)</span>
	<span class="cp">#define PMX_EGPIO10_MASK			(1 &lt;&lt; 5)</span>
	<span class="cp">#define PMX_EGPIO11_MASK			(1 &lt;&lt; 6)</span>
	<span class="cp">#define PMX_EGPIO12_MASK			(1 &lt;&lt; 7)</span>
	<span class="cp">#define PMX_EGPIO13_MASK			(1 &lt;&lt; 8)</span>
	<span class="cp">#define PMX_EGPIO14_MASK			(1 &lt;&lt; 9)</span>
	<span class="cp">#define PMX_EGPIO15_MASK			(1 &lt;&lt; 10)</span>
	<span class="cp">#define PMX_UART0_MODEM_MASK			(1 &lt;&lt; 11)</span>
	<span class="cp">#define PMX_GPT0_TMR0_MASK			(1 &lt;&lt; 12)</span>
	<span class="cp">#define PMX_GPT0_TMR1_MASK			(1 &lt;&lt; 13)</span>
	<span class="cp">#define PMX_GPT1_TMR0_MASK			(1 &lt;&lt; 14)</span>
	<span class="cp">#define PMX_GPT1_TMR1_MASK			(1 &lt;&lt; 15)</span>
	<span class="cp">#define PMX_I2S1_MASK				(1 &lt;&lt; 16)</span>
	<span class="cp">#define PMX_KBD_ROWCOL25_MASK			(1 &lt;&lt; 17)</span>
	<span class="cp">#define PMX_NFIO8_15_MASK			(1 &lt;&lt; 18)</span>
	<span class="cp">#define PMX_KBD_COL1_MASK			(1 &lt;&lt; 19)</span>
	<span class="cp">#define PMX_NFCE1_MASK				(1 &lt;&lt; 20)</span>
	<span class="cp">#define PMX_KBD_COL0_MASK			(1 &lt;&lt; 21)</span>
	<span class="cp">#define PMX_NFCE2_MASK				(1 &lt;&lt; 22)</span>
	<span class="cp">#define PMX_KBD_ROW1_MASK			(1 &lt;&lt; 23)</span>
	<span class="cp">#define PMX_NFWPRT1_MASK			(1 &lt;&lt; 24)</span>
	<span class="cp">#define PMX_KBD_ROW0_MASK			(1 &lt;&lt; 25)</span>
	<span class="cp">#define PMX_NFWPRT2_MASK			(1 &lt;&lt; 26)</span>
	<span class="cp">#define PMX_MCIDATA0_MASK			(1 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_MCIDATA1_MASK			(1 &lt;&lt; 28)</span>
	<span class="cp">#define PMX_MCIDATA2_MASK			(1 &lt;&lt; 29)</span>
	<span class="cp">#define PMX_MCIDATA3_MASK			(1 &lt;&lt; 30)</span>
	<span class="cp">#define PMX_MCIDATA4_MASK			(1 &lt;&lt; 31)</span>

<span class="cp">#define PAD_FUNCTION_EN_2				0x658</span>
	<span class="cp">#define PMX_MCIDATA5_MASK			(1 &lt;&lt; 0)</span>
	<span class="cp">#define PMX_MCIDATA6_MASK			(1 &lt;&lt; 1)</span>
	<span class="cp">#define PMX_MCIDATA7_MASK			(1 &lt;&lt; 2)</span>
	<span class="cp">#define PMX_MCIDATA1SD_MASK			(1 &lt;&lt; 3)</span>
	<span class="cp">#define PMX_MCIDATA2SD_MASK			(1 &lt;&lt; 4)</span>
	<span class="cp">#define PMX_MCIDATA3SD_MASK			(1 &lt;&lt; 5)</span>
	<span class="cp">#define PMX_MCIADDR0ALE_MASK			(1 &lt;&lt; 6)</span>
	<span class="cp">#define PMX_MCIADDR1CLECLK_MASK			(1 &lt;&lt; 7)</span>
	<span class="cp">#define PMX_MCIADDR2_MASK			(1 &lt;&lt; 8)</span>
	<span class="cp">#define PMX_MCICECF_MASK			(1 &lt;&lt; 9)</span>
	<span class="cp">#define PMX_MCICEXD_MASK			(1 &lt;&lt; 10)</span>
	<span class="cp">#define PMX_MCICESDMMC_MASK			(1 &lt;&lt; 11)</span>
	<span class="cp">#define PMX_MCICDCF1_MASK			(1 &lt;&lt; 12)</span>
	<span class="cp">#define PMX_MCICDCF2_MASK			(1 &lt;&lt; 13)</span>
	<span class="cp">#define PMX_MCICDXD_MASK			(1 &lt;&lt; 14)</span>
	<span class="cp">#define PMX_MCICDSDMMC_MASK			(1 &lt;&lt; 15)</span>
	<span class="cp">#define PMX_MCIDATADIR_MASK			(1 &lt;&lt; 16)</span>
	<span class="cp">#define PMX_MCIDMARQWP_MASK			(1 &lt;&lt; 17)</span>
	<span class="cp">#define PMX_MCIIORDRE_MASK			(1 &lt;&lt; 18)</span>
	<span class="cp">#define PMX_MCIIOWRWE_MASK			(1 &lt;&lt; 19)</span>
	<span class="cp">#define PMX_MCIRESETCF_MASK			(1 &lt;&lt; 20)</span>
	<span class="cp">#define PMX_MCICS0CE_MASK			(1 &lt;&lt; 21)</span>
	<span class="cp">#define PMX_MCICFINTR_MASK			(1 &lt;&lt; 22)</span>
	<span class="cp">#define PMX_MCIIORDY_MASK			(1 &lt;&lt; 23)</span>
	<span class="cp">#define PMX_MCICS1_MASK				(1 &lt;&lt; 24)</span>
	<span class="cp">#define PMX_MCIDMAACK_MASK			(1 &lt;&lt; 25)</span>
	<span class="cp">#define PMX_MCISDCMD_MASK			(1 &lt;&lt; 26)</span>
	<span class="cp">#define PMX_MCILEDS_MASK			(1 &lt;&lt; 27)</span>
	<span class="cp">#define PMX_TOUCH_XY_MASK			(1 &lt;&lt; 28)</span>
	<span class="cp">#define PMX_SSP0_CS0_MASK			(1 &lt;&lt; 29)</span>
	<span class="cp">#define PMX_SSP0_CS1_2_MASK			(1 &lt;&lt; 30)</span>

<span class="cm">/* combined macros */</span>
<span class="cp">#define PMX_GMII_MASK		(PMX_GMIICLK_MASK |			\</span>
<span class="cp">				PMX_GMIICOL_CRS_XFERER_MIITXCLK_MASK |	\</span>
<span class="cp">				PMX_RXCLK_RDV_TXEN_D03_MASK |		\</span>
<span class="cp">				PMX_GMIID47_MASK | PMX_MDC_MDIO_MASK)</span>

<span class="cp">#define PMX_EGPIO_0_GRP_MASK	(PMX_EGPIO00_MASK | PMX_EGPIO01_MASK |	\</span>
<span class="cp">				PMX_EGPIO02_MASK |			\</span>
<span class="cp">				PMX_EGPIO03_MASK | PMX_EGPIO04_MASK |	\</span>
<span class="cp">				PMX_EGPIO05_MASK | PMX_EGPIO06_MASK |	\</span>
<span class="cp">				PMX_EGPIO07_MASK | PMX_EGPIO08_MASK |	\</span>
<span class="cp">				PMX_EGPIO09_MASK)</span>
<span class="cp">#define PMX_EGPIO_1_GRP_MASK	(PMX_EGPIO10_MASK | PMX_EGPIO11_MASK |	\</span>
<span class="cp">				PMX_EGPIO12_MASK | PMX_EGPIO13_MASK |	\</span>
<span class="cp">				PMX_EGPIO14_MASK | PMX_EGPIO15_MASK)</span>

<span class="cp">#define PMX_KEYBOARD_6X6_MASK	(PMX_KBD_ROW0_MASK | PMX_KBD_ROW1_MASK | \</span>
<span class="cp">				PMX_KBD_ROWCOL25_MASK | PMX_KBD_COL0_MASK | \</span>
<span class="cp">				PMX_KBD_COL1_MASK)</span>

<span class="cp">#define PMX_NAND8BIT_0_MASK	(PMX_NAND8_MASK | PMX_NFAD23_MASK |	\</span>
<span class="cp">				PMX_NFAD24_MASK | PMX_NFAD25_MASK |	\</span>
<span class="cp">				PMX_NFWPRT3_MASK | PMX_NFRSTPWDWN0_MASK | \</span>
<span class="cp">				PMX_NFRSTPWDWN1_MASK | PMX_NFRSTPWDWN2_MASK | \</span>
<span class="cp">				PMX_NFCE3_MASK)</span>
<span class="cp">#define PMX_NAND8BIT_1_MASK	PMX_NFRSTPWDWN3_MASK</span>

<span class="cp">#define PMX_NAND16BIT_1_MASK	(PMX_KBD_ROWCOL25_MASK | PMX_NFIO8_15_MASK)</span>
<span class="cp">#define PMX_NAND_4CHIPS_MASK	(PMX_NFCE1_MASK | PMX_NFCE2_MASK |	\</span>
<span class="cp">				PMX_NFWPRT1_MASK | PMX_NFWPRT2_MASK |	\</span>
<span class="cp">				PMX_KBD_ROW0_MASK | PMX_KBD_ROW1_MASK |	\</span>
<span class="cp">				PMX_KBD_COL0_MASK | PMX_KBD_COL1_MASK)</span>

<span class="cp">#define PMX_MCIFALL_1_MASK	0xF8000000</span>
<span class="cp">#define PMX_MCIFALL_2_MASK	0x0FFFFFFF</span>

<span class="cp">#define PMX_PCI_REG1_MASK	(PMX_SMINCS2_MASK | PMX_SMINCS3_MASK |	\</span>
<span class="cp">				PMX_CLCD2_MASK | PMX_KBD_ROWCOL68_MASK | \</span>
<span class="cp">				PMX_EGPIO_1_GRP_MASK | PMX_GPT0_TMR0_MASK | \</span>
<span class="cp">				PMX_GPT0_TMR1_MASK | PMX_GPT1_TMR0_MASK | \</span>
<span class="cp">				PMX_GPT1_TMR1_MASK | PMX_I2S1_MASK |	\</span>
<span class="cp">				PMX_NFCE2_MASK)</span>
<span class="cp">#define PMX_PCI_REG2_MASK	(PMX_TOUCH_XY_MASK | PMX_SSP0_CS0_MASK | \</span>
<span class="cp">				PMX_SSP0_CS1_2_MASK)</span>

<span class="cp">#define PMX_SMII_0_1_2_MASK	(PMX_CLCD2_MASK | PMX_KBD_ROWCOL68_MASK)</span>
<span class="cp">#define PMX_RGMII_REG0_MASK	(PMX_MCI_DATA8_15_MASK |		\</span>
<span class="cp">				PMX_GMIICOL_CRS_XFERER_MIITXCLK_MASK |	\</span>
<span class="cp">				PMX_GMIID47_MASK)</span>
<span class="cp">#define PMX_RGMII_REG1_MASK	(PMX_KBD_ROWCOL68_MASK | PMX_EGPIO_1_GRP_MASK |\</span>
<span class="cp">				PMX_KBD_ROW1_MASK | PMX_NFWPRT1_MASK |	\</span>
<span class="cp">				PMX_KBD_ROW0_MASK | PMX_NFWPRT2_MASK)</span>
<span class="cp">#define PMX_RGMII_REG2_MASK	(PMX_TOUCH_XY_MASK | PMX_SSP0_CS0_MASK | \</span>
<span class="cp">				PMX_SSP0_CS1_2_MASK)</span>

<span class="cp">#define PCIE_CFG_VAL(x)		(PCIE_SATA##x##_SEL_PCIE |	\</span>
<span class="cp">				PCIE##x##_CFG_AUX_CLK_EN |	\</span>
<span class="cp">				PCIE##x##_CFG_CORE_CLK_EN |	\</span>
<span class="cp">				PCIE##x##_CFG_POWERUP_RESET |	\</span>
<span class="cp">				PCIE##x##_CFG_DEVICE_PRESENT)</span>
<span class="cp">#define SATA_CFG_VAL(x)		(PCIE_SATA##x##_SEL_SATA |	\</span>
<span class="cp">				SATA##x##_CFG_PM_CLK_EN |	\</span>
<span class="cp">				SATA##x##_CFG_POWERUP_RESET |	\</span>
<span class="cp">				SATA##x##_CFG_RX_CLK_EN |	\</span>
<span class="cp">				SATA##x##_CFG_TX_CLK_EN)</span>

<span class="cm">/* Pad multiplexing for i2c0 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">102</span><span class="p">,</span> <span class="mi">103</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2C0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2C0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">i2c0_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;i2c0_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">i2c0_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">i2c0_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c0_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for ssp0 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ssp0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">109</span><span class="p">,</span> <span class="mi">110</span><span class="p">,</span> <span class="mi">111</span><span class="p">,</span> <span class="mi">112</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">ssp0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for ssp0_cs0 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ssp0_cs0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">96</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp0_cs0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP0_CS0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP0_CS0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp0_cs0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp0_cs0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">ssp0_cs0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp0_cs0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp0_cs0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp0_cs0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* ssp0_cs1_2 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ssp0_cs1_2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">94</span><span class="p">,</span> <span class="mi">95</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp0_cs1_2_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SSP0_CS1_2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SSP0_CS1_2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp0_cs1_2_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp0_cs1_2_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs1_2_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">ssp0_cs1_2_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp0_cs1_2_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp0_cs1_2_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs1_2_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp0_cs1_2_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_cs1_2_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">ssp0_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ssp0_grp&quot;</span><span class="p">,</span> <span class="s">&quot;ssp0_cs0_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;ssp0_cs1_2_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">ssp0_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">ssp0_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp0_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for i2s0 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2s0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">104</span><span class="p">,</span> <span class="mi">105</span><span class="p">,</span> <span class="mi">106</span><span class="p">,</span> <span class="mi">107</span><span class="p">,</span> <span class="mi">108</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2s0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2S0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2S0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2s0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2s0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2s0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2s0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2s0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">i2s0_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;i2s0_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">i2s0_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">i2s0_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s0_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for i2s1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2s1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2s1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2S1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_I2S1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2s1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2s1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2s1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2s1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2s1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">i2s1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;i2s1_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">i2s1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">i2s1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2s1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for clcd device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">clcd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">113</span><span class="p">,</span> <span class="mi">114</span><span class="p">,</span> <span class="mi">115</span><span class="p">,</span> <span class="mi">116</span><span class="p">,</span> <span class="mi">117</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">119</span><span class="p">,</span> <span class="mi">120</span><span class="p">,</span>
	<span class="mi">121</span><span class="p">,</span> <span class="mi">122</span><span class="p">,</span> <span class="mi">123</span><span class="p">,</span> <span class="mi">124</span><span class="p">,</span> <span class="mi">125</span><span class="p">,</span> <span class="mi">126</span><span class="p">,</span> <span class="mi">127</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">129</span><span class="p">,</span> <span class="mi">130</span><span class="p">,</span> <span class="mi">131</span><span class="p">,</span> <span class="mi">132</span><span class="p">,</span> <span class="mi">133</span><span class="p">,</span> <span class="mi">134</span><span class="p">,</span>
	<span class="mi">135</span><span class="p">,</span> <span class="mi">136</span><span class="p">,</span> <span class="mi">137</span><span class="p">,</span> <span class="mi">138</span><span class="p">,</span> <span class="mi">139</span><span class="p">,</span> <span class="mi">140</span><span class="p">,</span> <span class="mi">141</span><span class="p">,</span> <span class="mi">142</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">clcd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_CLCD1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_CLCD1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">clcd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">clcd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">clcd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;clcd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">clcd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">clcd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">clcd_high_res_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="mi">34</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">37</span><span class="p">,</span>
	<span class="mi">38</span><span class="p">,</span> <span class="mi">39</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">41</span><span class="p">,</span> <span class="mi">42</span><span class="p">,</span> <span class="mi">43</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">51</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">53</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">clcd_high_res_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_CLCD2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_CLCD2_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">clcd_high_res_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">clcd_high_res_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_high_res_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">clcd_high_res_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;clcd_high_res_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">clcd_high_res_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_high_res_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">clcd_high_res_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_high_res_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">clcd_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;clcd_grp&quot;</span><span class="p">,</span> <span class="s">&quot;clcd_high_res&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">clcd_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;clcd&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">clcd_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">clcd_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">arm_gpio_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">143</span><span class="p">,</span> <span class="mi">144</span><span class="p">,</span> <span class="mi">145</span><span class="p">,</span>
	<span class="mi">146</span><span class="p">,</span> <span class="mi">147</span><span class="p">,</span> <span class="mi">148</span><span class="p">,</span> <span class="mi">149</span><span class="p">,</span> <span class="mi">150</span><span class="p">,</span> <span class="mi">151</span><span class="p">,</span> <span class="mi">152</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">arm_gpio_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_EGPIO_0_GRP_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_EGPIO_0_GRP_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_EGPIO_1_GRP_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_EGPIO_1_GRP_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">arm_gpio_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">arm_gpio_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">arm_gpio_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">arm_gpio_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;arm_gpio_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">arm_gpio_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">arm_gpio_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">arm_gpio_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">arm_gpio_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">arm_gpio_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;arm_gpio_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">arm_gpio_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;arm_gpio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">arm_gpio_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">arm_gpio_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for smi 2 chips device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">smi_2_chips_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">153</span><span class="p">,</span> <span class="mi">154</span><span class="p">,</span> <span class="mi">155</span><span class="p">,</span> <span class="mi">156</span><span class="p">,</span> <span class="mi">157</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">smi_2_chips_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SMI_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SMI_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">smi_2_chips_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">smi_2_chips_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smi_2_chips_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">smi_2_chips_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;smi_2_chips_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">smi_2_chips_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smi_2_chips_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">smi_2_chips_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smi_2_chips_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">smi_4_chips_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">55</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">smi_4_chips_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SMI_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SMI_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SMINCS2_MASK</span> <span class="o">|</span> <span class="n">PMX_SMINCS3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_SMINCS2_MASK</span> <span class="o">|</span> <span class="n">PMX_SMINCS3_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">smi_4_chips_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">smi_4_chips_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smi_4_chips_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">smi_4_chips_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;smi_4_chips_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">smi_4_chips_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smi_4_chips_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">smi_4_chips_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smi_4_chips_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">smi_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;smi_2_chips_grp&quot;</span><span class="p">,</span> <span class="s">&quot;smi_4_chips_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">smi_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;smi&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">smi_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smi_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for gmii device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gmii_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">173</span><span class="p">,</span> <span class="mi">174</span><span class="p">,</span> <span class="mi">175</span><span class="p">,</span> <span class="mi">176</span><span class="p">,</span> <span class="mi">177</span><span class="p">,</span> <span class="mi">178</span><span class="p">,</span> <span class="mi">179</span><span class="p">,</span> <span class="mi">180</span><span class="p">,</span>
	<span class="mi">181</span><span class="p">,</span> <span class="mi">182</span><span class="p">,</span> <span class="mi">183</span><span class="p">,</span> <span class="mi">184</span><span class="p">,</span> <span class="mi">185</span><span class="p">,</span> <span class="mi">186</span><span class="p">,</span> <span class="mi">187</span><span class="p">,</span> <span class="mi">188</span><span class="p">,</span> <span class="mi">189</span><span class="p">,</span> <span class="mi">190</span><span class="p">,</span> <span class="mi">191</span><span class="p">,</span> <span class="mi">192</span><span class="p">,</span> <span class="mi">193</span><span class="p">,</span> <span class="mi">194</span><span class="p">,</span>
	<span class="mi">195</span><span class="p">,</span> <span class="mi">196</span><span class="p">,</span> <span class="mi">197</span><span class="p">,</span> <span class="mi">198</span><span class="p">,</span> <span class="mi">199</span><span class="p">,</span> <span class="mi">200</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">gmii_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_GMII_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_GMII_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">gmii_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">gmii_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gmii_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">gmii_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gmii_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">gmii_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gmii_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">gmii_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gmii_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">gmii_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;gmii_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">gmii_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gmii&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">gmii_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gmii_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for rgmii device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">rgmii_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">18</span><span class="p">,</span> <span class="mi">19</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span>
	<span class="mi">28</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">86</span><span class="p">,</span> <span class="mi">87</span><span class="p">,</span> <span class="mi">88</span><span class="p">,</span> <span class="mi">89</span><span class="p">,</span> <span class="mi">90</span><span class="p">,</span> <span class="mi">91</span><span class="p">,</span> <span class="mi">92</span><span class="p">,</span> <span class="mi">93</span><span class="p">,</span> <span class="mi">94</span><span class="p">,</span> <span class="mi">95</span><span class="p">,</span> <span class="mi">96</span><span class="p">,</span> <span class="mi">97</span><span class="p">,</span> <span class="mi">98</span><span class="p">,</span> <span class="mi">99</span><span class="p">,</span> <span class="mi">175</span><span class="p">,</span>
	<span class="mi">180</span><span class="p">,</span> <span class="mi">181</span><span class="p">,</span> <span class="mi">182</span><span class="p">,</span> <span class="mi">183</span><span class="p">,</span> <span class="mi">185</span><span class="p">,</span> <span class="mi">188</span><span class="p">,</span> <span class="mi">193</span><span class="p">,</span> <span class="mi">194</span><span class="p">,</span> <span class="mi">195</span><span class="p">,</span> <span class="mi">196</span><span class="p">,</span> <span class="mi">197</span><span class="p">,</span> <span class="mi">198</span><span class="p">,</span> <span class="mi">211</span><span class="p">,</span> <span class="mi">212</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">rgmii_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_RGMII_REG0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_RGMII_REG1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_RGMII_REG2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">rgmii_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">rgmii_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rgmii_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">rgmii_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;rgmii_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">rgmii_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rgmii_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">rgmii_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rgmii_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">rgmii_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;rgmii_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">rgmii_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;rgmii&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">rgmii_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rgmii_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for smii_0_1_2 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">smii_0_1_2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
	<span class="mi">33</span><span class="p">,</span> <span class="mi">34</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">37</span><span class="p">,</span> <span class="mi">38</span><span class="p">,</span> <span class="mi">39</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">41</span><span class="p">,</span> <span class="mi">42</span><span class="p">,</span> <span class="mi">43</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span>
	<span class="mi">51</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">53</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span> <span class="mi">55</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">smii_0_1_2_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SMII_0_1_2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">smii_0_1_2_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">smii_0_1_2_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smii_0_1_2_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">smii_0_1_2_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;smii_0_1_2_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">smii_0_1_2_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smii_0_1_2_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">smii_0_1_2_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smii_0_1_2_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">smii_0_1_2_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;smii_0_1_2_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">smii_0_1_2_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;smii_0_1_2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">smii_0_1_2_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">smii_0_1_2_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for ras_mii_txclk device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ras_mii_txclk_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">98</span><span class="p">,</span> <span class="mi">99</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ras_mii_txclk_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_NFCE2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ras_mii_txclk_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ras_mii_txclk_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ras_mii_txclk_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">ras_mii_txclk_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ras_mii_txclk_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ras_mii_txclk_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ras_mii_txclk_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ras_mii_txclk_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ras_mii_txclk_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">ras_mii_txclk_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ras_mii_txclk_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">ras_mii_txclk_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ras_mii_txclk&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">ras_mii_txclk_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ras_mii_txclk_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for nand 8bit device (cs0 only) */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">nand_8bit_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">56</span><span class="p">,</span> <span class="mi">57</span><span class="p">,</span> <span class="mi">58</span><span class="p">,</span> <span class="mi">59</span><span class="p">,</span> <span class="mi">60</span><span class="p">,</span> <span class="mi">61</span><span class="p">,</span> <span class="mi">62</span><span class="p">,</span> <span class="mi">63</span><span class="p">,</span> <span class="mi">64</span><span class="p">,</span>
	<span class="mi">65</span><span class="p">,</span> <span class="mi">66</span><span class="p">,</span> <span class="mi">67</span><span class="p">,</span> <span class="mi">68</span><span class="p">,</span> <span class="mi">69</span><span class="p">,</span> <span class="mi">70</span><span class="p">,</span> <span class="mi">71</span><span class="p">,</span> <span class="mi">72</span><span class="p">,</span> <span class="mi">73</span><span class="p">,</span> <span class="mi">74</span><span class="p">,</span> <span class="mi">75</span><span class="p">,</span> <span class="mi">76</span><span class="p">,</span> <span class="mi">77</span><span class="p">,</span> <span class="mi">78</span><span class="p">,</span> <span class="mi">79</span><span class="p">,</span> <span class="mi">80</span><span class="p">,</span> <span class="mi">81</span><span class="p">,</span> <span class="mi">82</span><span class="p">,</span>
	<span class="mi">83</span><span class="p">,</span> <span class="mi">84</span><span class="p">,</span> <span class="mi">85</span><span class="p">,</span> <span class="mi">158</span><span class="p">,</span> <span class="mi">159</span><span class="p">,</span> <span class="mi">160</span><span class="p">,</span> <span class="mi">161</span><span class="p">,</span> <span class="mi">162</span><span class="p">,</span> <span class="mi">163</span><span class="p">,</span> <span class="mi">164</span><span class="p">,</span> <span class="mi">165</span><span class="p">,</span> <span class="mi">166</span><span class="p">,</span> <span class="mi">167</span><span class="p">,</span> <span class="mi">168</span><span class="p">,</span> <span class="mi">169</span><span class="p">,</span>
	<span class="mi">170</span><span class="p">,</span> <span class="mi">171</span><span class="p">,</span> <span class="mi">172</span><span class="p">,</span> <span class="mi">201</span><span class="p">,</span> <span class="mi">202</span><span class="p">,</span> <span class="mi">203</span><span class="p">,</span> <span class="mi">204</span><span class="p">,</span> <span class="mi">205</span><span class="p">,</span> <span class="mi">206</span><span class="p">,</span> <span class="mi">207</span><span class="p">,</span> <span class="mi">208</span><span class="p">,</span> <span class="mi">209</span><span class="p">,</span> <span class="mi">210</span><span class="p">,</span> <span class="mi">211</span><span class="p">,</span>
	<span class="mi">212</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">nand_8bit_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_NAND8BIT_0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_NAND8BIT_0_MASK</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_NAND8BIT_1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_NAND8BIT_1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">nand_8bit_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">nand_8bit_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nand_8bit_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">nand_8bit_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;nand_8bit_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">nand_8bit_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nand_8bit_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">nand_8bit_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nand_8bit_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for nand 16bit device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">nand_16bit_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">201</span><span class="p">,</span> <span class="mi">202</span><span class="p">,</span> <span class="mi">203</span><span class="p">,</span> <span class="mi">204</span><span class="p">,</span> <span class="mi">207</span><span class="p">,</span> <span class="mi">208</span><span class="p">,</span> <span class="mi">209</span><span class="p">,</span>
	<span class="mi">210</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">nand_16bit_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_NAND16BIT_1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_NAND16BIT_1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">nand_16bit_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">nand_16bit_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nand_16bit_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">nand_16bit_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;nand_16bit_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">nand_16bit_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nand_16bit_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">nand_16bit_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nand_16bit_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for nand 4 chips */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">nand_4_chips_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">205</span><span class="p">,</span> <span class="mi">206</span><span class="p">,</span> <span class="mi">211</span><span class="p">,</span> <span class="mi">212</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">nand_4_chips_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_NAND_4CHIPS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_NAND_4CHIPS_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">nand_4_chips_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">nand_4_chips_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nand_4_chips_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">nand_4_chips_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;nand_4_chips_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">nand_4_chips_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nand_4_chips_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">nand_4_chips_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nand_4_chips_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">nand_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;nand_8bit_grp&quot;</span><span class="p">,</span> <span class="s">&quot;nand_16bit_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;nand_4_chips_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">nand_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;nand&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">nand_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">nand_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for keyboard_6x6 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">keyboard_6x6_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">201</span><span class="p">,</span> <span class="mi">202</span><span class="p">,</span> <span class="mi">203</span><span class="p">,</span> <span class="mi">204</span><span class="p">,</span> <span class="mi">205</span><span class="p">,</span> <span class="mi">206</span><span class="p">,</span> <span class="mi">207</span><span class="p">,</span>
	<span class="mi">208</span><span class="p">,</span> <span class="mi">209</span><span class="p">,</span> <span class="mi">210</span><span class="p">,</span> <span class="mi">211</span><span class="p">,</span> <span class="mi">212</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">keyboard_6x6_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_KEYBOARD_6X6_MASK</span> <span class="o">|</span> <span class="n">PMX_NFIO8_15_MASK</span> <span class="o">|</span>
			<span class="n">PMX_NFCE1_MASK</span> <span class="o">|</span> <span class="n">PMX_NFCE2_MASK</span> <span class="o">|</span> <span class="n">PMX_NFWPRT1_MASK</span> <span class="o">|</span>
			<span class="n">PMX_NFWPRT2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_KEYBOARD_6X6_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">keyboard_6x6_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">keyboard_6x6_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_6x6_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">keyboard_6x6_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;keyboard_6x6_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">keyboard_6x6_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_6x6_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">keyboard_6x6_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_6x6_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for keyboard_rowcol6_8 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">keyboard_rowcol6_8_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">29</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">keyboard_rowcol6_8_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_KBD_ROWCOL68_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_KBD_ROWCOL68_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">keyboard_rowcol6_8_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">keyboard_rowcol6_8_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_rowcol6_8_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">keyboard_rowcol6_8_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;keyboard_rowcol6_8_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">keyboard_rowcol6_8_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_rowcol6_8_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">keyboard_rowcol6_8_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_rowcol6_8_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">keyboard_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;keyboard_6x6_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;keyboard_rowcol6_8_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">keyboard_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;keyboard&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">keyboard_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">keyboard_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for uart0 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">100</span><span class="p">,</span> <span class="mi">101</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for uart0_modem device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart0_modem_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">13</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">17</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart0_modem_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_UART0_MODEM_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_UART0_MODEM_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart0_modem_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart0_modem_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_modem_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart0_modem_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart0_modem_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart0_modem_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_modem_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart0_modem_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_modem_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart0_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart0_grp&quot;</span><span class="p">,</span> <span class="s">&quot;uart0_modem_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart0_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart0_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart0_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for gpt0_tmr0 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gpt0_tmr0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">11</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">gpt0_tmr0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_GPT0_TMR0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_GPT0_TMR0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">gpt0_tmr0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">gpt0_tmr0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt0_tmr0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">gpt0_tmr0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gpt0_tmr0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">gpt0_tmr0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt0_tmr0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">gpt0_tmr0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt0_tmr0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for gpt0_tmr1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gpt0_tmr1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">gpt0_tmr1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_GPT0_TMR1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_GPT0_TMR1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">gpt0_tmr1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">gpt0_tmr1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt0_tmr1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">gpt0_tmr1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gpt0_tmr1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">gpt0_tmr1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt0_tmr1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">gpt0_tmr1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt0_tmr1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">gpt0_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;gpt0_tmr0_grp&quot;</span><span class="p">,</span> <span class="s">&quot;gpt0_tmr1_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">gpt0_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gpt0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">gpt0_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt0_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for gpt1_tmr0 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gpt1_tmr0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">gpt1_tmr0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_GPT1_TMR0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_GPT1_TMR0_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">gpt1_tmr0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">gpt1_tmr0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt1_tmr0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">gpt1_tmr0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gpt1_tmr0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">gpt1_tmr0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt1_tmr0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">gpt1_tmr0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt1_tmr0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for gpt1_tmr1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gpt1_tmr1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">gpt1_tmr1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_GPT1_TMR1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_GPT1_TMR1_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">gpt1_tmr1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">gpt1_tmr1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt1_tmr1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">gpt1_tmr1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gpt1_tmr1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">gpt1_tmr1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt1_tmr1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">gpt1_tmr1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt1_tmr1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">gpt1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;gpt1_tmr1_grp&quot;</span><span class="p">,</span> <span class="s">&quot;gpt1_tmr0_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">gpt1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gpt1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">gpt1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for mcif device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">mcif_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">86</span><span class="p">,</span> <span class="mi">87</span><span class="p">,</span> <span class="mi">88</span><span class="p">,</span> <span class="mi">89</span><span class="p">,</span> <span class="mi">90</span><span class="p">,</span> <span class="mi">91</span><span class="p">,</span> <span class="mi">92</span><span class="p">,</span> <span class="mi">93</span><span class="p">,</span> <span class="mi">213</span><span class="p">,</span> <span class="mi">214</span><span class="p">,</span>
	<span class="mi">215</span><span class="p">,</span> <span class="mi">216</span><span class="p">,</span> <span class="mi">217</span><span class="p">,</span> <span class="mi">218</span><span class="p">,</span> <span class="mi">219</span><span class="p">,</span> <span class="mi">220</span><span class="p">,</span> <span class="mi">221</span><span class="p">,</span> <span class="mi">222</span><span class="p">,</span> <span class="mi">223</span><span class="p">,</span> <span class="mi">224</span><span class="p">,</span> <span class="mi">225</span><span class="p">,</span> <span class="mi">226</span><span class="p">,</span> <span class="mi">227</span><span class="p">,</span> <span class="mi">228</span><span class="p">,</span>
	<span class="mi">229</span><span class="p">,</span> <span class="mi">230</span><span class="p">,</span> <span class="mi">231</span><span class="p">,</span> <span class="mi">232</span><span class="p">,</span> <span class="mi">233</span><span class="p">,</span> <span class="mi">234</span><span class="p">,</span> <span class="mi">235</span><span class="p">,</span> <span class="mi">236</span><span class="p">,</span> <span class="mi">237</span><span class="p">,</span> <span class="mi">238</span><span class="p">,</span> <span class="mi">239</span><span class="p">,</span> <span class="mi">240</span><span class="p">,</span> <span class="mi">241</span><span class="p">,</span> <span class="mi">242</span><span class="p">,</span>
	<span class="mi">243</span><span class="p">,</span> <span class="mi">244</span><span class="p">,</span> <span class="mi">245</span> <span class="p">};</span>
<span class="cp">#define MCIF_MUXREG						\</span>
<span class="cp">	{							\</span>
<span class="cp">		.reg = PAD_FUNCTION_EN_0,			\</span>
<span class="cp">		.mask = PMX_MCI_DATA8_15_MASK,			\</span>
<span class="cp">		.val = PMX_MCI_DATA8_15_MASK,			\</span>
<span class="cp">	}, {							\</span>
<span class="cp">		.reg = PAD_FUNCTION_EN_1,			\</span>
<span class="cp">		.mask = PMX_MCIFALL_1_MASK | PMX_NFWPRT1_MASK |	\</span>
<span class="cp">			PMX_NFWPRT2_MASK,			\</span>
<span class="cp">		.val = PMX_MCIFALL_1_MASK,			\</span>
<span class="cp">	}, {							\</span>
<span class="cp">		.reg = PAD_FUNCTION_EN_2,			\</span>
<span class="cp">		.mask = PMX_MCIFALL_2_MASK,			\</span>
<span class="cp">		.val = PMX_MCIFALL_2_MASK,			\</span>
<span class="cp">	}</span>

<span class="cm">/* sdhci device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">sdhci_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">MCIF_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PERIP_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">MCIF_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">MCIF_SEL_SD</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">sdhci_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">sdhci_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">sdhci_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sdhci_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">mcif_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mcif_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">sdhci_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">sdhci_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;sdhci_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">sdhci_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sdhci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">sdhci_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sdhci_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* cf device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">cf_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">MCIF_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PERIP_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">MCIF_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">MCIF_SEL_CF</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">cf_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">cf_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cf_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">cf_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cf_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">mcif_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mcif_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">cf_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cf_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">cf_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;cf_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">cf_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;cf&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">cf_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cf_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* xd device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">xd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">MCIF_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PERIP_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">MCIF_SEL_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">MCIF_SEL_XD</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">xd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">xd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">xd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">xd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;xd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">mcif_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">mcif_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">xd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">xd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">xd_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;xd_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">xd_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;xd&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">xd_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">xd_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for touch_xy device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">touch_xy_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">97</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">touch_xy_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_TOUCH_XY_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PMX_TOUCH_XY_MASK</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">touch_xy_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">touch_xy_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">touch_xy_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">touch_xy_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;touch_xy_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">touch_xy_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">touch_xy_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">touch_xy_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">touch_xy_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">touch_xy_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;touch_xy_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">touch_xy_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;touchscreen&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">touch_xy_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">touch_xy_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for uart1 device */</span>
<span class="cm">/* Muxed with I2C */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart1_dis_i2c_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">102</span><span class="p">,</span> <span class="mi">103</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart1_dis_i2c_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2C0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart1_dis_i2c_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart1_dis_i2c_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_dis_i2c_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart_1_dis_i2c_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1_disable_i2c_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart1_dis_i2c_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_dis_i2c_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart1_dis_i2c_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_dis_i2c_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Muxed with SD/MMC */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart1_dis_sd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">214</span><span class="p">,</span> <span class="mi">215</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart1_dis_sd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MCIDATA1_MASK</span> <span class="o">|</span>
			<span class="n">PMX_MCIDATA2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart1_dis_sd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart1_dis_sd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_dis_sd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart_1_dis_sd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1_disable_sd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart1_dis_sd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_dis_sd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart1_dis_sd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_dis_sd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart1_disable_i2c_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;uart1_disable_sd_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for uart2_3 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart2_3_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">104</span><span class="p">,</span> <span class="mi">105</span><span class="p">,</span> <span class="mi">106</span><span class="p">,</span> <span class="mi">107</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart2_3_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2S0_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart2_3_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart2_3_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart2_3_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart_2_3_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart2_3_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart2_3_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart2_3_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart2_3_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart2_3_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart2_3_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart2_3_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart2_3_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart2_3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart2_3_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart2_3_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for uart4 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart4_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">108</span><span class="p">,</span> <span class="mi">113</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart4_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2S0_MASK</span> <span class="o">|</span> <span class="n">PMX_CLCD1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart4_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart4_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart_4_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart4_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart4_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart4_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart4_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart4_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart4_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart4&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart4_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart4_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for uart5 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">uart5_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">114</span><span class="p">,</span> <span class="mi">115</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">uart5_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_CLCD1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">uart5_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">uart5_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">uart_5_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart5_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">uart5_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">uart5_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">uart5_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;uart5_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">uart5_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;uart5&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">uart5_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">uart5_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for rs485_0_1_tdm_0_1 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">rs485_0_1_tdm_0_1_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">116</span><span class="p">,</span> <span class="mi">117</span><span class="p">,</span> <span class="mi">118</span><span class="p">,</span> <span class="mi">119</span><span class="p">,</span> <span class="mi">120</span><span class="p">,</span> <span class="mi">121</span><span class="p">,</span>
	<span class="mi">122</span><span class="p">,</span> <span class="mi">123</span><span class="p">,</span> <span class="mi">124</span><span class="p">,</span> <span class="mi">125</span><span class="p">,</span> <span class="mi">126</span><span class="p">,</span> <span class="mi">127</span><span class="p">,</span> <span class="mi">128</span><span class="p">,</span> <span class="mi">129</span><span class="p">,</span> <span class="mi">130</span><span class="p">,</span> <span class="mi">131</span><span class="p">,</span> <span class="mi">132</span><span class="p">,</span> <span class="mi">133</span><span class="p">,</span> <span class="mi">134</span><span class="p">,</span> <span class="mi">135</span><span class="p">,</span>
	<span class="mi">136</span><span class="p">,</span> <span class="mi">137</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">rs485_0_1_tdm_0_1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_CLCD1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">rs485_0_1_tdm_0_1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">rs485_0_1_tdm_0_1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rs485_0_1_tdm_0_1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">rs485_0_1_tdm_0_1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;rs485_0_1_tdm_0_1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">rs485_0_1_tdm_0_1_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rs485_0_1_tdm_0_1_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">rs485_0_1_tdm_0_1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rs485_0_1_tdm_0_1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">rs485_0_1_tdm_0_1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;rs485_0_1_tdm_0_1_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">rs485_0_1_tdm_0_1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;rs485_0_1_tdm_0_1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">rs485_0_1_tdm_0_1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rs485_0_1_tdm_0_1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for i2c_1_2 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c_1_2_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">138</span><span class="p">,</span> <span class="mi">139</span><span class="p">,</span> <span class="mi">140</span><span class="p">,</span> <span class="mi">141</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c_1_2_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_CLCD1_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c_1_2_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c_1_2_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c_1_2_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c_1_2_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c_1_2_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c_1_2_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c_1_2_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c_1_2_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c_1_2_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">i2c_1_2_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;i2c_1_2_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">i2c_1_2_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c_1_2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">i2c_1_2_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c_1_2_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for i2c3_dis_smi_clcd device */</span>
<span class="cm">/* Muxed with SMI &amp; CLCD */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c3_dis_smi_clcd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">142</span><span class="p">,</span> <span class="mi">153</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c3_dis_smi_clcd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_CLCD1_MASK</span> <span class="o">|</span> <span class="n">PMX_SMI_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c3_dis_smi_clcd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c3_dis_smi_clcd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c3_dis_smi_clcd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c3_dis_smi_clcd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c3_dis_smi_clcd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c3_dis_smi_clcd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c3_dis_smi_clcd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c3_dis_smi_clcd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c3_dis_smi_clcd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for i2c3_dis_sd_i2s0 device */</span>
<span class="cm">/* Muxed with SD/MMC &amp; I2S1 */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c3_dis_sd_i2s0_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">216</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c3_dis_sd_i2s0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_I2S1_MASK</span> <span class="o">|</span> <span class="n">PMX_MCIDATA3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c3_dis_sd_i2s0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c3_dis_sd_i2s0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c3_dis_sd_i2s0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c3_dis_sd_i2s0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c3_dis_sd_i2s0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c3_dis_sd_i2s0_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c3_dis_sd_i2s0_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c3_dis_sd_i2s0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c3_dis_sd_i2s0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">i2c3_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;i2c3_dis_smi_clcd_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;i2c3_dis_sd_i2s0_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">i2c3_unction</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c3_i2s1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">i2c3_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c3_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for i2c_4_5_dis_smi device */</span>
<span class="cm">/* Muxed with SMI */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c_4_5_dis_smi_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">154</span><span class="p">,</span> <span class="mi">155</span><span class="p">,</span> <span class="mi">156</span><span class="p">,</span> <span class="mi">157</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c_4_5_dis_smi_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_SMI_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c_4_5_dis_smi_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c_4_5_dis_smi_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c_4_5_dis_smi_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c_4_5_dis_smi_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c_4_5_dis_smi_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c_4_5_dis_smi_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c_4_5_dis_smi_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c_4_5_dis_smi_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c_4_5_dis_smi_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for i2c4_dis_sd device */</span>
<span class="cm">/* Muxed with SD/MMC */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c4_dis_sd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">217</span><span class="p">,</span> <span class="mi">218</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c4_dis_sd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MCIDATA4_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MCIDATA5_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c4_dis_sd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c4_dis_sd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c4_dis_sd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c4_dis_sd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c4_dis_sd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c4_dis_sd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c4_dis_sd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c4_dis_sd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c4_dis_sd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for i2c5_dis_sd device */</span>
<span class="cm">/* Muxed with SD/MMC */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c5_dis_sd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">219</span><span class="p">,</span> <span class="mi">220</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c5_dis_sd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MCIDATA6_MASK</span> <span class="o">|</span>
			<span class="n">PMX_MCIDATA7_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c5_dis_sd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c5_dis_sd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c5_dis_sd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c5_dis_sd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c5_dis_sd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c5_dis_sd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c5_dis_sd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c5_dis_sd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c5_dis_sd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">i2c_4_5_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;i2c5_dis_sd_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;i2c4_dis_sd_grp&quot;</span><span class="p">,</span> <span class="s">&quot;i2c_4_5_dis_smi_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">i2c_4_5_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c_4_5&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">i2c_4_5_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c_4_5_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for i2c_6_7_dis_kbd device */</span>
<span class="cm">/* Muxed with KBD */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c_6_7_dis_kbd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">207</span><span class="p">,</span> <span class="mi">208</span><span class="p">,</span> <span class="mi">209</span><span class="p">,</span> <span class="mi">210</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c_6_7_dis_kbd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_KBD_ROWCOL25_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c_6_7_dis_kbd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c_6_7_dis_kbd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c_6_7_dis_kbd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c_6_7_dis_kbd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c_6_7_dis_kbd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c_6_7_dis_kbd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c_6_7_dis_kbd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c_6_7_dis_kbd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c_6_7_dis_kbd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for i2c6_dis_sd device */</span>
<span class="cm">/* Muxed with SD/MMC */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c6_dis_sd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">236</span><span class="p">,</span> <span class="mi">237</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c6_dis_sd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MCIIORDRE_MASK</span> <span class="o">|</span>
			<span class="n">PMX_MCIIOWRWE_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c6_dis_sd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c6_dis_sd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c6_dis_sd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c6_dis_sd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c6_dis_sd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c6_dis_sd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c6_dis_sd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c6_dis_sd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c6_dis_sd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for i2c7_dis_sd device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">i2c7_dis_sd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">238</span><span class="p">,</span> <span class="mi">239</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">i2c7_dis_sd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MCIRESETCF_MASK</span> <span class="o">|</span>
			<span class="n">PMX_MCICS0CE_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">i2c7_dis_sd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">i2c7_dis_sd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c7_dis_sd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">i2c7_dis_sd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c7_dis_sd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">i2c7_dis_sd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c7_dis_sd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">i2c7_dis_sd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c7_dis_sd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">i2c_6_7_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;i2c6_dis_sd_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;i2c7_dis_sd_grp&quot;</span><span class="p">,</span> <span class="s">&quot;i2c_6_7_dis_kbd_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">i2c_6_7_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c_6_7&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">i2c_6_7_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">i2c_6_7_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for can0_dis_nor device */</span>
<span class="cm">/* Muxed with NOR */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">can0_dis_nor_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">56</span><span class="p">,</span> <span class="mi">57</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">can0_dis_nor_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_NFRSTPWDWN2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_NFRSTPWDWN3_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">can0_dis_nor_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">can0_dis_nor_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can0_dis_nor_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">can0_dis_nor_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;can0_dis_nor_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">can0_dis_nor_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can0_dis_nor_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">can0_dis_nor_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can0_dis_nor_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for can0_dis_sd device */</span>
<span class="cm">/* Muxed with SD/MMC */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">can0_dis_sd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">240</span><span class="p">,</span> <span class="mi">241</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">can0_dis_sd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MCICFINTR_MASK</span> <span class="o">|</span> <span class="n">PMX_MCIIORDY_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">can0_dis_sd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">can0_dis_sd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can0_dis_sd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">can0_dis_sd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;can0_dis_sd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">can0_dis_sd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can0_dis_sd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">can0_dis_sd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can0_dis_sd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">can0_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;can0_dis_nor_grp&quot;</span><span class="p">,</span> <span class="s">&quot;can0_dis_sd_grp&quot;</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">can0_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;can0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">can0_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can0_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for can1_dis_sd device */</span>
<span class="cm">/* Muxed with SD/MMC */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">can1_dis_sd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">242</span><span class="p">,</span> <span class="mi">243</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">can1_dis_sd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MCICS1_MASK</span> <span class="o">|</span> <span class="n">PMX_MCIDMAACK_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">can1_dis_sd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">can1_dis_sd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can1_dis_sd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">can1_dis_sd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;can1_dis_sd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">can1_dis_sd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can1_dis_sd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">can1_dis_sd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can1_dis_sd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for can1_dis_kbd device */</span>
<span class="cm">/* Muxed with KBD */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">can1_dis_kbd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">201</span><span class="p">,</span> <span class="mi">202</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">can1_dis_kbd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_KBD_ROWCOL25_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">can1_dis_kbd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">can1_dis_kbd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can1_dis_kbd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">can1_dis_kbd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;can1_dis_kbd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">can1_dis_kbd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can1_dis_kbd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">can1_dis_kbd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can1_dis_kbd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">can1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;can1_dis_sd_grp&quot;</span><span class="p">,</span> <span class="s">&quot;can1_dis_kbd_grp&quot;</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">can1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;can1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">can1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">can1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for pci device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">pci_sata_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">7</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">9</span><span class="p">,</span> <span class="mi">10</span><span class="p">,</span> <span class="mi">11</span><span class="p">,</span> <span class="mi">18</span><span class="p">,</span>
	<span class="mi">19</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">27</span><span class="p">,</span> <span class="mi">28</span><span class="p">,</span> <span class="mi">29</span><span class="p">,</span> <span class="mi">30</span><span class="p">,</span> <span class="mi">31</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">33</span><span class="p">,</span> <span class="mi">34</span><span class="p">,</span> <span class="mi">35</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span>
	<span class="mi">37</span><span class="p">,</span> <span class="mi">38</span><span class="p">,</span> <span class="mi">39</span><span class="p">,</span> <span class="mi">40</span><span class="p">,</span> <span class="mi">41</span><span class="p">,</span> <span class="mi">42</span><span class="p">,</span> <span class="mi">43</span><span class="p">,</span> <span class="mi">44</span><span class="p">,</span> <span class="mi">45</span><span class="p">,</span> <span class="mi">46</span><span class="p">,</span> <span class="mi">47</span><span class="p">,</span> <span class="mi">48</span><span class="p">,</span> <span class="mi">49</span><span class="p">,</span> <span class="mi">50</span><span class="p">,</span> <span class="mi">51</span><span class="p">,</span> <span class="mi">52</span><span class="p">,</span> <span class="mi">53</span><span class="p">,</span> <span class="mi">54</span><span class="p">,</span>
	<span class="mi">55</span><span class="p">,</span> <span class="mi">86</span><span class="p">,</span> <span class="mi">87</span><span class="p">,</span> <span class="mi">88</span><span class="p">,</span> <span class="mi">89</span><span class="p">,</span> <span class="mi">90</span><span class="p">,</span> <span class="mi">91</span><span class="p">,</span> <span class="mi">92</span><span class="p">,</span> <span class="mi">93</span><span class="p">,</span> <span class="mi">94</span><span class="p">,</span> <span class="mi">95</span><span class="p">,</span> <span class="mi">96</span><span class="p">,</span> <span class="mi">97</span><span class="p">,</span> <span class="mi">98</span><span class="p">,</span> <span class="mi">99</span> <span class="p">};</span>
<span class="cp">#define PCI_SATA_MUXREG				\</span>
<span class="cp">	{					\</span>
<span class="cp">		.reg = PAD_FUNCTION_EN_0,	\</span>
<span class="cp">		.mask = PMX_MCI_DATA8_15_MASK,	\</span>
<span class="cp">		.val = 0,			\</span>
<span class="cp">	}, {					\</span>
<span class="cp">		.reg = PAD_FUNCTION_EN_1,	\</span>
<span class="cp">		.mask = PMX_PCI_REG1_MASK,	\</span>
<span class="cp">		.val = 0,			\</span>
<span class="cp">	}, {					\</span>
<span class="cp">		.reg = PAD_FUNCTION_EN_2,	\</span>
<span class="cp">		.mask = PMX_PCI_REG2_MASK,	\</span>
<span class="cp">		.val = 0,			\</span>
<span class="cp">	}</span>

<span class="cm">/* pad multiplexing for pcie0 device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pcie0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PCI_SATA_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PCIE_SATA_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PCIE_CFG_VAL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PCIE_CFG_VAL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pcie0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pcie0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pcie0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">pcie0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pcie0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pci_sata_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pci_sata_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pcie0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pcie0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for pcie1 device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pcie1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PCI_SATA_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PCIE_SATA_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PCIE_CFG_VAL</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PCIE_CFG_VAL</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pcie1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pcie1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pcie1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">pcie1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pcie1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pci_sata_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pci_sata_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pcie1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pcie1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for pcie2 device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">pcie2_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PCI_SATA_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PCIE_SATA_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PCIE_CFG_VAL</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">PCIE_CFG_VAL</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">pcie2_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">pcie2_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pcie2_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">pcie2_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pcie2_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pci_sata_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pci_sata_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">pcie2_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pcie2_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">pci_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;pcie0_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pcie1_grp&quot;</span><span class="p">,</span> <span class="s">&quot;pcie2_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">pci_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">pci_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pci_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for sata0 device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">sata0_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PCI_SATA_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PCIE_SATA_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SATA_CFG_VAL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">SATA_CFG_VAL</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">sata0_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">sata0_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sata0_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">sata0_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sata0_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pci_sata_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pci_sata_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">sata0_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sata0_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for sata1 device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">sata1_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PCI_SATA_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PCIE_SATA_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SATA_CFG_VAL</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">SATA_CFG_VAL</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">sata1_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">sata1_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sata1_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">sata1_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sata1_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pci_sata_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pci_sata_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">sata1_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sata1_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pad multiplexing for sata2 device */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">sata2_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">PCI_SATA_MUXREG</span><span class="p">,</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PCIE_SATA_CFG</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">SATA_CFG_VAL</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="n">SATA_CFG_VAL</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">sata2_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">sata2_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sata2_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">sata2_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sata2_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">pci_sata_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pci_sata_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">sata2_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sata2_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">sata_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;sata0_grp&quot;</span><span class="p">,</span> <span class="s">&quot;sata1_grp&quot;</span><span class="p">,</span> <span class="s">&quot;sata2_grp&quot;</span>
<span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">sata_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;sata&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">sata_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sata_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for ssp1_dis_kbd device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ssp1_dis_kbd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">203</span><span class="p">,</span> <span class="mi">204</span><span class="p">,</span> <span class="mi">205</span><span class="p">,</span> <span class="mi">206</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp1_dis_kbd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_KBD_ROWCOL25_MASK</span> <span class="o">|</span> <span class="n">PMX_KBD_COL1_MASK</span> <span class="o">|</span>
			<span class="n">PMX_KBD_COL0_MASK</span> <span class="o">|</span> <span class="n">PMX_NFIO8_15_MASK</span> <span class="o">|</span> <span class="n">PMX_NFCE1_MASK</span> <span class="o">|</span>
			<span class="n">PMX_NFCE2_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp1_dis_kbd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp1_dis_kbd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_dis_kbd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">ssp1_dis_kbd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp1_dis_kbd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp1_dis_kbd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_dis_kbd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp1_dis_kbd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_dis_kbd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for ssp1_dis_sd device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">ssp1_dis_sd_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">224</span><span class="p">,</span> <span class="mi">226</span><span class="p">,</span> <span class="mi">227</span><span class="p">,</span> <span class="mi">228</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">ssp1_dis_sd_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MCIADDR0ALE_MASK</span> <span class="o">|</span> <span class="n">PMX_MCIADDR2_MASK</span> <span class="o">|</span>
			<span class="n">PMX_MCICECF_MASK</span> <span class="o">|</span> <span class="n">PMX_MCICEXD_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">ssp1_dis_sd_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">ssp1_dis_sd_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_dis_sd_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">ssp1_dis_sd_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp1_dis_sd_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">ssp1_dis_sd_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_dis_sd_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">ssp1_dis_sd_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_dis_sd_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">ssp1_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;ssp1_dis_kbd_grp&quot;</span><span class="p">,</span>
	<span class="s">&quot;ssp1_dis_sd_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">ssp1_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;ssp1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">ssp1_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ssp1_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* Pad multiplexing for gpt64 device */</span>
<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="n">gpt64_pins</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">230</span><span class="p">,</span> <span class="mi">231</span><span class="p">,</span> <span class="mi">232</span><span class="p">,</span> <span class="mi">245</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_muxreg</span> <span class="n">gpt64_muxreg</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">reg</span> <span class="o">=</span> <span class="n">PAD_FUNCTION_EN_2</span><span class="p">,</span>
		<span class="p">.</span><span class="n">mask</span> <span class="o">=</span> <span class="n">PMX_MCICDCF1_MASK</span> <span class="o">|</span> <span class="n">PMX_MCICDCF2_MASK</span> <span class="o">|</span> <span class="n">PMX_MCICDXD_MASK</span>
			<span class="o">|</span> <span class="n">PMX_MCILEDS_MASK</span><span class="p">,</span>
		<span class="p">.</span><span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_modemux</span> <span class="n">gpt64_modemux</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">muxregs</span> <span class="o">=</span> <span class="n">gpt64_muxreg</span><span class="p">,</span>
		<span class="p">.</span><span class="n">nmuxregs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt64_muxreg</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="n">gpt64_pingroup</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gpt64_grp&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">gpt64_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt64_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modemuxs</span> <span class="o">=</span> <span class="n">gpt64_modemux</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nmodemuxs</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt64_modemux</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="k">const</span> <span class="n">gpt64_grps</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="s">&quot;gpt64_grp&quot;</span> <span class="p">};</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="n">gpt64_function</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;gpt64&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">gpt64_grps</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">gpt64_grps</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* pingroups */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pingroup</span> <span class="o">*</span><span class="n">spear1310_pingroups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">i2c0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2s0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2s1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clcd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clcd_high_res_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">arm_gpio_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">smi_2_chips_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">smi_4_chips_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gmii_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rgmii_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">smii_0_1_2_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ras_mii_txclk_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">nand_8bit_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">nand_16bit_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">nand_4_chips_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">keyboard_6x6_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">keyboard_rowcol6_8_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart0_modem_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gpt0_tmr0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gpt0_tmr1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gpt1_tmr0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gpt1_tmr1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sdhci_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cf_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">xd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">touch_xy_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp0_cs0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp0_cs1_2_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart_1_dis_i2c_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart_1_dis_sd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart_2_3_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart_4_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart_5_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rs485_0_1_tdm_0_1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c_1_2_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c3_dis_smi_clcd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c3_dis_sd_i2s0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c_4_5_dis_smi_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c4_dis_sd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c5_dis_sd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c_6_7_dis_kbd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c6_dis_sd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c7_dis_sd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">can0_dis_nor_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">can0_dis_sd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">can1_dis_sd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">can1_dis_kbd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pcie2_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sata0_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sata1_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sata2_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp1_dis_kbd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp1_dis_sd_pingroup</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gpt64_pingroup</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* functions */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_function</span> <span class="o">*</span><span class="n">spear1310_functions</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">i2c0_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp0_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2s0_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2s1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clcd_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">arm_gpio_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">smi_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gmii_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rgmii_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">smii_0_1_2_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ras_mii_txclk_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">nand_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">keyboard_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart0_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gpt0_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gpt1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sdhci_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cf_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">xd_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">touch_xy_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart2_3_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart4_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">uart5_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">rs485_0_1_tdm_0_1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c_1_2_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c3_unction</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c_4_5_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">i2c_6_7_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">can0_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">can1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">pci_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">sata_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">ssp1_function</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">gpt64_function</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">spear_pinctrl_machdata</span> <span class="n">spear1310_machdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">pins</span> <span class="o">=</span> <span class="n">spear1310_pins</span><span class="p">,</span>
	<span class="p">.</span><span class="n">npins</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spear1310_pins</span><span class="p">),</span>
	<span class="p">.</span><span class="n">groups</span> <span class="o">=</span> <span class="n">spear1310_pingroups</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ngroups</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spear1310_pingroups</span><span class="p">),</span>
	<span class="p">.</span><span class="n">functions</span> <span class="o">=</span> <span class="n">spear1310_functions</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nfunctions</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spear1310_functions</span><span class="p">),</span>
	<span class="p">.</span><span class="n">modes_supported</span> <span class="o">=</span> <span class="nb">false</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">spear1310_pinctrl_of_match</span><span class="p">[]</span> <span class="n">__devinitdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;st,spear1310-pinmux&quot;</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">spear1310_pinctrl_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">spear_pinctrl_probe</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spear1310_machdata</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">spear1310_pinctrl_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">spear_pinctrl_remove</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">spear1310_pinctrl_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="n">DRIVER_NAME</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">spear1310_pinctrl_of_match</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">spear1310_pinctrl_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">spear1310_pinctrl_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">spear1310_pinctrl_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spear1310_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">spear1310_pinctrl_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">spear1310_pinctrl_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spear1310_pinctrl_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">spear1310_pinctrl_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Viresh Kumar &lt;viresh.linux@gmail.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;ST Microelectronics SPEAr1310 pinctrl driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">spear1310_pinctrl_of_match</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
