#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue May  4 18:07:03 2021
# Process ID: 20276
# Current directory: C:/Tutorials/Vivado/simple_RO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20448 C:\Tutorials\Vivado\simple_RO\simple_RO.xpr
# Log file: C:/Tutorials/Vivado/simple_RO/vivado.log
# Journal file: C:/Tutorials/Vivado/simple_RO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Tutorials/Vivado/simple_RO/simple_RO.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Tutorials/Vivado/ip_repo/AXI_BTI_2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/quant/ring_oscillator_zynq/Self_heating/AXI4_heater_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Tutorials/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'C:/Tutorials/Vivado/simple_RO/simple_RO.runs/synth_1/vivado.pb' contains 30393 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 30394' and re-open the project.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 1208.918 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  4 18:07:56 2021] Launched synth_1...
Run output will be captured here: C:/Tutorials/Vivado/simple_RO/simple_RO.runs/synth_1/runme.log
[Tue May  4 18:07:56 2021] Launched impl_1...
Run output will be captured here: C:/Tutorials/Vivado/simple_RO/simple_RO.runs/impl_1/runme.log
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'C:/Tutorials/Vivado/simple_RO/simple_RO.runs/synth_1/vivado.pb' contains 30393 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 30394' and re-open the project.
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1236.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 702 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.798 . Memory (MB): peak = 1954.395 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.799 . Memory (MB): peak = 1954.395 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1954.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 18 instances

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2099.105 ; gain = 890.188
open_bd_design {C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:user:AXI_RO:1.0 - RO0
Adding component instance block -- xilinx.com:user:AXI_BTI:1.0 - BTI0
Adding component instance block -- xilinx.com:user:AXI_BTI_2:1.0 - BTI1
Adding component instance block -- xilinx.com:user:AXI4_heater:1.0 - heater
Successfully read diagram <design_1> from BD file <C:/Tutorials/Vivado/simple_RO/simple_RO.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2840.879 ; gain = 392.637
ipx::edit_ip_in_project -upgrade true -name AXI_BTI_v1_0_project -directory C:/Tutorials/Vivado/simple_RO/simple_RO.tmp/AXI_BTI_v1_0_project c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Tutorials/Vivado/ip_repo/AXI_BTI_2_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/quant/ring_oscillator_zynq/Self_heating/AXI4_heater_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Tutorials/Vivado/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0/hdl/AXI_BTI_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0/hdl/LUT6_NOT.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0/hdl/frequency_counter.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0/hdl/one2two.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Tutorials/Vivado/ip_repo/AXI_BTI_1.0/hdl/AXI_BTI_v1_0.v:]
update_compile_order -fileset sources_1
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue May  4 18:18:10 2021...
