
---------- Begin Simulation Statistics ----------
final_tick                                 1199711200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168407                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408880                       # Number of bytes of host memory used
host_op_rate                                   298573                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    14.13                       # Real time elapsed on the host
host_tick_rate                               84906415                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2379543                       # Number of instructions simulated
sim_ops                                       4218781                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001200                       # Number of seconds simulated
sim_ticks                                  1199711200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               503460                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24377                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            525655                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             276147                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          503460                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           227313                       # Number of indirect misses.
system.cpu.branchPred.lookups                  568143                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   19579                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12267                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2653420                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2069536                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24508                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     422653                       # Number of branches committed
system.cpu.commit.bw_lim_events                709322                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             864                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          893367                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2379543                       # Number of instructions committed
system.cpu.commit.committedOps                4218781                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2585887                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.631464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.739305                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1215797     47.02%     47.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       206777      8.00%     55.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       187257      7.24%     62.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       266734     10.31%     72.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       709322     27.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2585887                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75857                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                17723                       # Number of function calls committed.
system.cpu.commit.int_insts                   4162566                       # Number of committed integer instructions.
system.cpu.commit.loads                        601840                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20863      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          3291678     78.02%     78.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1053      0.02%     78.54% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38199      0.91%     79.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2996      0.07%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1376      0.03%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6346      0.15%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11423      0.27%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12434      0.29%     80.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6715      0.16%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1297      0.03%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          581952     13.79%     94.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         210062      4.98%     99.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19888      0.47%     99.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12499      0.30%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4218781                       # Class of committed instruction
system.cpu.commit.refs                         824401                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2379543                       # Number of Instructions Simulated
system.cpu.committedOps                       4218781                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.260443                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.260443                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8190                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34069                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48964                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4516                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1041539                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                5328856                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   353603                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1322567                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24576                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 87418                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      686793                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2154                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      241798                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           166                       # TLB misses on write requests
system.cpu.fetch.Branches                      568143                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    294111                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2416327                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4597                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3151558                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  157                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           878                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   49152                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.189427                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             387757                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             295726                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.050772                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2829703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.981187                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.923269                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1301879     46.01%     46.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    86941      3.07%     49.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    71444      2.52%     51.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   101414      3.58%     55.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1268025     44.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2829703                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    123341                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68228                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    248308800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    248308800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    248308800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    248308800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    248308400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    248308400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8659200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8658400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       611200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       611200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       611200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       610800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4527600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4607600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4714800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4624400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     94358400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     94324800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     94324000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     94326000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1905421600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          169576                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28985                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   453406                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.585705                       # Inst execution rate
system.cpu.iew.exec_refs                       930299                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     241786                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  702508                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                719448                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1074                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               502                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               252064                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             5112088                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                688513                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34717                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4755972                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3282                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8337                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24576                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14511                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           591                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            44368                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          266                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       117606                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29502                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20692                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8293                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6396806                       # num instructions consuming a value
system.cpu.iew.wb_count                       4733312                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.577073                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3691426                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.578150                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4740478                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  7373726                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4046747                       # number of integer regfile writes
system.cpu.ipc                               0.793372                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.793372                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             27135      0.57%      0.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3724631     77.75%     78.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1079      0.02%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42215      0.88%     79.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4695      0.10%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1416      0.03%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 7039      0.15%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15064      0.31%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14284      0.30%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7343      0.15%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2456      0.05%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               672700     14.04%     94.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              230662      4.81%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26264      0.55%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13709      0.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4790692                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   93327                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              188041                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89578                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             136185                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4670230                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           12240814                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4643734                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5869280                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    5110822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4790692                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1266                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          893296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17771                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            402                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1331073                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2829703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.693002                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.663667                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1200938     42.44%     42.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              208817      7.38%     49.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              350051     12.37%     62.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              397815     14.06%     76.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              672082     23.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2829703                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.597281                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      294260                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           410                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             11340                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4894                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               719448                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              252064                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1868719                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    774                       # number of misc regfile writes
system.cpu.numCycles                          2999279                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     89                       # Number of system calls
system.cpu.rename.BlockCycles                  849791                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5553667                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              128                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  44866                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   403264                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  18923                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4469                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              13662855                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                5253601                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6958039                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1352068                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  78306                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24576                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                178115                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1404349                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            160125                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          8322025                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          21889                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1007                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    202525                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1065                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6988713                       # The number of ROB reads
system.cpu.rob.rob_writes                    10469007                       # The number of ROB writes
system.cpu.timesIdled                            1696                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18841                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          459                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38962                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              459                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          627                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            628                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              104                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23334                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12416                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1355                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8249                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1314                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1314                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12416                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37064                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       965440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       965440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  965440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13730                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13730    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13730                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11526220                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29796880                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18122                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4117                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24421                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                897                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1999                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1999                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18122                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8917                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50162                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   59079                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       195840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1268416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1464256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10598                       # Total snoops (count)
system.l2bus.snoopTraffic                       86976                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30715                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.015432                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.123266                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30241     98.46%     98.46% # Request fanout histogram
system.l2bus.snoop_fanout::1                      474      1.54%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30715                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20477196                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.7                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19239806                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3671994                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1199711200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       290325                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           290325                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       290325                       # number of overall hits
system.cpu.icache.overall_hits::total          290325                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3785                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3785                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3785                       # number of overall misses
system.cpu.icache.overall_misses::total          3785                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    184452000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    184452000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    184452000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    184452000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       294110                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       294110                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       294110                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       294110                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012869                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012869                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012869                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012869                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48732.364597                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48732.364597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48732.364597                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48732.364597                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          727                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          727                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          727                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          727                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3058                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3058                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3058                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3058                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    148950400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148950400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    148950400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148950400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010397                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010397                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010397                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010397                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48708.436887                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48708.436887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48708.436887                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48708.436887                       # average overall mshr miss latency
system.cpu.icache.replacements                   2802                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       290325                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          290325                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3785                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3785                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    184452000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    184452000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       294110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       294110                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012869                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012869                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48732.364597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48732.364597                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          727                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          727                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3058                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3058                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    148950400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148950400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010397                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010397                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48708.436887                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48708.436887                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.774033                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              259368                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2802                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             92.565310                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.774033                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991305                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            591278                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           591278                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       828162                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           828162                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       828162                       # number of overall hits
system.cpu.dcache.overall_hits::total          828162                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35634                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        35634                       # number of overall misses
system.cpu.dcache.overall_misses::total         35634                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1727687597                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1727687597                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1727687597                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1727687597                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       863796                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       863796                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       863796                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       863796                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.041253                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.041253                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.041253                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.041253                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48484.245299                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48484.245299                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48484.245299                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48484.245299                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28316                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          174                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               721                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.273232                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           87                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1848                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2759                       # number of writebacks
system.cpu.dcache.writebacks::total              2759                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22944                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22944                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22944                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12690                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12690                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4373                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17063                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    585064797                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    585064797                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    585064797                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251758912                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    836823709                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014691                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014691                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014691                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019754                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46104.396927                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46104.396927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46104.396927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57571.212440                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49043.175819                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16039                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       607643                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          607643                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33583                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1624704400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1624704400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       641226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       641226                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052373                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48378.774975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48378.774975                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22890                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22890                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10693                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    486426000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    486426000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016676                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45490.133732                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45490.133732                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       220519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         220519                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2051                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    102983197                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    102983197                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       222570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       222570                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009215                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50211.212579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50211.212579                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           54                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1997                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     98638797                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     98638797                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008972                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49393.488733                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49393.488733                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4373                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4373                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251758912                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251758912                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57571.212440                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57571.212440                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           981.616798                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633086                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16039                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.471663                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   755.182849                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   226.433949                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.737483                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.221127                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.958610                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          225                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          799                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          758                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.219727                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.780273                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1744655                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1744655                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1036                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4974                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          878                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6888                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1036                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4974                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          878                       # number of overall hits
system.l2cache.overall_hits::total               6888                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2021                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7713                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3495                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13229                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2021                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7713                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3495                       # number of overall misses
system.l2cache.overall_misses::total            13229                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    136543600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    527806400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241996766                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    906346766                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    136543600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    527806400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241996766                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    906346766                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3057                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12687                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4373                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20117                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3057                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12687                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4373                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20117                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.661106                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.607945                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.799223                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.657603                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.661106                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.607945                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.799223                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.657603                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67562.394854                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68430.753274                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69240.848641                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68512.114748                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67562.394854                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68430.753274                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69240.848641                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68512.114748                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1355                       # number of writebacks
system.l2cache.writebacks::total                 1355                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           18                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           18                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2021                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7704                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3477                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13202                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2021                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7704                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3477                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          528                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13730                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    120375600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    465928000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    213647193                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    799950793                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    120375600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    465928000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    213647193                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31171901                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    831122694                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.661106                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.607236                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.795106                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.656261                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.661106                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.607236                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.795106                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.682507                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59562.394854                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60478.712357                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61445.842105                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60593.152022                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59562.394854                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60478.712357                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61445.842105                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59037.691288                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60533.335324                       # average overall mshr miss latency
system.l2cache.replacements                      9697                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2762                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2762                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2762                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2762                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          365                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          365                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          528                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          528                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31171901                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31171901                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59037.691288                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59037.691288                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          684                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              684                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1315                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1315                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     90574000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     90574000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         1999                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1999                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.657829                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.657829                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68877.566540                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68877.566540                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1314                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1314                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     80046800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     80046800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.657329                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.657329                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60918.417047                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60918.417047                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1036                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4290                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          878                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6204                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2021                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6398                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3495                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11914                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    136543600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    437232400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241996766                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    815772766                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3057                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10688                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4373                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18118                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.661106                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.598615                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.799223                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.657578                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67562.394854                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68338.918412                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69240.848641                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68471.778244                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           18                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2021                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6390                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3477                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11888                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    120375600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    385881200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    213647193                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    719903993                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.661106                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597867                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.795106                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656143                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59562.394854                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60388.294210                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61445.842105                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60557.199950                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3750.904911                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26471                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9697                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.729813                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    15.288561                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   345.085104                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2361.867993                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   897.845692                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   130.817561                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003733                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.084249                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576628                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.219201                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.031938                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.915748                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1111                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2985                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1093                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2824                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          117                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.271240                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.728760                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               325361                       # Number of tag accesses
system.l2cache.tags.data_accesses              325361                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1199711200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          129344                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          493056                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       222528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              878720                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129344                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86720                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86720                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2021                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7704                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3477                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          528                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13730                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1355                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1355                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107812614                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          410978909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    185484640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     28166779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              732442941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107812614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107812614                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        72284063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              72284063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        72284063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107812614                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         410978909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    185484640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     28166779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             804727004                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                39614955200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 314461                       # Simulator instruction rate (inst/s)
host_mem_usage                                4409904                       # Number of bytes of host memory used
host_op_rate                                   504432                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   566.65                       # Real time elapsed on the host
host_tick_rate                               67793251                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   178190268                       # Number of instructions simulated
sim_ops                                     285837850                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038415                       # Number of seconds simulated
sim_ticks                                 38415244000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              5713473                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            149546                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          18029060                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1387816                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         5713473                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          4325657                       # Number of indirect misses.
system.cpu.branchPred.lookups                18069052                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   26307                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        54508                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 363099742                       # number of cc regfile reads
system.cpu.cc_regfile_writes                153534224                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            149546                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   17664427                       # Number of branches committed
system.cpu.commit.bw_lim_events              59662920                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3125023                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            175810725                       # Number of instructions committed
system.cpu.commit.committedOps              281619069                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     95203073                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.958088                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.397419                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       391184      0.41%      0.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     30207456     31.73%     32.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2064606      2.17%     34.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2876907      3.02%     37.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     59662920     62.67%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     95203073                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                 273585540                       # Number of committed integer instructions.
system.cpu.commit.loads                      25630361                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass      8033365      2.85%      2.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        239954217     85.21%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               64      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              40      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            28      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25630239      9.10%     97.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8000764      2.84%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         281619069                       # Class of committed instruction
system.cpu.commit.refs                       33631197                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   175810725                       # Number of Instructions Simulated
system.cpu.committedOps                     281619069                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.546259                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.546259                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles              13261257                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              286291173                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  9329204                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  61314486                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 149760                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles              11980774                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    25731258                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             8                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     8000926                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                    18069052                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  11767200                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      84015682                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 28541                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                      179655669                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  299520                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.188145                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           11870039                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1414123                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.870671                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           96035481                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.999372                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.602641                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 16276175     16.95%     16.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7972044      8.30%     25.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1788527      1.86%     27.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3497893      3.64%     30.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 66500842     69.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             96035481                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       741                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      462                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)  16081966000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)  16081966000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)  16081966000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)  16081966000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)  16081966000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)  16081966000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        14400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        14800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         7200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         7600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        26400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        27200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        28800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        28000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)   3395570000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)   3359721600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)   3395880400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)   3358308400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total   110001445600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2629                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               159670                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 17695265                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.945957                       # Inst execution rate
system.cpu.iew.exec_refs                     33732180                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    8000926                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  683988                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              25935820                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 1                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              8071902                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           284744093                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              25731254                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            172217                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             282924100                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 149760                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    29                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           865652                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       305459                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        71067                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            215                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       121945                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37725                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 503942821                       # num instructions consuming a value
system.cpu.iew.wb_count                     282887845                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.486730                       # average fanout of values written-back
system.cpu.iew.wb_producers                 245283937                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.945579                       # insts written-back per cycle
system.cpu.iew.wb_sent                      282902470                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                450067784                       # number of integer regfile reads
system.cpu.int_regfile_writes               249120377                       # number of integer regfile writes
system.cpu.ipc                               1.830635                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.830635                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           8092703      2.86%      2.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             241229492     85.21%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    73      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  42      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   84      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   77      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  33      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 47      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25772579      9.10%     97.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             8000855      2.83%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             189      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             76      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              283096317                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     621                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1254                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          603                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1116                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              275002993                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          662325879                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    282887242                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         287868215                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  284744072                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 283096317                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3125023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             99018                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7687151                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      96035481                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.947830                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.948864                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              738928      0.77%      0.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5761395      6.00%      6.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            24150419     25.15%     31.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            32504872     33.85%     65.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            32879867     34.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        96035481                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.947750                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    11767200                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           5809133                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           427110                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             25935820                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8071902                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                85936843                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         96038110                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  684037                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             400809491                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                6638017                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 15371308                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 38925                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             909496261                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              285738656                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           406660295                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  67234493                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    259                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 149760                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles              12595536                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  5850802                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1162                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        455374265                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            347                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  32377263                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    320284245                       # The number of ROB reads
system.cpu.rob.rob_writes                   570320925                       # The number of ROB writes
system.cpu.timesIdled                              24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           64                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            127                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           35                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            74                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 39                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               32                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            39                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    113                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                39                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      39    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  39                       # Request fanout histogram
system.membus.reqLayer2.occupancy               34400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              83900                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  63                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             8                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                94                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             63                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side           86                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     191                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         2112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     4352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                39                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                103                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.048544                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.215963                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                       98     95.15%     95.15% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      4.85%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  103                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               34000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                54800                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               42000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     38415244000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     11767154                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11767154                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11767154                       # number of overall hits
system.cpu.icache.overall_hits::total        11767154                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           46                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             46                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           46                       # number of overall misses
system.cpu.icache.overall_misses::total            46                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2280400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2280400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2280400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2280400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11767200                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11767200                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11767200                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11767200                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49573.913043                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49573.913043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49573.913043                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49573.913043                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           35                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1752400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1752400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1752400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1752400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50068.571429                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50068.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50068.571429                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50068.571429                       # average overall mshr miss latency
system.cpu.icache.replacements                     35                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11767154                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11767154                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           46                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            46                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2280400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2280400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11767200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11767200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49573.913043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49573.913043                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1752400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1752400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50068.571429                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50068.571429                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                3573                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            102.085714                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          23534435                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         23534435                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     32866383                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32866383                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     32866383                       # number of overall hits
system.cpu.dcache.overall_hits::total        32866383                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           58                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             58                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           58                       # number of overall misses
system.cpu.dcache.overall_misses::total            58                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2414800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2414800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2414800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2414800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     32866441                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32866441                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     32866441                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32866441                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000002                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000002                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41634.482759                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41634.482759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41634.482759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41634.482759                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 2                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks            5                       # number of writebacks
system.cpu.dcache.writebacks::total                 5                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           29                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           29                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           29                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           29                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1194000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1194000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1194000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 41172.413793                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41172.413793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41172.413793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41172.413793                       # average overall mshr miss latency
system.cpu.dcache.replacements                     28                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     24865548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24865548                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           57                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            57                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2404400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2404400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     24865605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     24865605                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42182.456140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42182.456140                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           29                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1184400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1184400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        42300                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        42300                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8000835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8000835                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data        10400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        10400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8000836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8000836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        10400                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data         9600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total         9600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total         9600                       # average WriteReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               11880                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                28                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            424.285714                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   805.999795                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   218.000205                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.787109                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.212891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          218                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          806                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          65732910                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         65732910                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  24                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             14                       # number of overall hits
system.l2cache.overall_hits::total                 24                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            25                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            14                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                39                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           25                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           14                       # number of overall misses
system.l2cache.overall_misses::total               39                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1626400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1033200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      2659600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1626400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1033200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      2659600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           35                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           28                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              63                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           35                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           28                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             63                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.714286                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.619048                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.714286                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.619048                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65056                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        73800                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68194.871795                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65056                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        73800                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68194.871795                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           25                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           14                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           25                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           14                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1426400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       921200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2347600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1426400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       921200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2347600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.619048                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.619048                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57056                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        65800                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60194.871795                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57056                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        65800                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60194.871795                       # average overall mshr miss latency
system.l2cache.replacements                        39                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            5                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            5                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            5                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            5                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           24                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           25                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           14                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           39                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1626400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1033200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      2659600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           63                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.714286                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.619048                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65056                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        73800                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68194.871795                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           25                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           14                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           39                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1426400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       921200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2347600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.714286                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.619048                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57056                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        65800                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60194.871795                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    110                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   39                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.820513                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.000131                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1098.997749                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1866.000977                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   964.001142                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          133                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008301                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.268310                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.455567                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.235352                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032471                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1101                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2995                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1101                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2995                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.268799                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731201                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1055                       # Number of tag accesses
system.l2cache.tags.data_accesses                1055                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  38415244000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             896                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                2496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               25                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               14                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   39                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst              41650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data              23324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  64974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst         41650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total             41650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks            4998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                  4998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks            4998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst             41650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data             23324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 69972                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                39733502000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               63367895                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412976                       # Number of bytes of host memory used
host_op_rate                                101692580                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.82                       # Real time elapsed on the host
host_tick_rate                               42074041                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   178539212                       # Number of instructions simulated
sim_ops                                     286525092                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000119                       # Number of seconds simulated
sim_ticks                                   118546800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                73882                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1034                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             68197                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              40039                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           73882                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            33843                       # Number of indirect misses.
system.cpu.branchPred.lookups                   86132                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    8822                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          881                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    314011                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   165260                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1064                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      82316                       # Number of branches committed
system.cpu.commit.bw_lim_events                121469                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              96                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           18172                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               348944                       # Number of instructions committed
system.cpu.commit.committedOps                 687242                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       275976                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.490224                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.615400                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        55617     20.15%     20.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        37277     13.51%     33.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        20750      7.52%     41.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        40863     14.81%     55.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       121469     44.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       275976                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       1096                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 8642                       # Number of function calls committed.
system.cpu.commit.int_insts                    686741                       # Number of committed integer instructions.
system.cpu.commit.loads                        116162                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          174      0.03%      0.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           514896     74.92%     74.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1035      0.15%     75.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              119      0.02%     75.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             80      0.01%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            112      0.02%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              36      0.01%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              65      0.01%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              76      0.01%     75.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             93      0.01%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          115834     16.85%     92.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          54107      7.87%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          328      0.05%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          262      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            687242                       # Class of committed instruction
system.cpu.commit.refs                         170531                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      348944                       # Number of Instructions Simulated
system.cpu.committedOps                        687242                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.849325                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.849325                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           21                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           64                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          108                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 10647                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 713536                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    67591                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    200908                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1080                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1093                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      117813                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            62                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       55131                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                       86132                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     59301                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        213846                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   321                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         365571                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           198                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2160                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.290626                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              66154                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              48861                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.233508                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             281319                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.559809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.747151                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    76886     27.33%     27.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    14560      5.18%     32.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    13543      4.81%     37.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    26843      9.54%     46.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   149487     53.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               281319                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1404                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      905                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     34939200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     34939200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     34939200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     34939200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     34939200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     34939200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       233200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       232800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        24000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        23600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        42800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        41600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        40800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     17342000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     17347600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     17345200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     17348000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      279746400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           15048                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1307                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    83132                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.356156                       # Inst execution rate
system.cpu.iew.exec_refs                       172947                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      55126                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    6876                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                118950                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                167                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                25                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                55827                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              705403                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                117821                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1544                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                698287                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1080                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    41                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             5                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5428                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2790                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1458                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1199                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            108                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    695989                       # num instructions consuming a value
system.cpu.iew.wb_count                        697442                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.664067                       # average fanout of values written-back
system.cpu.iew.wb_producers                    462183                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.353305                       # insts written-back per cycle
system.cpu.iew.wb_sent                         697810                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1087981                       # number of integer regfile reads
system.cpu.int_regfile_writes                  559460                       # number of integer regfile writes
system.cpu.ipc                               1.177405                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.177405                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               465      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                524085     74.89%     74.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1038      0.15%     75.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   127      0.02%     75.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 125      0.02%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 112      0.02%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   46      0.01%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  116      0.02%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  100      0.01%     75.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 102      0.01%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 55      0.01%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               117707     16.82%     92.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               54978      7.86%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             439      0.06%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            333      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 699828                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1453                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2912                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1381                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               2298                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 697910                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1678458                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       696061                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            721295                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     705117                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    699828                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 286                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           18172                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               392                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            190                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        23430                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        281319                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.487667                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.352587                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               30994     11.02%     11.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               41421     14.72%     25.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               56093     19.94%     45.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               65023     23.11%     68.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               87788     31.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          281319                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.361356                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       59336                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            58                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              1210                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2223                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               118950                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55827                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  337240                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     63                       # number of misc regfile writes
system.cpu.numCycles                           296367                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     33                       # Number of system calls
system.cpu.rename.BlockCycles                    7733                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                714679                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    183                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    68454                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    222                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    23                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1775545                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 710840                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              740014                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    201050                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    551                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1080                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  1242                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    25360                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2064                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          1107696                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1760                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                108                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1520                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            116                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       859921                       # The number of ROB reads
system.cpu.rob.rob_writes                     1416244                       # The number of ROB writes
system.cpu.timesIdled                             194                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          507                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           28                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1013                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               28                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            4                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              4                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           461                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                232                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict              211                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 6                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           232                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    699                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   16000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               238                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     238    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 238                       # Request fanout histogram
system.membus.reqLayer2.occupancy              204006                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             511994                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 498                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            51                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               700                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                  3                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  8                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 8                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            499                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1026                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          492                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    1518                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        21824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        12992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    34816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               249                       # Total snoops (count)
system.l2bus.snoopTraffic                         832                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                755                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.039735                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.195466                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      725     96.03%     96.03% # Request fanout histogram
system.l2bus.snoop_fanout::1                       30      3.97%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  755                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              197199                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               441982                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              410799                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       118546800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        58878                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            58878                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        58878                       # number of overall hits
system.cpu.icache.overall_hits::total           58878                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          423                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            423                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          423                       # number of overall misses
system.cpu.icache.overall_misses::total           423                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     16592000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16592000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     16592000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16592000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        59301                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        59301                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        59301                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        59301                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.007133                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007133                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.007133                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007133                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39224.586288                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39224.586288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39224.586288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39224.586288                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           80                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           80                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          343                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          343                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12581200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12581200                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12581200                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12581200                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005784                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005784                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005784                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005784                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 36679.883382                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36679.883382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 36679.883382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36679.883382                       # average overall mshr miss latency
system.cpu.icache.replacements                    342                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        58878                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           58878                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          423                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           423                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     16592000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16592000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        59301                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        59301                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.007133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007133                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39224.586288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39224.586288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           80                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          343                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12581200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12581200                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005784                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005784                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 36679.883382                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36679.883382                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11856851                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               598                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          19827.510033                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           82                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            118944                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           118944                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       166458                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           166458                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       166458                       # number of overall hits
system.cpu.dcache.overall_hits::total          166458                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          256                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            256                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          256                       # number of overall misses
system.cpu.dcache.overall_misses::total           256                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     10562000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10562000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     10562000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10562000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       166714                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       166714                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       166714                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       166714                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001536                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001536                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001536                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001536                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41257.812500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41257.812500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41257.812500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41257.812500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.400000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                21                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           39                       # number of writebacks
system.cpu.dcache.writebacks::total                39                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          109                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          147                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          147                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           17                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          164                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      5588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      5588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      5588000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       665182                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      6253182                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000882                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000882                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000882                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000984                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38013.605442                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38013.605442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38013.605442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 39128.352941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38129.158537                       # average overall mshr miss latency
system.cpu.dcache.replacements                    164                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       112096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          112096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           248                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10105600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10105600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       112344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       112344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002208                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002208                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40748.387097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40748.387097                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      5138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5138000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36964.028777                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36964.028777                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        54362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          54362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       456400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       456400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        54370                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        54370                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        57050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        57050                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       450000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       450000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        56250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        56250                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           17                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           17                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       665182                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       665182                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 39128.352941                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 39128.352941                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            33233294                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1188                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          27974.153199                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   815.296136                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   208.703864                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.796188                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.203812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          182                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          842                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          704                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.177734                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            333592                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           333592                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             184                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              77                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 268                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            184                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             77                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                268                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           158                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            70                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           10                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               238                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          158                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           70                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           10                       # number of overall misses
system.l2cache.overall_misses::total              238                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     10619600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      4760800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       593592                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     15973992                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     10619600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      4760800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       593592                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     15973992                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          342                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          147                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           17                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             506                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          342                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          147                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           17                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            506                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.461988                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.476190                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.588235                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.470356                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.461988                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.476190                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.588235                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.470356                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67212.658228                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68011.428571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 59359.200000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67117.613445                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67212.658228                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68011.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 59359.200000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67117.613445                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             12                       # number of writebacks
system.l2cache.writebacks::total                   12                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          158                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           70                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            9                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          237                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          158                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           70                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            9                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            2                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          239                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      9363600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      4200800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       508393                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     14072793                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      9363600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      4200800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       508393                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       130797                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     14203590                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.461988                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.476190                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.529412                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.468379                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.461988                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.476190                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.529412                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.472332                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59263.291139                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60011.428571                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56488.111111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59378.873418                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59263.291139                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60011.428571                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56488.111111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 65398.500000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59429.246862                       # average overall mshr miss latency
system.l2cache.replacements                       245                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           39                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           39                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           39                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           39                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       130797                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       130797                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 65398.500000                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 65398.500000                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            2                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                2                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            6                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              6                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       423600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       423600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            8                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        70600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        70600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            6                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       375600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       375600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        62600                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        62600                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          184                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           75                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          266                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          158                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           64                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           10                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          232                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     10619600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      4337200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       593592                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     15550392                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          342                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          139                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           17                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          498                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.461988                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.460432                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.588235                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.465863                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67212.658228                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67768.750000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 59359.200000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67027.551724                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          158                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           64                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            9                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          231                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      9363600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      3825200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       508393                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     13697193                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.461988                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.460432                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.529412                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.463855                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59263.291139                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59768.750000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56488.111111                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59295.207792                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  13632                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4341                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.140290                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.756575                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1123.616517                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1855.896196                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   950.010854                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   131.719857                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008485                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.274320                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.453100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.231936                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.032158                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1018                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3078                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::4         1006                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2845                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.248535                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.751465                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 8333                       # Number of tag accesses
system.l2cache.tags.data_accesses                8333                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    118546800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           10048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            4480                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          576                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          128                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               15232                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        10048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          10048                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          768                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              768                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              157                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               70                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            9                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            2                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  238                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            12                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  12                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           84759774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           37790982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      4858841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1079742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              128489339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      84759774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          84759774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         6478454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               6478454                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         6478454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          84759774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          37790982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      4858841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1079742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             134967793                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
