{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 29 00:16:40 2017 " "Info: Processing started: Tue Aug 29 00:16:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Random -c Random " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Random -c Random" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count8-SYN " "Info: Found design unit 1: count8-SYN" {  } { { "count8.vhd" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/count8.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count8 " "Info: Found entity 1: count8" {  } { { "count8.vhd" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/count8.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detect_0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file detect_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detect_0-SYN " "Info: Found design unit 1: detect_0-SYN" {  } { { "detect_0.vhd" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/detect_0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 detect_0 " "Info: Found entity 1: detect_0" {  } { { "detect_0.vhd" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/detect_0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_debug.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hw_debug.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hw_debug " "Info: Found entity 1: hw_debug" {  } { { "hw_debug.bdf" "" { Schematic "D:/Technion/4th Year/Lab 1h/Repository/Random/hw_debug.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maxcount.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file maxcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maxcount-SYN " "Info: Found design unit 1: maxcount-SYN" {  } { { "MAXCOUNT.vhd" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/MAXCOUNT.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MAXCOUNT " "Info: Found entity 1: MAXCOUNT" {  } { { "MAXCOUNT.vhd" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/MAXCOUNT.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regout.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file regout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regout-SYN " "Info: Found design unit 1: regout-SYN" {  } { { "regout.vhd" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/regout.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regout " "Info: Found entity 1: regout" {  } { { "regout.vhd" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/regout.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vrise.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vrise.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vrise-arc_vrise " "Info: Found design unit 1: vrise-arc_vrise" {  } { { "vrise.vhd" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/vrise.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vrise " "Info: Found entity 1: vrise" {  } { { "vrise.vhd" "" { Text "D:/Technion/4th Year/Lab 1h/Repository/Random/vrise.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Random " "Error: Top-level design entity \"Random\" is undefined" {  } {  } 0 0 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Error: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Aug 29 00:16:40 2017 " "Error: Processing ended: Tue Aug 29 00:16:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
