mmSDMA0_RLC0_RB_CNTL	,	V_54
"kfd: cp queue preemption time out.\n"	,	L_1
uint64_t	,	T_2
mmCPC_INT_CNTL	,	V_34
mmCP_HQD_ACTIVE	,	V_49
mmSH_MEM_BASES	,	V_25
addr_lo	,	V_74
pfp_fw	,	V_90
amdgpu_amdkfd_gfx_8_0_get_functions	,	F_1
INSTANCE_BROADCAST_WRITES	,	V_82
SDMA0_RLC0_RB_CNTL__RB_ENABLE_MASK	,	V_55
pipe_id	,	V_14
upper_32_bits	,	F_29
msleep	,	F_33
mmSH_MEM_APE1_LIMIT	,	V_24
get_fw_version	,	F_43
cik_sdma_rlc_registers	,	V_36
KGD_ENGINE_ME	,	V_91
QUEUEID	,	F_7
mmSDMA0_RLC0_RB_WPTR	,	V_67
cntl_val	,	V_72
mmSH_MEM_APE1_BASE	,	V_23
shadow_wptr	,	V_41
kfd2kgd	,	V_2
CP_HQD_ACTIVE__ACTIVE_MASK	,	V_61
wptr	,	V_40
sdma_rlc_rb_cntl	,	V_53
kgd_set_pasid_vmid_mapping	,	F_15
vmid	,	V_9
__user	,	T_3
mmSH_MEM_CONFIG	,	V_22
watch_point_id	,	V_71
SDMA0_STATUS_REG__RB_CMD_IDLE__SHIFT	,	V_64
KGD_ENGINE_RLC	,	V_99
get_atc_vmid_pasid_mapping_valid	,	F_35
kgd_hqd_sdma_destroy	,	F_34
mmSDMA0_RLC0_RB_RPTR	,	V_66
valid_wptr	,	V_42
adev	,	V_10
pr_err	,	F_32
gfx_index_val	,	V_75
VMID	,	F_6
uint8_t	,	T_4
write_vmid_invalidate_request	,	F_37
queue_address	,	V_44
reset_type	,	V_56
mqd	,	V_39
mmVM_INVALIDATE_REQUEST	,	V_70
SH_BROADCAST_WRITES	,	V_83
hpd_size	,	V_32
RREG32	,	F_16
mutex_unlock	,	F_11
low	,	V_47
kgd_hqd_sdma_is_occupied	,	F_30
get_mqd	,	F_21
cp_hqd_pq_wptr	,	V_43
gfx_v8_0_mqd_commit	,	F_25
mmATC_VMID0_PASID_MAPPING	,	V_29
kgd_hqd_is_occupied	,	F_27
ETIME	,	V_62
kgd_address_watch_execute	,	F_39
pasid	,	V_26
kgd_init_pipeline	,	F_18
uint32_t	,	T_1
reg_offset	,	V_85
ce_fw	,	V_94
m	,	V_37
KGD_ENGINE_SDMA2	,	V_105
KGD_ENGINE_SDMA1	,	V_101
mmSQ_CMD	,	V_80
kgd_dev	,	V_4
mutex_lock	,	F_8
gfx	,	V_16
mec_fw	,	V_96
pasid_mapping	,	V_27
mmCP_HQD_PQ_BASE	,	V_50
sq_cmd	,	V_76
kgd_init_interrupts	,	F_19
queue	,	V_8
copy_from_user	,	F_24
kgd_hqd_destroy	,	F_31
release_queue	,	F_13
instance	,	V_103
kgd_hqd_load	,	F_23
data	,	V_77
ucode_version	,	V_107
kgd	,	V_5
grbm_idx_mutex	,	V_78
sdma_base_addr	,	V_52
GRBM_GFX_INDEX	,	V_81
kfd2kgd_calls	,	V_1
lower_32_bits	,	F_28
KGD_ENGINE_MEC2	,	V_97
sdma	,	V_102
kgd_engine_type	,	V_86
KGD_ENGINE_MEC1	,	V_95
high	,	V_48
act	,	V_45
mmSDMA0_RLC0_DOORBELL	,	V_65
get_sdma_mqd	,	F_22
reg	,	V_69
hpd_gpu_addr	,	V_33
MEID	,	F_5
kgd_hqd_sdma_load	,	F_26
addr_hi	,	V_73
pipe	,	V_7
queue_id	,	V_15
REG_SET_FIELD	,	F_41
SE_BROADCAST_WRITES	,	V_84
unlock_srbm	,	F_10
sh_mem_ape1_limit	,	V_20
mmSDMA0_RLC0_CONTEXT_STATUS	,	V_63
mec2_fw	,	V_98
mmATC_VMID_PASID_MAPPING_UPDATE_STATUS	,	V_30
get_amdgpu_device	,	F_2
sh_mem_ape1_base	,	V_19
sh_mem_config	,	V_18
retval	,	V_46
mmCP_HQD_DEQUEUE_REQUEST	,	V_60
uint16_t	,	T_5
mmGRBM_GFX_INDEX	,	V_79
kgd_wave_control_execute	,	F_40
mmSDMA0_RLC0_RB_BASE	,	V_68
kgd_address_watch_get_offset	,	F_42
get_sdma_base_addr	,	F_20
WREG32	,	F_9
mmSRBM_GFX_CNTL	,	V_13
BUG_ON	,	F_44
get_atc_vmid_pasid_mapping_pasid	,	F_36
sh_mem_bases	,	V_21
mec	,	V_6
timeout	,	V_59
rlc_fw	,	V_100
kgd_address_watch_disable	,	F_38
fw	,	V_104
utimeout	,	V_57
common	,	V_106
ATC_VMID0_PASID_MAPPING__VALID_MASK	,	V_28
value	,	V_11
amdgpu_device	,	V_3
kgd_program_sh_mem_settings	,	F_14
mmCP_HQD_PQ_BASE_HI	,	V_51
temp	,	V_58
PIPEID	,	F_4
vi_mqd	,	V_38
KGD_ENGINE_PFP	,	V_89
KGD_ENGINE_CE	,	V_93
CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK	,	V_35
amdgpu_firmware_header	,	V_87
srbm_mutex	,	V_12
lock_srbm	,	F_3
num_pipe_per_mec	,	V_17
mmIH_VMID_0_LUT	,	V_31
hdr	,	V_88
me_fw	,	V_92
acquire_queue	,	F_12
cpu_relax	,	F_17
