{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720345969902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720345969908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 17:52:49 2024 " "Processing started: Sun Jul 07 17:52:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720345969908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345969908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345969908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720345970467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720345970467 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "22 beepled.v(11) " "Verilog HDL Expression warning at beepled.v(11): truncated literal to match 22 bits" {  } { { "../rtl/beepled.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/beepled.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1720345979548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/beepled.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/beepled.v" { { "Info" "ISGN_ENTITY_NAME" "1 beepled " "Found entity 1: beepled" {  } { { "../rtl/beepled.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/beepled.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979549 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "var cnt.v(71) " "Verilog HDL Declaration warning at cnt.v(71): \"var\" is SystemVerilog-2005 keyword" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 71 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1720345979551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE uart_string_send.v(41) " "Verilog HDL Declaration information at uart_string_send.v(41): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "../rtl/uart_string_send.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_string_send.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720345979553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_string_send.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_string_send.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_string_send " "Found entity 1: uart_string_send" {  } { { "../rtl/uart_string_send.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_string_send.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_const_baud_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_const_baud_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_const_baud_tx " "Found entity 1: uart_const_baud_tx" {  } { { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/transe.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/transe.v" { { "Info" "ISGN_ENTITY_NAME" "1 transe " "Found entity 1: transe" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/kalman_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/kalman_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 kalman_filter " "Found entity 1: kalman_filter" {  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 filter " "Found entity 1: filter" {  } { { "../rtl/filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/trig_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/trig_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 trig_driver " "Found entity 1: trig_driver" {  } { { "../rtl/trig_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/trig_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/top4bt_avi.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/top4bt_avi.v" { { "Info" "ISGN_ENTITY_NAME" "1 top4bt_avi " "Found entity 1: top4bt_avi" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../rtl/timer.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/timer.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/echo_triger.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/echo_triger.v" { { "Info" "ISGN_ENTITY_NAME" "1 echo_driver " "Found entity 1: echo_driver" {  } { { "../rtl/echo_triger.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/echo_triger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/drive_param.v 0 0 " "Found 0 design units, including 0 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/drive_param.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../rtl/clk_div.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/avoid_contol.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/avoid_contol.v" { { "Info" "ISGN_ENTITY_NAME" "1 avoid_control " "Found entity 1: avoid_control" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979582 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "speedGnrt.v(146) " "Verilog HDL information at speedGnrt.v(146): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/speedGnrt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/speedGnrt.v" 146 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1720345979584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/speedgnrt.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/speedgnrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 speedGnrt " "Found entity 1: speedGnrt" {  } { { "../rtl/speedGnrt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/speedGnrt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/sidewheelspeedctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/sidewheelspeedctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sideWheelSpeedCtrl " "Found entity 1: sideWheelSpeedCtrl" {  } { { "../rtl/sideWheelSpeedCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/sideWheelSpeedCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979586 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pwmCtrl.v(19) " "Verilog HDL information at pwmCtrl.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/pwmCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1720345979588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/pwmctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/pwmctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwmCtrl " "Found entity 1: pwmCtrl" {  } { { "../rtl/pwmCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/fake_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/fake_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fake_rx " "Found entity 1: fake_rx" {  } { { "../rtl/fake_rx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/fake_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979591 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "btCarTop.v(50) " "Verilog HDL Module Instantiation warning at btCarTop.v(50): ignored dangling comma in List of Port Connections" {  } { { "../rtl/btCarTop.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1720345979592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/btcartop.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/rtl/btcartop.v" { { "Info" "ISGN_ENTITY_NAME" "1 btCarTop " "Found entity 1: btCarTop" {  } { { "../rtl/btCarTop.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/ip/ip_h8.v 1 1 " "Found 1 design units, including 1 entities, in source file /study/keil code/qrs/e_s_keilcode/2023-2024-2/qqfuture/prj/qqfutruefpga/ip/ip_h8.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_h8 " "Found entity 1: ip_h8" {  } { { "../ip/ip_h8.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/ip/ip_h8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "timer_1s top4bt_avi.v(43) " "Verilog HDL Implicit Net warning at top4bt_avi.v(43): created implicit net for \"timer_1s\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_tx_done top4bt_avi.v(107) " "Verilog HDL Implicit Net warning at top4bt_avi.v(107): created implicit net for \"uart_tx_done\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_tx_idle top4bt_avi.v(108) " "Verilog HDL Implicit Net warning at top4bt_avi.v(108): created implicit net for \"uart_tx_idle\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "uart_start top4bt_avi.v(109) " "Verilog HDL Implicit Net warning at top4bt_avi.v(109): created implicit net for \"uart_start\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 109 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "l_cm_ten top4bt_avi.v(124) " "Verilog HDL Implicit Net warning at top4bt_avi.v(124): created implicit net for \"l_cm_ten\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "l_cm_unit top4bt_avi.v(124) " "Verilog HDL Implicit Net warning at top4bt_avi.v(124): created implicit net for \"l_cm_unit\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_cm_ten top4bt_avi.v(125) " "Verilog HDL Implicit Net warning at top4bt_avi.v(125): created implicit net for \"r_cm_ten\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979596 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_cm_unit top4bt_avi.v(125) " "Verilog HDL Implicit Net warning at top4bt_avi.v(125): created implicit net for \"r_cm_unit\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 125 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979596 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top4bt_avi " "Elaborating entity \"top4bt_avi\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720345979675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 top4bt_avi.v(185) " "Verilog HDL assignment warning at top4bt_avi.v(185): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979677 "|top4bt_avi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 top4bt_avi.v(186) " "Verilog HDL assignment warning at top4bt_avi.v(186): truncated value with size 32 to match size of target (13)" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979677 "|top4bt_avi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:TIMER0 " "Elaborating entity \"timer\" for hierarchy \"timer:TIMER0\"" {  } { { "../rtl/top4bt_avi.v" "TIMER0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 timer.v(55) " "Verilog HDL assignment warning at timer.v(55): truncated value with size 32 to match size of target (26)" {  } { { "../rtl/timer.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/timer.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979687 "|top4bt_avi|timer:TIMER0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:u_clk_div\"" {  } { { "../rtl/top4bt_avi.v" "u_clk_div" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trig_driver trig_driver:u_trig_driver " "Elaborating entity \"trig_driver\" for hierarchy \"trig_driver:u_trig_driver\"" {  } { { "../rtl/top4bt_avi.v" "u_trig_driver" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "echo_driver echo_driver:f_echo_driver " "Elaborating entity \"echo_driver\" for hierarchy \"echo_driver:f_echo_driver\"" {  } { { "../rtl/top4bt_avi.v" "f_echo_driver" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979708 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "echo_pos echo_triger.v(13) " "Verilog HDL or VHDL warning at echo_triger.v(13): object \"echo_pos\" assigned a value but never read" {  } { { "../rtl/echo_triger.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/echo_triger.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1720345979708 "|top4bt_avi|echo_driver:f_echo_driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kalman_filter kalman_filter:f_kalman_filter " "Elaborating entity \"kalman_filter\" for hierarchy \"kalman_filter:f_kalman_filter\"" {  } { { "../rtl/top4bt_avi.v" "f_kalman_filter" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "19 16 kalman_filter.v(52) " "Verilog HDL assignment warning at kalman_filter.v(52): truncated value with size 19 to match size of target (16)" {  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979718 "|top4bt_avi|kalman_filter:f_kalman_filter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btCarTop btCarTop:inst_btCarTop " "Elaborating entity \"btCarTop\" for hierarchy \"btCarTop:inst_btCarTop\"" {  } { { "../rtl/top4bt_avi.v" "inst_btCarTop" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speedGnrt btCarTop:inst_btCarTop\|speedGnrt:inst_speedGnrt " "Elaborating entity \"speedGnrt\" for hierarchy \"btCarTop:inst_btCarTop\|speedGnrt:inst_speedGnrt\"" {  } { { "../rtl/btCarTop.v" "inst_speedGnrt" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979738 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 speedGnrt.v(155) " "Verilog HDL assignment warning at speedGnrt.v(155): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/speedGnrt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/speedGnrt.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979740 "|top4bt_avi|btCarTop:inst_btCarTop|speedGnrt:inst_speedGnrt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_h8 btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8 " "Elaborating entity \"ip_h8\" for hierarchy \"btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\"" {  } { { "../rtl/btCarTop.v" "inst_ip_h8" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\"" {  } { { "../ip/ip_h8.v" "altpll_component" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/ip/ip_h8.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component " "Elaborated megafunction instantiation \"btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\"" {  } { { "../ip/ip_h8.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/ip/ip_h8.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component " "Instantiated megafunction \"btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip_h8 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip_h8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345979811 ""}  } { { "../ip/ip_h8.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/ip/ip_h8.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720345979811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_h8_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_h8_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_h8_altpll " "Found entity 1: ip_h8_altpll" {  } { { "db/ip_h8_altpll.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip_h8_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345979857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_h8_altpll btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\|ip_h8_altpll:auto_generated " "Elaborating entity \"ip_h8_altpll\" for hierarchy \"btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\|ip_h8_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sideWheelSpeedCtrl btCarTop:inst_btCarTop\|sideWheelSpeedCtrl:left_sideWheelSpeedCtrl " "Elaborating entity \"sideWheelSpeedCtrl\" for hierarchy \"btCarTop:inst_btCarTop\|sideWheelSpeedCtrl:left_sideWheelSpeedCtrl\"" {  } { { "../rtl/btCarTop.v" "left_sideWheelSpeedCtrl" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx btCarTop:inst_btCarTop\|uart_rx:inst_uart_rx " "Elaborating entity \"uart_rx\" for hierarchy \"btCarTop:inst_btCarTop\|uart_rx:inst_uart_rx\"" {  } { { "../rtl/btCarTop.v" "inst_uart_rx" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwmCtrl btCarTop:inst_btCarTop\|pwmCtrl:left_front_wheel_1_pwm " "Elaborating entity \"pwmCtrl\" for hierarchy \"btCarTop:inst_btCarTop\|pwmCtrl:left_front_wheel_1_pwm\"" {  } { { "../rtl/btCarTop.v" "left_front_wheel_1_pwm" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 pwmCtrl.v(15) " "Verilog HDL assignment warning at pwmCtrl.v(15): truncated value with size 32 to match size of target (20)" {  } { { "../rtl/pwmCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979883 "|top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 20 pwmCtrl.v(29) " "Verilog HDL assignment warning at pwmCtrl.v(29): truncated value with size 21 to match size of target (20)" {  } { { "../rtl/pwmCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979883 "|top4bt_avi|btCarTop:inst_btCarTop|pwmCtrl:left_front_wheel_1_pwm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avoid_control btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl " "Elaborating entity \"avoid_control\" for hierarchy \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\"" {  } { { "../rtl/btCarTop.v" "inst_avoid_ctrl" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979896 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "left_triggered avoid_contol.v(134) " "Verilog HDL Always Construct warning at avoid_contol.v(134): inferring latch(es) for variable \"left_triggered\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720345979896 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "right_triggered avoid_contol.v(134) " "Verilog HDL Always Construct warning at avoid_contol.v(134): inferring latch(es) for variable \"right_triggered\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 134 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1720345979896 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(193) " "Verilog HDL assignment warning at avoid_contol.v(193): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979897 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(194) " "Verilog HDL assignment warning at avoid_contol.v(194): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979897 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(198) " "Verilog HDL assignment warning at avoid_contol.v(198): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979897 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(203) " "Verilog HDL assignment warning at avoid_contol.v(203): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979897 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(232) " "Verilog HDL assignment warning at avoid_contol.v(232): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979898 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(233) " "Verilog HDL assignment warning at avoid_contol.v(233): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979898 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(237) " "Verilog HDL assignment warning at avoid_contol.v(237): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979898 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 avoid_contol.v(242) " "Verilog HDL assignment warning at avoid_contol.v(242): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979898 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "avoid_contol.v(252) " "Verilog HDL Case Statement warning at avoid_contol.v(252): case item expression covers a value already covered by a previous case item" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 252 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1720345979898 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "avoid_contol.v(188) " "Verilog HDL Case Statement information at avoid_contol.v(188): all case item expressions in this case statement are onehot" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 188 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1720345979898 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "right_triggered\[0\] avoid_contol.v(134) " "Inferred latch for \"right_triggered\[0\]\" at avoid_contol.v(134)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979901 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "right_triggered\[1\] avoid_contol.v(134) " "Inferred latch for \"right_triggered\[1\]\" at avoid_contol.v(134)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979901 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "left_triggered\[0\] avoid_contol.v(134) " "Inferred latch for \"left_triggered\[0\]\" at avoid_contol.v(134)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979901 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "left_triggered\[1\] avoid_contol.v(134) " "Inferred latch for \"left_triggered\[1\]\" at avoid_contol.v(134)" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 134 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345979901 "|top4bt_avi|btCarTop:inst_btCarTop|avoid_control:inst_avoid_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beepled btCarTop:inst_btCarTop\|beepled:front_beepled " "Elaborating entity \"beepled\" for hierarchy \"btCarTop:inst_btCarTop\|beepled:front_beepled\"" {  } { { "../rtl/btCarTop.v" "front_beepled" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx btCarTop:inst_btCarTop\|uart_tx:inst_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"btCarTop:inst_btCarTop\|uart_tx:inst_uart_tx\"" {  } { { "../rtl/btCarTop.v" "inst_uart_tx" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/btCarTop.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_tx.v(32) " "Verilog HDL assignment warning at uart_tx.v(32): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/uart_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979920 "|top4bt_avi|btCarTop:inst_btCarTop|uart_tx:inst_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(51) " "Verilog HDL assignment warning at uart_tx.v(51): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/uart_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979921 "|top4bt_avi|btCarTop:inst_btCarTop|uart_tx:inst_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_const_baud_tx uart_const_baud_tx:UART_TX0 " "Elaborating entity \"uart_const_baud_tx\" for hierarchy \"uart_const_baud_tx:UART_TX0\"" {  } { { "../rtl/top4bt_avi.v" "UART_TX0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979927 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_const_baud_tx.v(60) " "Verilog HDL assignment warning at uart_const_baud_tx.v(60): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979928 "|top4bt_avi|uart_const_baud_tx:UART_TX0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_const_baud_tx.v(64) " "Verilog HDL assignment warning at uart_const_baud_tx.v(64): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979928 "|top4bt_avi|uart_const_baud_tx:UART_TX0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_const_baud_tx.v(69) " "Verilog HDL assignment warning at uart_const_baud_tx.v(69): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979928 "|top4bt_avi|uart_const_baud_tx:UART_TX0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_const_baud_tx.v(72) " "Verilog HDL assignment warning at uart_const_baud_tx.v(72): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979928 "|top4bt_avi|uart_const_baud_tx:UART_TX0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 uart_const_baud_tx.v(74) " "Verilog HDL assignment warning at uart_const_baud_tx.v(74): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979928 "|top4bt_avi|uart_const_baud_tx:UART_TX0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt uart_const_baud_tx:UART_TX0\|cnt:CNT0 " "Elaborating entity \"cnt\" for hierarchy \"uart_const_baud_tx:UART_TX0\|cnt:CNT0\"" {  } { { "../rtl/uart_const_baud_tx.v" "CNT0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 cnt.v(415) " "Verilog HDL assignment warning at cnt.v(415): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979936 "|top4bt_avi|uart_const_baud_tx:UART_TX0|cnt:CNT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt uart_const_baud_tx:UART_TX0\|cnt:CNT1 " "Elaborating entity \"cnt\" for hierarchy \"uart_const_baud_tx:UART_TX0\|cnt:CNT1\"" {  } { { "../rtl/uart_const_baud_tx.v" "CNT1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt.v(377) " "Verilog HDL assignment warning at cnt.v(377): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979944 "|top4bt_avi|uart_const_baud_tx:UART_TX0|cnt:CNT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_string_send uart_string_send:UART_SEND0 " "Elaborating entity \"uart_string_send\" for hierarchy \"uart_string_send:UART_SEND0\"" {  } { { "../rtl/top4bt_avi.v" "UART_SEND0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979948 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_string_send.v(92) " "Verilog HDL Case Statement information at uart_string_send.v(92): all case item expressions in this case statement are onehot" {  } { { "../rtl/uart_string_send.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_string_send.v" 92 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1720345979949 "|top4bt_avi|uart_string_send:UART_SEND0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt uart_string_send:UART_SEND0\|cnt:CNT0 " "Elaborating entity \"cnt\" for hierarchy \"uart_string_send:UART_SEND0\|cnt:CNT0\"" {  } { { "../rtl/uart_string_send.v" "CNT0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_string_send.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt.v(347) " "Verilog HDL assignment warning at cnt.v(347): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979959 "|top4bt_avi|uart_string_send:UART_SEND0|cnt:CNT0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt.v(369) " "Verilog HDL assignment warning at cnt.v(369): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979959 "|top4bt_avi|uart_string_send:UART_SEND0|cnt:CNT0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cnt.v(371) " "Verilog HDL assignment warning at cnt.v(371): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979959 "|top4bt_avi|uart_string_send:UART_SEND0|cnt:CNT0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transe transe:finst_transe " "Elaborating entity \"transe\" for hierarchy \"transe:finst_transe\"" {  } { { "../rtl/top4bt_avi.v" "finst_transe" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979964 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transe.v(26) " "Verilog HDL assignment warning at transe.v(26): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979965 "|top4bt_avi|transe:finst_transe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transe.v(27) " "Verilog HDL assignment warning at transe.v(27): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979965 "|top4bt_avi|transe:finst_transe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transe.v(28) " "Verilog HDL assignment warning at transe.v(28): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979965 "|top4bt_avi|transe:finst_transe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transe.v(29) " "Verilog HDL assignment warning at transe.v(29): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979965 "|top4bt_avi|transe:finst_transe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transe.v(30) " "Verilog HDL assignment warning at transe.v(30): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979966 "|top4bt_avi|transe:finst_transe"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 transe.v(31) " "Verilog HDL assignment warning at transe.v(31): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/transe.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/transe.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979966 "|top4bt_avi|transe:finst_transe"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:u_seg_driver " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:u_seg_driver\"" {  } { { "../rtl/top4bt_avi.v" "u_seg_driver" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345979974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(53) " "Verilog HDL assignment warning at seg_driver.v(53): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979974 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(54) " "Verilog HDL assignment warning at seg_driver.v(54): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979974 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(55) " "Verilog HDL assignment warning at seg_driver.v(55): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979975 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(56) " "Verilog HDL assignment warning at seg_driver.v(56): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979975 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(57) " "Verilog HDL assignment warning at seg_driver.v(57): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979975 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(58) " "Verilog HDL assignment warning at seg_driver.v(58): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979975 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(64) " "Verilog HDL assignment warning at seg_driver.v(64): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979975 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(65) " "Verilog HDL assignment warning at seg_driver.v(65): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979975 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(66) " "Verilog HDL assignment warning at seg_driver.v(66): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979975 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(67) " "Verilog HDL assignment warning at seg_driver.v(67): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979975 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(68) " "Verilog HDL assignment warning at seg_driver.v(68): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979975 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(69) " "Verilog HDL assignment warning at seg_driver.v(69): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979975 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(70) " "Verilog HDL assignment warning at seg_driver.v(70): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979975 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(71) " "Verilog HDL assignment warning at seg_driver.v(71): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979975 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(89) " "Verilog HDL assignment warning at seg_driver.v(89): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979976 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(90) " "Verilog HDL assignment warning at seg_driver.v(90): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979976 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(91) " "Verilog HDL assignment warning at seg_driver.v(91): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979976 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(92) " "Verilog HDL assignment warning at seg_driver.v(92): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979976 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(93) " "Verilog HDL assignment warning at seg_driver.v(93): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979976 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(94) " "Verilog HDL assignment warning at seg_driver.v(94): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979976 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(95) " "Verilog HDL assignment warning at seg_driver.v(95): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979976 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(96) " "Verilog HDL assignment warning at seg_driver.v(96): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979976 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(97) " "Verilog HDL assignment warning at seg_driver.v(97): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979976 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(98) " "Verilog HDL assignment warning at seg_driver.v(98): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979976 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(99) " "Verilog HDL assignment warning at seg_driver.v(99): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979976 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 seg_driver.v(81) " "Verilog HDL assignment warning at seg_driver.v(81): truncated value with size 8 to match size of target (7)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1720345979978 "|top4bt_avi|seg_driver:u_seg_driver"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ee24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ee24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ee24 " "Found entity 1: altsyncram_ee24" {  } { { "db/altsyncram_ee24.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/altsyncram_ee24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345982866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345982866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345983149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345983149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345983234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345983234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jii " "Found entity 1: cntr_jii" {  } { { "db/cntr_jii.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_jii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345983353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345983353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cmpr_vgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345983401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345983401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345983472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345983472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345983575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345983575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345983624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345983624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345983692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345983692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345983742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345983742 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345984318 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720345984459 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.07.07.17:53:08 Progress: Loading sld1350ec5e/alt_sld_fab_wrapper_hw.tcl " "2024.07.07.17:53:08 Progress: Loading sld1350ec5e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345988169 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345991114 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345991241 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345995395 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345995474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345995552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345995640 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345995645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345995646 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1720345996321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1350ec5e/alt_sld_fab.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345996495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345996495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345996564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345996564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345996567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345996567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345996615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345996615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345996680 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345996680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345996680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip/sld1350ec5e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345996732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345996732 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "29 " "Inferred 29 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../rtl/top4bt_avi.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 185 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "../rtl/top4bt_avi.v" "Div1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 186 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_1_pwm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_1_pwm\|Div0\"" {  } { { "../rtl/pwmCtrl.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_2_pwm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_2_pwm\|Div0\"" {  } { { "../rtl/pwmCtrl.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|pwmCtrl:right_behind_wheel_1_pwm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|pwmCtrl:right_behind_wheel_1_pwm\|Div0\"" {  } { { "../rtl/pwmCtrl.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|pwmCtrl:right_behind_wheel_2_pwm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|pwmCtrl:right_behind_wheel_2_pwm\|Div0\"" {  } { { "../rtl/pwmCtrl.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult5\"" {  } { { "../rtl/avoid_contol.v" "Mult5" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div5\"" {  } { { "../rtl/avoid_contol.v" "Div5" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult3\"" {  } { { "../rtl/avoid_contol.v" "Mult3" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 203 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div3\"" {  } { { "../rtl/avoid_contol.v" "Div3" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult7\"" {  } { { "../rtl/avoid_contol.v" "Mult7" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 242 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div7\"" {  } { { "../rtl/avoid_contol.v" "Div7" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 242 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Mult1\"" {  } { { "../rtl/avoid_contol.v" "Mult1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 194 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|Div1\"" {  } { { "../rtl/avoid_contol.v" "Div1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 194 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod4\"" {  } { { "../rtl/seg_driver.v" "Mod4" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div4\"" {  } { { "../rtl/seg_driver.v" "Div4" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod3\"" {  } { { "../rtl/seg_driver.v" "Mod3" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod2\"" {  } { { "../rtl/seg_driver.v" "Mod2" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div2\"" {  } { { "../rtl/seg_driver.v" "Div2" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod1\"" {  } { { "../rtl/seg_driver.v" "Mod1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div1\"" {  } { { "../rtl/seg_driver.v" "Div1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Mod0\"" {  } { { "../rtl/seg_driver.v" "Mod0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:u_seg_driver\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:u_seg_driver\|Div0\"" {  } { { "../rtl/seg_driver.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "kalman_filter:f_kalman_filter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"kalman_filter:f_kalman_filter\|Div0\"" {  } { { "../rtl/kalman_filter.v" "Div0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kalman_filter:f_kalman_filter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kalman_filter:f_kalman_filter\|Mult1\"" {  } { { "../rtl/kalman_filter.v" "Mult1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kalman_filter:f_kalman_filter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kalman_filter:f_kalman_filter\|Mult0\"" {  } { { "../rtl/kalman_filter.v" "Mult0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kalman_filter:b_kalman_filter\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kalman_filter:b_kalman_filter\|Mult1\"" {  } { { "../rtl/kalman_filter.v" "Mult1" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kalman_filter:b_kalman_filter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kalman_filter:b_kalman_filter\|Mult0\"" {  } { { "../rtl/kalman_filter.v" "Mult0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "kalman_filter:b_kalman_filter\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"kalman_filter:b_kalman_filter\|Mult2\"" {  } { { "../rtl/kalman_filter.v" "Mult2" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 56 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1720345998564 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1720345998564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 185 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345998620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345998620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345998620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345998620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345998620 ""}  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 185 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720345998620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8jm " "Found entity 1: lpm_divide_8jm" {  } { { "db/lpm_divide_8jm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_8jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345998669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345998669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_0mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_0mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_0mh " "Found entity 1: sign_div_unsign_0mh" {  } { { "db/sign_div_unsign_0mh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_0mh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345998690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345998690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k7f " "Found entity 1: alt_u_div_k7f" {  } { { "db/alt_u_div_k7f.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_k7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345998721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345998721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345998798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345998798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345998849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345998849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 186 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345998867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345998867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345998867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345998867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345998867 ""}  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 186 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720345998867 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_1_pwm\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_1_pwm\|lpm_divide:Div0\"" {  } { { "../rtl/pwmCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345998888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_1_pwm\|lpm_divide:Div0 " "Instantiated megafunction \"btCarTop:inst_btCarTop\|pwmCtrl:left_behind_wheel_1_pwm\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345998889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345998889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345998889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345998889 ""}  } { { "../rtl/pwmCtrl.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/pwmCtrl.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720345998889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3jm " "Found entity 1: lpm_divide_3jm" {  } { { "db/lpm_divide_3jm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_3jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345998931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345998931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345998952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345998952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345998996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345998996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_mult:Mult5\"" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345999156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_mult:Mult5 " "Instantiated megafunction \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999156 ""}  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720345999156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_rbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rbt " "Found entity 1: mult_rbt" {  } { { "db/mult_rbt.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_rbt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345999200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345999200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_divide:Div5\"" {  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345999219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_divide:Div5 " "Instantiated megafunction \"btCarTop:inst_btCarTop\|avoid_control:inst_avoid_ctrl\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999219 ""}  } { { "../rtl/avoid_contol.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/avoid_contol.v" 233 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720345999219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Mod4\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345999325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Mod4 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999325 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720345999325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8bm " "Found entity 1: lpm_divide_8bm" {  } { { "db/lpm_divide_8bm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_8bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345999368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345999368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_ulh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345999389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345999389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345999418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345999418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div4\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345999461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div4 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999461 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720345999461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6jm " "Found entity 1: lpm_divide_6jm" {  } { { "db/lpm_divide_6jm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_6jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345999505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345999505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div2\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345999565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div2 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999565 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999565 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720345999565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ikm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ikm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ikm " "Found entity 1: lpm_divide_ikm" {  } { { "db/lpm_divide_ikm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_ikm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345999608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345999608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345999629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345999629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8af " "Found entity 1: alt_u_div_8af" {  } { { "db/alt_u_div_8af.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_8af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345999662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345999662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div1\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345999733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div1 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999733 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720345999733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345999776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345999776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345999797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345999797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345999832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345999832 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:u_seg_driver\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_driver:u_seg_driver\|lpm_divide:Div0\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720345999910 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:u_seg_driver\|lpm_divide:Div0 " "Instantiated megafunction \"seg_driver:u_seg_driver\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999910 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720345999910 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/seg_driver.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720345999910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pkm " "Found entity 1: lpm_divide_pkm" {  } { { "db/lpm_divide_pkm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_pkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345999954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345999954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hnh " "Found entity 1: sign_div_unsign_hnh" {  } { { "db/sign_div_unsign_hnh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_hnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720345999975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720345999975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_maf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_maf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_maf " "Found entity 1: alt_u_div_maf" {  } { { "db/alt_u_div_maf.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_maf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346000015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346000015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kalman_filter:f_kalman_filter\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"kalman_filter:f_kalman_filter\|lpm_divide:Div0\"" {  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346000079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kalman_filter:f_kalman_filter\|lpm_divide:Div0 " "Instantiated megafunction \"kalman_filter:f_kalman_filter\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 19 " "Parameter \"LPM_WIDTHD\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000079 ""}  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346000079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rkm " "Found entity 1: lpm_divide_rkm" {  } { { "db/lpm_divide_rkm.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/lpm_divide_rkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346000126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346000126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jnh " "Found entity 1: sign_div_unsign_jnh" {  } { { "db/sign_div_unsign_jnh.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/sign_div_unsign_jnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346000146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346000146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qaf " "Found entity 1: alt_u_div_qaf" {  } { { "db/alt_u_div_qaf.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_qaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346000186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346000186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kalman_filter:f_kalman_filter\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"kalman_filter:f_kalman_filter\|lpm_mult:Mult1\"" {  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346000252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kalman_filter:f_kalman_filter\|lpm_mult:Mult1 " "Instantiated megafunction \"kalman_filter:f_kalman_filter\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000252 ""}  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346000252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cdt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cdt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cdt " "Found entity 1: mult_cdt" {  } { { "db/mult_cdt.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_cdt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346000298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346000298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "kalman_filter:b_kalman_filter\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"kalman_filter:b_kalman_filter\|lpm_mult:Mult2\"" {  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346000341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "kalman_filter:b_kalman_filter\|lpm_mult:Mult2 " "Instantiated megafunction \"kalman_filter:b_kalman_filter\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1720346000341 ""}  } { { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1720346000341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ibt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ibt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ibt " "Found entity 1: mult_ibt" {  } { { "db/mult_ibt.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_ibt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720346000387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346000387 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "kalman_filter:b_kalman_filter\|lpm_mult:Mult2\|mult_ibt:auto_generated\|le5a\[16\] " "Synthesized away node \"kalman_filter:b_kalman_filter\|lpm_mult:Mult2\|mult_ibt:auto_generated\|le5a\[16\]\"" {  } { { "db/mult_ibt.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_ibt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 56 -1 0 } } { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346000791 "|top4bt_avi|kalman_filter:b_kalman_filter|lpm_mult:Mult2|mult_ibt:auto_generated|le5a[16]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1720346000791 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1720346000791 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "kalman_filter:b_kalman_filter\|lpm_mult:Mult2\|mult_ibt:auto_generated\|le4a\[17\] " "Synthesized away node \"kalman_filter:b_kalman_filter\|lpm_mult:Mult2\|mult_ibt:auto_generated\|le4a\[17\]\"" {  } { { "db/mult_ibt.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_ibt.tdf" 41 6 0 } } { "lpm_mult.tdf" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 56 -1 0 } } { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346000804 "|top4bt_avi|kalman_filter:b_kalman_filter|lpm_mult:Mult2|mult_ibt:auto_generated|le4a[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "kalman_filter:b_kalman_filter\|lpm_mult:Mult2\|mult_ibt:auto_generated\|le5a\[15\] " "Synthesized away node \"kalman_filter:b_kalman_filter\|lpm_mult:Mult2\|mult_ibt:auto_generated\|le5a\[15\]\"" {  } { { "db/mult_ibt.tdf" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/mult_ibt.tdf" 42 6 0 } } { "lpm_mult.tdf" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../rtl/kalman_filter.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/kalman_filter.v" 56 -1 0 } } { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 89 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346000804 "|top4bt_avi|kalman_filter:b_kalman_filter|lpm_mult:Mult2|mult_ibt:auto_generated|le5a[15]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1720346000804 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1720346000804 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "20 " "20 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720346001674 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "246 " "Ignored 246 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1720346001782 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "242 " "Ignored 242 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1720346001782 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1720346001782 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v" 7 -1 0 } } { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 35 -1 0 } } { "../rtl/echo_triger.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/echo_triger.v" 55 -1 0 } } { "../rtl/uart_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_tx.v" 80 -1 0 } } { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 82 -1 0 } } { "../rtl/speedGnrt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/speedGnrt.v" 153 -1 0 } } { "../rtl/cnt.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/cnt.v" 351 -1 0 } } { "../rtl/uart_rx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_rx.v" 29 -1 0 } } { "../rtl/uart_rx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_rx.v" 28 -1 0 } } { "../rtl/uart_rx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_rx.v" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1720346001838 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1720346001839 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex4\[6\] GND " "Pin \"hex4\[6\]\" is stuck at GND" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720346005416 "|top4bt_avi|hex4[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720346005416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346005606 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1720346008262 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 106 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 111 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod3\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 116 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod2\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod1\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_18_result_int\[0\]~0\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_18_result_int\[0\]~0" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:u_seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:u_seg_driver\|lpm_divide:Mod0\|lpm_divide_8bm:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_e7f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_e7f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/alt_u_div_e7f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346008300 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1720346008300 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/output_files/test.map.smsg " "Generated suppressed messages file D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/output_files/test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346008556 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 347 727 0 0 380 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 347 of its 727 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 380 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1720346009878 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1720346010077 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720346010077 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "l_echo " "No output dependent on input pin \"l_echo\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346010984 "|top4bt_avi|l_echo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_echo " "No output dependent on input pin \"r_echo\"" {  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720346010984 "|top4bt_avi|r_echo"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720346010984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13427 " "Implemented 13427 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720346010985 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720346010985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12966 " "Implemented 12966 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720346010985 ""} { "Info" "ICUT_CUT_TM_RAMS" "347 " "Implemented 347 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1720346010985 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1720346010985 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Implemented 32 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1720346010985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720346010985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5004 " "Peak virtual memory: 5004 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720346011051 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 17:53:31 2024 " "Processing ended: Sun Jul 07 17:53:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720346011051 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720346011051 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720346011051 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720346011051 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1720346012458 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720346012464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 17:53:32 2024 " "Processing started: Sun Jul 07 17:53:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720346012464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720346012464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720346012464 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720346012562 ""}
{ "Info" "0" "" "Project  = test" {  } {  } 0 0 "Project  = test" 0 0 "Fitter" 0 0 1720346012562 ""}
{ "Info" "0" "" "Revision = test" {  } {  } 0 0 "Revision = test" 0 0 "Fitter" 0 0 1720346012562 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1720346012844 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1720346012844 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720346012944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720346012990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720346012990 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\|ip_h8_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\|ip_h8_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\|ip_h8_altpll:auto_generated\|wire_pll1_clk\[0\] 4 25 0 0 " "Implementing clock multiplication of 4, clock division of 25, and phase shift of 0 degrees (0 ps) for btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\|ip_h8_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_h8_altpll.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip_h8_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1720346013041 ""}  } { { "db/ip_h8_altpll.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip_h8_altpll.v" 45 -1 0 } } { "" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1720346013041 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720346013398 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720346013685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720346013685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720346013685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720346013685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720346013685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720346013685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720346013685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720346013685 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720346013685 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1720346013685 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 36587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720346013705 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 36589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720346013705 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 36591 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720346013705 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 36593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720346013705 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/software/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 36595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1720346013705 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1720346013705 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1720346013711 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1720346015249 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720346017242 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720346017242 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720346017242 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1720346017242 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1720346017292 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register kalman_filter:f_kalman_filter\|data_out\[14\] clk " "Register kalman_filter:f_kalman_filter\|data_out\[14\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720346017324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1720346017324 "|top4bt_avi|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:u_clk_div\|cnt\[0\] " "Node: clk_div:u_clk_div\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register echo_driver:f_echo_driver\|cnt\[1\] clk_div:u_clk_div\|cnt\[0\] " "Register echo_driver:f_echo_driver\|cnt\[1\] is being clocked by clk_div:u_clk_div\|cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720346017324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1720346017324 "|top4bt_avi|clk_div:u_clk_div|cnt[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_btCarTop\|inst_ip_h8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_btCarTop\|inst_ip_h8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720346017387 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1720346017387 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720346017387 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720346017387 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1720346017387 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1720346017387 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720346017387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720346017387 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720346017387 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1720346017387 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\|ip_h8_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node btCarTop:inst_btCarTop\|ip_h8:inst_ip_h8\|altpll:altpll_component\|ip_h8_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720346018279 ""}  } { { "db/ip_h8_altpll.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/db/ip_h8_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 1342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720346018279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720346018279 ""}  } { { "../rtl/top4bt_avi.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/top4bt_avi.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 36573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720346018279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720346018279 ""}  } { { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 18003 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720346018279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:u_clk_div\|LessThan0  " "Automatically promoted node clk_div:u_clk_div\|LessThan0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720346018279 ""}  } { { "../rtl/clk_div.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/clk_div.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 1554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720346018279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720346018279 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 26293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720346018279 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 26317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720346018279 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 18914 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1720346018279 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1720346018279 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/software/intelfpga/18.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 22350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720346018279 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart_const_baud_tx:UART_TX0\|cnt_rst~0  " "Automatically promoted node uart_const_baud_tx:UART_TX0\|cnt_rst~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1720346018280 ""}  } { { "../rtl/uart_const_baud_tx.v" "" { Text "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/rtl/uart_const_baud_tx.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 0 { 0 ""} 0 15315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720346018280 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720346019333 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720346019347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720346019348 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720346019366 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720346019391 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720346019415 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720346019734 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1720346019747 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720346019747 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "l_trig " "Node \"l_trig\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "l_trig" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720346021451 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "r_trig " "Node \"r_trig\" is assigned to location or region, but does not exist in design" {  } { { "d:/software/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/software/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "r_trig" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1720346021451 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1720346021451 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720346021451 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1720346021477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720346024070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720346025391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720346025500 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720346028299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720346028299 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720346029725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1720346034598 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720346034598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1720346035360 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1720346035360 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720346035360 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720346035366 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.61 " "Total time spent on timing analysis during the Fitter is 1.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1720346035700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720346035780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720346036568 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720346036572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720346037463 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720346039087 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1720346041415 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/output_files/test.fit.smsg " "Generated suppressed messages file D:/study/Keil Code/QRS/E_s_KeilCode/2023-2024-2/qqfuture/prj/qqfutrueFPGA/prj2/output_files/test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720346042215 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6866 " "Peak virtual memory: 6866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720346044388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 17:54:04 2024 " "Processing ended: Sun Jul 07 17:54:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720346044388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720346044388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720346044388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720346044388 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720346045483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720346045489 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 17:54:05 2024 " "Processing started: Sun Jul 07 17:54:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720346045489 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720346045489 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720346045489 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1720346046028 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1720346049032 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720346049137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720346049532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 17:54:09 2024 " "Processing ended: Sun Jul 07 17:54:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720346049532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720346049532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720346049532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720346049532 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1720346050219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720346050951 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720346050956 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 07 17:54:10 2024 " "Processing started: Sun Jul 07 17:54:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720346050956 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1720346050956 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1720346050956 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1720346051083 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1720346051581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1720346051581 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346051631 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346051631 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720346052702 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1720346052702 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1720346052702 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1720346052702 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1720346052761 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register kalman_filter:f_kalman_filter\|data_out\[14\] clk " "Register kalman_filter:f_kalman_filter\|data_out\[14\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720346052797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1720346052797 "|top4bt_avi|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:u_clk_div\|cnt\[0\] " "Node: clk_div:u_clk_div\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register echo_driver:f_echo_driver\|cnt\[1\] clk_div:u_clk_div\|cnt\[0\] " "Register echo_driver:f_echo_driver\|cnt\[1\] is being clocked by clk_div:u_clk_div\|cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720346052797 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1720346052797 "|top4bt_avi|clk_div:u_clk_div|cnt[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_btCarTop\|inst_ip_h8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_btCarTop\|inst_ip_h8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720346052852 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720346052852 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720346052853 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720346052853 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1720346052853 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1720346052854 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1720346052876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.148 " "Worst-case setup slack is 44.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346052993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.148               0.000 altera_reserved_tck  " "   44.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346052993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346052993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346053018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346053018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346053018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346053018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 93.829 " "Worst-case recovery slack is 93.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346053034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346053034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.829               0.000 altera_reserved_tck  " "   93.829               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346053034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346053034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.000 " "Worst-case removal slack is 1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346053046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346053046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 altera_reserved_tck  " "    1.000               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346053046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346053046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.565 " "Worst-case minimum pulse width slack is 49.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346053050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346053050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.565               0.000 altera_reserved_tck  " "   49.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346053050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346053050 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346053171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346053171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346053171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346053171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.303 ns " "Worst Case Available Settling Time: 342.303 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346053171 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346053171 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720346053171 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720346053178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720346053217 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720346054183 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register kalman_filter:f_kalman_filter\|data_out\[14\] clk " "Register kalman_filter:f_kalman_filter\|data_out\[14\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720346054598 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1720346054598 "|top4bt_avi|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:u_clk_div\|cnt\[0\] " "Node: clk_div:u_clk_div\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register echo_driver:f_echo_driver\|cnt\[1\] clk_div:u_clk_div\|cnt\[0\] " "Register echo_driver:f_echo_driver\|cnt\[1\] is being clocked by clk_div:u_clk_div\|cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720346054598 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1720346054598 "|top4bt_avi|clk_div:u_clk_div|cnt[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_btCarTop\|inst_ip_h8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_btCarTop\|inst_ip_h8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720346054612 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720346054612 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720346054612 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720346054612 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1720346054612 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.695 " "Worst-case setup slack is 44.695" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.695               0.000 altera_reserved_tck  " "   44.695               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346054656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346054671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.459 " "Worst-case recovery slack is 94.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.459               0.000 altera_reserved_tck  " "   94.459               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346054679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.904 " "Worst-case removal slack is 0.904" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.904               0.000 altera_reserved_tck  " "    0.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346054687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.489 " "Worst-case minimum pulse width slack is 49.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054692 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.489               0.000 altera_reserved_tck  " "   49.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346054692 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346054692 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346054809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346054809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346054809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346054809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.056 ns " "Worst Case Available Settling Time: 343.056 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346054809 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346054809 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720346054809 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1720346054815 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register kalman_filter:f_kalman_filter\|data_out\[14\] clk " "Register kalman_filter:f_kalman_filter\|data_out\[14\] is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720346055090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1720346055090 "|top4bt_avi|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_div:u_clk_div\|cnt\[0\] " "Node: clk_div:u_clk_div\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register echo_driver:f_echo_driver\|cnt\[1\] clk_div:u_clk_div\|cnt\[0\] " "Register echo_driver:f_echo_driver\|cnt\[1\] is being clocked by clk_div:u_clk_div\|cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1720346055090 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1720346055090 "|top4bt_avi|clk_div:u_clk_div|cnt[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst_btCarTop\|inst_ip_h8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst_btCarTop\|inst_ip_h8\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1720346055102 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720346055102 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720346055102 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1720346055102 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1720346055102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.242 " "Worst-case setup slack is 47.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.242               0.000 altera_reserved_tck  " "   47.242               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346055126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346055141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.582 " "Worst-case recovery slack is 96.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.582               0.000 altera_reserved_tck  " "   96.582               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346055153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 altera_reserved_tck  " "    0.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346055165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.457 " "Worst-case minimum pulse width slack is 49.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055171 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.457               0.000 altera_reserved_tck  " "   49.457               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720346055171 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720346055171 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346055290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346055290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346055290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346055290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.489 ns " "Worst Case Available Settling Time: 346.489 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346055290 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1720346055290 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720346055290 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720346055668 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720346055673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 23 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5089 " "Peak virtual memory: 5089 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720346055794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 07 17:54:15 2024 " "Processing ended: Sun Jul 07 17:54:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720346055794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720346055794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720346055794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720346055794 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 127 s " "Quartus Prime Full Compilation was successful. 0 errors, 127 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720346056564 ""}
