// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_C_drain_IO_L2_out_3_x0 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_C_drain_C_drain_IO_L2_out_4_x0296_dout,
        fifo_C_drain_C_drain_IO_L2_out_4_x0296_empty_n,
        fifo_C_drain_C_drain_IO_L2_out_4_x0296_read,
        fifo_C_drain_C_drain_IO_L2_out_3_x0295_din,
        fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n,
        fifo_C_drain_C_drain_IO_L2_out_3_x0295_write,
        fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_dout,
        fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_empty_n,
        fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_read
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [127:0] fifo_C_drain_C_drain_IO_L2_out_4_x0296_dout;
input   fifo_C_drain_C_drain_IO_L2_out_4_x0296_empty_n;
output   fifo_C_drain_C_drain_IO_L2_out_4_x0296_read;
output  [127:0] fifo_C_drain_C_drain_IO_L2_out_3_x0295_din;
input   fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n;
output   fifo_C_drain_C_drain_IO_L2_out_3_x0295_write;
input  [127:0] fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_dout;
input   fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_empty_n;
output   fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_C_drain_C_drain_IO_L2_out_4_x0296_read;
reg[127:0] fifo_C_drain_C_drain_IO_L2_out_3_x0295_din;
reg fifo_C_drain_C_drain_IO_L2_out_3_x0295_write;
reg fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_C_drain_C_drain_IO_L2_out_4_x0296_blk_n;
wire    ap_CS_fsm_state7;
reg    fifo_C_drain_C_drain_IO_L2_out_3_x0295_blk_n;
wire    ap_CS_fsm_state9;
reg    fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_blk_n;
wire   [4:0] add_ln691_fu_163_p2;
reg   [4:0] add_ln691_reg_253;
wire    ap_CS_fsm_state2;
wire   [4:0] add_ln691_158_fu_175_p2;
reg   [4:0] add_ln691_158_reg_261;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln870_fu_193_p2;
reg   [0:0] icmp_ln870_reg_272;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln890_219_fu_187_p2;
wire   [3:0] add_ln691_162_fu_199_p2;
reg   [3:0] add_ln691_162_reg_276;
wire    ap_CS_fsm_state5;
wire   [3:0] add_ln691_160_fu_211_p2;
reg   [3:0] add_ln691_160_reg_284;
wire   [3:0] add_ln691_159_fu_223_p2;
wire   [0:0] icmp_ln890_220_fu_217_p2;
wire   [0:0] icmp_ln890_221_fu_205_p2;
wire   [3:0] add_ln691_163_fu_229_p2;
reg   [3:0] add_ln691_163_reg_297;
wire    ap_CS_fsm_state6;
wire   [3:0] add_ln691_161_fu_241_p2;
reg   [3:0] add_ln691_161_reg_305;
wire    ap_CS_fsm_state8;
reg   [4:0] c0_V_reg_85;
wire   [0:0] icmp_ln890_218_fu_181_p2;
reg    ap_block_state1;
reg   [4:0] c1_V_reg_96;
wire   [0:0] icmp_ln890_fu_169_p2;
reg   [3:0] c3_V_reg_107;
reg   [3:0] c4_V_4_reg_119;
wire   [0:0] icmp_ln890_223_fu_235_p2;
reg   [3:0] c4_V_reg_130;
wire   [0:0] icmp_ln890_222_fu_247_p2;
reg   [3:0] c5_V_4_reg_141;
reg    ap_block_state7;
reg   [3:0] c5_V_reg_152;
reg    ap_block_state9;
reg   [8:0] ap_NS_fsm;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 9'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_169_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c0_V_reg_85 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_218_fu_181_p2 == 1'd1))) begin
        c0_V_reg_85 <= add_ln691_reg_253;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_169_p2 == 1'd0))) begin
        c1_V_reg_96 <= 5'd0;
    end else if (((icmp_ln890_219_fu_187_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c1_V_reg_96 <= add_ln691_158_reg_261;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_220_fu_217_p2 == 1'd1) & (icmp_ln870_reg_272 == 1'd1)) | ((icmp_ln870_reg_272 == 1'd0) & (icmp_ln890_221_fu_205_p2 == 1'd1))))) begin
        c3_V_reg_107 <= add_ln691_159_fu_223_p2;
    end else if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_218_fu_181_p2 == 1'd0))) begin
        c3_V_reg_107 <= 4'd3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_219_fu_187_p2 == 1'd0) & (icmp_ln870_fu_193_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        c4_V_4_reg_119 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln890_223_fu_235_p2 == 1'd1))) begin
        c4_V_4_reg_119 <= add_ln691_162_reg_276;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_219_fu_187_p2 == 1'd0) & (icmp_ln870_fu_193_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        c4_V_reg_130 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln890_222_fu_247_p2 == 1'd1))) begin
        c4_V_reg_130 <= add_ln691_160_reg_284;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln870_reg_272 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln890_221_fu_205_p2 == 1'd0))) begin
        c5_V_4_reg_141 <= 4'd0;
    end else if ((~((fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n == 1'b0) | (fifo_C_drain_C_drain_IO_L2_out_4_x0296_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        c5_V_4_reg_141 <= add_ln691_163_reg_297;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_220_fu_217_p2 == 1'd0) & (icmp_ln870_reg_272 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        c5_V_reg_152 <= 4'd0;
    end else if ((~((fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_empty_n == 1'b0) | (fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        c5_V_reg_152 <= add_ln691_161_reg_305;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        add_ln691_158_reg_261 <= add_ln691_158_fu_175_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln870_reg_272 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        add_ln691_160_reg_284 <= add_ln691_160_fu_211_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln691_161_reg_305 <= add_ln691_161_fu_241_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln870_reg_272 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        add_ln691_162_reg_276 <= add_ln691_162_fu_199_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln691_163_reg_297 <= add_ln691_163_fu_229_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln691_reg_253 <= add_ln691_fu_163_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_219_fu_187_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln870_reg_272 <= icmp_ln870_fu_193_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_169_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_169_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_blk_n = fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_empty_n;
    end else begin
        fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_empty_n == 1'b0) | (fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_read = 1'b1;
    end else begin
        fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7))) begin
        fifo_C_drain_C_drain_IO_L2_out_3_x0295_blk_n = fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n;
    end else begin
        fifo_C_drain_C_drain_IO_L2_out_3_x0295_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_empty_n == 1'b0) | (fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
        fifo_C_drain_C_drain_IO_L2_out_3_x0295_din = fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_dout;
    end else if ((~((fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n == 1'b0) | (fifo_C_drain_C_drain_IO_L2_out_4_x0296_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        fifo_C_drain_C_drain_IO_L2_out_3_x0295_din = fifo_C_drain_C_drain_IO_L2_out_4_x0296_dout;
    end else begin
        fifo_C_drain_C_drain_IO_L2_out_3_x0295_din = 'bx;
    end
end

always @ (*) begin
    if (((~((fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_empty_n == 1'b0) | (fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9)) | (~((fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n == 1'b0) | (fifo_C_drain_C_drain_IO_L2_out_4_x0296_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7)))) begin
        fifo_C_drain_C_drain_IO_L2_out_3_x0295_write = 1'b1;
    end else begin
        fifo_C_drain_C_drain_IO_L2_out_3_x0295_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        fifo_C_drain_C_drain_IO_L2_out_4_x0296_blk_n = fifo_C_drain_C_drain_IO_L2_out_4_x0296_empty_n;
    end else begin
        fifo_C_drain_C_drain_IO_L2_out_4_x0296_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n == 1'b0) | (fifo_C_drain_C_drain_IO_L2_out_4_x0296_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
        fifo_C_drain_C_drain_IO_L2_out_4_x0296_read = 1'b1;
    end else begin
        fifo_C_drain_C_drain_IO_L2_out_4_x0296_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln890_fu_169_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln890_218_fu_181_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln890_219_fu_187_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (((icmp_ln890_220_fu_217_p2 == 1'd1) & (icmp_ln870_reg_272 == 1'd1)) | ((icmp_ln870_reg_272 == 1'd0) & (icmp_ln890_221_fu_205_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln890_220_fu_217_p2 == 1'd0) & (icmp_ln870_reg_272 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln890_223_fu_235_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if ((~((fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n == 1'b0) | (fifo_C_drain_C_drain_IO_L2_out_4_x0296_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln890_222_fu_247_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if ((~((fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_empty_n == 1'b0) | (fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln691_158_fu_175_p2 = (c1_V_reg_96 + 5'd1);

assign add_ln691_159_fu_223_p2 = (c3_V_reg_107 + 4'd1);

assign add_ln691_160_fu_211_p2 = (c4_V_reg_130 + 4'd1);

assign add_ln691_161_fu_241_p2 = (c5_V_reg_152 + 4'd1);

assign add_ln691_162_fu_199_p2 = (c4_V_4_reg_119 + 4'd1);

assign add_ln691_163_fu_229_p2 = (c5_V_4_reg_141 + 4'd1);

assign add_ln691_fu_163_p2 = (c0_V_reg_85 + 5'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state7 = ((fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n == 1'b0) | (fifo_C_drain_C_drain_IO_L2_out_4_x0296_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state9 = ((fifo_C_drain_C_drain_IO_L1_out_3_0_x0252_empty_n == 1'b0) | (fifo_C_drain_C_drain_IO_L2_out_3_x0295_full_n == 1'b0));
end

assign icmp_ln870_fu_193_p2 = ((c3_V_reg_107 == 4'd3) ? 1'b1 : 1'b0);

assign icmp_ln890_218_fu_181_p2 = ((c1_V_reg_96 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln890_219_fu_187_p2 = ((c3_V_reg_107 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_220_fu_217_p2 = ((c4_V_reg_130 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_221_fu_205_p2 = ((c4_V_4_reg_119 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_222_fu_247_p2 = ((c5_V_reg_152 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_223_fu_235_p2 = ((c5_V_4_reg_141 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_169_p2 = ((c0_V_reg_85 == 5'd16) ? 1'b1 : 1'b0);

endmodule //top_C_drain_IO_L2_out_3_x0
