// Seed: 1876053800
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input uwire id_2,
    input uwire id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input tri1 id_8,
    output tri id_9,
    output supply0 id_10,
    input tri id_11,
    output wor id_12,
    input wire id_13,
    output tri id_14
);
  assign id_4  = id_7;
  assign id_10 = id_0;
  wire id_16;
  wire id_17;
  assign id_4 = id_5;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    input tri id_2,
    output supply0 id_3
);
  wire id_5;
  tri0 id_6 = id_1;
  wire id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_2,
      id_6,
      id_2,
      id_1,
      id_1,
      id_2,
      id_6,
      id_3,
      id_2,
      id_0,
      id_2,
      id_3
  );
endmodule
