# RUN: $YOSYS -m $CHURCHROAD_DIR/yosys-plugin/churchroad.so %s \
# RUN: | FileCheck %s


read_verilog <<EOF
module test(input [1:0] a, input b, output o);
  assign o = a & b;
endmodule
EOF

write_lakeroad
# Write output to file.egg
write_lakeroad file.egg
!rm file.egg

# CHECK: (let v0 (Wire "v0" 2))
# CHECK: (let v1 (Wire "v1" 2))
# CHECK: (let v2 (Wire "v2" 1))
# CHECK: (let v3 (Wire "v3" 1))
# CHECK: (let v4 (Op1 (ZeroExtend 2) v2))
# CHECK: (union v0 (Op2 (And) v1 v4))
# CHECK: (union v3 (Op1 (Extract 0 0) v0))
# CHECK: (let a (Var "a" 2))
# CHECK: (IsPort "" "a" (Input) a)
# CHECK: (union v1 a)
# CHECK: (let b (Var "b" 1))
# CHECK: (IsPort "" "b" (Input) b)
# CHECK: (union v2 b)
# CHECK: (let o v3)
# CHECK: (IsPort "" "o" (Output) o)
# CHECK: (delete (Wire "v0" 2))
# CHECK: (delete (Wire "v1" 2))
# CHECK: (delete (Wire "v2" 1))
# CHECK: (delete (Wire "v3" 1))
