crtc_mask	,	V_485
intel_dp_get_sink_irq	,	F_137
DRM_MODE_SCALE_NONE	,	V_400
pch_id	,	V_84
DP_TRAIN_MAX_PRE_EMPHASIS_REACHED	,	V_266
HDMI_AUDIO_AUTO	,	V_386
intel_dp_link_down	,	F_103
DRM_MODE_CONNECTOR_DisplayPort	,	V_452
AUX_NATIVE_WRITE	,	V_105
DP_AUX_CH_CTL_INTERRUPT	,	V_89
adapter	,	V_115
INIT_DELAYED_WORK	,	F_191
get_delay	,	F_186
DP_LINK_STATUS_SIZE	,	V_247
"failed to train DP, aborting\n"	,	L_54
"dp port still on, should be off\n"	,	L_41
child_dev	,	V_405
DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT	,	V_91
extensions	,	V_381
size	,	V_380
HDMI_AUDIO_ON	,	V_387
DP_DOWN_STREAM_PORT_COUNT	,	V_348
DP_PRE_EMPHASIS_0	,	V_187
drm_match_cea_mode	,	F_60
EDP_LINK_TRAIN_400MV_3_5DB_IVB	,	V_282
power_seq	,	V_450
"no scaling not supported\n"	,	L_62
DP_TRAINING_PATTERN_SET	,	V_325
C	,	F_28
max_link_clock	,	V_19
PCH_DP_D	,	V_242
downstream_ports	,	V_345
PCH_DP_C	,	V_240
DP_BRANCH_OUI	,	V_351
PCH_DP_B	,	V_238
max_clock	,	V_151
DP_PRE_EMPHASIS_3_5	,	V_273
"dp pll on, should be off\n"	,	L_40
AUX_I2C_WRITE	,	V_123
ironlake_wait_panel_off	,	F_74
_wait_for	,	F_72
drm_crtc	,	V_175
address	,	V_101
DP_NO_AUX_HANDSHAKE_LINK_TRAINING	,	V_472
i	,	V_40
DP_PLL_FREQ_270MHZ	,	V_181
ENOENT	,	V_473
p	,	V_259
INTEL_BROADCAST_RGB_FULL	,	V_396
v	,	V_41
"160MHz cpu eDP clock, might need ilk devA w/a\n"	,	L_21
DP_LINK_BW_SET	,	V_335
"Turn eDP power on\n"	,	L_35
intel_dp_init_panel_power_sequencer	,	F_184
ack	,	V_104
link_status	,	V_246
DP	,	V_183
scaling_mode_property	,	V_399
"Sink OUI: %02hx%02hx%02hx\n"	,	L_57
reg	,	V_365
PIPEA_PP_DIVISOR	,	V_428
recv_size	,	V_75
ret	,	V_77
no_aux_handshake	,	V_470
"dp_aux_ch not done status 0x%08x\n"	,	L_5
"Need VDD to turn off panel\n"	,	L_38
EDP_LINK_TRAIN_800MV_0DB_IVB	,	V_286
POSTING_READ	,	F_64
get_hw_state	,	V_457
ch_data	,	V_76
DP_TRAIN_VOLTAGE_SWING_MASK	,	V_252
intel_dp_hot_plug	,	F_175
ironlake_edp_have_panel_power	,	F_22
panel_power_down_delay	,	V_218
EDP_LINK_TRAIN_400MV_0DB_IVB	,	V_281
port	,	V_305
intel_gen4_signal_levels	,	F_117
EDP_LINK_TRAIN_600MV_0DB_IVB	,	V_284
drm_property	,	V_389
DP_PRE_EMPHASIS_6	,	V_274
DEVICE_TYPE_eDP	,	V_409
"eDP powered off while attempting aux channel communication.\n"	,	L_1
intel_dp_max_link_bw	,	F_10
this_v	,	V_263
CLKCFG_FSB_667	,	V_52
EDP_FORCE_VDD	,	V_65
this_p	,	V_264
drm_object_property_set_value	,	F_163
attached_connector	,	V_148
kmalloc	,	F_150
pp_on_reg	,	V_420
intel_panel_setup_backlight	,	F_202
broadcast_rgb_property	,	V_392
intel_attached_dp	,	F_6
DP_LINK_TRAIN_MASK	,	V_322
PANEL_LIGHT_ON_DELAY_MASK	,	V_433
intel_attach_force_audio_property	,	F_180
max_lanes	,	V_20
dev_private	,	V_46
PP_ON	,	V_61
port_sel	,	V_446
intel_encoder_is_pch_edp	,	F_9
p_child	,	V_403
intel_crtc_config	,	V_144
"Unsupported voltage swing/pre-emphasis level:"	,	L_45
"DP link bw %02x lane count %d clock %d bpp %d\n"	,	L_18
tries	,	V_337
PIPEA_PP_OFF_DELAYS	,	V_427
to_delayed_work	,	F_81
drm_dp_link_train_clock_recovery_delay	,	F_128
intel_dp_aux_native_write_1	,	F_48
"too many retries, giving up\n"	,	L_14
"%s: channel EQ not ok, retraining\n"	,	L_60
intel_dp_aux_native_write	,	F_46
intel_dp_aux_native_read	,	F_49
tmp	,	V_235
intel_dp_link_required	,	F_11
property	,	V_390
HPD_PORT_D	,	V_468
HPD_PORT_C	,	V_467
byte	,	V_109
mode_config	,	V_216
HPD_PORT_B	,	V_466
wait_event_timeout	,	F_29
HPD_PORT_A	,	V_465
connector	,	V_9
DRM_INFO	,	F_195
"Turn eDP power off\n"	,	L_37
AUX_NATIVE_REPLY_DEFER	,	V_108
DP_MAX_LINK_RATE	,	V_14
DP_TRAIN_MAX_SWING_REACHED	,	V_265
DP_A	,	V_178
EDP_LINK_TRAIN_400MV_3_5DB_SNB_B	,	V_277
intel_dp_destroy	,	F_165
intel_dp_mode_valid	,	F_13
to_intel_crtc	,	F_66
disable	,	V_483
drm_dp_bw_code_to_link_rate	,	F_15
DP_LINK_TRAIN_PAT_2	,	V_324
drm_mode_create_scaling_mode_property	,	F_182
DP_LINK_TRAIN_PAT_1	,	V_323
EDP_LINK_TRAIN_600MV_3_5DB_IVB	,	V_285
intel_dp_detect_audio	,	F_161
mode	,	V_22
gmbus_wait_queue	,	V_71
drm_dp_channel_eq_ok	,	F_131
intel_dig_port	,	V_3
PIPEA_PP_ON_DELAYS	,	V_426
t10	,	V_438
drm_detect_monitor_audio	,	F_156
DP_TRAIN_PRE_EMPHASIS_0	,	V_258
DP_PLL_FREQ_160MHZ	,	V_180
pm_qos	,	V_83
"Enabling DP audio on pipe %c\n"	,	L_22
pipe	,	V_192
msecs_to_jiffies_timeout	,	F_30
DP_TRAIN_PRE_EMPHASIS_6	,	V_256
DP_PRE_EMPHASIS_MASK	,	V_302
EDP_LINK_TRAIN_800MV_3_5DB_IVB	,	V_287
pipe_name	,	F_68
uint16_t	,	T_4
AUX_I2C_REPLY_ACK	,	V_130
DP_LINK_TRAIN_MASK_CPT	,	V_319
EREMOTEIO	,	V_128
try	,	V_80
intel_gen6_edp_signal_levels	,	F_118
DRM_MODE_CONNECTOR_eDP	,	V_451
list_for_each_entry	,	F_200
drm_dp_max_lane_count	,	F_16
EDP_LINK_TRAIN_500MV_0DB_IVB	,	V_288
IDLE_ON_VALUE	,	V_205
intel_dp_set_property	,	F_162
running	,	V_135
PANEL_UNLOCK_REGS	,	V_212
intel_connector	,	V_23
recv	,	V_74
DDI_BUF_EMP_600MV_6DB_HSW	,	V_295
drm_probe_ddc	,	F_143
link_avail	,	V_153
CLKCFG_FSB_MASK	,	V_49
trans_dp	,	V_237
backlight_on_delay	,	V_227
DP_PLL_FREQ_MASK	,	V_179
lane	,	V_260
DP_TRAINING_PATTERN_MASK	,	V_310
DP_TRAINING_PATTERN_1	,	V_313
DPA_AUX_CH_CTL	,	V_460
DP_TRAINING_PATTERN_2	,	V_315
DP_TRAINING_PATTERN_3	,	V_317
drm_connector_cleanup	,	F_169
intel_dp_aux_ch	,	F_33
intel_dp_handle_test_request	,	F_138
CLKCFG_FSB_1600	,	V_56
t1_t3	,	V_429
AUX_NATIVE_REPLY_NACK	,	V_127
aux_clock_divider	,	V_79
IS_ERR	,	F_149
"Turn eDP VDD off %d\n"	,	L_33
PANEL_POWER_DOWN_DELAY_SHIFT	,	V_440
DIV_ROUND_UP	,	F_41
"panel power sequencer register settings: PP_ON %#x, PP_OFF %#x, PP_DIV %#x\n"	,	L_67
ironlake_get_pp_control	,	F_76
msleep	,	F_44
drm_encoder_helper_add	,	F_208
CLKCFG_FSB_1333	,	V_55
dp_m_n	,	V_167
"Broken DP branch device, ignoring\n"	,	L_61
DP_LINK_TRAIN_PAT_1_CPT	,	V_320
"too many full retries, give up\n"	,	L_52
pp_on	,	V_416
intel_ddi_prepare_link_retrain	,	F_127
"i2c_init %s\n"	,	L_15
adjusted_mode	,	V_146
intel_ddi_connector_get_hw_state	,	V_458
DP_DOWNSTREAM_PORT_0	,	V_344
GFP_KERNEL	,	V_383
AUX_I2C_REPLY_DEFER	,	V_132
cur	,	V_412
child_device_config	,	V_402
TRANS_DP_CTL	,	F_101
intel_enable_dp	,	F_105
DP_TRAIN_VOLTAGE_SWING_600	,	V_255
DP_LINK_TRAIN_OFF	,	V_200
mutex_unlock	,	F_83
found	,	V_160
BUG	,	F_194
intel_attached_encoder	,	F_8
intel_dp_mode_set	,	F_65
signal_levels	,	V_268
color_range_auto	,	V_161
AUX_NATIVE_READ	,	V_112
link_configuration	,	V_168
"No pipe for dp port 0x%x found\n"	,	L_44
"aux_i2c defer\n"	,	L_12
intel_post_disable_dp	,	F_104
intel_get_adjust_train	,	F_114
pps	,	V_444
mutex_lock	,	F_82
MODE_I2C_READ	,	V_121
has_aux_irq	,	V_66
algo	,	V_134
ERR_PTR	,	F_199
DP_LINK_TRAIN_PAT_2_CPT	,	V_321
unpack_aux	,	F_18
wait_for_atomic	,	F_31
DRM_MODE_FLAG_PHSYNC	,	V_194
"eDP PLL enable for clock %d\n"	,	L_20
dpa_ctl	,	V_177
DP_DS_PORT_TYPE_MASK	,	V_368
enc_to_intel_dp	,	F_7
drm_connector_status	,	V_360
"dp_aux_ch not started status 0x%08x\n"	,	L_4
sync	,	V_222
WARN	,	F_25
ironlake_edp_pll_on	,	F_93
ETIMEDOUT	,	V_98
is_cpu_edp	,	F_4
name	,	V_133
lane_count	,	V_149
"Using signal levels %08x\n"	,	L_47
max_link_bw	,	V_12
DP_AUX_CH_CTL_MESSAGE_SIZE_MASK	,	V_99
intel_dp_get_modes	,	F_158
intel_trans_dp_port_sel	,	F_176
DP_AUX_CH_CTL_PRECHARGE_2US_SHIFT	,	V_92
"eDP VDD not forced on"	,	L_34
PANEL_LIGHT_ON_DELAY_SHIFT	,	V_434
PANEL_LIGHT_OFF_DELAY_MASK	,	V_436
intel_dp_compute_config	,	F_56
DRM_MODE_FLAG_PVSYNC	,	V_196
DP_TRAIN_VOLTAGE_SWING_800	,	V_249
"Timed out waiting for DP idle patterns\n"	,	L_49
kzalloc	,	F_206
force_audio_property	,	V_391
ironlake_wait_panel_power_cycle	,	F_75
"cur t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n"	,	L_63
requested_mode	,	V_147
DP_DS_PORT_TYPE_NON_EDID	,	V_370
vdisplay	,	V_31
"clock recovery OK\n"	,	L_51
DP_DETECTED	,	V_185
PORTD_HOTPLUG_LIVE_STATUS	,	V_377
DP_AUDIO_OUTPUT_ENABLE	,	V_193
DP_LINK_TRAIN_PAT_IDLE	,	V_340
DP_TP_CTL_LINK_TRAIN_PAT1	,	V_314
DP_TP_CTL_LINK_TRAIN_PAT2	,	V_316
precharge	,	V_81
DP_TRAINING_LANE0_SET	,	V_326
DP_TP_CTL_LINK_TRAIN_PAT3	,	V_318
DP_DOWNSTREAMPORT_PRESENT	,	V_342
intel_crtc	,	V_182
intel_hsw_signal_levels	,	F_120
"Wait for panel power cycle\n"	,	L_27
intel_dp_init_link_config	,	F_62
uint64_t	,	T_6
AUX_I2C_READ	,	V_122
clkcfg	,	V_47
drm_device	,	V_6
drm_encoder_cleanup	,	F_173
compute_config	,	V_480
old_auto	,	V_393
DP_MAX_LANE_COUNT	,	V_172
POWER_TARGET_ON	,	V_225
DRM_MODE_TYPE_PREFERRED	,	V_474
DRM_DEBUG_DRIVER	,	F_67
PORT_IDPD	,	V_407
DP_LINK_TRAIN_PAT_IDLE_CPT	,	V_339
crtc	,	V_176
DP_TP_CTL_SCRAMBLE_DISABLE	,	V_308
"vbt t1_t3 %d t8 %d t9 %d t10 %d t11_t12 %d\n"	,	L_64
HAS_PCH_IBX	,	F_133
CLKCFG_FSB_533	,	V_51
"DPDDC-A"	,	L_68
EDID_LENGTH	,	V_382
DP_LINK_BW_2_7	,	V_16
drm_sysfs_connector_add	,	F_193
post_disable	,	V_484
flags	,	V_34
DP_AUX_CH_CTL_TIME_OUT_400us	,	V_90
"0x%x\n"	,	L_46
INTEL_BROADCAST_RGB_LIMITED	,	V_397
DP_SET_POWER	,	V_232
EDP_LINK_TRAIN_VOL_EMP_MASK_IVB	,	V_299
intel_dp_complete_link_train	,	F_107
pack_aux	,	F_17
DP_AUX_CH_CTL_TIME_OUT_ERROR	,	V_95
AUX_I2C_REPLY_MASK	,	V_129
PANEL_POWER_CYCLE_DELAY_MASK	,	V_442
DP_ENHANCED_FRAME_CAP	,	V_173
MODE_H_ILLEGAL	,	V_36
"aux_ch native nack\n"	,	L_9
MODE_CLOCK_LOW	,	V_33
DP_SYNC_HS_HIGH	,	V_195
has_pch_encoder	,	V_155
panel_vdd_work	,	V_221
DP_PIPEB_SELECT	,	V_201
"\n"	,	L_39
color_range	,	V_162
intel_dp_get_link_status	,	F_111
intel_panel_enable_backlight	,	F_90
DP_COLOR_RANGE_16_235	,	V_163
intel_link_compute_m_n	,	F_61
device_type	,	V_408
PCH_DPC_AUX_CH_CTL	,	V_462
read_byte	,	V_117
intel_panel_disable_backlight	,	F_92
ironlake_edp_backlight_on	,	F_89
PCH_PP_STATUS	,	V_60
"Status 0x%08x Control 0x%08x\n"	,	L_2
DP_LANE_COUNT_ENHANCED_FRAME_EN	,	V_174
for_each_pipe	,	F_100
DP_TRAIN_PRE_EMPHASIS_3_5	,	V_257
DP_AUTOMATED_TEST_REQUEST	,	V_357
done	,	V_70
AUX_I2C_MOT	,	V_125
PANEL_POWER_CYCLE_DELAY_SHIFT	,	V_443
g4x_dp_detect	,	F_147
intel_pre_enable_dp	,	F_109
intel_dp_encoder_destroy	,	F_170
drm_connector	,	V_8
"DPCD: %s\n"	,	L_56
max_lane_count	,	V_150
DP_TRAIN_VOLTAGE_SWING_400	,	V_253
DDI_BUF_EMP_400MV_6DB_HSW	,	V_291
intel_dp_start_link_train	,	F_106
is_pch_edp	,	F_3
PANEL_POWER_DOWN_DELAY_MASK	,	V_439
drm_edid_to_eld	,	F_198
"failed to write sink power state\n"	,	L_43
intel_attach_broadcast_rgb_property	,	F_181
edp_power_seq	,	V_411
temp	,	V_306
INTEL_OUTPUT_DISPLAYPORT	,	V_388
WARN_ON	,	F_78
"eDP VDD already requested on\n"	,	L_29
DP_SINK_OUI	,	V_350
aux_ch	,	V_136
drm_connector_helper_add	,	F_190
DP_SET_POWER_D0	,	V_234
min_t	,	F_59
intel_dp_check_edp	,	F_24
PANEL_POWER_PORT_DP_D	,	V_449
PANEL_POWER_PORT_DP_A	,	V_448
limited_color_range	,	V_164
MODE_PANEL	,	V_30
DP_SET_POWER_D3	,	V_233
parent	,	V_141
"dp_aux_ch receive error status 0x%08x\n"	,	L_6
"dp pll off, should be on\n"	,	L_42
DP_MAX_DOWNSPREAD	,	V_471
DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT	,	V_93
dev	,	V_7
pixel_target_clock	,	V_166
DP_SET_ANSI_8B10B	,	V_170
ironlake_edp_pll_off	,	F_95
"Channel EQ done. DP Training successful\n"	,	L_55
HAS_PCH_SPLIT	,	F_40
EIO	,	V_97
intel_dp_get_hw_state	,	F_97
link_bw	,	V_165
PORTB_HOTPLUG_LIVE_STATUS	,	V_373
"panel power up delay %d, power down delay %d, power cycle delay %d\n"	,	L_65
DP_TRAIN_PRE_EMPHASIS_9_5	,	V_254
DP_VOLTAGE_0_8	,	V_270
DP_VOLTAGE_0_6	,	V_269
DP_VOLTAGE_0_4	,	V_186
output_reg	,	V_184
PIPEA_PP_CONTROL	,	V_63
hdisplay	,	V_29
TRANS_DP_PORT_SEL_MASK	,	V_244
train_set	,	V_267
ironlake_panel_vdd_off_sync	,	F_77
EBUSY	,	V_87
IS_GEN7	,	F_39
DDI_BUF_EMP_400MV_3_5DB_HSW	,	V_290
wait_for	,	F_125
panel	,	V_25
intel_dp_to_dev	,	F_5
hpd	,	V_361
IS_GEN6	,	F_38
seq	,	V_445
IS_GEN5	,	F_87
EDP_LINK_TRAIN_600_800MV_3_5DB_SNB_B	,	V_279
PANEL_UNLOCK_MASK	,	V_211
backlight_off_delay	,	V_228
DP_CP_IRQ	,	V_358
intel_dp_set_idle_link_train	,	F_124
"dp aux hw did not signal timeout (has irq: %i)!\n"	,	L_3
doublescan_allowed	,	V_456
intel_panel_detect	,	F_145
DP_TRAIN_PRE_EMPHASIS_MASK	,	V_272
DRM_DEBUG_KMS	,	F_26
DP_TP_CTL_LINK_TRAIN_NORMAL	,	V_312
DP_PLL_ENABLE	,	V_229
intel_dp_get_dpcd	,	F_134
"eDP power already on\n"	,	L_36
cr_tries	,	V_338
DP_LINK_BW_1_62	,	V_15
"Wait for panel power on\n"	,	L_25
dp	,	V_401
intel_dp_get_edid	,	F_148
DP_SYNC_VS_HIGH	,	V_197
DP_PORT_EN	,	V_230
"aux_ch invalid native reply 0x%02x\n"	,	L_10
"DPDDC-D"	,	L_71
send_bytes	,	V_73
reply	,	V_110
INTEL_BROADCAST_RGB_AUTO	,	V_395
drm_object_attach_property	,	F_183
pp_div	,	V_418
PP_REFERENCE_DIVIDER_SHIFT	,	V_447
target_clock	,	V_26
DRM_ERROR	,	F_32
DRM_MODE_SCALE_ASPECT	,	V_410
final	,	V_415
to_intel_connector	,	F_14
intel_write_eld	,	F_69
panel_power_cycle_delay	,	V_223
work_struct	,	V_219
DDI_BUF_EMP_400MV_9_5DB_HSW	,	V_292
pp_off_reg	,	V_421
PANEL_POWER_UP_DELAY_MASK	,	V_430
PORTC_HOTPLUG_LIVE_STATUS	,	V_375
"DPDDC-B"	,	L_69
class	,	V_139
retry	,	V_120
owner	,	V_137
intel_dp_init_panel_power_sequencer_registers	,	F_187
DDI_BUF_EMP_400MV_0DB_HSW	,	V_289
PCH_PP_DIVISOR	,	V_425
drm_mode_duplicate	,	F_159
DDI_BUF_EMP_600MV_0DB_HSW	,	V_293
pre_enable	,	V_482
ibx_digital_port_connected	,	F_146
HAS_DDI	,	F_36
MODE_I2C_STOP	,	V_124
intel_dp_init	,	F_205
hot_plug	,	V_487
DDI_BUF_EMP_800MV_0DB_HSW	,	V_296
"DPDDC-C"	,	L_70
MODE_I2C_WRITE	,	V_126
trans_sel	,	V_236
intel_wait_for_vblank	,	F_132
IDLE_OFF_VALUE	,	V_207
PORT_A	,	V_329
intel_dp_i2c_aux_ch	,	F_50
ironlake_edp_backlight_off	,	F_91
PORT_D	,	V_376
PORT_C	,	V_374
PORT_B	,	V_372
drm_mode_probed_add	,	F_160
bit	,	V_371
mutex_is_locked	,	F_79
intel_panel_init	,	F_201
dev_priv	,	V_45
intel_dp_aux_wait_done	,	F_27
intel_dp_helper_funcs	,	V_479
PCH_PP_OFF_DELAYS	,	V_424
EDP_LINK_TRAIN_400_600MV_6DB_SNB_B	,	V_278
encoder	,	V_11
DP_TP_CTL	,	F_123
DP_SINK_SPECIFIC_IRQ	,	V_359
connector_status_unknown	,	V_367
field	,	T_7
DP_AUX_CH_CTL_RECEIVE_ERROR	,	V_96
fitting_mode	,	V_157
drm_sysfs_connector_remove	,	F_168
drm_dp_clock_recovery_ok	,	F_129
status	,	V_69
DRM_MODE_ENCODER_TMDS	,	V_478
intel_dp_detect_dpcd	,	F_141
dpcd_hex_dump	,	V_341
EDP_LINK_TRAIN_400_600MV_0DB_SNB_B	,	V_276
PCH_DPD_AUX_CH_CTL	,	V_463
CLKCFG_FSB_1600_ALT	,	V_57
hpd_pin	,	V_464
intel_dp	,	V_1
DP_TEST_NAK	,	V_355
intel_digital_port	,	V_2
DP_OUI_SUPPORT	,	V_349
recv_bytes	,	V_78
intel_dp_enc_funcs	,	V_477
PANEL_POWER_UP_DELAY_SHIFT	,	V_431
__work	,	V_220
channel_eq	,	V_336
force_audio	,	V_385
intel_dp_pre_emphasis_max	,	F_113
"Turn eDP VDD on\n"	,	L_28
msg_bytes	,	V_103
dvo_port	,	V_406
drm_encoder	,	V_10
AUX_I2C_REPLY_NACK	,	V_131
for_each_encoder_on_crtc	,	F_177
u32	,	T_3
EDP_LINK_TRAIN_400MV_6DB_IVB	,	V_283
ch_ctl	,	V_67
intel_gen7_edp_signal_levels	,	F_119
DP_TP_STATUS_IDLE_DONE	,	V_330
ironlake_edp_panel_off	,	F_88
dst_bytes	,	V_43
"Branch OUI: %02hx%02hx%02hx\n"	,	L_58
"PP_STATUS: 0x%08x PP_CONTROL: 0x%08x\n"	,	L_31
"aux_i2c nack\n"	,	L_11
DP_TP_STATUS	,	F_126
"dp_aux_ch timeout status 0x%08x\n"	,	L_7
drm_dp_link_train_channel_eq_delay	,	F_130
THIS_MODULE	,	V_138
intel_connector_attach_encoder	,	F_192
dpcd	,	V_13
dst	,	V_42
intel_pch_panel_fitting	,	F_58
"max bw %02x pixel clock %iKHz\n"	,	L_17
want_panel_vdd	,	V_214
edid	,	V_379
intel_dp_init_connector	,	F_188
IS_G4X	,	F_203
schedule_delayed_work	,	F_84
intel_ddi_get_cdclk_freq	,	F_37
hex_dump_to_buffer	,	F_135
has_dp_encoder	,	V_156
bpp	,	V_18
"aux_i2c invalid reply 0x%02x\n"	,	L_13
i2c_del_adapter	,	F_172
src	,	V_38
voltage_max	,	V_261
child_dev_num	,	V_404
DP_DEVICE_SERVICE_IRQ_VECTOR	,	V_353
control	,	V_210
intel_fixed_panel_mode	,	F_57
"Wait for panel power off time\n"	,	L_26
ironlake_edp_have_panel_vdd	,	F_23
container_of	,	F_51
drm_connector_init	,	F_189
pp_control_reg	,	V_419
DP_VOLTAGE_MASK	,	V_301
pp	,	V_213
"too many voltage retries, give up\n"	,	L_53
IDLE_OFF_MASK	,	V_206
EDP_BLC_ENABLE	,	V_226
CLKCFG_FSB_800	,	V_53
I915_WRITE	,	F_45
old_range	,	V_394
intel_dp_set_signal_levels	,	F_121
MODE_OK	,	V_37
intel_dp_detect	,	F_155
drm_encoder_init	,	F_207
HAS_PCH_CPT	,	F_70
cancel_delayed_work_sync	,	F_174
aux_ch_ctl_reg	,	V_68
pipe_bpp	,	V_158
connector_status_disconnected	,	V_362
intel_dp_connector_funcs	,	V_453
i2c_algo_dp_aux_data	,	V_118
i2c_adapter	,	V_114
uint8_t	,	T_2
PM_QOS_DEFAULT_VALUE	,	V_100
intel_dpd_is_edp	,	F_178
PCH_DPB_AUX_CH_CTL	,	V_461
intel_dp_stop_link_train	,	F_108
connectors_active	,	V_356
link_clock	,	V_154
intel_hrawclk	,	F_19
panel_power_up_delay	,	V_215
t8	,	V_432
t9	,	V_435
fixed_mode	,	V_24
voltage_tries	,	V_333
INTEL_OUTPUT_EDP	,	V_5
scan	,	V_469
preemph_max	,	V_262
drm_get_edid	,	F_151
intel_dp_sink_dpms	,	F_96
pipe_config	,	V_145
intel_panel_fini	,	F_167
drm_add_edid_modes	,	F_196
i2c_dp_aux_add_bus	,	F_54
INTEL_INFO	,	F_34
clock_recovery	,	V_332
u8	,	T_5
IS_VALLEYVIEW	,	F_20
uint32_t	,	T_1
drm_i915_private	,	V_44
IS_ERR_OR_NULL	,	F_166
buf	,	V_347
algo_data	,	V_119
I2C_CLASS_DDC	,	V_140
drm_get_encoder_name	,	F_140
dp_reg_value	,	V_303
mode_rate	,	V_28
"eDP VDD already on\n"	,	L_30
loop_tries	,	V_334
max_rate	,	V_27
cloneable	,	V_486
drm_dp_get_adjust_request_pre_emphasis	,	F_116
AUX_NATIVE_REPLY_ACK	,	V_107
intel_dp_connector_helper_funcs	,	V_454
lfp_lvds_vbt_mode	,	V_475
reply_bytes	,	V_111
dp_reg	,	V_245
"failed to get link status\n"	,	L_50
ironlake_wait_panel_on	,	F_73
EDP_LINK_TRAIN_800_1200MV_0DB_SNB_B	,	V_280
DP_DPCD_REV	,	V_171
drm_display_mode	,	V_21
CLKCFG	,	V_48
DP_TEST_RESPONSE	,	V_354
t11_t12	,	V_441
intel_connector_update_modes	,	F_153
assign_final	,	F_185
DRM_MODE_FLAG_DBLCLK	,	V_35
DDI_BUF_EMP_MASK	,	V_298
ironlake_panel_vdd_work	,	F_80
is_edp	,	F_1
IDLE_CYCLE_VALUE	,	V_209
connector_status_connected	,	V_363
intel_crtc_restore_mode	,	F_164
pp_ctrl_reg	,	V_62
DP_TP_CTL_LINK_TRAIN_IDLE	,	V_328
bws	,	V_152
DRM_MODE_DPMS_ON	,	V_231
ironlake_dp_detect	,	F_144
has_audio	,	V_191
pp_div_reg	,	V_422
intel_disable_dp	,	F_102
"backlight on delay %d, off delay %d\n"	,	L_66
DP_PRE_EMPHASIS_9_5	,	V_275
mask	,	V_202
EPROTO	,	V_113
"DP link computation with max lane count %i "	,	L_16
voltage	,	V_331
intel_dp_max_data_rate	,	F_12
DP_TRAINING_PATTERN_DISABLE	,	V_311
DP_LANE0_1_STATUS	,	V_248
ironlake_edp_panel_vdd_off	,	F_55
ironlake_edp_panel_on	,	F_86
intel_encoder	,	V_143
"mask %08x value %08x status %08x control %08x\n"	,	L_23
base	,	V_4
"DP link bw required %i available %i\n"	,	L_19
interlace_allowed	,	V_455
drm_dp_get_adjust_request_voltage	,	F_115
"Panel status timeout: status %08x control %08x\n"	,	L_24
CLKCFG_FSB_400	,	V_50
enable	,	V_481
"CP or sink specific irq unhandled\n"	,	L_59
PCH_PP_ON_DELAYS	,	V_423
intel_pch_rawclk	,	F_42
INTEL_PCH_LPT_DEVICE_ID_TYPE	,	V_85
PEG_BAND_GAP_DATA	,	V_476
PCH_PP_CONTROL	,	V_64
val	,	V_327
DDI_BUF_EMP_600MV_3_5DB_HSW	,	V_294
DP_DS_PORT_HPD	,	V_364
PORT_TO_PIPE_CPT	,	F_98
DP_AUX_CH_CTL_SEND_BUSY	,	V_86
intel_dp_voltage_max	,	F_112
intel_dp_get_edid_modes	,	F_152
DP_DS_PORT_TYPE_VGA	,	V_369
TRANS_DP_PORT_SEL_B	,	V_239
force	,	V_384
"aux_ch failed %d\n"	,	L_8
CLKCFG_FSB_1067	,	V_54
intel_connector_get_hw_state	,	V_459
TRANS_DP_PORT_SEL_C	,	V_241
intel_ddc_get_modes	,	F_154
TRANS_DP_PORT_SEL_D	,	V_243
DP_LINK_TRAIN_OFF_CPT	,	V_198
kfree	,	F_157
I915_READ	,	F_21
DP_LINK_CONFIGURATION_SIZE	,	V_169
mutex	,	V_217
vbt	,	V_413
out	,	V_88
gen	,	V_82
DP_SINK_COUNT	,	V_366
dp_train_pat	,	V_304
IDLE_ON_MASK	,	V_204
PANEL_POWER_RESET	,	V_224
sink_irq_vector	,	V_352
DP_PORT_WIDTH_1	,	V_188
intel_dp_check_link_status	,	F_139
DP_PORT_WIDTH_2	,	V_189
write_byte	,	V_116
intel_dp_probe_oui	,	F_136
intel_dp_set_link_train	,	F_122
assert_pipe_disabled	,	F_94
PORT_TO_PIPE	,	F_99
EINVAL	,	V_398
DP_DWN_STRM_PORT_PRESENT	,	V_343
PORT_HOTPLUG_STAT	,	V_378
dp_to_dig_port	,	F_2
udelay	,	F_47
IS_GM45	,	F_204
DP_PORT_WIDTH_4	,	V_190
msg	,	V_102
PANEL_LIGHT_OFF_DELAY_SHIFT	,	V_437
DP_ENHANCED_FRAMING	,	V_199
DP_GET_SINK_COUNT	,	F_142
spec	,	V_414
AUX_NATIVE_REPLY_MASK	,	V_106
enc_to_dig_port	,	F_171
src_bytes	,	V_39
IDLE_CYCLE_MASK	,	V_208
I915_READ_NOTRACE	,	F_43
intel_dp_add_properties	,	F_179
PIPEA_PP_STATUS	,	V_59
"failed to retrieve link info, disabling eDP\n"	,	L_72
DP_TRAIN_VOLTAGE_SWING_1200	,	V_250
DP_AUX_CH_CTL_DONE	,	V_94
ironlake_wait_panel_status	,	F_71
pp_stat_reg	,	V_58
edp	,	V_159
"DP training pattern 3 not supported\n"	,	L_48
send	,	V_72
drm_mode_connector_update_edid_property	,	F_197
pp_off	,	V_417
DP_MAX_DOWNSTREAM_PORTS	,	V_346
msecs_to_jiffies	,	F_85
DP_TP_CTL_LINK_TRAIN_MASK	,	V_309
intel_dp_aux_native_read_retry	,	F_110
value	,	V_203
"eDP was not running\n"	,	L_32
pm_qos_update_request	,	F_35
ironlake_edp_panel_vdd_on	,	F_53
DDI_BUF_EMP_800MV_3_5DB_HSW	,	V_297
pixel_clock	,	V_17
voltage_swing	,	V_251
MODE_CLOCK_HIGH	,	V_32
DP_LINK_SCRAMBLING_DISABLE	,	V_307
ironlake_set_pll_edp	,	F_63
kdev	,	V_142
EDP_LINK_TRAIN_VOL_EMP_MASK_SNB	,	V_300
intel_dp_i2c_init	,	F_52
DP_VOLTAGE_1_2	,	V_271
