16-Feb-2026 21:08:26 | INFO    | KLayout version detected: 0.30.4
16-Feb-2026 21:08:26 | INFO    | Using DRC JSON file: /home/cmaier/.ciel/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.tech/klayout/python/sg13g2_pycell_lib/sg13g2_tech_mod.json
16-Feb-2026 21:08:26 | INFO    | Running IHP-SG13G2 main checks on design /home/cmaier/EDA/PUDDING/gds/analog_wires.gds, topcell: pmos_buffer_cap
16-Feb-2026 21:08:30 | INFO    | Running IHP-SG13G2 sg13g2_maximal checks on design /home/cmaier/EDA/PUDDING/gds/analog_wires.gds, topcell: pmos_buffer_cap
16-Feb-2026 21:08:35 | INFO    | Completed running Sg13g2_maximal checks.
16-Feb-2026 21:08:35 | INFO    | =====================================================================================
16-Feb-2026 21:08:35 | INFO    | ✅ --- KLayout DRC Check Passed: No DRC violations detected in the layout. --- ✅
16-Feb-2026 21:08:35 | INFO    | =====================================================================================
16-Feb-2026 21:08:35 | INFO    | Total DRC Run time: 9.04 seconds (including execution, analysis, and reporting)
