{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1641996055334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1641996055335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 12 09:00:55 2022 " "Processing started: Wed Jan 12 09:00:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1641996055335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1641996055335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BancoRegistro -c BancoRegistroTop --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BancoRegistro -c BancoRegistroTop --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1641996055335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1641996055772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1641996055772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital/lab04-2021-2-grupo03-2021-2/src/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital/lab04-2021-2-grupo03-2021-2/src/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Found entity 1: TestBench" {  } { { "../src/TestBench.v" "" { Text "C:/Digital/lab04-2021-2-grupo03-2021-2/src/TestBench.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641996065224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1641996065224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital/lab04-2021-2-grupo03-2021-2/src/display.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital/lab04-2021-2-grupo03-2021-2/src/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../src/display.v" "" { Text "C:/Digital/lab04-2021-2-grupo03-2021-2/src/display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641996065225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1641996065225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital/lab04-2021-2-grupo03-2021-2/src/bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital/lab04-2021-2-grupo03-2021-2/src/bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "../src/BCDtoSSeg.v" "" { Text "C:/Digital/lab04-2021-2-grupo03-2021-2/src/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641996065229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1641996065229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital/lab04-2021-2-grupo03-2021-2/src/bancoregistro.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital/lab04-2021-2-grupo03-2021-2/src/bancoregistro.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistro " "Found entity 1: BancoRegistro" {  } { { "../src/BancoRegistro.v" "" { Text "C:/Digital/lab04-2021-2-grupo03-2021-2/src/BancoRegistro.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641996065232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1641996065232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital/lab04-2021-2-grupo03-2021-2/src/bancoregistrotop.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital/lab04-2021-2-grupo03-2021-2/src/bancoregistrotop.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistroTop " "Found entity 1: BancoRegistroTop" {  } { { "../src/BancoRegistroTop.v" "" { Text "C:/Digital/lab04-2021-2-grupo03-2021-2/src/BancoRegistroTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1641996065235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1641996065235 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led display.v(23) " "Verilog HDL Implicit Net warning at display.v(23): created implicit net for \"led\"" {  } { { "../src/display.v" "" { Text "C:/Digital/lab04-2021-2-grupo03-2021-2/src/display.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1641996065236 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BancoRegistroTop " "Elaborating entity \"BancoRegistroTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1641996065299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistro BancoRegistro:banco " "Elaborating entity \"BancoRegistro\" for hierarchy \"BancoRegistro:banco\"" {  } { { "../src/BancoRegistroTop.v" "banco" { Text "C:/Digital/lab04-2021-2-grupo03-2021-2/src/BancoRegistroTop.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1641996065313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:display " "Elaborating entity \"display\" for hierarchy \"display:display\"" {  } { { "../src/BancoRegistroTop.v" "display" { Text "C:/Digital/lab04-2021-2-grupo03-2021-2/src/BancoRegistroTop.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1641996065317 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "led display.v(23) " "Verilog HDL or VHDL warning at display.v(23): object \"led\" assigned a value but never read" {  } { { "../src/display.v" "" { Text "C:/Digital/lab04-2021-2-grupo03-2021-2/src/display.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1641996065317 "|BancoRegistroTop|display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 display.v(28) " "Verilog HDL assignment warning at display.v(28): truncated value with size 32 to match size of target (27)" {  } { { "../src/display.v" "" { Text "C:/Digital/lab04-2021-2-grupo03-2021-2/src/display.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1641996065317 "|BancoRegistroTop|display:display"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 display.v(38) " "Verilog HDL assignment warning at display.v(38): truncated value with size 32 to match size of target (2)" {  } { { "../src/display.v" "" { Text "C:/Digital/lab04-2021-2-grupo03-2021-2/src/display.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1641996065317 "|BancoRegistroTop|display:display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg display:display\|BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"display:display\|BCDtoSSeg:bcdtosseg\"" {  } { { "../src/display.v" "bcdtosseg" { Text "C:/Digital/lab04-2021-2-grupo03-2021-2/src/display.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1641996065319 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1641996065422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1641996065496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 12 09:01:05 2022 " "Processing ended: Wed Jan 12 09:01:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1641996065496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1641996065496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1641996065496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1641996065496 ""}
