{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 03:27:40 2019 " "Info: Processing started: Sat May 18 03:27:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Proj_Hardware -c Proj_Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Proj_Hardware EP2S15F672C3 " "Info: Automatically selected device EP2S15F672C3 for design Proj_Hardware" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E16 " "Info: Pin ~DATA0~ is reserved at location E16" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 4272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "313 313 " "Critical Warning: No exact pin location assignment(s) for 313 pins of 313 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCWrite " "Info: Pin PCWrite not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCWrite } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 4 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2042 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[0\] " "Info: Pin OPCode\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1733 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[1\] " "Info: Pin OPCode\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1734 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[2\] " "Info: Pin OPCode\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1735 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[3\] " "Info: Pin OPCode\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1736 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[4\] " "Info: Pin OPCode\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1737 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPCode\[5\] " "Info: Pin OPCode\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { OPCode[5] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 5 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPCode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1738 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[0\] " "Info: Pin PCOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1739 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[1\] " "Info: Pin PCOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[2\] " "Info: Pin PCOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[3\] " "Info: Pin PCOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[4\] " "Info: Pin PCOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1743 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[5\] " "Info: Pin PCOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1744 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[6\] " "Info: Pin PCOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1745 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[7\] " "Info: Pin PCOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[8\] " "Info: Pin PCOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[9\] " "Info: Pin PCOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[10\] " "Info: Pin PCOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[11\] " "Info: Pin PCOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[12\] " "Info: Pin PCOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[13\] " "Info: Pin PCOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1752 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[14\] " "Info: Pin PCOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1753 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[15\] " "Info: Pin PCOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1754 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[16\] " "Info: Pin PCOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1755 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[17\] " "Info: Pin PCOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1756 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[18\] " "Info: Pin PCOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1757 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[19\] " "Info: Pin PCOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1758 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[20\] " "Info: Pin PCOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1759 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[21\] " "Info: Pin PCOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1760 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[22\] " "Info: Pin PCOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1761 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[23\] " "Info: Pin PCOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1762 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[24\] " "Info: Pin PCOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1763 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[25\] " "Info: Pin PCOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1764 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[26\] " "Info: Pin PCOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1765 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[27\] " "Info: Pin PCOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1766 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[28\] " "Info: Pin PCOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1767 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[29\] " "Info: Pin PCOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1768 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[30\] " "Info: Pin PCOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1769 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCOut\[31\] " "Info: Pin PCOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCOut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 7 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1770 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[0\] " "Info: Pin EPCOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1771 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[1\] " "Info: Pin EPCOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[2\] " "Info: Pin EPCOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1773 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[3\] " "Info: Pin EPCOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[4\] " "Info: Pin EPCOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1775 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[5\] " "Info: Pin EPCOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1776 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[6\] " "Info: Pin EPCOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1777 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[7\] " "Info: Pin EPCOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1778 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[8\] " "Info: Pin EPCOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[9\] " "Info: Pin EPCOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[10\] " "Info: Pin EPCOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1781 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[11\] " "Info: Pin EPCOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1782 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[12\] " "Info: Pin EPCOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1783 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[13\] " "Info: Pin EPCOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1784 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[14\] " "Info: Pin EPCOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1785 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[15\] " "Info: Pin EPCOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1786 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[16\] " "Info: Pin EPCOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1787 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[17\] " "Info: Pin EPCOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1788 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[18\] " "Info: Pin EPCOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1789 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[19\] " "Info: Pin EPCOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1790 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[20\] " "Info: Pin EPCOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1791 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[21\] " "Info: Pin EPCOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1792 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[22\] " "Info: Pin EPCOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1793 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[23\] " "Info: Pin EPCOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1794 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[24\] " "Info: Pin EPCOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1795 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[25\] " "Info: Pin EPCOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1796 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[26\] " "Info: Pin EPCOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1797 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[27\] " "Info: Pin EPCOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1798 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[28\] " "Info: Pin EPCOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1799 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[29\] " "Info: Pin EPCOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1800 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[30\] " "Info: Pin EPCOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1801 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EPCOut\[31\] " "Info: Pin EPCOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { EPCOut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 8 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { EPCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1802 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[0\] " "Info: Pin MDROut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1803 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[1\] " "Info: Pin MDROut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1804 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[2\] " "Info: Pin MDROut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1805 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[3\] " "Info: Pin MDROut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1806 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[4\] " "Info: Pin MDROut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1807 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[5\] " "Info: Pin MDROut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1808 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[6\] " "Info: Pin MDROut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1809 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[7\] " "Info: Pin MDROut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1810 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[8\] " "Info: Pin MDROut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1811 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[9\] " "Info: Pin MDROut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1812 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[10\] " "Info: Pin MDROut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1813 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[11\] " "Info: Pin MDROut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1814 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[12\] " "Info: Pin MDROut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1815 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[13\] " "Info: Pin MDROut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1816 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[14\] " "Info: Pin MDROut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1817 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[15\] " "Info: Pin MDROut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1818 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[16\] " "Info: Pin MDROut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1819 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[17\] " "Info: Pin MDROut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1820 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[18\] " "Info: Pin MDROut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1821 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[19\] " "Info: Pin MDROut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1822 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[20\] " "Info: Pin MDROut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1823 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[21\] " "Info: Pin MDROut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1824 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[22\] " "Info: Pin MDROut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1825 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[23\] " "Info: Pin MDROut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1826 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[24\] " "Info: Pin MDROut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1827 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[25\] " "Info: Pin MDROut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1828 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[26\] " "Info: Pin MDROut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1829 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[27\] " "Info: Pin MDROut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1830 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[28\] " "Info: Pin MDROut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1831 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[29\] " "Info: Pin MDROut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1832 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[30\] " "Info: Pin MDROut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1833 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MDROut\[31\] " "Info: Pin MDROut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { MDROut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 9 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { MDROut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1834 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[0\] " "Info: Pin AluSrcAOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1835 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[1\] " "Info: Pin AluSrcAOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1836 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[2\] " "Info: Pin AluSrcAOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1837 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[3\] " "Info: Pin AluSrcAOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1838 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[4\] " "Info: Pin AluSrcAOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1839 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[5\] " "Info: Pin AluSrcAOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1840 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[6\] " "Info: Pin AluSrcAOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1841 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[7\] " "Info: Pin AluSrcAOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1842 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[8\] " "Info: Pin AluSrcAOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1843 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[9\] " "Info: Pin AluSrcAOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1844 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[10\] " "Info: Pin AluSrcAOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1845 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[11\] " "Info: Pin AluSrcAOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1846 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[12\] " "Info: Pin AluSrcAOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1847 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[13\] " "Info: Pin AluSrcAOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1848 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[14\] " "Info: Pin AluSrcAOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1849 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[15\] " "Info: Pin AluSrcAOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1850 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[16\] " "Info: Pin AluSrcAOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1851 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[17\] " "Info: Pin AluSrcAOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1852 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[18\] " "Info: Pin AluSrcAOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1853 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[19\] " "Info: Pin AluSrcAOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1854 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[20\] " "Info: Pin AluSrcAOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1855 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[21\] " "Info: Pin AluSrcAOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1856 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[22\] " "Info: Pin AluSrcAOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1857 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[23\] " "Info: Pin AluSrcAOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1858 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[24\] " "Info: Pin AluSrcAOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1859 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[25\] " "Info: Pin AluSrcAOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1860 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[26\] " "Info: Pin AluSrcAOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1861 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[27\] " "Info: Pin AluSrcAOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1862 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[28\] " "Info: Pin AluSrcAOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1863 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[29\] " "Info: Pin AluSrcAOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1864 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[30\] " "Info: Pin AluSrcAOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1865 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcAOut\[31\] " "Info: Pin AluSrcAOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcAOut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcAOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1866 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[0\] " "Info: Pin AluSrcBOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1867 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[1\] " "Info: Pin AluSrcBOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1868 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[2\] " "Info: Pin AluSrcBOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1869 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[3\] " "Info: Pin AluSrcBOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1870 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[4\] " "Info: Pin AluSrcBOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1871 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[5\] " "Info: Pin AluSrcBOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1872 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[6\] " "Info: Pin AluSrcBOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1873 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[7\] " "Info: Pin AluSrcBOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1874 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[8\] " "Info: Pin AluSrcBOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1875 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[9\] " "Info: Pin AluSrcBOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1876 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[10\] " "Info: Pin AluSrcBOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1877 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[11\] " "Info: Pin AluSrcBOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1878 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[12\] " "Info: Pin AluSrcBOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1879 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[13\] " "Info: Pin AluSrcBOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1880 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[14\] " "Info: Pin AluSrcBOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1881 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[15\] " "Info: Pin AluSrcBOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1882 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[16\] " "Info: Pin AluSrcBOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1883 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[17\] " "Info: Pin AluSrcBOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1884 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[18\] " "Info: Pin AluSrcBOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1885 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[19\] " "Info: Pin AluSrcBOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1886 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[20\] " "Info: Pin AluSrcBOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1887 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[21\] " "Info: Pin AluSrcBOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1888 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[22\] " "Info: Pin AluSrcBOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1889 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[23\] " "Info: Pin AluSrcBOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1890 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[24\] " "Info: Pin AluSrcBOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1891 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[25\] " "Info: Pin AluSrcBOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1892 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[26\] " "Info: Pin AluSrcBOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1893 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[27\] " "Info: Pin AluSrcBOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1894 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[28\] " "Info: Pin AluSrcBOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1895 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[29\] " "Info: Pin AluSrcBOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1896 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[30\] " "Info: Pin AluSrcBOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1897 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcBOut\[31\] " "Info: Pin AluSrcBOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcBOut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcBOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1898 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[0\] " "Info: Pin RegAIn\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1899 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[1\] " "Info: Pin RegAIn\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1900 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[2\] " "Info: Pin RegAIn\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1901 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[3\] " "Info: Pin RegAIn\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1902 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[4\] " "Info: Pin RegAIn\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1903 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[5\] " "Info: Pin RegAIn\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[5] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1904 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[6\] " "Info: Pin RegAIn\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[6] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1905 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[7\] " "Info: Pin RegAIn\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[7] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1906 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[8\] " "Info: Pin RegAIn\[8\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[8] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1907 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[9\] " "Info: Pin RegAIn\[9\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[9] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1908 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[10\] " "Info: Pin RegAIn\[10\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[10] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1909 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[11\] " "Info: Pin RegAIn\[11\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[11] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1910 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[12\] " "Info: Pin RegAIn\[12\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[12] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1911 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[13\] " "Info: Pin RegAIn\[13\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[13] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1912 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[14\] " "Info: Pin RegAIn\[14\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[14] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1913 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[15\] " "Info: Pin RegAIn\[15\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[15] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1914 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[16\] " "Info: Pin RegAIn\[16\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[16] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1915 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[17\] " "Info: Pin RegAIn\[17\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[17] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1916 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[18\] " "Info: Pin RegAIn\[18\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[18] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1917 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[19\] " "Info: Pin RegAIn\[19\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[19] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1918 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[20\] " "Info: Pin RegAIn\[20\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[20] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1919 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[21\] " "Info: Pin RegAIn\[21\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[21] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1920 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[22\] " "Info: Pin RegAIn\[22\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[22] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1921 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[23\] " "Info: Pin RegAIn\[23\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[23] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1922 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[24\] " "Info: Pin RegAIn\[24\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[24] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1923 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[25\] " "Info: Pin RegAIn\[25\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[25] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1924 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[26\] " "Info: Pin RegAIn\[26\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[26] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1925 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[27\] " "Info: Pin RegAIn\[27\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[27] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1926 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[28\] " "Info: Pin RegAIn\[28\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[28] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1927 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[29\] " "Info: Pin RegAIn\[29\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[29] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1928 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[30\] " "Info: Pin RegAIn\[30\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[30] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1929 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAIn\[31\] " "Info: Pin RegAIn\[31\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegAIn[31] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 12 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAIn[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1930 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[0\] " "Info: Pin RegBIn\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1931 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[1\] " "Info: Pin RegBIn\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1932 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[2\] " "Info: Pin RegBIn\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1933 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[3\] " "Info: Pin RegBIn\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1934 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[4\] " "Info: Pin RegBIn\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1935 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[5\] " "Info: Pin RegBIn\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[5] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1936 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[6\] " "Info: Pin RegBIn\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[6] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1937 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[7\] " "Info: Pin RegBIn\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[7] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1938 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[8\] " "Info: Pin RegBIn\[8\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[8] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1939 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[9\] " "Info: Pin RegBIn\[9\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[9] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1940 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[10\] " "Info: Pin RegBIn\[10\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[10] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1941 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[11\] " "Info: Pin RegBIn\[11\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[11] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1942 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[12\] " "Info: Pin RegBIn\[12\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[12] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1943 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[13\] " "Info: Pin RegBIn\[13\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[13] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1944 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[14\] " "Info: Pin RegBIn\[14\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[14] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1945 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[15\] " "Info: Pin RegBIn\[15\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[15] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1946 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[16\] " "Info: Pin RegBIn\[16\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[16] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1947 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[17\] " "Info: Pin RegBIn\[17\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[17] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1948 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[18\] " "Info: Pin RegBIn\[18\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[18] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1949 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[19\] " "Info: Pin RegBIn\[19\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[19] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1950 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[20\] " "Info: Pin RegBIn\[20\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[20] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1951 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[21\] " "Info: Pin RegBIn\[21\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[21] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1952 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[22\] " "Info: Pin RegBIn\[22\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[22] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1953 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[23\] " "Info: Pin RegBIn\[23\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[23] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1954 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[24\] " "Info: Pin RegBIn\[24\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[24] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1955 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[25\] " "Info: Pin RegBIn\[25\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[25] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1956 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[26\] " "Info: Pin RegBIn\[26\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[26] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1957 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[27\] " "Info: Pin RegBIn\[27\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[27] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1958 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[28\] " "Info: Pin RegBIn\[28\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[28] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1959 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[29\] " "Info: Pin RegBIn\[29\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[29] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1960 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[30\] " "Info: Pin RegBIn\[30\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[30] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1961 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBIn\[31\] " "Info: Pin RegBIn\[31\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { RegBIn[31] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 13 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBIn[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1962 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[0\] " "Info: Pin funct\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { funct[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1963 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[1\] " "Info: Pin funct\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { funct[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1964 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[2\] " "Info: Pin funct\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { funct[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1965 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[3\] " "Info: Pin funct\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { funct[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1966 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[4\] " "Info: Pin funct\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { funct[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1967 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[5\] " "Info: Pin funct\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { funct[5] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 14 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1968 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Overflow " "Info: Pin Overflow not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { Overflow } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 15 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Overflow } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2043 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Zero " "Info: Pin Zero not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { Zero } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 16 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { Zero } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2044 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PCWCtrl " "Info: Pin PCWCtrl not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { PCWCtrl } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { PCWCtrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2039 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcA\[0\] " "Info: Pin AluSrcA\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcA[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 19 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1969 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcA\[1\] " "Info: Pin AluSrcA\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcA[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 19 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1970 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcB\[0\] " "Info: Pin AluSrcB\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcB[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 21 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1971 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcB\[1\] " "Info: Pin AluSrcB\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcB[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 21 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1972 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluSrcB\[2\] " "Info: Pin AluSrcB\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { AluSrcB[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 21 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluSrcB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1973 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[0\] " "Info: Pin rs\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 23 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1974 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[1\] " "Info: Pin rs\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 23 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1975 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[2\] " "Info: Pin rs\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 23 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1976 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[3\] " "Info: Pin rs\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 23 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1977 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rs\[4\] " "Info: Pin rs\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rs[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 23 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1978 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[0\] " "Info: Pin rt\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 24 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1979 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[1\] " "Info: Pin rt\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 24 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1980 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[2\] " "Info: Pin rt\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 24 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1981 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[3\] " "Info: Pin rt\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 24 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1982 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rt\[4\] " "Info: Pin rt\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { rt[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 24 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { rt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1983 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LessThan " "Info: Pin LessThan not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { LessThan } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 26 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { LessThan } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2045 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[0\] " "Info: Pin inst15_0\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1984 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[1\] " "Info: Pin inst15_0\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1985 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[2\] " "Info: Pin inst15_0\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1986 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[3\] " "Info: Pin inst15_0\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1987 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[4\] " "Info: Pin inst15_0\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1988 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[5\] " "Info: Pin inst15_0\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[5] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1989 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[6\] " "Info: Pin inst15_0\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[6] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1990 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[7\] " "Info: Pin inst15_0\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[7] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1991 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[8\] " "Info: Pin inst15_0\[8\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[8] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1992 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[9\] " "Info: Pin inst15_0\[9\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[9] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1993 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[10\] " "Info: Pin inst15_0\[10\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[10] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1994 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[11\] " "Info: Pin inst15_0\[11\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[11] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1995 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[12\] " "Info: Pin inst15_0\[12\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[12] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1996 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[13\] " "Info: Pin inst15_0\[13\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[13] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1997 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[14\] " "Info: Pin inst15_0\[14\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[14] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1998 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inst15_0\[15\] " "Info: Pin inst15_0\[15\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { inst15_0[15] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 28 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst15_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1999 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[0\] " "Info: Pin ALURegOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2000 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[1\] " "Info: Pin ALURegOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2001 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[2\] " "Info: Pin ALURegOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2002 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[3\] " "Info: Pin ALURegOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2003 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[4\] " "Info: Pin ALURegOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2004 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[5\] " "Info: Pin ALURegOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[5] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2005 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[6\] " "Info: Pin ALURegOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[6] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2006 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[7\] " "Info: Pin ALURegOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[7] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2007 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[8\] " "Info: Pin ALURegOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[8] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2008 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[9\] " "Info: Pin ALURegOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[9] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2009 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[10\] " "Info: Pin ALURegOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[10] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2010 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[11\] " "Info: Pin ALURegOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[11] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2011 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[12\] " "Info: Pin ALURegOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[12] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2012 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[13\] " "Info: Pin ALURegOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[13] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2013 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[14\] " "Info: Pin ALURegOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[14] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2014 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[15\] " "Info: Pin ALURegOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[15] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2015 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[16\] " "Info: Pin ALURegOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[16] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2016 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[17\] " "Info: Pin ALURegOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[17] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2017 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[18\] " "Info: Pin ALURegOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[18] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2018 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[19\] " "Info: Pin ALURegOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[19] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2019 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[20\] " "Info: Pin ALURegOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[20] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2020 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[21\] " "Info: Pin ALURegOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[21] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2021 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[22\] " "Info: Pin ALURegOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[22] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2022 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[23\] " "Info: Pin ALURegOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[23] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2023 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[24\] " "Info: Pin ALURegOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[24] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2024 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[25\] " "Info: Pin ALURegOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[25] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2025 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[26\] " "Info: Pin ALURegOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[26] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2026 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[27\] " "Info: Pin ALURegOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[27] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2027 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[28\] " "Info: Pin ALURegOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[28] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2028 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[29\] " "Info: Pin ALURegOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[29] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2029 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[30\] " "Info: Pin ALURegOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[30] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2030 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALURegOut\[31\] " "Info: Pin ALURegOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { ALURegOut[31] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 29 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALURegOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2031 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[0\] " "Info: Pin CurState\[0\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[0] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 32 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2032 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[1\] " "Info: Pin CurState\[1\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[1] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 32 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2033 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[2\] " "Info: Pin CurState\[2\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[2] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 32 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2034 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[3\] " "Info: Pin CurState\[3\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[3] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 32 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2035 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[4\] " "Info: Pin CurState\[4\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[4] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 32 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2036 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[5\] " "Info: Pin CurState\[5\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[5] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 32 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2037 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CurState\[6\] " "Info: Pin CurState\[6\] not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { CurState[6] } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 32 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { CurState[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2038 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { clock } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2040 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { reset } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2041 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN P23 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN P23 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|ALUSrcA\[0\] " "Info: Destination node UnidadeControle:CtrlUnit\|ALUSrcA\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|ALUSrcA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1643 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|ALUSrcA\[1\] " "Info: Destination node UnidadeControle:CtrlUnit\|ALUSrcA\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|ALUSrcA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1642 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|ALUSrcB\[0\] " "Info: Destination node UnidadeControle:CtrlUnit\|ALUSrcB\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|ALUSrcB[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1646 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|ALUSrcB\[1\] " "Info: Destination node UnidadeControle:CtrlUnit\|ALUSrcB\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|ALUSrcB[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1645 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|ALUSrcB\[2\] " "Info: Destination node UnidadeControle:CtrlUnit\|ALUSrcB\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|ALUSrcB[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1644 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|MemToReg\[3\] " "Info: Destination node UnidadeControle:CtrlUnit\|MemToReg\[3\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|MemToReg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1638 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|MemToReg\[2\] " "Info: Destination node UnidadeControle:CtrlUnit\|MemToReg\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|MemToReg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1639 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|MemToReg\[0\] " "Info: Destination node UnidadeControle:CtrlUnit\|MemToReg\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|MemToReg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1641 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|MemToReg\[1\] " "Info: Destination node UnidadeControle:CtrlUnit\|MemToReg\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|MemToReg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1640 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { clock } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 2 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2040 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mega_mux:MemToRegMux\|Mux32~0  " "Info: Automatically promoted node mega_mux:MemToRegMux\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "mega_mux.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mega_mux.sv" 17 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { mega_mux:MemToRegMux|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 3496 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux_srcA:ALUSrcA\|Mux32~0  " "Info: Automatically promoted node mux_srcA:ALUSrcA\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "mux_srcA.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcA.sv" 10 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcA:ALUSrcA|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 3157 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mux_srcB:ALUSrcB\|Mux32~0  " "Info: Automatically promoted node mux_srcB:ALUSrcB\|Mux32~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcB:ALUSrcB|Mux32~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 3190 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN N25 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|PCWrite " "Info: Destination node UnidadeControle:CtrlUnit\|PCWrite" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 36 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|PCWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1715 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[0\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[0\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1661 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[1\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[1\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1662 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[2\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[2\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1663 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[3\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[3\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1664 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[4\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[4\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1665 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[5\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[5\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1666 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|state\[6\] " "Info: Destination node UnidadeControle:CtrlUnit\|state\[6\]" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 198 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|state[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1667 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|ALUorMem " "Info: Destination node UnidadeControle:CtrlUnit\|ALUorMem" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 22 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|ALUorMem } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1679 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeControle:CtrlUnit\|MDRWrite " "Info: Destination node UnidadeControle:CtrlUnit\|MDRWrite" {  } { { "UnidadeControle.v" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/UnidadeControle.v" 41 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:CtrlUnit|MDRWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 1678 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/pin_planner.ppl" { reset } } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 3 -1 0 } } { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/" 0 { } { { 0 { 0 ""} 0 2041 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "311 unused 3.3V 0 311 0 " "Info: Number of I/O pins in group: 311 (unused VREF, 3.3V VCCIO, 0 input, 311 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 51 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 42 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 50 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.626 ns register register " "Info: Estimated most critical path is register to register delay of 9.626 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mux_srcB:ALUSrcB\|out\[1\] 1 REG LAB_X19_Y18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y18; Fanout = 3; REG Node = 'mux_srcB:ALUSrcB\|out\[1\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { mux_srcB:ALUSrcB|out[1] } "NODE_NAME" } } { "mux_srcB.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/mux_srcB.sv" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 0.401 ns Ula32:ALU\|Mux62~0 2 COMB LAB_X19_Y18 4 " "Info: 2: + IC(0.023 ns) + CELL(0.378 ns) = 0.401 ns; Loc. = LAB_X19_Y18; Fanout = 4; COMB Node = 'Ula32:ALU\|Mux62~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|Mux62~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 0.802 ns Ula32:ALU\|carry_temp\[1\]~2 3 COMB LAB_X19_Y18 4 " "Info: 3: + IC(0.129 ns) + CELL(0.272 ns) = 0.802 ns; Loc. = LAB_X19_Y18; Fanout = 4; COMB Node = 'Ula32:ALU\|carry_temp\[1\]~2'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|Mux62~0 Ula32:ALU|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 1.203 ns Ula32:ALU\|carry_temp\[3\]~24 4 COMB LAB_X19_Y18 2 " "Info: 4: + IC(0.348 ns) + CELL(0.053 ns) = 1.203 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[3\]~24'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[1]~2 Ula32:ALU|carry_temp[3]~24 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.514 ns) + CELL(0.272 ns) 1.989 ns Ula32:ALU\|carry_temp\[3\]~5 5 COMB LAB_X19_Y17 2 " "Info: 5: + IC(0.514 ns) + CELL(0.272 ns) = 1.989 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'Ula32:ALU\|carry_temp\[3\]~5'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { Ula32:ALU|carry_temp[3]~24 Ula32:ALU|carry_temp[3]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.357 ns) 2.802 ns Ula32:ALU\|carry_temp\[4\]~21 6 COMB LAB_X18_Y15 1 " "Info: 6: + IC(0.456 ns) + CELL(0.357 ns) = 2.802 ns; Loc. = LAB_X18_Y15; Fanout = 1; COMB Node = 'Ula32:ALU\|carry_temp\[4\]~21'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { Ula32:ALU|carry_temp[3]~5 Ula32:ALU|carry_temp[4]~21 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.053 ns) 3.203 ns Ula32:ALU\|Mux26~0 7 COMB LAB_X18_Y15 3 " "Info: 7: + IC(0.348 ns) + CELL(0.053 ns) = 3.203 ns; Loc. = LAB_X18_Y15; Fanout = 3; COMB Node = 'Ula32:ALU\|Mux26~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|carry_temp[4]~21 Ula32:ALU|Mux26~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.357 ns) 4.004 ns Ula32:ALU\|Equal0~1 8 COMB LAB_X17_Y17 1 " "Info: 8: + IC(0.444 ns) + CELL(0.357 ns) = 4.004 ns; Loc. = LAB_X17_Y17; Fanout = 1; COMB Node = 'Ula32:ALU\|Equal0~1'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { Ula32:ALU|Mux26~0 Ula32:ALU|Equal0~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 4.405 ns Ula32:ALU\|Equal0~2 9 COMB LAB_X17_Y17 1 " "Info: 9: + IC(0.129 ns) + CELL(0.272 ns) = 4.405 ns; Loc. = LAB_X17_Y17; Fanout = 1; COMB Node = 'Ula32:ALU\|Equal0~2'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|Equal0~1 Ula32:ALU|Equal0~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 4.806 ns Ula32:ALU\|Equal0~3 10 COMB LAB_X17_Y17 1 " "Info: 10: + IC(0.247 ns) + CELL(0.154 ns) = 4.806 ns; Loc. = LAB_X17_Y17; Fanout = 1; COMB Node = 'Ula32:ALU\|Equal0~3'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|Equal0~2 Ula32:ALU|Equal0~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.620 ns) + CELL(0.154 ns) 5.580 ns Ula32:ALU\|Equal0~4 11 COMB LAB_X18_Y16 1 " "Info: 11: + IC(0.620 ns) + CELL(0.154 ns) = 5.580 ns; Loc. = LAB_X18_Y16; Fanout = 1; COMB Node = 'Ula32:ALU\|Equal0~4'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.774 ns" { Ula32:ALU|Equal0~3 Ula32:ALU|Equal0~4 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 5.981 ns Ula32:ALU\|Equal0~5 12 COMB LAB_X18_Y16 1 " "Info: 12: + IC(0.247 ns) + CELL(0.154 ns) = 5.981 ns; Loc. = LAB_X18_Y16; Fanout = 1; COMB Node = 'Ula32:ALU\|Equal0~5'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|Equal0~4 Ula32:ALU|Equal0~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 6.382 ns Ula32:ALU\|Equal0~6 13 COMB LAB_X18_Y16 1 " "Info: 13: + IC(0.129 ns) + CELL(0.272 ns) = 6.382 ns; Loc. = LAB_X18_Y16; Fanout = 1; COMB Node = 'Ula32:ALU\|Equal0~6'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|Equal0~5 Ula32:ALU|Equal0~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.748 ns) + CELL(0.053 ns) 7.183 ns Ula32:ALU\|Equal0~7 14 COMB LAB_X18_Y14 5 " "Info: 14: + IC(0.748 ns) + CELL(0.053 ns) = 7.183 ns; Loc. = LAB_X18_Y14; Fanout = 5; COMB Node = 'Ula32:ALU\|Equal0~7'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 7.584 ns Ula32:ALU\|Equal0~8 15 COMB LAB_X18_Y14 3 " "Info: 15: + IC(0.129 ns) + CELL(0.272 ns) = 7.584 ns; Loc. = LAB_X18_Y14; Fanout = 3; COMB Node = 'Ula32:ALU\|Equal0~8'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/ula32.vhd" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 7.985 ns PCWCtrl~0 16 COMB LAB_X18_Y14 33 " "Info: 16: + IC(0.044 ns) + CELL(0.357 ns) = 7.985 ns; Loc. = LAB_X18_Y14; Fanout = 33; COMB Node = 'PCWCtrl~0'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:ALU|Equal0~8 PCWCtrl~0 } "NODE_NAME" } } { "VCPU.sv" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/VCPU.sv" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.746 ns) 9.626 ns Registrador:PC\|Saida\[0\] 17 REG LAB_X17_Y19 4 " "Info: 17: + IC(0.895 ns) + CELL(0.746 ns) = 9.626 ns; Loc. = LAB_X17_Y19; Fanout = 4; REG Node = 'Registrador:PC\|Saida\[0\]'" {  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { PCWCtrl~0 Registrador:PC|Saida[0] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/Rukazu/Downloads/infrahardware/ProjetoVerilog/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.176 ns ( 43.38 % ) " "Info: Total cell delay = 4.176 ns ( 43.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.450 ns ( 56.62 % ) " "Info: Total interconnect delay = 5.450 ns ( 56.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/rukazu/downloads/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "9.626 ns" { mux_srcB:ALUSrcB|out[1] Ula32:ALU|Mux62~0 Ula32:ALU|carry_temp[1]~2 Ula32:ALU|carry_temp[3]~24 Ula32:ALU|carry_temp[3]~5 Ula32:ALU|carry_temp[4]~21 Ula32:ALU|Mux26~0 Ula32:ALU|Equal0~1 Ula32:ALU|Equal0~2 Ula32:ALU|Equal0~3 Ula32:ALU|Equal0~4 Ula32:ALU|Equal0~5 Ula32:ALU|Equal0~6 Ula32:ALU|Equal0~7 Ula32:ALU|Equal0~8 PCWCtrl~0 Registrador:PC|Saida[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X13_Y14 X26_Y27 " "Info: Peak interconnect usage is 16% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "311 " "Warning: Found 311 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCWrite 0 " "Info: Pin \"PCWrite\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[0\] 0 " "Info: Pin \"OPCode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[1\] 0 " "Info: Pin \"OPCode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[2\] 0 " "Info: Pin \"OPCode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[3\] 0 " "Info: Pin \"OPCode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[4\] 0 " "Info: Pin \"OPCode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OPCode\[5\] 0 " "Info: Pin \"OPCode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[0\] 0 " "Info: Pin \"PCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[1\] 0 " "Info: Pin \"PCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[2\] 0 " "Info: Pin \"PCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[3\] 0 " "Info: Pin \"PCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[4\] 0 " "Info: Pin \"PCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[5\] 0 " "Info: Pin \"PCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[6\] 0 " "Info: Pin \"PCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[7\] 0 " "Info: Pin \"PCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[8\] 0 " "Info: Pin \"PCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[9\] 0 " "Info: Pin \"PCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[10\] 0 " "Info: Pin \"PCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[11\] 0 " "Info: Pin \"PCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[12\] 0 " "Info: Pin \"PCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[13\] 0 " "Info: Pin \"PCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[14\] 0 " "Info: Pin \"PCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[15\] 0 " "Info: Pin \"PCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[16\] 0 " "Info: Pin \"PCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[17\] 0 " "Info: Pin \"PCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[18\] 0 " "Info: Pin \"PCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[19\] 0 " "Info: Pin \"PCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[20\] 0 " "Info: Pin \"PCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[21\] 0 " "Info: Pin \"PCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[22\] 0 " "Info: Pin \"PCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[23\] 0 " "Info: Pin \"PCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[24\] 0 " "Info: Pin \"PCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[25\] 0 " "Info: Pin \"PCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[26\] 0 " "Info: Pin \"PCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[27\] 0 " "Info: Pin \"PCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[28\] 0 " "Info: Pin \"PCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[29\] 0 " "Info: Pin \"PCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[30\] 0 " "Info: Pin \"PCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCOut\[31\] 0 " "Info: Pin \"PCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[0\] 0 " "Info: Pin \"EPCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[1\] 0 " "Info: Pin \"EPCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[2\] 0 " "Info: Pin \"EPCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[3\] 0 " "Info: Pin \"EPCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[4\] 0 " "Info: Pin \"EPCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[5\] 0 " "Info: Pin \"EPCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[6\] 0 " "Info: Pin \"EPCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[7\] 0 " "Info: Pin \"EPCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[8\] 0 " "Info: Pin \"EPCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[9\] 0 " "Info: Pin \"EPCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[10\] 0 " "Info: Pin \"EPCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[11\] 0 " "Info: Pin \"EPCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[12\] 0 " "Info: Pin \"EPCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[13\] 0 " "Info: Pin \"EPCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[14\] 0 " "Info: Pin \"EPCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[15\] 0 " "Info: Pin \"EPCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[16\] 0 " "Info: Pin \"EPCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[17\] 0 " "Info: Pin \"EPCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[18\] 0 " "Info: Pin \"EPCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[19\] 0 " "Info: Pin \"EPCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[20\] 0 " "Info: Pin \"EPCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[21\] 0 " "Info: Pin \"EPCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[22\] 0 " "Info: Pin \"EPCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[23\] 0 " "Info: Pin \"EPCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[24\] 0 " "Info: Pin \"EPCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[25\] 0 " "Info: Pin \"EPCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[26\] 0 " "Info: Pin \"EPCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[27\] 0 " "Info: Pin \"EPCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[28\] 0 " "Info: Pin \"EPCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[29\] 0 " "Info: Pin \"EPCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[30\] 0 " "Info: Pin \"EPCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EPCOut\[31\] 0 " "Info: Pin \"EPCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[0\] 0 " "Info: Pin \"MDROut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[1\] 0 " "Info: Pin \"MDROut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[2\] 0 " "Info: Pin \"MDROut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[3\] 0 " "Info: Pin \"MDROut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[4\] 0 " "Info: Pin \"MDROut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[5\] 0 " "Info: Pin \"MDROut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[6\] 0 " "Info: Pin \"MDROut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[7\] 0 " "Info: Pin \"MDROut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[8\] 0 " "Info: Pin \"MDROut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[9\] 0 " "Info: Pin \"MDROut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[10\] 0 " "Info: Pin \"MDROut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[11\] 0 " "Info: Pin \"MDROut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[12\] 0 " "Info: Pin \"MDROut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[13\] 0 " "Info: Pin \"MDROut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[14\] 0 " "Info: Pin \"MDROut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[15\] 0 " "Info: Pin \"MDROut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[16\] 0 " "Info: Pin \"MDROut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[17\] 0 " "Info: Pin \"MDROut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[18\] 0 " "Info: Pin \"MDROut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[19\] 0 " "Info: Pin \"MDROut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[20\] 0 " "Info: Pin \"MDROut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[21\] 0 " "Info: Pin \"MDROut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[22\] 0 " "Info: Pin \"MDROut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[23\] 0 " "Info: Pin \"MDROut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[24\] 0 " "Info: Pin \"MDROut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[25\] 0 " "Info: Pin \"MDROut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[26\] 0 " "Info: Pin \"MDROut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[27\] 0 " "Info: Pin \"MDROut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[28\] 0 " "Info: Pin \"MDROut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[29\] 0 " "Info: Pin \"MDROut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[30\] 0 " "Info: Pin \"MDROut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MDROut\[31\] 0 " "Info: Pin \"MDROut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[0\] 0 " "Info: Pin \"AluSrcAOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[1\] 0 " "Info: Pin \"AluSrcAOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[2\] 0 " "Info: Pin \"AluSrcAOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[3\] 0 " "Info: Pin \"AluSrcAOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[4\] 0 " "Info: Pin \"AluSrcAOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[5\] 0 " "Info: Pin \"AluSrcAOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[6\] 0 " "Info: Pin \"AluSrcAOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[7\] 0 " "Info: Pin \"AluSrcAOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[8\] 0 " "Info: Pin \"AluSrcAOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[9\] 0 " "Info: Pin \"AluSrcAOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[10\] 0 " "Info: Pin \"AluSrcAOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[11\] 0 " "Info: Pin \"AluSrcAOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[12\] 0 " "Info: Pin \"AluSrcAOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[13\] 0 " "Info: Pin \"AluSrcAOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[14\] 0 " "Info: Pin \"AluSrcAOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[15\] 0 " "Info: Pin \"AluSrcAOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[16\] 0 " "Info: Pin \"AluSrcAOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[17\] 0 " "Info: Pin \"AluSrcAOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[18\] 0 " "Info: Pin \"AluSrcAOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[19\] 0 " "Info: Pin \"AluSrcAOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[20\] 0 " "Info: Pin \"AluSrcAOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[21\] 0 " "Info: Pin \"AluSrcAOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[22\] 0 " "Info: Pin \"AluSrcAOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[23\] 0 " "Info: Pin \"AluSrcAOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[24\] 0 " "Info: Pin \"AluSrcAOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[25\] 0 " "Info: Pin \"AluSrcAOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[26\] 0 " "Info: Pin \"AluSrcAOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[27\] 0 " "Info: Pin \"AluSrcAOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[28\] 0 " "Info: Pin \"AluSrcAOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[29\] 0 " "Info: Pin \"AluSrcAOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[30\] 0 " "Info: Pin \"AluSrcAOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcAOut\[31\] 0 " "Info: Pin \"AluSrcAOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[0\] 0 " "Info: Pin \"AluSrcBOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[1\] 0 " "Info: Pin \"AluSrcBOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[2\] 0 " "Info: Pin \"AluSrcBOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[3\] 0 " "Info: Pin \"AluSrcBOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[4\] 0 " "Info: Pin \"AluSrcBOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[5\] 0 " "Info: Pin \"AluSrcBOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[6\] 0 " "Info: Pin \"AluSrcBOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[7\] 0 " "Info: Pin \"AluSrcBOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[8\] 0 " "Info: Pin \"AluSrcBOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[9\] 0 " "Info: Pin \"AluSrcBOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[10\] 0 " "Info: Pin \"AluSrcBOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[11\] 0 " "Info: Pin \"AluSrcBOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[12\] 0 " "Info: Pin \"AluSrcBOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[13\] 0 " "Info: Pin \"AluSrcBOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[14\] 0 " "Info: Pin \"AluSrcBOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[15\] 0 " "Info: Pin \"AluSrcBOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[16\] 0 " "Info: Pin \"AluSrcBOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[17\] 0 " "Info: Pin \"AluSrcBOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[18\] 0 " "Info: Pin \"AluSrcBOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[19\] 0 " "Info: Pin \"AluSrcBOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[20\] 0 " "Info: Pin \"AluSrcBOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[21\] 0 " "Info: Pin \"AluSrcBOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[22\] 0 " "Info: Pin \"AluSrcBOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[23\] 0 " "Info: Pin \"AluSrcBOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[24\] 0 " "Info: Pin \"AluSrcBOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[25\] 0 " "Info: Pin \"AluSrcBOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[26\] 0 " "Info: Pin \"AluSrcBOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[27\] 0 " "Info: Pin \"AluSrcBOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[28\] 0 " "Info: Pin \"AluSrcBOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[29\] 0 " "Info: Pin \"AluSrcBOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[30\] 0 " "Info: Pin \"AluSrcBOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcBOut\[31\] 0 " "Info: Pin \"AluSrcBOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[0\] 0 " "Info: Pin \"RegAIn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[1\] 0 " "Info: Pin \"RegAIn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[2\] 0 " "Info: Pin \"RegAIn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[3\] 0 " "Info: Pin \"RegAIn\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[4\] 0 " "Info: Pin \"RegAIn\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[5\] 0 " "Info: Pin \"RegAIn\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[6\] 0 " "Info: Pin \"RegAIn\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[7\] 0 " "Info: Pin \"RegAIn\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[8\] 0 " "Info: Pin \"RegAIn\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[9\] 0 " "Info: Pin \"RegAIn\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[10\] 0 " "Info: Pin \"RegAIn\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[11\] 0 " "Info: Pin \"RegAIn\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[12\] 0 " "Info: Pin \"RegAIn\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[13\] 0 " "Info: Pin \"RegAIn\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[14\] 0 " "Info: Pin \"RegAIn\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[15\] 0 " "Info: Pin \"RegAIn\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[16\] 0 " "Info: Pin \"RegAIn\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[17\] 0 " "Info: Pin \"RegAIn\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[18\] 0 " "Info: Pin \"RegAIn\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[19\] 0 " "Info: Pin \"RegAIn\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[20\] 0 " "Info: Pin \"RegAIn\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[21\] 0 " "Info: Pin \"RegAIn\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[22\] 0 " "Info: Pin \"RegAIn\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[23\] 0 " "Info: Pin \"RegAIn\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[24\] 0 " "Info: Pin \"RegAIn\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[25\] 0 " "Info: Pin \"RegAIn\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[26\] 0 " "Info: Pin \"RegAIn\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[27\] 0 " "Info: Pin \"RegAIn\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[28\] 0 " "Info: Pin \"RegAIn\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[29\] 0 " "Info: Pin \"RegAIn\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[30\] 0 " "Info: Pin \"RegAIn\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAIn\[31\] 0 " "Info: Pin \"RegAIn\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[0\] 0 " "Info: Pin \"RegBIn\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[1\] 0 " "Info: Pin \"RegBIn\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[2\] 0 " "Info: Pin \"RegBIn\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[3\] 0 " "Info: Pin \"RegBIn\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[4\] 0 " "Info: Pin \"RegBIn\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[5\] 0 " "Info: Pin \"RegBIn\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[6\] 0 " "Info: Pin \"RegBIn\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[7\] 0 " "Info: Pin \"RegBIn\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[8\] 0 " "Info: Pin \"RegBIn\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[9\] 0 " "Info: Pin \"RegBIn\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[10\] 0 " "Info: Pin \"RegBIn\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[11\] 0 " "Info: Pin \"RegBIn\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[12\] 0 " "Info: Pin \"RegBIn\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[13\] 0 " "Info: Pin \"RegBIn\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[14\] 0 " "Info: Pin \"RegBIn\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[15\] 0 " "Info: Pin \"RegBIn\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[16\] 0 " "Info: Pin \"RegBIn\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[17\] 0 " "Info: Pin \"RegBIn\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[18\] 0 " "Info: Pin \"RegBIn\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[19\] 0 " "Info: Pin \"RegBIn\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[20\] 0 " "Info: Pin \"RegBIn\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[21\] 0 " "Info: Pin \"RegBIn\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[22\] 0 " "Info: Pin \"RegBIn\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[23\] 0 " "Info: Pin \"RegBIn\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[24\] 0 " "Info: Pin \"RegBIn\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[25\] 0 " "Info: Pin \"RegBIn\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[26\] 0 " "Info: Pin \"RegBIn\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[27\] 0 " "Info: Pin \"RegBIn\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[28\] 0 " "Info: Pin \"RegBIn\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[29\] 0 " "Info: Pin \"RegBIn\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[30\] 0 " "Info: Pin \"RegBIn\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBIn\[31\] 0 " "Info: Pin \"RegBIn\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[0\] 0 " "Info: Pin \"funct\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[1\] 0 " "Info: Pin \"funct\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[2\] 0 " "Info: Pin \"funct\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[3\] 0 " "Info: Pin \"funct\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[4\] 0 " "Info: Pin \"funct\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[5\] 0 " "Info: Pin \"funct\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Overflow 0 " "Info: Pin \"Overflow\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zero 0 " "Info: Pin \"Zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PCWCtrl 0 " "Info: Pin \"PCWCtrl\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcA\[0\] 0 " "Info: Pin \"AluSrcA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcA\[1\] 0 " "Info: Pin \"AluSrcA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcB\[0\] 0 " "Info: Pin \"AluSrcB\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcB\[1\] 0 " "Info: Pin \"AluSrcB\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluSrcB\[2\] 0 " "Info: Pin \"AluSrcB\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[0\] 0 " "Info: Pin \"rs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[1\] 0 " "Info: Pin \"rs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[2\] 0 " "Info: Pin \"rs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[3\] 0 " "Info: Pin \"rs\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rs\[4\] 0 " "Info: Pin \"rs\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[0\] 0 " "Info: Pin \"rt\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[1\] 0 " "Info: Pin \"rt\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[2\] 0 " "Info: Pin \"rt\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[3\] 0 " "Info: Pin \"rt\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rt\[4\] 0 " "Info: Pin \"rt\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LessThan 0 " "Info: Pin \"LessThan\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[0\] 0 " "Info: Pin \"inst15_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[1\] 0 " "Info: Pin \"inst15_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[2\] 0 " "Info: Pin \"inst15_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[3\] 0 " "Info: Pin \"inst15_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[4\] 0 " "Info: Pin \"inst15_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[5\] 0 " "Info: Pin \"inst15_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[6\] 0 " "Info: Pin \"inst15_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[7\] 0 " "Info: Pin \"inst15_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[8\] 0 " "Info: Pin \"inst15_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[9\] 0 " "Info: Pin \"inst15_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[10\] 0 " "Info: Pin \"inst15_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[11\] 0 " "Info: Pin \"inst15_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[12\] 0 " "Info: Pin \"inst15_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[13\] 0 " "Info: Pin \"inst15_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[14\] 0 " "Info: Pin \"inst15_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "inst15_0\[15\] 0 " "Info: Pin \"inst15_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[0\] 0 " "Info: Pin \"ALURegOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[1\] 0 " "Info: Pin \"ALURegOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[2\] 0 " "Info: Pin \"ALURegOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[3\] 0 " "Info: Pin \"ALURegOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[4\] 0 " "Info: Pin \"ALURegOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[5\] 0 " "Info: Pin \"ALURegOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[6\] 0 " "Info: Pin \"ALURegOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[7\] 0 " "Info: Pin \"ALURegOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[8\] 0 " "Info: Pin \"ALURegOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[9\] 0 " "Info: Pin \"ALURegOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[10\] 0 " "Info: Pin \"ALURegOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[11\] 0 " "Info: Pin \"ALURegOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[12\] 0 " "Info: Pin \"ALURegOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[13\] 0 " "Info: Pin \"ALURegOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[14\] 0 " "Info: Pin \"ALURegOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[15\] 0 " "Info: Pin \"ALURegOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[16\] 0 " "Info: Pin \"ALURegOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[17\] 0 " "Info: Pin \"ALURegOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[18\] 0 " "Info: Pin \"ALURegOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[19\] 0 " "Info: Pin \"ALURegOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[20\] 0 " "Info: Pin \"ALURegOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[21\] 0 " "Info: Pin \"ALURegOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[22\] 0 " "Info: Pin \"ALURegOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[23\] 0 " "Info: Pin \"ALURegOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[24\] 0 " "Info: Pin \"ALURegOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[25\] 0 " "Info: Pin \"ALURegOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[26\] 0 " "Info: Pin \"ALURegOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[27\] 0 " "Info: Pin \"ALURegOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[28\] 0 " "Info: Pin \"ALURegOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[29\] 0 " "Info: Pin \"ALURegOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[30\] 0 " "Info: Pin \"ALURegOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALURegOut\[31\] 0 " "Info: Pin \"ALURegOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[0\] 0 " "Info: Pin \"CurState\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[1\] 0 " "Info: Pin \"CurState\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[2\] 0 " "Info: Pin \"CurState\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[3\] 0 " "Info: Pin \"CurState\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[4\] 0 " "Info: Pin \"CurState\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[5\] 0 " "Info: Pin \"CurState\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CurState\[6\] 0 " "Info: Pin \"CurState\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 03:27:52 2019 " "Info: Processing ended: Sat May 18 03:27:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Info: Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
