{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "27001@admin " "Can't contact license server \"27001@admin\" -- this server will be ignored" {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored" 0 0 "" 0 -1 1569966090609 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1569966090615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1569966090616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 02 00:41:28 2019 " "Processing started: Wed Oct 02 00:41:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1569966090616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1569966090616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dynamic -c dynamic " "Command: quartus_map --read_settings_files=on --write_settings_files=off dynamic -c dynamic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1569966090616 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1569966090907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_top_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_top_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_top-struc " "Found design unit 1: mc8051_top-struc" {  } { { "mc8051_top_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_top_struc.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_top_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_top_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_top " "Found entity 1: mc8051_top" {  } { { "mc8051_top_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_top_.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_tmrctr_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_tmrctr_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_tmrctr-rtl " "Found design unit 1: mc8051_tmrctr-rtl" {  } { { "mc8051_tmrctr_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_tmrctr_rtl.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_tmrctr_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_tmrctr_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_tmrctr " "Found entity 1: mc8051_tmrctr" {  } { { "mc8051_tmrctr_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_tmrctr_.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_siu_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_siu_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_siu-rtl " "Found design unit 1: mc8051_siu-rtl" {  } { { "mc8051_siu_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_siu_rtl.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_siu_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_siu_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_siu " "Found entity 1: mc8051_siu" {  } { { "mc8051_siu_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_siu_.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_p.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_p " "Found design unit 1: mc8051_p" {  } { { "mc8051_p.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_p.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_core_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_core_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_core-struc " "Found design unit 1: mc8051_core-struc" {  } { { "mc8051_core_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_core_struc.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_core_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_core_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_core " "Found entity 1: mc8051_core" {  } { { "mc8051_core_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_core_.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_control_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_control_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_control-struc " "Found design unit 1: mc8051_control-struc" {  } { { "mc8051_control_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_control_struc.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_control_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_control_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_control " "Found entity 1: mc8051_control" {  } { { "mc8051_control_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_control_.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_alu_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mc8051_alu_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mc8051_alu-struc " "Found design unit 1: mc8051_alu-struc" {  } { { "mc8051_alu_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_alu_struc.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mc8051_alu_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file mc8051_alu_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 mc8051_alu " "Found entity 1: mc8051_alu" {  } { { "mc8051_alu_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/mc8051_alu_.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcml_adjust_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file dcml_adjust_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcml_adjust-rtl " "Found design unit 1: dcml_adjust-rtl" {  } { { "dcml_adjust_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/dcml_adjust_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcml_adjust_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file dcml_adjust_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 dcml_adjust " "Found entity 1: dcml_adjust" {  } { { "dcml_adjust_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/dcml_adjust_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_mem_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file control_mem_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_mem-rtl " "Found design unit 1: control_mem-rtl" {  } { { "control_mem_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/control_mem_rtl.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_mem_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file control_mem_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 control_mem " "Found entity 1: control_mem" {  } { { "control_mem_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/control_mem_.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file control_fsm_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_fsm-rtl " "Found design unit 1: control_fsm-rtl" {  } { { "control_fsm_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/control_fsm_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file control_fsm_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 control_fsm " "Found entity 1: control_fsm" {  } { { "control_fsm_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/control_fsm_.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_mltplr_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file comb_mltplr_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb_mltplr-rtl " "Found design unit 1: comb_mltplr-rtl" {  } { { "comb_mltplr_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/comb_mltplr_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_mltplr_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file comb_mltplr_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 comb_mltplr " "Found entity 1: comb_mltplr" {  } { { "comb_mltplr_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/comb_mltplr_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_divider_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file comb_divider_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb_divider-rtl " "Found design unit 1: comb_divider-rtl" {  } { { "comb_divider_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/comb_divider_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comb_divider_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file comb_divider_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 comb_divider " "Found entity 1: comb_divider" {  } { { "comb_divider_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/comb_divider_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumux_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alumux_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alumux-rtl " "Found design unit 1: alumux-rtl" {  } { { "alumux_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/alumux_rtl.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumux_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file alumux_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alumux " "Found entity 1: alumux" {  } { { "alumux_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/alumux_.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucore_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file alucore_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alucore-rtl " "Found design unit 1: alucore-rtl" {  } { { "alucore_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/alucore_rtl.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucore_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file alucore_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 alucore " "Found entity 1: alucore" {  } { { "alucore_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/alucore_.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_ovcy_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file addsub_ovcy_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_ovcy-rtl " "Found design unit 1: addsub_ovcy-rtl" {  } { { "addsub_ovcy_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_ovcy_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_ovcy_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file addsub_ovcy_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_ovcy " "Found entity 1: addsub_ovcy" {  } { { "addsub_ovcy_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_ovcy_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_cy_rtl.vhd 1 0 " "Found 1 design units, including 0 entities, in source file addsub_cy_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_cy-rtl " "Found design unit 1: addsub_cy-rtl" {  } { { "addsub_cy_rtl.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_cy_rtl.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_cy_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file addsub_cy_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_cy " "Found entity 1: addsub_cy" {  } { { "addsub_cy_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_cy_.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_core_struc.vhd 1 0 " "Found 1 design units, including 0 entities, in source file addsub_core_struc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub_core-struc " "Found design unit 1: addsub_core-struc" {  } { { "addsub_core_struc.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_core_struc.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1569966091419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_core_.vhd 1 1 " "Found 1 design units, including 1 entities, in source file addsub_core_.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 addsub_core " "Found entity 1: addsub_core" {  } { { "addsub_core_.vhd" "" { Text "E:/study/Labs/Components/lab5/dynamic/addsub_core_.vhd" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic " "Found entity 1: dynamic" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file my_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_rom " "Found entity 1: my_rom" {  } { { "my_rom.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/my_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1569966091427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1569966091427 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg1_out dynamic.v(36) " "Verilog HDL Procedural Assignment error at dynamic.v(36): object \"seg1_out\" on left-hand side of assignment must have a variable data type" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 36 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1569966091454 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg2_out dynamic.v(37) " "Verilog HDL Procedural Assignment error at dynamic.v(37): object \"seg2_out\" on left-hand side of assignment must have a variable data type" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 37 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1569966091455 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg3_out dynamic.v(38) " "Verilog HDL Procedural Assignment error at dynamic.v(38): object \"seg3_out\" on left-hand side of assignment must have a variable data type" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 38 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1569966091455 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg1_out dynamic.v(42) " "Verilog HDL Procedural Assignment error at dynamic.v(42): object \"seg1_out\" on left-hand side of assignment must have a variable data type" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 42 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1569966091455 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg2_out dynamic.v(43) " "Verilog HDL Procedural Assignment error at dynamic.v(43): object \"seg2_out\" on left-hand side of assignment must have a variable data type" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 43 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1569966091455 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg3_out dynamic.v(44) " "Verilog HDL Procedural Assignment error at dynamic.v(44): object \"seg3_out\" on left-hand side of assignment must have a variable data type" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 44 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1569966091455 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg1_out dynamic.v(48) " "Verilog HDL Procedural Assignment error at dynamic.v(48): object \"seg1_out\" on left-hand side of assignment must have a variable data type" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 48 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1569966091455 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg2_out dynamic.v(49) " "Verilog HDL Procedural Assignment error at dynamic.v(49): object \"seg2_out\" on left-hand side of assignment must have a variable data type" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 49 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1569966091455 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg3_out dynamic.v(50) " "Verilog HDL Procedural Assignment error at dynamic.v(50): object \"seg3_out\" on left-hand side of assignment must have a variable data type" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 50 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1569966091455 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg1_out dynamic.v(54) " "Verilog HDL Procedural Assignment error at dynamic.v(54): object \"seg1_out\" on left-hand side of assignment must have a variable data type" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 54 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1569966091455 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg2_out dynamic.v(55) " "Verilog HDL Procedural Assignment error at dynamic.v(55): object \"seg2_out\" on left-hand side of assignment must have a variable data type" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 55 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1569966091456 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "seg3_out dynamic.v(56) " "Verilog HDL Procedural Assignment error at dynamic.v(56): object \"seg3_out\" on left-hand side of assignment must have a variable data type" {  } { { "dynamic.v" "" { Text "E:/study/Labs/Components/lab5/dynamic/dynamic.v" 56 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1569966091456 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 12 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1569966091551 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 02 00:41:31 2019 " "Processing ended: Wed Oct 02 00:41:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1569966091551 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1569966091551 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1569966091551 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1569966091551 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 2 s " "Quartus II Full Compilation was unsuccessful. 14 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1569966092118 ""}
