synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 15 18:48:01 2025


Command Line:  synthesis -f Semafor_complet_impl1_lattice.synproj -gui -msgset C:/Proiect ED/FPGA Semafor_complet/promote.xml 

Synthesis options:
The -a option is MachXO3LF.
The -s option is 6.
The -t option is CABGA256.
The -d option is LCMXO3LF-6900C.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO3LF

### Device  : LCMXO3LF-6900C

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
The -top option is not used.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Proiect ED/FPGA Semafor_complet (searchpath added)
-p C:/lscc/diamond/3.13/ispfpga/xo3c00f/data (searchpath added)
-p C:/Proiect ED/FPGA Semafor_complet/impl1 (searchpath added)
-p C:/Proiect ED/FPGA Semafor_complet (searchpath added)
Verilog design file = C:/Proiect ED/FPGA Semafor_complet/impl1/source/Semafor_complet.v
NGD file = Semafor_complet_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING - synthesis: Setting semaforFPGA as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/proiect ed/fpga semafor_complet/impl1/source/semafor_complet.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Top module name (Verilog): semaforFPGA
INFO - synthesis: c:/proiect ed/fpga semafor_complet/impl1/source/semafor_complet.v(1): compiling module semaforFPGA. VERI-1018
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.17.
Top-level module name = semaforFPGA.



GSR instance connected to net rst_c.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in semaforFPGA_drc.log.
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file Semafor_complet_impl1.ngd.

################### Begin Area Report (semaforFPGA)######################
Number of register bits => 43 of 7485 (0 % )
CCU2D => 13
FD1P3AY => 3
FD1P3IX => 7
FD1S3AX => 2
FD1S3IX => 31
GSR => 1
IB => 3
INV => 1
LUT4 => 48
OB => 42
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 25
  Net : puls_c, loads : 3
Clock Enable Nets
Number of Clock Enables: 6
Top 6 highest fanout Clock Enables:
  Net : puls_N_34_enable_10, loads : 10
  Net : puls_N_34_enable_3, loads : 1
  Net : puls_N_34_enable_4, loads : 1
  Net : puls_N_34_enable_5, loads : 1
  Net : puls_N_34_enable_1, loads : 1
  Net : puls_N_34_enable_2, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n697, loads : 24
  Net : puls_N_34, loads : 18
  Net : n258, loads : 14
  Net : timp_c_0, loads : 10
  Net : puls_N_34_enable_10, loads : 10
  Net : timp_c_1, loads : 9
  Net : timp_buton_c_0, loads : 9
  Net : timp_c_2, loads : 8
  Net : timp_c_3, loads : 7
  Net : timp_buton_c_2, loads : 7
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk_c]                   |  200.000 MHz|  154.991 MHz|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets puls_c]                  |  200.000 MHz|  125.676 MHz|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 60.512  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.281  secs
--------------------------------------------------------------
