// VERILOG_OUTPUT: a.v

// additional fix

var Kernel.MT int[1024] = {0};

def main() {
  var i int;
  i = 1;
  var cur int;
  var prev int;
  prev = MT[0];
  cur = prev + 1;
  MT[i] = cur;
  assert(MT[1] == 1);
}

compile();
writeHdl("a.v");

// main should run later not to write ram.
main();
