[
    {
        "age": null,
        "album": "",
        "author": "/u/ShockleyTransistor",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-26T15:02:49.257187+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-26T14:17:17+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1pw5b8d/riscv_rp2350_based_expansion_card_for_framework/\"> <img src=\"https://external-preview.redd.it/He9pGoa9CllGtCZaLO8zxLiM1CJYw8ReHDA81rp0ecg.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=f4d0ee777fc6d2debeb64bdb7d017c5c244b545a\" alt=\"RISC-V (RP2350) based expansion card for Framework laptops reviewed by Hackaday\" title=\"RISC-V (RP2350) based expansion card for Framework laptops reviewed by Hackaday\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ShockleyTransistor\"> /u/ShockleyTransistor </a> <br/> <span><a href=\"https://hackaday.com/2025/12/08/rp2350-done-framework-style/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pw5b8d/riscv_rp2350_based_expansion_card_for_framework/\">[comments]</a></span> </td></tr></table>",
        "id": 4410300,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pw5b8d/riscv_rp2350_based_expansion_card_for_framework",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/He9pGoa9CllGtCZaLO8zxLiM1CJYw8ReHDA81rp0ecg.jpeg?width=640&crop=smart&auto=webp&s=f4d0ee777fc6d2debeb64bdb7d017c5c244b545a",
        "title": "RISC-V (RP2350) based expansion card for Framework laptops reviewed by Hackaday",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/TJSnider1984",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-26T10:36:10.866527+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-26T09:35:35+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1pw0fhm/qualcomms_xqci_riscv_extension_now_deemed/\"> <img src=\"https://external-preview.redd.it/k45Og_334xoYRo9yCDpljA_YbYz0wQ_rhBasMVjTdcE.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=b9ad85c73643caca495823761038a37ca3fb8c7b\" alt=\"Qualcomm's Xqci RISC-V Extension Now Deemed Non-Experimental For LLVM 22\" title=\"Qualcomm's Xqci RISC-V Extension Now Deemed Non-Experimental For LLVM 22\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>I&#39;d not heard of this extension... ( <a href=\"https://docs.alexrp.com/riscv/qualcomm_xqciu_v0_5_1.pdf\">https://docs.alexrp.com/riscv/qualcomm_xqciu_v0_5_1.pdf</a> )</p> <p>&quot;The Xqci extension includes a set of instructions that improve RISC-V code density and performance in microontrollers. &quot;</p> <p>Of note it provides several new CSRs of which one is the &quot;Flags register (Condition Code Register + co-processor flags)&quot;, I seem to remember some discussion about w",
        "id": 4408932,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pw0fhm/qualcomms_xqci_riscv_extension_now_deemed",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/k45Og_334xoYRo9yCDpljA_YbYz0wQ_rhBasMVjTdcE.jpeg?width=640&crop=smart&auto=webp&s=b9ad85c73643caca495823761038a37ca3fb8c7b",
        "title": "Qualcomm's Xqci RISC-V Extension Now Deemed Non-Experimental For LLVM 22",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/m_z_s",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-12-26T09:31:05.492277+00:00",
        "date_dead_since": null,
        "date_published": "2025-12-26T07:32:48+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><a href=\"https://www.trendforce.com/news/2025/12/24/news-smic-reportedly-raises-prices-by-10-memory-products-lead-the-way/\">https://www.trendforce.com/news/2025/12/24/news-smic-reportedly-raises-prices-by-10-memory-products-lead-the-way/</a></p> <p>Partially attributable to increases in wafer prices, partially attributable to nodes running at close to maximum capacity. This will directly effect the price of <del>RISC-V</del> SoC&#39;s.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/m_z_s\"> /u/m_z_s </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pvyli8/smic_reportedly_raises_prices_by_10/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1pvyli8/smic_reportedly_raises_prices_by_10/\">[comments]</a></span>",
        "id": 4408606,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1pvyli8/smic_reportedly_raises_prices_by_10",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "SMIC Reportedly Raises Prices by 10%",
        "vote": 0
    }
]