// Seed: 2412118359
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_12(
      1, id_8, 1
  );
  wire id_13 = id_10;
  assign id_6  = 1 - 1'b0;
  assign id_11 = id_10;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input uwire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    output logic id_8,
    output tri id_9
);
  wire id_11;
  module_0(
      id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11, id_11
  );
  always @(id_7) begin
    id_8 <= 1;
  end
endmodule
