// Seed: 1428582564
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input supply0 id_4
);
  assign id_0 = -1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output tri id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wor id_5,
    input wire id_6,
    input supply0 id_7,
    input tri id_8,
    output uwire id_9,
    input tri0 id_10
);
  logic id_12;
  wire ["" : -1] id_13;
  wire [-1 : -1 'b0] id_14;
  logic id_15 = 1;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_7,
      id_6,
      id_1
  );
endmodule
