Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Mar 11 23:24:07 2024
| Host         : artti-desktop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : finn_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  1000        
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19349)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40561)
5. checking no_input_delay (11)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19349)
----------------------------
 There are 19349 register/latch pins with no clock driven by root clock pin: ap_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40561)
----------------------------------------------------
 There are 40561 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                40568          inf        0.000                      0                40568           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.064ns  (logic 1.044ns (20.627%)  route 4.019ns (79.373%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.920     0.920 f  ap_rst_n_IBUF_inst/O
                         net (fo=40, routed)          3.567     4.488    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X14Y1          LUT1 (Prop_lut1_I0_O)        0.124     4.612 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.452     5.064    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X14Y1          FDRE                                         r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.827ns  (logic 1.044ns (27.293%)  route 2.783ns (72.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.920     0.920 f  ap_rst_n_IBUF_inst/O
                         net (fo=40, routed)          2.072     2.993    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y11         LUT1 (Prop_lut1_I0_O)        0.124     3.117 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.710     3.827    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y11         FDRE                                         r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.309ns  (logic 0.195ns (14.876%)  route 1.115ns (85.124%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 f  ap_rst_n_IBUF_inst/O
                         net (fo=40, routed)          0.891     1.041    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X10Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.086 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.223     1.309    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X10Y11         FDRE                                         r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 0.195ns (10.432%)  route 1.672ns (89.568%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 f  ap_rst_n (IN)
                         net (fo=0)                   0.000     0.000    ap_rst_n
    V5                   IBUF (Prop_ibuf_I_O)         0.150     0.150 f  ap_rst_n_IBUF_inst/O
                         net (fo=40, routed)          1.532     1.682    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X14Y1          LUT1 (Prop_lut1_I0_O)        0.045     1.727 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.140     1.867    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X14Y1          FDRE                                         r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         40566 Endpoints
Min Delay         40566 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.304ns  (logic 2.071ns (8.521%)  route 22.233ns (91.479%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=216, routed)         2.020     2.476    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X44Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.600 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[4]_i_480/O
                         net (fo=1038, routed)       14.662    17.263    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]_i_197_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I4_O)        0.124    17.387 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[2]_i_474/O
                         net (fo=1, routed)           0.000    17.387    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[2]_i_474_n_3
    SLICE_X107Y122       MUXF7 (Prop_muxf7_I0_O)      0.212    17.599 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[2]_i_221/O
                         net (fo=1, routed)           0.000    17.599    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[2]_i_221_n_3
    SLICE_X107Y122       MUXF8 (Prop_muxf8_I1_O)      0.094    17.693 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[2]_i_93/O
                         net (fo=1, routed)           2.267    19.960    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[2]_i_93_n_3
    SLICE_X86Y106        LUT6 (Prop_lut6_I3_O)        0.316    20.276 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[2]_i_30/O
                         net (fo=1, routed)           0.000    20.276    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[2]_i_30_n_3
    SLICE_X86Y106        MUXF7 (Prop_muxf7_I1_O)      0.214    20.490 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[2]_i_14/O
                         net (fo=1, routed)           0.000    20.490    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[2]_i_14_n_3
    SLICE_X86Y106        MUXF8 (Prop_muxf8_I1_O)      0.088    20.578 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[2]_i_6/O
                         net (fo=1, routed)           2.624    23.202    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[2]_i_6_n_3
    SLICE_X49Y64         LUT6 (Prop_lut6_I5_O)        0.319    23.521 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[2]_i_2/O
                         net (fo=1, routed)           0.659    24.180    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/tmp_fu_9388_p2051[2]
    SLICE_X48Y64         LUT6 (Prop_lut6_I5_O)        0.124    24.304 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[2]_i_1/O
                         net (fo=1, routed)           0.000    24.304    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[15]_0[2]
    SLICE_X48Y64         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.962ns  (logic 2.077ns (8.668%)  route 21.885ns (91.332%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=216, routed)         2.020     2.476    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X44Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.600 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[4]_i_480/O
                         net (fo=1038, routed)       14.674    17.274    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]_i_197_0
    SLICE_X106Y116       LUT6 (Prop_lut6_I4_O)        0.124    17.398 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[3]_i_475/O
                         net (fo=1, routed)           0.000    17.398    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[3]_i_475_n_3
    SLICE_X106Y116       MUXF7 (Prop_muxf7_I0_O)      0.212    17.610 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[3]_i_221/O
                         net (fo=1, routed)           0.000    17.610    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[3]_i_221_n_3
    SLICE_X106Y116       MUXF8 (Prop_muxf8_I1_O)      0.094    17.704 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[3]_i_93/O
                         net (fo=1, routed)           1.882    19.586    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[3]_i_93_n_3
    SLICE_X84Y106        LUT6 (Prop_lut6_I3_O)        0.316    19.902 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[3]_i_30/O
                         net (fo=1, routed)           0.000    19.902    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[3]_i_30_n_3
    SLICE_X84Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    20.119 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[3]_i_14/O
                         net (fo=1, routed)           0.000    20.119    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[3]_i_14_n_3
    SLICE_X84Y106        MUXF8 (Prop_muxf8_I1_O)      0.094    20.213 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[3]_i_6/O
                         net (fo=1, routed)           2.634    22.847    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[3]_i_6_n_3
    SLICE_X48Y63         LUT6 (Prop_lut6_I5_O)        0.316    23.163 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[3]_i_2/O
                         net (fo=1, routed)           0.674    23.838    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/tmp_fu_9388_p2051[3]
    SLICE_X48Y63         LUT6 (Prop_lut6_I5_O)        0.124    23.962 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[3]_i_1/O
                         net (fo=1, routed)           0.000    23.962    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[15]_0[3]
    SLICE_X48Y63         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.740ns  (logic 2.082ns (8.770%)  route 21.658ns (91.230%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=216, routed)         2.020     2.476    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X44Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.600 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[4]_i_480/O
                         net (fo=1038, routed)       14.858    17.458    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]_i_197_0
    SLICE_X103Y116       LUT6 (Prop_lut6_I4_O)        0.124    17.582 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[0]_i_474/O
                         net (fo=1, routed)           0.000    17.582    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[0]_i_474_n_3
    SLICE_X103Y116       MUXF7 (Prop_muxf7_I1_O)      0.217    17.799 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]_i_220/O
                         net (fo=1, routed)           0.000    17.799    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]_i_220_n_3
    SLICE_X103Y116       MUXF8 (Prop_muxf8_I1_O)      0.094    17.893 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]_i_93/O
                         net (fo=1, routed)           1.692    19.585    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]_i_93_n_3
    SLICE_X88Y104        LUT6 (Prop_lut6_I3_O)        0.316    19.901 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[0]_i_30/O
                         net (fo=1, routed)           0.000    19.901    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[0]_i_30_n_3
    SLICE_X88Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    20.118 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]_i_14/O
                         net (fo=1, routed)           0.000    20.118    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]_i_14_n_3
    SLICE_X88Y104        MUXF8 (Prop_muxf8_I1_O)      0.094    20.212 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]_i_6/O
                         net (fo=1, routed)           2.644    22.856    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]_i_6_n_3
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.316    23.172 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[0]_i_2/O
                         net (fo=1, routed)           0.444    23.616    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/tmp_fu_9388_p2051[0]
    SLICE_X52Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.740 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[0]_i_1/O
                         net (fo=1, routed)           0.000    23.740    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[15]_0[0]
    SLICE_X52Y62         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.282ns  (logic 2.071ns (8.895%)  route 21.211ns (91.105%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=216, routed)         2.020     2.476    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X44Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.600 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[4]_i_480/O
                         net (fo=1038, routed)       14.351    16.952    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[0]_i_197_0
    SLICE_X107Y118       LUT6 (Prop_lut6_I4_O)        0.124    17.076 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[1]_i_474/O
                         net (fo=1, routed)           0.000    17.076    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[1]_i_474_n_3
    SLICE_X107Y118       MUXF7 (Prop_muxf7_I0_O)      0.212    17.288 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[1]_i_221/O
                         net (fo=1, routed)           0.000    17.288    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[1]_i_221_n_3
    SLICE_X107Y118       MUXF8 (Prop_muxf8_I1_O)      0.094    17.382 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[1]_i_94/O
                         net (fo=1, routed)           1.410    18.792    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[1]_i_94_n_3
    SLICE_X90Y105        LUT6 (Prop_lut6_I3_O)        0.316    19.108 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[1]_i_30/O
                         net (fo=1, routed)           0.000    19.108    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[1]_i_30_n_3
    SLICE_X90Y105        MUXF7 (Prop_muxf7_I1_O)      0.214    19.322 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[1]_i_14/O
                         net (fo=1, routed)           0.000    19.322    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[1]_i_14_n_3
    SLICE_X90Y105        MUXF8 (Prop_muxf8_I1_O)      0.088    19.410 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[1]_i_6/O
                         net (fo=1, routed)           2.945    22.355    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[1]_i_6_n_3
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.319    22.674 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[1]_i_2/O
                         net (fo=1, routed)           0.484    23.158    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/tmp_fu_9388_p2051[1]
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.124    23.282 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[1]_i_1/O
                         net (fo=1, routed)           0.000    23.282    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[15]_0[1]
    SLICE_X44Y62         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.235ns  (logic 2.065ns (9.724%)  route 19.170ns (90.276%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=216, routed)         1.741     2.197    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X46Y65         LUT3 (Prop_lut3_I2_O)        0.124     2.321 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[12]_i_482/O
                         net (fo=1042, routed)       11.505    13.826    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[8]_i_213_0
    SLICE_X108Y92        LUT6 (Prop_lut6_I4_O)        0.124    13.950 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[8]_i_460/O
                         net (fo=1, routed)           0.000    13.950    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[8]_i_460_n_3
    SLICE_X108Y92        MUXF7 (Prop_muxf7_I1_O)      0.214    14.164 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[8]_i_212/O
                         net (fo=1, routed)           0.000    14.164    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[8]_i_212_n_3
    SLICE_X108Y92        MUXF8 (Prop_muxf8_I1_O)      0.088    14.252 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[8]_i_89/O
                         net (fo=1, routed)           2.036    16.288    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[8]_i_89_n_3
    SLICE_X82Y106        LUT6 (Prop_lut6_I3_O)        0.319    16.607 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[8]_i_29/O
                         net (fo=1, routed)           0.000    16.607    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[8]_i_29_n_3
    SLICE_X82Y106        MUXF7 (Prop_muxf7_I0_O)      0.209    16.816 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[8]_i_14/O
                         net (fo=1, routed)           0.000    16.816    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[8]_i_14_n_3
    SLICE_X82Y106        MUXF8 (Prop_muxf8_I1_O)      0.088    16.904 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[8]_i_6/O
                         net (fo=1, routed)           3.135    20.039    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[8]_i_6_n_3
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.319    20.358 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[8]_i_2/O
                         net (fo=1, routed)           0.753    21.111    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/tmp_fu_9388_p2051[8]
    SLICE_X42Y62         LUT6 (Prop_lut6_I5_O)        0.124    21.235 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[8]_i_1/O
                         net (fo=1, routed)           0.000    21.235    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[15]_0[8]
    SLICE_X42Y62         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_348_fu_3534_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.787ns  (logic 1.576ns (7.582%)  route 19.211ns (92.418%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=216, routed)         3.759     4.215    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.124     4.339 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_9/O
                         net (fo=40, routed)          1.960     6.299    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.423 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_5/O
                         net (fo=1, routed)           0.797     7.220    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_5_n_3
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.344 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_2/O
                         net (fo=34, routed)          0.755     8.099    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/nf_fu_6238_reg[21]
    SLICE_X41Y57         LUT4 (Prop_lut4_I2_O)        0.124     8.223 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3/O
                         net (fo=2, routed)           1.147     9.371    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3_n_3
    SLICE_X34Y58         LUT3 (Prop_lut3_I2_O)        0.152     9.523 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_24938[0]_i_1/O
                         net (fo=51, routed)          3.927    13.449    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_ready_int1
    SLICE_X76Y48         LUT3 (Prop_lut3_I1_O)        0.348    13.797 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_320_fu_3422[15]_i_3/O
                         net (fo=64, routed)          5.147    18.944    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_320_fu_3422[15]_i_3_n_3
    SLICE_X106Y44        LUT6 (Prop_lut6_I0_O)        0.124    19.068 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_348_fu_3534[15]_i_1/O
                         net (fo=16, routed)          1.719    20.787    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_348_fu_35340
    SLICE_X102Y37        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_348_fu_3534_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_348_fu_3534_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.787ns  (logic 1.576ns (7.582%)  route 19.211ns (92.418%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=216, routed)         3.759     4.215    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.124     4.339 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_9/O
                         net (fo=40, routed)          1.960     6.299    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.423 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_5/O
                         net (fo=1, routed)           0.797     7.220    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_5_n_3
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.344 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_2/O
                         net (fo=34, routed)          0.755     8.099    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/nf_fu_6238_reg[21]
    SLICE_X41Y57         LUT4 (Prop_lut4_I2_O)        0.124     8.223 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3/O
                         net (fo=2, routed)           1.147     9.371    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3_n_3
    SLICE_X34Y58         LUT3 (Prop_lut3_I2_O)        0.152     9.523 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_24938[0]_i_1/O
                         net (fo=51, routed)          3.927    13.449    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_ready_int1
    SLICE_X76Y48         LUT3 (Prop_lut3_I1_O)        0.348    13.797 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_320_fu_3422[15]_i_3/O
                         net (fo=64, routed)          5.147    18.944    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_320_fu_3422[15]_i_3_n_3
    SLICE_X106Y44        LUT6 (Prop_lut6_I0_O)        0.124    19.068 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_348_fu_3534[15]_i_1/O
                         net (fo=16, routed)          1.719    20.787    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_348_fu_35340
    SLICE_X102Y37        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_348_fu_3534_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_348_fu_3534_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.787ns  (logic 1.576ns (7.582%)  route 19.211ns (92.418%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=216, routed)         3.759     4.215    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.124     4.339 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_9/O
                         net (fo=40, routed)          1.960     6.299    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.423 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_5/O
                         net (fo=1, routed)           0.797     7.220    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_5_n_3
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.344 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_2/O
                         net (fo=34, routed)          0.755     8.099    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/nf_fu_6238_reg[21]
    SLICE_X41Y57         LUT4 (Prop_lut4_I2_O)        0.124     8.223 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3/O
                         net (fo=2, routed)           1.147     9.371    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3_n_3
    SLICE_X34Y58         LUT3 (Prop_lut3_I2_O)        0.152     9.523 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_24938[0]_i_1/O
                         net (fo=51, routed)          3.927    13.449    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_ready_int1
    SLICE_X76Y48         LUT3 (Prop_lut3_I1_O)        0.348    13.797 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_320_fu_3422[15]_i_3/O
                         net (fo=64, routed)          5.147    18.944    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_320_fu_3422[15]_i_3_n_3
    SLICE_X106Y44        LUT6 (Prop_lut6_I0_O)        0.124    19.068 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_348_fu_3534[15]_i_1/O
                         net (fo=16, routed)          1.719    20.787    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_348_fu_35340
    SLICE_X102Y37        FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_348_fu_3534_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.752ns  (logic 1.982ns (9.551%)  route 18.770ns (90.449%))
  Logic Levels:           8  (FDRE=1 LUT3=1 LUT6=3 MUXF7=1 MUXF8=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y62         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/C
    SLICE_X38Y62         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg/Q
                         net (fo=221, routed)         3.586     4.104    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg
    SLICE_X55Y56         LUT3 (Prop_lut3_I1_O)        0.124     4.228 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[13]_i_95/O
                         net (fo=127, routed)         9.450    13.679    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[13]_i_17_0
    SLICE_X107Y123       MUXF8 (Prop_muxf8_S_O)       0.273    13.952 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[12]_i_93/O
                         net (fo=1, routed)           2.045    15.997    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[12]_i_93_n_3
    SLICE_X91Y105        LUT6 (Prop_lut6_I3_O)        0.316    16.313 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[12]_i_30/O
                         net (fo=1, routed)           0.000    16.313    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[12]_i_30_n_3
    SLICE_X91Y105        MUXF7 (Prop_muxf7_I1_O)      0.217    16.530 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[12]_i_14/O
                         net (fo=1, routed)           0.000    16.530    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[12]_i_14_n_3
    SLICE_X91Y105        MUXF8 (Prop_muxf8_I1_O)      0.094    16.624 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[12]_i_6/O
                         net (fo=1, routed)           3.221    19.845    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[12]_i_6_n_3
    SLICE_X45Y62         LUT6 (Prop_lut6_I5_O)        0.316    20.161 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/sparsemux_2049_10_16_1_1_U1/ap_phi_reg_pp0_iter1_inElem_reg_6261[12]_i_2/O
                         net (fo=1, routed)           0.467    20.628    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/tmp_fu_9388_p2051[12]
    SLICE_X42Y62         LUT6 (Prop_lut6_I5_O)        0.124    20.752 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/regslice_both_in0_V_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[12]_i_1/O
                         net (fo=1, routed)           0.000    20.752    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[15]_0[12]
    SLICE_X42Y62         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/ap_phi_reg_pp0_iter1_inElem_reg_6261_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_180_fu_2862_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.584ns  (logic 1.576ns (7.657%)  route 19.008ns (92.343%))
  Logic Levels:           8  (FDRE=1 LUT2=1 LUT3=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/C
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg/Q
                         net (fo=216, routed)         3.759     4.215    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int
    SLICE_X60Y63         LUT2 (Prop_lut2_I0_O)        0.124     4.339 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_9/O
                         net (fo=40, routed)          1.960     6.299    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init
    SLICE_X41Y62         LUT6 (Prop_lut6_I3_O)        0.124     6.423 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_5/O
                         net (fo=1, routed)           0.797     7.220    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_5_n_3
    SLICE_X41Y61         LUT6 (Prop_lut6_I1_O)        0.124     7.344 f  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_phi_reg_pp0_iter1_inElem_reg_6261[15]_i_2/O
                         net (fo=34, routed)          0.755     8.099    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/nf_fu_6238_reg[21]
    SLICE_X41Y57         LUT4 (Prop_lut4_I2_O)        0.124     8.223 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3/O
                         net (fo=2, routed)           1.147     9.371    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_CS_iter1_fsm[1]_i_3_n_3
    SLICE_X34Y58         LUT3 (Prop_lut3_I2_O)        0.152     9.523 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln249_reg_24938[0]_i_1/O
                         net (fo=51, routed)          3.319    12.842    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_ready_int1
    SLICE_X80Y75         LUT3 (Prop_lut3_I1_O)        0.348    13.190 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_128_fu_2654[15]_i_3/O
                         net (fo=64, routed)          5.198    18.388    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_128_fu_2654[15]_i_3_n_3
    SLICE_X107Y97        LUT6 (Prop_lut6_I4_O)        0.124    18.512 r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_180_fu_2862[15]_i_1/O
                         net (fo=16, routed)          2.072    20.584    finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_180_fu_28620
    SLICE_X107Y100       FDRE                                         r  finn_design_i/MatrixVectorActivation_2/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_30/inputBuf_180_fu_2862_reg[10]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X10Y11         FDRE                                         r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X14Y1          FDRE                                         r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/LabelSelect_Batch_0/inst/grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45/block_1_reg_174_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/LabelSelect_Batch_0/inst/grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45/arrayidx77_0_0_0_load12_i_fu_48_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y56         FDRE                         0.000     0.000 r  finn_design_i/LabelSelect_Batch_0/inst/grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45/block_1_reg_174_reg[1]/C
    SLICE_X27Y56         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/LabelSelect_Batch_0/inst/grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45/block_1_reg_174_reg[1]/Q
                         net (fo=1, routed)           0.054     0.195    finn_design_i/LabelSelect_Batch_0/inst/grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45/block_1_reg_174[1]
    SLICE_X26Y56         LUT6 (Prop_lut6_I4_O)        0.045     0.240 r  finn_design_i/LabelSelect_Batch_0/inst/grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45/arrayidx77_0_0_0_load12_i_fu_48[1]_i_1/O
                         net (fo=1, routed)           0.000     0.240    finn_design_i/LabelSelect_Batch_0/inst/grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45/arrayidx77_0_0_0_load12_i_fu_48[1]_i_1_n_0
    SLICE_X26Y56         FDRE                                         r  finn_design_i/LabelSelect_Batch_0/inst/grp_LabelSelect_Batch_0_Pipeline_VITIS_LOOP_488_3_fu_45/arrayidx77_0_0_0_load12_i_fu_48_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln290_reg_13827_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln290_reg_13827_pp0_iter5_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y5          FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln290_reg_13827_pp0_iter4_reg_reg[0]/C
    SLICE_X39Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln290_reg_13827_pp0_iter4_reg_reg[0]/Q
                         net (fo=1, routed)           0.101     0.242    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln290_reg_13827_pp0_iter4_reg
    SLICE_X37Y5          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln290_reg_13827_pp0_iter5_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln290_reg_12807_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln290_reg_12807_pp0_iter2_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln290_reg_12807_pp0_iter1_reg_reg[0]/C
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln290_reg_12807_pp0_iter1_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln290_reg_12807_pp0_iter1_reg
    SLICE_X47Y10         FDRE                                         r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln290_reg_12807_pp0_iter2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln249_reg_13760_pp0_iter3_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln249_reg_13760_pp0_iter4_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln249_reg_13760_pp0_iter3_reg_reg[0]/C
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln249_reg_13760_pp0_iter3_reg_reg[0]/Q
                         net (fo=1, routed)           0.115     0.256    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln249_reg_13760_pp0_iter3_reg
    SLICE_X39Y5          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln249_reg_13760_pp0_iter4_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln249_reg_13760_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln249_reg_13760_pp0_iter3_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y6          FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln249_reg_13760_pp0_iter2_reg_reg[0]/C
    SLICE_X40Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln249_reg_13760_pp0_iter2_reg_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln249_reg_13760_pp0_iter2_reg
    SLICE_X41Y5          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/icmp_ln249_reg_13760_pp0_iter3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_156_reg_15951_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_92_reg_15941_pp0_iter4_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_156_reg_15951_reg[5]/C
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_156_reg_15951_reg[5]/Q
                         net (fo=1, routed)           0.116     0.257    finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_250_reg_15966[5]
    SLICE_X45Y5          FDRE                                         r  finn_design_i/MatrixVectorActivation_0/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_92_reg_15941_pp0_iter4_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_123_reg_14926_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_123_reg_14926_pp0_iter4_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_123_reg_14926_reg[1]/C
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_123_reg_14926_reg[1]/Q
                         net (fo=1, routed)           0.116     0.257    finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_123_reg_14926[1]
    SLICE_X51Y20         FDRE                                         r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_123_reg_14926_pp0_iter4_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_59_reg_14916_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_59_reg_14916_pp0_iter4_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_59_reg_14916_reg[2]/C
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_59_reg_14916_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_59_reg_14916[2]
    SLICE_X47Y19         FDRE                                         r  finn_design_i/MatrixVectorActivation_1/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/add_ln218_59_reg_14916_pp0_iter4_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------





