# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do sim.do
# tb_core
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet work work 
# Modifying W:\Modelsim\vivado_2018_lib\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:42:31 on Aug 10,2023
# vlog -reportprogress 300 -work work ../bench/tb_core.v 
# -- Compiling module tb_core
# 
# Top level modules:
# 	tb_core
# End time: 09:42:31 on Aug 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 09:42:32 on Aug 10,2023
# vlog -reportprogress 300 -work work ../rtl/alu.v ../rtl/alu_ctrl.v ../rtl/core.v ../rtl/ctrl.v ../rtl/data_mem.v ../rtl/dpram.v ../rtl/imm_gen.v ../rtl/inst_mem.v ../rtl/reg_file.v 
# -- Compiling module alu
# -- Compiling module alu_ctrl
# -- Compiling module core
# -- Compiling module ctrl
# -- Compiling module data_mem
# -- Compiling module dpram
# -- Compiling module imm_gen
# -- Compiling module inst_memory
# -- Compiling module reg_file
# 
# Top level modules:
# 	core
# 	inst_memory
# End time: 09:42:32 on Aug 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -do "sim.do" 
# Start time: 09:42:32 on Aug 10,2023
# ** Note: (vsim-3812) Design is being optimized...
# 
# ** Error: ../rtl/core.v(103): Module 'inst_mem' is not defined.
# Optimization failed
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 17
