/** @file
  ARM Mali Dxx display controller family register map

  Copyright (c) 2022, ARM Limited. All rights reserved.<BR>
  SPDX-License-Identifier: BSD-2-Clause-Patent

**/

#ifndef GUARD__E9F9831FC0EF4244863F94D9420A47E0_
#define GUARD__E9F9831FC0EF4244863F94D9420A47E0_

#define GCU__GLB_ARCH_ID             ((UINT32)( 0x0000 ))
#define GCU__GLB_CORE_ID             ((UINT32)( 0x0004 ))
#define GCU__GCU_STATUS              ((UINT32)( 0x00B0 ))
#define GCU__GCU_CONTROL             ((UINT32)( 0x00D0 ))
#define GCU__GCU_CONFIG_VALID0       ((UINT32)( 0x00D4 ))
#define LPU0_LAYER0__OUTPUT_ID0      ((UINT32)( 0x0460 ))
#define LPU0_LAYER0__LR_CONTROL      ((UINT32)( 0x04D0 ))
#define LPU0_LAYER0__LR_FORMAT       ((UINT32)( 0x04D8 ))
#define LPU0_LAYER0__LR_IN_SIZE      ((UINT32)( 0x04E0 ))
#define LPU0_LAYER0__LR_P0_PTR_LOW   ((UINT32)( 0x0500 ))
#define LPU0_LAYER0__LR_P0_PTR_HIGH  ((UINT32)( 0x0504 ))
#define LPU0_LAYER0__LR_P0_STRIDE    ((UINT32)( 0x0508 ))
#define CU0__OUTPUT_ID0              ((UINT32)( 0x0E60 ))
#define CU0__CU_INPUT_ID0            ((UINT32)( 0x0E80 ))
#define CU0__CU_SIZE                 ((UINT32)( 0x0ED4 ))
#define CU0__CU_INPUT0_SIZE          ((UINT32)( 0x0EE0 ))
#define CU0__CU_INPUT0_CONTROL       ((UINT32)( 0x0EE8 ))
#define DOU0_IPS__IPS_INPUT_ID0      ((UINT32)( 0x1A80 ))
#define DOU0_IPS__IPS_SIZE           ((UINT32)( 0x1AD4 ))
#define DOU0_IPS__IPS_DEPTH          ((UINT32)( 0x1AD8 ))
#define DOU0_BS__BS_CONTROL          ((UINT32)( 0x1ED0 ))
#define DOU0_BS__BS_ACTIVESIZE       ((UINT32)( 0x1EE0 ))
#define DOU0_BS__BS_HINTERVALS       ((UINT32)( 0x1EE4 ))
#define DOU0_BS__BS_VINTERVALS       ((UINT32)( 0x1EE8 ))
#define DOU0_BS__BS_SYNC             ((UINT32)( 0x1EEC ))

// highest register offset
#define MAX_REGISTER_OFFSET  ((UINT32)( 0x1EEC ))

#define FIELD__ARCH_ID__MASK           ((UINT32)( 0xFFFF0000 ))
#define FIELD__ARCH_ID__OFFSET         ((UINT32)( 16 ))
#define FIELD__ARCH_MAJOR__MASK        ((UINT32)( 0xF000 ))
#define FIELD__ARCH_MAJOR__OFFSET      ((UINT32)( 12 ))
#define FIELD__ARCH_MINOR__MASK        ((UINT32)( 0xFF0 ))
#define FIELD__ARCH_MINOR__OFFSET      ((UINT32)( 4 ))
#define FIELD__VERSION_STATUS__MASK    ((UINT32)( 0xF ))
#define FIELD__VERSION_STATUS__OFFSET  ((UINT32)( 0 ))
#define FIELD__PRODUCT_ID__MASK        ((UINT32)( 0xFFFF0000 ))
#define FIELD__PRODUCT_ID__OFFSET      ((UINT32)( 16 ))
#define FIELD__VERSION_MAJOR__MASK     ((UINT32)( 0xF000 ))
#define FIELD__VERSION_MAJOR__OFFSET   ((UINT32)( 12 ))
#define FIELD__VERSION_MINOR__MASK     ((UINT32)( 0xFF0 ))
#define FIELD__VERSION_MINOR__OFFSET   ((UINT32)( 4 ))
#define FIELD__VERSION_STATUS__MASK    ((UINT32)( 0xF ))
#define FIELD__VERSION_STATUS__OFFSET  ((UINT32)( 0 ))
#define FIELD__ACTIVE__MASK            ((UINT32)( 0x80000000 ))
#define FIELD__ACTIVE__OFFSET          ((UINT32)( 31 ))
#define FIELD__TCS0__MASK              ((UINT32)( 0x100 ))
#define FIELD__TCS0__OFFSET            ((UINT32)( 8 ))
#define FIELD__MERR__MASK              ((UINT32)( 0x10 ))
#define FIELD__MERR__OFFSET            ((UINT32)( 4 ))
#define FIELD__MODE__MASK              ((UINT32)( 0x7 ))
#define FIELD__MODE__OFFSET            ((UINT32)( 0 ))
#define FIELD__SRST__MASK              ((UINT32)( 0x10000 ))
#define FIELD__SRST__OFFSET            ((UINT32)( 16 ))
#define FIELD__MODE__MASK              ((UINT32)( 0x7 ))
#define FIELD__MODE__OFFSET            ((UINT32)( 0 ))
#define FIELD__CVAL__MASK              ((UINT32)( 0x1 ))
#define FIELD__CVAL__OFFSET            ((UINT32)( 0 ))
#define FIELD__OUTPUT_ID__MASK         ((UINT32)( 0xFFFF ))
#define FIELD__OUTPUT_ID__OFFSET       ((UINT32)( 0 ))
#define FIELD__ARCACHE__MASK           ((UINT32)( 0xF0000000 ))
#define FIELD__ARCACHE__OFFSET         ((UINT32)( 28 ))
#define FIELD__TBUEN__MASK             ((UINT32)( 0x10000 ))
#define FIELD__TBUEN__OFFSET           ((UINT32)( 16 ))
#define FIELD__VFLIP__MASK             ((UINT32)( 0x800 ))
#define FIELD__VFLIP__OFFSET           ((UINT32)( 11 ))
#define FIELD__HFLIP__MASK             ((UINT32)( 0x400 ))
#define FIELD__HFLIP__OFFSET           ((UINT32)( 10 ))
#define FIELD__ROT__MASK               ((UINT32)( 0x300 ))
#define FIELD__ROT__OFFSET             ((UINT32)( 8 ))
#define FIELD__IT__MASK                ((UINT32)( 0x10 ))
#define FIELD__IT__OFFSET              ((UINT32)( 4 ))
#define FIELD__EN__MASK                ((UINT32)( 0x1 ))
#define FIELD__EN__OFFSET              ((UINT32)( 0 ))
#define FIELD__FORMAT__MASK            ((UINT32)( 0x3F ))
#define FIELD__FORMAT__OFFSET          ((UINT32)( 0 ))
#define FIELD__VSIZE__MASK             ((UINT32)( 0x1FFF0000 ))
#define FIELD__VSIZE__OFFSET           ((UINT32)( 16 ))
#define FIELD__HSIZE__MASK             ((UINT32)( 0x1FFF ))
#define FIELD__HSIZE__OFFSET           ((UINT32)( 0 ))
#define FIELD__PTR_LOW__MASK           ((UINT32)( 0xFFFFFFFF ))
#define FIELD__PTR_LOW__OFFSET         ((UINT32)( 0 ))
#define FIELD__PTR_HIGH__MASK          ((UINT32)( 0xFF ))
#define FIELD__PTR_HIGH__OFFSET        ((UINT32)( 0 ))
#define FIELD__STRIDE__MASK            ((UINT32)( 0x1FFFF ))
#define FIELD__STRIDE__OFFSET          ((UINT32)( 0 ))
#define FIELD__OUTPUT_ID__MASK         ((UINT32)( 0xFFFF ))
#define FIELD__OUTPUT_ID__OFFSET       ((UINT32)( 0 ))
#define FIELD__INPUT_ID__MASK          ((UINT32)( 0xFFFF ))
#define FIELD__INPUT_ID__OFFSET        ((UINT32)( 0 ))
#define FIELD__VSIZE__MASK             ((UINT32)( 0x1FFF0000 ))
#define FIELD__VSIZE__OFFSET           ((UINT32)( 16 ))
#define FIELD__HSIZE__MASK             ((UINT32)( 0x1FFF ))
#define FIELD__HSIZE__OFFSET           ((UINT32)( 0 ))
#define FIELD__VSIZE__MASK             ((UINT32)( 0x1FFF0000 ))
#define FIELD__VSIZE__OFFSET           ((UINT32)( 16 ))
#define FIELD__HSIZE__MASK             ((UINT32)( 0x1FFF ))
#define FIELD__HSIZE__OFFSET           ((UINT32)( 0 ))
#define FIELD__LALPHA__MASK            ((UINT32)( 0xFF00 ))
#define FIELD__LALPHA__OFFSET          ((UINT32)( 8 ))
#define FIELD__PMUL__MASK              ((UINT32)( 0x4 ))
#define FIELD__PMUL__OFFSET            ((UINT32)( 2 ))
#define FIELD__PAD__MASK               ((UINT32)( 0x2 ))
#define FIELD__PAD__OFFSET             ((UINT32)( 1 ))
#define FIELD__EN__MASK                ((UINT32)( 0x1 ))
#define FIELD__EN__OFFSET              ((UINT32)( 0 ))
#define FIELD__INPUT_ID__MASK          ((UINT32)( 0xFFFF ))
#define FIELD__INPUT_ID__OFFSET        ((UINT32)( 0 ))
#define FIELD__VSIZE__MASK             ((UINT32)( 0x1FFF0000 ))
#define FIELD__VSIZE__OFFSET           ((UINT32)( 16 ))
#define FIELD__HSIZE__MASK             ((UINT32)( 0x1FFF ))
#define FIELD__HSIZE__OFFSET           ((UINT32)( 0 ))
#define FIELD__OUT_DEPTH__MASK         ((UINT32)( 0xF ))
#define FIELD__OUT_DEPTH__OFFSET       ((UINT32)( 0 ))
#define FIELD__PM__MASK                ((UINT32)( 0x100000 ))
#define FIELD__PM__OFFSET              ((UINT32)( 20 ))
#define FIELD__CRC__MASK               ((UINT32)( 0x40000 ))
#define FIELD__CRC__OFFSET             ((UINT32)( 18 ))
#define FIELD__DL__MASK                ((UINT32)( 0x10000 ))
#define FIELD__DL__OFFSET              ((UINT32)( 16 ))
#define FIELD__TM__MASK                ((UINT32)( 0x1000 ))
#define FIELD__TM__OFFSET              ((UINT32)( 12 ))
#define FIELD__TS__MASK                ((UINT32)( 0x200 ))
#define FIELD__TS__OFFSET              ((UINT32)( 9 ))
#define FIELD__TE__MASK                ((UINT32)( 0x100 ))
#define FIELD__TE__OFFSET              ((UINT32)( 8 ))
#define FIELD__VD__MASK                ((UINT32)( 0x20 ))
#define FIELD__VD__OFFSET              ((UINT32)( 5 ))
#define FIELD__HMASK__MASK             ((UINT32)( 0x10 ))
#define FIELD__HMASK__OFFSET           ((UINT32)( 4 ))
#define FIELD__BM__MASK                ((UINT32)( 0x4 ))
#define FIELD__BM__OFFSET              ((UINT32)( 2 ))
#define FIELD__VM__MASK                ((UINT32)( 0x2 ))
#define FIELD__VM__OFFSET              ((UINT32)( 1 ))
#define FIELD__EN__MASK                ((UINT32)( 0x1 ))
#define FIELD__EN__OFFSET              ((UINT32)( 0 ))
#define FIELD__VACTIVE__MASK           ((UINT32)( 0x1FFF0000 ))
#define FIELD__VACTIVE__OFFSET         ((UINT32)( 16 ))
#define FIELD__HACTIVE__MASK           ((UINT32)( 0x1FFF ))
#define FIELD__HACTIVE__OFFSET         ((UINT32)( 0 ))
#define FIELD__HBACKPORCH__MASK        ((UINT32)( 0x3FF0000 ))
#define FIELD__HBACKPORCH__OFFSET      ((UINT32)( 16 ))
#define FIELD__HFRONTPORCH__MASK       ((UINT32)( 0xFFF ))
#define FIELD__HFRONTPORCH__OFFSET     ((UINT32)( 0 ))
#define FIELD__VBACKPORCH__MASK        ((UINT32)( 0xFF0000 ))
#define FIELD__VBACKPORCH__OFFSET      ((UINT32)( 16 ))
#define FIELD__VFRONTPORCH__MASK       ((UINT32)( 0x3FFF ))
#define FIELD__VFRONTPORCH__OFFSET     ((UINT32)( 0 ))
#define FIELD__VSP__MASK               ((UINT32)( 0x10000000 ))
#define FIELD__VSP__OFFSET             ((UINT32)( 28 ))
#define FIELD__VSYNCWIDTH__MASK        ((UINT32)( 0xFF0000 ))
#define FIELD__VSYNCWIDTH__OFFSET      ((UINT32)( 16 ))
#define FIELD__HSP__MASK               ((UINT32)( 0x1000 ))
#define FIELD__HSP__OFFSET             ((UINT32)( 12 ))
#define FIELD__HSYNCWIDTH__MASK        ((UINT32)( 0x3FF ))
#define FIELD__HSYNCWIDTH__OFFSET      ((UINT32)( 0 ))

// Bit field mask and shifter helpers
#define FIELD_MASK(field_name)              FIELD__ ## field_name ## __MASK
#define FIELD_OFFSET(field_name)            FIELD__ ## field_name ## __OFFSET
#define FIELD_GET(reg_value, field_name)    (((reg_value)    & FIELD_MASK(field_name))  >> FIELD_OFFSET(field_name))
#define FIELD_SET(field_name, field_value)  (((field_value) << FIELD_OFFSET(field_name)) & FIELD_MASK(field_name))
#define FIELD(field_name)                   FIELD_SET(field_name, MAX_UINT32)

#define ARCH      0x4450u
#define CORE_D32  0x0032u
#define CORE_D71  0x0071u

#define GCU_MODE_INACTIVE        FIELD_SET (MODE, 0)
#define GCU_MODE_TBU_CONNECT     FIELD_SET (MODE, 1)
#define GCU_MODE_TBU_DISCONNECT  FIELD_SET (MODE, 2)
#define GCU_MODE_DO0_ACTIVE      FIELD_SET (MODE, 3)

#define ARCACHE_AXIC_NBUF_NCACHE         FIELD_SET (ARCACHE, 0x0)
#define ARCACHE_AXIC_BUF_NCACHE          FIELD_SET (ARCACHE, 0x1)
#define ARCACHE_AXIC_NBUF_CACHE          FIELD_SET (ARCACHE, 0x2)
#define ARCACHE_AXIC_BUF_CACHE           FIELD_SET (ARCACHE, 0x3)
#define ARCACHE_AXIC_NBUF_CACHE_RALLOC   FIELD_SET (ARCACHE, 0x6)
#define ARCACHE_AXIC_BUF_CACHE_RALLOC    FIELD_SET (ARCACHE, 0x7)
#define ARCACHE_AXIC_NBUF_CACHE_WALLOC   FIELD_SET (ARCACHE, 0xA)
#define ARCACHE_AXIC_BUF_CACHE_WALLOC    FIELD_SET (ARCACHE, 0xB)
#define ARCACHE_AXIC_NBUF_CACHE_RWALLOC  FIELD_SET (ARCACHE, 0xE)
#define ARCACHE_AXIC_BUF_CACHE_RWALLOC   FIELD_SET (ARCACHE, 0xF)

#define OUT_DEPTH_10  FIELD_SET (OUT_DEPTH, 10)
#define OUT_DEPTH_8   FIELD_SET (OUT_DEPTH, 8)

#define FORMAT_ARGB_2101010  FIELD_SET (FORMAT, 0)
#define FORMAT_ABGR_2101010  FIELD_SET (FORMAT, 1)
#define FORMAT_RGBA_1010102  FIELD_SET (FORMAT, 2)
#define FORMAT_BGRA_1010102  FIELD_SET (FORMAT, 3)
#define FORMAT_ARGB_8888     FIELD_SET (FORMAT, 8)
#define FORMAT_ABGR_8888     FIELD_SET (FORMAT, 9)
#define FORMAT_RGBA_8888     FIELD_SET (FORMAT, 10)
#define FORMAT_BGRA_8888     FIELD_SET (FORMAT, 11)
#define FORMAT_XRGB_8888     FIELD_SET (FORMAT, 16)
#define FORMAT_XBGR_8888     FIELD_SET (FORMAT, 17)
#define FORMAT_RGBX_8888     FIELD_SET (FORMAT, 18)
#define FORMAT_BGRX_8888     FIELD_SET (FORMAT, 19)
#define FORMAT_RGB_888       FIELD_SET (FORMAT, 24)
#define FORMAT_BGR_888       FIELD_SET (FORMAT, 25)
#define FORMAT_RGBA_5551     FIELD_SET (FORMAT, 32)
#define FORMAT_ABGR_1555     FIELD_SET (FORMAT, 33)
#define FORMAT_RGB_565       FIELD_SET (FORMAT, 34)
#define FORMAT_BGR_565       FIELD_SET (FORMAT, 35)
// ONLY in Rich Layer
#define FORMAT_YUV_422_P2_8  FIELD_SET (FORMAT, 41)
// ONLY in Rich Layer
#define FORMAT_VYUY_422_P1_8  FIELD_SET (FORMAT, 42)
// ONLY in Rich Layer
#define FORMAT_YVYU_422_P1_8  FIELD_SET (FORMAT, 43)

#endif // GUARD__E9F9831FC0EF4244863F94D9420A47E0_
