$date
	Mon Nov 27 00:01:25 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_tb $end
$var wire 1 ! y1 $end
$var wire 1 " y0 $end
$var reg 1 # x0 $end
$var reg 1 $ x1 $end
$var reg 1 % x2 $end
$scope module dut $end
$var wire 1 & and1 $end
$var wire 1 ' and2 $end
$var wire 1 ( not1 $end
$var wire 1 ) not2 $end
$var wire 1 * not3 $end
$var wire 1 + not4 $end
$var wire 1 , not5 $end
$var wire 1 - or1 $end
$var wire 1 . or2 $end
$var wire 1 # x0 $end
$var wire 1 $ x1 $end
$var wire 1 % x2 $end
$var wire 1 " y0 $end
$var wire 1 ! y1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
1-
1,
0+
1*
1)
1(
0'
0&
0%
0$
0#
0"
1!
$end
#20
0!
0,
1.
1+
0-
0(
0*
1#
#40
1&
1(
1*
0#
1$
#60
0&
0(
0*
1#
#80
1!
1,
0.
0+
1-
1(
1*
0)
0"
0'
0#
0$
1%
#100
1"
1'
0!
0,
1.
1+
0-
0(
0*
1#
#120
1&
1(
1*
0#
1$
#140
0&
0(
0*
1#
#160
