0.6
2018.2
Jun 14 2018
20:41:02
E:/EE2026_Lab/Assignment2/Assignment2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/EE2026_Lab/Assignment2/Assignment2.srcs/sim_1/new/simulation_bits.v,1644334815,verilog,,,,simulation_bits,,,,,,,,
E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/five_bits_adder.v,1644333248,verilog,,E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v,,five_bits_adder,,,,,,,,
E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/my_2_to_1_mux.v,1644313714,verilog,,E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v,,my_2_to_1_mux,,,,,,,,
E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/one_bit_adder.v,1644331316,verilog,,E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/seven_bits_adder.v,,one_bit_adder,,,,,,,,
E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/seven_bits_adder.v,1644334726,verilog,,E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/two_bits_adder.v,,seven_bits_adder,,,,,,,,
E:/EE2026_Lab/Assignment2/Assignment2.srcs/sources_1/new/two_bits_adder.v,1644334168,verilog,,E:/EE2026_Lab/Assignment2/Assignment2.srcs/sim_1/new/simulation_bits.v,,two_bits_adder,,,,,,,,
