`timescale 1ns/1ps
module CLK_tb;

reg 				signal_clk;
wire 				signal_clk_N;
reg 	[9:0]		tem;

CLK c1(
	.clk(signal_clk),
	.n(10),
	.clk_N(signal_clk_N)
);

initial begin
	for(tem=0;tem<50;tem=tem+1)begin
		signal_clk=0;
		#100;
		signal_clk=1;
		#100;
	end
	$stop;
end

endmodule