; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_convolution_leaky_relu_21(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, ptr addrspace(1) %4, i32 %5) local_unnamed_addr !dbg !7 {
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %8 = shl i32 %7, 8, !dbg !11
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %10 = shl i32 %9, 1, !dbg !12
  %11 = and i32 %10, 254, !dbg !12
  %12 = or disjoint i32 %8, %11, !dbg !13
  %13 = icmp slt i32 %12, 5120, !dbg !14
  %14 = sdiv i32 %12, 10, !dbg !15
  %15 = srem i32 %14, 128, !dbg !16
  %16 = sext i32 %12 to i64, !dbg !17
  %17 = getelementptr float, ptr addrspace(1) %0, i64 %16, !dbg !17
  %18 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %17, i1 %13) #1, !dbg !18
  %19 = extractvalue { i32, i32 } %18, 0, !dbg !18
  %20 = extractvalue { i32, i32 } %18, 1, !dbg !18
  %21 = sext i32 %15 to i64, !dbg !19
  %22 = getelementptr float, ptr addrspace(1) %2, i64 %21, !dbg !19
  %23 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %22, i1 %13) #1, !dbg !20
  %24 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %22, i1 %13) #1, !dbg !20
  %25 = getelementptr float, ptr addrspace(1) %1, i64 %16, !dbg !21
  %26 = tail call { i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09@$3 ld.global.v2.b32 { $0, $1 }, [ $2 + 0 ];", "=r,=r,l,b"(ptr addrspace(1) %25, i1 %13) #1, !dbg !22
  %27 = extractvalue { i32, i32 } %26, 0, !dbg !22
  %28 = extractvalue { i32, i32 } %26, 1, !dbg !22
  %29 = insertelement <2 x i32> poison, i32 %24, i64 0, !dbg !20
  %30 = insertelement <2 x i32> %29, i32 %23, i64 1, !dbg !20
  %31 = bitcast <2 x i32> %30 to <2 x float>, !dbg !20
  %32 = shufflevector <2 x float> %31, <2 x float> poison, <4 x i32> <i32 0, i32 1, i32 0, i32 1>, !dbg !20
  %33 = insertelement <4 x i32> poison, i32 %28, i64 0, !dbg !22
  %34 = insertelement <4 x i32> %33, i32 %27, i64 1, !dbg !22
  %35 = insertelement <4 x i32> %34, i32 %20, i64 2, !dbg !22
  %36 = insertelement <4 x i32> %35, i32 %19, i64 3, !dbg !22
  %37 = bitcast <4 x i32> %36 to <4 x float>, !dbg !22
  %38 = fadd <4 x float> %32, %37, !dbg !23
  %39 = extractelement <4 x float> %38, i64 3, !dbg !24
  %40 = fmul float %39, 0x3FB99999A0000000, !dbg !25
  %41 = extractelement <4 x float> %38, i64 2, !dbg !24
  %42 = fmul float %41, 0x3FB99999A0000000, !dbg !25
  %43 = fcmp ogt <4 x float> %38, zeroinitializer, !dbg !26
  %44 = extractelement <4 x i1> %43, i64 3, !dbg !27
  %45 = select i1 %44, float %39, float %40, !dbg !24
  %46 = extractelement <4 x i1> %43, i64 2, !dbg !27
  %47 = select i1 %46, float %41, float %42, !dbg !24
  %48 = extractelement <4 x float> %38, i64 1, !dbg !28
  %49 = fmul float %48, 0x3FB99999A0000000, !dbg !29
  %50 = extractelement <4 x float> %38, i64 0, !dbg !28
  %51 = fmul float %50, 0x3FB99999A0000000, !dbg !29
  %52 = extractelement <4 x i1> %43, i64 1, !dbg !30
  %53 = select i1 %52, float %48, float %49, !dbg !28
  %54 = extractelement <4 x i1> %43, i64 0, !dbg !30
  %55 = select i1 %54, float %50, float %51, !dbg !28
  %56 = getelementptr i1, ptr addrspace(1) %3, i64 %16, !dbg !31
  %57 = zext i1 %44 to i8, !dbg !27
  %58 = zext i1 %46 to i8, !dbg !27
  %59 = insertelement <2 x i8> poison, i8 %57, i64 0, !dbg !27
  %60 = insertelement <2 x i8> %59, i8 %58, i64 1, !dbg !27
  %61 = bitcast <2 x i8> %60 to i16, !dbg !27
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %61, ptr addrspace(1) %56, i1 %13) #1, !dbg !27
  %62 = bitcast float %45 to i32, !dbg !32
  %63 = bitcast float %47 to i32, !dbg !32
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %62, i32 %63, ptr addrspace(1) %17, i1 %13) #1, !dbg !32
  %64 = getelementptr i1, ptr addrspace(1) %4, i64 %16, !dbg !33
  %65 = zext i1 %52 to i8, !dbg !30
  %66 = zext i1 %54 to i8, !dbg !30
  %67 = insertelement <2 x i8> poison, i8 %65, i64 0, !dbg !30
  %68 = insertelement <2 x i8> %67, i8 %66, i64 1, !dbg !30
  %69 = bitcast <2 x i8> %68 to i16, !dbg !30
  tail call void asm sideeffect "@$2 st.global.b16 [ $1 + 0 ], { $0 };", "c,l,b"(i16 %69, ptr addrspace(1) %64, i1 %13) #1, !dbg !30
  %70 = bitcast float %53 to i32, !dbg !34
  %71 = bitcast float %55 to i32, !dbg !34
  tail call void asm sideeffect "@$3 st.global.v2.b32 [ $2 + 0 ], { $0, $1 };", "r,r,l,b"(i32 %70, i32 %71, ptr addrspace(1) %25, i1 %13) #1, !dbg !34
  ret void, !dbg !35
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "ctlhbt5ol2loyhanbttckkzosusbzw3go2dnxh2im4fkwebxoscc.py", directory: "inductor_cache/tl")
!4 = !{ptr @triton_poi_fused_convolution_leaky_relu_21, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_leaky_relu_21, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_leaky_relu_21", linkageName: "triton_poi_fused_convolution_leaky_relu_21", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 21, scope: !7)
!16 = !DILocation(line: 25, column: 27, scope: !7)
!17 = !DILocation(line: 26, column: 34, scope: !7)
!18 = !DILocation(line: 26, column: 39, scope: !7)
!19 = !DILocation(line: 27, column: 30, scope: !7)
!20 = !DILocation(line: 27, column: 35, scope: !7)
!21 = !DILocation(line: 28, column: 34, scope: !7)
!22 = !DILocation(line: 28, column: 39, scope: !7)
!23 = !DILocation(line: 35, column: 18, scope: !7)
!24 = !DILocation(line: 34, column: 32, scope: !7)
!25 = !DILocation(line: 33, column: 18, scope: !7)
!26 = !DILocation(line: 36, column: 19, scope: !7)
!27 = !DILocation(line: 39, column: 36, scope: !7)
!28 = !DILocation(line: 38, column: 34, scope: !7)
!29 = !DILocation(line: 37, column: 19, scope: !7)
!30 = !DILocation(line: 41, column: 37, scope: !7)
!31 = !DILocation(line: 39, column: 25, scope: !7)
!32 = !DILocation(line: 40, column: 39, scope: !7)
!33 = !DILocation(line: 41, column: 25, scope: !7)
!34 = !DILocation(line: 42, column: 40, scope: !7)
!35 = !DILocation(line: 42, column: 4, scope: !7)
