/*
 * Copyright 2018-2019 Huawei Technologies Co.,Ltd.All rights reserved.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include <stdio.h>
#include <string.h>
#include <dirent.h>

#include "config.h"
#include "v1/wd_util.h"
#include "v1/drv/dummy_drv.h"
#include "v1/drv/hisi_qm_udrv.h"
#include "v1/drv/hisi_rng_udrv.h"
#include "v1/wd_adapter.h"

#define __ALIGN_MASK(x, mask)  (((x) + (mask)) & ~(mask))
#define ALIGN(x, a) __ALIGN_MASK(x, (typeof(x))(a)-1)

static const struct wd_drv_dio_if hw_dio_tbl[] = { {
		.hw_type = "dummy_v1",
		.open = dummy_set_queue_dio,
		.close = dummy_unset_queue_dio,
		.send = dummy_add_to_dio_q,
		.recv = dummy_get_from_dio_q,
	}, {
		.hw_type = "dummy_v2",
		.open = dummy_set_queue_dio,
		.close = dummy_unset_queue_dio,
		.send = dummy_add_to_dio_q,
		.recv = dummy_get_from_dio_q,
	}, {
		.hw_type = HISI_QM_API_VER_BASE WD_UACCE_API_VER_NOIOMMU_SUBFIX,
		.open = qm_init_queue,
		.close = qm_uninit_queue,
		.send = qm_send,
		.recv = qm_recv,
		.get_sgl_info = qm_get_hwsgl_info,
		.init_sgl = qm_init_hwsgl_mem,
		.uninit_sgl = qm_uninit_hwsgl_mem,
		.sgl_merge = qm_merge_hwsgl,
	}, {
		.hw_type = HISI_QM_API_VER2_BASE WD_UACCE_API_VER_NOIOMMU_SUBFIX,
		.open = qm_init_queue,
		.close = qm_uninit_queue,
		.send = qm_send,
		.recv = qm_recv,
		.get_sgl_info = qm_get_hwsgl_info,
		.init_sgl = qm_init_hwsgl_mem,
		.uninit_sgl = qm_uninit_hwsgl_mem,
		.sgl_merge = qm_merge_hwsgl,
	}, {
		.hw_type = HISI_QM_API_VER3_BASE WD_UACCE_API_VER_NOIOMMU_SUBFIX,
		.open = qm_init_queue,
		.close = qm_uninit_queue,
		.send = qm_send,
		.recv = qm_recv,
		.get_sgl_info = qm_get_hwsgl_info,
		.init_sgl = qm_init_hwsgl_mem,
		.uninit_sgl = qm_uninit_hwsgl_mem,
		.sgl_merge = qm_merge_hwsgl,
	}, {
		.hw_type = HISI_QM_API_VER_BASE,
		.open = qm_init_queue,
		.close = qm_uninit_queue,
		.send = qm_send,
		.recv = qm_recv,
		.get_sgl_info = qm_get_hwsgl_info,
		.init_sgl = qm_init_hwsgl_mem,
		.uninit_sgl = qm_uninit_hwsgl_mem,
		.sgl_merge = qm_merge_hwsgl,
	}, {
		.hw_type = HISI_QM_API_VER2_BASE,
		.open = qm_init_queue,
		.close = qm_uninit_queue,
		.send = qm_send,
		.recv = qm_recv,
		.get_sgl_info = qm_get_hwsgl_info,
		.init_sgl = qm_init_hwsgl_mem,
		.uninit_sgl = qm_uninit_hwsgl_mem,
		.sgl_merge = qm_merge_hwsgl,
	}, {
		.hw_type = HISI_QM_API_VER3_BASE,
		.open = qm_init_queue,
		.close = qm_uninit_queue,
		.send = qm_send,
		.recv = qm_recv,
		.get_sgl_info = qm_get_hwsgl_info,
		.init_sgl = qm_init_hwsgl_mem,
		.uninit_sgl = qm_uninit_hwsgl_mem,
		.sgl_merge = qm_merge_hwsgl,
	}, {
		.hw_type = "hisi-trng-v2",
		.open = rng_init_queue,
		.close = rng_uninit_queue,
		.send = rng_send,
		.recv = rng_recv,
	},
};

#define MAX_HW_TYPE (sizeof(hw_dio_tbl) / sizeof(hw_dio_tbl[0]))

int drv_open(struct wd_queue *q)
{
	struct q_info *qinfo = q->qinfo;
	__u32 i;

	/* try to find another device if the user driver is not available */
	for (i = 0; i < MAX_HW_TYPE; i++) {
		if (!strcmp(qinfo->hw_type,
			hw_dio_tbl[i].hw_type)) {
			qinfo->hw_type_id = i;
			return hw_dio_tbl[qinfo->hw_type_id].open(q);
		}
	}
	WD_ERR("No matched driver to use (%s)!\n", qinfo->hw_type);
	errno = ENODEV;
	return -ENODEV;
}

void drv_close(struct wd_queue *q)
{
	struct q_info *qinfo = q->qinfo;

	hw_dio_tbl[qinfo->hw_type_id].close(q);
}

int drv_send(struct wd_queue *q, void **req, __u32 num)
{
	struct q_info *qinfo = q->qinfo;

	return hw_dio_tbl[qinfo->hw_type_id].send(q, req, num);
}

int drv_recv(struct wd_queue *q, void **req, __u32 num)
{
	struct q_info *qinfo = q->qinfo;

	return hw_dio_tbl[qinfo->hw_type_id].recv(q, req, num);
}

void drv_free_slice(struct wd_queue *q)
{
	struct q_info *qinfo = q->qinfo;
	struct wd_ss_region *rgn;

	while (true) {
		rgn = TAILQ_FIRST(&qinfo->ss_list);
		if (!rgn)
			break;
		TAILQ_REMOVE(&qinfo->ss_list, rgn, next);
		free(rgn);
	}
}

void drv_add_slice(struct wd_queue *q, struct wd_ss_region *rgn)
{
	struct q_info *qinfo = q->qinfo;
	struct wd_ss_region *rg;

	rg = TAILQ_LAST(&qinfo->ss_list, wd_ss_region_list);
	if (rg) {
		if (rg->pa + rg->size == rgn->pa) {
			rg->size += rgn->size;
			free(rgn);
			return;
		}
	}

	TAILQ_INSERT_TAIL(&qinfo->ss_list, rgn, next);
}

void drv_show_ss_slices(struct wd_queue *q)
{
	struct q_info *qinfo = q->qinfo;
	struct wd_ss_region *rgn;
	int i = 0;

	TAILQ_FOREACH(rgn, qinfo->head, next) {
		WD_ERR("slice-%d:size = 0x%lx\n", i, rgn->size);
		i++;
	}
}

void *drv_reserve_mem(struct wd_queue *q, size_t size)
{
	struct wd_ss_region *rgn = NULL;
	struct q_info *qinfo = q->qinfo;
	unsigned long info = 0;
	size_t tmp = size;
	unsigned long i = 0;
	void *ptr = NULL;
	int ret = 1;

	/* Make sure memory map granularity size align */
	if (!qinfo->iommu_type)
		tmp = ALIGN(tmp, WD_UACCE_GRAN_SIZE);

	ptr = wd_drv_mmap_qfr(q, WD_UACCE_QFRT_SS, tmp);
	if (ptr == MAP_FAILED) {
		WD_ERR("wd drv mmap fail!(err = %d)\n", errno);
		return NULL;
	}

	qinfo->ss_va = ptr;
	qinfo->ss_size = tmp;
	tmp = 0;
	while (ret > 0) {
		info = i;
		ret = ioctl(qinfo->fd, WD_UACCE_CMD_GET_SS_DMA, &info);
		if (ret < 0) {
			drv_show_ss_slices(q);
			WD_ERR("get DMA fail!\n");
			goto err_out;
		}
		rgn = malloc(sizeof(*rgn));
		if (!rgn) {
			WD_ERR("alloc ss region fail!\n");
			goto err_out;
		}
		memset(rgn, 0, sizeof(*rgn));

		if (qinfo->iommu_type)
			rgn->size = qinfo->ss_size;
		else
			rgn->size = (info & WD_UACCE_GRAN_NUM_MASK) <<
				WD_UACCE_GRAN_SHIFT;
		rgn->pa = info & (~WD_UACCE_GRAN_NUM_MASK);
		rgn->va = ptr + tmp;
		tmp += rgn->size;
		drv_add_slice(q, rgn);
		i++;
	}

	return ptr;

err_out:
	drv_free_slice(q);
	drv_unmap_reserve_mem(q, ptr, tmp);

	return NULL;
}

void drv_unmap_reserve_mem(struct wd_queue *q, void *addr, size_t size)
{
	wd_drv_unmmap_qfr(q, addr, WD_UACCE_QFRT_SS, size);
}

int drv_get_sgl_info(struct wd_queue *q, struct hw_sgl_info *info)
{
	struct q_info *qinfo = q->qinfo;

	return hw_dio_tbl[qinfo->hw_type_id].get_sgl_info(q, info);
}

int drv_init_sgl(struct wd_queue *q, void *pool, struct wd_sgl *sgl)
{
	struct q_info *qinfo = q->qinfo;

	return hw_dio_tbl[qinfo->hw_type_id].init_sgl(q, pool, sgl);
}

int drv_uninit_sgl(struct wd_queue *q, void *pool, struct wd_sgl *sgl)
{
	struct q_info *qinfo = q->qinfo;

	return hw_dio_tbl[qinfo->hw_type_id].uninit_sgl(q, pool, sgl);
}

int drv_sgl_merge(struct wd_queue *q, void *pool, struct wd_sgl *dst_sgl,
		  struct wd_sgl *src_sgl)
{
	struct q_info *qinfo = q->qinfo;

	return hw_dio_tbl[qinfo->hw_type_id].sgl_merge(q, pool, dst_sgl, src_sgl);
}
