<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-bf537 › include › mach › irq.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irq.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2005-2008 Analog Devices Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2 or later</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _BF537_IRQ_H_</span>
<span class="cp">#define _BF537_IRQ_H_</span>

<span class="cp">#include &lt;mach-common/irq.h&gt;</span>

<span class="cp">#define NR_PERI_INTS		32</span>

<span class="cp">#define IRQ_PLL_WAKEUP		BFIN_IRQ(0)	</span><span class="cm">/* PLL Wakeup Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA_ERROR		BFIN_IRQ(1)	</span><span class="cm">/* DMA Error (general) */</span><span class="cp"></span>
<span class="cp">#define IRQ_GENERIC_ERROR	BFIN_IRQ(2)	</span><span class="cm">/* GENERIC Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_RTC			BFIN_IRQ(3)	</span><span class="cm">/* RTC Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PPI			BFIN_IRQ(4)	</span><span class="cm">/* DMA0 Interrupt (PPI) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_RX		BFIN_IRQ(5)	</span><span class="cm">/* DMA3 Interrupt (SPORT0 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_TX		BFIN_IRQ(6)	</span><span class="cm">/* DMA4 Interrupt (SPORT0 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_RX		BFIN_IRQ(7)	</span><span class="cm">/* DMA5 Interrupt (SPORT1 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_TX		BFIN_IRQ(8)	</span><span class="cm">/* DMA6 Interrupt (SPORT1 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_TWI			BFIN_IRQ(9)	</span><span class="cm">/* TWI Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI			BFIN_IRQ(10)	</span><span class="cm">/* DMA7 Interrupt (SPI) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_RX		BFIN_IRQ(11)	</span><span class="cm">/* DMA8 Interrupt (UART0 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_TX		BFIN_IRQ(12)	</span><span class="cm">/* DMA9 Interrupt (UART0 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_RX		BFIN_IRQ(13)	</span><span class="cm">/* DMA10 Interrupt (UART1 RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_TX		BFIN_IRQ(14)	</span><span class="cm">/* DMA11 Interrupt (UART1 TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN_RX		BFIN_IRQ(15)	</span><span class="cm">/* CAN Receive Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN_TX		BFIN_IRQ(16)	</span><span class="cm">/* CAN Transmit Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PH_INTA_MAC_RX	BFIN_IRQ(17)	</span><span class="cm">/* Port H Interrupt A &amp; DMA1 Interrupt (Ethernet RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PH_INTB_MAC_TX	BFIN_IRQ(18)	</span><span class="cm">/* Port H Interrupt B &amp; DMA2 Interrupt (Ethernet TX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER0		BFIN_IRQ(19)	</span><span class="cm">/* Timer 0 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER1		BFIN_IRQ(20)	</span><span class="cm">/* Timer 1 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER2		BFIN_IRQ(21)	</span><span class="cm">/* Timer 2 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER3		BFIN_IRQ(22)	</span><span class="cm">/* Timer 3 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER4		BFIN_IRQ(23)	</span><span class="cm">/* Timer 4 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER5		BFIN_IRQ(24)	</span><span class="cm">/* Timer 5 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER6		BFIN_IRQ(25)	</span><span class="cm">/* Timer 6 */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER7		BFIN_IRQ(26)	</span><span class="cm">/* Timer 7 */</span><span class="cp"></span>
<span class="cp">#define IRQ_PF_INTA_PG_INTA	BFIN_IRQ(27)	</span><span class="cm">/* Ports F&amp;G Interrupt A */</span><span class="cp"></span>
<span class="cp">#define IRQ_PORTG_INTB		BFIN_IRQ(28)	</span><span class="cm">/* Port G Interrupt B */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM_DMA0		BFIN_IRQ(29)	</span><span class="cm">/* (Memory DMA Stream 0) */</span><span class="cp"></span>
<span class="cp">#define IRQ_MEM_DMA1		BFIN_IRQ(30)	</span><span class="cm">/* (Memory DMA Stream 1) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PF_INTB_WATCH	BFIN_IRQ(31)	</span><span class="cm">/* Watchdog &amp; Port F Interrupt B */</span><span class="cp"></span>

<span class="cp">#define SYS_IRQS		39</span>

<span class="cp">#define IRQ_PPI_ERROR		42	</span><span class="cm">/* PPI Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CAN_ERROR		43	</span><span class="cm">/* CAN Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_ERROR		44	</span><span class="cm">/* MAC Status/Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT0_ERROR	45	</span><span class="cm">/* SPORT0 Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPORT1_ERROR	46	</span><span class="cm">/* SPORT1 Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPI_ERROR		47	</span><span class="cm">/* SPI Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART0_ERROR		48	</span><span class="cm">/* UART Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UART1_ERROR		49	</span><span class="cm">/* UART Error Interrupt */</span><span class="cp"></span>

<span class="cp">#define IRQ_PF0			50</span>
<span class="cp">#define IRQ_PF1			51</span>
<span class="cp">#define IRQ_PF2			52</span>
<span class="cp">#define IRQ_PF3			53</span>
<span class="cp">#define IRQ_PF4			54</span>
<span class="cp">#define IRQ_PF5			55</span>
<span class="cp">#define IRQ_PF6			56</span>
<span class="cp">#define IRQ_PF7			57</span>
<span class="cp">#define IRQ_PF8			58</span>
<span class="cp">#define IRQ_PF9			59</span>
<span class="cp">#define IRQ_PF10		60</span>
<span class="cp">#define IRQ_PF11		61</span>
<span class="cp">#define IRQ_PF12		62</span>
<span class="cp">#define IRQ_PF13		63</span>
<span class="cp">#define IRQ_PF14		64</span>
<span class="cp">#define IRQ_PF15		65</span>

<span class="cp">#define IRQ_PG0			66</span>
<span class="cp">#define IRQ_PG1			67</span>
<span class="cp">#define IRQ_PG2			68</span>
<span class="cp">#define IRQ_PG3			69</span>
<span class="cp">#define IRQ_PG4			70</span>
<span class="cp">#define IRQ_PG5			71</span>
<span class="cp">#define IRQ_PG6			72</span>
<span class="cp">#define IRQ_PG7			73</span>
<span class="cp">#define IRQ_PG8			74</span>
<span class="cp">#define IRQ_PG9			75</span>
<span class="cp">#define IRQ_PG10		76</span>
<span class="cp">#define IRQ_PG11		77</span>
<span class="cp">#define IRQ_PG12		78</span>
<span class="cp">#define IRQ_PG13		79</span>
<span class="cp">#define IRQ_PG14		80</span>
<span class="cp">#define IRQ_PG15		81</span>

<span class="cp">#define IRQ_PH0			82</span>
<span class="cp">#define IRQ_PH1			83</span>
<span class="cp">#define IRQ_PH2			84</span>
<span class="cp">#define IRQ_PH3			85</span>
<span class="cp">#define IRQ_PH4			86</span>
<span class="cp">#define IRQ_PH5			87</span>
<span class="cp">#define IRQ_PH6			88</span>
<span class="cp">#define IRQ_PH7			89</span>
<span class="cp">#define IRQ_PH8			90</span>
<span class="cp">#define IRQ_PH9			91</span>
<span class="cp">#define IRQ_PH10		92</span>
<span class="cp">#define IRQ_PH11		93</span>
<span class="cp">#define IRQ_PH12		94</span>
<span class="cp">#define IRQ_PH13		95</span>
<span class="cp">#define IRQ_PH14		96</span>
<span class="cp">#define IRQ_PH15		97</span>

<span class="cp">#define GPIO_IRQ_BASE		IRQ_PF0</span>

<span class="cp">#define IRQ_MAC_PHYINT		98	</span><span class="cm">/* PHY_INT Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_MMCINT		99	</span><span class="cm">/* MMC Counter Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_RXFSINT		100	</span><span class="cm">/* RX Frame-Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_TXFSINT		101	</span><span class="cm">/* TX Frame-Status Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_WAKEDET		102	</span><span class="cm">/* Wake-Up Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_RXDMAERR	103	</span><span class="cm">/* RX DMA Direction Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_TXDMAERR	104	</span><span class="cm">/* TX DMA Direction Error Interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_MAC_STMDONE		105	</span><span class="cm">/* Station Mgt. Transfer Done Interrupt */</span><span class="cp"></span>

<span class="cp">#define IRQ_MAC_RX		106	</span><span class="cm">/* DMA1 Interrupt (Ethernet RX) */</span><span class="cp"></span>
<span class="cp">#define IRQ_PORTH_INTA		107	</span><span class="cm">/* Port H Interrupt A */</span><span class="cp"></span>

<span class="cp">#if 0</span><span class="c"> /* No Interrupt B support (yet) */</span>
<span class="c">#define IRQ_MAC_TX		108	/* DMA2 Interrupt (Ethernet TX) */</span>
<span class="c">#define IRQ_PORTH_INTB		109	/* Port H Interrupt B */</span>
<span class="cp">#else</span>
<span class="cp">#define IRQ_MAC_TX		IRQ_PH_INTB_MAC_TX</span>
<span class="cp">#endif</span>

<span class="cp">#define IRQ_PORTF_INTA		110	</span><span class="cm">/* Port F Interrupt A */</span><span class="cp"></span>
<span class="cp">#define IRQ_PORTG_INTA		111	</span><span class="cm">/* Port G Interrupt A */</span><span class="cp"></span>

<span class="cp">#if 0</span><span class="c"> /* No Interrupt B support (yet) */</span>
<span class="c">#define IRQ_WATCH		112	/* Watchdog Timer */</span>
<span class="c">#define IRQ_PORTF_INTB		113	/* Port F Interrupt B */</span>
<span class="cp">#else</span>
<span class="cp">#define IRQ_WATCH		IRQ_PF_INTB_WATCH</span>
<span class="cp">#endif</span>

<span class="cp">#define NR_MACH_IRQS		(113 + 1)</span>

<span class="cm">/* IAR0 BIT FIELDS */</span>
<span class="cp">#define IRQ_PLL_WAKEUP_POS	0</span>
<span class="cp">#define IRQ_DMA_ERROR_POS	4</span>
<span class="cp">#define IRQ_ERROR_POS		8</span>
<span class="cp">#define IRQ_RTC_POS		12</span>
<span class="cp">#define IRQ_PPI_POS		16</span>
<span class="cp">#define IRQ_SPORT0_RX_POS	20</span>
<span class="cp">#define IRQ_SPORT0_TX_POS	24</span>
<span class="cp">#define IRQ_SPORT1_RX_POS	28</span>

<span class="cm">/* IAR1 BIT FIELDS */</span>
<span class="cp">#define IRQ_SPORT1_TX_POS	0</span>
<span class="cp">#define IRQ_TWI_POS		4</span>
<span class="cp">#define IRQ_SPI_POS		8</span>
<span class="cp">#define IRQ_UART0_RX_POS	12</span>
<span class="cp">#define IRQ_UART0_TX_POS	16</span>
<span class="cp">#define IRQ_UART1_RX_POS	20</span>
<span class="cp">#define IRQ_UART1_TX_POS	24</span>
<span class="cp">#define IRQ_CAN_RX_POS		28</span>

<span class="cm">/* IAR2 BIT FIELDS */</span>
<span class="cp">#define IRQ_CAN_TX_POS		0</span>
<span class="cp">#define IRQ_MAC_RX_POS		4</span>
<span class="cp">#define IRQ_MAC_TX_POS		8</span>
<span class="cp">#define IRQ_TIMER0_POS		12</span>
<span class="cp">#define IRQ_TIMER1_POS		16</span>
<span class="cp">#define IRQ_TIMER2_POS		20</span>
<span class="cp">#define IRQ_TIMER3_POS		24</span>
<span class="cp">#define IRQ_TIMER4_POS		28</span>

<span class="cm">/* IAR3 BIT FIELDS */</span>
<span class="cp">#define IRQ_TIMER5_POS		0</span>
<span class="cp">#define IRQ_TIMER6_POS		4</span>
<span class="cp">#define IRQ_TIMER7_POS		8</span>
<span class="cp">#define IRQ_PROG_INTA_POS	12</span>
<span class="cp">#define IRQ_PORTG_INTB_POS	16</span>
<span class="cp">#define IRQ_MEM_DMA0_POS	20</span>
<span class="cp">#define IRQ_MEM_DMA1_POS	24</span>
<span class="cp">#define IRQ_WATCH_POS		28</span>

<span class="cp">#define init_mach_irq init_mach_irq</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
