-------------------------------------------------------------------
-- System Generator version 2016.4 VHDL source file.
--
-- Copyright(C) 2013 by Xilinx, Inc.  All rights reserved.  This
-- text/file contains proprietary, confidential information of Xilinx,
-- Inc., is distributed under license from Xilinx, Inc., and may be used,
-- copied and/or disclosed only pursuant to the terms of a valid license
-- agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
-- this text/file solely for design, simulation, implementation and
-- creation of design files limited to Xilinx devices or technologies.
-- Use with non-Xilinx devices or technologies is expressly prohibited
-- and immediately terminates your license unless covered by a separate
-- agreement.
--
-- Xilinx is providing this design, code, or information "as is" solely
-- for use in developing programs and solutions for Xilinx devices.  By
-- providing this design, code, or information as one possible
-- implementation of this feature, application or standard, Xilinx is
-- making no representation that this implementation is free from any
-- claims of infringement.  You are responsible for obtaining any rights
-- you may require for your implementation.  Xilinx expressly disclaims
-- any warranty whatsoever with respect to the adequacy of the
-- implementation, including but not limited to warranties of
-- merchantability or fitness for a particular purpose.
--
-- Xilinx products are not intended for use in life support appliances,
-- devices, or systems.  Use in such applications is expressly prohibited.
--
-- Any modifications that are made to the source code are done at the user's
-- sole risk and will be unsupported.
--
-- This copyright and support notice must be retained as part of this
-- text at all times.  (c) Copyright 1995-2013 Xilinx, Inc.  All rights
-- reserved.
-------------------------------------------------------------------

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

---------------------------------------------------------------------
--
--  Filename      : xlslice.vhd
--
--  Description   : VHDL description of a block that sets the output to a
--                  specified range of the input bits. The output is always
--                  set to an unsigned type with it's binary point at zero.
--
---------------------------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;


entity pfb_fir_8192ch_core_xlslice is
    generic (
        new_msb      : integer := 9;           -- position of new msb
        new_lsb      : integer := 1;           -- position of new lsb
        x_width      : integer := 16;          -- Width of x input
        y_width      : integer := 8);          -- Width of y output
    port (
        x : in std_logic_vector (x_width-1 downto 0);
        y : out std_logic_vector (y_width-1 downto 0));
end pfb_fir_8192ch_core_xlslice;

architecture behavior of pfb_fir_8192ch_core_xlslice is
begin
    y <= x(new_msb downto new_lsb);
end  behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

---------------------------------------------------------------------
--
--  Entity        : xlconvert_pipeline
--
--  Architecture  : behavior
--
--  Description   : Top level VHDL description of fixed point conver block.
--
---------------------------------------------------------------------


library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;


entity sub_entity_pfb_fir_8192ch_core_xlconvert_pipeline is
    generic (
        old_width   : integer := 16;            -- Width of input
        old_bin_pt  : integer := 4;             -- Binary point of input
        old_arith   : integer := xlUnsigned;    -- Type of arith of input
        new_width   : integer := 8;             -- Width of output
        new_bin_pt  : integer := 2;             -- Binary point of output
        new_arith   : integer := xlUnsigned;    -- Type of arith of output
        en_width    : integer := 1;
        en_bin_pt   : integer := 0;
        en_arith    : integer := xlUnsigned;
        quantization : integer := xlTruncate;   -- xlRound or xlTruncate
        overflow    : integer := xlWrap;        -- xlSaturate or xlWrap
        latency     : integer := 1);
    port (
        din : in std_logic_vector (old_width-1 downto 0);
        en  : in std_logic_vector (en_width-1 downto 0);
        ce  : in std_logic;
        clr : in std_logic;
        clk : in std_logic;
        result : out std_logic_vector (new_width-1 downto 0));
end sub_entity_pfb_fir_8192ch_core_xlconvert_pipeline ;

architecture behavior of sub_entity_pfb_fir_8192ch_core_xlconvert_pipeline is
    component synth_reg
        generic (width       : integer;
                 latency     : integer);
        port (i           : in std_logic_vector(width-1 downto 0);
              ce      : in std_logic;
              clr     : in std_logic;
              clk     : in std_logic;
              o       : out std_logic_vector(width-1 downto 0));
    end component;
    constant fp_width : integer := old_width + 2;
    constant fp_bin_pt : integer := old_bin_pt;
    constant fp_arith : integer := old_arith;
    constant q_width : integer := (old_width + 2) + (new_bin_pt - old_bin_pt);
    constant q_bin_pt : integer := new_bin_pt;
    constant q_arith : integer := old_arith;
    signal full_precision_result_in, full_precision_result_out
	: std_logic_vector(fp_width-1 downto 0);
    signal quantized_result_in, quantized_result_out
	: std_logic_vector(q_width-1 downto 0);
    signal result_in : std_logic_vector(new_width-1 downto 0):= (others => '0');
    signal internal_ce : std_logic;

begin
    internal_ce <= ce and en(0);

    fp_result : process (din)
    begin
	full_precision_result_in <= cast(din, old_bin_pt,
					 fp_width, fp_bin_pt, fp_arith);
    end process;

    latency_fpr : if (latency > 2)
    generate
        reg_fpr : synth_reg
            generic map ( width => fp_width,
                          latency => 1)
            port map (i => full_precision_result_in,
                      ce => internal_ce,
                      clr => clr,
                      clk => clk,
                      o => full_precision_result_out);
    end generate;

    no_latency_fpr : if (latency < 3)
    generate
	full_precision_result_out <= full_precision_result_in;
    end generate;

    xlround_generate : if (quantization = xlRound)
    generate
      xlround_result : process (full_precision_result_out)
      begin
	  quantized_result_in <= round_towards_inf(full_precision_result_out,
						   fp_width, fp_bin_pt,
						   fp_arith, q_width, q_bin_pt,
						   q_arith);
      end process;
    end generate; --xlround_generate

    xlroundbanker_generate : if (quantization = xlRoundBanker)
    generate
      xlroundbanker_result : process (full_precision_result_out)
      begin
	  quantized_result_in <= round_towards_even(full_precision_result_out,
						   fp_width, fp_bin_pt,
						   fp_arith, q_width, q_bin_pt,
						   q_arith);
      end process;
    end generate; --xlroundbanker_generate

    xltruncate_generate : if (quantization = xlTruncate)
    generate
      xltruncate_result : process (full_precision_result_out)
      begin
	  quantized_result_in <= trunc(full_precision_result_out,
				       fp_width, fp_bin_pt,
				       fp_arith, q_width, q_bin_pt,
				       q_arith);
      end process;
    end generate; --xltruncate_result

    latency_qr : if (latency > 1)
    generate
        reg_qr : synth_reg
            generic map ( width => q_width,
                          latency => 1)
            port map (i => quantized_result_in,
                      ce => internal_ce,
                      clr => clr,
                      clk => clk,
                      o => quantized_result_out);
    end generate;

    no_latency_qr : if (latency < 2)
    generate
	quantized_result_out <= quantized_result_in;
    end generate;

    xlsaturate_generate : if (overflow = xlSaturate)
    generate
      xlsaturate_result : process (quantized_result_out)
      begin
	  result_in <= saturation_arith(quantized_result_out, q_width, q_bin_pt,
                                       q_arith, new_width, new_bin_pt, new_arith);
      end process;
    end generate; --xltruncate_result

    xlwrap_generate : if (overflow = xlWrap)
    generate
      xlwrap_result : process (quantized_result_out)
      begin
	  result_in <= wrap_arith(quantized_result_out, q_width, q_bin_pt,
				  q_arith, new_width, new_bin_pt, new_arith);
      end process;
    end generate; --xltruncate_result

    latency_gt_3 : if (latency > 3)
    generate
        reg_out : synth_reg
            generic map ( width => new_width,
                          latency => latency-2)
            port map (i => result_in,
                      ce => internal_ce,
                      clr => clr,
                      clk => clk,
                      o => result);
    end generate;

    latency_lt_4 : if ((latency < 4) and (latency > 0))
    generate
        reg_out : synth_reg
            generic map ( width => new_width,
                          latency => 1)
            port map (i => result_in,
                      ce => internal_ce,
                      clr => clr,
                      clk => clk,
                      o => result);
    end generate;

    latency0 : if (latency = 0)
    generate
        result <= result_in;
    end generate latency0;

end behavior;

library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;


entity pfb_fir_8192ch_core_xlconvert_pipeline is
    generic (
        din_width    : integer := 16;            -- Width of input
        din_bin_pt   : integer := 4;             -- Binary point of input
        din_arith    : integer := xlUnsigned;    -- Type of arith of input
        dout_width   : integer := 8;             -- Width of output
        dout_bin_pt  : integer := 2;             -- Binary point of output
        dout_arith   : integer := xlUnsigned;    -- Type of arith of output
        en_width     : integer := 1;
        en_bin_pt    : integer := 0;
        en_arith     : integer := xlUnsigned;
        bool_conversion : integer :=0;           -- if one, convert ufix_1_0 to
                                                 -- bool
        latency      : integer := 0;             -- Ouput delay clk cycles
        quantization : integer := xlTruncate;    -- xlRound or xlTruncate
        overflow     : integer := xlWrap);       -- xlSaturate or xlWrap
    port (
        din  : in std_logic_vector (din_width-1 downto 0);
        en   : in std_logic_vector (en_width-1 downto 0);
        ce   : in std_logic;
        clr  : in std_logic;
        clk  : in std_logic;
        dout : out std_logic_vector (dout_width-1 downto 0));

end  pfb_fir_8192ch_core_xlconvert_pipeline ;

architecture behavior of  pfb_fir_8192ch_core_xlconvert_pipeline is
    component sub_entity_pfb_fir_8192ch_core_xlconvert_pipeline 
        generic (
            old_width    : integer := 16;            -- Width of input
            old_bin_pt   : integer := 4;             -- Binary point of input
            old_arith    : integer := xlUnsigned;    -- Type of arith of input
            new_width    : integer := 8;             -- Width of output
            new_bin_pt   : integer := 2;             -- Binary point of output
            new_arith    : integer := xlUnsigned;    -- Type of arith of output
            en_width     : integer := 1;
            en_bin_pt    : integer := 0;
            en_arith     : integer := xlUnsigned;
            quantization : integer := xlTruncate;    -- xlRound or xlTruncate
            overflow     : integer := xlWrap;        -- xlSaturate or xlWrap
   	    latency      : integer := 1);
        port (
            din    : in std_logic_vector (din_width-1 downto 0);
            en     : in std_logic_vector (en_width-1 downto 0);
            ce     : in std_logic;
            clr    : in std_logic;
            clk    : in std_logic;
            result : out std_logic_vector (dout_width-1 downto 0));
    end component;

   begin
      convert : sub_entity_pfb_fir_8192ch_core_xlconvert_pipeline 
        generic map (
          old_width   => din_width,
          old_bin_pt  => din_bin_pt,
          old_arith   => din_arith,
          new_width   => dout_width,
          new_bin_pt  => dout_bin_pt,
          new_arith   => dout_arith,
          en_width    => en_width,
          en_bin_pt   => en_bin_pt,
          en_arith    => en_arith,
          quantization => quantization,
          overflow    => overflow,
	  latency     => latency)
        port map (
          din => din,
          en => en,
          ce => ce,
          clr => clr,
          clk => clk,
          result => dout);
end  behavior;





library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;


entity pfb_fir_8192ch_core_xldelay is
   generic(width        : integer := -1;
           latency      : integer := -1;
           reg_retiming : integer :=  0;
           reset        : integer :=  0);
   port(d       : in std_logic_vector (width-1 downto 0);
        ce      : in std_logic;
        clk     : in std_logic;
        en      : in std_logic;
        rst     : in std_logic;
        q       : out std_logic_vector (width-1 downto 0));

end pfb_fir_8192ch_core_xldelay;

architecture behavior of pfb_fir_8192ch_core_xldelay is
   component synth_reg
      generic (width       : integer;
               latency     : integer);
      port (i       : in std_logic_vector(width-1 downto 0);
            ce      : in std_logic;
            clr     : in std_logic;
            clk     : in std_logic;
            o       : out std_logic_vector(width-1 downto 0));
   end component; -- end component synth_reg

   component synth_reg_reg
      generic (width       : integer;
               latency     : integer);
      port (i       : in std_logic_vector(width-1 downto 0);
            ce      : in std_logic;
            clr     : in std_logic;
            clk     : in std_logic;
            o       : out std_logic_vector(width-1 downto 0));
   end component;

   signal internal_ce  : std_logic;

begin
   internal_ce  <= ce and en;

   srl_delay: if ((reg_retiming = 0) and (reset = 0)) or (latency < 1) generate
     synth_reg_srl_inst : synth_reg
       generic map (
         width   => width,
         latency => latency)
       port map (
         i   => d,
         ce  => internal_ce,
         clr => '0',
         clk => clk,
         o   => q);
   end generate srl_delay;

   reg_delay: if ((reg_retiming = 1) or (reset = 1)) and (latency >= 1) generate
     synth_reg_reg_inst : synth_reg_reg
       generic map (
         width   => width,
         latency => latency)
       port map (
         i   => d,
         ce  => internal_ce,
         clr => rst,
         clk => clk,
         o   => q);
   end generate reg_delay;
end architecture behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_scale_a7fd99112f is
  port (
    ip : in std_logic_vector((26 - 1) downto 0);
    op : out std_logic_vector((26 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_scale_a7fd99112f;
architecture behavior of sysgen_scale_a7fd99112f
is
  signal ip_17_23: signed((26 - 1) downto 0);
begin
  ip_17_23 <= std_logic_vector_to_signed(ip);
  op <= signed_to_std_logic_vector(ip_17_23);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_addsub_9af72ccc35 is
  port (
    a : in std_logic_vector((26 - 1) downto 0);
    b : in std_logic_vector((26 - 1) downto 0);
    s : out std_logic_vector((26 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_addsub_9af72ccc35;
architecture behavior of sysgen_addsub_9af72ccc35
is
  signal a_17_32: signed((26 - 1) downto 0);
  signal b_17_35: signed((26 - 1) downto 0);
  type array_type_op_mem_91_20 is array (0 to (1 - 1)) of signed((26 - 1) downto 0);
  signal op_mem_91_20: array_type_op_mem_91_20 := (
    0 => "00000000000000000000000000");
  signal op_mem_91_20_front_din: signed((26 - 1) downto 0);
  signal op_mem_91_20_back: signed((26 - 1) downto 0);
  signal op_mem_91_20_push_front_pop_back_en: std_logic;
  type array_type_cout_mem_92_22 is array (0 to (1 - 1)) of unsigned((1 - 1) downto 0);
  signal cout_mem_92_22: array_type_cout_mem_92_22 := (
    0 => "0");
  signal cout_mem_92_22_front_din: unsigned((1 - 1) downto 0);
  signal cout_mem_92_22_back: unsigned((1 - 1) downto 0);
  signal cout_mem_92_22_push_front_pop_back_en: std_logic;
  signal prev_mode_93_22_next: unsigned((3 - 1) downto 0);
  signal prev_mode_93_22: unsigned((3 - 1) downto 0);
  signal prev_mode_93_22_reg_i: std_logic_vector((3 - 1) downto 0);
  signal prev_mode_93_22_reg_o: std_logic_vector((3 - 1) downto 0);
  signal cast_69_18: signed((27 - 1) downto 0);
  signal cast_69_22: signed((27 - 1) downto 0);
  signal internal_s_69_5_addsub: signed((27 - 1) downto 0);
  signal cast_internal_s_83_3_convert: signed((26 - 1) downto 0);
begin
  a_17_32 <= std_logic_vector_to_signed(a);
  b_17_35 <= std_logic_vector_to_signed(b);
  op_mem_91_20_back <= op_mem_91_20(0);
  proc_op_mem_91_20: process (clk)
  is
    variable i: integer;
  begin
    if (clk'event and (clk = '1')) then
      if ((ce = '1') and (op_mem_91_20_push_front_pop_back_en = '1')) then
        op_mem_91_20(0) <= op_mem_91_20_front_din;
      end if;
    end if;
  end process proc_op_mem_91_20;
  cout_mem_92_22_back <= cout_mem_92_22(0);
  proc_cout_mem_92_22: process (clk)
  is
    variable i_x_000000: integer;
  begin
    if (clk'event and (clk = '1')) then
      if ((ce = '1') and (cout_mem_92_22_push_front_pop_back_en = '1')) then
        cout_mem_92_22(0) <= cout_mem_92_22_front_din;
      end if;
    end if;
  end process proc_cout_mem_92_22;
  prev_mode_93_22_reg_i <= unsigned_to_std_logic_vector(prev_mode_93_22_next);
  prev_mode_93_22 <= std_logic_vector_to_unsigned(prev_mode_93_22_reg_o);
  prev_mode_93_22_reg_inst: entity work.synth_reg_w_init
    generic map (
      init_index => 2, 
      init_value => b"010", 
      latency => 1, 
      width => 3)
    port map (
      ce => ce, 
      clk => clk, 
      clr => clr, 
      i => prev_mode_93_22_reg_i, 
      o => prev_mode_93_22_reg_o);
  cast_69_18 <= s2s_cast(a_17_32, 24, 27, 24);
  cast_69_22 <= s2s_cast(b_17_35, 24, 27, 24);
  internal_s_69_5_addsub <= cast_69_18 + cast_69_22;
  cast_internal_s_83_3_convert <= s2s_cast(internal_s_69_5_addsub, 24, 26, 24);
  op_mem_91_20_front_din <= cast_internal_s_83_3_convert;
  op_mem_91_20_push_front_pop_back_en <= '1';
  cout_mem_92_22_front_din <= std_logic_vector_to_unsigned("0");
  cout_mem_92_22_push_front_pop_back_en <= '1';
  prev_mode_93_22_next <= std_logic_vector_to_unsigned("000");
  s <= signed_to_std_logic_vector(op_mem_91_20_back);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_delay_5d6cce76f2 is
  port (
    d : in std_logic_vector((1 - 1) downto 0);
    q : out std_logic_vector((1 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_delay_5d6cce76f2;
architecture behavior of sysgen_delay_5d6cce76f2
is
  signal d_1_22: std_logic;
  type array_type_op_mem_20_24 is array (0 to (2 - 1)) of std_logic;
  signal op_mem_20_24: array_type_op_mem_20_24 := (
    '0',
    '0');
  signal op_mem_20_24_front_din: std_logic;
  signal op_mem_20_24_back: std_logic;
  signal op_mem_20_24_push_front_pop_back_en: std_logic;
begin
  d_1_22 <= d(0);
  op_mem_20_24_back <= op_mem_20_24(1);
  proc_op_mem_20_24: process (clk)
  is
    variable i: integer;
  begin
    if (clk'event and (clk = '1')) then
      if ((ce = '1') and (op_mem_20_24_push_front_pop_back_en = '1')) then
        for i in 1 downto 1 loop 
          op_mem_20_24(i) <= op_mem_20_24(i-1);
        end loop;
        op_mem_20_24(0) <= op_mem_20_24_front_din;
      end if;
    end if;
  end process proc_op_mem_20_24;
  op_mem_20_24_front_din <= d_1_22;
  op_mem_20_24_push_front_pop_back_en <= '1';
  q <= std_logic_to_vector(op_mem_20_24_back);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_concat_16f785847c is
  port (
    in0 : in std_logic_vector((18 - 1) downto 0);
    in1 : in std_logic_vector((18 - 1) downto 0);
    in2 : in std_logic_vector((18 - 1) downto 0);
    in3 : in std_logic_vector((18 - 1) downto 0);
    y : out std_logic_vector((72 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_concat_16f785847c;
architecture behavior of sysgen_concat_16f785847c
is
  signal in0_1_23: unsigned((18 - 1) downto 0);
  signal in1_1_27: unsigned((18 - 1) downto 0);
  signal in2_1_31: unsigned((18 - 1) downto 0);
  signal in3_1_35: unsigned((18 - 1) downto 0);
  signal y_2_1_concat: unsigned((72 - 1) downto 0);
begin
  in0_1_23 <= std_logic_vector_to_unsigned(in0);
  in1_1_27 <= std_logic_vector_to_unsigned(in1);
  in2_1_31 <= std_logic_vector_to_unsigned(in2);
  in3_1_35 <= std_logic_vector_to_unsigned(in3);
  y_2_1_concat <= std_logic_vector_to_unsigned(unsigned_to_std_logic_vector(in0_1_23) & unsigned_to_std_logic_vector(in1_1_27) & unsigned_to_std_logic_vector(in2_1_31) & unsigned_to_std_logic_vector(in3_1_35));
  y <= unsigned_to_std_logic_vector(y_2_1_concat);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

---------------------------------------------------------------------
--
--  Filename      : xlregister.vhd
--
--  Description   : VHDL description of an arbitrary wide register.
--                  Unlike the delay block, an initial value is
--                  specified and is considered valid at the start
--                  of simulation.  The register is only one word
--                  deep.
--
--  Mod. History  : Removed valid bit logic from wrapper.
--                : Changed VHDL to use a bit_vector generic for its
--
---------------------------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;


entity pfb_fir_8192ch_core_xlregister is

   generic (d_width          : integer := 5;          -- Width of d input
            init_value       : bit_vector := b"00");  -- Binary init value string

   port (d   : in std_logic_vector (d_width-1 downto 0);
         rst : in std_logic_vector(0 downto 0) := "0";
         en  : in std_logic_vector(0 downto 0) := "1";
         ce  : in std_logic;
         clk : in std_logic;
         q   : out std_logic_vector (d_width-1 downto 0));

end pfb_fir_8192ch_core_xlregister;

architecture behavior of pfb_fir_8192ch_core_xlregister is

   component synth_reg_w_init
      generic (width      : integer;
               init_index : integer;
               init_value : bit_vector;
               latency    : integer);
      port (i   : in std_logic_vector(width-1 downto 0);
            ce  : in std_logic;
            clr : in std_logic;
            clk : in std_logic;
            o   : out std_logic_vector(width-1 downto 0));
   end component; -- end synth_reg_w_init

   -- synthesis translate_off
   signal real_d, real_q           : real;    -- For debugging info ports
   -- synthesis translate_on
   signal internal_clr             : std_logic;
   signal internal_ce              : std_logic;

begin

   internal_clr <= rst(0) and ce;
   internal_ce  <= en(0) and ce;

   -- Synthesizable behavioral model
   synth_reg_inst : synth_reg_w_init
      generic map (width      => d_width,
                   init_index => 2,
                   init_value => init_value,
                   latency    => 1)
      port map (i   => d,
                ce  => internal_ce,
                clr => internal_clr,
                clk => clk,
                o   => q);

end architecture behavior;


library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_reinterpret_9c4faaffba is
  port (
    input_port : in std_logic_vector((18 - 1) downto 0);
    output_port : out std_logic_vector((18 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_reinterpret_9c4faaffba;
architecture behavior of sysgen_reinterpret_9c4faaffba
is
  signal input_port_1_40: signed((18 - 1) downto 0);
  signal output_port_5_5_force: unsigned((18 - 1) downto 0);
begin
  input_port_1_40 <= std_logic_vector_to_signed(input_port);
  output_port_5_5_force <= signed_to_unsigned(input_port_1_40);
  output_port <= unsigned_to_std_logic_vector(output_port_5_5_force);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_mult_5dc617ecda is
  port (
    a : in std_logic_vector((8 - 1) downto 0);
    b : in std_logic_vector((18 - 1) downto 0);
    p : out std_logic_vector((26 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_mult_5dc617ecda;
architecture behavior of sysgen_mult_5dc617ecda
is
  signal a_1_22: signed((8 - 1) downto 0);
  signal b_1_25: signed((18 - 1) downto 0);
  type array_type_op_mem_65_20 is array (0 to (2 - 1)) of signed((26 - 1) downto 0);
  signal op_mem_65_20: array_type_op_mem_65_20 := (
    "00000000000000000000000000",
    "00000000000000000000000000");
  signal op_mem_65_20_front_din: signed((26 - 1) downto 0);
  signal op_mem_65_20_back: signed((26 - 1) downto 0);
  signal op_mem_65_20_push_front_pop_back_en: std_logic;
  signal mult_46_56: signed((26 - 1) downto 0);
begin
  a_1_22 <= std_logic_vector_to_signed(a);
  b_1_25 <= std_logic_vector_to_signed(b);
  op_mem_65_20_back <= op_mem_65_20(1);
  proc_op_mem_65_20: process (clk)
  is
    variable i: integer;
  begin
    if (clk'event and (clk = '1')) then
      if ((ce = '1') and (op_mem_65_20_push_front_pop_back_en = '1')) then
        for i in 1 downto 1 loop 
          op_mem_65_20(i) <= op_mem_65_20(i-1);
        end loop;
        op_mem_65_20(0) <= op_mem_65_20_front_din;
      end if;
    end if;
  end process proc_op_mem_65_20;
  mult_46_56 <= (a_1_22 * b_1_25);
  op_mem_65_20_front_din <= mult_46_56;
  op_mem_65_20_push_front_pop_back_en <= '1';
  p <= signed_to_std_logic_vector(op_mem_65_20_back);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_reinterpret_6360238938 is
  port (
    input_port : in std_logic_vector((18 - 1) downto 0);
    output_port : out std_logic_vector((18 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_reinterpret_6360238938;
architecture behavior of sysgen_reinterpret_6360238938
is
  signal input_port_1_40: unsigned((18 - 1) downto 0);
  signal output_port_5_5_force: signed((18 - 1) downto 0);
begin
  input_port_1_40 <= std_logic_vector_to_unsigned(input_port);
  output_port_5_5_force <= unsigned_to_signed(input_port_1_40);
  output_port <= signed_to_std_logic_vector(output_port_5_5_force);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_reinterpret_f091575f27 is
  port (
    input_port : in std_logic_vector((8 - 1) downto 0);
    output_port : out std_logic_vector((8 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_reinterpret_f091575f27;
architecture behavior of sysgen_reinterpret_f091575f27
is
  signal input_port_1_40: signed((8 - 1) downto 0);
begin
  input_port_1_40 <= std_logic_vector_to_signed(input_port);
  output_port <= signed_to_std_logic_vector(input_port_1_40);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_constant_6bf7e08dbc is
  port (
    op : out std_logic_vector((1 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_constant_6bf7e08dbc;
architecture behavior of sysgen_constant_6bf7e08dbc
is
begin
  op <= "1";
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_counter_1f89c3d2fa is
  port (
    op : out std_logic_vector((13 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_counter_1f89c3d2fa;
architecture behavior of sysgen_counter_1f89c3d2fa
is
  signal count_reg_20_23: unsigned((13 - 1) downto 0) := "0000000000000";
  signal count_reg_20_23_rst: std_logic;
  signal rel_34_8: boolean;
  signal rst_limit_join_34_5: boolean;
  signal bool_44_4: boolean;
  signal rst_limit_join_44_1: boolean;
  signal count_reg_join_44_1: unsigned((14 - 1) downto 0);
  signal count_reg_join_44_1_rst: std_logic;
begin
  proc_count_reg_20_23: process (clk)
  is
  begin
    if (clk'event and (clk = '1')) then
      if ((ce = '1') and (count_reg_20_23_rst = '1')) then
        count_reg_20_23 <= "0000000000000";
      elsif (ce = '1') then 
        count_reg_20_23 <= count_reg_20_23 + std_logic_vector_to_unsigned("0000000000001");
      end if;
    end if;
  end process proc_count_reg_20_23;
  rel_34_8 <= count_reg_20_23 = std_logic_vector_to_unsigned("1111111111101");
  proc_if_34_5: process (rel_34_8)
  is
  begin
    if rel_34_8 then
      rst_limit_join_34_5 <= true;
    else 
      rst_limit_join_34_5 <= false;
    end if;
  end process proc_if_34_5;
  bool_44_4 <= false or rst_limit_join_34_5;
  proc_if_44_1: process (bool_44_4, count_reg_20_23, rst_limit_join_34_5)
  is
  begin
    if bool_44_4 then
      count_reg_join_44_1_rst <= '1';
    else 
      count_reg_join_44_1_rst <= '0';
    end if;
    if bool_44_4 then
      rst_limit_join_44_1 <= false;
    else 
      rst_limit_join_44_1 <= rst_limit_join_34_5;
    end if;
  end process proc_if_44_1;
  count_reg_20_23_rst <= count_reg_join_44_1_rst;
  op <= unsigned_to_std_logic_vector(count_reg_20_23);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_constant_bad8a75cb5 is
  port (
    op : out std_logic_vector((14 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_constant_bad8a75cb5;
architecture behavior of sysgen_constant_bad8a75cb5
is
begin
  op <= "00000000000001";
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_constant_6c7e003559 is
  port (
    op : out std_logic_vector((14 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_constant_6c7e003559;
architecture behavior of sysgen_constant_6c7e003559
is
begin
  op <= "00000000000000";
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_constant_da390adeb9 is
  port (
    op : out std_logic_vector((14 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_constant_da390adeb9;
architecture behavior of sysgen_constant_da390adeb9
is
begin
  op <= "10000000000000";
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_logical_80eec7adda is
  port (
    d0 : in std_logic_vector((1 - 1) downto 0);
    d1 : in std_logic_vector((1 - 1) downto 0);
    y : out std_logic_vector((1 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_logical_80eec7adda;
architecture behavior of sysgen_logical_80eec7adda
is
  signal d0_1_24: std_logic;
  signal d1_1_27: std_logic;
  signal fully_2_1_bit: std_logic;
begin
  d0_1_24 <= d0(0);
  d1_1_27 <= d1(0);
  fully_2_1_bit <= d0_1_24 or d1_1_27;
  y <= std_logic_to_vector(fully_2_1_bit);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_mux_bb894efa5d is
  port (
    sel : in std_logic_vector((1 - 1) downto 0);
    d0 : in std_logic_vector((1 - 1) downto 0);
    d1 : in std_logic_vector((1 - 1) downto 0);
    y : out std_logic_vector((1 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_mux_bb894efa5d;
architecture behavior of sysgen_mux_bb894efa5d
is
  signal sel_1_20: std_logic_vector((1 - 1) downto 0);
  signal d0_1_24: std_logic;
  signal d1_1_27: std_logic;
  signal unregy_join_6_1: std_logic;
begin
  sel_1_20 <= sel;
  d0_1_24 <= d0(0);
  d1_1_27 <= d1(0);
  proc_switch_6_1: process (d0_1_24, d1_1_27, sel_1_20)
  is
  begin
    case sel_1_20 is 
      when "0" =>
        unregy_join_6_1 <= d0_1_24;
      when others =>
        unregy_join_6_1 <= d1_1_27;
    end case;
  end process proc_switch_6_1;
  y <= std_logic_to_vector(unregy_join_6_1);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_relational_34fa202604 is
  port (
    a : in std_logic_vector((14 - 1) downto 0);
    b : in std_logic_vector((14 - 1) downto 0);
    op : out std_logic_vector((1 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_relational_34fa202604;
architecture behavior of sysgen_relational_34fa202604
is
  signal a_1_31: unsigned((14 - 1) downto 0);
  signal b_1_34: unsigned((14 - 1) downto 0);
  signal result_12_3_rel: boolean;
begin
  a_1_31 <= std_logic_vector_to_unsigned(a);
  b_1_34 <= std_logic_vector_to_unsigned(b);
  result_12_3_rel <= a_1_31 = b_1_34;
  op <= boolean_to_vector(result_12_3_rel);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_relational_b390b4fdeb is
  port (
    a : in std_logic_vector((14 - 1) downto 0);
    b : in std_logic_vector((14 - 1) downto 0);
    op : out std_logic_vector((1 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_relational_b390b4fdeb;
architecture behavior of sysgen_relational_b390b4fdeb
is
  signal a_1_31: unsigned((14 - 1) downto 0);
  signal b_1_34: unsigned((14 - 1) downto 0);
  signal result_14_3_rel: boolean;
begin
  a_1_31 <= std_logic_vector_to_unsigned(a);
  b_1_34 <= std_logic_vector_to_unsigned(b);
  result_14_3_rel <= a_1_31 /= b_1_34;
  op <= boolean_to_vector(result_14_3_rel);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

-------------------------------------------------------------------
 -- System Generator version 11.1 VHDL source file.
 --
 -- Copyright(C) 2009 by Xilinx, Inc.  All rights reserved.  This
 -- text/file contains proprietary, confidential information of Xilinx,
 -- Inc., is distributed under license from Xilinx, Inc., and may be used,
 -- copied and/or disclosed only pursuant to the terms of a valid license
 -- agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
 -- this text/file solely for design, simulation, implementation and
 -- creation of design files limited to Xilinx devices or technologies.
 -- Use with non-Xilinx devices or technologies is expressly prohibited
 -- and immediately terminates your license unless covered by a separate
 -- agreement.
 --
 -- Xilinx is providing this design, code, or information "as is" solely
 -- for use in developing programs and solutions for Xilinx devices.  By
 -- providing this design, code, or information as one possible
 -- implementation of this feature, application or standard, Xilinx is
 -- making no representation that this implementation is free from any
 -- claims of infringement.  You are responsible for obtaining any rights
 -- you may require for your implementation.  Xilinx expressly disclaims
 -- any warranty whatsoever with respect to the adequacy of the
 -- implementation, including but not limited to warranties of
 -- merchantability or fitness for a particular purpose.
 --
 -- Xilinx products are not intended for use in life support appliances,
 -- devices, or systems.  Use in such applications is expressly prohibited.
 --
 -- Any modifications that are made to the source code are done at the user's
 -- sole risk and will be unsupported.
 --
 -- This copyright and support notice must be retained as part of this
 -- text at all times.  (c) Copyright 1995-2009 Xilinx, Inc.  All rights
 -- reserved.
 -------------------------------------------------------------------
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.std_logic_arith.all;

entity pfb_fir_8192ch_core_xladdsub is 
   generic (
     core_name0: string := "";
     a_width: integer := 16;
     a_bin_pt: integer := 4;
     a_arith: integer := xlUnsigned;
     c_in_width: integer := 16;
     c_in_bin_pt: integer := 4;
     c_in_arith: integer := xlUnsigned;
     c_out_width: integer := 16;
     c_out_bin_pt: integer := 4;
     c_out_arith: integer := xlUnsigned;
     b_width: integer := 8;
     b_bin_pt: integer := 2;
     b_arith: integer := xlUnsigned;
     s_width: integer := 17;
     s_bin_pt: integer := 4;
     s_arith: integer := xlUnsigned;
     rst_width: integer := 1;
     rst_bin_pt: integer := 0;
     rst_arith: integer := xlUnsigned;
     en_width: integer := 1;
     en_bin_pt: integer := 0;
     en_arith: integer := xlUnsigned;
     full_s_width: integer := 17;
     full_s_arith: integer := xlUnsigned;
     mode: integer := xlAddMode;
     extra_registers: integer := 0;
     latency: integer := 0;
     quantization: integer := xlTruncate;
     overflow: integer := xlWrap;
     c_latency: integer := 0;
     c_output_width: integer := 17;
     c_has_c_in : integer := 0;
     c_has_c_out : integer := 0
   );
   port (
     a: in std_logic_vector(a_width - 1 downto 0);
     b: in std_logic_vector(b_width - 1 downto 0);
     c_in : in std_logic_vector (0 downto 0) := "0";
     ce: in std_logic;
     clr: in std_logic := '0';
     clk: in std_logic;
     rst: in std_logic_vector(rst_width - 1 downto 0) := "0";
     en: in std_logic_vector(en_width - 1 downto 0) := "1";
     c_out : out std_logic_vector (0 downto 0);
     s: out std_logic_vector(s_width - 1 downto 0)
   );
 end pfb_fir_8192ch_core_xladdsub;
 
 architecture behavior of pfb_fir_8192ch_core_xladdsub is 
 component synth_reg
 generic (
 width: integer := 16;
 latency: integer := 5
 );
 port (
 i: in std_logic_vector(width - 1 downto 0);
 ce: in std_logic;
 clr: in std_logic;
 clk: in std_logic;
 o: out std_logic_vector(width - 1 downto 0)
 );
 end component;
 
 function format_input(inp: std_logic_vector; old_width, delta, new_arith,
 new_width: integer)
 return std_logic_vector
 is
 variable vec: std_logic_vector(old_width-1 downto 0);
 variable padded_inp: std_logic_vector((old_width + delta)-1 downto 0);
 variable result: std_logic_vector(new_width-1 downto 0);
 begin
 vec := inp;
 if (delta > 0) then
 padded_inp := pad_LSB(vec, old_width+delta);
 result := extend_MSB(padded_inp, new_width, new_arith);
 else
 result := extend_MSB(vec, new_width, new_arith);
 end if;
 return result;
 end;
 
 constant full_s_bin_pt: integer := fractional_bits(a_bin_pt, b_bin_pt);
 constant full_a_width: integer := full_s_width;
 constant full_b_width: integer := full_s_width;
 
 signal full_a: std_logic_vector(full_a_width - 1 downto 0);
 signal full_b: std_logic_vector(full_b_width - 1 downto 0);
 signal core_s: std_logic_vector(full_s_width - 1 downto 0);
 signal conv_s: std_logic_vector(s_width - 1 downto 0);
 signal temp_cout : std_logic;
 signal internal_clr: std_logic;
 signal internal_ce: std_logic;
 signal extra_reg_ce: std_logic;
 signal override: std_logic;
 signal logic1: std_logic_vector(0 downto 0);


 component pfb_fir_8192ch_core_c_addsub_v12_0_i0
    port ( 
    a: in std_logic_vector(27 - 1 downto 0);
    clk: in std_logic:= '0';
    ce: in std_logic:= '0';
    s: out std_logic_vector(c_output_width - 1 downto 0);
    b: in std_logic_vector(27 - 1 downto 0) 
 		  ); 
 end component;

begin
 internal_clr <= (clr or (rst(0))) and ce;
 internal_ce <= ce and en(0);
 logic1(0) <= '1';
 addsub_process: process (a, b, core_s)
 begin
 full_a <= format_input (a, a_width, b_bin_pt - a_bin_pt, a_arith,
 full_a_width);
 full_b <= format_input (b, b_width, a_bin_pt - b_bin_pt, b_arith,
 full_b_width);
 conv_s <= convert_type (core_s, full_s_width, full_s_bin_pt, full_s_arith,
 s_width, s_bin_pt, s_arith, quantization, overflow);
 end process addsub_process;


 comp0: if ((core_name0 = "pfb_fir_8192ch_core_c_addsub_v12_0_i0")) generate 
  core_instance0:pfb_fir_8192ch_core_c_addsub_v12_0_i0
   port map ( 
         a => full_a,
         clk => clk,
         ce => internal_ce,
         s => core_s,
         b => full_b
  ); 
   end generate;

latency_test: if (extra_registers > 0) generate
 override_test: if (c_latency > 1) generate
 override_pipe: synth_reg
 generic map (
 width => 1,
 latency => c_latency
 )
 port map (
 i => logic1,
 ce => internal_ce,
 clr => internal_clr,
 clk => clk,
 o(0) => override);
 extra_reg_ce <= ce and en(0) and override;
 end generate override_test;
 no_override: if ((c_latency = 0) or (c_latency = 1)) generate
 extra_reg_ce <= ce and en(0);
 end generate no_override;
 extra_reg: synth_reg
 generic map (
 width => s_width,
 latency => extra_registers
 )
 port map (
 i => conv_s,
 ce => extra_reg_ce,
 clr => internal_clr,
 clk => clk,
 o => s
 );
 cout_test: if (c_has_c_out = 1) generate
 c_out_extra_reg: synth_reg
 generic map (
 width => 1,
 latency => extra_registers
 )
 port map (
 i(0) => temp_cout,
 ce => extra_reg_ce,
 clr => internal_clr,
 clk => clk,
 o => c_out
 );
 end generate cout_test;
 end generate;
 
 latency_s: if ((latency = 0) or (extra_registers = 0)) generate
 s <= conv_s;
 end generate latency_s;
 latency0: if (((latency = 0) or (extra_registers = 0)) and
 (c_has_c_out = 1)) generate
 c_out(0) <= temp_cout;
 end generate latency0;
 tie_dangling_cout: if (c_has_c_out = 0) generate
 c_out <= "0";
 end generate tie_dangling_cout;
 end architecture behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

---------------------------------------------------------------------
 --
 --  Filename      : xlcounter_rst.vhd
 --
 --  Created       : 1/31/01
 --  Modified      :
 --
 --  Description   : VHDL wrapper for a counter. This wrapper
 --                  uses the Binary Counter CoreGenerator core.
 --
 ---------------------------------------------------------------------
 
 
 ---------------------------------------------------------------------
 --
 --  Entity        : xlcounter
 --
 --  Architecture  : behavior
 --
 --  Description   : Top level VHDL description of a counter.
 --
 ---------------------------------------------------------------------
 
 library IEEE;
 use IEEE.std_logic_1164.all;

entity pfb_fir_8192ch_core_xlcounter_free is 
   generic (
     core_name0: string := "";
     op_width: integer := 5;
     op_arith: integer := xlSigned
   );
   port (
     ce: in std_logic;
     clr: in std_logic;
     clk: in std_logic;
     op: out std_logic_vector(op_width - 1 downto 0);
     up: in std_logic_vector(0 downto 0) := (others => '0');
     load: in std_logic_vector(0 downto 0) := (others => '0');
     din: in std_logic_vector(op_width - 1 downto 0) := (others => '0');
     en: in std_logic_vector(0 downto 0);
     rst: in std_logic_vector(0 downto 0)
   );
 end pfb_fir_8192ch_core_xlcounter_free;
 
 architecture behavior of pfb_fir_8192ch_core_xlcounter_free is


 component pfb_fir_8192ch_core_c_counter_binary_v12_0_i0
    port ( 
      clk: in std_logic;
      ce: in std_logic;
      SINIT: in std_logic;
      q: out std_logic_vector(op_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_c_counter_binary_v12_0_i1
    port ( 
      clk: in std_logic;
      ce: in std_logic;
      SINIT: in std_logic;
      load: in std_logic;
      l: in std_logic_vector(op_width - 1 downto 0);
      q: out std_logic_vector(op_width - 1 downto 0) 
 		  ); 
 end component;

-- synthesis translate_off
   constant zeroVec: std_logic_vector(op_width - 1 downto 0) := (others => '0');
   constant oneVec: std_logic_vector(op_width - 1 downto 0) := (others => '1');
   constant zeroStr: string(1 to op_width) :=
     std_logic_vector_to_bin_string(zeroVec);
   constant oneStr: string(1 to op_width) :=
     std_logic_vector_to_bin_string(oneVec);
 -- synthesis translate_on
 
   signal core_sinit: std_logic;
   signal core_ce: std_logic;
   signal op_net: std_logic_vector(op_width - 1 downto 0);
 begin
   core_ce <= ce and en(0);
   core_sinit <= (clr or rst(0)) and ce;
   op <= op_net;


 comp0: if ((core_name0 = "pfb_fir_8192ch_core_c_counter_binary_v12_0_i0")) generate 
  core_instance0:pfb_fir_8192ch_core_c_counter_binary_v12_0_i0
   port map ( 
        clk => clk,
        ce => core_ce,
        SINIT => core_sinit,
        q => op_net
  ); 
   end generate;

 comp1: if ((core_name0 = "pfb_fir_8192ch_core_c_counter_binary_v12_0_i1")) generate 
  core_instance1:pfb_fir_8192ch_core_c_counter_binary_v12_0_i1
   port map ( 
        clk => clk,
        ce => core_ce,
        SINIT => core_sinit,
        load => load(0),
        l => din,
        q => op_net
  ); 
   end generate;

end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
 use IEEE.std_logic_1164.all;

entity pfb_fir_8192ch_core_xlspram is 
   generic (
     core_name0: string := "";
     c_width: integer := 12;
     c_address_width: integer := 4;
     latency: integer := 1
     );
   port (
     data_in: in std_logic_vector(c_width - 1 downto 0);
     addr: in std_logic_vector(c_address_width - 1 downto 0);
     we: in std_logic_vector(0 downto 0);
     en: in std_logic_vector(0 downto 0);
     rst: in std_logic_vector(0 downto 0);
     ce: in std_logic;
     clk: in std_logic;
     data_out: out std_logic_vector(c_width - 1 downto 0)
   );
 end pfb_fir_8192ch_core_xlspram;
 
 architecture behavior of pfb_fir_8192ch_core_xlspram is
 component synth_reg
 generic (
 width: integer;
 latency: integer
 );
 port (
 i: in std_logic_vector(width - 1 downto 0);
 ce: in std_logic;
 clr: in std_logic;
 clk: in std_logic;
 o: out std_logic_vector(width - 1 downto 0)
 );
 end component;
 signal core_data_out, dly_data_out: std_logic_vector(c_width - 1 downto 0);
 signal core_we, core_ce, sinit: std_logic;


 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i4
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      dina: in std_logic_vector(c_width - 1 downto 0);
      wea: in std_logic_vector(0 downto 0);
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

begin
 data_out <= dly_data_out;
 core_we <= we(0);
 core_ce <= ce and en(0);
 sinit <= rst(0) and ce;


 comp0: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i4")) generate 
  core_instance0:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i4
   port map ( 
        addra => addr,
        clka => clk,
        dina => data_in,
        wea(0) => core_we,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

latency_test: if (latency > 1) generate
 reg: synth_reg
 generic map (
 width => c_width,
 latency => latency - 1
 )
 port map (
 i => core_data_out,
 ce => core_ce,
 clr => '0',
 clk => clk,
 o => dly_data_out
 );
 end generate;
 latency_1: if (latency <= 1) generate
 dly_data_out <= core_data_out;
 end generate;
 end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.std_logic_arith.all;

entity pfb_fir_8192ch_core_xlsprom is 
   generic (
     core_name0: string := "";
     c_width: integer := 12;             -- equal to data_width
     c_address_width: integer := 4;      -- Block RAM address width (might not
                                         -- be equal to addr_width, but
                                         -- addr_width <= c_address_width)
     latency: integer := 1
   );
   port (
     addr: in std_logic_vector(c_address_width - 1 downto 0);
     en: in std_logic_vector(0 downto 0);
     rst: in std_logic_vector(0 downto 0);
     ce: in std_logic;
     clk: in std_logic;
     data: out std_logic_vector(c_width - 1 downto 0)
   );
 end pfb_fir_8192ch_core_xlsprom;
 
 architecture behavior of pfb_fir_8192ch_core_xlsprom is
 component synth_reg
 generic (
 width: integer;
 latency: integer
 );
 port (
 i: in std_logic_vector(width - 1 downto 0);
 ce: in std_logic;
 clr: in std_logic;
 clk: in std_logic;
 o: out std_logic_vector(width - 1 downto 0)
 );
 end component;
 
 signal core_addr: std_logic_vector(c_address_width - 1 downto 0);
 signal core_data_out: std_logic_vector(c_width - 1 downto 0);
 signal core_ce, sinit: std_logic;


 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i0
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i1
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i2
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i3
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i5
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i6
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i7
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i8
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i9
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i10
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i11
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i12
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i13
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i14
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i15
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i16
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i17
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i18
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i19
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i20
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i21
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i22
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i23
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i24
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i25
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i26
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i27
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i28
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i29
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i30
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i31
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i32
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i33
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i34
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i35
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i36
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i37
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i38
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i39
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i40
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i41
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i42
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i43
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i44
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i45
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i46
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i47
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i48
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i49
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i50
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i51
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i52
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i53
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i54
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i55
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i56
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i57
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i58
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i59
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i60
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i61
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i62
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i63
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

 component pfb_fir_8192ch_core_blk_mem_gen_v8_3_i64
    port ( 
      addra: in std_logic_vector(c_address_width - 1 downto 0);
      clka: in std_logic;
      ena: in std_logic;
      douta: out std_logic_vector(c_width - 1 downto 0) 
 		  ); 
 end component;

begin
 core_addr <= addr;
 core_ce <= ce and en(0);
 sinit <= rst(0) and ce;


 comp0: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i0")) generate 
  core_instance0:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i0
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp1: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i1")) generate 
  core_instance1:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i1
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp2: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i2")) generate 
  core_instance2:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i2
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp3: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i3")) generate 
  core_instance3:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i3
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp4: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i5")) generate 
  core_instance4:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i5
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp5: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i6")) generate 
  core_instance5:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i6
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp6: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i7")) generate 
  core_instance6:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i7
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp7: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i8")) generate 
  core_instance7:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i8
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp8: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i9")) generate 
  core_instance8:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i9
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp9: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i10")) generate 
  core_instance9:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i10
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp10: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i11")) generate 
  core_instance10:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i11
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp11: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i12")) generate 
  core_instance11:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i12
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp12: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i13")) generate 
  core_instance12:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i13
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp13: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i14")) generate 
  core_instance13:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i14
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp14: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i15")) generate 
  core_instance14:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i15
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp15: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i16")) generate 
  core_instance15:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i16
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp16: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i17")) generate 
  core_instance16:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i17
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp17: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i18")) generate 
  core_instance17:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i18
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp18: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i19")) generate 
  core_instance18:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i19
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp19: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i20")) generate 
  core_instance19:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i20
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp20: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i21")) generate 
  core_instance20:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i21
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp21: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i22")) generate 
  core_instance21:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i22
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp22: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i23")) generate 
  core_instance22:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i23
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp23: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i24")) generate 
  core_instance23:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i24
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp24: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i25")) generate 
  core_instance24:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i25
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp25: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i26")) generate 
  core_instance25:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i26
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp26: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i27")) generate 
  core_instance26:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i27
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp27: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i28")) generate 
  core_instance27:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i28
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp28: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i29")) generate 
  core_instance28:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i29
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp29: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i30")) generate 
  core_instance29:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i30
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp30: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i31")) generate 
  core_instance30:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i31
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp31: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i32")) generate 
  core_instance31:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i32
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp32: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i33")) generate 
  core_instance32:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i33
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp33: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i34")) generate 
  core_instance33:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i34
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp34: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i35")) generate 
  core_instance34:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i35
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp35: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i36")) generate 
  core_instance35:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i36
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp36: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i37")) generate 
  core_instance36:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i37
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp37: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i38")) generate 
  core_instance37:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i38
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp38: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i39")) generate 
  core_instance38:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i39
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp39: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i40")) generate 
  core_instance39:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i40
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp40: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i41")) generate 
  core_instance40:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i41
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp41: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i42")) generate 
  core_instance41:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i42
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp42: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i43")) generate 
  core_instance42:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i43
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp43: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i44")) generate 
  core_instance43:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i44
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp44: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i45")) generate 
  core_instance44:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i45
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp45: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i46")) generate 
  core_instance45:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i46
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp46: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i47")) generate 
  core_instance46:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i47
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp47: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i48")) generate 
  core_instance47:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i48
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp48: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i49")) generate 
  core_instance48:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i49
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp49: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i50")) generate 
  core_instance49:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i50
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp50: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i51")) generate 
  core_instance50:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i51
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp51: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i52")) generate 
  core_instance51:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i52
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp52: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i53")) generate 
  core_instance52:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i53
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp53: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i54")) generate 
  core_instance53:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i54
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp54: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i55")) generate 
  core_instance54:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i55
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp55: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i56")) generate 
  core_instance55:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i56
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp56: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i57")) generate 
  core_instance56:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i57
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp57: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i58")) generate 
  core_instance57:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i58
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp58: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i59")) generate 
  core_instance58:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i59
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp59: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i60")) generate 
  core_instance59:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i60
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp60: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i61")) generate 
  core_instance60:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i61
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp61: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i62")) generate 
  core_instance61:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i62
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp62: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i63")) generate 
  core_instance62:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i63
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

 comp63: if ((core_name0 = "pfb_fir_8192ch_core_blk_mem_gen_v8_3_i64")) generate 
  core_instance63:pfb_fir_8192ch_core_blk_mem_gen_v8_3_i64
   port map ( 
        addra => core_addr,
        clka => clk,
        ena => core_ce,
        douta => core_data_out
  ); 
   end generate;

latency_test: if (latency > 1) generate
 reg: synth_reg
 generic map (
 width => c_width,
 latency => latency - 1
 )
 port map (
 i => core_data_out,
 ce => core_ce,
 clr => '0',
 clk => clk,
 o => data
 );
 end generate;
 
 latency_1: if (latency <= 1) generate
 data <= core_data_out;
 end generate;
 end behavior;

