##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for Debounce
		4.3::Critical Path Report for I2C_Codec_control_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. I2C_Codec_control_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. Debounce:R)
		5.4::Critical Path Report for (I2C_Codec_control_IntClock:R vs. I2C_Codec_control_IntClock:R)
		5.5::Critical Path Report for (Debounce:R vs. Debounce:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: CyBUS_CLK                   | Frequency: 79.02 MHz  | Target: 78.00 MHz  | 
Clock: CyILO                       | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                       | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                | N/A                   | Target: 78.00 MHz  | 
Clock: CyPLL_OUT                   | N/A                   | Target: 78.00 MHz  | 
Clock: Debounce                    | Frequency: 84.38 MHz  | Target: 0.00 MHz   | 
Clock: I2C_Codec_control_IntClock  | Frequency: 30.43 MHz  | Target: 15.60 MHz  | 
Clock: LINE_theACLK                | N/A                   | Target: 1.59 MHz   | 
Clock: LINE_theACLK(routed)        | N/A                   | Target: 1.59 MHz   | 
Clock: VOL_theACLK                 | N/A                   | Target: 1.59 MHz   | 
Clock: VOL_theACLK(routed)         | N/A                   | Target: 1.59 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                Capture Clock               Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------------  --------------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK                   CyBUS_CLK                   12820.5          166          N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                   Debounce                    12820.5          5348         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                   I2C_Codec_control_IntClock  12820.5          5974         N/A              N/A         N/A              N/A         N/A              N/A         
Debounce                    Debounce                    5e+009           -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
I2C_Codec_control_IntClock  I2C_Codec_control_IntClock  64102.6          31241        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase              
---------------  ------------  ----------------------------  
CLIP_LED(0)_PAD  25640         CyBUS_CLK:R                   
L0(0)_PAD        24304         CyBUS_CLK:R                   
L1(0)_PAD        24420         CyBUS_CLK:R                   
L2(0)_PAD        25152         CyBUS_CLK:R                   
L3(0)_PAD        25478         CyBUS_CLK:R                   
SCK(0)_PAD       25359         CyBUS_CLK:R                   
SCL(0)_PAD:out   24846         I2C_Codec_control_IntClock:R  
SDA(0)_PAD:out   25254         I2C_Codec_control_IntClock:R  
SDO(0)_PAD       24569         CyBUS_CLK:R                   
WS(0)_PAD        25334         CyBUS_CLK:R                   


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 79.02 MHz | Target: 78.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 166p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12155
-------------------------------------   ----- 
End-of-path arrival time (ps)           12155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580    166  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_0\/main_1               macrocell4      2901   6481    166  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_0\/q                    macrocell4      3350   9831    166  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2323  12155    166  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock                  statusicell2        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Debounce
**************************************
Clock: Debounce
Frequency: 84.38 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : Net_895/clk_en
Capture Clock  : Net_895/clock_0
Path slack     : 4999988149p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -2100
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9751
-------------------------------------   ---- 
End-of-path arrival time (ps)           9751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_1037/q      macrocell59   1250   1250  4999988149  RISE       1
Net_895/clk_en  macrocell66   8501   9751  4999988149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_895/clock_0                                            macrocell66         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for I2C_Codec_control_IntClock
********************************************************
Clock: I2C_Codec_control_IntClock
Frequency: 30.43 MHz | Target: 15.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock
Path slack     : 31241p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -6010
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       58093

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26851
-------------------------------------   ----- 
End-of-path arrival time (ps)           26851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q               macrocell36     1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/main_2          macrocell7      9872  11122  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/q               macrocell7      3350  14472  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell11     2784  17256  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\/q       macrocell11     3350  20606  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell3   6246  26851  31241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 166p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12155
-------------------------------------   ----- 
End-of-path arrival time (ps)           12155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580    166  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_0\/main_1               macrocell4      2901   6481    166  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_0\/q                    macrocell4      3350   9831    166  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2323  12155    166  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock                  statusicell2        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. I2C_Codec_control_IntClock:R)
****************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)_SYNC/out
Path End       : \I2C_Codec_control:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 5974p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. I2C_Codec_control_IntClock:R#2)   12821
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)_SYNC/out                                 synccell      1020   1020   5974  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/main_0  macrocell43   2316   3336   5974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/clock_0            macrocell43         0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. Debounce:R)
**********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : S1(0)_SYNC/out
Path End       : Net_985/main_0
Capture Clock  : Net_985/clock_0
Path slack     : 5348p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#390000 vs. Debounce:R#2)   12821
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
S1(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
S1(0)_SYNC/out  synccell      1020   1020   5348  RISE       1
Net_985/main_0  macrocell67   2942   3962   5348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_985/clock_0                                            macrocell67         0      0  RISE       1


5.4::Critical Path Report for (I2C_Codec_control_IntClock:R vs. I2C_Codec_control_IntClock:R)
*********************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock
Path slack     : 31241p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -6010
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       58093

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26851
-------------------------------------   ----- 
End-of-path arrival time (ps)           26851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q               macrocell36     1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/main_2          macrocell7      9872  11122  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/q               macrocell7      3350  14472  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell11     2784  17256  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\/q       macrocell11     3350  20606  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell3   6246  26851  31241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (Debounce:R vs. Debounce:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : Net_895/clk_en
Capture Clock  : Net_895/clock_0
Path slack     : 4999988149p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -2100
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9751
-------------------------------------   ---- 
End-of-path arrival time (ps)           9751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_1037/q      macrocell59   1250   1250  4999988149  RISE       1
Net_895/clk_en  macrocell66   8501   9751  4999988149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_895/clock_0                                            macrocell66         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 166p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12155
-------------------------------------   ----- 
End-of-path arrival time (ps)           12155
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580    166  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_0\/main_1               macrocell4      2901   6481    166  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_0\/q                    macrocell4      3350   9831    166  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2323  12155    166  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock                  statusicell2        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_2
Path End       : \I2S_Codec_audio:bI2S:reset\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:reset\/clock_0
Path slack     : 750p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8561
-------------------------------------   ---- 
End-of-path arrival time (ps)           8561
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_2  controlcell1   1210   1210    750  RISE       1
\I2S_Codec_audio:bI2S:reset\/main_0      macrocell16    7351   8561    750  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:reset\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 762p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     12321

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11558
-------------------------------------   ----- 
End-of-path arrival time (ps)           11558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580    762  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_0\/main_3              macrocell3      2298   5878    762  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_0\/q                   macrocell3      3350   9228    762  RISE       1
\I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    2330  11558    762  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/clock                  statusicell1        0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_2
Path End       : \I2S_Codec_audio:bI2S:BitCounter\/enable
Capture Clock  : \I2S_Codec_audio:bI2S:BitCounter\/clock
Path slack     : 901p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -4060
------------------------------------------------   ----- 
End-of-path required time (ps)                      8761

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7860
-------------------------------------   ---- 
End-of-path arrival time (ps)           7860
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_2   controlcell1   1210   1210    750  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/enable  count7cell     6650   7860    901  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_2
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 1056p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8255
-------------------------------------   ---- 
End-of-path arrival time (ps)           8255
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_2  controlcell1   1210   1210    750  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_0   macrocell30    7045   8255   1056  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 2164p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      6811

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4647
-------------------------------------   ---- 
End-of-path arrival time (ps)           4647
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_2\/q                macrocell25     1250   1250   2164  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell2   3397   4647   2164  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_f0_load\/q
Path End       : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 2167p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                      9691

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7524
-------------------------------------   ---- 
End-of-path arrival time (ps)           7524
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_f0_load\/q              macrocell24     1250   1250   1258  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell2   6274   7524   2167  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 2168p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      6811

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4642
-------------------------------------   ---- 
End-of-path arrival time (ps)           4642
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_0\/q                macrocell27     1250   1250   2168  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell2   3392   4642   2168  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 2290p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      6631

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4340
-------------------------------------   ---- 
End-of-path arrival time (ps)           4340
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_0\/q                macrocell22     1250   1250   2281  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   3090   4340   2290  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 2363p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -6010
------------------------------------------------   ----- 
End-of-path required time (ps)                      6811

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4448
-------------------------------------   ---- 
End-of-path arrival time (ps)           4448
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_1\/q                macrocell26     1250   1250   2363  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell2   3198   4448   2363  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_2
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 2414p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6896
-------------------------------------   ---- 
End-of-path arrival time (ps)           6896
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_2  controlcell1   1210   1210    750  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_0   macrocell19    5686   6896   2414  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 2468p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      6631

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_1\/q                macrocell21     1250   1250   2468  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1   2913   4163   2468  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 2598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -6190
------------------------------------------------   ----- 
End-of-path required time (ps)                      6631

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4033
-------------------------------------   ---- 
End-of-path arrival time (ps)           4033
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_2\/q                macrocell20     1250   1250   2598  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   2783   4033   2598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 2795p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6515
-------------------------------------   ---- 
End-of-path arrival time (ps)           6515
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   3580   3580    762  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_5         macrocell18     2935   6515   2795  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell18         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 2829p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   3580   3580    166  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_3          macrocell29     2901   6481   2829  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell29         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_2
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 2874p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_2  count7cell    1940   1940   2874  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_1   macrocell26   4496   6436   2874  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_2
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 2874p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6436
-------------------------------------   ---- 
End-of-path arrival time (ps)           6436
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_2  count7cell    1940   1940   2874  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_1   macrocell27   4496   6436   2874  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_1
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 3026p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_1  count7cell    1940   1940   3026  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_2   macrocell26   4345   6285   3026  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_1
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 3026p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6285
-------------------------------------   ---- 
End-of-path arrival time (ps)           6285
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_1  count7cell    1940   1940   3026  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_2   macrocell27   4345   6285   3026  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_3
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 3212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_3  count7cell    1940   1940   3212  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_0   macrocell26   4159   6099   3212  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_3
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 3212p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6099
-------------------------------------   ---- 
End-of-path arrival time (ps)           6099
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_3  count7cell    1940   1940   3212  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_0   macrocell27   4159   6099   3212  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_data_in_0\/q
Path End       : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 3364p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3500
------------------------------------------------   ----- 
End-of-path required time (ps)                      9321

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5956
-------------------------------------   ---- 
End-of-path arrival time (ps)           5956
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_data_in_0\/q             macrocell31     1250   1250   3364  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell2   4706   5956   3364  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_1
Path End       : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 3496p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5814
-------------------------------------   ---- 
End-of-path arrival time (ps)           5814
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_1           controlcell1   1210   1210   3496  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_0  macrocell29    4604   5814   3496  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell29         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_2
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 3534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_2  count7cell    1940   1940   2874  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_1   macrocell21   3836   5776   3534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_2
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 3534p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5776
-------------------------------------   ---- 
End-of-path arrival time (ps)           5776
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_2  count7cell    1940   1940   2874  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_1   macrocell22   3836   5776   3534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_2
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_6
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 3642p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5669
-------------------------------------   ---- 
End-of-path arrival time (ps)           5669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_2  count7cell    1940   1940   2874  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_6     macrocell30   3729   5669   3642  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_15_0/main_1
Capture Clock  : Net_15_0/clock_0
Path slack     : 3654p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   2720   2720   3654  RISE       1
Net_15_0/main_1                                  macrocell23     2937   5657   3654  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_15_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_0
Path End       : Net_15_0/main_0
Capture Clock  : Net_15_0/clock_0
Path slack     : 3772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_0  count7cell    1940   1940   3772  RISE       1
Net_15_0/main_0                            macrocell23   3599   5539   3772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_15_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_0
Path End       : \I2S_Codec_audio:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0
Path slack     : 3772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_0   count7cell    1940   1940   3772  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/main_0  macrocell31   3599   5539   3772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_0
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_8
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 3781p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5529
-------------------------------------   ---- 
End-of-path arrival time (ps)           5529
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_0  count7cell    1940   1940   3772  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_8     macrocell19   3589   5529   3781  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_1
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 3859p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_1  count7cell    1940   1940   3026  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_2   macrocell21   3511   5451   3859  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_1
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 3859p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_1  count7cell    1940   1940   3026  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_2   macrocell22   3511   5451   3859  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_f0_load\/q
Path End       : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 3922p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5389
-------------------------------------   ---- 
End-of-path arrival time (ps)           5389
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clock_0                   macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_f0_load\/q               macrocell24   1250   1250   1258  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_1  macrocell29   4139   5389   3922  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell29         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_1
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_7
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 3956p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_1  count7cell    1940   1940   3026  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_7     macrocell30   3414   5354   3956  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_4
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4128p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5183
-------------------------------------   ---- 
End-of-path arrival time (ps)           5183
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_4  count7cell    1940   1940   4128  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_4     macrocell30   3243   5183   4128  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_5
Path End       : Net_167/main_1
Capture Clock  : Net_167/clock_0
Path slack     : 4131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_5  count7cell    1940   1940   4131  RISE       1
Net_167/main_1                             macrocell17   3240   5180   4131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_167/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_5
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4131p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5180
-------------------------------------   ---- 
End-of-path arrival time (ps)           5180
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_5  count7cell    1940   1940   4131  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_3     macrocell30   3240   5180   4131  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_6
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4133p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5177
-------------------------------------   ---- 
End-of-path arrival time (ps)           5177
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_6  count7cell    1940   1940   4133  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_2     macrocell30   3237   5177   4133  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_3
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4141p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5170
-------------------------------------   ---- 
End-of-path arrival time (ps)           5170
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_3  count7cell    1940   1940   3212  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_5     macrocell30   3230   5170   4141  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 4161p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5149
-------------------------------------   ---- 
End-of-path arrival time (ps)           5149
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_0\/q                macrocell22   1250   1250   2281  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_4  macrocell18   3899   5149   4161  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell18         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_3
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 4178p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_3  count7cell    1940   1940   3212  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_0   macrocell21   3193   5133   4178  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_3
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 4178p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5133
-------------------------------------   ---- 
End-of-path arrival time (ps)           5133
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_3  count7cell    1940   1940   3212  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_0   macrocell22   3193   5133   4178  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 4372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_2\/q                macrocell20   1250   1250   2598  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_2  macrocell18   3689   4939   4372  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell18         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_1
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4416p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4895
-------------------------------------   ---- 
End-of-path arrival time (ps)           4895
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_1  controlcell1   1210   1210   3496  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_1   macrocell30    3685   4895   4416  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_2
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_6
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 4420p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4891
-------------------------------------   ---- 
End-of-path arrival time (ps)           4891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_2  count7cell    1940   1940   2874  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_6     macrocell19   2951   4891   4420  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 4498p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_1\/q                macrocell21   1250   1250   2468  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_3  macrocell18   3563   4813   4498  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell18         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rxenable\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_2\/clock_0
Path slack     : 4667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rxenable\/q         macrocell30   1250   1250   4667  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/main_3  macrocell25   3394   4644   4667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rxenable\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 4667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rxenable\/q         macrocell30   1250   1250   4667  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_6  macrocell26   3394   4644   4667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rxenable\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 4667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rxenable\/q         macrocell30   1250   1250   4667  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_6  macrocell27   3394   4644   4667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_1
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_7
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 4747p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4563
-------------------------------------   ---- 
End-of-path arrival time (ps)           4563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_1  count7cell    1940   1940   3026  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_7     macrocell19   2623   4563   4747  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/q
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_8
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 4842p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/q  macrocell29   1250   1250   4842  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_8       macrocell30   3218   4468   4842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:txenable\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_2\/clock_0
Path slack     : 4846p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:txenable\/q         macrocell19   1250   1250   4846  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/main_0  macrocell20   3214   4464   4846  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:txenable\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 4846p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:txenable\/q         macrocell19   1250   1250   4846  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_3  macrocell21   3214   4464   4846  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:txenable\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 4846p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4464
-------------------------------------   ---- 
End-of-path arrival time (ps)           4464
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:txenable\/q         macrocell19   1250   1250   4846  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_3  macrocell22   3214   4464   4846  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_EN:Sync:ctrl_reg\/control_0
Path End       : Net_1050/main_1
Capture Clock  : Net_1050/clock_0
Path slack     : 4942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_EN:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_EN:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   4942  RISE       1
Net_1050/main_1                   macrocell32    2318   4368   4942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_EN:Sync:ctrl_reg\/control_0
Path End       : \Div2:not_last_reset\/main_0
Capture Clock  : \Div2:not_last_reset\/clock_0
Path slack     : 4942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_EN:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_EN:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   4942  RISE       1
\Div2:not_last_reset\/main_0      macrocell73    2318   4368   4942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:not_last_reset\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_EN:Sync:ctrl_reg\/control_0
Path End       : \Div2:count_0\/main_0
Capture Clock  : \Div2:count_0\/clock_0
Path slack     : 4942p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4368
-------------------------------------   ---- 
End-of-path arrival time (ps)           4368
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_EN:Sync:ctrl_reg\/busclk                               controlcell4        0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_EN:Sync:ctrl_reg\/control_0  controlcell4   2050   2050   4942  RISE       1
\Div2:count_0\/main_0             macrocell74    2318   4368   4942  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:count_0\/clock_0                                      macrocell74         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 4952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_0\/q       macrocell22   1250   1250   2281  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_6  macrocell21   3109   4359   4952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 4952p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4359
-------------------------------------   ---- 
End-of-path arrival time (ps)           4359
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_0\/q       macrocell22   1250   1250   2281  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_6  macrocell22   3109   4359   4952  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_0
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 4980p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4331
-------------------------------------   ---- 
End-of-path arrival time (ps)           4331
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_0            controlcell1   1210   1210   4980  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_0  macrocell18    3121   4331   4980  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell18         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:CtlReg\/control_0
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 4992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4318
-------------------------------------   ---- 
End-of-path arrival time (ps)           4318
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                 model name    delay     AT  slack  edge  Fanout
---------------------------------------  ------------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:CtlReg\/control_0  controlcell1   1210   1210   4980  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_1   macrocell19    3108   4318   4992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:CtlReg\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:CtlReg\/clock
Path slack     : 4997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1050/q                            macrocell32    1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clk_en  controlcell1   4474   5724   4997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:CtlReg\/clock                         controlcell1        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 4997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1050/q                                   macrocell32    1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/clk_en  statusicell1   4474   5724   4997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:STS[0]:Sts\/clock                  statusicell1        0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 4997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1050/q                                      macrocell32     1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clk_en  datapathcell1   4474   5724   4997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Tx:CH[0]:dpTx:u0\/clock               datapathcell1       0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_2\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_2\/clock_0
Path slack     : 4997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clk_en  macrocell20   4474   5724   4997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clock_0                   macrocell20         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 4997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clk_en  macrocell21   4474   5724   4997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 4997p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5724
-------------------------------------   ---- 
End-of-path arrival time (ps)           5724
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clk_en  macrocell22   4474   5724   4997  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_4
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 5049p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4262
-------------------------------------   ---- 
End-of-path arrival time (ps)           4262
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_4  count7cell    1940   1940   4128  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_4     macrocell19   2322   4262   5049  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_5
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 5052p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4258
-------------------------------------   ---- 
End-of-path arrival time (ps)           4258
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_5  count7cell    1940   1940   4131  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_3     macrocell19   2318   4258   5052  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_6
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 5054p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4256
-------------------------------------   ---- 
End-of-path arrival time (ps)           4256
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_6  count7cell    1940   1940   4133  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_2     macrocell19   2316   4256   5054  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:BitCounter\/count_3
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 5061p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:BitCounter\/count_3  count7cell    1940   1940   3212  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_5     macrocell19   2310   4250   5061  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 5084p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5636
-------------------------------------   ---- 
End-of-path arrival time (ps)           5636
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
Net_1050/q                                      macrocell32     1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clk_en  datapathcell2   4386   5636   5084  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:CH[0]:dpRx:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:reset\/q
Path End       : Net_167/main_0
Capture Clock  : Net_167/clock_0
Path slack     : 5141p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4170
-------------------------------------   ---- 
End-of-path arrival time (ps)           4170
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:reset\/clock_0                        macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:reset\/q  macrocell16   1250   1250   5141  RISE       1
Net_167/main_0                  macrocell17   2920   4170   5141  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_167/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 5151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_1\/q       macrocell21   1250   1250   2468  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_5  macrocell21   2909   4159   5151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 5151p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell21         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_1\/q       macrocell21   1250   1250   2468  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_5  macrocell22   2909   4159   5151  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/q
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_9
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 5264p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/q  macrocell18   1250   1250   5264  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_9        macrocell19   2797   4047   5264  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/q
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 5282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell18         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/q       macrocell18   1250   1250   5264  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/main_1  macrocell18   2779   4029   5282  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell18         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_1\/clock_0
Path slack     : 5292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_2\/q       macrocell20   1250   1250   2598  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/main_4  macrocell21   2768   4018   5292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_1\/clock_0                   macrocell21         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:tx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:tx_state_0\/clock_0
Path slack     : 5292p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_2\/clock_0                   macrocell20         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:tx_state_2\/q       macrocell20   1250   1250   2598  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/main_4  macrocell22   2768   4018   5292  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_state_0\/clock_0                   macrocell22         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : S1(0)_SYNC/out
Path End       : Net_985/main_0
Capture Clock  : Net_985/clock_0
Path slack     : 5348p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#390000 vs. Debounce:R#2)   12821
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3962
-------------------------------------   ---- 
End-of-path arrival time (ps)           3962
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
S1(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
S1(0)_SYNC/out  synccell      1020   1020   5348  RISE       1
Net_985/main_0  macrocell67   2942   3962   5348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_985/clock_0                                            macrocell67         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : S2(0)_SYNC/out
Path End       : Net_973/main_0
Capture Clock  : Net_973/clock_0
Path slack     : 5351p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#390000 vs. Debounce:R#2)   12821
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3959
-------------------------------------   ---- 
End-of-path arrival time (ps)           3959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
S2(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
S2(0)_SYNC/out  synccell      1020   1020   5351  RISE       1
Net_973/main_0  macrocell69   2939   3959   5351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_973/clock_0                                            macrocell69         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rx_f0_load\/clock_0
Path slack     : 5417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_0\/q       macrocell27   1250   1250   2168  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/main_2  macrocell24   2644   3894   5417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_2\/clock_0
Path slack     : 5417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_0\/q       macrocell27   1250   1250   2168  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/main_2  macrocell25   2644   3894   5417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 5417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_0\/q       macrocell27   1250   1250   2168  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_5  macrocell26   2644   3894   5417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_0\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 5417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell27         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_0\/q       macrocell27   1250   1250   2168  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_5  macrocell27   2644   3894   5417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rxenable\/q
Path End       : \I2S_Codec_audio:bI2S:rxenable\/main_9
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 5425p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rxenable\/q       macrocell30   1250   1250   4667  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/main_9  macrocell30   2636   3886   5425  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rx_f0_load\/clock_0
Path slack     : 5432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_2\/q       macrocell25   1250   1250   2164  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/main_0  macrocell24   2628   3878   5432  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_2\/clock_0
Path slack     : 5432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_2\/q       macrocell25   1250   1250   2164  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/main_0  macrocell25   2628   3878   5432  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 5432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_2\/q       macrocell25   1250   1250   2164  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_3  macrocell26   2628   3878   5432  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_2\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 5432p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_2\/q       macrocell25   1250   1250   2164  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_3  macrocell27   2628   3878   5432  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : Net_1050/main_0
Capture Clock  : Net_1050/clock_0
Path slack     : 5470p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1050/q       macrocell32   1250   1250   4997  RISE       1
Net_1050/main_0  macrocell32   2590   3840   5470  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_data_in_0\/q
Path End       : \I2S_Codec_audio:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0
Path slack     : 5758p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_data_in_0\/q       macrocell31   1250   1250   3364  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/main_1  macrocell31   2302   3552   5758  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/q
Path End       : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 5759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell29         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/q       macrocell29   1250   1250   4842  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/main_2  macrocell29   2302   3552   5759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell29         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_15_0/q
Path End       : Net_15_0/main_2
Capture Clock  : Net_15_0/clock_0
Path slack     : 5759p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_15_0/clock_0                                            macrocell23         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_15_0/q       macrocell23   1250   1250   5759  RISE       1
Net_15_0/main_2  macrocell23   2301   3551   5759  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_15_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Div2:count_0\/q
Path End       : Net_1050/main_3
Capture Clock  : Net_1050/clock_0
Path slack     : 5761p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:count_0\/clock_0                                      macrocell74         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
\Div2:count_0\/q  macrocell74   1250   1250   5761  RISE       1
Net_1050/main_3   macrocell32   2299   3549   5761  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Div2:not_last_reset\/q
Path End       : Net_1050/main_2
Capture Clock  : Net_1050/clock_0
Path slack     : 5764p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:not_last_reset\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\Div2:not_last_reset\/q  macrocell73   1250   1250   5764  RISE       1
Net_1050/main_2          macrocell32   2297   3547   5764  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Div2:not_last_reset\/q
Path End       : \Div2:not_last_reset\/main_1
Capture Clock  : \Div2:not_last_reset\/clock_0
Path slack     : 5764p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:not_last_reset\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Div2:not_last_reset\/q       macrocell73   1250   1250   5764  RISE       1
\Div2:not_last_reset\/main_1  macrocell73   2297   3547   5764  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:not_last_reset\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Div2:not_last_reset\/q
Path End       : \Div2:count_0\/main_1
Capture Clock  : \Div2:count_0\/clock_0
Path slack     : 5764p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:not_last_reset\/clock_0                               macrocell73         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\Div2:not_last_reset\/q  macrocell73   1250   1250   5764  RISE       1
\Div2:count_0\/main_1    macrocell74   2297   3547   5764  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:count_0\/clock_0                                      macrocell74         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:txenable\/q
Path End       : \I2S_Codec_audio:bI2S:txenable\/main_10
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 5764p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:txenable\/q        macrocell19   1250   1250   4846  RISE       1
\I2S_Codec_audio:bI2S:txenable\/main_10  macrocell19   2297   3547   5764  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rx_f0_load\/clock_0
Path slack     : 5772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_1\/q       macrocell26   1250   1250   2363  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/main_1  macrocell24   2289   3539   5772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_2\/clock_0
Path slack     : 5772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_1\/q       macrocell26   1250   1250   2363  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/main_1  macrocell25   2289   3539   5772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 5772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_1\/q       macrocell26   1250   1250   2363  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/main_4  macrocell26   2289   3539   5772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S_Codec_audio:bI2S:rx_state_1\/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 5772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2S_Codec_audio:bI2S:rx_state_1\/q       macrocell26   1250   1250   2363  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/main_4  macrocell27   2289   3539   5772  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:BitCounter\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:BitCounter\/clock
Path slack     : 5925p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clk_en  count7cell    3546   4796   5925  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 5925p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                         macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clk_en  macrocell18   3546   4796   5925  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:tx_underflow_sticky\/clock_0          macrocell18         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:txenable\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:txenable\/clock_0
Path slack     : 5925p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                              macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clk_en  macrocell19   3546   4796   5925  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:txenable\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : Net_15_0/clk_en
Capture Clock  : Net_15_0/clock_0
Path slack     : 5925p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
Net_1050/q       macrocell32   1250   1250   4997  RISE       1
Net_15_0/clk_en  macrocell23   3546   4796   5925  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_15_0/clock_0                                            macrocell23         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rx_data_in_0\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0
Path slack     : 5925p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4796
-------------------------------------   ---- 
End-of-path arrival time (ps)           4796
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                  macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clk_en  macrocell31   3546   4796   5925  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDI(0)_SYNC/out
Path End       : \I2S_Codec_audio:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0
Path slack     : 5953p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                      9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3357
-------------------------------------   ---- 
End-of-path arrival time (ps)           3357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDI(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
SDI(0)_SYNC/out                             synccell      1020   1020   5953  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/main_2  macrocell31   2337   3357   5953  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_data_in_0\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)_SYNC/out
Path End       : \I2C_Codec_control:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 5974p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. I2C_Codec_control_IntClock:R#2)   12821
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)_SYNC/out                                 synccell      1020   1020   5974  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/main_0  macrocell43   2316   3336   5974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/clock_0            macrocell43         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SCL(0)_SYNC/out
Path End       : \I2C_Codec_control:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 5974p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. I2C_Codec_control_IntClock:R#2)   12821
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3336
-------------------------------------   ---- 
End-of-path arrival time (ps)           3336
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SCL(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
SCL(0)_SYNC/out                                 synccell      1020   1020   5974  RISE       1
\I2C_Codec_control:bI2C_UDB:clk_eq_reg\/main_1  macrocell53   2316   3336   5974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clk_eq_reg\/clock_0            macrocell53         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : S0(0)_SYNC/out
Path End       : Net_961/main_0
Capture Clock  : Net_961/clock_0
Path slack     : 5977p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#390000 vs. Debounce:R#2)   12821
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3333
-------------------------------------   ---- 
End-of-path arrival time (ps)           3333
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
S0(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
S0(0)_SYNC/out  synccell      1020   1020   5977  RISE       1
Net_961/main_0  macrocell57   2313   3333   5977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_961/clock_0                                            macrocell57         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)_SYNC/out
Path End       : \I2C_Codec_control:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 5988p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. I2C_Codec_control_IntClock:R#2)   12821
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3322
-------------------------------------   ---- 
End-of-path arrival time (ps)           3322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)_SYNC/out                                 synccell      1020   1020   5988  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_reg\/main_0  macrocell33   2302   3322   5988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_reg\/clock_0            macrocell33         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : SDA(0)_SYNC/out
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 5988p

Capture Clock Arrival Time                                              0
+ Clock path delay                                                      0
+ Cycle adjust (CyBUS_CLK:R#5 vs. I2C_Codec_control_IntClock:R#2)   12821
- Setup time                                                        -3510
-----------------------------------------------------------------   ----- 
End-of-path required time (ps)                                       9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3322
-------------------------------------   ---- 
End-of-path arrival time (ps)           3322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
SDA(0)_SYNC/clock                                           synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
SDA(0)_SYNC/out                               synccell      1020   1020   5988  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_8  macrocell41   2302   3322   5988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : S3(0)_SYNC/out
Path End       : Net_979/main_0
Capture Clock  : Net_979/clock_0
Path slack     : 5992p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#390000 vs. Debounce:R#2)   12821
- Setup time                                           -3510
----------------------------------------------------   ----- 
End-of-path required time (ps)                          9311

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3319
-------------------------------------   ---- 
End-of-path arrival time (ps)           3319
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
S3(0)_SYNC/clock                                            synccell            0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
S3(0)_SYNC/out  synccell      1020   1020   5992  RISE       1
Net_979/main_0  macrocell71   2299   3319   5992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_979/clock_0                                            macrocell71         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 5992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_1050/q                                   macrocell32    1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clk_en  statusicell2   3479   4729   5992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:Rx:STS[0]:Sts\/clock                  statusicell2        0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:reset\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:reset\/clock_0
Path slack     : 5992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                           macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:reset\/clk_en  macrocell16   3479   4729   5992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:reset\/clock_0                        macrocell16         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rx_f0_load\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rx_f0_load\/clock_0
Path slack     : 5992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clk_en  macrocell24   3479   4729   5992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_f0_load\/clock_0                   macrocell24         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_2\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_2\/clock_0
Path slack     : 5992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clk_en  macrocell25   3479   4729   5992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_2\/clock_0                   macrocell25         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_1\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_1\/clock_0
Path slack     : 5992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clk_en  macrocell26   3479   4729   5992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_1\/clock_0                   macrocell26         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rx_state_0\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rx_state_0\/clock_0
Path slack     : 5992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clk_en  macrocell27   3479   4729   5992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_state_0\/clock_0                   macrocell27         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 5992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4729
-------------------------------------   ---- 
End-of-path arrival time (ps)           4729
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                                        macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clk_en  macrocell29   3479   4729   5992  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rx_overflow_sticky\/clock_0           macrocell29         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AudioCodecClk(0)_SYNC/out
Path End       : Net_1050/clk_en
Capture Clock  : Net_1050/clock_0
Path slack     : 6035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AudioCodecClk(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
AudioCodecClk(0)_SYNC/out  synccell      1020   1020   6035  RISE       1
Net_1050/clk_en            macrocell32   3665   4685   6035  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AudioCodecClk(0)_SYNC/out
Path End       : \Div2:not_last_reset\/clk_en
Capture Clock  : \Div2:not_last_reset\/clock_0
Path slack     : 6035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AudioCodecClk(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
AudioCodecClk(0)_SYNC/out     synccell      1020   1020   6035  RISE       1
\Div2:not_last_reset\/clk_en  macrocell73   3665   4685   6035  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:not_last_reset\/clock_0                               macrocell73         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : AudioCodecClk(0)_SYNC/out
Path End       : \Div2:count_0\/clk_en
Capture Clock  : \Div2:count_0\/clock_0
Path slack     : 6035p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4685
-------------------------------------   ---- 
End-of-path arrival time (ps)           4685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
AudioCodecClk(0)_SYNC/clock                                 synccell            0      0  RISE       1

Data path
pin name                   model name   delay     AT  slack  edge  Fanout
-------------------------  -----------  -----  -----  -----  ----  ------
AudioCodecClk(0)_SYNC/out  synccell      1020   1020   6035  RISE       1
\Div2:count_0\/clk_en      macrocell74   3665   4685   6035  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Div2:count_0\/clock_0                                      macrocell74         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : Net_167/clk_en
Capture Clock  : Net_167/clock_0
Path slack     : 6852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
Net_1050/q      macrocell32   1250   1250   4997  RISE       1
Net_167/clk_en  macrocell17   2618   3868   6852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_167/clock_0                                             macrocell17         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1050/q
Path End       : \I2S_Codec_audio:bI2S:rxenable\/clk_en
Capture Clock  : \I2S_Codec_audio:bI2S:rxenable\/clock_0
Path slack     : 6852p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   12821
- Setup time                                       -2100
------------------------------------------------   ----- 
End-of-path required time (ps)                     10721

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Net_1050/clock_0                                            macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
Net_1050/q                              macrocell32   1250   1250   4997  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clk_en  macrocell30   2618   3868   6852  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\I2S_Codec_audio:bI2S:rxenable\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock
Path slack     : 31241p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -6010
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       58093

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       26851
-------------------------------------   ----- 
End-of-path arrival time (ps)           26851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q               macrocell36     1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/main_2          macrocell7      9872  11122  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/q               macrocell7      3350  14472  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell11     2784  17256  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_0\/q       macrocell11     3350  20606  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell3   6246  26851  31241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 37067p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -4130
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       59973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22905
-------------------------------------   ----- 
End-of-path arrival time (ps)           22905
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q                 macrocell36     1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/main_2            macrocell7      9872  11122  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/q                 macrocell7      3350  14472  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell8      2784  17256  37067  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell8      3350  20606  37067  RISE       1
\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell4   2300  22905  37067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/clock        datapathcell4       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 37572p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23021
-------------------------------------   ----- 
End-of-path arrival time (ps)           23021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q         macrocell48   1250   1250  36821  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4_split\/main_10  macrocell1   12550  13800  37572  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4_split\/q        macrocell1    3350  17150  37572  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_6         macrocell34   5870  23021  37572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0
Path slack     : 39207p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21386
-------------------------------------   ----- 
End-of-path arrival time (ps)           21386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q         macrocell48   1250   1250  36821  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2_split\/main_10  macrocell50  13099  14349  39207  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2_split\/q        macrocell50   3350  17699  39207  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/main_5         macrocell36   3687  21386  39207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 40548p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -4130
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       59973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19425
-------------------------------------   ----- 
End-of-path arrival time (ps)           19425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q                 macrocell37     1250   1250  32542  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\/main_4     macrocell9      7946   9196  40548  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell9      3350  12546  40548  RISE       1
\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell4   6879  19425  40548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/clock        datapathcell4       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 40811p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19781
-------------------------------------   ----- 
End-of-path arrival time (ps)           19781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q          macrocell48   1250   1250  36821  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell10   8101   9351  40811  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/q       macrocell10   3350  12701  40811  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_1           macrocell42   7080  19781  40811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock
Path slack     : 40970p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -6010
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       58093

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17122
-------------------------------------   ----- 
End-of-path arrival time (ps)           17122
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q          macrocell48     1250   1250  36821  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell10     8101   9351  40811  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/q       macrocell10     3350  12701  40811  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell3   4421  17122  40970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 41421p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19172
-------------------------------------   ----- 
End-of-path arrival time (ps)           19172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q          macrocell48   1250   1250  36821  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell10   8101   9351  40811  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/q       macrocell10   3350  12701  40811  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_1           macrocell39   6471  19172  41421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 41421p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19172
-------------------------------------   ----- 
End-of-path arrival time (ps)           19172
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q          macrocell48   1250   1250  36821  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/main_6  macrocell10   8101   9351  40811  RISE       1
\I2C_Codec_control:bI2C_UDB:cs_addr_shifter_1\/q       macrocell10   3350  12701  40811  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/main_0       macrocell49   6471  19172  41421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0          macrocell49         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_8
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 43329p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17264
-------------------------------------   ----- 
End-of-path arrival time (ps)           17264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q       macrocell36   1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/main_2  macrocell7    9872  11122  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/q       macrocell7    3350  14472  31241  RISE       1
\I2C_Codec_control:Net_643_3\/main_8           macrocell54   2792  17264  43329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 43337p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17256
-------------------------------------   ----- 
End-of-path arrival time (ps)           17256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q            macrocell36   1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/main_2       macrocell7    9872  11122  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:cnt_reset\/q            macrocell7    3350  14472  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell48   2784  17256  43337  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 45100p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15493
-------------------------------------   ----- 
End-of-path arrival time (ps)           15493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q         macrocell48   1250   1250  36821  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0_split\/main_10  macrocell28   8648   9898  45100  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0_split\/q        macrocell28   3350  13248  45100  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_8         macrocell38   2245  15493  45100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0
Path slack     : 46977p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13615
-------------------------------------   ----- 
End-of-path arrival time (ps)           13615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q  macrocell48   1250   1250  36821  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/main_4  macrocell36  12365  13615  46977  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 48918p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11674
-------------------------------------   ----- 
End-of-path arrival time (ps)           11674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q      macrocell36   1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_4  macrocell42  10424  11674  48918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_3
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 48918p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11674
-------------------------------------   ----- 
End-of-path arrival time (ps)           11674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q  macrocell36   1250   1250  31241  RISE       1
\I2C_Codec_control:Net_643_3\/main_3      macrocell54  10424  11674  48918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 49017p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11576
-------------------------------------   ----- 
End-of-path arrival time (ps)           11576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q      macrocell34   1250   1250  32128  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_2  macrocell42  10326  11576  49017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_1
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 49017p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11576
-------------------------------------   ----- 
End-of-path arrival time (ps)           11576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q  macrocell34   1250   1250  32128  RISE       1
\I2C_Codec_control:Net_643_3\/main_1      macrocell54  10326  11576  49017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 49274p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11319
-------------------------------------   ----- 
End-of-path arrival time (ps)           11319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q      macrocell37   1250   1250  32542  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_5  macrocell39  10069  11319  49274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 50012p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10580
-------------------------------------   ----- 
End-of-path arrival time (ps)           10580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q       macrocell36   1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_2  macrocell34   9330  10580  50012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_5
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 50012p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10580
-------------------------------------   ----- 
End-of-path arrival time (ps)           10580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q  macrocell36   1250   1250  31241  RISE       1
\I2C_Codec_control:sda_x_wire\/main_5     macrocell55   9330  10580  50012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:StsReg\/clock
Path slack     : 50419p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                          -500
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       63603

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13184
-------------------------------------   ----- 
End-of-path arrival time (ps)           13184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/clock_0       macrocell44         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/q  macrocell44    1250   1250  33177  RISE       1
\I2C_Codec_control:bI2C_UDB:status_5\/main_1    macrocell5     4072   5322  50419  RISE       1
\I2C_Codec_control:bI2C_UDB:status_5\/q         macrocell5     3350   8672  50419  RISE       1
\I2C_Codec_control:bI2C_UDB:StsReg\/status_5    statusicell3   4512  13184  50419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:StsReg\/clock                  statusicell3        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 50542p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10051
-------------------------------------   ----- 
End-of-path arrival time (ps)           10051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q       macrocell36   1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_3  macrocell38   8801  10051  50542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 50690p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9902
-------------------------------------   ---- 
End-of-path arrival time (ps)           9902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q  macrocell48   1250   1250  36821  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_7  macrocell38   8652   9902  50690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 50690p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9902
-------------------------------------   ---- 
End-of-path arrival time (ps)           9902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q       macrocell48   1250   1250  36821  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell51   8652   9902  50690  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/clock_0        macrocell51         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 50720p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9872
-------------------------------------   ---- 
End-of-path arrival time (ps)           9872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  32484  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_3  macrocell42   8622   9872  50720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_2
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 50720p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9872
-------------------------------------   ---- 
End-of-path arrival time (ps)           9872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q  macrocell35   1250   1250  32484  RISE       1
\I2C_Codec_control:Net_643_3\/main_2      macrocell54   8622   9872  50720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 50787p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q      macrocell37   1250   1250  32542  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_5  macrocell42   8555   9805  50787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_4
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 50787p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9805
-------------------------------------   ---- 
End-of-path arrival time (ps)           9805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q  macrocell37   1250   1250  32542  RISE       1
\I2C_Codec_control:Net_643_3\/main_4      macrocell54   8555   9805  50787  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 50793p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9800
-------------------------------------   ---- 
End-of-path arrival time (ps)           9800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q         macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_6  macrocell37   8550   9800  50793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 50806p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9787
-------------------------------------   ---- 
End-of-path arrival time (ps)           9787
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q         macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_9  macrocell35   8537   9787  50806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 50956p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9637
-------------------------------------   ---- 
End-of-path arrival time (ps)           9637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q      macrocell38   1250   1250  32856  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_6  macrocell39   8387   9637  50956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_5
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 51099p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9493
-------------------------------------   ---- 
End-of-path arrival time (ps)           9493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q  macrocell38   1250   1250  32856  RISE       1
\I2C_Codec_control:Net_643_3\/main_5      macrocell54   8243   9493  51099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0
Path slack     : 51193p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9399
-------------------------------------   ---- 
End-of-path arrival time (ps)           9399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  32484  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/main_1  macrocell36   8149   9399  51193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 51193p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9399
-------------------------------------   ---- 
End-of-path arrival time (ps)           9399
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  32484  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_3  macrocell39   8149   9399  51193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 51242p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9351
-------------------------------------   ---- 
End-of-path arrival time (ps)           9351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q   macrocell48   1250   1250  36821  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_10  macrocell35   8101   9351  51242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 51252p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9340
-------------------------------------   ---- 
End-of-path arrival time (ps)           9340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q  macrocell48   1250   1250  36821  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_7   macrocell41   8090   9340  51252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 51254p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9339
-------------------------------------   ---- 
End-of-path arrival time (ps)           9339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q  macrocell48   1250   1250  36821  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_7  macrocell37   8089   9339  51254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:Net_643_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 51353p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9240
-------------------------------------   ---- 
End-of-path arrival time (ps)           9240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:Net_643_3\/q                 macrocell54   1250   1250  38817  RISE       1
\I2C_Codec_control:bI2C_UDB:clk_eq_reg\/main_0  macrocell53   7990   9240  51353  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clk_eq_reg\/clock_0            macrocell53         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 51406p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9187
-------------------------------------   ---- 
End-of-path arrival time (ps)           9187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q              macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell48   7937   9187  51406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 51410p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9183
-------------------------------------   ---- 
End-of-path arrival time (ps)           9183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q        macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_6  macrocell42   7933   9183  51410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_6
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 51410p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9183
-------------------------------------   ---- 
End-of-path arrival time (ps)           9183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q  macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:Net_643_3\/main_6    macrocell54   7933   9183  51410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 51663p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8930
-------------------------------------   ---- 
End-of-path arrival time (ps)           8930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q       macrocell37   1250   1250  32542  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_3  macrocell34   7680   8930  51663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_6
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 51663p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8930
-------------------------------------   ---- 
End-of-path arrival time (ps)           8930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q  macrocell37   1250   1250  32542  RISE       1
\I2C_Codec_control:sda_x_wire\/main_6     macrocell55   7680   8930  51663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 51861p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q         macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_5  macrocell34   7482   8732  51861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_8
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 51861p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8732
-------------------------------------   ---- 
End-of-path arrival time (ps)           8732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q  macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:sda_x_wire\/main_8   macrocell55   7482   8732  51861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 51872p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8720
-------------------------------------   ---- 
End-of-path arrival time (ps)           8720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q         macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_6  macrocell38   7470   8720  51872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 51872p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8720
-------------------------------------   ---- 
End-of-path arrival time (ps)           8720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q              macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell51   7470   8720  51872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/clock_0        macrocell51         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 51886p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8707
-------------------------------------   ---- 
End-of-path arrival time (ps)           8707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  32484  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_2  macrocell38   7457   8707  51886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 52472p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8120
-------------------------------------   ---- 
End-of-path arrival time (ps)           8120
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q       macrocell36   1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_6  macrocell35   6870   8120  52472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 52481p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8111
-------------------------------------   ---- 
End-of-path arrival time (ps)           8111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q      macrocell36   1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_3  macrocell40   6861   8111  52481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 52481p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8111
-------------------------------------   ---- 
End-of-path arrival time (ps)           8111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q      macrocell36   1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_3  macrocell41   6861   8111  52481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 52482p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8111
-------------------------------------   ---- 
End-of-path arrival time (ps)           8111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q       macrocell36   1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_3  macrocell37   6861   8111  52482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 52699p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q      macrocell37   1250   1250  32542  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_4  macrocell40   6643   7893  52699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 52699p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7893
-------------------------------------   ---- 
End-of-path arrival time (ps)           7893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q      macrocell37   1250   1250  32542  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_4  macrocell41   6643   7893  52699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 52763p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7830
-------------------------------------   ---- 
End-of-path arrival time (ps)           7830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q      macrocell38   1250   1250  32856  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_5  macrocell40   6580   7830  52763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 52763p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7830
-------------------------------------   ---- 
End-of-path arrival time (ps)           7830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q      macrocell38   1250   1250  32856  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_5  macrocell41   6580   7830  52763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 52765p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7827
-------------------------------------   ---- 
End-of-path arrival time (ps)           7827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q       macrocell38   1250   1250  32856  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_5  macrocell37   6577   7827  52765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_4
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 52790p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7803
-------------------------------------   ---- 
End-of-path arrival time (ps)           7803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q  macrocell35   1250   1250  32484  RISE       1
\I2C_Codec_control:sda_x_wire\/main_4     macrocell55   6553   7803  52790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 52791p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7801
-------------------------------------   ---- 
End-of-path arrival time (ps)           7801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q       macrocell38   1250   1250  32856  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_8  macrocell35   6551   7801  52791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 52975p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7617
-------------------------------------   ---- 
End-of-path arrival time (ps)           7617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  32484  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_2  macrocell40   6367   7617  52975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 52975p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7617
-------------------------------------   ---- 
End-of-path arrival time (ps)           7617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q      macrocell35   1250   1250  32484  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_2  macrocell41   6367   7617  52975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 52978p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7614
-------------------------------------   ---- 
End-of-path arrival time (ps)           7614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  32484  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_2  macrocell37   6364   7614  52978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_9
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 53085p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7508
-------------------------------------   ---- 
End-of-path arrival time (ps)           7508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0          macrocell49         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/q  macrocell49   1250   1250  46012  RISE       1
\I2C_Codec_control:sda_x_wire\/main_9        macrocell55   6258   7508  53085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0
Path slack     : 53089p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q       macrocell34   1250   1250  32128  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/main_0  macrocell36   6253   7503  53089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 53089p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q      macrocell34   1250   1250  32128  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_2  macrocell39   6253   7503  53089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 53188p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7405
-------------------------------------   ---- 
End-of-path arrival time (ps)           7405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  40963  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_0             macrocell38     3825   7405  53188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 53366p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7227
-------------------------------------   ---- 
End-of-path arrival time (ps)           7227
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q       macrocell37   1250   1250  32542  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_4  macrocell38   5977   7227  53366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 53495p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7098
-------------------------------------   ---- 
End-of-path arrival time (ps)           7098
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q       macrocell34   1250   1250  32128  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_1  macrocell37   5848   7098  53495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 53497p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q      macrocell34   1250   1250  32128  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_1  macrocell40   5846   7096  53497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 53497p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q      macrocell34   1250   1250  32128  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_1  macrocell41   5846   7096  53497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 53515p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q       macrocell34   1250   1250  32128  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_4  macrocell35   5828   7078  53515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0
Path slack     : 53661p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q       macrocell36   1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/main_2  macrocell36   5682   6932  53661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 53661p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_2\/q      macrocell36   1250   1250  31241  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_4  macrocell39   5682   6932  53661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 54069p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  40963  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_3             macrocell35     2944   6524  54069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 54079p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6514
-------------------------------------   ---- 
End-of-path arrival time (ps)           6514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell3   3580   3580  40963  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_0             macrocell37     2934   6514  54079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 54335p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3   1210   1210  47960  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_0           macrocell34    5047   6257  54335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C_Codec_control:sda_x_wire\/main_1
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 54335p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6257
-------------------------------------   ---- 
End-of-path arrival time (ps)           6257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3   1210   1210  47960  RISE       1
\I2C_Codec_control:sda_x_wire\/main_1                   macrocell55    5047   6257  54335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 54347p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6245
-------------------------------------   ---- 
End-of-path arrival time (ps)           6245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_3\/q       macrocell35   1250   1250  32484  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_5  macrocell35   4995   6245  54347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 54418p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q       macrocell38   1250   1250  32856  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_4  macrocell34   4924   6174  54418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_7
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 54418p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q  macrocell38   1250   1250  32856  RISE       1
\I2C_Codec_control:sda_x_wire\/main_7     macrocell55   4924   6174  54418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 54522p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6070
-------------------------------------   ---- 
End-of-path arrival time (ps)           6070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell3   1210   1210  42710  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_2           macrocell35    4860   6070  54522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 54595p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q        macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_6  macrocell40   4748   5998  54595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 54595p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5998
-------------------------------------   ---- 
End-of-path arrival time (ps)           5998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q        macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_6  macrocell41   4748   5998  54595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 54642p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/q            macrocell43   1250   1250  32539  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/main_0  macrocell44   4701   5951  54642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/clock_0       macrocell44         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 54813p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5779
-------------------------------------   ---- 
End-of-path arrival time (ps)           5779
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q       macrocell34   1250   1250  32128  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_1  macrocell38   4529   5779  54813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 54937p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5655
-------------------------------------   ---- 
End-of-path arrival time (ps)           5655
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell3   1210   1210  44874  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_1           macrocell35    4445   5655  54937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:status_3\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 54943p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:status_3\/q       macrocell39   1250   1250  54943  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_0  macrocell39   4399   5649  54943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0
Path slack     : 55108p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q       macrocell37   1250   1250  32542  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/main_4  macrocell37   4235   5485  55108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 55108p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_1\/clock_0             macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_1\/q       macrocell37   1250   1250  32542  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_7  macrocell35   4235   5485  55108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C_Codec_control:sda_x_wire\/main_2
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 55164p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/so_comb  datapathcell3   2520   2520  55164  RISE       1
\I2C_Codec_control:sda_x_wire\/main_2            macrocell55     2908   5428  55164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 55201p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5391
-------------------------------------   ---- 
End-of-path arrival time (ps)           5391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_reg\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                             model name   delay     AT  slack  edge  Fanout
---------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:sda_in_reg\/q            macrocell33   1250   1250  55201  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/main_0  macrocell46   4141   5391  55201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/clock_0       macrocell46         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 55270p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/clock_0       macrocell44         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/q        macrocell44   1250   1250  33177  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell45   4072   5322  55270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/clock_0      macrocell45         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 55270p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/clock_0       macrocell44         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:scl_in_last_reg\/q    macrocell44   1250   1250  33177  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_1  macrocell52   4072   5322  55270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 55370p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5222
-------------------------------------   ---- 
End-of-path arrival time (ps)           5222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0          macrocell49         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/q     macrocell49   1250   1250  46012  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_11  macrocell35   3972   5222  55370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0
Path slack     : 55572p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5021
-------------------------------------   ---- 
End-of-path arrival time (ps)           5021
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_0\/q       macrocell38   1250   1250  32856  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/main_5  macrocell38   3771   5021  55572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_0\/clock_0             macrocell38         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 55588p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5004
-------------------------------------   ---- 
End-of-path arrival time (ps)           5004
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/clock_0            macrocell43         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:scl_in_reg\/q         macrocell43   1250   1250  32539  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_0  macrocell52   3754   5004  55588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0
Path slack     : 55653p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q       macrocell34   1250   1250  32128  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/main_1  macrocell34   3690   4940  55653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_state_4\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_3
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 55653p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_4\/clock_0             macrocell34         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_state_4\/q  macrocell34   1250   1250  32128  RISE       1
\I2C_Codec_control:sda_x_wire\/main_3     macrocell55   3690   4940  55653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C_Codec_control:Net_643_3\/main_7
Capture Clock  : \I2C_Codec_control:Net_643_3\/clock_0
Path slack     : 55784p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4809
-------------------------------------   ---- 
End-of-path arrival time (ps)           4809
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/q  macrocell48   1250   1250  36821  RISE       1
\I2C_Codec_control:Net_643_3\/main_7           macrocell54   3559   4809  55784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:Net_643_3\/clock_0                      macrocell54         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:sda_x_wire\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_0
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 55911p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4682
-------------------------------------   ---- 
End-of-path arrival time (ps)           4682
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:sda_x_wire\/q       macrocell55   1250   1250  55911  RISE       1
\I2C_Codec_control:sda_x_wire\/main_0  macrocell55   3432   4682  55911  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 55991p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/clock        datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell4   2290   2290  43895  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell48     2312   4602  55991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc1_reg\/clock_0        macrocell48         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0
Path slack     : 56109p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4483
-------------------------------------   ---- 
End-of-path arrival time (ps)           4483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell3   1210   1210  45293  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/main_0           macrocell35    3273   4483  56109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_3\/clock_0             macrocell35         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 56136p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q            macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_5  macrocell52   3206   4456  56136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 56419p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/clock_0       macrocell46         0      0  RISE       1

Data path
pin name                                              model name   delay     AT  slack  edge  Fanout
----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/q        macrocell46   1250   1250  51567  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell47   2923   4173  56419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/clock_0      macrocell47         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 56419p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/clock_0       macrocell46         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:sda_in_last_reg\/q    macrocell46   1250   1250  51567  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_3  macrocell52   2923   4173  56419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C_Codec_control:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_reset\/clock_0
Path slack     : 56469p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4124
-------------------------------------   ---- 
End-of-path arrival time (ps)           4124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell3   1210   1210  56469  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/main_0             macrocell56    2914   4124  56469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:status_2\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_2\/clock_0
Path slack     : 56704p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3889
-------------------------------------   ---- 
End-of-path arrival time (ps)           3889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:status_2\/q       macrocell40   1250   1250  56704  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/main_0  macrocell40   2639   3889  56704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_2\/clock_0              macrocell40         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock
Path slack     : 56720p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3500
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60603

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3882
-------------------------------------   ---- 
End-of-path arrival time (ps)           3882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_reg\/clock_0            macrocell33         0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:sda_in_reg\/q         macrocell33     1250   1250  55201  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/route_si  datapathcell3   2632   3882  56720  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:Shifter:u0\/clock              datapathcell3       0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:status_0\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_0\/clock_0
Path slack     : 57022p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:status_0\/q       macrocell42   1250   1250  57022  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/main_0  macrocell42   2321   3571  57022  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_0\/clock_0              macrocell42         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 57030p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/q       macrocell52   1250   1250  57030  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_6  macrocell52   2313   3563  57030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:status_1\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_1\/clock_0
Path slack     : 57032p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:status_1\/q       macrocell41   1250   1250  57032  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/main_0  macrocell41   2311   3561  57032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_1\/clock_0              macrocell41         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 57036p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/clock_0      macrocell47         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:sda_in_last2_reg\/q   macrocell47   1250   1250  52184  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_4  macrocell52   2307   3557  57036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 57043p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0          macrocell49         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/q       macrocell49   1250   1250  46012  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/main_2  macrocell49   2300   3550  57043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0          macrocell49         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0
Path slack     : 57050p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q         macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/main_3  macrocell36   2292   3542  57050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_state_2\/clock_0             macrocell36         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C_Codec_control:bI2C_UDB:status_3\/clock_0
Path slack     : 57050p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q        macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/main_7  macrocell39   2292   3542  57050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:status_3\/clock_0              macrocell39         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:m_reset\/q
Path End       : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 57050p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:m_reset\/clock_0               macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:m_reset\/q            macrocell56   1250   1250  45123  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/main_1  macrocell49   2292   3542  57050  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:lost_arb_reg\/clock_0          macrocell49         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 57056p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/clock_0      macrocell45         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:scl_in_last2_reg\/q   macrocell45   1250   1250  52205  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/main_2  macrocell52   2286   3536  57056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:bus_busy_reg\/clock_0          macrocell52         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C_Codec_control:sda_x_wire\/main_10
Capture Clock  : \I2C_Codec_control:sda_x_wire\/clock_0
Path slack     : 57099p

Capture Clock Arrival Time                                                               0
+ Clock path delay                                                                       0
+ Cycle adjust (I2C_Codec_control_IntClock:R#1 vs. I2C_Codec_control_IntClock:R#2)   64103
- Setup time                                                                         -3510
----------------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                       60593

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3493
-------------------------------------   ---- 
End-of-path arrival time (ps)           3493
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/clock_0        macrocell51         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\I2C_Codec_control:bI2C_UDB:clkgen_tc2_reg\/q  macrocell51   1250   1250  57099  RISE       1
\I2C_Codec_control:sda_x_wire\/main_10         macrocell55   2243   3493  57099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\I2C_Codec_control:sda_x_wire\/clock_0                     macrocell55         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1037/q
Path End       : Net_895/clk_en
Capture Clock  : Net_895/clock_0
Path slack     : 4999988149p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -2100
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9751
-------------------------------------   ---- 
End-of-path arrival time (ps)           9751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_1037/q      macrocell59   1250   1250  4999988149  RISE       1
Net_895/clk_en  macrocell66   8501   9751  4999988149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_895/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1034/q
Path End       : Net_920/clk_en
Capture Clock  : Net_920/clock_0
Path slack     : 4999990548p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -2100
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7352
-------------------------------------   ---- 
End-of-path arrival time (ps)           7352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1034/clock_0                                           macrocell64         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_1034/q      macrocell64   1250   1250  4999990548  RISE       1
Net_920/clk_en  macrocell65   6102   7352  4999990548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_920/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_973/q
Path End       : Net_925/main_1
Capture Clock  : Net_925/clock_0
Path slack     : 4999991597p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_973/clock_0                                            macrocell69         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_973/q       macrocell69   1250   1250  4999991597  RISE       1
Net_925/main_1  macrocell62   3643   4893  4999991597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell62         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_973/q
Path End       : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999991597p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_973/clock_0                                            macrocell69         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_973/q                                   macrocell69   1250   1250  4999991597  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/main_0  macrocell70   3643   4893  4999991597  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell70         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_985/q
Path End       : Net_1036/main_1
Capture Clock  : Net_1036/clock_0
Path slack     : 4999992458p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_985/clock_0                                            macrocell67         0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_985/q        macrocell67   1250   1250  4999992458  RISE       1
Net_1036/main_1  macrocell60   2782   4032  4999992458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1036/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_985/q
Path End       : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999992458p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4032
-------------------------------------   ---- 
End-of-path arrival time (ps)           4032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_985/clock_0                                            macrocell67         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_985/q                                   macrocell67   1250   1250  4999992458  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/main_0  macrocell68   2782   4032  4999992458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell68         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1034/main_0
Capture Clock  : Net_1034/clock_0
Path slack     : 4999992927p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell72         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/q  macrocell72   1250   1250  4999992927  RISE       1
Net_1034/main_0                        macrocell64   2313   3563  4999992927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1034/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_961/q
Path End       : \Debouncer_0:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_0:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999992932p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_961/clock_0                                            macrocell57         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_961/q                                   macrocell57   1250   1250  4999992932  RISE       1
\Debouncer_0:DEBOUNCER[0]:d_sync_1\/main_0  macrocell58   2308   3558  4999992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_0:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell58         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_961/q
Path End       : Net_1037/main_1
Capture Clock  : Net_1037/clock_0
Path slack     : 4999992932p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_961/clock_0                                            macrocell57         0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_961/q        macrocell57   1250   1250  4999992932  RISE       1
Net_1037/main_1  macrocell59   2308   3558  4999992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_1:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1036/main_0
Capture Clock  : Net_1036/clock_0
Path slack     : 4999992933p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell68         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_1:DEBOUNCER[0]:d_sync_1\/q  macrocell68   1250   1250  4999992933  RISE       1
Net_1036/main_0                        macrocell60   2307   3557  4999992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1036/clock_0                                           macrocell60         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_0:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_1037/main_0
Capture Clock  : Net_1037/clock_0
Path slack     : 4999992947p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_0:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell58         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_0:DEBOUNCER[0]:d_sync_1\/q  macrocell58   1250   1250  4999992947  RISE       1
Net_1037/main_0                        macrocell59   2293   3543  4999992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1037/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_979/q
Path End       : Net_1034/main_1
Capture Clock  : Net_1034/clock_0
Path slack     : 4999992954p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_979/clock_0                                            macrocell71         0      0  RISE       1

Data path
pin name         model name   delay     AT       slack  edge  Fanout
---------------  -----------  -----  -----  ----------  ----  ------
Net_979/q        macrocell71   1250   1250  4999992954  RISE       1
Net_1034/main_1  macrocell64   2286   3536  4999992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1034/clock_0                                           macrocell64         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_979/q
Path End       : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/main_0
Capture Clock  : \Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0
Path slack     : 4999992954p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_979/clock_0                                            macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT       slack  edge  Fanout
------------------------------------------  -----------  -----  -----  ----------  ----  ------
Net_979/q                                   macrocell71   1250   1250  4999992954  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/main_0  macrocell72   2286   3536  4999992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_3:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell72         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Debouncer_2:DEBOUNCER[0]:d_sync_1\/q
Path End       : Net_925/main_0
Capture Clock  : Net_925/clock_0
Path slack     : 4999993006p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -3510
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/clock_0                macrocell70         0      0  RISE       1

Data path
pin name                               model name   delay     AT       slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ----------  ----  ------
\Debouncer_2:DEBOUNCER[0]:d_sync_1\/q  macrocell70   1250   1250  4999993006  RISE       1
Net_925/main_0                         macrocell62   2234   3484  4999993006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell62         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1036/q
Path End       : Net_896/clk_en
Capture Clock  : Net_896/clock_0
Path slack     : 4999994342p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -2100
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1036/clock_0                                           macrocell60         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_1036/q      macrocell60   1250   1250  4999994342  RISE       1
Net_896/clk_en  macrocell61   2308   3558  4999994342  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_896/clock_0                                            macrocell61         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_925/q
Path End       : Net_917/clk_en
Capture Clock  : Net_917/clock_0
Path slack     : 4999994402p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Debounce:R#1 vs. Debounce:R#2)   5000000000
- Setup time                                          -2100
----------------------------------------------   ---------- 
End-of-path required time (ps)                   4999997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_925/clock_0                                            macrocell62         0      0  RISE       1

Data path
pin name        model name   delay     AT       slack  edge  Fanout
--------------  -----------  -----  -----  ----------  ----  ------
Net_925/q       macrocell62   1250   1250  4999994402  RISE       1
Net_917/clk_en  macrocell63   2248   3498  4999994402  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_917/clock_0                                            macrocell63         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

