Fitter report for ddr_proj
Sat Mar  8 16:31:02 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Clock Delay Control Summary
 21. Output Pin Default Load For Reported TCO
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Other Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sat Mar  8 16:31:02 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ddr_proj                                        ;
; Top-level Entity Name              ; ddr_proj                                        ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C35F484C8                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 1,360 / 33,216 ( 4 % )                          ;
;     Total combinational functions  ; 1,011 / 33,216 ( 3 % )                          ;
;     Dedicated logic registers      ; 927 / 33,216 ( 3 % )                            ;
; Total registers                    ; 947                                             ;
; Total pins                         ; 50 / 322 ( 16 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 483,840 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F484C8                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Device I/O Standard                                                        ; 3.3-V LVTTL                    ;                                ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------+------------------+-----------------------+
; Node                                                                                 ; Action          ; Operation        ; Reason                          ; Node Port ; Node Port Name ; Destination Node ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------+------------------+-----------------------+
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_a[0]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_a[0]         ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_a[1]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_a[1]         ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_a[2]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_a[2]         ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_a[3]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_a[3]         ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_a[4]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_a[4]         ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_a[5]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_a[5]         ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_a[6]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_a[6]         ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_a[7]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_a[7]         ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_a[8]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_a[8]         ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_a[9]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_a[9]         ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_a[10] ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_a[10]        ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_a[11] ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_a[11]        ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_a[12] ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_a[12]        ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ba[0] ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_ba[0]        ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ba[1] ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_ba[1]        ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_cas_n ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_cas_n        ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_cas_n ; Inverted        ; Register Packing ; Fast Output Register assignment ;           ;                ;                  ;                  ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_cke   ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_cke[0]       ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_cs_n  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_cs_n[0]      ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_cs_n  ; Inverted        ; Register Packing ; Fast Output Register assignment ;           ;                ;                  ;                  ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ras_n ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_ras_n        ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ras_n ; Inverted        ; Register Packing ; Fast Output Register assignment ;           ;                ;                  ;                  ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_we_n  ; Packed Register ; Register Packing ; Fast Output Register assignment ; REGOUT    ;                ; ddr_we_n         ; DATAIN           ;                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_we_n  ; Inverted        ; Register Packing ; Fast Output Register assignment ;           ;                ;                  ;                  ;                       ;
+--------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------------+
; Name                                   ; Ignored Entity ; Ignored From ; Ignored To                                                                                                                                                                                                                                                 ; Ignored Value  ; Ignored Source             ;
+----------------------------------------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------------+
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:dqs_io|mux[0]                    ; LAB_X17_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:dqs_io|oe_cell_1                 ; LAB_X17_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:dqs_io|oe_cell_2                 ; LAB_X16_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:dqs_io|output_cell_H[0]          ; LAB_X17_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|input_cell_H[0]  ; LAB_X17_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|input_cell_L[0]  ; LAB_X17_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|input_latch_L[0] ; LAB_X17_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|mux[0]           ; LAB_X17_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|oe_cell_1        ; LAB_X17_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|output_cell_H[0] ; LAB_X17_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|input_cell_H[0]  ; LAB_X17_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|input_cell_L[0]  ; LAB_X17_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|input_latch_L[0] ; LAB_X17_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|mux[0]           ; LAB_X17_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|oe_cell_1        ; LAB_X17_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|output_cell_H[0] ; LAB_X17_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|input_cell_H[0]  ; LAB_X15_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|input_cell_L[0]  ; LAB_X15_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|input_latch_L[0] ; LAB_X15_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|mux[0]           ; LAB_X15_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|oe_cell_1        ; LAB_X15_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|output_cell_H[0] ; LAB_X15_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|input_cell_H[0]  ; LAB_X15_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|input_cell_L[0]  ; LAB_X15_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|input_latch_L[0] ; LAB_X15_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|mux[0]           ; LAB_X15_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|oe_cell_1        ; LAB_X15_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|output_cell_H[0] ; LAB_X15_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|input_cell_H[0]  ; LAB_X15_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|input_cell_L[0]  ; LAB_X15_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|input_latch_L[0] ; LAB_X15_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|mux[0]           ; LAB_X15_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|oe_cell_1        ; LAB_X15_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|output_cell_H[0] ; LAB_X15_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|input_cell_H[0]  ; LAB_X15_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|input_cell_L[0]  ; LAB_X15_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|input_latch_L[0] ; LAB_X15_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|mux[0]           ; LAB_X15_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|oe_cell_1        ; LAB_X15_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|output_cell_H[0] ; LAB_X15_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|input_cell_H[0]  ; LAB_X12_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|input_cell_L[0]  ; LAB_X12_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|input_latch_L[0] ; LAB_X12_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|mux[0]           ; LAB_X12_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|oe_cell_1        ; LAB_X12_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|output_cell_H[0] ; LAB_X12_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|input_cell_H[0]  ; LAB_X12_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|input_cell_L[0]  ; LAB_X12_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|input_latch_L[0] ; LAB_X12_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|mux[0]           ; LAB_X12_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|oe_cell_1        ; LAB_X12_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|output_cell_H[0] ; LAB_X12_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_out:dm_pin|mux[0]                      ; LAB_X4_Y34     ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_out:dm_pin|output_cell_H[0]            ; LAB_X4_Y34     ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|dq_enable[0]                                   ; LAB_X14_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|dq_enable_reset[0]                             ; LAB_X15_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[0]                              ; LAB_X16_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[10]                             ; LAB_X14_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[11]                             ; LAB_X14_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[12]                             ; LAB_X14_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[13]                             ; LAB_X14_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[14]                             ; LAB_X11_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[15]                             ; LAB_X11_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[1]                              ; LAB_X16_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[2]                              ; LAB_X14_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[3]                              ; LAB_X14_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[4]                              ; LAB_X14_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[5]                              ; LAB_X14_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[6]                              ; LAB_X11_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[7]                              ; LAB_X11_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[8]                              ; LAB_X16_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[9]                              ; LAB_X16_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:dqs_io|mux[0]                    ; LAB_X33_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:dqs_io|oe_cell_1                 ; LAB_X33_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:dqs_io|oe_cell_2                 ; LAB_X34_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:dqs_io|output_cell_H[0]          ; LAB_X33_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|input_cell_H[0]  ; LAB_X44_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|input_cell_L[0]  ; LAB_X44_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|input_latch_L[0] ; LAB_X44_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|mux[0]           ; LAB_X44_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|oe_cell_1        ; LAB_X44_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|output_cell_H[0] ; LAB_X44_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|input_cell_H[0]  ; LAB_X44_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|input_cell_L[0]  ; LAB_X44_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|input_latch_L[0] ; LAB_X44_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|mux[0]           ; LAB_X44_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|oe_cell_1        ; LAB_X44_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|output_cell_H[0] ; LAB_X44_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|input_cell_H[0]  ; LAB_X44_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|input_cell_L[0]  ; LAB_X44_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|input_latch_L[0] ; LAB_X44_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|mux[0]           ; LAB_X44_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|oe_cell_1        ; LAB_X44_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|output_cell_H[0] ; LAB_X44_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|input_cell_H[0]  ; LAB_X42_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|input_cell_L[0]  ; LAB_X42_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|input_latch_L[0] ; LAB_X42_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|mux[0]           ; LAB_X42_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|oe_cell_1        ; LAB_X42_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|output_cell_H[0] ; LAB_X42_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|input_cell_H[0]  ; LAB_X42_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|input_cell_L[0]  ; LAB_X42_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|input_latch_L[0] ; LAB_X42_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|mux[0]           ; LAB_X42_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|oe_cell_1        ; LAB_X42_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|output_cell_H[0] ; LAB_X42_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|input_cell_H[0]  ; LAB_X42_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|input_cell_L[0]  ; LAB_X42_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|input_latch_L[0] ; LAB_X42_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|mux[0]           ; LAB_X42_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|oe_cell_1        ; LAB_X42_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|output_cell_H[0] ; LAB_X42_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|input_cell_H[0]  ; LAB_X42_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|input_cell_L[0]  ; LAB_X42_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|input_latch_L[0] ; LAB_X42_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|mux[0]           ; LAB_X42_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|oe_cell_1        ; LAB_X42_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|output_cell_H[0] ; LAB_X42_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|input_cell_H[0]  ; LAB_X37_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|input_cell_L[0]  ; LAB_X37_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|input_latch_L[0] ; LAB_X37_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|mux[0]           ; LAB_X37_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|oe_cell_1        ; LAB_X37_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|output_cell_H[0] ; LAB_X37_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_out:dm_pin|mux[0]                      ; LAB_X35_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_out:dm_pin|output_cell_H[0]            ; LAB_X35_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|dq_enable[0]                                   ; LAB_X43_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|dq_enable_reset[0]                             ; LAB_X42_Y34    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[0]                              ; LAB_X45_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[10]                             ; LAB_X45_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[11]                             ; LAB_X43_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[12]                             ; LAB_X43_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[13]                             ; LAB_X43_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[14]                             ; LAB_X43_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[15]                             ; LAB_X38_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[1]                              ; LAB_X45_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[2]                              ; LAB_X45_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[3]                              ; LAB_X43_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[4]                              ; LAB_X43_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[5]                              ; LAB_X43_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[6]                              ; LAB_X43_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[7]                              ; LAB_X38_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[8]                              ; LAB_X45_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[9]                              ; LAB_X45_Y35    ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[0]                                                                                                                                                                                                                                                 ; PIN_AA10       ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[10]                                                                                                                                                                                                                                                ; PIN_W14        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[11]                                                                                                                                                                                                                                                ; PIN_V14        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[12]                                                                                                                                                                                                                                                ; PIN_W15        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[13]                                                                                                                                                                                                                                                ; PIN_V15        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[14]                                                                                                                                                                                                                                                ; PIN_W16        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[15]                                                                                                                                                                                                                                                ; PIN_AA17       ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[16]                                                                                                                                                                                                                                                ; PIN_Y17        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[17]                                                                                                                                                                                                                                                ; PIN_U8         ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[18]                                                                                                                                                                                                                                                ; PIN_U9         ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[19]                                                                                                                                                                                                                                                ; PIN_U10        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[1]                                                                                                                                                                                                                                                 ; PIN_AA11       ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[20]                                                                                                                                                                                                                                                ; PIN_U13        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[2]                                                                                                                                                                                                                                                 ; PIN_W11        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[3]                                                                                                                                                                                                                                                 ; PIN_V11        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[4]                                                                                                                                                                                                                                                 ; PIN_AA12       ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[5]                                                                                                                                                                                                                                                 ; PIN_AB13       ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[6]                                                                                                                                                                                                                                                 ; PIN_AA13       ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[7]                                                                                                                                                                                                                                                 ; PIN_AB14       ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[8]                                                                                                                                                                                                                                                 ; PIN_AA14       ; QSF Assignment             ;
; Location                               ;                ;              ; flash_a[9]                                                                                                                                                                                                                                                 ; PIN_Y14        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_ce_                                                                                                                                                                                                                                                  ; PIN_Y18        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[0]                                                                                                                                                                                                                                                ; PIN_AB6        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[10]                                                                                                                                                                                                                                               ; PIN_V8         ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[11]                                                                                                                                                                                                                                               ; PIN_AB9        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[12]                                                                                                                                                                                                                                               ; PIN_AA9        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[13]                                                                                                                                                                                                                                               ; PIN_W9         ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[14]                                                                                                                                                                                                                                               ; PIN_V9         ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[15]                                                                                                                                                                                                                                               ; PIN_AB10       ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[1]                                                                                                                                                                                                                                                ; PIN_AA6        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[2]                                                                                                                                                                                                                                                ; PIN_Y6         ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[3]                                                                                                                                                                                                                                                ; PIN_Y5         ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[4]                                                                                                                                                                                                                                                ; PIN_AB7        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[5]                                                                                                                                                                                                                                                ; PIN_AA7        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[6]                                                                                                                                                                                                                                                ; PIN_W7         ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[7]                                                                                                                                                                                                                                                ; PIN_AB8        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[8]                                                                                                                                                                                                                                                ; PIN_AA8        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_dq[9]                                                                                                                                                                                                                                                ; PIN_W8         ; QSF Assignment             ;
; Location                               ;                ;              ; flash_oe_                                                                                                                                                                                                                                                  ; PIN_Y19        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_reset_                                                                                                                                                                                                                                               ; PIN_Y13        ; QSF Assignment             ;
; Location                               ;                ;              ; flash_we_                                                                                                                                                                                                                                                  ; PIN_Y20        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_11                                                                                                                                                                                                                                                    ; PIN_G22        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_12                                                                                                                                                                                                                                                    ; PIN_E21        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_13                                                                                                                                                                                                                                                    ; PIN_D21        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_14                                                                                                                                                                                                                                                    ; PIN_C21        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_15                                                                                                                                                                                                                                                    ; PIN_J22        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_18                                                                                                                                                                                                                                                    ; PIN_T22        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_19                                                                                                                                                                                                                                                    ; PIN_V21        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_20                                                                                                                                                                                                                                                    ; PIN_W21        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_21                                                                                                                                                                                                                                                    ; PIN_Y21        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_25                                                                                                                                                                                                                                                    ; PIN_T21        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_3                                                                                                                                                                                                                                                     ; PIN_G21        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_32                                                                                                                                                                                                                                                    ; PIN_A12        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_45                                                                                                                                                                                                                                                    ; PIN_F21        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_46                                                                                                                                                                                                                                                    ; PIN_E22        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_47                                                                                                                                                                                                                                                    ; PIN_D22        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_48                                                                                                                                                                                                                                                    ; PIN_C22        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_50                                                                                                                                                                                                                                                    ; PIN_N22        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_52                                                                                                                                                                                                                                                    ; PIN_U21        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_53                                                                                                                                                                                                                                                    ; PIN_V22        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_54                                                                                                                                                                                                                                                    ; PIN_W22        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_55                                                                                                                                                                                                                                                    ; PIN_Y22        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_56                                                                                                                                                                                                                                                    ; PIN_N21        ; QSF Assignment             ;
; Location                               ;                ;              ; hwic_67                                                                                                                                                                                                                                                    ; PIN_L18        ; QSF Assignment             ;
; Location                               ;                ;              ; leds[0]                                                                                                                                                                                                                                                    ; PIN_AA19       ; QSF Assignment             ;
; Location                               ;                ;              ; leds[1]                                                                                                                                                                                                                                                    ; PIN_AB19       ; QSF Assignment             ;
; Location                               ;                ;              ; leds[2]                                                                                                                                                                                                                                                    ; PIN_AA15       ; QSF Assignment             ;
; Location                               ;                ;              ; misc_outputs[0]                                                                                                                                                                                                                                            ; PIN_C2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[0]                                                                                                                                                                                                                                                  ; PIN_T2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[10]                                                                                                                                                                                                                                                 ; PIN_N1         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[11]                                                                                                                                                                                                                                                 ; PIN_N2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[12]                                                                                                                                                                                                                                                 ; PIN_N3         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[13]                                                                                                                                                                                                                                                 ; PIN_N4         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[14]                                                                                                                                                                                                                                                 ; PIN_J2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[15]                                                                                                                                                                                                                                                 ; PIN_J4         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[16]                                                                                                                                                                                                                                                 ; PIN_H1         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[17]                                                                                                                                                                                                                                                 ; PIN_H2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[18]                                                                                                                                                                                                                                                 ; PIN_H4         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[19]                                                                                                                                                                                                                                                 ; PIN_G3         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[1]                                                                                                                                                                                                                                                  ; PIN_T3         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[20]                                                                                                                                                                                                                                                 ; PIN_G5         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[21]                                                                                                                                                                                                                                                 ; PIN_F1         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[22]                                                                                                                                                                                                                                                 ; PIN_F2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[23]                                                                                                                                                                                                                                                 ; PIN_F3         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[24]                                                                                                                                                                                                                                                 ; PIN_E2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[25]                                                                                                                                                                                                                                                 ; PIN_E3         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[26]                                                                                                                                                                                                                                                 ; PIN_E4         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[27]                                                                                                                                                                                                                                                 ; PIN_D4         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[28]                                                                                                                                                                                                                                                 ; PIN_E1         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[29]                                                                                                                                                                                                                                                 ; PIN_D1         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[2]                                                                                                                                                                                                                                                  ; PIN_U3         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[30]                                                                                                                                                                                                                                                 ; PIN_D2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[31]                                                                                                                                                                                                                                                 ; PIN_C1         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[3]                                                                                                                                                                                                                                                  ; PIN_T5         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[4]                                                                                                                                                                                                                                                  ; PIN_R1         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[5]                                                                                                                                                                                                                                                  ; PIN_R2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[6]                                                                                                                                                                                                                                                  ; PIN_R5         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[7]                                                                                                                                                                                                                                                  ; PIN_P1         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[8]                                                                                                                                                                                                                                                  ; PIN_P2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_ad[9]                                                                                                                                                                                                                                                  ; PIN_P5         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_cbe_[0]                                                                                                                                                                                                                                                ; PIN_Y1         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_cbe_[1]                                                                                                                                                                                                                                                ; PIN_Y2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_cbe_[2]                                                                                                                                                                                                                                                ; PIN_Y3         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_cbe_[3]                                                                                                                                                                                                                                                ; PIN_Y4         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_clk                                                                                                                                                                                                                                                    ; PIN_E19        ; QSF Assignment             ;
; Location                               ;                ;              ; pci_devsel_                                                                                                                                                                                                                                                ; PIN_W4         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_frame_                                                                                                                                                                                                                                                 ; PIN_W1         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_gnt_                                                                                                                                                                                                                                                   ; PIN_J1         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_inta_                                                                                                                                                                                                                                                  ; PIN_AA5        ; QSF Assignment             ;
; Location                               ;                ;              ; pci_irdy_                                                                                                                                                                                                                                                  ; PIN_W2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_mini_33v_ena                                                                                                                                                                                                                                           ; PIN_AB17       ; QSF Assignment             ;
; Location                               ;                ;              ; pci_par                                                                                                                                                                                                                                                    ; PIN_U2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_perr_                                                                                                                                                                                                                                                  ; PIN_V2         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_req_                                                                                                                                                                                                                                                   ; PIN_AB4        ; QSF Assignment             ;
; Location                               ;                ;              ; pci_rst_                                                                                                                                                                                                                                                   ; PIN_AB18       ; QSF Assignment             ;
; Location                               ;                ;              ; pci_serr_                                                                                                                                                                                                                                                  ; PIN_V4         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_stop_                                                                                                                                                                                                                                                  ; PIN_V1         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_trdy_                                                                                                                                                                                                                                                  ; PIN_W3         ; QSF Assignment             ;
; Location                               ;                ;              ; pci_xtal                                                                                                                                                                                                                                                   ; PIN_D5         ; QSF Assignment             ;
; Location                               ;                ;              ; uart_cts                                                                                                                                                                                                                                                   ; PIN_H6         ; QSF Assignment             ;
; Location                               ;                ;              ; uart_drv_ena_                                                                                                                                                                                                                                              ; PIN_N6         ; QSF Assignment             ;
; Location                               ;                ;              ; uart_drv_sd_                                                                                                                                                                                                                                               ; PIN_P6         ; QSF Assignment             ;
; Location                               ;                ;              ; uart_rts                                                                                                                                                                                                                                                   ; PIN_G6         ; QSF Assignment             ;
; Location                               ;                ;              ; uart_rxd                                                                                                                                                                                                                                                   ; PIN_F4         ; QSF Assignment             ;
; Location                               ;                ;              ; uart_txd                                                                                                                                                                                                                                                   ; PIN_D6         ; QSF Assignment             ;
; I/O Standard                           ;                ;              ; hwic_32                                                                                                                                                                                                                                                    ; SSTL-2 CLASS I ; QSF Assignment             ;
; DDIO_OUTPUT_REGISTER                   ; altddio_bidir  ;              ; mux                                                                                                                                                                                                                                                        ; HIGH           ; Compiler or HDL Assignment ;
; DDIO_OUTPUT_REGISTER                   ; altddio_bidir  ;              ; output_cell_L                                                                                                                                                                                                                                              ; LOW            ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER                    ; altddio_bidir  ;              ; input_cell_H                                                                                                                                                                                                                                               ; HIGH           ; Compiler or HDL Assignment ;
; DDIO_INPUT_REGISTER                    ; altddio_bidir  ;              ; input_cell_L                                                                                                                                                                                                                                               ; LOW            ; Compiler or HDL Assignment ;
; DDIO_OUTPUT_REGISTER                   ; altddio_out    ;              ; mux                                                                                                                                                                                                                                                        ; HIGH           ; Compiler or HDL Assignment ;
; DDIO_OUTPUT_REGISTER                   ; altddio_out    ;              ; output_cell_L                                                                                                                                                                                                                                              ; LOW            ; Compiler or HDL Assignment ;
; Decrease Input Delay to Internal Cells ; ddr_proj       ;              ; ddr_dq                                                                                                                                                                                                                                                     ; ON             ; QSF Assignment             ;
+----------------------------------------+----------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 2016 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 2016 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 1610    ; 0                 ; N/A                     ; Source File       ;
; pzdyqx:nabboc                  ; 197     ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 192     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 17      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/ax/fpga/_DDR_RAM/ddr_proj/output_files/ddr_proj.pin.


+----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                        ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Total logic elements                        ; 1,360 / 33,216 ( 4 % ) ;
;     -- Combinational with no register       ; 433                    ;
;     -- Register only                        ; 349                    ;
;     -- Combinational with a register        ; 578                    ;
;                                             ;                        ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 519                    ;
;     -- 3 input functions                    ; 249                    ;
;     -- <=2 input functions                  ; 243                    ;
;     -- Register only                        ; 349                    ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 944                    ;
;     -- arithmetic mode                      ; 67                     ;
;                                             ;                        ;
; Total registers*                            ; 947 / 34,134 ( 3 % )   ;
;     -- Dedicated logic registers            ; 927 / 33,216 ( 3 % )   ;
;     -- I/O registers                        ; 20 / 918 ( 2 % )       ;
;                                             ;                        ;
; Total LABs:  partially or completely used   ; 128 / 2,076 ( 6 % )    ;
; Virtual pins                                ; 0                      ;
; I/O pins                                    ; 50 / 322 ( 16 % )      ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )         ;
;                                             ;                        ;
; Global signals                              ; 13                     ;
; M4Ks                                        ; 0 / 105 ( 0 % )        ;
; Total block memory bits                     ; 0 / 483,840 ( 0 % )    ;
; Total block memory implementation bits      ; 0 / 483,840 ( 0 % )    ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )         ;
; PLLs                                        ; 1 / 4 ( 25 % )         ;
; Global clocks                               ; 13 / 16 ( 81 % )       ;
; JTAGs                                       ; 1 / 1 ( 100 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )          ;
; CRC blocks                                  ; 0 / 1 ( 0 % )          ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%           ;
; Peak interconnect usage (total/H/V)         ; 8% / 7% / 9%           ;
; Maximum fan-out                             ; 787                    ;
; Highest non-global fan-out                  ; 45                     ;
; Total fan-out                               ; 6961                   ;
; Average fan-out                             ; 3.06                   ;
+---------------------------------------------+------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                         ;
+---------------------------------------------+----------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                  ; pzdyqx:nabboc         ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                   ; Low                   ; Low                            ;
;                                             ;                      ;                       ;                       ;                                ;
; Total logic elements                        ; 1108 / 33216 ( 3 % ) ; 122 / 33216 ( < 1 % ) ; 130 / 33216 ( < 1 % ) ; 0 / 33216 ( 0 % )              ;
;     -- Combinational with no register       ; 331                  ; 50                    ; 52                    ; 0                              ;
;     -- Register only                        ; 330                  ; 1                     ; 18                    ; 0                              ;
;     -- Combinational with a register        ; 447                  ; 71                    ; 60                    ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 414                  ; 56                    ; 49                    ; 0                              ;
;     -- 3 input functions                    ; 203                  ; 20                    ; 26                    ; 0                              ;
;     -- <=2 input functions                  ; 161                  ; 45                    ; 37                    ; 0                              ;
;     -- Register only                        ; 330                  ; 1                     ; 18                    ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Logic elements by mode                      ;                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 723                  ; 117                   ; 104                   ; 0                              ;
;     -- arithmetic mode                      ; 55                   ; 4                     ; 8                     ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Total registers                             ; 797                  ; 72                    ; 78                    ; 0                              ;
;     -- Dedicated logic registers            ; 777 / 33216 ( 2 % )  ; 72 / 33216 ( < 1 % )  ; 78 / 33216 ( < 1 % )  ; 0 / 33216 ( 0 % )              ;
;     -- I/O registers                        ; 20                   ; 0                     ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 103 / 2076 ( 5 % )   ; 14 / 2076 ( < 1 % )   ; 14 / 2076 ( < 1 % )   ; 0 / 2076 ( 0 % )               ;
;                                             ;                      ;                       ;                       ;                                ;
; Virtual pins                                ; 0                    ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 50                   ; 0                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )       ; 0 / 70 ( 0 % )        ; 0 / 70 ( 0 % )        ; 0 / 70 ( 0 % )                 ;
; Total memory bits                           ; 0                    ; 0                     ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                    ; 0                     ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )      ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )        ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; Clock control block                         ; 5 / 20 ( 25 % )      ; 4 / 20 ( 20 % )       ; 2 / 20 ( 10 % )       ; 2 / 20 ( 10 % )                ;
; Clock delay control block                   ; 2 / 16 ( 12 % )      ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )        ; 0 / 16 ( 0 % )                 ;
;                                             ;                      ;                       ;                       ;                                ;
; Connections                                 ;                      ;                       ;                       ;                                ;
;     -- Input Connections                    ; 785                  ; 72                    ; 116                   ; 2                              ;
;     -- Registered Input Connections         ; 729                  ; 33                    ; 86                    ; 0                              ;
;     -- Output Connections                   ; 144                  ; 17                    ; 43                    ; 771                            ;
;     -- Registered Output Connections        ; 0                    ; 15                    ; 42                    ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Internal Connections                        ;                      ;                       ;                       ;                                ;
;     -- Total Connections                    ; 5906                 ; 583                   ; 662                   ; 786                            ;
;     -- Registered Connections               ; 3107                 ; 318                   ; 414                   ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; External Connections                        ;                      ;                       ;                       ;                                ;
;     -- Top                                  ; 0                    ; 43                    ; 113                   ; 773                            ;
;     -- pzdyqx:nabboc                        ; 43                   ; 0                     ; 46                    ; 0                              ;
;     -- sld_hub:auto_hub                     ; 113                  ; 46                    ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 773                  ; 0                     ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Partition Interface                         ;                      ;                       ;                       ;                                ;
;     -- Input Ports                          ; 6                    ; 11                    ; 15                    ; 2                              ;
;     -- Output Ports                         ; 31                   ; 4                     ; 33                    ; 3                              ;
;     -- Bidir Ports                          ; 18                   ; 0                     ; 0                     ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Registered Ports                            ;                      ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                    ; 3                     ; 4                     ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 3                     ; 22                    ; 0                              ;
;                                             ;                      ;                       ;                       ;                                ;
; Port Connectivity                           ;                      ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                     ; 3                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 2                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                     ; 21                    ; 0                              ;
+---------------------------------------------+----------------------+-----------------------+-----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                         ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clock_source ; L2    ; 2        ; 0            ; 18           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; reset_n      ; U4    ; 1        ; 0            ; 2            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+--------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                       ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+----------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard   ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+----------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; clk_to_sdram[0]   ; A4    ; 3        ; 1            ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; clk_to_sdram_n[0] ; B4    ; 3        ; 1            ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_a[0]          ; A10   ; 3        ; 27           ; 36           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_a[10]         ; A3    ; 3        ; 1            ; 36           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_a[11]         ; D11   ; 3        ; 29           ; 36           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_a[12]         ; D9    ; 3        ; 18           ; 36           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_a[1]          ; A9    ; 3        ; 22           ; 36           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_a[2]          ; A7    ; 3        ; 16           ; 36           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_a[3]          ; B11   ; 3        ; 29           ; 36           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_a[4]          ; B10   ; 3        ; 27           ; 36           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_a[5]          ; B9    ; 3        ; 22           ; 36           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_a[6]          ; B8    ; 3        ; 16           ; 36           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_a[7]          ; B7    ; 3        ; 16           ; 36           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_a[8]          ; B6    ; 3        ; 3            ; 36           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_a[9]          ; B5    ; 3        ; 3            ; 36           ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_ba[0]         ; C17   ; 4        ; 63           ; 36           ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_ba[1]         ; C18   ; 4        ; 63           ; 36           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_cas_n         ; B17   ; 4        ; 46           ; 36           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_cke[0]        ; C9    ; 3        ; 14           ; 36           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_cs_n[0]       ; A5    ; 3        ; 3            ; 36           ; 3           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_dm[0]         ; E14   ; 4        ; 44           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dm[1]         ; A14   ; 4        ; 35           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_ras_n         ; B18   ; 4        ; 61           ; 36           ; 2           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; ddr_we_n          ; B14   ; 4        ; 35           ; 36           ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 2 pF ; -                    ; -                   ;
; pnf               ; F20   ; 5        ; 65           ; 31           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL    ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pnf_per_byte[0]   ; G17   ; 5        ; 65           ; 30           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL    ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pnf_per_byte[1]   ; D22   ; 5        ; 65           ; 30           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL    ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pnf_per_byte[2]   ; G18   ; 5        ; 65           ; 30           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL    ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; pnf_per_byte[3]   ; D21   ; 5        ; 65           ; 30           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL    ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; test_complete     ; AB15  ; 7        ; 44           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL    ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+----------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+----------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard   ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+----------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; ddr_dq[0]  ; B20   ; 4        ; 63           ; 36           ; 2           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[10] ; F13   ; 4        ; 44           ; 36           ; 3           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[11] ; B16   ; 4        ; 42           ; 36           ; 0           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[12] ; A16   ; 4        ; 42           ; 36           ; 1           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[13] ; B15   ; 4        ; 42           ; 36           ; 2           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[14] ; A15   ; 4        ; 42           ; 36           ; 3           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[15] ; F12   ; 4        ; 37           ; 36           ; 0           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[1]  ; A20   ; 4        ; 63           ; 36           ; 3           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[2]  ; B19   ; 4        ; 61           ; 36           ; 0           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[3]  ; A19   ; 4        ; 61           ; 36           ; 1           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[4]  ; D16   ; 4        ; 55           ; 36           ; 1           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[5]  ; E15   ; 4        ; 55           ; 36           ; 2           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[6]  ; D15   ; 4        ; 50           ; 36           ; 2           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[7]  ; C14   ; 4        ; 50           ; 36           ; 3           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[8]  ; D14   ; 4        ; 44           ; 36           ; 1           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dq[9]  ; F14   ; 4        ; 44           ; 36           ; 2           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dqs[0] ; A17   ; 4        ; 46           ; 36           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
; ddr_dqs[1] ; A13   ; 4        ; 33           ; 36           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; SSTL-2 Class I ; 12mA             ; Off         ; User                 ; 4 pF ; -                    ; Group 1             ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+----------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 1 / 46 ( 2 % )   ; 3.3V          ; --           ;
; 2        ; 3 / 39 ( 8 % )   ; 3.3V          ; --           ;
; 3        ; 17 / 39 ( 44 % ) ; 2.5V          ; --           ;
; 4        ; 25 / 36 ( 69 % ) ; 2.5V          ; 1.25V        ;
; 5        ; 5 / 44 ( 11 % )  ; 3.3V          ; --           ;
; 6        ; 1 / 43 ( 2 % )   ; 3.3V          ; --           ;
; 7        ; 1 / 36 ( 3 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 39 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                         ;
+----------+------------+----------+------------------------------------------+--------+----------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard   ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+----------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                                   ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; A3       ; 485        ; 3        ; ddr_a[10]                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 484        ; 3        ; clk_to_sdram[0]                          ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 482        ; 3        ; ddr_cs_n[0]                              ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 480        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 460        ; 3        ; ddr_a[2]                                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 458        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 448        ; 3        ; ddr_a[1]                                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 440        ; 3        ; ddr_a[0]                                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 434        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 430        ; 4        ; GND+                                     ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 428        ; 4        ; ddr_dqs[1]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 423        ; 4        ; ddr_dm[1]                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 414        ; 4        ; ddr_dq[14]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ; 412        ; 4        ; ddr_dq[12]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; A17      ; 404        ; 4        ; ddr_dqs[0]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 380        ; 4        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 378        ; 4        ; ddr_dq[3]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 376        ; 4        ; ddr_dq[1]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ;            ; 4        ; VCCIO4                                   ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 1        ; VCCIO1                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 131        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA4      ; 134        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 138        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 151        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 158        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 170        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 176        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 182        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 184        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 190        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 195        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 204        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 206        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 208        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 214        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 228        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 242        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 244        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 8        ; VCCIO8                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 132        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 133        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB5      ; 137        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 150        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 157        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 169        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 175        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 181        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 183        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB12     ; 189        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 194        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 203        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 205        ; 7        ; test_complete                            ; output ; 3.3-V LVTTL    ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ; 207        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 213        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 227        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 241        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 243        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ;            ; 7        ; VCCIO7                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; B3       ; 486        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 483        ; 3        ; clk_to_sdram_n[0]                        ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 481        ; 3        ; ddr_a[9]                                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 479        ; 3        ; ddr_a[8]                                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 459        ; 3        ; ddr_a[7]                                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 457        ; 3        ; ddr_a[6]                                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 447        ; 3        ; ddr_a[5]                                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 439        ; 3        ; ddr_a[4]                                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 433        ; 3        ; ddr_a[3]                                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 429        ; 4        ; GND+                                     ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 427        ; 4        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 422        ; 4        ; ddr_we_n                                 ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 413        ; 4        ; ddr_dq[13]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 411        ; 4        ; ddr_dq[11]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 403        ; 4        ; ddr_cas_n                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ; 379        ; 4        ; ddr_ras_n                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B19      ; 377        ; 4        ; ddr_dq[2]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 375        ; 4        ; ddr_dq[0]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; B21      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 5        ; VCCIO5                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 8          ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 9          ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL    ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL    ;         ; Row I/O    ; N               ; no       ; On           ;
; C5       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C6       ;            ; 3        ; VCCIO3                                   ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; C7       ; 474        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; C8       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C9       ; 464        ; 3        ; ddr_cke[0]                               ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 445        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; C12      ;            ; 4        ; VCCIO4                                   ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; C13      ; 415        ; 4        ; VREFB4N1                                 ;        ;                ; 1.25V   ; Column I/O ;                 ; --       ; --           ;
; C14      ; 398        ; 4        ; ddr_dq[7]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; C16      ; 388        ; 4        ; VREFB4N0                                 ;        ;                ; 1.25V   ; Column I/O ;                 ; --       ; --           ;
; C17      ; 374        ; 4        ; ddr_ba[0]                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ; 373        ; 4        ; ddr_ba[1]                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; C19      ; 367        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; C20      ; 368        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 360        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 361        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 26         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 27         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 2          ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 3          ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 4          ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; D6       ; 5          ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; D7       ; 466        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 463        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 454        ; 3        ; ddr_a[12]                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; D11      ; 436        ; 3        ; ddr_a[11]                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 431        ; 3        ; GND+                                     ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; D14      ; 408        ; 4        ; ddr_dq[8]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 397        ; 4        ; ddr_dq[6]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; D16      ; 389        ; 4        ; ddr_dq[4]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; D17      ;            ; 4        ; VCCIO4                                   ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; D18      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; D19      ; 369        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; D20      ; 370        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 351        ; 5        ; pnf_per_byte[3]                          ; output ; 3.3-V LVTTL    ;         ; Row I/O    ; N               ; no       ; Off          ;
; D22      ; 352        ; 5        ; pnf_per_byte[1]                          ; output ; 3.3-V LVTTL    ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 32         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 33         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 6          ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 7          ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3                                ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL3                                ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; E7       ; 472        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 462        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 453        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ;            ; 3        ; VCCIO3                                   ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; E11      ; 435        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 432        ; 3        ; GND+                                     ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; E13      ;            ; 4        ; VCCIO4                                   ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ; 407        ; 4        ; ddr_dm[0]                                ; output ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; E15      ; 390        ; 4        ; ddr_dq[5]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; E16      ;            ;          ; GNDA_PLL2                                ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND_PLL2                                 ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; E18      ; 372        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; E19      ; 371        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 358        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 349        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 350        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 34         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 35         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 25         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 15         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; F5       ;            ;          ; GND_PLL3                                 ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND_PLL3                                 ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GNDA_PLL3                                ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; F8       ; 467        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 461        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 442        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 441        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 418        ; 4        ; ddr_dq[15]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 410        ; 4        ; ddr_dq[10]                               ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; F14      ; 409        ; 4        ; ddr_dq[9]                                ; bidir  ; SSTL-2 Class I ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 400        ; 4        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ;            ;          ; VCCA_PLL2                                ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCD_PLL2                                ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND_PLL2                                 ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; F20      ; 359        ; 5        ; pnf                                      ; output ; 3.3-V LVTTL    ;         ; Row I/O    ; N               ; no       ; Off          ;
; F21      ; 342        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 343        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 45         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 46         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 28         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; G5       ; 17         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 16         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 475        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ; 3        ; VCCIO3                                   ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; G11      ; 438        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 4        ; VCCIO4                                   ; power  ;                ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; G16      ; 381        ; 4        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 353        ; 5        ; pnf_per_byte[0]                          ; output ; 3.3-V LVTTL    ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 354        ; 5        ; pnf_per_byte[2]                          ; output ; 3.3-V LVTTL    ;         ; Row I/O    ; N               ; no       ; Off          ;
; G19      ;            ; 5        ; VCCIO5                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ; 357        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; G21      ; 338        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 339        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 50         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 51         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 44         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; H4       ; 29         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 30         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; H6       ; 31         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ; 476        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H11      ; 437        ; 3        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; H14      ; 391        ; 4        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 382        ; 4        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 334        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 346        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 345        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 324        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; H21      ; 318        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ; 319        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 55         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 56         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 53         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 54         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 48         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; J6       ; 47         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ;            ; 2        ; VCCIO2                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ; 392        ; 4        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 335        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ;            ; 5        ; VCCIO5                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 333        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 331        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 330        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 323        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 314        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 315        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 63         ; 2        ; ^nCE                                     ;        ;                ;         ; --         ;                 ; --       ; --           ;
; K2       ; 58         ; 2        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL    ;         ; --         ; N               ; no       ; Off          ;
; K3       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K4       ; 62         ; 2        ; ^DATA0                                   ; input  ;                ;         ; --         ;                 ; --       ; --           ;
; K5       ; 57         ; 2        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL    ;         ; --         ; N               ; no       ; Off          ;
; K6       ; 59         ; 2        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL    ;         ; --         ; N               ; no       ; Off          ;
; K7       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K17      ; 317        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; K18      ; 322        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; K20      ; 325        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; K21      ; 312        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 313        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 64         ; 2        ; GND+                                     ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; L2       ; 65         ; 2        ; clock_source                             ; input  ; 3.3-V LVTTL    ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ;            ; 2        ; VCCIO2                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; L4       ; 66         ; 2        ; ^nCONFIG                                 ;        ;                ;         ; --         ;                 ; --       ; --           ;
; L5       ; 60         ; 2        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL    ;         ; --         ; N               ; no       ; Off          ;
; L6       ; 61         ; 2        ; ^DCLK                                    ;        ;                ;         ; --         ;                 ; --       ; --           ;
; L7       ; 52         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 49         ; 2        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ; 316        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; L18      ; 311        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; L19      ; 310        ; 5        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 308        ; 5        ; GND+                                     ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; L22      ; 309        ; 5        ; GND+                                     ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; M1       ; 67         ; 1        ; GND+                                     ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 68         ; 1        ; GND+                                     ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 1        ; VCCIO1                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; M5       ; 69         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 70         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ; 76         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; M8       ; 75         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; M9       ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ; 294        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; M16      ; 293        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; M17      ; 301        ; 6        ; ^MSEL0                                   ;        ;                ;         ; --         ;                 ; --       ; --           ;
; M18      ; 305        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; M19      ; 304        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ;            ; 6        ; VCCIO6                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ; 306        ; 6        ; GND+                                     ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 307        ; 6        ; GND+                                     ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 71         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 72         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 81         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 82         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ; 78         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; N6       ; 77         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ; 290        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; N17      ; 300        ; 6        ; ^MSEL1                                   ;        ;                ;         ; --         ;                 ; --       ; --           ;
; N18      ; 299        ; 6        ; ^CONF_DONE                               ;        ;                ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; N20      ; 298        ; 6        ; ^nSTATUS                                 ;        ;                ;         ; --         ;                 ; --       ; --           ;
; N21      ; 302        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 303        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 73         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 74         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 83         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; P4       ; 98         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ; 88         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 89         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ;            ; 1        ; VCCIO1                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ; 289        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 6        ; VCCIO6                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ; 277        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 278        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ; 292        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; P20      ; 291        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; P21      ; 295        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; P22      ; 296        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 90         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 91         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; R4       ; 99         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 104        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 105        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 87         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 86         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ; 178        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; R14      ; 225        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 226        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 235        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 265        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 275        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 276        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 288        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; R21      ; 283        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; R22      ; 284        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ; 96         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 97         ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 112        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ;            ; 1        ; VCCIO1                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; T5       ; 110        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 111        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 142        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 141        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ;            ; 8        ; VCCIO8                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T11      ; 177        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ; 7        ; VCCIO7                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                   ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ; 236        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ;            ;          ; GND_PLL4                                 ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T18      ; 252        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ;            ; 6        ; VCCIO6                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; T21      ; 281        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 282        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; U1       ; 101        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 102        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 113        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; U4       ; 129        ; 1        ; reset_n                                  ; input  ; 3.3-V LVTTL    ;         ; Row I/O    ; N               ; no       ; Off          ;
; U5       ;            ;          ; GND_PLL1                                 ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCA_PLL1                                ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ; 145        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 163        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 164        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; U11      ; 185        ; 8        ; GND+                                     ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; U12      ; 186        ; 8        ; GND+                                     ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; U13      ; 199        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 217        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 237        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCA_PLL4                                ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCD_PLL4                                ; power  ;                ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ; 251        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 253        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 259        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; --       ; --           ;
; U21      ; 273        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 274        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 108        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 109        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; V4       ; 130        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ;            ;          ; GND_PLL1                                 ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; GNDA_PLL1                                ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; V8       ; 153        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 156        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ;            ; 8        ; VCCIO8                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; V11      ; 180        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 188        ; 7        ; GND+                                     ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ;            ; 7        ; VCCIO7                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 210        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 238        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ;            ;          ; GNDA_PLL4                                ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND_PLL4                                 ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; V19      ; 246        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ; 254        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 271        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 272        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 114        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 115        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 122        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 123        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 128        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; W6       ;            ; 8        ; VCCIO8                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; W7       ; 154        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 155        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ; 160        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; W11      ; 179        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 187        ; 7        ; GND+                                     ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; W14      ; 209        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 220        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 240        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ;            ; 7        ; VCCIO7                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; W18      ; 250        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; W19      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; W20      ; 247        ; 6        ; ~LVDS150p/nCEO~                          ; output ; 3.3-V LVTTL    ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 260        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 261        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 116        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 117        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 126        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 127        ; 1        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 135        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 136        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 143        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 159        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; Y10      ; 172        ; 8        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; Y11      ;            ; 8        ; VCCIO8                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 7        ; VCCIO7                                   ; power  ;                ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ; 202        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; Y14      ; 219        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ;            ;          ; GND                                      ; gnd    ;                ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 229        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; --       ; --           ;
; Y17      ; 239        ; 7        ; RESERVED_INPUT                           ;        ;                ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 245        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y19      ; 248        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y20      ; 249        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 268        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 269        ; 6        ; RESERVED_INPUT                           ;        ;                ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+----------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                ;
+----------------------------------+-------------------------------------------------------------------------+
; Name                             ; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|pll ;
+----------------------------------+-------------------------------------------------------------------------+
; SDC pin name                     ; g_cyclonepll_ddr_pll_inst|altpll_component|pll                          ;
; PLL mode                         ; Normal                                                                  ;
; Compensate clock                 ; clock0                                                                  ;
; Compensated input/output pins    ; --                                                                      ;
; Self reset on gated loss of lock ; Off                                                                     ;
; Gate lock counter                ; --                                                                      ;
; Input frequency 0                ; 25.0 MHz                                                                ;
; Input frequency 1                ; --                                                                      ;
; Nominal PFD frequency            ; 25.0 MHz                                                                ;
; Nominal VCO frequency            ; 800.0 MHz                                                               ;
; VCO post scale K counter         ; --                                                                      ;
; VCO multiply                     ; --                                                                      ;
; VCO divide                       ; --                                                                      ;
; Freq min lock                    ; 15.63 MHz                                                               ;
; Freq max lock                    ; 31.25 MHz                                                               ;
; M VCO Tap                        ; 0                                                                       ;
; M Initial                        ; 3                                                                       ;
; M value                          ; 32                                                                      ;
; N value                          ; 1                                                                       ;
; Preserve PLL counter order       ; Off                                                                     ;
; PLL location                     ; PLL_1                                                                   ;
; Inclk0 signal                    ; clock_source                                                            ;
; Inclk1 signal                    ; --                                                                      ;
; Inclk0 signal type               ; Dedicated Pin                                                           ;
; Inclk1 signal type               ; --                                                                      ;
+----------------------------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+-------------------------------------------------------+
; Name                                                                      ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Initial ; VCO Tap ; SDC Pin Name                                          ;
+---------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+-------------------------------------------------------+
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk0 ; clock0       ; 4    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 50/50      ; C0      ; 8             ; 4/4 Even   ; 3       ; 0       ; g_cyclonepll_ddr_pll_inst|altpll_component|pll|clk[0] ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk1 ; clock1       ; 4    ; 1   ; 100.0 MHz        ; -90 (-2500 ps) ; 50/50      ; C1      ; 8             ; 4/4 Even   ; 1       ; 0       ; g_cyclonepll_ddr_pll_inst|altpll_component|pll|clk[1] ;
+---------------------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Delay Control Summary                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+------------------+---------------------+
; Name                                                                                                                                                                       ; Source I/O ; Location         ; Delay Chain Mode ; Delay Chain Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+------------------+---------------------+
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|delayed_dqs[0] ; ddr_dqs[0] ; CLKDELAYCTRL_G8  ; static           ; 40                  ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|delayed_dqs[0] ; ddr_dqs[1] ; CLKDELAYCTRL_G10 ; static           ; 40                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+------------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                ; Library Name ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ddr_proj                                                              ; 1360 (2)    ; 927 (2)                   ; 20 (20)       ; 0           ; 0    ; 0            ; 0       ; 0         ; 50   ; 0            ; 433 (0)      ; 349 (0)           ; 578 (1)          ; |ddr_proj                                                                                                                                                                                                                          ; work         ;
;    |ddr_ctl:ddr_ctl_ddr_sdram|                                         ; 879 (0)     ; 641 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 22   ; 0            ; 237 (0)      ; 301 (0)           ; 341 (0)          ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram                                                                                                                                                                                                ; work         ;
;       |ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|               ; 879 (0)     ; 641 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 22   ; 0            ; 237 (0)      ; 301 (0)           ; 341 (0)          ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst                                                                                                                                               ; work         ;
;          |auk_ddr_controller:ddr_control|                              ; 640 (382)   ; 411 (188)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 228 (194)    ; 126 (78)          ; 286 (107)        ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control                                                                                                                ; work         ;
;             |auk_ddr_bank_details:bank_man|                            ; 72 (72)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 13 (13)           ; 46 (46)          ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man                                                                                  ; work         ;
;             |auk_ddr_init:\g_ddr_init:init_block|                      ; 37 (37)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 27 (27)          ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block                                                                            ; work         ;
;             |auk_ddr_input_buf:in_buf|                                 ; 134 (18)    ; 127 (15)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (2)        ; 32 (7)            ; 95 (9)           ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf                                                                                       ; work         ;
;                |custom_fifo:my_fifo|                                   ; 117 (117)   ; 112 (112)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 25 (25)           ; 87 (87)          ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo                                                                   ; work         ;
;             |auk_ddr_timers:\g_timers:0:bank_timer|                    ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer                                                                          ; work         ;
;             |auk_ddr_timers:\g_timers:1:bank_timer|                    ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:1:bank_timer                                                                          ; work         ;
;             |auk_ddr_timers:\g_timers:2:bank_timer|                    ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:2:bank_timer                                                                          ; work         ;
;             |auk_ddr_timers:\g_timers:3:bank_timer|                    ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:3:bank_timer                                                                          ; work         ;
;          |ddr_ctl_auk_ddr_datapath:ddr_io|                             ; 240 (0)     ; 230 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 22   ; 0            ; 9 (0)        ; 175 (0)           ; 56 (0)           ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io                                                                                                               ; work         ;
;             |ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|                      ; 8 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 2    ; 0            ; 4 (0)        ; 2 (0)             ; 2 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen                                                                           ; work         ;
;                |altddio_out:ddr_clk_out_n|                             ; 4 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 2 (0)        ; 1 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n                                                 ; work         ;
;                   |ddio_out_sqe:auto_generated|                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 2 (2)        ; 1 (1)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n|ddio_out_sqe:auto_generated                     ; work         ;
;                |altddio_out:ddr_clk_out_p|                             ; 4 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 2 (0)        ; 1 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p                                                 ; work         ;
;                   |ddio_out_qte:auto_generated|                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 2 (2)        ; 1 (1)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p|ddio_out_qte:auto_generated                     ; work         ;
;             |ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|         ; 117 (69)    ; 113 (68)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 10   ; 0            ; 3 (0)        ; 88 (54)           ; 26 (15)          ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io                                                              ; work         ;
;                |altddio_bidir:\g_dq_io:0:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:1:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:2:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:3:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:4:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:5:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:6:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:7:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:dqs_io|                                  ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 1 (0)        ; 1 (0)             ; 2 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io                                         ; work         ;
;                   |ddio_bidir_50l:auto_generated|                      ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated           ; work         ;
;                |altddio_out:dm_pin|                                    ; 4 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 2 (0)        ; 1 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin                                           ; work         ;
;                   |ddio_out_sbf:auto_generated|                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 2 (2)        ; 1 (1)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated               ; work         ;
;             |ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|         ; 115 (68)    ; 113 (68)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 10   ; 0            ; 2 (0)        ; 85 (50)           ; 28 (17)          ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io                                                              ; work         ;
;                |altddio_bidir:\g_dq_io:0:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:1:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:2:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:3:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:4:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:5:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:6:dq_io|                        ; 5 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 5 (5)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 4 (4)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:\g_dq_io:7:dq_io|                        ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 5 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io                               ; work         ;
;                   |ddio_bidir_c0l:auto_generated|                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated ; work         ;
;                |altddio_bidir:dqs_io|                                  ; 3 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 1 (0)        ; 1 (0)             ; 1 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io                                         ; work         ;
;                   |ddio_bidir_50l:auto_generated|                      ; 3 (3)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 1 (1)        ; 1 (1)             ; 1 (1)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated           ; work         ;
;                |altddio_out:dm_pin|                                    ; 4 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 1 (0)        ; 1 (0)             ; 2 (0)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin                                           ; work         ;
;                   |ddio_out_sbf:auto_generated|                        ; 4 (4)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 1    ; 0            ; 1 (1)        ; 1 (1)             ; 2 (2)            ; |ddr_proj|ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated               ; work         ;
;    |ddr_ctl_example_driver:driver|                                     ; 246 (208)   ; 134 (102)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (88)      ; 29 (29)           ; 123 (90)         ; |ddr_proj|ddr_ctl_example_driver:driver                                                                                                                                                                                            ; work         ;
;       |example_lfsr8:LFSRGEN_0_lfsr_inst|                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |ddr_proj|ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst                                                                                                                                                          ; work         ;
;       |example_lfsr8:LFSRGEN_1_lfsr_inst|                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |ddr_proj|ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst                                                                                                                                                          ; work         ;
;       |example_lfsr8:LFSRGEN_2_lfsr_inst|                              ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |ddr_proj|ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst                                                                                                                                                          ; work         ;
;       |example_lfsr8:LFSRGEN_3_lfsr_inst|                              ; 11 (11)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 8 (8)            ; |ddr_proj|ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst                                                                                                                                                          ; work         ;
;    |ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ddr_proj|ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst                                                                                                                                                                              ; work         ;
;       |altpll:altpll_component|                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |ddr_proj|ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component                                                                                                                                                      ; work         ;
;    |pzdyqx:nabboc|                                                     ; 122 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (0)       ; 1 (0)             ; 71 (0)           ; |ddr_proj|pzdyqx:nabboc                                                                                                                                                                                                            ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                   ; 122 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (4)       ; 1 (1)             ; 71 (8)           ; |ddr_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                               ; work         ;
;          |GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1| ; 53 (22)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (14)      ; 0 (0)             ; 28 (8)           ; |ddr_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1                                                                                                                   ; work         ;
;             |JEQQ5299:YEAJ1936|                                        ; 31 (31)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 20 (20)          ; |ddr_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936                                                                                                 ; work         ;
;          |JEQQ5299:ESUL0435|                                           ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |ddr_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435                                                                                                                                                             ; work         ;
;          |JKWY9152:RUWH6717|                                           ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |ddr_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717                                                                                                                                                             ; work         ;
;          |PUDL0439:VWQM3427|                                           ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |ddr_proj|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427                                                                                                                                                             ; work         ;
;    |sld_hub:auto_hub|                                                  ; 130 (1)     ; 78 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (1)       ; 18 (0)            ; 60 (0)           ; |ddr_proj|sld_hub:auto_hub                                                                                                                                                                                                         ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 129 (90)    ; 78 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (40)      ; 18 (18)           ; 60 (35)          ; |ddr_proj|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                            ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 19 (19)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; |ddr_proj|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                    ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |ddr_proj|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                  ; work         ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                              ;
+-------------------+----------+---------------+---------------+-----------------------+-----------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO       ;
+-------------------+----------+---------------+---------------+-----------------------+-----------+
; clk_to_sdram[0]   ; Output   ; --            ; --            ; --                    ; --        ;
; clk_to_sdram_n[0] ; Output   ; --            ; --            ; --                    ; --        ;
; ddr_dm[0]         ; Output   ; --            ; --            ; --                    ; --        ;
; ddr_dm[1]         ; Output   ; --            ; --            ; --                    ; --        ;
; ddr_dq[0]         ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[1]         ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[2]         ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[3]         ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[4]         ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[5]         ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[6]         ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[7]         ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[8]         ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[9]         ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[10]        ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[11]        ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[12]        ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[13]        ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[14]        ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dq[15]        ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --        ;
; ddr_dqs[0]        ; Bidir    ; --            ; --            ; --                    ; --        ;
; ddr_dqs[1]        ; Bidir    ; --            ; --            ; --                    ; --        ;
; ddr_a[0]          ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_a[1]          ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_a[2]          ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_a[3]          ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_a[4]          ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_a[5]          ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_a[6]          ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_a[7]          ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_a[8]          ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_a[9]          ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_a[10]         ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_a[11]         ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_a[12]         ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_ba[0]         ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_ba[1]         ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_cas_n         ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_cke[0]        ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_cs_n[0]       ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_ras_n         ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; ddr_we_n          ; Output   ; --            ; --            ; --                    ; (0) 35 ps ;
; pnf               ; Output   ; --            ; --            ; --                    ; --        ;
; pnf_per_byte[0]   ; Output   ; --            ; --            ; --                    ; --        ;
; pnf_per_byte[1]   ; Output   ; --            ; --            ; --                    ; --        ;
; pnf_per_byte[2]   ; Output   ; --            ; --            ; --                    ; --        ;
; pnf_per_byte[3]   ; Output   ; --            ; --            ; --                    ; --        ;
; test_complete     ; Output   ; --            ; --            ; --                    ; --        ;
; reset_n           ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --        ;
; clock_source      ; Input    ; --            ; --            ; --                    ; --        ;
+-------------------+----------+---------------+---------------+-----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                    ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]~feeder ; 1                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]~feeder ; 1                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]~feeder ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]~feeder ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]~feeder ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]~feeder ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]~feeder ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]~feeder ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]~feeder ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]~feeder ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]~feeder ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]~feeder ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]~feeder ; 1                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]~feeder ; 1                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]                ;                   ;         ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]~feeder ; 0                 ; 0       ;
;      - ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]~feeder ; 0                 ; 0       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|ddio_bidira[0]                          ;                   ;         ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|ddio_bidira[0]                          ;                   ;         ;
; reset_n                                                                                                                                                                                                                                                ;                   ;         ;
;      - ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|pll                                                                                                                                                                         ; 1                 ; 6       ;
; clock_source                                                                                                                                                                                                                                           ;                   ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                             ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                     ; JTAG_X1_Y19_N0     ; 105     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                                                                                                                                                                       ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                     ; JTAG_X1_Y19_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; clock_source                                                                                                                                                                                                                     ; PIN_L2             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|accepted                                                                                                               ; LCFF_X41_Y26_N1    ; 41      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|accepted_r                                                                                                             ; LCFF_X41_Y27_N23   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows[0][4]~3                                                                         ; LCCOMB_X42_Y30_N6  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows[1][10]~2                                                                        ; LCCOMB_X42_Y30_N4  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows[2][4]~1                                                                         ; LCCOMB_X41_Y30_N18 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows[3][2]~4                                                                         ; LCCOMB_X41_Y30_N20 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[0]~3                                                                     ; LCCOMB_X31_Y30_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[7]~15                                                          ; LCCOMB_X33_Y29_N24 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipefull[0]                                                               ; LCFF_X40_Y29_N3    ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_0~0                                                               ; LCCOMB_X40_Y29_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_0~1                                                               ; LCCOMB_X41_Y28_N0  ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_0~2                                                               ; LCCOMB_X38_Y28_N26 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_1~0                                                               ; LCCOMB_X40_Y29_N22 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_2~0                                                               ; LCCOMB_X38_Y28_N12 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|wr_en~0                                                                                       ; LCCOMB_X40_Y29_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|local_init_done~0                                                                                                      ; LCCOMB_X33_Y30_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|process_0~0                                                                                                            ; LCCOMB_X42_Y28_N4  ; 22      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[10]~53                                                                                                    ; LCCOMB_X17_Y30_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_done                                                                                                              ; LCFF_X43_Y27_N23   ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_mux_sel_last[1]~0                                                                                                  ; LCCOMB_X43_Y28_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_idle                                                                                                           ; LCFF_X43_Y26_N5    ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|combout[0]        ; PIN_A17            ; 1       ; Clock                      ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|ddio_bidira[0]~0  ; LCCOMB_X41_Y34_N28 ; 2       ; Output enable              ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|delayed_dqs[0]                                                       ; CLKDELAYCTRL_G8    ; 25      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dq_enable[0] ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dq_enable[0]                                                         ; LCFF_X53_Y35_N9    ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell ; LCFF_X41_Y35_N17   ; 16      ; Output enable              ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|combout[0]        ; PIN_A13            ; 1       ; Clock                      ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|delayed_dqs[0]                                                       ; CLKDELAYCTRL_G10   ; 25      ; Clock                      ; yes    ; Global Clock         ; GCLK10           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dq_enable[0] ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dq_enable[0]                                                         ; LCFF_X33_Y35_N17   ; 25      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dq_enable_reset[0]                                                   ; LCFF_X53_Y23_N17   ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK4            ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|Mux16~1                                                                                                                                                                                            ; LCCOMB_X45_Y29_N6  ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|bank_addr[1]~1                                                                                                                                                                                     ; LCCOMB_X38_Y29_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|burst_beat_count[2]~3                                                                                                                                                                              ; LCCOMB_X41_Y29_N14 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|col_addr[6]~24                                                                                                                                                                                     ; LCCOMB_X36_Y29_N20 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|col_addr[6]~25                                                                                                                                                                                     ; LCCOMB_X36_Y29_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|dgen_enable                                                                                                                                                                                        ; LCFF_X43_Y29_N7    ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|dgen_ldata[7]~0                                                                                                                                                                                    ; LCCOMB_X45_Y32_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|dgen_load                                                                                                                                                                                          ; LCFF_X45_Y32_N29   ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[7]~1                                                                                                                                                   ; LCCOMB_X45_Y32_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|last_rdata_valid                                                                                                                                                                                   ; LCFF_X45_Y30_N3    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|last_wdata_req                                                                                                                                                                                     ; LCFF_X45_Y32_N23   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|reads_remaining[3]~10                                                                                                                                                                              ; LCCOMB_X44_Y29_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|row_addr[9]~21                                                                                                                                                                                     ; LCCOMB_X38_Y29_N14 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|row_addr[9]~42                                                                                                                                                                                     ; LCCOMB_X36_Y29_N22 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|state[0]                                                                                                                                                                                           ; LCFF_X43_Y29_N19   ; 36      ; Sync. clear                ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_ctl_example_driver:driver|writes_remaining[3]~27                                                                                                                                                                             ; LCCOMB_X45_Y29_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk0                                                                                                                                                        ; PLL_1              ; 712     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                                                                                                                                                                       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk1                                                                                                                                                        ; PLL_1              ; 46      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                                                                                                                                                                       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_locked                                                                                                                                                      ; PLL_1              ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_2                                                                                                                                                                            ; LCFF_X41_Y20_N19   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                           ; LCFF_X42_Y20_N9    ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                             ; LCFF_X31_Y35_N15   ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                ; LCFF_X33_Y1_N27    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                ; LCFF_X33_Y1_N1     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                ; LCFF_X35_Y2_N27    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                ; LCFF_X35_Y2_N17    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                ; LCFF_X34_Y2_N3     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                ; LCFF_X33_Y2_N3     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                ; LCFF_X33_Y2_N25    ; 2       ; Clock                      ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                ; LCFF_X34_Y2_N17    ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|ZNXJ5711_0                                                                                                                ; LCCOMB_X31_Y35_N6  ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK9            ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:12:AMGP4450_1                                                                                                   ; LCCOMB_X33_Y1_N20  ; 2       ; Clock                      ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                                                                          ; LCCOMB_X41_Y20_N8  ; 9       ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~1                                                                                                                                                       ; LCCOMB_X41_Y20_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                ; LCCOMB_X41_Y20_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                               ; LCCOMB_X41_Y19_N0  ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                           ; LCCOMB_X41_Y20_N18 ; 4       ; Async. clear               ; yes    ; Global Clock         ; GCLK5            ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                           ; LCCOMB_X41_Y20_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; reset_n                                                                                                                                                                                                                          ; PIN_U4             ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                            ; LCFF_X41_Y21_N27   ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                 ; LCCOMB_X38_Y21_N12 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                   ; LCCOMB_X38_Y21_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                 ; LCCOMB_X38_Y21_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                    ; LCCOMB_X40_Y21_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                   ; LCCOMB_X40_Y21_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                    ; LCCOMB_X42_Y21_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                                                                      ; LCCOMB_X41_Y20_N22 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                                                                               ; LCCOMB_X40_Y21_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                                                                               ; LCCOMB_X36_Y21_N18 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~13                                                                                                                              ; LCCOMB_X38_Y21_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                                                                         ; LCCOMB_X38_Y19_N14 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                                                                         ; LCCOMB_X38_Y21_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                 ; LCFF_X43_Y21_N21   ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                ; LCFF_X41_Y21_N7    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                 ; LCFF_X40_Y21_N15   ; 20      ; Sync. load                 ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                 ; LCFF_X41_Y21_N19   ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                 ; LCFF_X41_Y21_N17   ; 12      ; Async. clear               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                          ; LCCOMB_X41_Y21_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                ; LCFF_X41_Y22_N19   ; 20      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                                                                                                                                                                       ;
; soft_reset_reg2_n                                                                                                                                                                                                                ; LCFF_X31_Y30_N9    ; 787     ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                           ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                   ; JTAG_X1_Y19_N0     ; 105     ; Global Clock         ; GCLK0            ; --                                                                                                                                                                       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|delayed_dqs[0]     ; CLKDELAYCTRL_G8    ; 25      ; Global Clock         ; GCLK8            ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dq_enable[0] ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|delayed_dqs[0]     ; CLKDELAYCTRL_G10   ; 25      ; Global Clock         ; GCLK10           ; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dq_enable[0] ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dq_enable_reset[0] ; LCFF_X53_Y23_N17   ; 2       ; Global Clock         ; GCLK4            ; --                                                                                                                                                                       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk0                                                                                                      ; PLL_1              ; 712     ; Global Clock         ; GCLK3            ; --                                                                                                                                                                       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk1                                                                                                      ; PLL_1              ; 46      ; Global Clock         ; GCLK2            ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7                                                              ; LCFF_X34_Y2_N17    ; 20      ; Global Clock         ; GCLK15           ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|ZNXJ5711_0                                                              ; LCCOMB_X31_Y35_N6  ; 17      ; Global Clock         ; GCLK9            ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0                                                                                                        ; LCCOMB_X41_Y20_N8  ; 9       ; Global Clock         ; GCLK12           ; --                                                                                                                                                                       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                         ; LCCOMB_X41_Y20_N18 ; 4       ; Global Clock         ; GCLK5            ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                          ; LCFF_X41_Y21_N27   ; 12      ; Global Clock         ; GCLK7            ; --                                                                                                                                                                       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                               ; LCFF_X43_Y21_N21   ; 12      ; Global Clock         ; GCLK6            ; --                                                                                                                                                                       ;
; soft_reset_reg2_n                                                                                                                                                              ; LCFF_X31_Y30_N9    ; 787     ; Global Clock         ; GCLK11           ; --                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                            ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipefull[3]                                                                              ; 45      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|accepted                                                                                                                              ; 41      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_act                                                                                                                             ; 39      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                ; 38      ;
; ddr_ctl_example_driver:driver|dgen_enable                                                                                                                                                                                                       ; 36      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|read_req_this                                                                                                                         ; 36      ;
; ddr_ctl_example_driver:driver|state[0]                                                                                                                                                                                                          ; 36      ;
; ddr_ctl_example_driver:driver|last_wdata_req                                                                                                                                                                                                    ; 34      ;
; ddr_ctl_example_driver:driver|dgen_load                                                                                                                                                                                                         ; 33      ;
; ddr_ctl_example_driver:driver|dgen_ldata[7]~0                                                                                                                                                                                                   ; 32      ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[7]~1                                                                                                                                                                  ; 32      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_idle                                                                                                                          ; 32      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|accepted_r                                                                                                                            ; 32      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_wr                                                                                                                              ; 32      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipefull[1]                                                                              ; 30      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipefull[2]                                                                              ; 30      ;
; ddr_ctl_example_driver:driver|state[2]                                                                                                                                                                                                          ; 30      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_pch                                                                                                                             ; 29      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_0~2                                                                              ; 27      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_2~0                                                                              ; 27      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_1~0                                                                              ; 27      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_0~1                                                                              ; 27      ;
; ddr_ctl_example_driver:driver|state[3]                                                                                                                                                                                                          ; 27      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dq_enable[0]                                                                        ; 24      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dq_enable[0]                                                                        ; 24      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                    ; 23      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][8]                                                                               ; 23      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][9]                                                                               ; 23      ;
; ddr_ctl_example_driver:driver|state[1]                                                                                                                                                                                                          ; 23      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|process_0~0                                                                                                                           ; 22      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                ; 20      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                               ; 20      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|p_main_fsm~6                                                                                                                          ; 20      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|BMIN0175[0]                                                                                                            ; 19      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_done                                                                                                                             ; 19      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|am_reading                                                                                                                            ; 19      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_rd                                                                                                                              ; 19      ;
; ddr_ctl_example_driver:driver|Mux16~1                                                                                                                                                                                                           ; 19      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|write_req_this                                                                                                                        ; 18      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|size_last[0]                                                                                                                          ; 17      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_wr_pipedcmds                                                                                                                    ; 17      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[10]~53                                                                                                                   ; 16      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|wr_en~0                                                                                                      ; 16      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|changing_cs_pause                                                                                                                     ; 16      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_reading                                                                                                                       ; 16      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_activate                                                                                                                      ; 16      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|doing_init_rfsh~reg0                                                                              ; 16      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_rfsh                                                                                                                            ; 16      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|oe_cell                ; 16      ;
; ddr_ctl_example_driver:driver|process_0~0                                                                                                                                                                                                       ; 16      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[0]                                                                                                                                                                                          ; 15      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                                             ; 15      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipefull[0]                                                                              ; 15      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state~16                                                                                                                              ; 14      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|new_req                                                                                                                               ; 14      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|bank_addr_this[1]                                                                                                                     ; 14      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|bank_addr_this[0]                                                                                                                     ; 14      ;
; ddr_ctl_example_driver:driver|write_req                                                                                                                                                                                                         ; 14      ;
; ddr_ctl_example_driver:driver|read_req                                                                                                                                                                                                          ; 14      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|BMIN0175[0]                                                                                                                                                                        ; 13      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                              ; 13      ;
; ddr_ctl_example_driver:driver|row_addr[9]~42                                                                                                                                                                                                    ; 13      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows[3][2]~4                                                                                        ; 13      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows[0][4]~3                                                                                        ; 13      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows[1][10]~2                                                                                       ; 13      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows[2][4]~1                                                                                        ; 13      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|didnt_write                                                                                                                           ; 13      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|bank_is_open                                                                                                                          ; 13      ;
; ddr_ctl_example_driver:driver|row_addr[9]~21                                                                                                                                                                                                    ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                       ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                               ; 12      ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[1]                                                                                                                                                                        ; 12      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|p_main_fsm~5                                                                                                                          ; 12      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_rfsh_or_init_rfsh                                                                                                               ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                 ; 11      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                    ; 11      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_twtr                                                                                                                         ; 11      ;
; ddr_ctl_example_driver:driver|bank_addr[0]                                                                                                                                                                                                      ; 11      ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|didnt_term                                                                                                                            ; 10      ;
; ddr_ctl_example_driver:driver|avalon_read_burst_max_address~1                                                                                                                                                                                   ; 10      ;
; ddr_ctl_example_driver:driver|bank_addr[1]                                                                                                                                                                                                      ; 10      ;
; ddr_ctl_example_driver:driver|col_addr[8]                                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                 ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                 ; 9       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_holding                                                                                                                       ; 9       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|this_row_is_open                                                                                                                      ; 9       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|didnt_pch                                                                                                                             ; 9       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|didnt_read                                                                                                                            ; 9       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_pending                                                                                                                          ; 9       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal9~1                                                                                                               ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[3]                                                                                                                                                                        ; 8       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[2]                                                                                                                                                                        ; 8       ;
; ddr_ctl_example_driver:driver|writes_remaining[3]~27                                                                                                                                                                                            ; 8       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|didnt_act                                                                                                                             ; 8       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_trp                                                                                                                          ; 8       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_trfc                                                                                                                         ; 8       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|am_writing                                                                                                                            ; 8       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|doing_init_lmr~reg0                                                                               ; 8       ;
; ddr_ctl_example_driver:driver|reads_remaining[3]~10                                                                                                                                                                                             ; 8       ;
; ddr_ctl_example_driver:driver|process_0~6                                                                                                                                                                                                       ; 8       ;
; ddr_ctl_example_driver:driver|col_addr[6]~25                                                                                                                                                                                                    ; 8       ;
; ddr_ctl_example_driver:driver|col_addr[6]~24                                                                                                                                                                                                    ; 8       ;
; ddr_ctl_example_driver:driver|row_addr[11]                                                                                                                                                                                                      ; 8       ;
; ddr_ctl_example_driver:driver|row_addr[10]                                                                                                                                                                                                      ; 8       ;
; ddr_ctl_example_driver:driver|row_addr[9]                                                                                                                                                                                                       ; 8       ;
; ddr_ctl_example_driver:driver|row_addr[8]                                                                                                                                                                                                       ; 8       ;
; ddr_ctl_example_driver:driver|row_addr[12]                                                                                                                                                                                                      ; 8       ;
; ddr_ctl_example_driver:driver|row_addr[7]                                                                                                                                                                                                       ; 8       ;
; ddr_ctl_example_driver:driver|row_addr[6]                                                                                                                                                                                                       ; 8       ;
; ddr_ctl_example_driver:driver|row_addr[5]                                                                                                                                                                                                       ; 8       ;
; ddr_ctl_example_driver:driver|row_addr[4]                                                                                                                                                                                                       ; 8       ;
; ddr_ctl_example_driver:driver|row_addr[1]                                                                                                                                                                                                       ; 8       ;
; ddr_ctl_example_driver:driver|row_addr[0]                                                                                                                                                                                                       ; 8       ;
; ddr_ctl_example_driver:driver|row_addr[3]                                                                                                                                                                                                       ; 8       ;
; ddr_ctl_example_driver:driver|row_addr[2]                                                                                                                                                                                                       ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                               ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                       ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[0]                                                                                                                                                                        ; 7       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]                                                                                                                                                                        ; 7       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[7]~15                                                                         ; 7       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_refresh                                                                                                                       ; 7       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|dqs_must_keep_toggling[2]                                                                                                             ; 7       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_precharge                                                                                                                     ; 7       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector5~2                                                                                                                           ; 7       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|cs_addr_to_term[0]                                                                                                                    ; 7       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|p_main_fsm~4                                                                                                                          ; 7       ;
; ddr_ctl_example_driver:driver|process_0~7                                                                                                                                                                                                       ; 7       ;
; ddr_ctl_example_driver:driver|reset_address                                                                                                                                                                                                     ; 7       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|doing_wr_r                                                                          ; 7       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[7]                                                                                                                                                                    ; 7       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[7]                                                                                                                                                                    ; 7       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[7]                                                                                                                                                                    ; 7       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[7]                                                                                                                                                                    ; 7       ;
; ddr_ctl_example_driver:driver|col_addr[3]                                                                                                                                                                                                       ; 7       ;
; ddr_ctl_example_driver:driver|col_addr[2]                                                                                                                                                                                                       ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                  ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[6]                                                                                                                                                                        ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[4]                                                                                                                                                                        ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[0]                                                                                                            ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[1]                                                                                                                                                                        ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[4]                                                                                                                                                                        ; 6       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[4]                                                                                                            ; 6       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|dqs_must_keep_toggling[1]                                                                                                             ; 6       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|ddr_init_state.s_init_pch_2                                                                       ; 6       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_writing                                                                                                                       ; 6       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_wait_for_write_data                                                                                                           ; 6       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][26]                                                                              ; 6       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_wait_for_init_done                                                                                                            ; 6       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|dqs_toggle_le_1                                                                                                                       ; 6       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|doing_init_pch~reg0                                                                               ; 6       ;
; ddr_ctl_example_driver:driver|reached_max_count                                                                                                                                                                                                 ; 6       ;
; ddr_ctl_example_driver:driver|col_addr[1]                                                                                                                                                                                                       ; 6       ;
; ddr_ctl_example_driver:driver|col_addr[7]                                                                                                                                                                                                       ; 6       ;
; ddr_ctl_example_driver:driver|col_addr[6]                                                                                                                                                                                                       ; 6       ;
; ddr_ctl_example_driver:driver|col_addr[5]                                                                                                                                                                                                       ; 6       ;
; ddr_ctl_example_driver:driver|col_addr[4]                                                                                                                                                                                                       ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                       ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[7]                                                                                                                                                                        ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[5]                                                                                                                                                                        ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[9]                                                                                                                                                                        ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[2]                                                                                                                                                                        ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal3~0                                                                                                               ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005[0]~1                                                                                                                                                                      ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[10]                                                                                                           ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[5]                                                                                                            ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[7]                                                                                                            ; 5       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[1]                                                                                                            ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|local_init_done~0                                                                                                                     ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|dqs_must_keep_toggling[0]                                                                                                             ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_200clks_done                                                                                 ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|all_rows_closed                                                                                                                       ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_twr_all                                                                                                                      ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_tmrd                                                                                                                         ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|ddr_init_state.s_init_pch                                                                         ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|ddr_init_state.s_init_elmr                                                                        ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|local_init_done                                                                                                                       ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|read_req_last                                                                                                                         ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector5~1                                                                                                                           ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][25]                                                                              ; 5       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_trcd                                                                                                                         ; 5       ;
; ddr_ctl_example_driver:driver|state~0                                                                                                                                                                                                           ; 5       ;
; ddr_ctl_example_driver:driver|Mux29~2                                                                                                                                                                                                           ; 5       ;
; ddr_ctl_example_driver:driver|Equal6~2                                                                                                                                                                                                          ; 5       ;
; ddr_ctl_example_driver:driver|Equal13~3                                                                                                                                                                                                         ; 5       ;
; ddr_ctl_example_driver:driver|LessThan0~0                                                                                                                                                                                                       ; 5       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk1~clkctrlmuxa[0]_DELAY_CELL_3                                                                                                                                           ; 4       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk1~clkctrlmuxa[0]_DELAY_CELL_2                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~13                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12                                                                                                                                                             ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                           ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal3~0                                                                                                                                                                           ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[8]                                                                                                                                                                        ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[10]                                                                                                                                                                       ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[3]                                                                                                                                                                        ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                               ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                          ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[11]                                                                                                           ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[14]                                                                                                           ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[6]                                                                                                            ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[2]                                                                                                            ; 4       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[8]                                                                                                            ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p|ddio_out_qte:auto_generated|output_cell_L[0]~0                         ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~16                                                                                             ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~15                                                                                             ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~14                                                                                             ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~13                                                                                             ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~12                                                                                             ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~11                                                                                             ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~10                                                                                             ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~9                                                                                              ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~8                                                                                              ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~7                                                                                              ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~6                                                                                              ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~5                                                                                              ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|openrows~0                                                                                              ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|process_0~0                                                                                             ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|start_200clk_timer                                                                                ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|to_this_bank[3]                                                                                                                       ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|to_this_bank[0]                                                                                                                       ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|to_this_bank[2]                                                                                                                       ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|to_this_bank[1]                                                                                                                       ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|Selector5~3                                                                                       ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|Equal0~9                                                                                                     ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|ddr_init_state.s_init_rfsh                                                                        ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|ddr_init_state.s_init_wait                                                                        ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|p_main_fsm~10                                                                                                                         ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector16~2                                                                                                                          ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_tras_last                                                                                                                    ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_tras                                                                                                                         ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|ddr_init_state.s_init_rfsh_2                                                                      ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|cs_addr_to_term~0                                                                                                                     ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector22~0                                                                                                                          ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|p_main_fsm~3                                                                                                                          ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state.s_wait_before_read                                                                                                              ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector10~2                                                                                                                          ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|p_main_fsm~2                                                                                                                          ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|wdata_req_to_local_if                                                                                                                 ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[4]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[3]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[2]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[1]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[0]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[4]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[2]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[0]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[3]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[1]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[0]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[0]                                                                                                                                                                    ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|ba2~1                                                                                                                                 ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|local_rdata_valid                                                                                                                     ; 4       ;
; ddr_ctl_example_driver:driver|Mux3~6                                                                                                                                                                                                            ; 4       ;
; ddr_ctl_example_driver:driver|dgen_enable~2                                                                                                                                                                                                     ; 4       ;
; ddr_ctl_example_driver:driver|burst_beat_count[0]                                                                                                                                                                                               ; 4       ;
; ddr_ctl_example_driver:driver|last_rdata_valid                                                                                                                                                                                                  ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[7]                                                                                                                       ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[6]                                                                                                                       ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[5]                                                                                                                       ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[8]                                                                                                                       ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[13]                                                                                                                      ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[12]                                                                                                                      ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[14]                                                                                                                      ; 4       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[15]                                                                                                                      ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[6]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_3_lfsr_inst|lfsr_data[5]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[6]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[5]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[3]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_2_lfsr_inst|lfsr_data[1]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[6]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[4]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[5]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_1_lfsr_inst|lfsr_data[2]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[6]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[4]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[5]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[2]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[3]                                                                                                                                                                    ; 4       ;
; ddr_ctl_example_driver:driver|example_lfsr8:LFSRGEN_0_lfsr_inst|lfsr_data[1]                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                              ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal8~0                                                                                                                                                                           ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal5~0                                                                                                                                                                           ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal6~0                                                                                                               ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179[11]                                                                                                                                                                       ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal0~1                                                                                                               ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal0~0                                                                                                               ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|Equal0~0                                                                                                                                                                           ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZIVV0726                                                                                                                                                                                             ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[15]                                                                                                           ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[13]                                                                                                           ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[12]                                                                                                           ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[17]                                                                                                           ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[3]                                                                                                            ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[9]                                                                                                            ; 3       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[18]                                                                                                           ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|Equal2~1                                                                                                ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Decoder0~1                                                                                                                            ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Decoder0~0                                                                                                                            ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|Equal2~0                                                                                                ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_200clks_done~1                                                                               ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_200clks_done~0                                                                               ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[0]                                                                            ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:3:bank_timer|finished_twr                                                                                    ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer|finished_twr                                                                                    ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:2:bank_timer|finished_twr                                                                                    ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:1:bank_timer|finished_twr                                                                                    ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_mux_sel_last[0]                                                                                                                   ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_mux_sel_last[1]                                                                                                                   ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:3:bank_timer|finished_tras                                                                                   ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer|finished_tras                                                                                   ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:1:bank_timer|finished_tras                                                                                   ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:2:bank_timer|finished_tras                                                                                   ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector10~4                                                                                                                          ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector13~1                                                                                                                          ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|refresh_in_progress                                                                                                                   ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|ddr_init_state.s_init_lmr                                                                         ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_200us_done_r                                                                                 ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[8]~1                                                                                    ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector7~2                                                                                                                           ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|size_this[0]                                                                                                                          ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector28~0                                                                                                                          ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][27]                                                                              ; 3       ;
; ddr_ctl_example_driver:driver|burst_beat_count[2]~3                                                                                                                                                                                             ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_wr_regdimm                                                                                                                      ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|init_200us_done                                                                                                                       ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|a2~3                                                                                                                                  ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dqs_oe_r[0]                                                                         ; 3       ;
; ddr_ctl_example_driver:driver|process_0~5                                                                                                                                                                                                       ; 3       ;
; ddr_ctl_example_driver:driver|Mux16~0                                                                                                                                                                                                           ; 3       ;
; ddr_ctl_example_driver:driver|Equal5~1                                                                                                                                                                                                          ; 3       ;
; ddr_ctl_example_driver:driver|Equal5~0                                                                                                                                                                                                          ; 3       ;
; ddr_ctl_example_driver:driver|Mux24~0                                                                                                                                                                                                           ; 3       ;
; ddr_ctl_example_driver:driver|burst_beat_count[1]                                                                                                                                                                                               ; 3       ;
; ddr_ctl_example_driver:driver|Mux30~0                                                                                                                                                                                                           ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[3]                                                                                                                       ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[2]                                                                                                                       ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[4]                                                                                                                       ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[11]                                                                                                                      ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[10]                                                                                                                      ; 3       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[9]                                                                                                                       ; 3       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk1~clkctrlmuxa[0]_DELAY_CELL_7                                                                                                                                           ; 2       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk1~clkctrlmuxa[0]_DELAY_CELL_6                                                                                                                                           ; 2       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk1~clkctrlmuxa[0]_DELAY_CELL_5                                                                                                                                           ; 2       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk1~clkctrlmuxa[0]_DELAY_CELL_4                                                                                                                                           ; 2       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk0~clkctrlmuxa[0]_DELAY_CELL                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9                                                                                                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:12:AMGP4450_1                                                                                                                  ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_0                                                                                                                               ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_1                                                                                                                               ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_2                                                                                                                               ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_3                                                                                                                               ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_4                                                                                                                               ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_5                                                                                                                               ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal12~0                                                                                                              ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_6                                                                                                                               ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_1                                                                                                                                                                                           ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[2]                                                                                                                                                                                          ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|BWHK8171_2                                                                                                                                                                                           ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[3]                                                                                                                                                                                          ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|tdo~1                                                                                                                                                                                                ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FWCA1915[1]                                                                                                                                                                                          ; 2       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179[16]                                                                                                           ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector26~16                                                                                                                         ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector20~6                                                                                                                          ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector7~5                                                                                                                           ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|doing_rd_pipe[1]                                                                    ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_mux_sel_last[1]~0                                                                                                                 ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|process_0~2                                                                                             ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|process_0~1                                                                                             ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|bank_is_open[2]~0                                                                                       ; 2       ;
; ddr_ctl_example_driver:driver|Mux7~0                                                                                                                                                                                                            ; 2       ;
; ddr_ctl_example_driver:driver|wait_first_write_data                                                                                                                                                                                             ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector9~3                                                                                                                           ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector9~2                                                                                                                           ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector11~0                                                                                                                          ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|state~17                                                                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_valid_pipe[3]                                                                                                                   ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|new_req~2                                                                                                                             ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|ddr_init_state.s_init_lmr_2                                                                       ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][22]                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][21]                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][20]                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][19]                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][18]                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][17]                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][16]                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][15]                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][14]                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][13]                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][12]                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][11]                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[0][10]                                                                              ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|bank_is_open[3]                                                                                         ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|bank_is_open[0]                                                                                         ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|bank_is_open[1]                                                                                         ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_bank_details:bank_man|bank_is_open[2]                                                                                         ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector24~1                                                                                                                          ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector22~10                                                                                                                         ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector22~4                                                                                                                          ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector21~5                                                                                                                          ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector24~0                                                                                                                          ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector23~3                                                                                                                          ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|didnt_read~1                                                                                                                          ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector17~0                                                                                                                          ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|didnt_pch~0                                                                                                                           ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[10]~16                                                                                                                   ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_addr_this[12]                                                                                                                     ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_addr_this[11]                                                                                                                     ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_addr_this[10]                                                                                                                     ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_addr_this[9]                                                                                                                      ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_addr_this[8]                                                                                                                      ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_addr_this[7]                                                                                                                      ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_addr_this[6]                                                                                                                      ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_addr_this[5]                                                                                                                      ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_addr_this[4]                                                                                                                      ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_addr_this[3]                                                                                                                      ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_addr_this[2]                                                                                                                      ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_addr_this[1]                                                                                                                      ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector19~2                                                                                                                          ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|Selector0~0                                                                                       ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector16~4                                                                                                                          ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|p_main_fsm~11                                                                                                                         ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|doing_pch_all~0                                                                                                                       ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_tras_all                                                                                                                     ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|p_main_fsm~9                                                                                                                          ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[0]~3                                                                                    ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[8]~2                                                                                    ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[8]~0                                                                                    ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|row_addr_this[0]                                                                                                                      ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|p_main_fsm~8                                                                                                                          ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dqs_twpst_ctrl[0]                                                                   ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|write_req_next                                                                                                                        ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector8~0                                                                                                                           ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector6~1                                                                                                                           ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector0~3                                                                                                                           ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector6~0                                                                                                                           ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|dqs_toggle_eq_0                                                                                                                       ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector5~0                                                                                                                           ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|process_0~0                                                                              ; 2       ;
; ddr_ctl_example_driver:driver|burst_beat_count[2]~0                                                                                                                                                                                             ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|process_0~1                                                                                                                           ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[0]~reg0                                                                                 ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|ddio_bidira[0]~0                 ; 2       ;
; ddr_ctl_example_driver:driver|bank_addr[1]~1                                                                                                                                                                                                    ; 2       ;
; ddr_ctl_example_driver:driver|process_0~1                                                                                                                                                                                                       ; 2       ;
; ddr_ctl_example_driver:driver|Mux31~0                                                                                                                                                                                                           ; 2       ;
; ddr_ctl_example_driver:driver|Mux4~1                                                                                                                                                                                                            ; 2       ;
; ddr_ctl_example_driver:driver|burst_beat_count[2]                                                                                                                                                                                               ; 2       ;
; ddr_ctl_example_driver:driver|Mux29~1                                                                                                                                                                                                           ; 2       ;
; ddr_ctl_example_driver:driver|Equal6~1                                                                                                                                                                                                          ; 2       ;
; ddr_ctl_example_driver:driver|Equal6~0                                                                                                                                                                                                          ; 2       ;
; ddr_ctl_example_driver:driver|avalon_read_burst_max_address~0                                                                                                                                                                                   ; 2       ;
; ddr_ctl_example_driver:driver|compare_valid[3]                                                                                                                                                                                                  ; 2       ;
; ddr_ctl_example_driver:driver|compare_valid[2]                                                                                                                                                                                                  ; 2       ;
; ddr_ctl_example_driver:driver|compare_valid[1]                                                                                                                                                                                                  ; 2       ;
; ddr_ctl_example_driver:driver|compare_valid[0]                                                                                                                                                                                                  ; 2       ;
; ddr_ctl_example_driver:driver|pnf_persist1                                                                                                                                                                                                      ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[0]                                                                                                                       ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rfsh_counter[1]                                                                                                                       ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[5]                                                                            ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[4]                                                                            ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[7]                                                                            ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[6]                                                                            ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[2]                                                                            ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[1]                                                                            ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|two_hundred_counter[3]                                                                            ; 2       ;
; ddr_ctl_example_driver:driver|writes_remaining[7]                                                                                                                                                                                               ; 2       ;
; ddr_ctl_example_driver:driver|writes_remaining[6]                                                                                                                                                                                               ; 2       ;
; ddr_ctl_example_driver:driver|writes_remaining[5]                                                                                                                                                                                               ; 2       ;
; ddr_ctl_example_driver:driver|writes_remaining[4]                                                                                                                                                                                               ; 2       ;
; ddr_ctl_example_driver:driver|writes_remaining[3]                                                                                                                                                                                               ; 2       ;
; ddr_ctl_example_driver:driver|writes_remaining[2]                                                                                                                                                                                               ; 2       ;
; ddr_ctl_example_driver:driver|writes_remaining[1]                                                                                                                                                                                               ; 2       ;
; ddr_ctl_example_driver:driver|writes_remaining[0]                                                                                                                                                                                               ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|ddio_bidira[0]~COMBOUT ; 2       ;
; ddr_ctl_example_driver:driver|reads_remaining[7]                                                                                                                                                                                                ; 2       ;
; ddr_ctl_example_driver:driver|reads_remaining[6]                                                                                                                                                                                                ; 2       ;
; ddr_ctl_example_driver:driver|reads_remaining[5]                                                                                                                                                                                                ; 2       ;
; ddr_ctl_example_driver:driver|reads_remaining[4]                                                                                                                                                                                                ; 2       ;
; ddr_ctl_example_driver:driver|reads_remaining[3]                                                                                                                                                                                                ; 2       ;
; ddr_ctl_example_driver:driver|reads_remaining[2]                                                                                                                                                                                                ; 2       ;
; ddr_ctl_example_driver:driver|reads_remaining[1]                                                                                                                                                                                                ; 2       ;
; ddr_ctl_example_driver:driver|reads_remaining[0]                                                                                                                                                                                                ; 2       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_locked                                                                                                                                                                     ; 2       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][24]~feeder                                                                       ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dq_enable[0]~feeder                                                                 ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dq_enable[0]~feeder                                                                 ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|local_init_done~feeder                                                                                                                ; 1       ;
; soft_reset_reg_n~feeder                                                                                                                                                                                                                         ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n|ddio_out_sqe:auto_generated|output_cell_H[0]~feeder                    ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p|ddio_out_qte:auto_generated|output_cell_H[0]~feeder                    ; 1       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk0~clkctrlmuxa[0]_DELAY_CELL_2                                                                                                                                           ; 1       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk1~clkctrlmuxa[0]_DELAY_CELL_1                                                                                                                                           ; 1       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk1~clkctrlmuxa[0]_DELAY_CELL                                                                                                                                             ; 1       ;
; ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk0~clkctrlmuxa[0]_DELAY_CELL_1                                                                                                                                           ; 1       ;
; altera_reserved_tdi                                                                                                                                                                                                                             ; 1       ;
; altera_reserved_tck                                                                                                                                                                                                                             ; 1       ;
; altera_reserved_tms                                                                                                                                                                                                                             ; 1       ;
; clock_source                                                                                                                                                                                                                                    ; 1       ;
; reset_n                                                                                                                                                                                                                                         ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~16                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~13                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~5                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~11                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~10                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8                                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                                                                                          ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~17                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~15                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~12                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~11                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~10                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~9                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~8                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~7                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~6                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~5                                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~0                                                                                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|AMGP4450_0                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:1:AMGP4450_1                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:2:AMGP4450_1                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:3:AMGP4450_1                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:4:AMGP4450_1                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:5:AMGP4450_1                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:6:AMGP4450_1                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:7:AMGP4450_1                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:8:AMGP4450_1                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:9:AMGP4450_1                                                                                                                   ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:10:AMGP4450_1                                                                                                                  ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|\SQHZ7915:11:AMGP4450_1                                                                                                                  ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_0~0                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_1~0                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_2~0                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_3~0                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_4~0                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_5~0                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_6~0                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7~0                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~20                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818~12                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818~11                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[12]                                                                                                                                                                       ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818~10                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[11]                                                                                                                                                                       ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818~9                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[10]                                                                                                                                                                       ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818~8                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[9]                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818~7                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[8]                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818~6                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[7]                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818~5                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[6]                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818~4                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[5]                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818~3                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[4]                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113~9                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113~8                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179~12                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal6~0                                                                                                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179~11                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179~10                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179~9                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179~8                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179~7                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179~6                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179~5                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179~4                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179~3                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179~2                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal0~4                                                                                                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal0~6                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal0~5                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal0~4                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal0~3                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~19                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal0~2                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~18                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~17                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~16                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~15                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~14                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~13                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~12                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~11                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~10                                                                                                            ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~9                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~8                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~7                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~6                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~5                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~4                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~3                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818~2                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[3]                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179~1                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113~7                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal0~3                                                                                                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal0~2                                                                                                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal0~1                                                                                                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|Equal0~0                                                                                                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|JJTX8179~2                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|JEQQ5299:YEAJ1936|Equal9~0                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7                                                                                                                               ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818~1                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[2]                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JEQQ5299:ESUL0435|JJTX8179~0                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113~6                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113~5                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005~3                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005~2                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|RUGG7005~0                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal2~2                                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal2~1                                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818~0                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[1]                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113~4                                                                                                                                                                         ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal2~0                                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|Equal0~0                                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082~0                                                                                                                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZIVV0726~0                                                                                                                                                                                           ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|tdo~0                                                                                                                                                                                                ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|JKWY9152:RUWH6717|IHBU8818[0]                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]~3                                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[3]                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]~2                                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[2]                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]~1                                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|Add0~8                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|Add0~7                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|Add0~6                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|Add0~5                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|Add0~4                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|Add0~3                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|Add0~2                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|Add0~1                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|Add0~0                                                                                                                                                                             ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[1]                                                                                                                                                                        ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]~0                                                                                                                                                                      ; 1       ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|YROJ4113[0]                                                                                                                                                                        ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                                                                                        ; 1       ;
; ddr_ctl_example_driver:driver|dgen_ldata[28]~12                                                                                                                                                                                                 ; 1       ;
; ddr_ctl_example_driver:driver|dgen_ldata[27]~11                                                                                                                                                                                                 ; 1       ;
; ddr_ctl_example_driver:driver|dgen_ldata[26]~10                                                                                                                                                                                                 ; 1       ;
; ddr_ctl_example_driver:driver|dgen_ldata[25]~9                                                                                                                                                                                                  ; 1       ;
; ddr_ctl_example_driver:driver|dgen_ldata[24]~8                                                                                                                                                                                                  ; 1       ;
; ddr_ctl_example_driver:driver|dgen_ldata[20]~7                                                                                                                                                                                                  ; 1       ;
; ddr_ctl_example_driver:driver|dgen_ldata[18]~6                                                                                                                                                                                                  ; 1       ;
; ddr_ctl_example_driver:driver|dgen_ldata[16]~5                                                                                                                                                                                                  ; 1       ;
; ddr_ctl_example_driver:driver|dgen_ldata[11]~4                                                                                                                                                                                                  ; 1       ;
; ddr_ctl_example_driver:driver|dgen_ldata[9]~3                                                                                                                                                                                                   ; 1       ;
; ddr_ctl_example_driver:driver|dgen_ldata[8]~2                                                                                                                                                                                                   ; 1       ;
; ddr_ctl_example_driver:driver|dgen_ldata[0]~1                                                                                                                                                                                                   ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|wdata_r[12]~7                                                                       ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|wdata_r[3]~6                                                                        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|wdata_r[11]~5                                                                       ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|wdata_r[10]~4                                                                       ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|wdata_r[1]~3                                                                        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|wdata_r[9]~2                                                                        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|wdata_r[0]~1                                                                        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|wdata_r[8]~0                                                                        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|wdata_r[12]~3                                                                       ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|wdata_r[10]~2                                                                       ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|wdata_r[0]~1                                                                        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|wdata_r[8]~0                                                                        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|read_req_last~0                                                                                                                       ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|finished_twtr~0                                                                                                                       ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|output_cell_L[0]~0               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|output_cell_L[0]~0               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|output_cell_H[0]~0                   ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|output_cell_L[0]~0                   ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|output_cell_H[0]~0                   ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|output_cell_L[0]~0                   ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n|ddio_out_sqe:auto_generated|output_cell_L[0]~0                         ; 1       ;
; ddr_ctl_example_driver:driver|dgen_enable~10                                                                                                                                                                                                    ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|Selector3~5                                                                                       ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|didnt_write~2                                                                                                                         ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector25~21                                                                                                                         ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector10~10                                                                                                                         ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipefull[0]~5                                                                            ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector16~5                                                                                                                          ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|Selector0~23                                                                                                                          ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[0]                                                                                                                          ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|control_doing_rd                                                                                                                      ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|doing_rd_delayed                                                                    ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[1]                                                                                                                          ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|doing_rd_pipe[0]                                                                    ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~80                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][7]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~79                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][6]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~78                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][5]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~77                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][4]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~76                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][3]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~75                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][2]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~74                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][1]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~73                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][0]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:3:bank_timer|p_ras_timer~0                                                                                   ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer|p_ras_timer~0                                                                                   ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:1:bank_timer|p_ras_timer~0                                                                                   ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:2:bank_timer|p_ras_timer~0                                                                                   ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[2]                                                                                                                          ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~72                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][24]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~71                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][22]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~70                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][21]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~69                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][20]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~68                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][19]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~67                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][18]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~66                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][17]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~65                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][16]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~64                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][15]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~63                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][14]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~62                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][13]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~61                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][12]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~60                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][11]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~59                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][10]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~58                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][7]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~57                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][6]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~56                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][5]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~55                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][4]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~54                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][3]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~53                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][2]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~52                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][1]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~51                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][0]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:3:bank_timer|tras_pipe~0                                                                                     ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:3:bank_timer|tras_pipe[0]                                                                                    ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer|tras_pipe~0                                                                                     ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:0:bank_timer|tras_pipe[0]                                                                                    ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:1:bank_timer|tras_pipe~0                                                                                     ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:1:bank_timer|tras_pipe[0]                                                                                    ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:2:bank_timer|tras_pipe~0                                                                                     ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_timers:\g_timers:2:bank_timer|tras_pipe[0]                                                                                    ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|trfc_pipe[3]                                                                                                                          ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~50                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][24]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~49                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][26]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~48                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][8]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~47                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][9]                                                                               ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~46                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][22]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~45                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][21]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~44                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][20]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~43                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][19]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~42                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][18]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~41                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][17]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~40                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][16]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~39                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][15]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~38                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][14]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~37                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][13]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~36                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][12]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~35                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][11]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~34                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[2][10]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~33                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][25]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe~32                                                                                  ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_input_buf:in_buf|custom_fifo:my_fifo|pipe[3][27]                                                                              ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|rdata_valid_pipe[7]                                                                                                                   ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|wdata_request~0                                                                                                                       ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 1       ;
; ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]        ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,390 / 94,460 ( 1 % ) ;
; C16 interconnects           ; 3 / 3,315 ( < 1 % )    ;
; C4 interconnects            ; 575 / 60,840 ( < 1 % ) ;
; Direct links                ; 288 / 94,460 ( < 1 % ) ;
; Global clocks               ; 13 / 16 ( 81 % )       ;
; Local interconnects         ; 855 / 33,216 ( 3 % )   ;
; R24 interconnects           ; 23 / 3,091 ( < 1 % )   ;
; R4 interconnects            ; 799 / 81,294 ( < 1 % ) ;
+-----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 10.71) ; Number of LABs  (Total = 128) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 8                             ;
; 2                                           ; 9                             ;
; 3                                           ; 9                             ;
; 4                                           ; 1                             ;
; 5                                           ; 7                             ;
; 6                                           ; 4                             ;
; 7                                           ; 2                             ;
; 8                                           ; 7                             ;
; 9                                           ; 5                             ;
; 10                                          ; 0                             ;
; 11                                          ; 3                             ;
; 12                                          ; 2                             ;
; 13                                          ; 8                             ;
; 14                                          ; 8                             ;
; 15                                          ; 13                            ;
; 16                                          ; 42                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.26) ; Number of LABs  (Total = 128) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 106                           ;
; 1 Clock                            ; 115                           ;
; 1 Clock enable                     ; 30                            ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 4                             ;
; 2 Async. clears                    ; 2                             ;
; 2 Clock enables                    ; 24                            ;
; 2 Clocks                           ; 3                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 17.16) ; Number of LABs  (Total = 128) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 3                             ;
; 2                                            ; 4                             ;
; 3                                            ; 3                             ;
; 4                                            ; 7                             ;
; 5                                            ; 5                             ;
; 6                                            ; 3                             ;
; 7                                            ; 2                             ;
; 8                                            ; 2                             ;
; 9                                            ; 4                             ;
; 10                                           ; 5                             ;
; 11                                           ; 1                             ;
; 12                                           ; 1                             ;
; 13                                           ; 3                             ;
; 14                                           ; 4                             ;
; 15                                           ; 1                             ;
; 16                                           ; 5                             ;
; 17                                           ; 5                             ;
; 18                                           ; 2                             ;
; 19                                           ; 8                             ;
; 20                                           ; 6                             ;
; 21                                           ; 7                             ;
; 22                                           ; 6                             ;
; 23                                           ; 1                             ;
; 24                                           ; 8                             ;
; 25                                           ; 2                             ;
; 26                                           ; 3                             ;
; 27                                           ; 7                             ;
; 28                                           ; 4                             ;
; 29                                           ; 3                             ;
; 30                                           ; 4                             ;
; 31                                           ; 2                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 5.63) ; Number of LABs  (Total = 128) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 24                            ;
; 2                                               ; 12                            ;
; 3                                               ; 5                             ;
; 4                                               ; 18                            ;
; 5                                               ; 9                             ;
; 6                                               ; 10                            ;
; 7                                               ; 9                             ;
; 8                                               ; 15                            ;
; 9                                               ; 5                             ;
; 10                                              ; 5                             ;
; 11                                              ; 5                             ;
; 12                                              ; 2                             ;
; 13                                              ; 3                             ;
; 14                                              ; 1                             ;
; 15                                              ; 1                             ;
; 16                                              ; 2                             ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 0                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.66) ; Number of LABs  (Total = 128) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 4                             ;
; 3                                            ; 11                            ;
; 4                                            ; 10                            ;
; 5                                            ; 6                             ;
; 6                                            ; 16                            ;
; 7                                            ; 2                             ;
; 8                                            ; 3                             ;
; 9                                            ; 8                             ;
; 10                                           ; 8                             ;
; 11                                           ; 2                             ;
; 12                                           ; 4                             ;
; 13                                           ; 6                             ;
; 14                                           ; 3                             ;
; 15                                           ; 4                             ;
; 16                                           ; 4                             ;
; 17                                           ; 2                             ;
; 18                                           ; 1                             ;
; 19                                           ; 6                             ;
; 20                                           ; 4                             ;
; 21                                           ; 3                             ;
; 22                                           ; 4                             ;
; 23                                           ; 4                             ;
; 24                                           ; 1                             ;
; 25                                           ; 1                             ;
; 26                                           ; 0                             ;
; 27                                           ; 1                             ;
; 28                                           ; 2                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F484C8 for design "ddr_proj"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|pll" as Cyclone II PLL type
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk0 port
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of -90 degrees (-2500 ps) for ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk1 port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C15AF484C8 is compatible
    Info (176445): Device EP2C15AF484I8 is compatible
    Info (176445): Device EP2C20F484C8 is compatible
    Info (176445): Device EP2C20F484I8 is compatible
    Info (176445): Device EP2C20AF484I8 is compatible
    Info (176445): Device EP2C35F484I8 is compatible
    Info (176445): Device EP2C50F484C8 is compatible
    Info (176445): Device EP2C50F484I8 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location C4
    Info (169125): Pin ~nCSO~ is reserved at location C3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location W20
Info (172104): Design contains 2 DQS I/Os
Info (172104): Design contains 16 DQ I/Os
Critical Warning (169085): No exact pin location assignment(s) for 6 pins of 50 total pins
    Info (169086): Pin pnf not assigned to an exact location on the device
    Info (169086): Pin pnf_per_byte[0] not assigned to an exact location on the device
    Info (169086): Pin pnf_per_byte[1] not assigned to an exact location on the device
    Info (169086): Pin pnf_per_byte[2] not assigned to an exact location on the device
    Info (169086): Pin pnf_per_byte[3] not assigned to an exact location on the device
    Info (169086): Pin reset_n not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical AMGP4450_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_0]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_1]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_2]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_3]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_4]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_5]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_6]
        Info (332166): set_disable_timing [get_cells -hierarchical TPOO7242_7]
        Info (332166): set_disable_timing [get_cells -hierarchical ZNXJ5711_0]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ddr_prj.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clock_source was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ddr_dqs[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ddr_dqs[1] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: g_cyclonepll_ddr_pll_inst|altpll_component|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
    Warning (332056): Node: g_cyclonepll_ddr_pll_inst|altpll_component|pll|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|combout[0] (placed in PIN A17 (LVDS85p, DPCLK8/DQS2T/CQ3T))
    Info (176355): Automatically promoted ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|dqs_clkctrl to use location or clock signal Global Clock CLKCTRL_G8
Info (176353): Automatically promoted node ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|combout[0] (placed in PIN A13 (LVDS74p, DPCLK9/DQS4T/CQ5T))
    Info (176355): Automatically promoted ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dqs_clkctrl to use location or clock signal Global Clock CLKCTRL_G10
Info (176353): Automatically promoted node ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node ddr_pll_cycloneii:g_cyclonepll_ddr_pll_inst|altpll:altpll_component|_clk1 (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|TPOO7242_7~0
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneii_ZNXJ5711_gen_0:cycloneii_ZNXJ5711_gen_1|ZNXJ5711_0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node soft_reset_reg2_n 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|auk_ddr_controller:ddr_control|auk_ddr_init:\g_ddr_init:init_block|init_addr[0]~3
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell
Info (176353): Automatically promoted node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1
        Info (176357): Destination node sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:VWQM3427|HENC6638~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|dq_enable_reset[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176466): Following DDIO Output nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p|ddio_out_qte:auto_generated|output_cell_L[0]" is constrained to location LAB_X1_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p|ddio_out_qte:auto_generated|output_cell_H[0]" is constrained to location LAB_X1_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_p|ddio_out_qte:auto_generated|muxa[0]" is constrained to location LAB_X1_Y34 to improve DDIO timing
    Info (176467): Node "clk_to_sdram[0]" is constrained to location PIN A4 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n|ddio_out_sqe:auto_generated|output_cell_L[0]" is constrained to location LAB_X1_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n|ddio_out_sqe:auto_generated|output_cell_H[0]" is constrained to location LAB_X1_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_clk_gen:ddr_clk_gen|altddio_out:ddr_clk_out_n|ddio_out_sqe:auto_generated|muxa[0]" is constrained to location LAB_X1_Y34 to improve DDIO timing
    Info (176467): Node "clk_to_sdram_n[0]" is constrained to location PIN B4 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|output_cell_L[0]" is constrained to location LAB_X44_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|output_cell_H[0]" is constrained to location LAB_X44_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|muxa[0]" is constrained to location LAB_X44_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dm[0]" is constrained to location PIN E14 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|output_cell_L[0]" is constrained to location LAB_X35_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|output_cell_H[0]" is constrained to location LAB_X35_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_out:dm_pin|ddio_out_sbf:auto_generated|muxa[0]" is constrained to location LAB_X35_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dm[1]" is constrained to location PIN A14 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X63_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X63_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X63_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[0]" is constrained to location PIN B20 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X63_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X63_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X63_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[1]" is constrained to location PIN A20 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X61_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X61_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X61_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[2]" is constrained to location PIN B19 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X61_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X61_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X61_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[3]" is constrained to location PIN A19 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X55_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X55_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X55_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[4]" is constrained to location PIN D16 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X55_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X55_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X55_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[5]" is constrained to location PIN E15 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X50_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X50_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X50_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[6]" is constrained to location PIN D15 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X50_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X50_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X50_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[7]" is constrained to location PIN C14 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X44_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X44_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X44_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[8]" is constrained to location PIN D14 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X44_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X44_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X44_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[9]" is constrained to location PIN F14 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X44_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X44_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X44_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[10]" is constrained to location PIN F13 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X42_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X42_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X42_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[11]" is constrained to location PIN B16 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X42_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X42_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X42_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[12]" is constrained to location PIN A16 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X42_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X42_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X42_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[13]" is constrained to location PIN B15 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X42_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X42_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X42_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[14]" is constrained to location PIN A15 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|output_cell_L[0]" is constrained to location LAB_X37_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|output_cell_H[0]" is constrained to location LAB_X37_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|muxa[0]" is constrained to location LAB_X37_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dq[15]" is constrained to location PIN F12 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|output_cell_L[0]" is constrained to location LAB_X46_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|output_cell_H[0]" is constrained to location LAB_X46_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|muxa[0]" is constrained to location LAB_X46_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dqs[0]" is constrained to location PIN A17 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|output_cell_L[0]" is constrained to location LAB_X33_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|output_cell_H[0]" is constrained to location LAB_X33_Y34 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:dqs_io|ddio_bidir_50l:auto_generated|muxa[0]" is constrained to location LAB_X33_Y34 to improve DDIO timing
    Info (176467): Node "ddr_dqs[1]" is constrained to location PIN A13 to improve DDIO timing
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X63_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X63_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X63_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[0]" is constrained to location PIN B20 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X63_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X63_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X63_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[1]" is constrained to location PIN A20 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X61_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X61_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X61_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[2]" is constrained to location PIN B19 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X61_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X61_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X61_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[3]" is constrained to location PIN A19 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X55_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X55_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X55_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[4]" is constrained to location PIN D16 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X55_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X55_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X55_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[5]" is constrained to location PIN E15 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X50_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X50_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X50_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[6]" is constrained to location PIN D15 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X50_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X50_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:0:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X50_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[7]" is constrained to location PIN C14 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X44_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X44_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:0:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X44_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[8]" is constrained to location PIN D14 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X44_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X44_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:1:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X44_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[9]" is constrained to location PIN F14 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X44_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X44_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:2:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X44_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[10]" is constrained to location PIN F13 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X42_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X42_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:3:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X42_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[11]" is constrained to location PIN B16 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X42_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X42_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:4:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X42_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[12]" is constrained to location PIN A16 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X42_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X42_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:5:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X42_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[13]" is constrained to location PIN B15 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X42_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X42_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:6:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X42_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[14]" is constrained to location PIN A15 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_h[0]" is constrained to location LAB_X37_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_cell_l[0]" is constrained to location LAB_X37_Y35 to improve DDIO timing
    Info (176467): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:\g_datapath:1:g_ddr_io|altddio_bidir:\g_dq_io:7:dq_io|ddio_bidir_c0l:auto_generated|input_latch_l[0]" is constrained to location LAB_X37_Y35 to improve DDIO timing
    Info (176467): Node "ddr_dq[15]" is constrained to location PIN F12 to improve DDIO timing
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 20 registers into blocks of type I/O
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 1 input, 5 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 7 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  22 pins available
        Info (176213): I/O bank number 4 uses 1.25V VREF pins and has 2.5V VCCIO pins. 25 total pin(s) used --  11 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  35 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available
Warning (15709): Ignored I/O standard assignments to the following nodes
    Warning (15710): Ignored I/O standard assignment to node "hwic_32"
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:dqs_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:dqs_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:dqs_io|oe_cell_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:dqs_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_out:dm_pin|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|altddio_out:dm_pin|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|dq_enable[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|dq_enable_reset[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_0_g_ddr_io|resynched_data[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:dqs_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:dqs_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:dqs_io|oe_cell_2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:dqs_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_0_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_1_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_2_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_3_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_4_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_5_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_6_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|input_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|input_cell_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|input_latch_L[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|oe_cell_1" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_bidir:g_dq_io_7_dq_io|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_out:dm_pin|mux[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|altddio_out:dm_pin|output_cell_H[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|dq_enable[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|dq_enable_reset[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ddr_ctl:ddr_ctl_ddr_sdram|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_sdram:ddr_ctl_auk_ddr_sdram_inst|ddr_ctl_auk_ddr_datapath:ddr_io|ddr_ctl_auk_ddr_dqs_group:g_datapath_1_g_ddr_io|resynched_data[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_a[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_ce_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_dq[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_oe_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_reset_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "flash_we_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_11" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_12" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_13" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_14" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_15" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_18" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_19" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_20" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_21" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_25" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_3" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_32" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_45" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_46" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_47" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_48" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_50" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_52" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_53" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_54" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_55" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_56" is assigned to location or region, but does not exist in design
    Warning (15706): Node "hwic_67" is assigned to location or region, but does not exist in design
    Warning (15706): Node "leds[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "leds[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "leds[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "misc_outputs[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[20]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[21]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[22]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[23]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[24]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[25]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[26]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[27]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[28]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[29]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[30]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[31]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_ad[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_cbe_[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_cbe_[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_cbe_[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_cbe_[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_clk" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_devsel_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_frame_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_gnt_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_inta_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_irdy_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_mini_33v_ena" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_par" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_perr_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_req_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_rst_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_serr_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_stop_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_trdy_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "pci_xtal" is assigned to location or region, but does not exist in design
    Warning (15706): Node "uart_cts" is assigned to location or region, but does not exist in design
    Warning (15706): Node "uart_drv_ena_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "uart_drv_sd_" is assigned to location or region, but does not exist in design
    Warning (15706): Node "uart_rts" is assigned to location or region, but does not exist in design
    Warning (15706): Node "uart_rxd" is assigned to location or region, but does not exist in design
    Warning (15706): Node "uart_txd" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X33_Y24 to location X43_Y36
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.33 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 6 output pins without output pin load capacitance assignment
    Info (306007): Pin "pnf" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pnf_per_byte[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pnf_per_byte[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pnf_per_byte[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "pnf_per_byte[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "test_complete" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file /home/ax/fpga/_DDR_RAM/ddr_proj/output_files/ddr_proj.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 284 warnings
    Info: Peak virtual memory: 717 megabytes
    Info: Processing ended: Sat Mar  8 16:31:03 2025
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/ax/fpga/_DDR_RAM/ddr_proj/output_files/ddr_proj.fit.smsg.


