// Seed: 4213821535
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(negedge 1) begin : LABEL_0
    wait (1'b0);
  end
endmodule
module module_1 (
    output wor   id_0,
    input  tri   id_1,
    input  wor   id_2,
    input  uwire id_3,
    output wire  id_4
);
  assign id_4 = 1'b0;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_4 = 1;
endmodule
