# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name Cluster_1_Deposits_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_0 \
    op interface \
    ports { Cluster_1_Deposits_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name Cluster_1_Deposits_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_1 \
    op interface \
    ports { Cluster_1_Deposits_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name Cluster_1_Deposits_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_2 \
    op interface \
    ports { Cluster_1_Deposits_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name Cluster_1_Deposits_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_3 \
    op interface \
    ports { Cluster_1_Deposits_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name Cluster_1_Deposits_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_4 \
    op interface \
    ports { Cluster_1_Deposits_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name Cluster_1_Deposits_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_5 \
    op interface \
    ports { Cluster_1_Deposits_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name Cluster_1_Deposits_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_6 \
    op interface \
    ports { Cluster_1_Deposits_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name Cluster_1_Deposits_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_7 \
    op interface \
    ports { Cluster_1_Deposits_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name Cluster_1_Deposits_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_8 \
    op interface \
    ports { Cluster_1_Deposits_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name Cluster_1_Deposits_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_9 \
    op interface \
    ports { Cluster_1_Deposits_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name Cluster_1_Deposits_1_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_1_4 \
    op interface \
    ports { Cluster_1_Deposits_1_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name Cluster_1_Deposits_1_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_1_5 \
    op interface \
    ports { Cluster_1_Deposits_1_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name Cluster_1_Eta_0_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_0_rea \
    op interface \
    ports { Cluster_1_Eta_0_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name Cluster_1_Eta_1_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_1_rea \
    op interface \
    ports { Cluster_1_Eta_1_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name Cluster_1_Eta_2_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_2_rea \
    op interface \
    ports { Cluster_1_Eta_2_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name Cluster_1_Eta_3_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_3_rea \
    op interface \
    ports { Cluster_1_Eta_3_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name Cluster_1_Eta_4_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_4_rea \
    op interface \
    ports { Cluster_1_Eta_4_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name Cluster_1_Eta_5_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_5_rea \
    op interface \
    ports { Cluster_1_Eta_5_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name Cluster_1_Eta_6_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_6_rea \
    op interface \
    ports { Cluster_1_Eta_6_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name Cluster_1_Eta_7_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_7_rea \
    op interface \
    ports { Cluster_1_Eta_7_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name Cluster_1_Eta_8_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_8_rea \
    op interface \
    ports { Cluster_1_Eta_8_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name Cluster_1_Eta_9_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_9_rea \
    op interface \
    ports { Cluster_1_Eta_9_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name Cluster_1_Eta_10_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_10_re \
    op interface \
    ports { Cluster_1_Eta_10_re { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name Cluster_1_Eta_11_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_11_re \
    op interface \
    ports { Cluster_1_Eta_11_re { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name Cluster_1_Phi_0_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_0_rea \
    op interface \
    ports { Cluster_1_Phi_0_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name Cluster_1_Phi_1_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_1_rea \
    op interface \
    ports { Cluster_1_Phi_1_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name Cluster_1_Phi_2_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_2_rea \
    op interface \
    ports { Cluster_1_Phi_2_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name Cluster_1_Phi_3_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_3_rea \
    op interface \
    ports { Cluster_1_Phi_3_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name Cluster_1_Phi_4_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_4_rea \
    op interface \
    ports { Cluster_1_Phi_4_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name Cluster_1_Phi_5_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_5_rea \
    op interface \
    ports { Cluster_1_Phi_5_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name Cluster_1_Phi_6_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_6_rea \
    op interface \
    ports { Cluster_1_Phi_6_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name Cluster_1_Phi_7_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_7_rea \
    op interface \
    ports { Cluster_1_Phi_7_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name Cluster_1_Phi_8_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_8_rea \
    op interface \
    ports { Cluster_1_Phi_8_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name Cluster_1_Phi_9_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_9_rea \
    op interface \
    ports { Cluster_1_Phi_9_rea { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name Cluster_1_Phi_10_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_10_re \
    op interface \
    ports { Cluster_1_Phi_10_re { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name Cluster_1_Phi_11_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_11_re \
    op interface \
    ports { Cluster_1_Phi_11_re { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


