Warning (10268): Verilog HDL information at registerFile.v(23): always construct contains both blocking and non-blocking assignments File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/registerFile.v Line: 23
Info (10281): Verilog HDL Declaration information at processor.v(5): object "PC" differs only in case from object "pc" in the same scope File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/processor.v Line: 5
Info (10281): Verilog HDL Declaration information at fetch.v(5): object "PC" differs only in case from object "pc" in the same scope File: C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v Line: 5
