	component NIOS_II_debug is
		port (
			clk_clk                                              : in  std_logic                     := 'X';             -- clk
			pi_adc_channel_data_valid_external_connection_export : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			pi_adc_data_external_connection_export               : in  std_logic_vector(11 downto 0) := (others => 'X'); -- export
			po_adc_cmd_external_connection_export                : out std_logic_vector(3 downto 0);                     -- export
			reset_reset_n                                        : in  std_logic                     := 'X';             -- reset_n
			uart_mng_nios_external_connection_in_port            : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- in_port
			uart_mng_nios_external_connection_out_port           : out std_logic_vector(7 downto 0);                     -- out_port
			uart_nios_external_connection_rxd                    : in  std_logic                     := 'X';             -- rxd
			uart_nios_external_connection_txd                    : out std_logic;                                        -- txd
			uart_tx_rx_cmd_external_connection_in_port           : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- in_port
			uart_tx_rx_cmd_external_connection_out_port          : out std_logic_vector(2 downto 0)                      -- out_port
		);
	end component NIOS_II_debug;

