$date
	Wed Nov  2 11:11:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module top_level_tb $end
$var wire 16 ! out [15:0] $end
$var reg 16 " in0 [15:0] $end
$var reg 16 # in1 [15:0] $end
$var reg 3 $ op [2:0] $end
$scope module alu $end
$var wire 16 % in0 [15:0] $end
$var wire 16 & in1 [15:0] $end
$var wire 3 ' op [2:0] $end
$var reg 16 ( out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1000
b1110010110110 !
b1110010110110 (
b1100011000001010 #
b1100011000001010 &
b10010101000011 "
b10010101000011 %
b110 $
b110 '
#6000
