Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Aug  5 07:26:56 2022
| Host         : DESKTOP-D593BJC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Exercice2_bd_wrapper_timing_summary_routed.rpt -pb Exercice2_bd_wrapper_timing_summary_routed.pb -rpx Exercice2_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Exercice2_bd_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.239        0.000                      0                18424        0.015        0.000                      0                18309        0.538        0.000                       0                  6914  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_fpga_0                           {0.000 10.000}       20.000          50.000          
clk_fpga_1                           {0.000 500.000}      1000.000        1.000           
sys_clock                            {0.000 4.000}        8.000           125.000         
  clk_out1_Exercice2_bd_clk_wiz_0_0  {0.000 6.734}        13.468          74.250          
    CLKFBIN                          {0.000 6.734}        13.468          74.250          
    PixelClkIO                       {0.000 6.734}        13.468          74.250          
    SerialClkIO                      {0.000 1.347}        2.694           371.250         
  clkfbout_Exercice2_bd_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                 9.465        0.000                      0                 1189        0.053        0.000                      0                 1189        9.020        0.000                       0                   605  
sys_clock                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_Exercice2_bd_clk_wiz_0_0        1.239        0.000                      0                17075        0.015        0.000                      0                17075        3.734        0.000                       0                  6283  
    CLKFBIN                                                                                                                                                                           12.219        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                        11.313        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                        0.538        0.000                       0                    10  
  clkfbout_Exercice2_bd_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Exercice2_bd_clk_wiz_0_0  clk_fpga_0                              58.615        0.000                      0                   36                                                                        
clk_fpga_0                         clk_out1_Exercice2_bd_clk_wiz_0_0       11.937        0.000                      0                   79                                                                        
clk_out1_Exercice2_bd_clk_wiz_0_0  PixelClkIO                               6.828        0.000                      0                   38        0.085        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out1_Exercice2_bd_clk_wiz_0_0  clk_out1_Exercice2_bd_clk_wiz_0_0        9.794        0.000                      0                    7        0.452        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.465ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.164ns  (logic 3.441ns (33.855%)  route 6.723ns (66.145%))
  Logic Levels:           7  (LUT2=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[18])
                                                      1.447     4.520 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[18]
                         net (fo=3, routed)           1.355     5.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[32]
    SLICE_X2Y48          LUT5 (Prop_lut5_I3_O)        0.152     6.027 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[3]_INST_0_i_5/O
                         net (fo=4, routed)           1.247     7.274    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/PS7_i_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.354     7.628 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=4, routed)           0.985     8.613    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_65
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.356     8.969 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.734     9.703    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.327    10.030 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.414    10.444    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.119    10.563 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.715    11.278    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.360    11.638 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[0]_i_2/O
                         net (fo=1, routed)           1.273    12.911    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[0]_i_2_n_4
    SLICE_X5Y49          LUT6 (Prop_lut6_I0_O)        0.326    13.237 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[0]_i_1/O
                         net (fo=1, routed)           0.000    13.237    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[0]_i_1_n_4
    SLICE_X5Y49          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.552    22.745    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y49          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[0]/C
                         clock pessimism              0.230    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)        0.029    22.702    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask_reg[0]
  -------------------------------------------------------------------
                         required time                         22.702    
                         arrival time                         -13.237    
  -------------------------------------------------------------------
                         slack                                  9.465    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.729ns  (logic 3.211ns (33.006%)  route 6.518ns (66.994%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[18])
                                                      1.447     4.520 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[18]
                         net (fo=3, routed)           1.355     5.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[32]
    SLICE_X2Y48          LUT5 (Prop_lut5_I3_O)        0.152     6.027 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[3]_INST_0_i_5/O
                         net (fo=4, routed)           1.247     7.274    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/PS7_i_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.354     7.628 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=4, routed)           0.985     8.613    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_65
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.356     8.969 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.734     9.703    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.327    10.030 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.414    10.444    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.119    10.563 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.312    10.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.332    11.207 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.714    11.921    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    12.045 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.757    12.801    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X5Y39          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.549    22.742    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y39          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X5Y39          FDRE (Setup_fdre_C_CE)      -0.205    22.465    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         22.465    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.729ns  (logic 3.211ns (33.006%)  route 6.518ns (66.994%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[18])
                                                      1.447     4.520 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[18]
                         net (fo=3, routed)           1.355     5.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[32]
    SLICE_X2Y48          LUT5 (Prop_lut5_I3_O)        0.152     6.027 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[3]_INST_0_i_5/O
                         net (fo=4, routed)           1.247     7.274    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/PS7_i_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.354     7.628 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=4, routed)           0.985     8.613    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_65
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.356     8.969 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.734     9.703    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.327    10.030 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.414    10.444    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.119    10.563 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.312    10.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.332    11.207 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.714    11.921    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    12.045 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.757    12.801    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X5Y39          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.549    22.742    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y39          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X5Y39          FDRE (Setup_fdre_C_CE)      -0.205    22.465    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         22.465    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.729ns  (logic 3.211ns (33.006%)  route 6.518ns (66.994%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[18])
                                                      1.447     4.520 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[18]
                         net (fo=3, routed)           1.355     5.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[32]
    SLICE_X2Y48          LUT5 (Prop_lut5_I3_O)        0.152     6.027 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[3]_INST_0_i_5/O
                         net (fo=4, routed)           1.247     7.274    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/PS7_i_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.354     7.628 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=4, routed)           0.985     8.613    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_65
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.356     8.969 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.734     9.703    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.327    10.030 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.414    10.444    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.119    10.563 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.312    10.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.332    11.207 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.714    11.921    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    12.045 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.757    12.801    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X5Y39          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.549    22.742    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y39          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X5Y39          FDRE (Setup_fdre_C_CE)      -0.205    22.465    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.465    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.663ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.729ns  (logic 3.211ns (33.006%)  route 6.518ns (66.994%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[18])
                                                      1.447     4.520 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[18]
                         net (fo=3, routed)           1.355     5.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[32]
    SLICE_X2Y48          LUT5 (Prop_lut5_I3_O)        0.152     6.027 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[3]_INST_0_i_5/O
                         net (fo=4, routed)           1.247     7.274    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/PS7_i_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.354     7.628 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=4, routed)           0.985     8.613    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_65
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.356     8.969 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.734     9.703    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.327    10.030 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.414    10.444    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.119    10.563 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.312    10.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.332    11.207 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.714    11.921    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    12.045 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.757    12.801    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X5Y39          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.549    22.742    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y39          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]/C
                         clock pessimism              0.230    22.972    
                         clock uncertainty           -0.302    22.670    
    SLICE_X5Y39          FDRE (Setup_fdre_C_CE)      -0.205    22.465    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.465    
                         arrival time                         -12.801    
  -------------------------------------------------------------------
                         slack                                  9.663    

Slack (MET) :             9.715ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.678ns  (logic 3.211ns (33.177%)  route 6.467ns (66.823%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[18])
                                                      1.447     4.520 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[18]
                         net (fo=3, routed)           1.355     5.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[32]
    SLICE_X2Y48          LUT5 (Prop_lut5_I3_O)        0.152     6.027 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[3]_INST_0_i_5/O
                         net (fo=4, routed)           1.247     7.274    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/PS7_i_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.354     7.628 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=4, routed)           0.985     8.613    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_65
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.356     8.969 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.734     9.703    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.327    10.030 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.414    10.444    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.119    10.563 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.312    10.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.332    11.207 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.714    11.921    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    12.045 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.706    12.751    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X5Y41          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.550    22.743    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y41          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.205    22.466    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.466    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                  9.715    

Slack (MET) :             9.715ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.678ns  (logic 3.211ns (33.177%)  route 6.467ns (66.823%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[18])
                                                      1.447     4.520 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[18]
                         net (fo=3, routed)           1.355     5.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[32]
    SLICE_X2Y48          LUT5 (Prop_lut5_I3_O)        0.152     6.027 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[3]_INST_0_i_5/O
                         net (fo=4, routed)           1.247     7.274    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/PS7_i_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.354     7.628 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=4, routed)           0.985     8.613    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_65
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.356     8.969 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.734     9.703    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.327    10.030 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.414    10.444    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.119    10.563 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.312    10.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.332    11.207 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.714    11.921    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    12.045 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.706    12.751    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X5Y41          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.550    22.743    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y41          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.205    22.466    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.466    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                  9.715    

Slack (MET) :             9.715ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.678ns  (logic 3.211ns (33.177%)  route 6.467ns (66.823%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[18])
                                                      1.447     4.520 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[18]
                         net (fo=3, routed)           1.355     5.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[32]
    SLICE_X2Y48          LUT5 (Prop_lut5_I3_O)        0.152     6.027 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[3]_INST_0_i_5/O
                         net (fo=4, routed)           1.247     7.274    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/PS7_i_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.354     7.628 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=4, routed)           0.985     8.613    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_65
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.356     8.969 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.734     9.703    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.327    10.030 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.414    10.444    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.119    10.563 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.312    10.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.332    11.207 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.714    11.921    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    12.045 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.706    12.751    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X5Y41          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.550    22.743    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y41          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.205    22.466    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.466    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                  9.715    

Slack (MET) :             9.715ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.678ns  (logic 3.211ns (33.177%)  route 6.467ns (66.823%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWADDR[18])
                                                      1.447     4.520 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0AWADDR[18]
                         net (fo=3, routed)           1.355     5.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/D[32]
    SLICE_X2Y48          LUT5 (Prop_lut5_I3_O)        0.152     6.027 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awuser[3]_INST_0_i_5/O
                         net (fo=4, routed)           1.247     7.274    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/PS7_i_0
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.354     7.628 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0_i_3/O
                         net (fo=4, routed)           0.985     8.613    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall_n_65
    SLICE_X2Y50          LUT5 (Prop_lut5_I0_O)        0.356     8.969 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_awvalid_INST_0_i_1/O
                         net (fo=1, routed)           0.734     9.703    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.w_trigger_decerr
    SLICE_X4Y51          LUT6 (Prop_lut6_I3_O)        0.327    10.030 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_axi_awvalid_INST_0/O
                         net (fo=3, routed)           0.414    10.444    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/s_axi_awvalid
    SLICE_X5Y52          LUT2 (Prop_lut2_I0_O)        0.119    10.563 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/m_axi_awvalid_INST_0/O
                         net (fo=8, routed)           0.312    10.875    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_awvalid
    SLICE_X5Y52          LUT6 (Prop_lut6_I3_O)        0.332    11.207 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5/O
                         net (fo=1, routed)           0.714    11.921    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_5_n_4
    SLICE_X5Y50          LUT6 (Prop_lut6_I4_O)        0.124    12.045 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1/O
                         net (fo=12, routed)          0.706    12.751    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4
    SLICE_X5Y41          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.550    22.743    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X5Y41          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.205    22.466    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.466    
                         arrival time                         -12.751    
  -------------------------------------------------------------------
                         slack                                  9.715    

Slack (MET) :             9.847ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.339ns  (logic 2.677ns (28.664%)  route 6.662ns (71.335%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.765     3.073    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[16])
                                                      1.438     4.511 f  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[16]
                         net (fo=3, routed)           1.132     5.643    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/D[30]
    SLICE_X0Y45          LUT5 (Prop_lut5_I1_O)        0.124     5.767 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_aruser[3]_INST_0_i_2/O
                         net (fo=4, routed)           0.806     6.573    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/PS7_i_1
    SLICE_X1Y46          LUT5 (Prop_lut5_I0_O)        0.152     6.725 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_4/O
                         net (fo=3, routed)           0.970     7.695    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall_n_6
    SLICE_X3Y46          LUT5 (Prop_lut5_I2_O)        0.360     8.055 f  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.427     8.482    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.326     8.808 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           1.092     9.900    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.124    10.024 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.783    10.807    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X6Y44          LUT3 (Prop_lut3_I2_O)        0.153    10.960 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1/O
                         net (fo=8, routed)           1.452    12.412    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1_n_4
    SLICE_X2Y42          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         1.550    22.743    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X2Y42          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[16]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X2Y42          FDRE (Setup_fdre_C_CE)      -0.412    22.259    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[16]
  -------------------------------------------------------------------
                         required time                         22.259    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  9.847    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.209ns (47.494%)  route 0.231ns (52.506%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.567     0.908    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/m_sc_aclk
    SLICE_X10Y49         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/Q
                         net (fo=3, routed)           0.231     1.303    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_areset_r
    SLICE_X8Y50          LUT4 (Prop_lut4_I3_O)        0.045     1.348 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.348    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state[0]_i_1_n_4
    SLICE_X8Y50          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.834     1.204    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/m_sc_aclk
    SLICE_X8Y50          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y50          FDRE (Hold_fdre_C_D)         0.120     1.295    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_rd_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.758%)  route 0.239ns (56.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.582     0.923    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X1Y51          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[8]/Q
                         net (fo=1, routed)           0.056     1.120    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_endpoint.err_bid[8]
    SLICE_X0Y51          LUT4 (Prop_lut4_I0_O)        0.045     1.165 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/s_axi_bid[8]_INST_0/O
                         net (fo=1, routed)           0.183     1.348    Exercice2_bd_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.893     1.263    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0
    PS7_X0Y0             PS7                                          r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    Exercice2_bd_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.578     0.919    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X1Y33          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     1.059 r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     1.115    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X1Y33          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.844     1.214    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X1Y33          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.295     0.919    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.075     0.994    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.994    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.582     0.923    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y58          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.141     1.064 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.119    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X3Y58          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.851     1.221    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y58          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.298     0.923    
    SLICE_X3Y58          FDCE (Hold_fdce_C_D)         0.075     0.998    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.565     0.906    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y51          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDCE (Prop_fdce_C_Q)         0.141     1.047 r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.102    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X7Y51          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.834     1.204    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X7Y51          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.298     0.906    
    SLICE_X7Y51          FDCE (Hold_fdce_C_D)         0.075     0.981    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.582     0.923    Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y59          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141     1.064 r  Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.119    Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X3Y59          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.851     1.221    Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X3Y59          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.298     0.923    
    SLICE_X3Y59          FDCE (Hold_fdce_C_D)         0.075     0.998    Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.564     0.905    Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y54          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.141     1.046 r  Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.101    Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X9Y54          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.833     1.203    Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y54          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.298     0.905    
    SLICE_X9Y54          FDCE (Hold_fdce_C_D)         0.075     0.980    Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.980    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.582     0.923    Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y57          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDCE (Prop_fdce_C_Q)         0.141     1.064 r  Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.119    Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[0]
    SLICE_X5Y57          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.851     1.221    Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X5Y57          FDCE                                         r  Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.298     0.923    
    SLICE_X5Y57          FDCE (Hold_fdce_C_D)         0.075     0.998    Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.567     0.908    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/s_sc_aclk
    SLICE_X7Y49          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[1]/Q
                         net (fo=3, routed)           0.056     1.104    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg_n_4_[1]
    SLICE_X7Y49          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.835     1.205    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/s_sc_aclk
    SLICE_X7Y49          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[2]/C
                         clock pessimism             -0.297     0.908    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.075     0.983    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/FSM_onehot_wr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.583     0.924    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y56          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y56          FDRE (Prop_fdre_C_Q)         0.141     1.065 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     1.120    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff[0]
    SLICE_X5Y56          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=605, routed)         0.852     1.222    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X5Y56          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.298     0.924    
    SLICE_X5Y56          FDRE (Hold_fdre_C_D)         0.075     0.999    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.999    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Exercice2_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Exercice2_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y27    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y29    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y29    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y29    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y29    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y28    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y28    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X0Y26    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y25    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y30    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y30    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y30    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y30    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X1Y25    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X1Y25    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X1Y25    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X1Y25    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X1Y25    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X1Y25    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y30    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y30    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y30    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X0Y30    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X1Y32    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X1Y32    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X1Y32    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X1Y32    Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_exr_reg/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X2Y58    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C
High Pulse Width  Slow    FDCE/C      n/a            0.500         10.000      9.500      SLICE_X2Y58    Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0
  To Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.743ns  (logic 2.000ns (17.032%)  route 9.743ns (82.968%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 12.201 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.655    -0.703    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y63         FDRE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/Q
                         net (fo=869, routed)         1.512     1.265    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_873_0
    SLICE_X20Y82         LUT4 (Prop_lut4_I3_O)        0.124     1.389 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691/O
                         net (fo=66, routed)          1.825     3.214    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691_n_4
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.338 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870/O
                         net (fo=1, routed)           0.000     3.338    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870_n_4
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     3.555 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305/O
                         net (fo=1, routed)           0.813     4.368    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305_n_4
    SLICE_X10Y67         LUT6 (Prop_lut6_I3_O)        0.299     4.667 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     4.667    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93_n_4
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209     4.876 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27/O
                         net (fo=1, routed)           1.157     6.034    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27_n_4
    SLICE_X15Y73         LUT6 (Prop_lut6_I3_O)        0.297     6.331 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7/O
                         net (fo=1, routed)           0.827     7.158    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7_n_4
    SLICE_X17Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.282 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_1/O
                         net (fo=24, routed)          3.069    10.351    Exercice2_bd_i/testPatternGenerator_0/U0/s_code[2]
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.150    10.501 r  Exercice2_bd_i/testPatternGenerator_0/U0/m_axis_tdata[8]_INST_0/O
                         net (fo=2, routed)           0.538    11.040    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/D[8]
    SLICE_X36Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.564    12.201    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X36Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[8]/C
                         clock pessimism              0.473    12.674    
                         clock uncertainty           -0.127    12.547    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)       -0.269    12.278    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[8]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -11.040    
  -------------------------------------------------------------------
                         slack                                  1.239    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.526ns  (logic 2.000ns (17.352%)  route 9.526ns (82.648%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 12.203 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.655    -0.703    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y63         FDRE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.247 r  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/Q
                         net (fo=869, routed)         1.512     1.265    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_873_0
    SLICE_X20Y82         LUT4 (Prop_lut4_I3_O)        0.124     1.389 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691/O
                         net (fo=66, routed)          1.825     3.214    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691_n_4
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.338 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870/O
                         net (fo=1, routed)           0.000     3.338    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870_n_4
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     3.555 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305/O
                         net (fo=1, routed)           0.813     4.368    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305_n_4
    SLICE_X10Y67         LUT6 (Prop_lut6_I3_O)        0.299     4.667 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     4.667    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93_n_4
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209     4.876 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27/O
                         net (fo=1, routed)           1.157     6.034    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27_n_4
    SLICE_X15Y73         LUT6 (Prop_lut6_I3_O)        0.297     6.331 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7/O
                         net (fo=1, routed)           0.827     7.158    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7_n_4
    SLICE_X17Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.282 f  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_1/O
                         net (fo=24, routed)          3.069    10.351    Exercice2_bd_i/testPatternGenerator_0/U0/s_code[2]
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.150    10.501 r  Exercice2_bd_i/testPatternGenerator_0/U0/m_axis_tdata[8]_INST_0/O
                         net (fo=2, routed)           0.321    10.823    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/D[8]
    SLICE_X36Y21         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.566    12.203    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X36Y21         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[8]/C
                         clock pessimism              0.473    12.676    
                         clock uncertainty           -0.127    12.549    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)       -0.300    12.249    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[8]
  -------------------------------------------------------------------
                         required time                         12.249    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.448ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.519ns  (logic 2.003ns (17.389%)  route 9.516ns (82.611%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 12.201 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.655    -0.703    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y63         FDRE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.247 f  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/Q
                         net (fo=869, routed)         1.512     1.265    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_873_0
    SLICE_X20Y82         LUT4 (Prop_lut4_I3_O)        0.124     1.389 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691/O
                         net (fo=66, routed)          1.825     3.214    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691_n_4
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.338 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870/O
                         net (fo=1, routed)           0.000     3.338    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870_n_4
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     3.555 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305/O
                         net (fo=1, routed)           0.813     4.368    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305_n_4
    SLICE_X10Y67         LUT6 (Prop_lut6_I3_O)        0.299     4.667 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     4.667    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93_n_4
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209     4.876 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27/O
                         net (fo=1, routed)           1.157     6.034    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27_n_4
    SLICE_X15Y73         LUT6 (Prop_lut6_I3_O)        0.297     6.331 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7/O
                         net (fo=1, routed)           0.827     7.158    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7_n_4
    SLICE_X17Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.282 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_1/O
                         net (fo=24, routed)          2.841    10.123    Exercice2_bd_i/testPatternGenerator_0/U0/s_code[2]
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.153    10.276 r  Exercice2_bd_i/testPatternGenerator_0/U0/m_axis_tdata[7]_INST_0/O
                         net (fo=2, routed)           0.539    10.816    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/D[7]
    SLICE_X36Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.564    12.201    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X36Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[7]/C
                         clock pessimism              0.473    12.674    
                         clock uncertainty           -0.127    12.547    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)       -0.284    12.263    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[7]
  -------------------------------------------------------------------
                         required time                         12.263    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  1.448    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.520ns  (logic 2.003ns (17.387%)  route 9.517ns (82.613%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 12.201 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.655    -0.703    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y63         FDRE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.247 f  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/Q
                         net (fo=869, routed)         1.512     1.265    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_873_0
    SLICE_X20Y82         LUT4 (Prop_lut4_I3_O)        0.124     1.389 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691/O
                         net (fo=66, routed)          1.825     3.214    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691_n_4
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.338 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870/O
                         net (fo=1, routed)           0.000     3.338    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870_n_4
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     3.555 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305/O
                         net (fo=1, routed)           0.813     4.368    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305_n_4
    SLICE_X10Y67         LUT6 (Prop_lut6_I3_O)        0.299     4.667 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     4.667    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93_n_4
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209     4.876 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27/O
                         net (fo=1, routed)           1.157     6.034    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27_n_4
    SLICE_X15Y73         LUT6 (Prop_lut6_I3_O)        0.297     6.331 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7/O
                         net (fo=1, routed)           0.827     7.158    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7_n_4
    SLICE_X17Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.282 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_1/O
                         net (fo=24, routed)          2.841    10.123    Exercice2_bd_i/testPatternGenerator_0/U0/s_code[2]
    SLICE_X37Y22         LUT4 (Prop_lut4_I0_O)        0.153    10.276 r  Exercice2_bd_i/testPatternGenerator_0/U0/m_axis_tdata[7]_INST_0/O
                         net (fo=2, routed)           0.540    10.817    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/D[7]
    SLICE_X37Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.564    12.201    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X37Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[7]/C
                         clock pessimism              0.473    12.674    
                         clock uncertainty           -0.127    12.547    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)       -0.261    12.286    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[7]
  -------------------------------------------------------------------
                         required time                         12.286    
                         arrival time                         -10.817    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.505ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[1]_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.456ns  (logic 2.140ns (18.680%)  route 9.316ns (81.320%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=4 MUXF7=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 12.203 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.652    -0.706    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y66         FDRE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[1]_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.419    -0.287 f  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[1]_replica_5/Q
                         net (fo=232, routed)         1.456     1.168    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/columnCpt_reg_n_4_[1]_repN_5_alias
    SLICE_X36Y70         LUT5 (Prop_lut5_I1_O)        0.299     1.467 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_2032/O
                         net (fo=2, routed)           1.808     3.275    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_2032_n_4
    SLICE_X13Y77         LUT6 (Prop_lut6_I1_O)        0.124     3.399 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_1502/O
                         net (fo=1, routed)           0.000     3.399    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_1502_n_4
    SLICE_X13Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     3.611 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_615/O
                         net (fo=1, routed)           0.595     4.206    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_615_n_4
    SLICE_X13Y79         LUT6 (Prop_lut6_I1_O)        0.299     4.505 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_199/O
                         net (fo=1, routed)           0.570     5.075    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_199_n_4
    SLICE_X13Y79         LUT6 (Prop_lut6_I3_O)        0.124     5.199 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_59/O
                         net (fo=1, routed)           1.008     6.207    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_59_n_4
    SLICE_X15Y73         LUT6 (Prop_lut6_I0_O)        0.124     6.331 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     6.331    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_17_n_4
    SLICE_X15Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     6.543 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_4/O
                         net (fo=24, routed)          3.286     9.829    Exercice2_bd_i/testPatternGenerator_0/U0/s_code[3]
    SLICE_X37Y21         LUT4 (Prop_lut4_I3_O)        0.327    10.156 r  Exercice2_bd_i/testPatternGenerator_0/U0/m_axis_tdata[18]_INST_0/O
                         net (fo=2, routed)           0.594    10.750    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/D[18]
    SLICE_X37Y21         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.566    12.203    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X37Y21         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[18]/C
                         clock pessimism              0.473    12.676    
                         clock uncertainty           -0.127    12.549    
    SLICE_X37Y21         FDRE (Setup_fdre_C_D)       -0.294    12.255    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[18]
  -------------------------------------------------------------------
                         required time                         12.255    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  1.505    

Slack (MET) :             1.538ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.700ns  (logic 1.974ns (16.872%)  route 9.726ns (83.128%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 12.201 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.655    -0.703    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y63         FDRE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.247 f  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/Q
                         net (fo=869, routed)         1.512     1.265    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_873_0
    SLICE_X20Y82         LUT4 (Prop_lut4_I3_O)        0.124     1.389 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691/O
                         net (fo=66, routed)          1.825     3.214    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691_n_4
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.338 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870/O
                         net (fo=1, routed)           0.000     3.338    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870_n_4
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     3.555 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305/O
                         net (fo=1, routed)           0.813     4.368    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305_n_4
    SLICE_X10Y67         LUT6 (Prop_lut6_I3_O)        0.299     4.667 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     4.667    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93_n_4
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209     4.876 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27/O
                         net (fo=1, routed)           1.157     6.034    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27_n_4
    SLICE_X15Y73         LUT6 (Prop_lut6_I3_O)        0.297     6.331 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7/O
                         net (fo=1, routed)           0.827     7.158    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7_n_4
    SLICE_X17Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.282 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_1/O
                         net (fo=24, routed)          3.069    10.351    Exercice2_bd_i/testPatternGenerator_0/U0/s_code[2]
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.124    10.475 r  Exercice2_bd_i/testPatternGenerator_0/U0/m_axis_tdata[1]_INST_0/O
                         net (fo=2, routed)           0.521    10.996    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/D[1]
    SLICE_X38Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.564    12.201    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X38Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[1]/C
                         clock pessimism              0.473    12.674    
                         clock uncertainty           -0.127    12.547    
    SLICE_X38Y22         FDRE (Setup_fdre_C_D)       -0.013    12.534    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[1]
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.617ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[3]_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.409ns  (logic 1.580ns (13.849%)  route 9.829ns (86.151%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 12.203 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.719ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.639    -0.719    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X26Y75         FDRE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[3]_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y75         FDRE (Prop_fdre_C_Q)         0.456    -0.263 r  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[3]_replica_1/Q
                         net (fo=199, routed)         1.754     1.491    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/columnCpt_reg_n_4_[3]_repN_1_alias
    SLICE_X23Y86         LUT5 (Prop_lut5_I3_O)        0.124     1.615 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_1131/O
                         net (fo=123, routed)         1.460     3.075    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_1131_n_4
    SLICE_X15Y78         LUT4 (Prop_lut4_I2_O)        0.152     3.227 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_458/O
                         net (fo=4, routed)           1.451     4.678    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_458_n_4
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.326     5.004 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_153/O
                         net (fo=1, routed)           0.674     5.678    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_153_n_4
    SLICE_X35Y74         LUT6 (Prop_lut6_I3_O)        0.124     5.802 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_46/O
                         net (fo=1, routed)           0.665     6.466    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_46_n_4
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.590 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_13/O
                         net (fo=1, routed)           0.721     7.312    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_13_n_4
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.124     7.436 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_3/O
                         net (fo=24, routed)          2.470     9.905    Exercice2_bd_i/testPatternGenerator_0/U0/s_code[0]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.150    10.055 r  Exercice2_bd_i/testPatternGenerator_0/U0/m_axis_tdata[9]_INST_0/O
                         net (fo=2, routed)           0.634    10.690    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/D[9]
    SLICE_X36Y21         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.566    12.203    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X36Y21         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[9]/C
                         clock pessimism              0.473    12.676    
                         clock uncertainty           -0.127    12.549    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)       -0.242    12.307    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[9]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.621ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.333ns  (logic 2.002ns (17.665%)  route 9.331ns (82.335%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.342ns = ( 12.126 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.655    -0.703    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y63         FDRE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.247 f  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/Q
                         net (fo=869, routed)         1.512     1.265    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_873_0
    SLICE_X20Y82         LUT4 (Prop_lut4_I3_O)        0.124     1.389 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691/O
                         net (fo=66, routed)          1.825     3.214    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691_n_4
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.338 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870/O
                         net (fo=1, routed)           0.000     3.338    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870_n_4
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     3.555 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305/O
                         net (fo=1, routed)           0.813     4.368    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305_n_4
    SLICE_X10Y67         LUT6 (Prop_lut6_I3_O)        0.299     4.667 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     4.667    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93_n_4
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209     4.876 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27/O
                         net (fo=1, routed)           1.157     6.034    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27_n_4
    SLICE_X15Y73         LUT6 (Prop_lut6_I3_O)        0.297     6.331 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7/O
                         net (fo=1, routed)           0.827     7.158    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7_n_4
    SLICE_X17Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.282 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_1/O
                         net (fo=24, routed)          2.668     9.950    Exercice2_bd_i/testPatternGenerator_0/U0/s_code[2]
    SLICE_X33Y22         LUT4 (Prop_lut4_I3_O)        0.152    10.102 r  Exercice2_bd_i/testPatternGenerator_0/U0/m_axis_tdata[4]_INST_0/O
                         net (fo=2, routed)           0.528    10.630    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/D[4]
    SLICE_X34Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.489    12.126    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X34Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[4]/C
                         clock pessimism              0.473    12.599    
                         clock uncertainty           -0.127    12.472    
    SLICE_X34Y22         FDRE (Setup_fdre_C_D)       -0.221    12.251    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a_reg[4]
  -------------------------------------------------------------------
                         required time                         12.251    
                         arrival time                         -10.630    
  -------------------------------------------------------------------
                         slack                                  1.621    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.322ns  (logic 1.969ns (17.390%)  route 9.353ns (82.610%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 12.201 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.655    -0.703    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y63         FDRE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.247 f  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/Q
                         net (fo=869, routed)         1.512     1.265    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_873_0
    SLICE_X20Y82         LUT4 (Prop_lut4_I3_O)        0.124     1.389 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691/O
                         net (fo=66, routed)          1.825     3.214    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691_n_4
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.338 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870/O
                         net (fo=1, routed)           0.000     3.338    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870_n_4
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     3.555 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305/O
                         net (fo=1, routed)           0.813     4.368    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305_n_4
    SLICE_X10Y67         LUT6 (Prop_lut6_I3_O)        0.299     4.667 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     4.667    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93_n_4
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209     4.876 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27/O
                         net (fo=1, routed)           1.157     6.034    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27_n_4
    SLICE_X15Y73         LUT6 (Prop_lut6_I3_O)        0.297     6.331 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7/O
                         net (fo=1, routed)           0.827     7.158    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7_n_4
    SLICE_X17Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.282 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_1/O
                         net (fo=24, routed)          2.693     9.975    Exercice2_bd_i/testPatternGenerator_0/U0/s_code[2]
    SLICE_X37Y22         LUT4 (Prop_lut4_I3_O)        0.119    10.094 r  Exercice2_bd_i/testPatternGenerator_0/U0/m_axis_tdata[6]_INST_0/O
                         net (fo=2, routed)           0.525    10.619    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/D[6]
    SLICE_X37Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.564    12.201    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X37Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[6]/C
                         clock pessimism              0.473    12.674    
                         clock uncertainty           -0.127    12.547    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)       -0.269    12.278    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[6]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                         -10.619    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.510ns  (logic 1.974ns (17.150%)  route 9.536ns (82.850%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 12.201 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.703ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.655    -0.703    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y63         FDRE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y63         FDRE (Prop_fdre_C_Q)         0.456    -0.247 f  Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt_reg[7]/Q
                         net (fo=869, routed)         1.512     1.265    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_873_0
    SLICE_X20Y82         LUT4 (Prop_lut4_I3_O)        0.124     1.389 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691/O
                         net (fo=66, routed)          1.825     3.214    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_691_n_4
    SLICE_X9Y67          LUT5 (Prop_lut5_I0_O)        0.124     3.338 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870/O
                         net (fo=1, routed)           0.000     3.338    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_870_n_4
    SLICE_X9Y67          MUXF7 (Prop_muxf7_I1_O)      0.217     3.555 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305/O
                         net (fo=1, routed)           0.813     4.368    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_305_n_4
    SLICE_X10Y67         LUT6 (Prop_lut6_I3_O)        0.299     4.667 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93/O
                         net (fo=1, routed)           0.000     4.667    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_93_n_4
    SLICE_X10Y67         MUXF7 (Prop_muxf7_I0_O)      0.209     4.876 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27/O
                         net (fo=1, routed)           1.157     6.034    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_27_n_4
    SLICE_X15Y73         LUT6 (Prop_lut6_I3_O)        0.297     6.331 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7/O
                         net (fo=1, routed)           0.827     7.158    Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_7_n_4
    SLICE_X17Y73         LUT6 (Prop_lut6_I3_O)        0.124     7.282 r  Exercice2_bd_i/testPatternGenerator_0/U0/inst_buffer/m_axis_tdata[23]_INST_0_i_1/O
                         net (fo=24, routed)          3.069    10.351    Exercice2_bd_i/testPatternGenerator_0/U0/s_code[2]
    SLICE_X37Y22         LUT4 (Prop_lut4_I1_O)        0.124    10.475 r  Exercice2_bd_i/testPatternGenerator_0/U0/m_axis_tdata[1]_INST_0/O
                         net (fo=2, routed)           0.332    10.807    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/D[1]
    SLICE_X39Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.564    12.201    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/aclk
    SLICE_X39Y22         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[1]/C
                         clock pessimism              0.473    12.674    
                         clock uncertainty           -0.127    12.547    
    SLICE_X39Y22         FDRE (Setup_fdre_C_D)       -0.081    12.466    Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_reg[1]
  -------------------------------------------------------------------
                         required time                         12.466    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                  1.659    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.509%)  route 0.160ns (55.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.560    -0.500    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X22Y11         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_fdre_C_Q)         0.128    -0.372 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[4]/Q
                         net (fo=1, routed)           0.160    -0.213    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[4]
    SLICE_X20Y12         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.828    -0.735    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X20Y12         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[4]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X20Y12         FDRE (Hold_fdre_C_D)         0.009    -0.228    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[4]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_1_1_i_reg_689_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.563%)  route 0.225ns (61.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.560    -0.500    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X23Y10         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_1_1_i_reg_689_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_1_1_i_reg_689_reg[0]/Q
                         net (fo=1, routed)           0.225    -0.135    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_1_1_i_reg_689[0]
    SLICE_X17Y10         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.831    -0.732    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X17Y10         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[0]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X17Y10         FDRE (Hold_fdre_C_D)         0.070    -0.164    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_1_1_i_reg_689_pp1_iter3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_7_reg_1303_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_7_reg_1303_pp0_iter1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.298%)  route 0.237ns (62.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.558    -0.502    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/ap_clk
    SLICE_X23Y34         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_7_reg_1303_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_7_reg_1303_reg[1]/Q
                         net (fo=1, routed)           0.237    -0.124    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_7_reg_1303[1]
    SLICE_X17Y39         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_7_reg_1303_pp0_iter1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.831    -0.732    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/ap_clk
    SLICE_X17Y39         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_7_reg_1303_pp0_iter1_reg_reg[1]/C
                         clock pessimism              0.498    -0.234    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.070    -0.164    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/select_ln215_7_reg_1303_pp0_iter1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_reg_190_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_1_reg_511_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.274ns (64.552%)  route 0.150ns (35.448%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.560    -0.500    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/ap_clk
    SLICE_X30Y50         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_reg_190_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_reg_190_reg[6]/Q
                         net (fo=8, routed)           0.150    -0.186    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_reg_190_reg[14]_0[6]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.076 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_1_reg_511_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.076    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_1_fu_239_p2[6]
    SLICE_X31Y49         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_1_reg_511_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.834    -0.729    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/ap_clk
    SLICE_X31Y49         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_1_reg_511_reg[6]/C
                         clock pessimism              0.503    -0.226    
    SLICE_X31Y49         FDRE (Hold_fdre_C_D)         0.105    -0.121    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_1_reg_511_reg[6]
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_1_1_i_reg_689_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.067%)  route 0.200ns (60.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.558    -0.502    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X25Y14         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y14         FDRE (Prop_fdre_C_Q)         0.128    -0.374 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689_reg[5]/Q
                         net (fo=1, routed)           0.200    -0.175    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_689[5]
    SLICE_X21Y12         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_1_1_i_reg_689_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.828    -0.735    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X21Y12         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_1_1_i_reg_689_reg[5]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X21Y12         FDRE (Hold_fdre_C_D)         0.017    -0.220    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_1_1_i_reg_689_reg[5]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_2_1_i_reg_678_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.369%)  route 0.178ns (54.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.562    -0.498    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X24Y5          FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y5          FDRE (Prop_fdre_C_Q)         0.148    -0.350 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678_reg[5]/Q
                         net (fo=1, routed)           0.178    -0.172    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_678[5]
    SLICE_X17Y4          FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_2_1_i_reg_678_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.833    -0.730    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X17Y4          FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_2_1_i_reg_678_reg[5]/C
                         clock pessimism              0.498    -0.232    
    SLICE_X17Y4          FDRE (Hold_fdre_C_D)         0.013    -0.219    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_2_1_i_reg_678_reg[5]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.189ns (42.015%)  route 0.261ns (57.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.499ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.561    -0.499    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/ap_clk
    SLICE_X23Y40         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.358 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/rdata_reg[31]/Q
                         net (fo=1, routed)           0.261    -0.098    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/s_sc_payld[31]
    SLICE_X16Y40         LUT5 (Prop_lut5_I1_O)        0.048    -0.050 r  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/r_la_out_swbd/inst/gen_mi[0].inst_mux_payld/m_sc_payld[52]_INST_0/O
                         net (fo=1, routed)           0.000    -0.050    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[32]
    SLICE_X16Y40         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.832    -0.731    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X16Y40         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[52]/C
                         clock pessimism              0.498    -0.233    
    SLICE_X16Y40         FDRE (Hold_fdre_C_D)         0.131    -0.102    Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[52]
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/start_for_MultiPixStream2AXIvideo_U0_U/internal_empty_n_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.117%)  route 0.235ns (52.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.593    -0.467    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/start_for_MultiPixStream2AXIvideo_U0_U/ap_clk
    SLICE_X38Y49         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/start_for_MultiPixStream2AXIvideo_U0_U/internal_empty_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.303 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/start_for_MultiPixStream2AXIvideo_U0_U/internal_empty_n_reg/Q
                         net (fo=11, routed)          0.235    -0.069    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/start_for_MultiPixStream2AXIvideo_U0_U/MultiPixStream2AXIvideo_U0_ap_start
    SLICE_X38Y50         LUT6 (Prop_lut6_I4_O)        0.045    -0.024 r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.024    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr[0]_i_1_n_4
    SLICE_X38Y50         FDSE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.857    -0.706    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/start_for_MultiPixStream2AXIvideo_U0_U/ap_clk
    SLICE_X38Y50         FDSE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr_reg[0]/C
                         clock pessimism              0.503    -0.203    
    SLICE_X38Y50         FDSE (Hold_fdse_C_D)         0.120    -0.083    Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_addr_reg_2161_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_f134_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.749%)  route 0.161ns (53.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.688ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.564    -0.496    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X27Y7          FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_addr_reg_2161_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_addr_reg_2161_reg[4]/Q
                         net (fo=3, routed)           0.161    -0.195    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_f134_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0_4[4]
    RAMB18_X1Y2          RAMB18E1                                     r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_f134_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.874    -0.688    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_f134_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ap_clk
    RAMB18_X1Y2          RAMB18E1                                     r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_f134_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.250    -0.438    
    RAMB18_X1Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.255    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_f134_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.788%)  route 0.202ns (61.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.559    -0.501    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X25Y12         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y12         FDRE (Prop_fdre_C_Q)         0.128    -0.373 r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700_reg[1]/Q
                         net (fo=1, routed)           0.202    -0.171    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_700[1]
    SLICE_X20Y12         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.828    -0.735    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_clk
    SLICE_X20Y12         FDRE                                         r  Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[1]/C
                         clock pessimism              0.498    -0.237    
    SLICE_X20Y12         FDRE (Hold_fdre_C_D)         0.005    -0.232    Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_5_0_1_i_reg_700_reg[1]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Exercice2_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X1Y22     Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X1Y23     Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_c_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y6      Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         13.468      10.524     RAMB36_X0Y6      Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_vfltCoeff/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X2Y3      Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_U/bd_f134_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X2Y2      Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_f134_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X2Y6      Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X2Y12     Exercice2_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB36_X1Y2      Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_f134_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.468      10.524     RAMB18_X1Y2      Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_f134_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        13.468      39.165     PLLE2_ADV_X0Y0   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X10Y13     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X10Y13     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X10Y13     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X10Y13     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_12_12/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X12Y11     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X12Y11     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X12Y11     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X12Y11     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_5_5/SP/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            3.000         6.734       3.734      PLLE2_ADV_X0Y0   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y13     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y13     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_10_10/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y13     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_11_11/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y13     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_12_12/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y16     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y16     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y16     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         6.734       5.484      SLICE_X24Y16     Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram_reg_0_63_5_5/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.219ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        13.468      39.165     PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       13.468      146.532    PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         13.468      11.313     BUFGCTRL_X0Y1   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y74    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y73    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y92    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y91    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y98    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y97    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y96    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         13.468      11.801     OLOGIC_X0Y95    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         13.468      12.219     PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       13.468      146.532    PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.694       0.538      BUFGCTRL_X0Y2   Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y74    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y73    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y92    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y91    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y98    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y97    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y96    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.694       1.027      OLOGIC_X0Y95    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.694       1.445      PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.694       157.306    PLLE2_ADV_X0Y0  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Exercice2_bd_clk_wiz_0_0
  To Clock:  clkfbout_Exercice2_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Exercice2_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   Exercice2_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       58.615ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.615ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.340ns  (logic 0.456ns (34.036%)  route 0.884ns (65.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/C
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[37]/Q
                         net (fo=1, routed)           0.884     1.340    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[37]
    SLICE_X10Y44         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.045    59.955    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[37]
  -------------------------------------------------------------------
                         required time                         59.955    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                 58.615    

Slack (MET) :             58.622ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.335ns  (logic 0.456ns (34.149%)  route 0.879ns (65.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y42                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/C
    SLICE_X17Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.879     1.335    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[29]
    SLICE_X10Y42         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y42         FDRE (Setup_fdre_C_D)       -0.043    59.957    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         59.957    
                         arrival time                          -1.335    
  -------------------------------------------------------------------
                         slack                                 58.622    

Slack (MET) :             58.654ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.333ns  (logic 0.518ns (38.849%)  route 0.815ns (61.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/C
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[41]/Q
                         net (fo=1, routed)           0.815     1.333    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[41]
    SLICE_X10Y44         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.013    59.987    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[41]
  -------------------------------------------------------------------
                         required time                         59.987    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                 58.654    

Slack (MET) :             58.665ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.319ns  (logic 0.518ns (39.275%)  route 0.801ns (60.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/C
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[38]/Q
                         net (fo=1, routed)           0.801     1.319    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[38]
    SLICE_X10Y44         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.016    59.984    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[38]
  -------------------------------------------------------------------
                         required time                         59.984    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                 58.665    

Slack (MET) :             58.686ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.286ns  (logic 0.518ns (40.271%)  route 0.768ns (59.729%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/C
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[44]/Q
                         net (fo=1, routed)           0.768     1.286    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[44]
    SLICE_X10Y45         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y45         FDRE (Setup_fdre_C_D)       -0.028    59.972    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[44]
  -------------------------------------------------------------------
                         required time                         59.972    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 58.686    

Slack (MET) :             58.690ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.280ns  (logic 0.518ns (40.458%)  route 0.762ns (59.542%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/C
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[52]/Q
                         net (fo=1, routed)           0.762     1.280    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[52]
    SLICE_X10Y45         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y45         FDRE (Setup_fdre_C_D)       -0.030    59.970    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[52]
  -------------------------------------------------------------------
                         required time                         59.970    
                         arrival time                          -1.280    
  -------------------------------------------------------------------
                         slack                                 58.690    

Slack (MET) :             58.702ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.285ns  (logic 0.518ns (40.320%)  route 0.767ns (59.680%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/C
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[51]/Q
                         net (fo=1, routed)           0.767     1.285    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[51]
    SLICE_X12Y46         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X12Y46         FDRE (Setup_fdre_C_D)       -0.013    59.987    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[51]
  -------------------------------------------------------------------
                         required time                         59.987    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                 58.702    

Slack (MET) :             58.708ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.249ns  (logic 0.518ns (41.477%)  route 0.731ns (58.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/C
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[42]/Q
                         net (fo=1, routed)           0.731     1.249    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[42]
    SLICE_X12Y46         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X12Y46         FDRE (Setup_fdre_C_D)       -0.043    59.957    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[42]
  -------------------------------------------------------------------
                         required time                         59.957    
                         arrival time                          -1.249    
  -------------------------------------------------------------------
                         slack                                 58.708    

Slack (MET) :             58.716ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.268ns  (logic 0.518ns (40.853%)  route 0.750ns (59.147%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/C
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[48]/Q
                         net (fo=1, routed)           0.750     1.268    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[48]
    SLICE_X10Y45         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y45         FDRE (Setup_fdre_C_D)       -0.016    59.984    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[48]
  -------------------------------------------------------------------
                         required time                         59.984    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                 58.716    

Slack (MET) :             58.718ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (MaxDelay Path 60.000ns)
  Data Path Delay:        1.269ns  (logic 0.518ns (40.833%)  route 0.751ns (59.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 60.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44                                      0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/C
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[40]/Q
                         net (fo=1, routed)           0.751     1.269    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[40]
    SLICE_X10Y44         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   60.000    60.000    
    SLICE_X10Y44         FDRE (Setup_fdre_C_D)       -0.013    59.987    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[40]
  -------------------------------------------------------------------
                         required time                         59.987    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                 58.718    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.937ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.937ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.278ns  (logic 0.419ns (32.788%)  route 0.859ns (67.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[109]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[109]/Q
                         net (fo=1, routed)           0.859     1.278    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[109]
    SLICE_X9Y35          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.253    13.215    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[109]
  -------------------------------------------------------------------
                         required time                         13.215    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 11.937    

Slack (MET) :             11.955ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.279ns  (logic 0.419ns (32.750%)  route 0.860ns (67.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[110]/Q
                         net (fo=1, routed)           0.860     1.279    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[110]
    SLICE_X9Y35          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.234    13.234    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[110]
  -------------------------------------------------------------------
                         required time                         13.234    
                         arrival time                          -1.279    
  -------------------------------------------------------------------
                         slack                                 11.955    

Slack (MET) :             11.958ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[111]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.277ns  (logic 0.419ns (32.802%)  route 0.858ns (67.198%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[111]/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[111]/Q
                         net (fo=1, routed)           0.858     1.277    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[111]
    SLICE_X9Y35          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y35          FDRE (Setup_fdre_C_D)       -0.233    13.235    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[111]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                          -1.277    
  -------------------------------------------------------------------
                         slack                                 11.958    

Slack (MET) :             11.962ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.284ns  (logic 0.419ns (32.640%)  route 0.865ns (67.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[114]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[114]/Q
                         net (fo=1, routed)           0.865     1.284    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[114]
    SLICE_X9Y40          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)       -0.222    13.246    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[114]
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                          -1.284    
  -------------------------------------------------------------------
                         slack                                 11.962    

Slack (MET) :             12.028ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.206ns  (logic 0.419ns (34.737%)  route 0.787ns (65.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[116]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[116]/Q
                         net (fo=1, routed)           0.787     1.206    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[116]
    SLICE_X9Y40          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)       -0.234    13.234    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[116]
  -------------------------------------------------------------------
                         required time                         13.234    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                 12.028    

Slack (MET) :             12.031ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.342ns  (logic 0.456ns (33.975%)  route 0.886ns (66.025%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[100]/Q
                         net (fo=1, routed)           0.886     1.342    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[100]
    SLICE_X9Y40          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X9Y40          FDRE (Setup_fdre_C_D)       -0.095    13.373    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[100]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -1.342    
  -------------------------------------------------------------------
                         slack                                 12.031    

Slack (MET) :             12.067ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[145]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.334ns  (logic 0.456ns (34.177%)  route 0.878ns (65.823%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[145]/C
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[145]/Q
                         net (fo=1, routed)           0.878     1.334    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[145]
    SLICE_X11Y47         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X11Y47         FDRE (Setup_fdre_C_D)       -0.067    13.401    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[145]
  -------------------------------------------------------------------
                         required time                         13.401    
                         arrival time                          -1.334    
  -------------------------------------------------------------------
                         slack                                 12.067    

Slack (MET) :             12.072ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.340ns  (logic 0.456ns (34.024%)  route 0.884ns (65.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/C
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[102]/Q
                         net (fo=1, routed)           0.884     1.340    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[102]
    SLICE_X6Y40          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X6Y40          FDRE (Setup_fdre_C_D)       -0.056    13.412    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[102]
  -------------------------------------------------------------------
                         required time                         13.412    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                 12.072    

Slack (MET) :             12.084ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.354ns  (logic 0.456ns (33.672%)  route 0.898ns (66.328%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/C
    SLICE_X2Y40          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[113]/Q
                         net (fo=1, routed)           0.898     1.354    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[113]
    SLICE_X10Y39         FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X10Y39         FDRE (Setup_fdre_C_D)       -0.030    13.438    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[113]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                 12.084    

Slack (MET) :             12.124ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_out1_Exercice2_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        1.138ns  (logic 0.419ns (36.833%)  route 0.719ns (63.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43                                       0.000     0.000 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/C
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff_reg[108]/Q
                         net (fo=1, routed)           0.719     1.138    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/src_hsdata_ff[108]
    SLICE_X8Y42          FDRE                                         r  Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X8Y42          FDRE (Setup_fdre_C_D)       -0.206    13.262    Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_ff_reg[108]
  -------------------------------------------------------------------
                         required time                         13.262    
                         arrival time                          -1.138    
  -------------------------------------------------------------------
                         slack                                 12.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        6.828ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.375ns  (logic 0.419ns (5.003%)  route 7.956ns (94.997%))
  Logic Levels:           0  
  Clock Path Skew:        3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.731    -0.627    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y67         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDPE (Prop_fdpe_C_Q)         0.419    -0.208 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.956     7.748    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.576    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -7.748    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.967ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.236ns  (logic 0.419ns (5.087%)  route 7.817ns (94.913%))
  Logic Levels:           0  
  Clock Path Skew:        3.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.731    -0.627    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y67         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDPE (Prop_fdpe_C_Q)         0.419    -0.208 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.817     7.609    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.576    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                          -7.609    
  -------------------------------------------------------------------
                         slack                                  6.967    

Slack (MET) :             7.114ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.088ns  (logic 0.419ns (5.180%)  route 7.669ns (94.820%))
  Logic Levels:           0  
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.731    -0.627    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y67         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDPE (Prop_fdpe_C_Q)         0.419    -0.208 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.669     7.461    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.575    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  7.114    

Slack (MET) :             7.262ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.940ns  (logic 0.419ns (5.277%)  route 7.521ns (94.723%))
  Logic Levels:           0  
  Clock Path Skew:        3.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.731    -0.627    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y67         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDPE (Prop_fdpe_C_Q)         0.419    -0.208 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.521     7.313    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.575    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -7.313    
  -------------------------------------------------------------------
                         slack                                  7.262    

Slack (MET) :             7.405ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.796ns  (logic 0.419ns (5.375%)  route 7.377ns (94.625%))
  Logic Levels:           0  
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.731    -0.627    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y67         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDPE (Prop_fdpe_C_Q)         0.419    -0.208 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.377     7.169    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.574    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                  7.405    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 0.419ns (5.478%)  route 7.230ns (94.522%))
  Logic Levels:           0  
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 15.461 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.731    -0.627    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y67         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDPE (Prop_fdpe_C_Q)         0.419    -0.208 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           7.230     7.021    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544    15.461    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.934    
                         clock uncertainty           -0.336    15.598    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.574    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.574    
                         arrival time                          -7.021    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             8.046ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 0.419ns (5.866%)  route 6.724ns (94.134%))
  Logic Levels:           0  
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 15.449 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.731    -0.627    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y67         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDPE (Prop_fdpe_C_Q)         0.419    -0.208 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.724     6.516    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    15.449    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473    15.922    
                         clock uncertainty           -0.336    15.586    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.562    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  8.046    

Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.131ns  (logic 0.419ns (5.876%)  route 6.712ns (94.124%))
  Logic Levels:           0  
  Clock Path Skew:        3.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 15.449 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.731    -0.627    Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X43Y67         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y67         FDPE (Prop_fdpe_C_Q)         0.419    -0.208 r  Exercice2_bd_i/rgb2dvi_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.712     6.503    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532    15.449    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.922    
                         clock uncertainty           -0.336    15.586    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    14.562    Exercice2_bd_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -6.503    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             9.666ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 0.478ns (8.307%)  route 5.276ns (91.693%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 15.463 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.741    -0.617    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.478    -0.139 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           5.276     5.137    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546    15.463    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.936    
                         clock uncertainty           -0.336    15.600    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.797    14.803    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                          -5.137    
  -------------------------------------------------------------------
                         slack                                  9.666    

Slack (MET) :             9.786ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (PixelClkIO rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.630ns  (logic 0.478ns (8.491%)  route 5.152ns (91.509%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 15.462 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.740    -0.618    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.478    -0.140 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.152     5.011    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.512    12.149    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.232 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594    13.826    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.917 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545    15.462    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473    15.935    
                         clock uncertainty           -0.336    15.599    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.802    14.797    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  9.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.418ns (9.930%)  route 3.791ns (90.070%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    -1.269ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.563    -1.269    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y93         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDSE (Prop_fdse_C_Q)         0.418    -0.851 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           3.791     2.940    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.705    -0.653    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.765     3.055    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.473     2.582    
                         clock uncertainty            0.336     2.918    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.063     2.855    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.367ns (8.695%)  route 3.854ns (91.305%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.055ns
    Source Clock Delay      (SCD):    -1.269ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.563    -1.269    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X43Y95         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDSE (Prop_fdse_C_Q)         0.367    -0.902 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           3.854     2.952    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X0Y95         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.705    -0.653    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.765     3.055    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.473     2.582    
                         clock uncertainty            0.336     2.918    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.855    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.367ns (8.572%)  route 3.915ns (91.428%))
  Logic Levels:           0  
  Clock Path Skew:        3.851ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    -1.271ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.561    -1.271    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X40Y90         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDSE (Prop_fdse_C_Q)         0.367    -0.904 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           3.915     3.011    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X0Y92         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.705    -0.653    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.088    -0.565 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.754     1.189    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.290 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.763     3.053    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.473     2.580    
                         clock uncertainty            0.336     2.916    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                     -0.063     2.853    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.853    
                         arrival time                           3.011    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.148ns (6.782%)  route 2.034ns (93.218%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.588    -0.472    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y93         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDSE (Prop_fdse_C_Q)         0.148    -0.324 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.034     1.710    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[6]
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                     -0.035     1.540    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.164ns (7.320%)  route 2.076ns (92.680%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.588    -0.472    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y93         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDSE (Prop_fdse_C_Q)         0.164    -0.308 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.076     1.768    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.594    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.141ns (6.294%)  route 2.099ns (93.706%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.589    -0.471    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X43Y97         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDSE (Prop_fdse_C_Q)         0.141    -0.330 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[9]/Q
                         net (fo=1, routed)           2.099     1.769    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[9]
    OLOGIC_X0Y97         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.595    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.148ns (6.768%)  route 2.039ns (93.232%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.588    -0.472    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y95         FDRE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y95         FDRE (Prop_fdre_C_Q)         0.148    -0.324 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.039     1.714    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                     -0.035     1.540    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.148ns (6.738%)  route 2.048ns (93.262%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.589    -0.471    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDSE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.148    -0.323 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.048     1.725    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                     -0.035     1.541    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 0.164ns (7.255%)  route 2.096ns (92.745%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.589    -0.471    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X42Y98         FDRE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.307 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.096     1.789    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.336     1.576    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                      0.019     1.595    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.219ns  (logic 0.148ns (6.671%)  route 2.071ns (93.329%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.336ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.588    -0.472    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X42Y93         FDRE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y93         FDRE (Prop_fdre_C_Q)         0.148    -0.324 r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.071     1.746    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/pDataOut[7]
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.819    -0.744    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.336     1.575    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.034     1.541    Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.205    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0
  To Clock:  clk_out1_Exercice2_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.794ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.794ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.667ns (23.900%)  route 2.124ns (76.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 12.119 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.740    -0.618    Exercice2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y56         FDRE                                         r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.733     1.633    Exercice2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.149     1.782 f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.390     2.173    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X31Y61         FDCE                                         f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.483    12.119    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y61         FDCE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.588    12.707    
                         clock uncertainty           -0.127    12.580    
    SLICE_X31Y61         FDCE (Recov_fdce_C_CLR)     -0.613    11.967    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.967    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                  9.794    

Slack (MET) :             9.794ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.667ns (23.900%)  route 2.124ns (76.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 12.119 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.740    -0.618    Exercice2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y56         FDRE                                         r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.733     1.633    Exercice2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.149     1.782 f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.390     2.173    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X31Y61         FDCE                                         f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.483    12.119    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y61         FDCE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.588    12.707    
                         clock uncertainty           -0.127    12.580    
    SLICE_X31Y61         FDCE (Recov_fdce_C_CLR)     -0.613    11.967    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.967    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                  9.794    

Slack (MET) :             9.840ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.667ns (23.900%)  route 2.124ns (76.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 12.119 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.740    -0.618    Exercice2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y56         FDRE                                         r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.518    -0.100 r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          1.733     1.633    Exercice2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.149     1.782 f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.390     2.173    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X31Y61         FDPE                                         f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.483    12.119    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y61         FDPE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.588    12.707    
                         clock uncertainty           -0.127    12.580    
    SLICE_X31Y61         FDPE (Recov_fdpe_C_PRE)     -0.567    12.013    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.013    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                  9.840    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.061%)  route 0.627ns (59.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 12.200 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.741    -0.617    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X41Y52         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDPE (Prop_fdpe_C_Q)         0.419    -0.198 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.627     0.429    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y50         FDPE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.564    12.200    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y50         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.626    12.826    
                         clock uncertainty           -0.127    12.699    
    SLICE_X42Y50         FDPE (Recov_fdpe_C_PRE)     -0.536    12.163    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                         12.163    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                 11.734    

Slack (MET) :             11.734ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.061%)  route 0.627ns (59.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 12.200 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.741    -0.617    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X41Y52         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDPE (Prop_fdpe_C_Q)         0.419    -0.198 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.627     0.429    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y50         FDCE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.564    12.200    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y50         FDCE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.626    12.826    
                         clock uncertainty           -0.127    12.699    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.536    12.163    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.163    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                 11.734    

Slack (MET) :             11.776ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.061%)  route 0.627ns (59.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 12.200 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.741    -0.617    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X41Y52         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDPE (Prop_fdpe_C_Q)         0.419    -0.198 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.627     0.429    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y50         FDCE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.564    12.200    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y50         FDCE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.626    12.826    
                         clock uncertainty           -0.127    12.699    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.494    12.205    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                 11.776    

Slack (MET) :             11.776ns  (required time - arrival time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@13.468ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.419ns (40.061%)  route 0.627ns (59.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 12.200 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.244ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.741    -0.617    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X41Y52         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDPE (Prop_fdpe_C_Q)         0.419    -0.198 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.627     0.429    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y50         FDCE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                     13.468    13.468 r  
    K17                                               0.000    13.468 r  sys_clock (IN)
                         net (fo=0)                   0.000    13.468    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    14.889 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.051    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     8.946 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    10.545    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    10.636 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        1.564    12.200    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y50         FDCE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.626    12.826    
                         clock uncertainty           -0.127    12.699    
    SLICE_X42Y50         FDCE (Recov_fdce_C_CLR)     -0.494    12.205    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                          -0.429    
  -------------------------------------------------------------------
                         slack                                 11.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.897%)  route 0.219ns (63.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.589    -0.471    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X41Y52         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDPE (Prop_fdpe_C_Q)         0.128    -0.343 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.219    -0.124    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y50         FDCE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.859    -0.704    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y50         FDCE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.248    -0.455    
    SLICE_X42Y50         FDCE (Remov_fdce_C_CLR)     -0.121    -0.576    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.897%)  route 0.219ns (63.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.589    -0.471    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X41Y52         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDPE (Prop_fdpe_C_Q)         0.128    -0.343 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.219    -0.124    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y50         FDCE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.859    -0.704    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y50         FDCE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.248    -0.455    
    SLICE_X42Y50         FDCE (Remov_fdce_C_CLR)     -0.121    -0.576    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.897%)  route 0.219ns (63.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.589    -0.471    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X41Y52         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDPE (Prop_fdpe_C_Q)         0.128    -0.343 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.219    -0.124    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y50         FDCE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.859    -0.704    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y50         FDCE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.248    -0.455    
    SLICE_X42Y50         FDCE (Remov_fdce_C_CLR)     -0.121    -0.576    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.456ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.897%)  route 0.219ns (63.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.589    -0.471    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]_0
    SLICE_X41Y52         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDPE (Prop_fdpe_C_Q)         0.128    -0.343 f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.219    -0.124    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y50         FDPE                                         f  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.859    -0.704    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[0]
    SLICE_X42Y50         FDPE                                         r  Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.248    -0.455    
    SLICE_X42Y50         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.580    Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.208ns (19.645%)  route 0.851ns (80.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.588    -0.472    Exercice2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y56         FDRE                                         r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.728     0.420    Exercice2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.044     0.464 f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.122     0.586    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X31Y61         FDCE                                         f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.826    -0.737    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y61         FDCE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.268    -0.468    
    SLICE_X31Y61         FDCE (Remov_fdce_C_CLR)     -0.159    -0.627    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.214ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.208ns (19.645%)  route 0.851ns (80.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.588    -0.472    Exercice2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y56         FDRE                                         r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.728     0.420    Exercice2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.044     0.464 f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.122     0.586    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X31Y61         FDCE                                         f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.826    -0.737    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y61         FDCE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.268    -0.468    
    SLICE_X31Y61         FDCE (Remov_fdce_C_CLR)     -0.159    -0.627    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.214    

Slack (MET) :             1.217ns  (arrival time - required time)
  Source:                 Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_Exercice2_bd_clk_wiz_0_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns - clk_out1_Exercice2_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.059ns  (logic 0.208ns (19.645%)  route 0.851ns (80.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.588    -0.472    Exercice2_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X42Y56         FDRE                                         r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  Exercice2_bd_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=39, routed)          0.728     0.420    Exercice2_bd_i/testPatternGenerator_0/U0/rstn
    SLICE_X31Y61         LUT1 (Prop_lut1_I0_O)        0.044     0.464 f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2/O
                         net (fo=3, routed)           0.122     0.586    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4
    SLICE_X31Y61         FDPE                                         f  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Exercice2_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Exercice2_bd_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  Exercice2_bd_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    Exercice2_bd_i/clk_wiz_0/inst/clk_in1_Exercice2_bd_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  Exercice2_bd_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    Exercice2_bd_i/clk_wiz_0/inst/clk_out1_Exercice2_bd_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  Exercice2_bd_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=6281, routed)        0.826    -0.737    Exercice2_bd_i/testPatternGenerator_0/U0/clk
    SLICE_X31Y61         FDPE                                         r  Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.268    -0.468    
    SLICE_X31Y61         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.630    Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.630    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  1.217    





