#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000015248eef7c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000015248eee170 .scope module, "tb" "tb" 3 41;
 .timescale -12 -12;
L_0000015248f00e20 .functor NOT 1, L_0000015248f58130, C4<0>, C4<0>, C4<0>;
L_0000015248f01280 .functor XOR 1, L_0000015248f58e50, L_0000015248f58a90, C4<0>, C4<0>;
L_0000015248f01520 .functor XOR 1, L_0000015248f01280, L_0000015248f58ef0, C4<0>, C4<0>;
v0000015248f58b30_0 .net *"_ivl_10", 0 0, L_0000015248f58ef0;  1 drivers
v0000015248f58d10_0 .net *"_ivl_12", 0 0, L_0000015248f01520;  1 drivers
v0000015248f581d0_0 .net *"_ivl_2", 0 0, L_0000015248f58090;  1 drivers
v0000015248f58270_0 .net *"_ivl_4", 0 0, L_0000015248f58e50;  1 drivers
v0000015248f58bd0_0 .net *"_ivl_6", 0 0, L_0000015248f58a90;  1 drivers
v0000015248f58450_0 .net *"_ivl_8", 0 0, L_0000015248f01280;  1 drivers
v0000015248f583b0_0 .net "a", 0 0, v0000015248ef7b80_0;  1 drivers
v0000015248f584f0_0 .var "clk", 0 0;
v0000015248f58630_0 .net "q_dut", 0 0, v0000015248f589f0_0;  1 drivers
v0000015248f586d0_0 .net "q_ref", 0 0, v0000015248ddbdf0_0;  1 drivers
v0000015248f58770_0 .var/2u "stats1", 159 0;
v0000015248f58810_0 .var/2u "strobe", 0 0;
v0000015248f588b0_0 .net "tb_match", 0 0, L_0000015248f58130;  1 drivers
v0000015248f58c70_0 .net "tb_mismatch", 0 0, L_0000015248f00e20;  1 drivers
v0000015248f58950_0 .net "wavedrom_enable", 0 0, v0000015248ddbf30_0;  1 drivers
v0000015248f58f90_0 .net "wavedrom_title", 511 0, v0000015248f58590_0;  1 drivers
L_0000015248f58090 .concat [ 1 0 0 0], v0000015248ddbdf0_0;
L_0000015248f58e50 .concat [ 1 0 0 0], v0000015248ddbdf0_0;
L_0000015248f58a90 .concat [ 1 0 0 0], v0000015248f589f0_0;
L_0000015248f58ef0 .concat [ 1 0 0 0], v0000015248ddbdf0_0;
L_0000015248f58130 .cmp/eeq 1, L_0000015248f58090, L_0000015248f01520;
S_0000015248eee300 .scope module, "good1" "RefModule" 3 80, 4 2 0, S_0000015248eee170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "q";
v0000015248eed0c0_0 .net "a", 0 0, v0000015248ef7b80_0;  alias, 1 drivers
v0000015248ddc250_0 .net "clk", 0 0, v0000015248f584f0_0;  1 drivers
v0000015248ddbdf0_0 .var "q", 0 0;
E_0000015248ef1920 .event posedge, v0000015248ddc250_0;
S_0000015248ef46a0 .scope module, "stim1" "stimulus_gen" 3 76, 3 6 0, S_0000015248eee170;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0000015248ef7b80_0 .var "a", 0 0;
v0000015248dd92e0_0 .net "clk", 0 0, v0000015248f584f0_0;  alias, 1 drivers
v0000015248ddbf30_0 .var "wavedrom_enable", 0 0;
v0000015248f58590_0 .var "wavedrom_title", 511 0;
E_0000015248ef1f60/0 .event negedge, v0000015248ddc250_0;
E_0000015248ef1f60/1 .event posedge, v0000015248ddc250_0;
E_0000015248ef1f60 .event/or E_0000015248ef1f60/0, E_0000015248ef1f60/1;
E_0000015248ef24e0 .event negedge, v0000015248ddc250_0;
S_0000015248ef4830 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000015248ef46a0;
 .timescale -12 -12;
v0000015248ec3810_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000015248ef5ee0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000015248ef46a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000015248ef6070 .scope module, "top_module1" "TopModule" 3 85, 5 3 0, S_0000015248eee170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a";
    .port_info 2 /OUTPUT 1 "q";
v0000015248f58db0_0 .net "a", 0 0, v0000015248ef7b80_0;  alias, 1 drivers
v0000015248f58310_0 .net "clk", 0 0, v0000015248f584f0_0;  alias, 1 drivers
v0000015248f589f0_0 .var "q", 0 0;
S_0000015248ef6200 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 92, 3 92 0, S_0000015248eee170;
 .timescale -12 -12;
E_0000015248ef20a0 .event edge, v0000015248f58810_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000015248f58810_0;
    %nor/r;
    %assign/vec4 v0000015248f58810_0, 0;
    %wait E_0000015248ef20a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000015248ef46a0;
T_3 ;
    %wait E_0000015248ef1920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015248ef7b80_0, 0;
    %wait E_0000015248ef24e0;
    %wait E_0000015248ef1920;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000015248ef7b80_0, 0;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000015248ef1920;
    %vpi_func 3 31 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0000015248ef7b80_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0000015248ef5ee0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000015248ef1f60;
    %vpi_func 3 35 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0000015248ef7b80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000015248eee300;
T_4 ;
    %wait E_0000015248ef1920;
    %load/vec4 v0000015248eed0c0_0;
    %inv;
    %assign/vec4 v0000015248ddbdf0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000015248ef6070;
T_5 ;
    %wait E_0000015248ef1920;
    %load/vec4 v0000015248f58db0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000015248f589f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000015248f589f0_0;
    %inv;
    %assign/vec4 v0000015248f589f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000015248eee170;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015248f584f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000015248f58810_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0000015248eee170;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0000015248f584f0_0;
    %inv;
    %store/vec4 v0000015248f584f0_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000015248eee170;
T_8 ;
    %vpi_call/w 3 68 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 69 "$dumpvars", 32'sb00000000000000000000000000000001, v0000015248dd92e0_0, v0000015248f58c70_0, v0000015248f584f0_0, v0000015248f583b0_0, v0000015248f586d0_0, v0000015248f58630_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000015248eee170;
T_9 ;
    %load/vec4 v0000015248f58770_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 101 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", &PV<v0000015248f58770_0, 64, 32>, &PV<v0000015248f58770_0, 32, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 102 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_9.1 ;
    %vpi_call/w 3 104 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000015248f58770_0, 128, 32>, &PV<v0000015248f58770_0, 0, 32> {0 0 0};
    %vpi_call/w 3 105 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 106 "$display", "Mismatches: %1d in %1d samples", &PV<v0000015248f58770_0, 128, 32>, &PV<v0000015248f58770_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0000015248eee170;
T_10 ;
    %wait E_0000015248ef1f60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000015248f58770_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000015248f58770_0, 4, 32;
    %load/vec4 v0000015248f588b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000015248f58770_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 117 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000015248f58770_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000015248f58770_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000015248f58770_0, 4, 32;
T_10.0 ;
    %load/vec4 v0000015248f586d0_0;
    %load/vec4 v0000015248f586d0_0;
    %load/vec4 v0000015248f58630_0;
    %xor;
    %load/vec4 v0000015248f586d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0000015248f58770_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000015248f58770_0, 4, 32;
T_10.6 ;
    %load/vec4 v0000015248f58770_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000015248f58770_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000015248eee170;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 129 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 130 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob098_circuit7_test.sv";
    "dataset_code-complete-iccad2023/Prob098_circuit7_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob098_circuit7/Prob098_circuit7_sample01.sv";
