$date
	Tue Nov 19 00:38:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Problem_5_16_new $end
$var wire 2 ! state [1:0] $end
$var wire 1 " FB $end
$var wire 1 # FA $end
$var reg 1 $ t_clock $end
$var reg 1 % t_reset $end
$var reg 1 & t_x_in $end
$scope module P_JK $end
$var wire 1 $ clock $end
$var wire 1 ' ja $end
$var wire 1 ( jb $end
$var wire 1 ) ka $end
$var wire 1 * kb $end
$var wire 1 % reset $end
$var wire 1 & x $end
$var wire 1 + nB $end
$var wire 1 , nA $end
$var wire 1 " B $end
$var wire 1 # A $end
$scope module FF_A $end
$var wire 1 $ Clk $end
$var wire 1 ' J $end
$var wire 1 ) K $end
$var wire 1 , nQ $end
$var wire 1 % reset $end
$var reg 1 # Q $end
$upscope $end
$scope module FF_B $end
$var wire 1 $ Clk $end
$var wire 1 ( J $end
$var wire 1 * K $end
$var wire 1 + nQ $end
$var wire 1 % reset $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1,
1+
1*
0)
0(
1'
0&
1%
0$
0#
0"
b0 !
$end
#5
0*
0,
1(
b10 !
1#
1$
0%
#10
1,
b0 !
0#
0'
0(
0$
1%
1&
#15
1$
#20
0$
#25
1$
#30
0$
#35
1$
#40
1'
1*
0$
0&
#45
1$
#50
0$
#55
1$
#60
0$
#65
1$
#70
0'
0*
0$
1&
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
1'
1*
0$
0&
#105
1$
#110
0$
#115
1$
#120
0$
#125
1$
#130
0$
#135
1$
#140
0$
#150
