# do simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Loading project simulation
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mc_support.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mc_support.vhd(5): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mc_support.vhd(5): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mc_support.vhd(7): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mux_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity mux_dataless
# -- Compiling architecture arch of mux_dataless
# ** Error: (vcom-11) Could not find work.tehb_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mux_dataless.vhd(51): (vcom-1195) Cannot find expanded name "work.tehb_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mux_dataless.vhd(51): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mux_dataless.vhd(62): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/load.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/load.vhd(33): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/load.vhd(33): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/load.vhd(50): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/load.vhd(50): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/load.vhd(66): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/cond_br_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/cond_br_dataless.vhd(27): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/cond_br_dataless.vhd(27): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/cond_br_dataless.vhd(45): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/sink_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink_dataless
# -- Compiling architecture arch of sink_dataless
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sink_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# ** Error: (vcom-11) Could not find work.sim_package.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/two_port_RAM.vhd(8): (vcom-1195) Cannot find expanded name "work.sim_package".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/two_port_RAM.vhd(8): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/two_port_RAM.vhd(11): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/elastic_fifo_inner.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity elastic_fifo_inner
# -- Compiling architecture arch of elastic_fifo_inner
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of elastic_fifo_inner.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/delay_buffer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of delay_buffer.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/trunci.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trunci
# -- Compiling architecture arch of trunci
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of trunci.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_constant_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_2
# -- Compiling architecture arch of handshake_constant_2
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_2.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir_wrapper
# -- Compiling architecture behavioral of fir_wrapper
# ** Error: (vcom-11) Could not find work.mem_to_bram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir_wrapper.vhd(115): (vcom-1195) Cannot find expanded name "work.mem_to_bram".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir_wrapper.vhd(115): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_to_bram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir_wrapper.vhd(135): (vcom-1195) Cannot find expanded name "work.mem_to_bram".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir_wrapper.vhd(135): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.fir.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir_wrapper.vhd(155): (vcom-1195) Cannot find expanded name "work.fir".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir_wrapper.vhd(155): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir_wrapper.vhd(188): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mem_controller_storeless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.types.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mem_controller_storeless.vhd(4): (vcom-1195) Cannot find expanded name "work.types".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mem_controller_storeless.vhd(4): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mem_controller_storeless.vhd(6): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir
# -- Compiling architecture behavioral of fir
# ** Error: (vcom-11) Could not find work.fork_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(265): (vcom-1195) Cannot find expanded name "work.fork_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(265): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller_storeless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(283): (vcom-1195) Cannot find expanded name "work.mem_controller_storeless".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(283): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mem_controller_storeless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(307): (vcom-1195) Cannot find expanded name "work.mem_controller_storeless".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(307): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(331): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(331): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.sink.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(349): (vcom-1195) Cannot find expanded name "work.sink".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(349): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(358): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(358): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.cond_br.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(370): (vcom-1195) Cannot find expanded name "work.cond_br".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(370): Unknown expanded name.
# -- Loading entity cond_br_dataless
# -- Loading entity sink_dataless
# ** Error: (vcom-11) Could not find work.handshake_constant_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(411): (vcom-1195) Cannot find expanded name "work.handshake_constant_0".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(411): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(422): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(422): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(440): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(440): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(452): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(452): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.merge.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(464): (vcom-1195) Cannot find expanded name "work.merge".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(464): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(479): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(479): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(491): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(491): Unknown expanded name.
# -- Loading package MATH_REAL
# -- Loading entity mux_dataless
# ** Error: (vcom-11) Could not find work.oehb_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(524): (vcom-1195) Cannot find expanded name "work.oehb_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(524): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(534): (vcom-1195) Cannot find expanded name "work.tehb_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(534): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.fork_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(544): (vcom-1195) Cannot find expanded name "work.fork_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(544): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tfifo.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(560): (vcom-1195) Cannot find expanded name "work.tfifo".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(560): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(572): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(572): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.mux.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(590): (vcom-1195) Cannot find expanded name "work.mux".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(590): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(608): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(608): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(620): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(620): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(632): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(632): Unknown expanded name.
# -- Loading entity trunci
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(662): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(662): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_1.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(686): (vcom-1195) Cannot find expanded name "work.handshake_constant_1".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(686): Unknown expanded name.
# -- Loading entity handshake_constant_2
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(720): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(720): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_constant_3.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(732): (vcom-1195) Cannot find expanded name "work.handshake_constant_3".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(732): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.extsi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(743): (vcom-1195) Cannot find expanded name "work.extsi".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(743): Unknown expanded name.
# -- Loading entity load
# ** Error: (vcom-11) Could not find work.subi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(773): (vcom-1195) Cannot find expanded name "work.subi".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(773): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.muli.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(806): (vcom-1195) Cannot find expanded name "work.muli".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(806): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(821): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(821): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.tehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(833): (vcom-1195) Cannot find expanded name "work.tehb".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(833): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.addi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(845): (vcom-1195) Cannot find expanded name "work.addi".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(845): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.addi.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(860): (vcom-1195) Cannot find expanded name "work.addi".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(860): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(875): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(875): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_cmpi_0.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(902): (vcom-1195) Cannot find expanded name "work.handshake_cmpi_0".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(902): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.handshake_fork.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(917): (vcom-1195) Cannot find expanded name "work.handshake_fork".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(917): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd(938): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 111, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/simpackage.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of simpackage.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/tb_join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tb_join.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/eager_fork_register_block.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eager_fork_register_block
# -- Compiling architecture arch of eager_fork_register_block
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of eager_fork_register_block.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/addi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/addi.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/addi.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/addi.vhd(41): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/muli.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity muli
# -- Compiling architecture arch of muli
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/muli.vhd(76): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/muli.vhd(76): Unknown expanded name.
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# ** Error: (vcom-11) Could not find work.oehb.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/muli.vhd(106): (vcom-1195) Cannot find expanded name "work.oehb".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/muli.vhd(106): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/muli.vhd(117): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/oehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# ** Error: (vcom-11) Could not find work.oehb_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/oehb.vhd(26): (vcom-1195) Cannot find expanded name "work.oehb_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/oehb.vhd(26): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/oehb.vhd(49): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_constant_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_1.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/oehb_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb_dataless
# -- Compiling architecture arch of oehb_dataless
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of oehb_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/cond_br.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br
# -- Compiling architecture arch of cond_br
# -- Loading entity cond_br_dataless
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of cond_br.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/extsi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extsi
# -- Compiling architecture arch of extsi
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of extsi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_cmpi_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_cmpi_0.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_cmpi_0.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_cmpi_0.vhd(41): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_constant_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_3
# -- Compiling architecture arch of handshake_constant_3
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_constant_3.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/tehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# ** Error: (vcom-11) Could not find work.tehb_dataless.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/tehb.vhd(28): (vcom-1195) Cannot find expanded name "work.tehb_dataless".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/tehb.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/tehb.vhd(60): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/tfifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tfifo
# -- Compiling architecture arch of tfifo
# -- Loading entity elastic_fifo_inner
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tfifo.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/logic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_n
# -- Compiling architecture arch of and_n
# -- Compiling entity nand_n
# -- Compiling architecture arch of nand_n
# -- Compiling entity or_n
# -- Compiling architecture arch of or_n
# -- Compiling entity nor_n
# -- Compiling architecture arch of nor_n
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of logic.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fork_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# -- Loading entity or_n
# -- Loading entity eager_fork_register_block
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of fork_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of types.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/sink.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of sink.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Loading entity tehb
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mux.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/subi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity subi
# -- Compiling architecture arch of subi
# ** Error: (vcom-11) Could not find work.join.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/subi.vhd(28): (vcom-1195) Cannot find expanded name "work.join".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/subi.vhd(28): Unknown expanded name.
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/subi.vhd(41): VHDL Compiler exiting
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/merge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Loading entity tehb
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of merge.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_fork.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity handshake_fork
# -- Compiling architecture arch of handshake_fork
# -- Loading package NUMERIC_STD
# -- Loading entity fork_dataless
# End time: 10:22:22 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_fork.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:22 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_constant_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Compile of handshake_constant_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity fir_wrapper_tb
# -- Compiling architecture behav of fir_wrapper_tb
# ** Warning: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd(90): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity fir_wrapper
# ** Error: (vcom-11) Could not find work.single_argument.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd(137): (vcom-1195) Cannot find expanded name "work.single_argument".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd(137): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.two_port_ram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd(155): (vcom-1195) Cannot find expanded name "work.two_port_RAM".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd(155): Unknown expanded name.
# ** Error: (vcom-11) Could not find work.two_port_ram.
# ** Error (suppressible): /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd(179): (vcom-1195) Cannot find expanded name "work.two_port_RAM".
# ** Error: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd(179): Unknown expanded name.
# -- Loading entity tb_join
# ** Note: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd(354): VHDL Compiler exiting
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mem_to_bram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_to_bram
# -- Compiling architecture arch of mem_to_bram
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_to_bram.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/single_argument.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of single_argument.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/join.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity and_n
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of join.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/tehb_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless
# -- Compiling architecture arch of tehb_dataless
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mc_support.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity mc_control
# -- Compiling architecture arch of mc_control
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mc_support.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mux_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity mux_dataless
# -- Compiling architecture arch of mux_dataless
# -- Loading entity tehb_dataless
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mux_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/load.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# -- Loading entity tehb
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of load.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/cond_br_dataless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# -- Loading entity join
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of cond_br_dataless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/two_port_RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of two_port_RAM.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir_wrapper.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir_wrapper
# -- Compiling architecture behavioral of fir_wrapper
# -- Loading entity mem_to_bram
# -- Loading entity fir
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of fir_wrapper.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mem_controller_storeless.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_storeless
# -- Compiling architecture arch of mem_controller_storeless
# -- Loading entity read_memory_arbiter
# -- Loading entity mc_control
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of mem_controller_storeless.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir
# -- Compiling architecture behavioral of fir
# -- Loading entity fork_dataless
# -- Loading package types
# -- Loading entity mem_controller_storeless
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading entity tfifo
# -- Loading entity cond_br_dataless
# -- Loading entity sink_dataless
# -- Loading entity handshake_constant_0
# -- Loading entity handshake_fork
# -- Loading entity extsi
# -- Loading entity merge
# -- Loading entity tehb
# -- Loading package MATH_REAL
# -- Loading entity mux_dataless
# -- Loading entity oehb_dataless
# -- Loading entity tehb_dataless
# -- Loading entity mux
# -- Loading entity oehb
# -- Loading entity trunci
# -- Loading entity handshake_constant_1
# -- Loading entity handshake_constant_2
# -- Loading entity handshake_constant_3
# -- Loading entity load
# -- Loading entity subi
# -- Loading entity muli
# -- Loading entity addi
# -- Loading entity handshake_cmpi_0
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of fir.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/addi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# -- Loading entity join
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of addi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/muli.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity muli
# -- Compiling architecture arch of muli
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity oehb
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of muli.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/oehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# -- Loading entity oehb_dataless
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of oehb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_cmpi_0.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity join
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of handshake_cmpi_0.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/tehb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# -- Loading entity tehb_dataless
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of tehb.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/subi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity subi
# -- Compiling architecture arch of subi
# -- Loading entity join
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of subi.vhd was successful.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:22:23 on Jan 09,2025
# vcom -work work -2008 -explicit /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity fir_wrapper_tb
# -- Compiling architecture behav of fir_wrapper_tb
# ** Warning: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd(90): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity fir_wrapper
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# -- Loading entity tb_join
# End time: 10:22:23 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Compile of hls_verify_fir_tb.vhd was successful.
# All compile dependencies have been resolved.vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/sink_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink_dataless
# -- Compiling architecture arch of sink_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/elastic_fifo_inner.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity elastic_fifo_inner
# -- Compiling architecture arch of elastic_fifo_inner
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/delay_buffer.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity delay_buffer
# -- Compiling architecture arch of delay_buffer
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/trunci.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity trunci
# -- Compiling architecture arch of trunci
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_constant_2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_2
# -- Compiling architecture arch of handshake_constant_2
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/simpackage.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling package sim_package
# -- Compiling package body sim_package
# -- Loading package sim_package
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/tb_join.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_join
# -- Compiling architecture arch of tb_join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/eager_fork_register_block.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eager_fork_register_block
# -- Compiling architecture arch of eager_fork_register_block
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_constant_1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_1
# -- Compiling architecture arch of handshake_constant_1
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/oehb_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb_dataless
# -- Compiling architecture arch of oehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/cond_br.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br
# -- Compiling architecture arch of cond_br
# -- Loading entity cond_br_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/extsi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity extsi
# -- Compiling architecture arch of extsi
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_constant_3.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_3
# -- Compiling architecture arch of handshake_constant_3
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/tfifo.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tfifo
# -- Compiling architecture arch of tfifo
# -- Loading entity elastic_fifo_inner
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/logic.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_n
# -- Compiling architecture arch of and_n
# -- Compiling entity nand_n
# -- Compiling architecture arch of nand_n
# -- Compiling entity or_n
# -- Compiling architecture arch of or_n
# -- Compiling entity nor_n
# -- Compiling architecture arch of nor_n
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fork_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fork_dataless
# -- Compiling architecture arch of fork_dataless
# -- Loading entity or_n
# -- Loading entity eager_fork_register_block
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/types.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package types
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/sink.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sink
# -- Compiling architecture arch of sink
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mux.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package types
# -- Compiling entity mux
# -- Compiling architecture arch of mux
# -- Loading entity tehb
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/merge.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity merge
# -- Compiling architecture arch of merge
# -- Loading entity tehb
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_fork.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package types
# -- Compiling entity handshake_fork
# -- Compiling architecture arch of handshake_fork
# -- Loading package NUMERIC_STD
# -- Loading entity fork_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_constant_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_constant_0
# -- Compiling architecture arch of handshake_constant_0
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mem_to_bram.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_to_bram
# -- Compiling architecture arch of mem_to_bram
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/single_argument.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity single_argument
# -- Compiling architecture behav of single_argument
# ** Warning: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/single_argument.vhd(40): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/join.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity join
# -- Compiling architecture arch of join
# -- Loading entity and_n
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/tehb_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb_dataless
# -- Compiling architecture arch of tehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mc_support.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity read_address_mux
# -- Compiling architecture arch of read_address_mux
# -- Compiling entity read_address_ready
# -- Compiling architecture arch of read_address_ready
# -- Compiling entity read_data_signals
# -- Compiling architecture arch of read_data_signals
# -- Compiling entity read_priority
# -- Compiling architecture arch of read_priority
# -- Compiling entity read_memory_arbiter
# -- Compiling architecture arch of read_memory_arbiter
# -- Loading entity read_priority
# -- Loading entity read_address_mux
# -- Loading entity read_address_ready
# -- Loading entity read_data_signals
# -- Compiling entity write_address_mux
# -- Compiling architecture arch of write_address_mux
# -- Compiling entity write_address_ready
# -- Compiling architecture arch of write_address_ready
# -- Compiling entity write_data_signals
# -- Compiling architecture arch of write_data_signals
# -- Compiling entity write_priority
# -- Compiling architecture arch of write_priority
# -- Compiling entity write_memory_arbiter
# -- Compiling architecture arch of write_memory_arbiter
# -- Loading entity write_priority
# -- Loading entity write_address_mux
# -- Loading entity write_address_ready
# -- Loading entity write_data_signals
# -- Compiling entity mc_control
# -- Compiling architecture arch of mc_control
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mux_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity mux_dataless
# -- Compiling architecture arch of mux_dataless
# -- Loading entity tehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/load.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity load
# -- Compiling architecture arch of load
# -- Loading entity tehb
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/cond_br_dataless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity cond_br_dataless
# -- Compiling architecture arch of cond_br_dataless
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/two_port_RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package sim_package
# -- Compiling entity two_port_RAM
# -- Compiling architecture behav of two_port_RAM
# ** Warning: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/two_port_RAM.vhd(47): (vcom-1236) Shared variables must be of a protected type.
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir_wrapper.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir_wrapper
# -- Compiling architecture behavioral of fir_wrapper
# -- Loading entity mem_to_bram
# -- Loading entity fir
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/mem_controller_storeless.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package types
# -- Compiling entity mem_controller_storeless
# -- Compiling architecture arch of mem_controller_storeless
# -- Loading entity read_memory_arbiter
# -- Loading entity mc_control
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/fir.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity fir
# -- Compiling architecture behavioral of fir
# -- Loading entity fork_dataless
# -- Loading package types
# -- Loading entity mem_controller_storeless
# -- Loading entity cond_br
# -- Loading entity sink
# -- Loading entity tfifo
# -- Loading entity cond_br_dataless
# -- Loading entity sink_dataless
# -- Loading entity handshake_constant_0
# -- Loading entity handshake_fork
# -- Loading entity extsi
# -- Loading entity merge
# -- Loading entity tehb
# -- Loading package MATH_REAL
# -- Loading entity mux_dataless
# -- Loading entity oehb_dataless
# -- Loading entity tehb_dataless
# -- Loading entity mux
# -- Loading entity oehb
# -- Loading entity trunci
# -- Loading entity handshake_constant_1
# -- Loading entity handshake_constant_2
# -- Loading entity handshake_constant_3
# -- Loading entity load
# -- Loading entity subi
# -- Loading entity muli
# -- Loading entity addi
# -- Loading entity handshake_cmpi_0
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/addi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity addi
# -- Compiling architecture arch of addi
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/muli.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mul_4_stage
# -- Compiling architecture behav of mul_4_stage
# -- Compiling entity muli
# -- Compiling architecture arch of muli
# -- Loading entity join
# -- Loading entity mul_4_stage
# -- Loading entity delay_buffer
# -- Loading entity oehb
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/oehb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity oehb
# -- Compiling architecture arch of oehb
# -- Loading entity oehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/handshake_cmpi_0.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity handshake_cmpi_0
# -- Compiling architecture arch of handshake_cmpi_0
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/tehb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tehb
# -- Compiling architecture arch of tehb
# -- Loading entity tehb_dataless
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/subi.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity subi
# -- Compiling architecture arch of subi
# -- Loading entity join
# vcom -work work -2008 -explicit -stats=none /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Loading package sim_package
# -- Compiling entity fir_wrapper_tb
# -- Compiling architecture behav of fir_wrapper_tb
# ** Warning: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd(90): (vcom-1236) Shared variables must be of a protected type.
# -- Loading entity fir_wrapper
# -- Loading entity single_argument
# -- Loading entity two_port_RAM
# -- Loading entity tb_join
# 41 compiles, 0 failed with no errors.
# vsim fir_wrapper_tb 
# Start time: 10:22:24 on Jan 09,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.fir_wrapper_tb(behav)
# Loading work.fir_wrapper(behavioral)
# Loading work.mem_to_bram(arch)
# Loading work.types
# Loading ieee.math_real(body)
# Loading work.fir(behavioral)
# Loading work.fork_dataless(arch)
# Loading work.or_n(arch)
# Loading work.eager_fork_register_block(arch)
# Loading work.mem_controller_storeless(arch)
# Loading work.read_memory_arbiter(arch)
# Loading work.read_priority(arch)
# Loading work.read_address_mux(arch)
# Loading work.read_address_ready(arch)
# Loading work.read_data_signals(arch)
# Loading work.mc_control(arch)
# Loading work.cond_br(arch)
# Loading work.cond_br_dataless(arch)
# Loading work.join(arch)
# Loading work.and_n(arch)
# Loading work.sink(arch)
# Loading work.tfifo(arch)
# Loading work.elastic_fifo_inner(arch)
# Loading work.sink_dataless(arch)
# Loading work.handshake_constant_0(arch)
# Loading work.handshake_fork(arch)
# Loading work.extsi(arch)
# Loading work.merge(arch)
# Loading work.tehb(arch)
# Loading work.tehb_dataless(arch)
# Loading work.mux_dataless(arch)
# Loading work.oehb_dataless(arch)
# Loading work.mux(arch)
# Loading work.oehb(arch)
# Loading work.trunci(arch)
# Loading work.handshake_constant_1(arch)
# Loading work.handshake_constant_2(arch)
# Loading work.handshake_constant_3(arch)
# Loading work.load(arch)
# Loading work.subi(arch)
# Loading work.muli(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.addi(arch)
# Loading work.handshake_cmpi_0(arch)
# Loading work.single_argument(behav)
# Loading work.two_port_ram(behav)
# Loading work.tb_join(arch)
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_wrapper_tb/duv/fir_wrapped/cmpi0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 1  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux3
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 2  Instance: /fir_wrapper_tb/duv/fir_wrapped/cmpi0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 3  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux0
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 4  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux3
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 2 ns  Iteration: 4  Instance: /fir_wrapper_tb/duv/fir_wrapped/mux3
# ** Note: simulation done!
#    Time: 4058 ns  Iteration: 1  Instance: /fir_wrapper_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 4058 ns  Iteration: 1  Process: /fir_wrapper_tb/generate_sim_done_proc File: /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd
# Break in Process generate_sim_done_proc at /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd line 263
# Stopped at /home/giacomo/dynamatic/integration-test/fir/out/sim/VHDL_SRC/hls_verify_fir_tb.vhd line 263
# End time: 10:22:24 on Jan 09,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 71
