
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/shlab_23/Downloads/0416313/ip_repo/compute_sad_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/shlab_23/Downloads/ip_repo/compute_sad_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'c:/Users/shlab_23/Downloads/0416313/Lab3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/0416313/Lab3.srcs/sources_1/bd/design_1/ip/design_1_compute_sad_0_1/design_1_compute_sad_0_1.dcp' for cell 'design_1_i/compute_sad_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/0416313/Lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/0416313/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/shlab_23/Downloads/0416313/Lab3.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1337 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'design_1_wrapper' is not ideal for floorplanning, since the cellview 'design_1_compute_sad_0_1_compute_sad_v1_0_S00_AXI' defined in file 'design_1_compute_sad_0_1.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/shlab_23/Downloads/0416313/Lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/shlab_23/Downloads/0416313/Lab3.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1/design_1_processing_system7_0_1.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/shlab_23/Downloads/0416313/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/shlab_23/Downloads/0416313/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/shlab_23/Downloads/0416313/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/shlab_23/Downloads/0416313/Lab3.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[1]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[4]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[2]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[3]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/S[0]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[0]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[1]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[2]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[3]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[4]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[5]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[6]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[7]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[8]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[9]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[10]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[11]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[3]_35[12]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:16]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[0]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[1]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[2]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[3]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[4]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[5]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[6]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[7]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[8]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[9]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[10]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[11]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[1]_33[12]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:17]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[0]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[1]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[2]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[3]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[4]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[5]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[6]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[7]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[8]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[9]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[10]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[11]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[2]_34[12]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[0]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[1]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[2]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[3]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[4]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[5]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[6]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[7]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[8]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[9]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[10]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[11]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/compute_sad_0/inst/compute_sad_v1_0_S00_AXI_inst/ans[0]_36[12]'. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc:19]
Finished Parsing XDC File [C:/Users/shlab_23/Downloads/0416313/Lab3.srcs/constrs_1/new/Save.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 666.598 ; gain = 362.770
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file design_1_processing_system7_0_0.hwdef does not exist for instance design_1_i/processing_system7_0/inst
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 676.922 ; gain = 10.324
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 193486074

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1211.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 60 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b236e360

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1211.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 4 cells and removed 12 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b17d0222

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1211.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 323 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1b17d0222

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1211.898 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b17d0222

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1211.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1211.898 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b17d0222

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1211.898 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 8 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 8 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 8 Total Ports: 16
Ending PowerOpt Patch Enables Task | Checksum: 141969643

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1455.469 ; gain = 0.000
Ending Power Optimization Task | Checksum: 141969643

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 1455.469 ; gain = 243.570
33 Infos, 60 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:32 . Memory (MB): peak = 1455.469 ; gain = 788.871
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1455.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_23/Downloads/0416313/Lab3.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1455.469 ; gain = 0.000
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/shlab_23/Downloads/0416313/Lab3.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1455.469 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c0fdb287

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1455.469 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 2e1e5c34

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 172b04b73

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 172b04b73

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1455.469 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 172b04b73

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 199a6a7e8

Time (s): cpu = 00:01:46 ; elapsed = 00:01:14 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 199a6a7e8

Time (s): cpu = 00:01:46 ; elapsed = 00:01:14 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f45e46f4

Time (s): cpu = 00:02:05 ; elapsed = 00:01:26 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 289ddca88

Time (s): cpu = 00:02:06 ; elapsed = 00:01:27 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 289ddca88

Time (s): cpu = 00:02:07 ; elapsed = 00:01:27 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 25860f6d6

Time (s): cpu = 00:02:14 ; elapsed = 00:01:31 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 24f07e6d1

Time (s): cpu = 00:02:16 ; elapsed = 00:01:34 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1c01c5d72

Time (s): cpu = 00:02:50 ; elapsed = 00:02:08 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 171e39b05

Time (s): cpu = 00:02:53 ; elapsed = 00:02:10 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 171e39b05

Time (s): cpu = 00:02:53 ; elapsed = 00:02:11 . Memory (MB): peak = 1455.469 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 171e39b05

Time (s): cpu = 00:02:53 ; elapsed = 00:02:11 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e4233829

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e4233829

Time (s): cpu = 00:03:16 ; elapsed = 00:02:25 . Memory (MB): peak = 1455.469 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.511. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18a3ac0c1

Time (s): cpu = 00:03:31 ; elapsed = 00:02:40 . Memory (MB): peak = 1455.469 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 18a3ac0c1

Time (s): cpu = 00:03:31 ; elapsed = 00:02:41 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18a3ac0c1

Time (s): cpu = 00:03:32 ; elapsed = 00:02:41 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18a3ac0c1

Time (s): cpu = 00:03:32 ; elapsed = 00:02:42 . Memory (MB): peak = 1455.469 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18c51f104

Time (s): cpu = 00:03:33 ; elapsed = 00:02:42 . Memory (MB): peak = 1455.469 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18c51f104

Time (s): cpu = 00:03:33 ; elapsed = 00:02:42 . Memory (MB): peak = 1455.469 ; gain = 0.000
Ending Placer Task | Checksum: fa3ae6a7

Time (s): cpu = 00:03:33 ; elapsed = 00:02:42 . Memory (MB): peak = 1455.469 ; gain = 0.000
52 Infos, 60 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:38 ; elapsed = 00:02:46 . Memory (MB): peak = 1455.469 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 1455.469 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_23/Downloads/0416313/Lab3.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 1455.469 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1455.469 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.424 . Memory (MB): peak = 1455.469 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1455.469 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 14fd4f05 ConstDB: 0 ShapeSum: e53d97a2 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1a7f7148e

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1458.695 ; gain = 3.227

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a7f7148e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 1458.695 ; gain = 3.227

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1a7f7148e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1458.695 ; gain = 3.227

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1a7f7148e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:26 . Memory (MB): peak = 1458.695 ; gain = 3.227
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17c359470

Time (s): cpu = 00:01:00 ; elapsed = 00:00:40 . Memory (MB): peak = 1541.797 ; gain = 86.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.645  | TNS=0.000  | WHS=-0.249 | THS=-30.968|

Phase 2 Router Initialization | Checksum: 18bf7d96b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:45 . Memory (MB): peak = 1544.059 ; gain = 88.590

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e5835d5f

Time (s): cpu = 00:01:31 ; elapsed = 00:00:57 . Memory (MB): peak = 1560.742 ; gain = 105.273

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 23965
 Number of Nodes with overlaps = 4502
 Number of Nodes with overlaps = 1164
 Number of Nodes with overlaps = 404
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.146  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 244a88457

Time (s): cpu = 00:04:10 ; elapsed = 00:02:28 . Memory (MB): peak = 1574.852 ; gain = 119.383
Phase 4 Rip-up And Reroute | Checksum: 244a88457

Time (s): cpu = 00:04:10 ; elapsed = 00:02:29 . Memory (MB): peak = 1574.852 ; gain = 119.383

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 172cdd0b7

Time (s): cpu = 00:04:13 ; elapsed = 00:02:30 . Memory (MB): peak = 1574.852 ; gain = 119.383
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.157  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 172cdd0b7

Time (s): cpu = 00:04:13 ; elapsed = 00:02:30 . Memory (MB): peak = 1574.852 ; gain = 119.383

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 172cdd0b7

Time (s): cpu = 00:04:13 ; elapsed = 00:02:30 . Memory (MB): peak = 1574.852 ; gain = 119.383
Phase 5 Delay and Skew Optimization | Checksum: 172cdd0b7

Time (s): cpu = 00:04:13 ; elapsed = 00:02:31 . Memory (MB): peak = 1574.852 ; gain = 119.383

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1af46ef8f

Time (s): cpu = 00:04:17 ; elapsed = 00:02:33 . Memory (MB): peak = 1574.852 ; gain = 119.383
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.157  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e181ce7d

Time (s): cpu = 00:04:17 ; elapsed = 00:02:33 . Memory (MB): peak = 1574.852 ; gain = 119.383
Phase 6 Post Hold Fix | Checksum: 1e181ce7d

Time (s): cpu = 00:04:17 ; elapsed = 00:02:33 . Memory (MB): peak = 1574.852 ; gain = 119.383

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 22.7169 %
  Global Horizontal Routing Utilization  = 28.3649 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2324da536

Time (s): cpu = 00:04:17 ; elapsed = 00:02:33 . Memory (MB): peak = 1574.852 ; gain = 119.383

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2324da536

Time (s): cpu = 00:04:18 ; elapsed = 00:02:34 . Memory (MB): peak = 1574.852 ; gain = 119.383

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e8853097

Time (s): cpu = 00:04:22 ; elapsed = 00:02:38 . Memory (MB): peak = 1574.852 ; gain = 119.383

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.157  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e8853097

Time (s): cpu = 00:04:22 ; elapsed = 00:02:38 . Memory (MB): peak = 1574.852 ; gain = 119.383
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:22 ; elapsed = 00:02:38 . Memory (MB): peak = 1574.852 ; gain = 119.383

Routing Is Done.
65 Infos, 60 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:29 ; elapsed = 00:02:49 . Memory (MB): peak = 1574.852 ; gain = 119.383
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1574.852 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_23/Downloads/0416313/Lab3.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1574.852 ; gain = 0.000
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/shlab_23/Downloads/0416313/Lab3.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1582.352 ; gain = 7.500
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/shlab_23/Downloads/0416313/Lab3.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 1683.805 ; gain = 101.453
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 60 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1765.797 ; gain = 81.992
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/Users/shlab_23/Downloads/0416313/Lab3.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jun 28 14:43:22 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
83 Infos, 60 Warnings, 10 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:47 ; elapsed = 00:00:35 . Memory (MB): peak = 2212.141 ; gain = 441.332
INFO: [Common 17-206] Exiting Vivado at Thu Jun 28 14:43:23 2018...
