{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608784436572 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608784436583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 12:33:56 2020 " "Processing started: Thu Dec 24 12:33:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608784436583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608784436583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HC4511 -c HC4511 " "Command: quartus_map --read_settings_files=on --write_settings_files=off HC4511 -c HC4511" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608784436583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608784436837 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608784436837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc4511.v 1 1 " "Found 1 design units, including 1 entities, in source file hc4511.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC4511 " "Found entity 1: HC4511" {  } { { "HC4511.v" "" { Text "D:/verilog/HC4511/HC4511.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608784446398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608784446398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HC4511 " "Elaborating entity \"HC4511\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608784446438 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Y HC4511.v(11) " "Verilog HDL Always Construct warning at HC4511.v(11): variable \"Y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "HC4511.v" "" { Text "D:/verilog/HC4511/HC4511.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608784446448 "|HC4511"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y HC4511.v(7) " "Verilog HDL Always Construct warning at HC4511.v(7): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "HC4511.v" "" { Text "D:/verilog/HC4511/HC4511.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608784446448 "|HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] HC4511.v(10) " "Inferred latch for \"Y\[0\]\" at HC4511.v(10)" {  } { { "HC4511.v" "" { Text "D:/verilog/HC4511/HC4511.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608784446448 "|HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] HC4511.v(10) " "Inferred latch for \"Y\[1\]\" at HC4511.v(10)" {  } { { "HC4511.v" "" { Text "D:/verilog/HC4511/HC4511.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608784446448 "|HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[2\] HC4511.v(10) " "Inferred latch for \"Y\[2\]\" at HC4511.v(10)" {  } { { "HC4511.v" "" { Text "D:/verilog/HC4511/HC4511.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608784446448 "|HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[3\] HC4511.v(10) " "Inferred latch for \"Y\[3\]\" at HC4511.v(10)" {  } { { "HC4511.v" "" { Text "D:/verilog/HC4511/HC4511.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608784446448 "|HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[4\] HC4511.v(10) " "Inferred latch for \"Y\[4\]\" at HC4511.v(10)" {  } { { "HC4511.v" "" { Text "D:/verilog/HC4511/HC4511.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608784446448 "|HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[5\] HC4511.v(10) " "Inferred latch for \"Y\[5\]\" at HC4511.v(10)" {  } { { "HC4511.v" "" { Text "D:/verilog/HC4511/HC4511.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608784446448 "|HC4511"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[6\] HC4511.v(10) " "Inferred latch for \"Y\[6\]\" at HC4511.v(10)" {  } { { "HC4511.v" "" { Text "D:/verilog/HC4511/HC4511.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608784446448 "|HC4511"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608784446703 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608784446703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608784446703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608784446703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608784446833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 12:34:06 2020 " "Processing ended: Thu Dec 24 12:34:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608784446833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608784446833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608784446833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608784446833 ""}
