{"Source Block": ["hdl/library/jesd204/axi_jesd204_common/jesd204_up_common.v@127:137@HdlStmAssign", "\n/* Transfer the reset signal back to the up domain, used to keep the\n * synchronizers in reset until the core is ready. This is done in order to\n * prevent bogus data to propagate to the register map. */\nreg [1:0] up_reset_synchronizer_vector = 2'b11;\nassign up_reset_synchronizer = up_reset_synchronizer_vector[0];\n\n/*\n * Synchronize the external core reset to the register map domain so the status\n * can be shown in the register map. This is useful for debugging.\n */\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[132, "assign up_reset_synchronizer = up_reset_synchronizer_vector[0];\n"]], "Add": [[132, "  /* Transfer the reset signal back to the up domain, used to keep the\n"], [132, "   * synchronizers in reset until the core is ready. This is done in order to\n"], [132, "   * prevent bogus data to propagate to the register map. */\n"], [132, "  reg [1:0] up_reset_synchronizer_vector = 2'b11;\n"], [132, "  assign up_reset_synchronizer = up_reset_synchronizer_vector[0];\n"]]}}