#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Thu Jun 09 23:51:10 2016
# Process ID: 11764
# Current directory: C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/project.runs/synth_1
# Command line: vivado.exe -log complex2DAdder.vds -mode batch -messageDb vivado.pb -notrace -source complex2DAdder.tcl
# Log file: C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/project.runs/synth_1/complex2DAdder.vds
# Journal file: C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source complex2DAdder.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 207.766 ; gain = 20.230
Command: synth_design -top complex2DAdder -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:03:20 . Memory (MB): peak = 288.570 ; gain = 117.875
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'complex2DAdder' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder.vhd:46]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder.vhd:71]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'complex2DAdder_AXILiteS_s_axi' declared at 'C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:12' bound to instance 'complex2DAdder_AXILiteS_s_axi_U' of component 'complex2DAdder_AXILiteS_s_axi' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'complex2DAdder_AXILiteS_s_axi' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:95]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'complex2DAdder_AXILiteS_s_axi_ram' declared at 'C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:739' bound to instance 'int_in1_M_real_V' of component 'complex2DAdder_AXILiteS_s_axi_ram' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:229]
INFO: [Synth 8-638] synthesizing module 'complex2DAdder_AXILiteS_s_axi_ram' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:762]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'complex2DAdder_AXILiteS_s_axi_ram' (1#1) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:762]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'complex2DAdder_AXILiteS_s_axi_ram' declared at 'C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:739' bound to instance 'int_in1_M_imag_V' of component 'complex2DAdder_AXILiteS_s_axi_ram' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:250]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'complex2DAdder_AXILiteS_s_axi_ram' declared at 'C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:739' bound to instance 'int_in2_M_real_V' of component 'complex2DAdder_AXILiteS_s_axi_ram' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:271]
INFO: [Synth 8-638] synthesizing module 'complex2DAdder_AXILiteS_s_axi_ram__parameterized2' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:762]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'complex2DAdder_AXILiteS_s_axi_ram__parameterized2' (1#1) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:762]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'complex2DAdder_AXILiteS_s_axi_ram' declared at 'C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:739' bound to instance 'int_in2_M_imag_V' of component 'complex2DAdder_AXILiteS_s_axi_ram' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:292]
INFO: [Synth 8-638] synthesizing module 'complex2DAdder_AXILiteS_s_axi_ram__parameterized4' [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:762]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 15 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'complex2DAdder_AXILiteS_s_axi_ram__parameterized4' (1#1) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:762]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:362]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:413]
INFO: [Synth 8-256] done synthesizing module 'complex2DAdder_AXILiteS_s_axi' (2#1) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder_AXILiteS_s_axi.vhd:95]
INFO: [Synth 8-256] done synthesizing module 'complex2DAdder' (3#1) [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:04:31 . Memory (MB): peak = 325.832 ; gain = 155.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:04:39 . Memory (MB): peak = 325.832 ; gain = 155.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder.xdc]
create_clock: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 640.391 ; gain = 6.309
Finished Parsing XDC File [C:/Users/engrm_000/OneDrive/vivado_HLS/complexAdder/complex2DAdder/impl/vhdl/complex2DAdder.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_xdc: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 640.391 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:19 . Memory (MB): peak = 640.391 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:11:43 . Memory (MB): peak = 640.391 ; gain = 469.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:11:46 . Memory (MB): peak = 640.391 ; gain = 469.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:11:51 . Memory (MB): peak = 640.391 ; gain = 469.695
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "exitcond1_fu_141_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:12:07 . Memory (MB): peak = 640.391 ; gain = 469.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---RAMs : 
	              480 Bit         RAMs := 2     
	              160 Bit         RAMs := 2     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module complex2DAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module complex2DAdder_AXILiteS_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              160 Bit         RAMs := 1     
Module complex2DAdder_AXILiteS_s_axi_ram__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              480 Bit         RAMs := 1     
Module complex2DAdder_AXILiteS_s_axi_ram__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              480 Bit         RAMs := 1     
Module complex2DAdder_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:12:18 . Memory (MB): peak = 640.391 ; gain = 469.695
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-3917] design complex2DAdder has port s_axi_AXILiteS_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design complex2DAdder has port s_axi_AXILiteS_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design complex2DAdder has port s_axi_AXILiteS_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design complex2DAdder has port s_axi_AXILiteS_BRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design complex2DAdder has unconnected port s_axi_AXILiteS_AWADDR[8]
WARNING: [Synth 8-3331] design complex2DAdder has unconnected port s_axi_AXILiteS_ARADDR[8]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:12:20 . Memory (MB): peak = 640.391 ; gain = 469.695
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:20 ; elapsed = 00:12:20 . Memory (MB): peak = 640.391 ; gain = 469.695

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal complex2DAdder_AXILiteS_s_axi_U/int_in1_M_imag_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+---------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------+
|Module Name    | RTL Object                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name         | 
+---------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------+
|complex2DAdder | complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B | 0      | 1      | complex2DAdder/extram__5  | 
|complex2DAdder | complex2DAdder_AXILiteS_s_axi_U/int_in1_M_imag_V/gen_write[1].mem_reg | 8 x 32(READ_FIRST)     | W | R | 8 x 32(READ_FIRST)     | W | R | Port A and B | 0      | 1      | complex2DAdder/extram__7  | 
|complex2DAdder | complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B | 0      | 1      | complex2DAdder/extram__9  | 
|complex2DAdder | complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg | 16 x 32(READ_FIRST)    | W | R | 16 x 32(READ_FIRST)    | W | R | Port A and B | 0      | 1      | complex2DAdder/extram__11 | 
+---------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+---------------------------+

Note: The table above shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. "Hierarchical Name" reflects the Block RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[0] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[1] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[1] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[2] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[2] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[3] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[3] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[4] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[4] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[5] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[5] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[6] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[6] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[7] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[7] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[8] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[8] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[9] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[9] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[10] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[10] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[11] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[11] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[12] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[12] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[13] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[13] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[14] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[14] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[15] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[15] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[16] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[16] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[17] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[17] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[18] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[18] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[19] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[19] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[20] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[20] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[21] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[21] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[22] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[22] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[23] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[23] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[24] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[24] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[25] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[25] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[26] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[26] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[27] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[27] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[28] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[28] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[29] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[29] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[30] '
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[30] ' (FDRE) to '\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[31] )
INFO: [Synth 8-3886] merging instance '\complex2DAdder_AXILiteS_s_axi_U/rstate_reg[0] ' (FDS) to '\complex2DAdder_AXILiteS_s_axi_U/rstate_reg[1] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\complex2DAdder_AXILiteS_s_axi_U/wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/wstate_reg[2] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/rstate_reg[0] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[31] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[30] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[29] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[28] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[27] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[26] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[25] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[24] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[23] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[22] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[21] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[20] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[19] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[18] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[17] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[16] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[15] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[14] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[13] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[12] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[11] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[10] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[9] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[8] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[7] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[6] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[5] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[4] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[3] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[2] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[1] ) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (\complex2DAdder_AXILiteS_s_axi_U/int_ap_return_reg[0] ) is unused and will be removed from module complex2DAdder.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:12:44 . Memory (MB): peak = 640.391 ; gain = 469.695
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:12:44 . Memory (MB): peak = 640.391 ; gain = 469.695

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:14:05 . Memory (MB): peak = 640.391 ; gain = 469.695
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:14:12 . Memory (MB): peak = 640.391 ; gain = 469.695
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_1053' (FD) to 'i_1052'
INFO: [Synth 8-3886] merging instance 'i_152' (FD) to 'i_1052'
INFO: [Synth 8-3886] merging instance 'i_1052' (FD) to 'i_0'
WARNING: [Synth 8-3332] Sequential element (i_1052) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (i_1053) is unused and will be removed from module complex2DAdder.
WARNING: [Synth 8-3332] Sequential element (i_152) is unused and will be removed from module complex2DAdder.
INFO: [Synth 8-4480] The timing for the instance \complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \complex2DAdder_AXILiteS_s_axi_U/int_in1_M_real_V/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \complex2DAdder_AXILiteS_s_axi_U/int_in1_M_imag_V/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \complex2DAdder_AXILiteS_s_axi_U/int_in1_M_imag_V/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \complex2DAdder_AXILiteS_s_axi_U/int_in2_M_real_V/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \complex2DAdder_AXILiteS_s_axi_U/int_in2_M_imag_V/gen_write[1].mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:14:14 . Memory (MB): peak = 640.945 ; gain = 470.250
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:14:14 . Memory (MB): peak = 640.945 ; gain = 470.250

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:14:14 . Memory (MB): peak = 640.945 ; gain = 470.250
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:14:15 . Memory (MB): peak = 640.945 ; gain = 470.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:14:17 . Memory (MB): peak = 640.945 ; gain = 470.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:14:17 . Memory (MB): peak = 640.945 ; gain = 470.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:14:17 . Memory (MB): peak = 640.945 ; gain = 470.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:14:18 . Memory (MB): peak = 640.945 ; gain = 470.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:14:18 . Memory (MB): peak = 640.945 ; gain = 470.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |     2|
|3     |LUT2     |    14|
|4     |LUT3     |   121|
|5     |LUT4     |    44|
|6     |LUT5     |    91|
|7     |LUT6     |    82|
|8     |RAMB36E1 |     4|
|9     |FDRE     |   326|
|10    |FDSE     |     6|
+------+---------+------+

Report Instance Areas: 
+------+----------------------------------+--------------------------------------------------+------+
|      |Instance                          |Module                                            |Cells |
+------+----------------------------------+--------------------------------------------------+------+
|1     |top                               |                                                  |   706|
|2     |  complex2DAdder_AXILiteS_s_axi_U |complex2DAdder_AXILiteS_s_axi                     |   419|
|3     |    int_in1_M_imag_V              |complex2DAdder_AXILiteS_s_axi_ram                 |    85|
|4     |    int_in1_M_real_V              |complex2DAdder_AXILiteS_s_axi_ram_0               |   109|
|5     |    int_in2_M_imag_V              |complex2DAdder_AXILiteS_s_axi_ram__parameterized4 |    44|
|6     |    int_in2_M_real_V              |complex2DAdder_AXILiteS_s_axi_ram__parameterized2 |    64|
+------+----------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:14:18 . Memory (MB): peak = 640.945 ; gain = 470.250
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 43 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:07:40 . Memory (MB): peak = 640.945 ; gain = 111.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:14:30 . Memory (MB): peak = 640.945 ; gain = 470.250
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:14:19 . Memory (MB): peak = 640.945 ; gain = 433.180
write_checkpoint: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 640.945 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 640.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 10 00:08:32 2016...
