// Seed: 863119944
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  logic [7:0] id_6;
  assign id_6[1] = 1;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wand id_4,
    output wand id_5,
    input tri0 id_6,
    output tri0 id_7
);
  wire id_9, id_10, id_11, id_12;
  xnor (id_7, id_11, id_0, id_10, id_9, id_12, id_6);
  module_0(
      id_10, id_10, id_9, id_11
  );
  wire id_13;
endmodule
