/// Auto-generated bit field definitions for PMC
/// Device: ATSAME70J20
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::atsame70j20::pmc {

using namespace alloy::hal::bitfields;

// ============================================================================
// PMC Bit Field Definitions
// ============================================================================

/// SCER - System Clock Enable Register
namespace scer {
    /// Enable USB FS Clock
    /// Position: 5, Width: 1
    using USBCLK = BitField<5, 1>;
    constexpr uint32_t USBCLK_Pos = 5;
    constexpr uint32_t USBCLK_Msk = USBCLK::mask;

    /// Programmable Clock 0 Output Enable
    /// Position: 8, Width: 1
    using PCK0 = BitField<8, 1>;
    constexpr uint32_t PCK0_Pos = 8;
    constexpr uint32_t PCK0_Msk = PCK0::mask;

    /// Programmable Clock 1 Output Enable
    /// Position: 9, Width: 1
    using PCK1 = BitField<9, 1>;
    constexpr uint32_t PCK1_Pos = 9;
    constexpr uint32_t PCK1_Msk = PCK1::mask;

    /// Programmable Clock 2 Output Enable
    /// Position: 10, Width: 1
    using PCK2 = BitField<10, 1>;
    constexpr uint32_t PCK2_Pos = 10;
    constexpr uint32_t PCK2_Msk = PCK2::mask;

    /// Programmable Clock 3 Output Enable
    /// Position: 11, Width: 1
    using PCK3 = BitField<11, 1>;
    constexpr uint32_t PCK3_Pos = 11;
    constexpr uint32_t PCK3_Msk = PCK3::mask;

    /// Programmable Clock 4 Output Enable
    /// Position: 12, Width: 1
    using PCK4 = BitField<12, 1>;
    constexpr uint32_t PCK4_Pos = 12;
    constexpr uint32_t PCK4_Msk = PCK4::mask;

    /// Programmable Clock 5 Output Enable
    /// Position: 13, Width: 1
    using PCK5 = BitField<13, 1>;
    constexpr uint32_t PCK5_Pos = 13;
    constexpr uint32_t PCK5_Msk = PCK5::mask;

    /// Programmable Clock 6 Output Enable
    /// Position: 14, Width: 1
    using PCK6 = BitField<14, 1>;
    constexpr uint32_t PCK6_Pos = 14;
    constexpr uint32_t PCK6_Msk = PCK6::mask;

}  // namespace scer

/// SCDR - System Clock Disable Register
namespace scdr {
    /// Disable USB FS Clock
    /// Position: 5, Width: 1
    using USBCLK = BitField<5, 1>;
    constexpr uint32_t USBCLK_Pos = 5;
    constexpr uint32_t USBCLK_Msk = USBCLK::mask;

    /// Programmable Clock 0 Output Disable
    /// Position: 8, Width: 1
    using PCK0 = BitField<8, 1>;
    constexpr uint32_t PCK0_Pos = 8;
    constexpr uint32_t PCK0_Msk = PCK0::mask;

    /// Programmable Clock 1 Output Disable
    /// Position: 9, Width: 1
    using PCK1 = BitField<9, 1>;
    constexpr uint32_t PCK1_Pos = 9;
    constexpr uint32_t PCK1_Msk = PCK1::mask;

    /// Programmable Clock 2 Output Disable
    /// Position: 10, Width: 1
    using PCK2 = BitField<10, 1>;
    constexpr uint32_t PCK2_Pos = 10;
    constexpr uint32_t PCK2_Msk = PCK2::mask;

    /// Programmable Clock 3 Output Disable
    /// Position: 11, Width: 1
    using PCK3 = BitField<11, 1>;
    constexpr uint32_t PCK3_Pos = 11;
    constexpr uint32_t PCK3_Msk = PCK3::mask;

    /// Programmable Clock 4 Output Disable
    /// Position: 12, Width: 1
    using PCK4 = BitField<12, 1>;
    constexpr uint32_t PCK4_Pos = 12;
    constexpr uint32_t PCK4_Msk = PCK4::mask;

    /// Programmable Clock 5 Output Disable
    /// Position: 13, Width: 1
    using PCK5 = BitField<13, 1>;
    constexpr uint32_t PCK5_Pos = 13;
    constexpr uint32_t PCK5_Msk = PCK5::mask;

    /// Programmable Clock 6 Output Disable
    /// Position: 14, Width: 1
    using PCK6 = BitField<14, 1>;
    constexpr uint32_t PCK6_Pos = 14;
    constexpr uint32_t PCK6_Msk = PCK6::mask;

}  // namespace scdr

/// SCSR - System Clock Status Register
namespace scsr {
    /// HCLK Status
    /// Position: 0, Width: 1
    using HCLKS = BitField<0, 1>;
    constexpr uint32_t HCLKS_Pos = 0;
    constexpr uint32_t HCLKS_Msk = HCLKS::mask;

    /// USB FS Clock Status
    /// Position: 5, Width: 1
    using USBCLK = BitField<5, 1>;
    constexpr uint32_t USBCLK_Pos = 5;
    constexpr uint32_t USBCLK_Msk = USBCLK::mask;

    /// Programmable Clock 0 Output Status
    /// Position: 8, Width: 1
    using PCK0 = BitField<8, 1>;
    constexpr uint32_t PCK0_Pos = 8;
    constexpr uint32_t PCK0_Msk = PCK0::mask;

    /// Programmable Clock 1 Output Status
    /// Position: 9, Width: 1
    using PCK1 = BitField<9, 1>;
    constexpr uint32_t PCK1_Pos = 9;
    constexpr uint32_t PCK1_Msk = PCK1::mask;

    /// Programmable Clock 2 Output Status
    /// Position: 10, Width: 1
    using PCK2 = BitField<10, 1>;
    constexpr uint32_t PCK2_Pos = 10;
    constexpr uint32_t PCK2_Msk = PCK2::mask;

    /// Programmable Clock 3 Output Status
    /// Position: 11, Width: 1
    using PCK3 = BitField<11, 1>;
    constexpr uint32_t PCK3_Pos = 11;
    constexpr uint32_t PCK3_Msk = PCK3::mask;

    /// Programmable Clock 4 Output Status
    /// Position: 12, Width: 1
    using PCK4 = BitField<12, 1>;
    constexpr uint32_t PCK4_Pos = 12;
    constexpr uint32_t PCK4_Msk = PCK4::mask;

    /// Programmable Clock 5 Output Status
    /// Position: 13, Width: 1
    using PCK5 = BitField<13, 1>;
    constexpr uint32_t PCK5_Pos = 13;
    constexpr uint32_t PCK5_Msk = PCK5::mask;

    /// Programmable Clock 6 Output Status
    /// Position: 14, Width: 1
    using PCK6 = BitField<14, 1>;
    constexpr uint32_t PCK6_Pos = 14;
    constexpr uint32_t PCK6_Msk = PCK6::mask;

}  // namespace scsr

/// PCER0 - Peripheral Clock Enable Register 0
namespace pcer0 {
    /// Peripheral Clock 7 Enable
    /// Position: 7, Width: 1
    using PID7 = BitField<7, 1>;
    constexpr uint32_t PID7_Pos = 7;
    constexpr uint32_t PID7_Msk = PID7::mask;

    /// Peripheral Clock 8 Enable
    /// Position: 8, Width: 1
    using PID8 = BitField<8, 1>;
    constexpr uint32_t PID8_Pos = 8;
    constexpr uint32_t PID8_Msk = PID8::mask;

    /// Peripheral Clock 9 Enable
    /// Position: 9, Width: 1
    using PID9 = BitField<9, 1>;
    constexpr uint32_t PID9_Pos = 9;
    constexpr uint32_t PID9_Msk = PID9::mask;

    /// Peripheral Clock 10 Enable
    /// Position: 10, Width: 1
    using PID10 = BitField<10, 1>;
    constexpr uint32_t PID10_Pos = 10;
    constexpr uint32_t PID10_Msk = PID10::mask;

    /// Peripheral Clock 11 Enable
    /// Position: 11, Width: 1
    using PID11 = BitField<11, 1>;
    constexpr uint32_t PID11_Pos = 11;
    constexpr uint32_t PID11_Msk = PID11::mask;

    /// Peripheral Clock 12 Enable
    /// Position: 12, Width: 1
    using PID12 = BitField<12, 1>;
    constexpr uint32_t PID12_Pos = 12;
    constexpr uint32_t PID12_Msk = PID12::mask;

    /// Peripheral Clock 13 Enable
    /// Position: 13, Width: 1
    using PID13 = BitField<13, 1>;
    constexpr uint32_t PID13_Pos = 13;
    constexpr uint32_t PID13_Msk = PID13::mask;

    /// Peripheral Clock 14 Enable
    /// Position: 14, Width: 1
    using PID14 = BitField<14, 1>;
    constexpr uint32_t PID14_Pos = 14;
    constexpr uint32_t PID14_Msk = PID14::mask;

    /// Peripheral Clock 15 Enable
    /// Position: 15, Width: 1
    using PID15 = BitField<15, 1>;
    constexpr uint32_t PID15_Pos = 15;
    constexpr uint32_t PID15_Msk = PID15::mask;

    /// Peripheral Clock 16 Enable
    /// Position: 16, Width: 1
    using PID16 = BitField<16, 1>;
    constexpr uint32_t PID16_Pos = 16;
    constexpr uint32_t PID16_Msk = PID16::mask;

    /// Peripheral Clock 17 Enable
    /// Position: 17, Width: 1
    using PID17 = BitField<17, 1>;
    constexpr uint32_t PID17_Pos = 17;
    constexpr uint32_t PID17_Msk = PID17::mask;

    /// Peripheral Clock 18 Enable
    /// Position: 18, Width: 1
    using PID18 = BitField<18, 1>;
    constexpr uint32_t PID18_Pos = 18;
    constexpr uint32_t PID18_Msk = PID18::mask;

    /// Peripheral Clock 19 Enable
    /// Position: 19, Width: 1
    using PID19 = BitField<19, 1>;
    constexpr uint32_t PID19_Pos = 19;
    constexpr uint32_t PID19_Msk = PID19::mask;

    /// Peripheral Clock 20 Enable
    /// Position: 20, Width: 1
    using PID20 = BitField<20, 1>;
    constexpr uint32_t PID20_Pos = 20;
    constexpr uint32_t PID20_Msk = PID20::mask;

    /// Peripheral Clock 21 Enable
    /// Position: 21, Width: 1
    using PID21 = BitField<21, 1>;
    constexpr uint32_t PID21_Pos = 21;
    constexpr uint32_t PID21_Msk = PID21::mask;

    /// Peripheral Clock 22 Enable
    /// Position: 22, Width: 1
    using PID22 = BitField<22, 1>;
    constexpr uint32_t PID22_Pos = 22;
    constexpr uint32_t PID22_Msk = PID22::mask;

    /// Peripheral Clock 23 Enable
    /// Position: 23, Width: 1
    using PID23 = BitField<23, 1>;
    constexpr uint32_t PID23_Pos = 23;
    constexpr uint32_t PID23_Msk = PID23::mask;

    /// Peripheral Clock 24 Enable
    /// Position: 24, Width: 1
    using PID24 = BitField<24, 1>;
    constexpr uint32_t PID24_Pos = 24;
    constexpr uint32_t PID24_Msk = PID24::mask;

    /// Peripheral Clock 25 Enable
    /// Position: 25, Width: 1
    using PID25 = BitField<25, 1>;
    constexpr uint32_t PID25_Pos = 25;
    constexpr uint32_t PID25_Msk = PID25::mask;

    /// Peripheral Clock 26 Enable
    /// Position: 26, Width: 1
    using PID26 = BitField<26, 1>;
    constexpr uint32_t PID26_Pos = 26;
    constexpr uint32_t PID26_Msk = PID26::mask;

    /// Peripheral Clock 27 Enable
    /// Position: 27, Width: 1
    using PID27 = BitField<27, 1>;
    constexpr uint32_t PID27_Pos = 27;
    constexpr uint32_t PID27_Msk = PID27::mask;

    /// Peripheral Clock 28 Enable
    /// Position: 28, Width: 1
    using PID28 = BitField<28, 1>;
    constexpr uint32_t PID28_Pos = 28;
    constexpr uint32_t PID28_Msk = PID28::mask;

    /// Peripheral Clock 29 Enable
    /// Position: 29, Width: 1
    using PID29 = BitField<29, 1>;
    constexpr uint32_t PID29_Pos = 29;
    constexpr uint32_t PID29_Msk = PID29::mask;

    /// Peripheral Clock 30 Enable
    /// Position: 30, Width: 1
    using PID30 = BitField<30, 1>;
    constexpr uint32_t PID30_Pos = 30;
    constexpr uint32_t PID30_Msk = PID30::mask;

    /// Peripheral Clock 31 Enable
    /// Position: 31, Width: 1
    using PID31 = BitField<31, 1>;
    constexpr uint32_t PID31_Pos = 31;
    constexpr uint32_t PID31_Msk = PID31::mask;

}  // namespace pcer0

/// PCDR0 - Peripheral Clock Disable Register 0
namespace pcdr0 {
    /// Peripheral Clock 7 Disable
    /// Position: 7, Width: 1
    using PID7 = BitField<7, 1>;
    constexpr uint32_t PID7_Pos = 7;
    constexpr uint32_t PID7_Msk = PID7::mask;

    /// Peripheral Clock 8 Disable
    /// Position: 8, Width: 1
    using PID8 = BitField<8, 1>;
    constexpr uint32_t PID8_Pos = 8;
    constexpr uint32_t PID8_Msk = PID8::mask;

    /// Peripheral Clock 9 Disable
    /// Position: 9, Width: 1
    using PID9 = BitField<9, 1>;
    constexpr uint32_t PID9_Pos = 9;
    constexpr uint32_t PID9_Msk = PID9::mask;

    /// Peripheral Clock 10 Disable
    /// Position: 10, Width: 1
    using PID10 = BitField<10, 1>;
    constexpr uint32_t PID10_Pos = 10;
    constexpr uint32_t PID10_Msk = PID10::mask;

    /// Peripheral Clock 11 Disable
    /// Position: 11, Width: 1
    using PID11 = BitField<11, 1>;
    constexpr uint32_t PID11_Pos = 11;
    constexpr uint32_t PID11_Msk = PID11::mask;

    /// Peripheral Clock 12 Disable
    /// Position: 12, Width: 1
    using PID12 = BitField<12, 1>;
    constexpr uint32_t PID12_Pos = 12;
    constexpr uint32_t PID12_Msk = PID12::mask;

    /// Peripheral Clock 13 Disable
    /// Position: 13, Width: 1
    using PID13 = BitField<13, 1>;
    constexpr uint32_t PID13_Pos = 13;
    constexpr uint32_t PID13_Msk = PID13::mask;

    /// Peripheral Clock 14 Disable
    /// Position: 14, Width: 1
    using PID14 = BitField<14, 1>;
    constexpr uint32_t PID14_Pos = 14;
    constexpr uint32_t PID14_Msk = PID14::mask;

    /// Peripheral Clock 15 Disable
    /// Position: 15, Width: 1
    using PID15 = BitField<15, 1>;
    constexpr uint32_t PID15_Pos = 15;
    constexpr uint32_t PID15_Msk = PID15::mask;

    /// Peripheral Clock 16 Disable
    /// Position: 16, Width: 1
    using PID16 = BitField<16, 1>;
    constexpr uint32_t PID16_Pos = 16;
    constexpr uint32_t PID16_Msk = PID16::mask;

    /// Peripheral Clock 17 Disable
    /// Position: 17, Width: 1
    using PID17 = BitField<17, 1>;
    constexpr uint32_t PID17_Pos = 17;
    constexpr uint32_t PID17_Msk = PID17::mask;

    /// Peripheral Clock 18 Disable
    /// Position: 18, Width: 1
    using PID18 = BitField<18, 1>;
    constexpr uint32_t PID18_Pos = 18;
    constexpr uint32_t PID18_Msk = PID18::mask;

    /// Peripheral Clock 19 Disable
    /// Position: 19, Width: 1
    using PID19 = BitField<19, 1>;
    constexpr uint32_t PID19_Pos = 19;
    constexpr uint32_t PID19_Msk = PID19::mask;

    /// Peripheral Clock 20 Disable
    /// Position: 20, Width: 1
    using PID20 = BitField<20, 1>;
    constexpr uint32_t PID20_Pos = 20;
    constexpr uint32_t PID20_Msk = PID20::mask;

    /// Peripheral Clock 21 Disable
    /// Position: 21, Width: 1
    using PID21 = BitField<21, 1>;
    constexpr uint32_t PID21_Pos = 21;
    constexpr uint32_t PID21_Msk = PID21::mask;

    /// Peripheral Clock 22 Disable
    /// Position: 22, Width: 1
    using PID22 = BitField<22, 1>;
    constexpr uint32_t PID22_Pos = 22;
    constexpr uint32_t PID22_Msk = PID22::mask;

    /// Peripheral Clock 23 Disable
    /// Position: 23, Width: 1
    using PID23 = BitField<23, 1>;
    constexpr uint32_t PID23_Pos = 23;
    constexpr uint32_t PID23_Msk = PID23::mask;

    /// Peripheral Clock 24 Disable
    /// Position: 24, Width: 1
    using PID24 = BitField<24, 1>;
    constexpr uint32_t PID24_Pos = 24;
    constexpr uint32_t PID24_Msk = PID24::mask;

    /// Peripheral Clock 25 Disable
    /// Position: 25, Width: 1
    using PID25 = BitField<25, 1>;
    constexpr uint32_t PID25_Pos = 25;
    constexpr uint32_t PID25_Msk = PID25::mask;

    /// Peripheral Clock 26 Disable
    /// Position: 26, Width: 1
    using PID26 = BitField<26, 1>;
    constexpr uint32_t PID26_Pos = 26;
    constexpr uint32_t PID26_Msk = PID26::mask;

    /// Peripheral Clock 27 Disable
    /// Position: 27, Width: 1
    using PID27 = BitField<27, 1>;
    constexpr uint32_t PID27_Pos = 27;
    constexpr uint32_t PID27_Msk = PID27::mask;

    /// Peripheral Clock 28 Disable
    /// Position: 28, Width: 1
    using PID28 = BitField<28, 1>;
    constexpr uint32_t PID28_Pos = 28;
    constexpr uint32_t PID28_Msk = PID28::mask;

    /// Peripheral Clock 29 Disable
    /// Position: 29, Width: 1
    using PID29 = BitField<29, 1>;
    constexpr uint32_t PID29_Pos = 29;
    constexpr uint32_t PID29_Msk = PID29::mask;

    /// Peripheral Clock 30 Disable
    /// Position: 30, Width: 1
    using PID30 = BitField<30, 1>;
    constexpr uint32_t PID30_Pos = 30;
    constexpr uint32_t PID30_Msk = PID30::mask;

    /// Peripheral Clock 31 Disable
    /// Position: 31, Width: 1
    using PID31 = BitField<31, 1>;
    constexpr uint32_t PID31_Pos = 31;
    constexpr uint32_t PID31_Msk = PID31::mask;

}  // namespace pcdr0

/// PCSR0 - Peripheral Clock Status Register 0
namespace pcsr0 {
    /// Peripheral Clock 7 Status
    /// Position: 7, Width: 1
    using PID7 = BitField<7, 1>;
    constexpr uint32_t PID7_Pos = 7;
    constexpr uint32_t PID7_Msk = PID7::mask;

    /// Peripheral Clock 8 Status
    /// Position: 8, Width: 1
    using PID8 = BitField<8, 1>;
    constexpr uint32_t PID8_Pos = 8;
    constexpr uint32_t PID8_Msk = PID8::mask;

    /// Peripheral Clock 9 Status
    /// Position: 9, Width: 1
    using PID9 = BitField<9, 1>;
    constexpr uint32_t PID9_Pos = 9;
    constexpr uint32_t PID9_Msk = PID9::mask;

    /// Peripheral Clock 10 Status
    /// Position: 10, Width: 1
    using PID10 = BitField<10, 1>;
    constexpr uint32_t PID10_Pos = 10;
    constexpr uint32_t PID10_Msk = PID10::mask;

    /// Peripheral Clock 11 Status
    /// Position: 11, Width: 1
    using PID11 = BitField<11, 1>;
    constexpr uint32_t PID11_Pos = 11;
    constexpr uint32_t PID11_Msk = PID11::mask;

    /// Peripheral Clock 12 Status
    /// Position: 12, Width: 1
    using PID12 = BitField<12, 1>;
    constexpr uint32_t PID12_Pos = 12;
    constexpr uint32_t PID12_Msk = PID12::mask;

    /// Peripheral Clock 13 Status
    /// Position: 13, Width: 1
    using PID13 = BitField<13, 1>;
    constexpr uint32_t PID13_Pos = 13;
    constexpr uint32_t PID13_Msk = PID13::mask;

    /// Peripheral Clock 14 Status
    /// Position: 14, Width: 1
    using PID14 = BitField<14, 1>;
    constexpr uint32_t PID14_Pos = 14;
    constexpr uint32_t PID14_Msk = PID14::mask;

    /// Peripheral Clock 15 Status
    /// Position: 15, Width: 1
    using PID15 = BitField<15, 1>;
    constexpr uint32_t PID15_Pos = 15;
    constexpr uint32_t PID15_Msk = PID15::mask;

    /// Peripheral Clock 16 Status
    /// Position: 16, Width: 1
    using PID16 = BitField<16, 1>;
    constexpr uint32_t PID16_Pos = 16;
    constexpr uint32_t PID16_Msk = PID16::mask;

    /// Peripheral Clock 17 Status
    /// Position: 17, Width: 1
    using PID17 = BitField<17, 1>;
    constexpr uint32_t PID17_Pos = 17;
    constexpr uint32_t PID17_Msk = PID17::mask;

    /// Peripheral Clock 18 Status
    /// Position: 18, Width: 1
    using PID18 = BitField<18, 1>;
    constexpr uint32_t PID18_Pos = 18;
    constexpr uint32_t PID18_Msk = PID18::mask;

    /// Peripheral Clock 19 Status
    /// Position: 19, Width: 1
    using PID19 = BitField<19, 1>;
    constexpr uint32_t PID19_Pos = 19;
    constexpr uint32_t PID19_Msk = PID19::mask;

    /// Peripheral Clock 20 Status
    /// Position: 20, Width: 1
    using PID20 = BitField<20, 1>;
    constexpr uint32_t PID20_Pos = 20;
    constexpr uint32_t PID20_Msk = PID20::mask;

    /// Peripheral Clock 21 Status
    /// Position: 21, Width: 1
    using PID21 = BitField<21, 1>;
    constexpr uint32_t PID21_Pos = 21;
    constexpr uint32_t PID21_Msk = PID21::mask;

    /// Peripheral Clock 22 Status
    /// Position: 22, Width: 1
    using PID22 = BitField<22, 1>;
    constexpr uint32_t PID22_Pos = 22;
    constexpr uint32_t PID22_Msk = PID22::mask;

    /// Peripheral Clock 23 Status
    /// Position: 23, Width: 1
    using PID23 = BitField<23, 1>;
    constexpr uint32_t PID23_Pos = 23;
    constexpr uint32_t PID23_Msk = PID23::mask;

    /// Peripheral Clock 24 Status
    /// Position: 24, Width: 1
    using PID24 = BitField<24, 1>;
    constexpr uint32_t PID24_Pos = 24;
    constexpr uint32_t PID24_Msk = PID24::mask;

    /// Peripheral Clock 25 Status
    /// Position: 25, Width: 1
    using PID25 = BitField<25, 1>;
    constexpr uint32_t PID25_Pos = 25;
    constexpr uint32_t PID25_Msk = PID25::mask;

    /// Peripheral Clock 26 Status
    /// Position: 26, Width: 1
    using PID26 = BitField<26, 1>;
    constexpr uint32_t PID26_Pos = 26;
    constexpr uint32_t PID26_Msk = PID26::mask;

    /// Peripheral Clock 27 Status
    /// Position: 27, Width: 1
    using PID27 = BitField<27, 1>;
    constexpr uint32_t PID27_Pos = 27;
    constexpr uint32_t PID27_Msk = PID27::mask;

    /// Peripheral Clock 28 Status
    /// Position: 28, Width: 1
    using PID28 = BitField<28, 1>;
    constexpr uint32_t PID28_Pos = 28;
    constexpr uint32_t PID28_Msk = PID28::mask;

    /// Peripheral Clock 29 Status
    /// Position: 29, Width: 1
    using PID29 = BitField<29, 1>;
    constexpr uint32_t PID29_Pos = 29;
    constexpr uint32_t PID29_Msk = PID29::mask;

    /// Peripheral Clock 30 Status
    /// Position: 30, Width: 1
    using PID30 = BitField<30, 1>;
    constexpr uint32_t PID30_Pos = 30;
    constexpr uint32_t PID30_Msk = PID30::mask;

    /// Peripheral Clock 31 Status
    /// Position: 31, Width: 1
    using PID31 = BitField<31, 1>;
    constexpr uint32_t PID31_Pos = 31;
    constexpr uint32_t PID31_Msk = PID31::mask;

}  // namespace pcsr0

/// CKGR_UCKR - UTMI Clock Register
namespace ckgr_uckr {
    /// UTMI PLL Enable
    /// Position: 16, Width: 1
    using UPLLEN = BitField<16, 1>;
    constexpr uint32_t UPLLEN_Pos = 16;
    constexpr uint32_t UPLLEN_Msk = UPLLEN::mask;

    /// UTMI PLL Start-up Time
    /// Position: 20, Width: 4
    using UPLLCOUNT = BitField<20, 4>;
    constexpr uint32_t UPLLCOUNT_Pos = 20;
    constexpr uint32_t UPLLCOUNT_Msk = UPLLCOUNT::mask;

}  // namespace ckgr_uckr

/// CKGR_MOR - Main Oscillator Register
namespace ckgr_mor {
    /// Main Crystal Oscillator Enable
    /// Position: 0, Width: 1
    using MOSCXTEN = BitField<0, 1>;
    constexpr uint32_t MOSCXTEN_Pos = 0;
    constexpr uint32_t MOSCXTEN_Msk = MOSCXTEN::mask;

    /// Main Crystal Oscillator Bypass
    /// Position: 1, Width: 1
    using MOSCXTBY = BitField<1, 1>;
    constexpr uint32_t MOSCXTBY_Pos = 1;
    constexpr uint32_t MOSCXTBY_Msk = MOSCXTBY::mask;

    /// Wait Mode Command (Write-only)
    /// Position: 2, Width: 1
    using WAITMODE = BitField<2, 1>;
    constexpr uint32_t WAITMODE_Pos = 2;
    constexpr uint32_t WAITMODE_Msk = WAITMODE::mask;

    /// Main RC Oscillator Enable
    /// Position: 3, Width: 1
    using MOSCRCEN = BitField<3, 1>;
    constexpr uint32_t MOSCRCEN_Pos = 3;
    constexpr uint32_t MOSCRCEN_Msk = MOSCRCEN::mask;

    /// Main RC Oscillator Frequency Selection
    /// Position: 4, Width: 3
    using MOSCRCF = BitField<4, 3>;
    constexpr uint32_t MOSCRCF_Pos = 4;
    constexpr uint32_t MOSCRCF_Msk = MOSCRCF::mask;
    /// Enumerated values for MOSCRCF
    namespace moscrcf {
        constexpr uint32_t _4_MHz = 0;
        constexpr uint32_t _8_MHz = 1;
        constexpr uint32_t _12_MHz = 2;
    }

    /// Main Crystal Oscillator Startup Time
    /// Position: 8, Width: 8
    using MOSCXTST = BitField<8, 8>;
    constexpr uint32_t MOSCXTST_Pos = 8;
    constexpr uint32_t MOSCXTST_Msk = MOSCXTST::mask;

    /// Write Access Password
    /// Position: 16, Width: 8
    using KEY = BitField<16, 8>;
    constexpr uint32_t KEY_Pos = 16;
    constexpr uint32_t KEY_Msk = KEY::mask;
    /// Enumerated values for KEY
    namespace key {
        constexpr uint32_t PASSWD = 55;
    }

    /// Main Clock Oscillator Selection
    /// Position: 24, Width: 1
    using MOSCSEL = BitField<24, 1>;
    constexpr uint32_t MOSCSEL_Pos = 24;
    constexpr uint32_t MOSCSEL_Msk = MOSCSEL::mask;

    /// Clock Failure Detector Enable
    /// Position: 25, Width: 1
    using CFDEN = BitField<25, 1>;
    constexpr uint32_t CFDEN_Pos = 25;
    constexpr uint32_t CFDEN_Msk = CFDEN::mask;

    /// 32.768 kHz Crystal Oscillator Frequency Monitoring Enable
    /// Position: 26, Width: 1
    using XT32KFME = BitField<26, 1>;
    constexpr uint32_t XT32KFME_Pos = 26;
    constexpr uint32_t XT32KFME_Msk = XT32KFME::mask;

}  // namespace ckgr_mor

/// CKGR_MCFR - Main Clock Frequency Register
namespace ckgr_mcfr {
    /// Main Clock Frequency
    /// Position: 0, Width: 16
    using MAINF = BitField<0, 16>;
    constexpr uint32_t MAINF_Pos = 0;
    constexpr uint32_t MAINF_Msk = MAINF::mask;

    /// Main Clock Frequency Measure Ready
    /// Position: 16, Width: 1
    using MAINFRDY = BitField<16, 1>;
    constexpr uint32_t MAINFRDY_Pos = 16;
    constexpr uint32_t MAINFRDY_Msk = MAINFRDY::mask;

    /// RC Oscillator Frequency Measure (write-only)
    /// Position: 20, Width: 1
    using RCMEAS = BitField<20, 1>;
    constexpr uint32_t RCMEAS_Pos = 20;
    constexpr uint32_t RCMEAS_Msk = RCMEAS::mask;

    /// Counter Clock Source Selection
    /// Position: 24, Width: 1
    using CCSS = BitField<24, 1>;
    constexpr uint32_t CCSS_Pos = 24;
    constexpr uint32_t CCSS_Msk = CCSS::mask;

}  // namespace ckgr_mcfr

/// CKGR_PLLAR - PLLA Register
namespace ckgr_pllar {
    /// PLLA Front End Divider
    /// Position: 0, Width: 8
    using DIVA = BitField<0, 8>;
    constexpr uint32_t DIVA_Pos = 0;
    constexpr uint32_t DIVA_Msk = DIVA::mask;
    /// Enumerated values for DIVA
    namespace diva {
        constexpr uint32_t _0 = 0;
        constexpr uint32_t BYPASS = 1;
    }

    /// PLLA Counter
    /// Position: 8, Width: 6
    using PLLACOUNT = BitField<8, 6>;
    constexpr uint32_t PLLACOUNT_Pos = 8;
    constexpr uint32_t PLLACOUNT_Msk = PLLACOUNT::mask;

    /// PLLA Multiplier
    /// Position: 16, Width: 11
    using MULA = BitField<16, 11>;
    constexpr uint32_t MULA_Pos = 16;
    constexpr uint32_t MULA_Msk = MULA::mask;

    /// Must Be Set to 1
    /// Position: 29, Width: 1
    using ONE = BitField<29, 1>;
    constexpr uint32_t ONE_Pos = 29;
    constexpr uint32_t ONE_Msk = ONE::mask;

}  // namespace ckgr_pllar

/// MCKR - Master Clock Register
namespace mckr {
    /// Master Clock Source Selection
    /// Position: 0, Width: 2
    using CSS = BitField<0, 2>;
    constexpr uint32_t CSS_Pos = 0;
    constexpr uint32_t CSS_Msk = CSS::mask;
    /// Enumerated values for CSS
    namespace css {
        constexpr uint32_t SLOW_CLK = 0;
        constexpr uint32_t MAIN_CLK = 1;
        constexpr uint32_t PLLA_CLK = 2;
        constexpr uint32_t UPLL_CLK = 3;
    }

    /// Processor Clock Prescaler
    /// Position: 4, Width: 3
    using PRES = BitField<4, 3>;
    constexpr uint32_t PRES_Pos = 4;
    constexpr uint32_t PRES_Msk = PRES::mask;
    /// Enumerated values for PRES
    namespace pres {
        constexpr uint32_t CLK_1 = 0;
        constexpr uint32_t CLK_2 = 1;
        constexpr uint32_t CLK_4 = 2;
        constexpr uint32_t CLK_8 = 3;
        constexpr uint32_t CLK_16 = 4;
        constexpr uint32_t CLK_32 = 5;
        constexpr uint32_t CLK_64 = 6;
        constexpr uint32_t CLK_3 = 7;
    }

    /// Master Clock Division
    /// Position: 8, Width: 2
    using MDIV = BitField<8, 2>;
    constexpr uint32_t MDIV_Pos = 8;
    constexpr uint32_t MDIV_Msk = MDIV::mask;
    /// Enumerated values for MDIV
    namespace mdiv {
        constexpr uint32_t EQ_PCK = 0;
        constexpr uint32_t PCK_DIV2 = 1;
        constexpr uint32_t PCK_DIV4 = 2;
        constexpr uint32_t PCK_DIV3 = 3;
    }

    /// UPLL Divider by 2
    /// Position: 13, Width: 1
    using UPLLDIV2 = BitField<13, 1>;
    constexpr uint32_t UPLLDIV2_Pos = 13;
    constexpr uint32_t UPLLDIV2_Msk = UPLLDIV2::mask;

}  // namespace mckr

/// USB - USB Clock Register
namespace usb {
    /// USB Input Clock Selection
    /// Position: 0, Width: 1
    using USBS = BitField<0, 1>;
    constexpr uint32_t USBS_Pos = 0;
    constexpr uint32_t USBS_Msk = USBS::mask;

    /// Divider for USB_48M
    /// Position: 8, Width: 4
    using USBDIV = BitField<8, 4>;
    constexpr uint32_t USBDIV_Pos = 8;
    constexpr uint32_t USBDIV_Msk = USBDIV::mask;

}  // namespace usb

/// PCK[8] - Programmable Clock Register
namespace pck[8] {
    /// Programmable Clock Source Selection
    /// Position: 0, Width: 3
    using CSS = BitField<0, 3>;
    constexpr uint32_t CSS_Pos = 0;
    constexpr uint32_t CSS_Msk = CSS::mask;
    /// Enumerated values for CSS
    namespace css {
        constexpr uint32_t SLOW_CLK = 0;
        constexpr uint32_t MAIN_CLK = 1;
        constexpr uint32_t PLLA_CLK = 2;
        constexpr uint32_t UPLL_CLK = 3;
        constexpr uint32_t MCK = 4;
    }

    /// Programmable Clock Prescaler
    /// Position: 4, Width: 8
    using PRES = BitField<4, 8>;
    constexpr uint32_t PRES_Pos = 4;
    constexpr uint32_t PRES_Msk = PRES::mask;

}  // namespace pck[8]

/// IER - Interrupt Enable Register
namespace ier {
    /// Main Crystal Oscillator Status Interrupt Enable
    /// Position: 0, Width: 1
    using MOSCXTS = BitField<0, 1>;
    constexpr uint32_t MOSCXTS_Pos = 0;
    constexpr uint32_t MOSCXTS_Msk = MOSCXTS::mask;

    /// PLLA Lock Interrupt Enable
    /// Position: 1, Width: 1
    using LOCKA = BitField<1, 1>;
    constexpr uint32_t LOCKA_Pos = 1;
    constexpr uint32_t LOCKA_Msk = LOCKA::mask;

    /// Master Clock Ready Interrupt Enable
    /// Position: 3, Width: 1
    using MCKRDY = BitField<3, 1>;
    constexpr uint32_t MCKRDY_Pos = 3;
    constexpr uint32_t MCKRDY_Msk = MCKRDY::mask;

    /// UTMI PLL Lock Interrupt Enable
    /// Position: 6, Width: 1
    using LOCKU = BitField<6, 1>;
    constexpr uint32_t LOCKU_Pos = 6;
    constexpr uint32_t LOCKU_Msk = LOCKU::mask;

    /// Programmable Clock Ready 0 Interrupt Enable
    /// Position: 8, Width: 1
    using PCKRDY0 = BitField<8, 1>;
    constexpr uint32_t PCKRDY0_Pos = 8;
    constexpr uint32_t PCKRDY0_Msk = PCKRDY0::mask;

    /// Programmable Clock Ready 1 Interrupt Enable
    /// Position: 9, Width: 1
    using PCKRDY1 = BitField<9, 1>;
    constexpr uint32_t PCKRDY1_Pos = 9;
    constexpr uint32_t PCKRDY1_Msk = PCKRDY1::mask;

    /// Programmable Clock Ready 2 Interrupt Enable
    /// Position: 10, Width: 1
    using PCKRDY2 = BitField<10, 1>;
    constexpr uint32_t PCKRDY2_Pos = 10;
    constexpr uint32_t PCKRDY2_Msk = PCKRDY2::mask;

    /// Programmable Clock Ready 3 Interrupt Enable
    /// Position: 11, Width: 1
    using PCKRDY3 = BitField<11, 1>;
    constexpr uint32_t PCKRDY3_Pos = 11;
    constexpr uint32_t PCKRDY3_Msk = PCKRDY3::mask;

    /// Programmable Clock Ready 4 Interrupt Enable
    /// Position: 12, Width: 1
    using PCKRDY4 = BitField<12, 1>;
    constexpr uint32_t PCKRDY4_Pos = 12;
    constexpr uint32_t PCKRDY4_Msk = PCKRDY4::mask;

    /// Programmable Clock Ready 5 Interrupt Enable
    /// Position: 13, Width: 1
    using PCKRDY5 = BitField<13, 1>;
    constexpr uint32_t PCKRDY5_Pos = 13;
    constexpr uint32_t PCKRDY5_Msk = PCKRDY5::mask;

    /// Programmable Clock Ready 6 Interrupt Enable
    /// Position: 14, Width: 1
    using PCKRDY6 = BitField<14, 1>;
    constexpr uint32_t PCKRDY6_Pos = 14;
    constexpr uint32_t PCKRDY6_Msk = PCKRDY6::mask;

    /// Main Clock Source Oscillator Selection Status Interrupt Enable
    /// Position: 16, Width: 1
    using MOSCSELS = BitField<16, 1>;
    constexpr uint32_t MOSCSELS_Pos = 16;
    constexpr uint32_t MOSCSELS_Msk = MOSCSELS::mask;

    /// Main RC Oscillator Status Interrupt Enable
    /// Position: 17, Width: 1
    using MOSCRCS = BitField<17, 1>;
    constexpr uint32_t MOSCRCS_Pos = 17;
    constexpr uint32_t MOSCRCS_Msk = MOSCRCS::mask;

    /// Clock Failure Detector Event Interrupt Enable
    /// Position: 18, Width: 1
    using CFDEV = BitField<18, 1>;
    constexpr uint32_t CFDEV_Pos = 18;
    constexpr uint32_t CFDEV_Msk = CFDEV::mask;

    /// 32.768 kHz Crystal Oscillator Error Interrupt Enable
    /// Position: 21, Width: 1
    using XT32KERR = BitField<21, 1>;
    constexpr uint32_t XT32KERR_Pos = 21;
    constexpr uint32_t XT32KERR_Msk = XT32KERR::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Main Crystal Oscillator Status Interrupt Disable
    /// Position: 0, Width: 1
    using MOSCXTS = BitField<0, 1>;
    constexpr uint32_t MOSCXTS_Pos = 0;
    constexpr uint32_t MOSCXTS_Msk = MOSCXTS::mask;

    /// PLLA Lock Interrupt Disable
    /// Position: 1, Width: 1
    using LOCKA = BitField<1, 1>;
    constexpr uint32_t LOCKA_Pos = 1;
    constexpr uint32_t LOCKA_Msk = LOCKA::mask;

    /// Master Clock Ready Interrupt Disable
    /// Position: 3, Width: 1
    using MCKRDY = BitField<3, 1>;
    constexpr uint32_t MCKRDY_Pos = 3;
    constexpr uint32_t MCKRDY_Msk = MCKRDY::mask;

    /// UTMI PLL Lock Interrupt Disable
    /// Position: 6, Width: 1
    using LOCKU = BitField<6, 1>;
    constexpr uint32_t LOCKU_Pos = 6;
    constexpr uint32_t LOCKU_Msk = LOCKU::mask;

    /// Programmable Clock Ready 0 Interrupt Disable
    /// Position: 8, Width: 1
    using PCKRDY0 = BitField<8, 1>;
    constexpr uint32_t PCKRDY0_Pos = 8;
    constexpr uint32_t PCKRDY0_Msk = PCKRDY0::mask;

    /// Programmable Clock Ready 1 Interrupt Disable
    /// Position: 9, Width: 1
    using PCKRDY1 = BitField<9, 1>;
    constexpr uint32_t PCKRDY1_Pos = 9;
    constexpr uint32_t PCKRDY1_Msk = PCKRDY1::mask;

    /// Programmable Clock Ready 2 Interrupt Disable
    /// Position: 10, Width: 1
    using PCKRDY2 = BitField<10, 1>;
    constexpr uint32_t PCKRDY2_Pos = 10;
    constexpr uint32_t PCKRDY2_Msk = PCKRDY2::mask;

    /// Programmable Clock Ready 3 Interrupt Disable
    /// Position: 11, Width: 1
    using PCKRDY3 = BitField<11, 1>;
    constexpr uint32_t PCKRDY3_Pos = 11;
    constexpr uint32_t PCKRDY3_Msk = PCKRDY3::mask;

    /// Programmable Clock Ready 4 Interrupt Disable
    /// Position: 12, Width: 1
    using PCKRDY4 = BitField<12, 1>;
    constexpr uint32_t PCKRDY4_Pos = 12;
    constexpr uint32_t PCKRDY4_Msk = PCKRDY4::mask;

    /// Programmable Clock Ready 5 Interrupt Disable
    /// Position: 13, Width: 1
    using PCKRDY5 = BitField<13, 1>;
    constexpr uint32_t PCKRDY5_Pos = 13;
    constexpr uint32_t PCKRDY5_Msk = PCKRDY5::mask;

    /// Programmable Clock Ready 6 Interrupt Disable
    /// Position: 14, Width: 1
    using PCKRDY6 = BitField<14, 1>;
    constexpr uint32_t PCKRDY6_Pos = 14;
    constexpr uint32_t PCKRDY6_Msk = PCKRDY6::mask;

    /// Main Clock Source Oscillator Selection Status Interrupt Disable
    /// Position: 16, Width: 1
    using MOSCSELS = BitField<16, 1>;
    constexpr uint32_t MOSCSELS_Pos = 16;
    constexpr uint32_t MOSCSELS_Msk = MOSCSELS::mask;

    /// Main RC Status Interrupt Disable
    /// Position: 17, Width: 1
    using MOSCRCS = BitField<17, 1>;
    constexpr uint32_t MOSCRCS_Pos = 17;
    constexpr uint32_t MOSCRCS_Msk = MOSCRCS::mask;

    /// Clock Failure Detector Event Interrupt Disable
    /// Position: 18, Width: 1
    using CFDEV = BitField<18, 1>;
    constexpr uint32_t CFDEV_Pos = 18;
    constexpr uint32_t CFDEV_Msk = CFDEV::mask;

    /// 32.768 kHz Crystal Oscillator Error Interrupt Disable
    /// Position: 21, Width: 1
    using XT32KERR = BitField<21, 1>;
    constexpr uint32_t XT32KERR_Pos = 21;
    constexpr uint32_t XT32KERR_Msk = XT32KERR::mask;

}  // namespace idr

/// SR - Status Register
namespace sr {
    /// Main Crystal Oscillator Status
    /// Position: 0, Width: 1
    using MOSCXTS = BitField<0, 1>;
    constexpr uint32_t MOSCXTS_Pos = 0;
    constexpr uint32_t MOSCXTS_Msk = MOSCXTS::mask;

    /// PLLA Lock Status
    /// Position: 1, Width: 1
    using LOCKA = BitField<1, 1>;
    constexpr uint32_t LOCKA_Pos = 1;
    constexpr uint32_t LOCKA_Msk = LOCKA::mask;

    /// Master Clock Status
    /// Position: 3, Width: 1
    using MCKRDY = BitField<3, 1>;
    constexpr uint32_t MCKRDY_Pos = 3;
    constexpr uint32_t MCKRDY_Msk = MCKRDY::mask;

    /// UTMI PLL Lock Status
    /// Position: 6, Width: 1
    using LOCKU = BitField<6, 1>;
    constexpr uint32_t LOCKU_Pos = 6;
    constexpr uint32_t LOCKU_Msk = LOCKU::mask;

    /// Slow Clock Source Oscillator Selection
    /// Position: 7, Width: 1
    using OSCSELS = BitField<7, 1>;
    constexpr uint32_t OSCSELS_Pos = 7;
    constexpr uint32_t OSCSELS_Msk = OSCSELS::mask;

    /// Programmable Clock Ready 0 Status
    /// Position: 8, Width: 1
    using PCKRDY0 = BitField<8, 1>;
    constexpr uint32_t PCKRDY0_Pos = 8;
    constexpr uint32_t PCKRDY0_Msk = PCKRDY0::mask;

    /// Programmable Clock Ready 1 Status
    /// Position: 9, Width: 1
    using PCKRDY1 = BitField<9, 1>;
    constexpr uint32_t PCKRDY1_Pos = 9;
    constexpr uint32_t PCKRDY1_Msk = PCKRDY1::mask;

    /// Programmable Clock Ready 2 Status
    /// Position: 10, Width: 1
    using PCKRDY2 = BitField<10, 1>;
    constexpr uint32_t PCKRDY2_Pos = 10;
    constexpr uint32_t PCKRDY2_Msk = PCKRDY2::mask;

    /// Programmable Clock Ready 3 Status
    /// Position: 11, Width: 1
    using PCKRDY3 = BitField<11, 1>;
    constexpr uint32_t PCKRDY3_Pos = 11;
    constexpr uint32_t PCKRDY3_Msk = PCKRDY3::mask;

    /// Programmable Clock Ready 4 Status
    /// Position: 12, Width: 1
    using PCKRDY4 = BitField<12, 1>;
    constexpr uint32_t PCKRDY4_Pos = 12;
    constexpr uint32_t PCKRDY4_Msk = PCKRDY4::mask;

    /// Programmable Clock Ready 5 Status
    /// Position: 13, Width: 1
    using PCKRDY5 = BitField<13, 1>;
    constexpr uint32_t PCKRDY5_Pos = 13;
    constexpr uint32_t PCKRDY5_Msk = PCKRDY5::mask;

    /// Programmable Clock Ready 6 Status
    /// Position: 14, Width: 1
    using PCKRDY6 = BitField<14, 1>;
    constexpr uint32_t PCKRDY6_Pos = 14;
    constexpr uint32_t PCKRDY6_Msk = PCKRDY6::mask;

    /// Main Clock Source Oscillator Selection Status
    /// Position: 16, Width: 1
    using MOSCSELS = BitField<16, 1>;
    constexpr uint32_t MOSCSELS_Pos = 16;
    constexpr uint32_t MOSCSELS_Msk = MOSCSELS::mask;

    /// Main RC Oscillator Status
    /// Position: 17, Width: 1
    using MOSCRCS = BitField<17, 1>;
    constexpr uint32_t MOSCRCS_Pos = 17;
    constexpr uint32_t MOSCRCS_Msk = MOSCRCS::mask;

    /// Clock Failure Detector Event
    /// Position: 18, Width: 1
    using CFDEV = BitField<18, 1>;
    constexpr uint32_t CFDEV_Pos = 18;
    constexpr uint32_t CFDEV_Msk = CFDEV::mask;

    /// Clock Failure Detector Status
    /// Position: 19, Width: 1
    using CFDS = BitField<19, 1>;
    constexpr uint32_t CFDS_Pos = 19;
    constexpr uint32_t CFDS_Msk = CFDS::mask;

    /// Clock Failure Detector Fault Output Status
    /// Position: 20, Width: 1
    using FOS = BitField<20, 1>;
    constexpr uint32_t FOS_Pos = 20;
    constexpr uint32_t FOS_Msk = FOS::mask;

    /// Slow Crystal Oscillator Error
    /// Position: 21, Width: 1
    using XT32KERR = BitField<21, 1>;
    constexpr uint32_t XT32KERR_Pos = 21;
    constexpr uint32_t XT32KERR_Msk = XT32KERR::mask;

}  // namespace sr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Main Crystal Oscillator Status Interrupt Mask
    /// Position: 0, Width: 1
    using MOSCXTS = BitField<0, 1>;
    constexpr uint32_t MOSCXTS_Pos = 0;
    constexpr uint32_t MOSCXTS_Msk = MOSCXTS::mask;

    /// PLLA Lock Interrupt Mask
    /// Position: 1, Width: 1
    using LOCKA = BitField<1, 1>;
    constexpr uint32_t LOCKA_Pos = 1;
    constexpr uint32_t LOCKA_Msk = LOCKA::mask;

    /// Master Clock Ready Interrupt Mask
    /// Position: 3, Width: 1
    using MCKRDY = BitField<3, 1>;
    constexpr uint32_t MCKRDY_Pos = 3;
    constexpr uint32_t MCKRDY_Msk = MCKRDY::mask;

    /// UTMI PLL Lock Interrupt Mask
    /// Position: 6, Width: 1
    using LOCKU = BitField<6, 1>;
    constexpr uint32_t LOCKU_Pos = 6;
    constexpr uint32_t LOCKU_Msk = LOCKU::mask;

    /// Programmable Clock Ready 0 Interrupt Mask
    /// Position: 8, Width: 1
    using PCKRDY0 = BitField<8, 1>;
    constexpr uint32_t PCKRDY0_Pos = 8;
    constexpr uint32_t PCKRDY0_Msk = PCKRDY0::mask;

    /// Programmable Clock Ready 1 Interrupt Mask
    /// Position: 9, Width: 1
    using PCKRDY1 = BitField<9, 1>;
    constexpr uint32_t PCKRDY1_Pos = 9;
    constexpr uint32_t PCKRDY1_Msk = PCKRDY1::mask;

    /// Programmable Clock Ready 2 Interrupt Mask
    /// Position: 10, Width: 1
    using PCKRDY2 = BitField<10, 1>;
    constexpr uint32_t PCKRDY2_Pos = 10;
    constexpr uint32_t PCKRDY2_Msk = PCKRDY2::mask;

    /// Programmable Clock Ready 3 Interrupt Mask
    /// Position: 11, Width: 1
    using PCKRDY3 = BitField<11, 1>;
    constexpr uint32_t PCKRDY3_Pos = 11;
    constexpr uint32_t PCKRDY3_Msk = PCKRDY3::mask;

    /// Programmable Clock Ready 4 Interrupt Mask
    /// Position: 12, Width: 1
    using PCKRDY4 = BitField<12, 1>;
    constexpr uint32_t PCKRDY4_Pos = 12;
    constexpr uint32_t PCKRDY4_Msk = PCKRDY4::mask;

    /// Programmable Clock Ready 5 Interrupt Mask
    /// Position: 13, Width: 1
    using PCKRDY5 = BitField<13, 1>;
    constexpr uint32_t PCKRDY5_Pos = 13;
    constexpr uint32_t PCKRDY5_Msk = PCKRDY5::mask;

    /// Programmable Clock Ready 6 Interrupt Mask
    /// Position: 14, Width: 1
    using PCKRDY6 = BitField<14, 1>;
    constexpr uint32_t PCKRDY6_Pos = 14;
    constexpr uint32_t PCKRDY6_Msk = PCKRDY6::mask;

    /// Main Clock Source Oscillator Selection Status Interrupt Mask
    /// Position: 16, Width: 1
    using MOSCSELS = BitField<16, 1>;
    constexpr uint32_t MOSCSELS_Pos = 16;
    constexpr uint32_t MOSCSELS_Msk = MOSCSELS::mask;

    /// Main RC Status Interrupt Mask
    /// Position: 17, Width: 1
    using MOSCRCS = BitField<17, 1>;
    constexpr uint32_t MOSCRCS_Pos = 17;
    constexpr uint32_t MOSCRCS_Msk = MOSCRCS::mask;

    /// Clock Failure Detector Event Interrupt Mask
    /// Position: 18, Width: 1
    using CFDEV = BitField<18, 1>;
    constexpr uint32_t CFDEV_Pos = 18;
    constexpr uint32_t CFDEV_Msk = CFDEV::mask;

    /// 32.768 kHz Crystal Oscillator Error Interrupt Mask
    /// Position: 21, Width: 1
    using XT32KERR = BitField<21, 1>;
    constexpr uint32_t XT32KERR_Pos = 21;
    constexpr uint32_t XT32KERR_Msk = XT32KERR::mask;

}  // namespace imr

/// FSMR - Fast Startup Mode Register
namespace fsmr {
    /// Fast Startup Input Enable 0
    /// Position: 0, Width: 1
    using FSTT0 = BitField<0, 1>;
    constexpr uint32_t FSTT0_Pos = 0;
    constexpr uint32_t FSTT0_Msk = FSTT0::mask;

    /// Fast Startup Input Enable 1
    /// Position: 1, Width: 1
    using FSTT1 = BitField<1, 1>;
    constexpr uint32_t FSTT1_Pos = 1;
    constexpr uint32_t FSTT1_Msk = FSTT1::mask;

    /// Fast Startup Input Enable 2
    /// Position: 2, Width: 1
    using FSTT2 = BitField<2, 1>;
    constexpr uint32_t FSTT2_Pos = 2;
    constexpr uint32_t FSTT2_Msk = FSTT2::mask;

    /// Fast Startup Input Enable 3
    /// Position: 3, Width: 1
    using FSTT3 = BitField<3, 1>;
    constexpr uint32_t FSTT3_Pos = 3;
    constexpr uint32_t FSTT3_Msk = FSTT3::mask;

    /// Fast Startup Input Enable 4
    /// Position: 4, Width: 1
    using FSTT4 = BitField<4, 1>;
    constexpr uint32_t FSTT4_Pos = 4;
    constexpr uint32_t FSTT4_Msk = FSTT4::mask;

    /// Fast Startup Input Enable 5
    /// Position: 5, Width: 1
    using FSTT5 = BitField<5, 1>;
    constexpr uint32_t FSTT5_Pos = 5;
    constexpr uint32_t FSTT5_Msk = FSTT5::mask;

    /// Fast Startup Input Enable 6
    /// Position: 6, Width: 1
    using FSTT6 = BitField<6, 1>;
    constexpr uint32_t FSTT6_Pos = 6;
    constexpr uint32_t FSTT6_Msk = FSTT6::mask;

    /// Fast Startup Input Enable 7
    /// Position: 7, Width: 1
    using FSTT7 = BitField<7, 1>;
    constexpr uint32_t FSTT7_Pos = 7;
    constexpr uint32_t FSTT7_Msk = FSTT7::mask;

    /// Fast Startup Input Enable 8
    /// Position: 8, Width: 1
    using FSTT8 = BitField<8, 1>;
    constexpr uint32_t FSTT8_Pos = 8;
    constexpr uint32_t FSTT8_Msk = FSTT8::mask;

    /// Fast Startup Input Enable 9
    /// Position: 9, Width: 1
    using FSTT9 = BitField<9, 1>;
    constexpr uint32_t FSTT9_Pos = 9;
    constexpr uint32_t FSTT9_Msk = FSTT9::mask;

    /// Fast Startup Input Enable 10
    /// Position: 10, Width: 1
    using FSTT10 = BitField<10, 1>;
    constexpr uint32_t FSTT10_Pos = 10;
    constexpr uint32_t FSTT10_Msk = FSTT10::mask;

    /// Fast Startup Input Enable 11
    /// Position: 11, Width: 1
    using FSTT11 = BitField<11, 1>;
    constexpr uint32_t FSTT11_Pos = 11;
    constexpr uint32_t FSTT11_Msk = FSTT11::mask;

    /// Fast Startup Input Enable 12
    /// Position: 12, Width: 1
    using FSTT12 = BitField<12, 1>;
    constexpr uint32_t FSTT12_Pos = 12;
    constexpr uint32_t FSTT12_Msk = FSTT12::mask;

    /// Fast Startup Input Enable 13
    /// Position: 13, Width: 1
    using FSTT13 = BitField<13, 1>;
    constexpr uint32_t FSTT13_Pos = 13;
    constexpr uint32_t FSTT13_Msk = FSTT13::mask;

    /// Fast Startup Input Enable 14
    /// Position: 14, Width: 1
    using FSTT14 = BitField<14, 1>;
    constexpr uint32_t FSTT14_Pos = 14;
    constexpr uint32_t FSTT14_Msk = FSTT14::mask;

    /// Fast Startup Input Enable 15
    /// Position: 15, Width: 1
    using FSTT15 = BitField<15, 1>;
    constexpr uint32_t FSTT15_Pos = 15;
    constexpr uint32_t FSTT15_Msk = FSTT15::mask;

    /// RTT Alarm Enable
    /// Position: 16, Width: 1
    using RTTAL = BitField<16, 1>;
    constexpr uint32_t RTTAL_Pos = 16;
    constexpr uint32_t RTTAL_Msk = RTTAL::mask;

    /// RTC Alarm Enable
    /// Position: 17, Width: 1
    using RTCAL = BitField<17, 1>;
    constexpr uint32_t RTCAL_Pos = 17;
    constexpr uint32_t RTCAL_Msk = RTCAL::mask;

    /// USB Alarm Enable
    /// Position: 18, Width: 1
    using USBAL = BitField<18, 1>;
    constexpr uint32_t USBAL_Pos = 18;
    constexpr uint32_t USBAL_Msk = USBAL::mask;

    /// Low-power Mode
    /// Position: 20, Width: 1
    using LPM = BitField<20, 1>;
    constexpr uint32_t LPM_Pos = 20;
    constexpr uint32_t LPM_Msk = LPM::mask;

    /// Flash Low-power Mode
    /// Position: 21, Width: 2
    using FLPM = BitField<21, 2>;
    constexpr uint32_t FLPM_Pos = 21;
    constexpr uint32_t FLPM_Msk = FLPM::mask;
    /// Enumerated values for FLPM
    namespace flpm {
        constexpr uint32_t FLASH_STANDBY = 0;
        constexpr uint32_t FLASH_DEEP_POWERDOWN = 1;
        constexpr uint32_t FLASH_IDLE = 2;
    }

    /// Force Flash Low-power Mode
    /// Position: 23, Width: 1
    using FFLPM = BitField<23, 1>;
    constexpr uint32_t FFLPM_Pos = 23;
    constexpr uint32_t FFLPM_Msk = FFLPM::mask;

}  // namespace fsmr

/// FSPR - Fast Startup Polarity Register
namespace fspr {
    /// Fast Startup Input Polarity 0
    /// Position: 0, Width: 1
    using FSTP0 = BitField<0, 1>;
    constexpr uint32_t FSTP0_Pos = 0;
    constexpr uint32_t FSTP0_Msk = FSTP0::mask;

    /// Fast Startup Input Polarity 1
    /// Position: 1, Width: 1
    using FSTP1 = BitField<1, 1>;
    constexpr uint32_t FSTP1_Pos = 1;
    constexpr uint32_t FSTP1_Msk = FSTP1::mask;

    /// Fast Startup Input Polarity 2
    /// Position: 2, Width: 1
    using FSTP2 = BitField<2, 1>;
    constexpr uint32_t FSTP2_Pos = 2;
    constexpr uint32_t FSTP2_Msk = FSTP2::mask;

    /// Fast Startup Input Polarity 3
    /// Position: 3, Width: 1
    using FSTP3 = BitField<3, 1>;
    constexpr uint32_t FSTP3_Pos = 3;
    constexpr uint32_t FSTP3_Msk = FSTP3::mask;

    /// Fast Startup Input Polarity 4
    /// Position: 4, Width: 1
    using FSTP4 = BitField<4, 1>;
    constexpr uint32_t FSTP4_Pos = 4;
    constexpr uint32_t FSTP4_Msk = FSTP4::mask;

    /// Fast Startup Input Polarity 5
    /// Position: 5, Width: 1
    using FSTP5 = BitField<5, 1>;
    constexpr uint32_t FSTP5_Pos = 5;
    constexpr uint32_t FSTP5_Msk = FSTP5::mask;

    /// Fast Startup Input Polarity 6
    /// Position: 6, Width: 1
    using FSTP6 = BitField<6, 1>;
    constexpr uint32_t FSTP6_Pos = 6;
    constexpr uint32_t FSTP6_Msk = FSTP6::mask;

    /// Fast Startup Input Polarity 7
    /// Position: 7, Width: 1
    using FSTP7 = BitField<7, 1>;
    constexpr uint32_t FSTP7_Pos = 7;
    constexpr uint32_t FSTP7_Msk = FSTP7::mask;

    /// Fast Startup Input Polarity 8
    /// Position: 8, Width: 1
    using FSTP8 = BitField<8, 1>;
    constexpr uint32_t FSTP8_Pos = 8;
    constexpr uint32_t FSTP8_Msk = FSTP8::mask;

    /// Fast Startup Input Polarity 9
    /// Position: 9, Width: 1
    using FSTP9 = BitField<9, 1>;
    constexpr uint32_t FSTP9_Pos = 9;
    constexpr uint32_t FSTP9_Msk = FSTP9::mask;

    /// Fast Startup Input Polarity 10
    /// Position: 10, Width: 1
    using FSTP10 = BitField<10, 1>;
    constexpr uint32_t FSTP10_Pos = 10;
    constexpr uint32_t FSTP10_Msk = FSTP10::mask;

    /// Fast Startup Input Polarity 11
    /// Position: 11, Width: 1
    using FSTP11 = BitField<11, 1>;
    constexpr uint32_t FSTP11_Pos = 11;
    constexpr uint32_t FSTP11_Msk = FSTP11::mask;

    /// Fast Startup Input Polarity 12
    /// Position: 12, Width: 1
    using FSTP12 = BitField<12, 1>;
    constexpr uint32_t FSTP12_Pos = 12;
    constexpr uint32_t FSTP12_Msk = FSTP12::mask;

    /// Fast Startup Input Polarity 13
    /// Position: 13, Width: 1
    using FSTP13 = BitField<13, 1>;
    constexpr uint32_t FSTP13_Pos = 13;
    constexpr uint32_t FSTP13_Msk = FSTP13::mask;

    /// Fast Startup Input Polarity 14
    /// Position: 14, Width: 1
    using FSTP14 = BitField<14, 1>;
    constexpr uint32_t FSTP14_Pos = 14;
    constexpr uint32_t FSTP14_Msk = FSTP14::mask;

    /// Fast Startup Input Polarity 15
    /// Position: 15, Width: 1
    using FSTP15 = BitField<15, 1>;
    constexpr uint32_t FSTP15_Pos = 15;
    constexpr uint32_t FSTP15_Msk = FSTP15::mask;

}  // namespace fspr

/// FOCR - Fault Output Clear Register
namespace focr {
    /// Fault Output Clear
    /// Position: 0, Width: 1
    using FOCLR = BitField<0, 1>;
    constexpr uint32_t FOCLR_Pos = 0;
    constexpr uint32_t FOCLR_Msk = FOCLR::mask;

}  // namespace focr

/// WPMR - Write Protection Mode Register
namespace wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protection Key
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5262659;
    }

}  // namespace wpmr

/// WPSR - Write Protection Status Register
namespace wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 1
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 16
    using WPVSRC = BitField<8, 16>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

/// PCER1 - Peripheral Clock Enable Register 1
namespace pcer1 {
    /// Peripheral Clock 32 Enable
    /// Position: 0, Width: 1
    using PID32 = BitField<0, 1>;
    constexpr uint32_t PID32_Pos = 0;
    constexpr uint32_t PID32_Msk = PID32::mask;

    /// Peripheral Clock 33 Enable
    /// Position: 1, Width: 1
    using PID33 = BitField<1, 1>;
    constexpr uint32_t PID33_Pos = 1;
    constexpr uint32_t PID33_Msk = PID33::mask;

    /// Peripheral Clock 34 Enable
    /// Position: 2, Width: 1
    using PID34 = BitField<2, 1>;
    constexpr uint32_t PID34_Pos = 2;
    constexpr uint32_t PID34_Msk = PID34::mask;

    /// Peripheral Clock 35 Enable
    /// Position: 3, Width: 1
    using PID35 = BitField<3, 1>;
    constexpr uint32_t PID35_Pos = 3;
    constexpr uint32_t PID35_Msk = PID35::mask;

    /// Peripheral Clock 37 Enable
    /// Position: 5, Width: 1
    using PID37 = BitField<5, 1>;
    constexpr uint32_t PID37_Pos = 5;
    constexpr uint32_t PID37_Msk = PID37::mask;

    /// Peripheral Clock 39 Enable
    /// Position: 7, Width: 1
    using PID39 = BitField<7, 1>;
    constexpr uint32_t PID39_Pos = 7;
    constexpr uint32_t PID39_Msk = PID39::mask;

    /// Peripheral Clock 40 Enable
    /// Position: 8, Width: 1
    using PID40 = BitField<8, 1>;
    constexpr uint32_t PID40_Pos = 8;
    constexpr uint32_t PID40_Msk = PID40::mask;

    /// Peripheral Clock 41 Enable
    /// Position: 9, Width: 1
    using PID41 = BitField<9, 1>;
    constexpr uint32_t PID41_Pos = 9;
    constexpr uint32_t PID41_Msk = PID41::mask;

    /// Peripheral Clock 42 Enable
    /// Position: 10, Width: 1
    using PID42 = BitField<10, 1>;
    constexpr uint32_t PID42_Pos = 10;
    constexpr uint32_t PID42_Msk = PID42::mask;

    /// Peripheral Clock 43 Enable
    /// Position: 11, Width: 1
    using PID43 = BitField<11, 1>;
    constexpr uint32_t PID43_Pos = 11;
    constexpr uint32_t PID43_Msk = PID43::mask;

    /// Peripheral Clock 44 Enable
    /// Position: 12, Width: 1
    using PID44 = BitField<12, 1>;
    constexpr uint32_t PID44_Pos = 12;
    constexpr uint32_t PID44_Msk = PID44::mask;

    /// Peripheral Clock 45 Enable
    /// Position: 13, Width: 1
    using PID45 = BitField<13, 1>;
    constexpr uint32_t PID45_Pos = 13;
    constexpr uint32_t PID45_Msk = PID45::mask;

    /// Peripheral Clock 46 Enable
    /// Position: 14, Width: 1
    using PID46 = BitField<14, 1>;
    constexpr uint32_t PID46_Pos = 14;
    constexpr uint32_t PID46_Msk = PID46::mask;

    /// Peripheral Clock 47 Enable
    /// Position: 15, Width: 1
    using PID47 = BitField<15, 1>;
    constexpr uint32_t PID47_Pos = 15;
    constexpr uint32_t PID47_Msk = PID47::mask;

    /// Peripheral Clock 48 Enable
    /// Position: 16, Width: 1
    using PID48 = BitField<16, 1>;
    constexpr uint32_t PID48_Pos = 16;
    constexpr uint32_t PID48_Msk = PID48::mask;

    /// Peripheral Clock 49 Enable
    /// Position: 17, Width: 1
    using PID49 = BitField<17, 1>;
    constexpr uint32_t PID49_Pos = 17;
    constexpr uint32_t PID49_Msk = PID49::mask;

    /// Peripheral Clock 50 Enable
    /// Position: 18, Width: 1
    using PID50 = BitField<18, 1>;
    constexpr uint32_t PID50_Pos = 18;
    constexpr uint32_t PID50_Msk = PID50::mask;

    /// Peripheral Clock 51 Enable
    /// Position: 19, Width: 1
    using PID51 = BitField<19, 1>;
    constexpr uint32_t PID51_Pos = 19;
    constexpr uint32_t PID51_Msk = PID51::mask;

    /// Peripheral Clock 52 Enable
    /// Position: 20, Width: 1
    using PID52 = BitField<20, 1>;
    constexpr uint32_t PID52_Pos = 20;
    constexpr uint32_t PID52_Msk = PID52::mask;

    /// Peripheral Clock 53 Enable
    /// Position: 21, Width: 1
    using PID53 = BitField<21, 1>;
    constexpr uint32_t PID53_Pos = 21;
    constexpr uint32_t PID53_Msk = PID53::mask;

    /// Peripheral Clock 56 Enable
    /// Position: 24, Width: 1
    using PID56 = BitField<24, 1>;
    constexpr uint32_t PID56_Pos = 24;
    constexpr uint32_t PID56_Msk = PID56::mask;

    /// Peripheral Clock 57 Enable
    /// Position: 25, Width: 1
    using PID57 = BitField<25, 1>;
    constexpr uint32_t PID57_Pos = 25;
    constexpr uint32_t PID57_Msk = PID57::mask;

    /// Peripheral Clock 58 Enable
    /// Position: 26, Width: 1
    using PID58 = BitField<26, 1>;
    constexpr uint32_t PID58_Pos = 26;
    constexpr uint32_t PID58_Msk = PID58::mask;

    /// Peripheral Clock 59 Enable
    /// Position: 27, Width: 1
    using PID59 = BitField<27, 1>;
    constexpr uint32_t PID59_Pos = 27;
    constexpr uint32_t PID59_Msk = PID59::mask;

    /// Peripheral Clock 60 Enable
    /// Position: 28, Width: 1
    using PID60 = BitField<28, 1>;
    constexpr uint32_t PID60_Pos = 28;
    constexpr uint32_t PID60_Msk = PID60::mask;

}  // namespace pcer1

/// PCDR1 - Peripheral Clock Disable Register 1
namespace pcdr1 {
    /// Peripheral Clock 32 Disable
    /// Position: 0, Width: 1
    using PID32 = BitField<0, 1>;
    constexpr uint32_t PID32_Pos = 0;
    constexpr uint32_t PID32_Msk = PID32::mask;

    /// Peripheral Clock 33 Disable
    /// Position: 1, Width: 1
    using PID33 = BitField<1, 1>;
    constexpr uint32_t PID33_Pos = 1;
    constexpr uint32_t PID33_Msk = PID33::mask;

    /// Peripheral Clock 34 Disable
    /// Position: 2, Width: 1
    using PID34 = BitField<2, 1>;
    constexpr uint32_t PID34_Pos = 2;
    constexpr uint32_t PID34_Msk = PID34::mask;

    /// Peripheral Clock 35 Disable
    /// Position: 3, Width: 1
    using PID35 = BitField<3, 1>;
    constexpr uint32_t PID35_Pos = 3;
    constexpr uint32_t PID35_Msk = PID35::mask;

    /// Peripheral Clock 37 Disable
    /// Position: 5, Width: 1
    using PID37 = BitField<5, 1>;
    constexpr uint32_t PID37_Pos = 5;
    constexpr uint32_t PID37_Msk = PID37::mask;

    /// Peripheral Clock 39 Disable
    /// Position: 7, Width: 1
    using PID39 = BitField<7, 1>;
    constexpr uint32_t PID39_Pos = 7;
    constexpr uint32_t PID39_Msk = PID39::mask;

    /// Peripheral Clock 40 Disable
    /// Position: 8, Width: 1
    using PID40 = BitField<8, 1>;
    constexpr uint32_t PID40_Pos = 8;
    constexpr uint32_t PID40_Msk = PID40::mask;

    /// Peripheral Clock 41 Disable
    /// Position: 9, Width: 1
    using PID41 = BitField<9, 1>;
    constexpr uint32_t PID41_Pos = 9;
    constexpr uint32_t PID41_Msk = PID41::mask;

    /// Peripheral Clock 42 Disable
    /// Position: 10, Width: 1
    using PID42 = BitField<10, 1>;
    constexpr uint32_t PID42_Pos = 10;
    constexpr uint32_t PID42_Msk = PID42::mask;

    /// Peripheral Clock 43 Disable
    /// Position: 11, Width: 1
    using PID43 = BitField<11, 1>;
    constexpr uint32_t PID43_Pos = 11;
    constexpr uint32_t PID43_Msk = PID43::mask;

    /// Peripheral Clock 44 Disable
    /// Position: 12, Width: 1
    using PID44 = BitField<12, 1>;
    constexpr uint32_t PID44_Pos = 12;
    constexpr uint32_t PID44_Msk = PID44::mask;

    /// Peripheral Clock 45 Disable
    /// Position: 13, Width: 1
    using PID45 = BitField<13, 1>;
    constexpr uint32_t PID45_Pos = 13;
    constexpr uint32_t PID45_Msk = PID45::mask;

    /// Peripheral Clock 46 Disable
    /// Position: 14, Width: 1
    using PID46 = BitField<14, 1>;
    constexpr uint32_t PID46_Pos = 14;
    constexpr uint32_t PID46_Msk = PID46::mask;

    /// Peripheral Clock 47 Disable
    /// Position: 15, Width: 1
    using PID47 = BitField<15, 1>;
    constexpr uint32_t PID47_Pos = 15;
    constexpr uint32_t PID47_Msk = PID47::mask;

    /// Peripheral Clock 48 Disable
    /// Position: 16, Width: 1
    using PID48 = BitField<16, 1>;
    constexpr uint32_t PID48_Pos = 16;
    constexpr uint32_t PID48_Msk = PID48::mask;

    /// Peripheral Clock 49 Disable
    /// Position: 17, Width: 1
    using PID49 = BitField<17, 1>;
    constexpr uint32_t PID49_Pos = 17;
    constexpr uint32_t PID49_Msk = PID49::mask;

    /// Peripheral Clock 50 Disable
    /// Position: 18, Width: 1
    using PID50 = BitField<18, 1>;
    constexpr uint32_t PID50_Pos = 18;
    constexpr uint32_t PID50_Msk = PID50::mask;

    /// Peripheral Clock 51 Disable
    /// Position: 19, Width: 1
    using PID51 = BitField<19, 1>;
    constexpr uint32_t PID51_Pos = 19;
    constexpr uint32_t PID51_Msk = PID51::mask;

    /// Peripheral Clock 52 Disable
    /// Position: 20, Width: 1
    using PID52 = BitField<20, 1>;
    constexpr uint32_t PID52_Pos = 20;
    constexpr uint32_t PID52_Msk = PID52::mask;

    /// Peripheral Clock 53 Disable
    /// Position: 21, Width: 1
    using PID53 = BitField<21, 1>;
    constexpr uint32_t PID53_Pos = 21;
    constexpr uint32_t PID53_Msk = PID53::mask;

    /// Peripheral Clock 56 Disable
    /// Position: 24, Width: 1
    using PID56 = BitField<24, 1>;
    constexpr uint32_t PID56_Pos = 24;
    constexpr uint32_t PID56_Msk = PID56::mask;

    /// Peripheral Clock 57 Disable
    /// Position: 25, Width: 1
    using PID57 = BitField<25, 1>;
    constexpr uint32_t PID57_Pos = 25;
    constexpr uint32_t PID57_Msk = PID57::mask;

    /// Peripheral Clock 58 Disable
    /// Position: 26, Width: 1
    using PID58 = BitField<26, 1>;
    constexpr uint32_t PID58_Pos = 26;
    constexpr uint32_t PID58_Msk = PID58::mask;

    /// Peripheral Clock 59 Disable
    /// Position: 27, Width: 1
    using PID59 = BitField<27, 1>;
    constexpr uint32_t PID59_Pos = 27;
    constexpr uint32_t PID59_Msk = PID59::mask;

    /// Peripheral Clock 60 Disable
    /// Position: 28, Width: 1
    using PID60 = BitField<28, 1>;
    constexpr uint32_t PID60_Pos = 28;
    constexpr uint32_t PID60_Msk = PID60::mask;

}  // namespace pcdr1

/// PCSR1 - Peripheral Clock Status Register 1
namespace pcsr1 {
    /// Peripheral Clock 32 Status
    /// Position: 0, Width: 1
    using PID32 = BitField<0, 1>;
    constexpr uint32_t PID32_Pos = 0;
    constexpr uint32_t PID32_Msk = PID32::mask;

    /// Peripheral Clock 33 Status
    /// Position: 1, Width: 1
    using PID33 = BitField<1, 1>;
    constexpr uint32_t PID33_Pos = 1;
    constexpr uint32_t PID33_Msk = PID33::mask;

    /// Peripheral Clock 34 Status
    /// Position: 2, Width: 1
    using PID34 = BitField<2, 1>;
    constexpr uint32_t PID34_Pos = 2;
    constexpr uint32_t PID34_Msk = PID34::mask;

    /// Peripheral Clock 35 Status
    /// Position: 3, Width: 1
    using PID35 = BitField<3, 1>;
    constexpr uint32_t PID35_Pos = 3;
    constexpr uint32_t PID35_Msk = PID35::mask;

    /// Peripheral Clock 37 Status
    /// Position: 5, Width: 1
    using PID37 = BitField<5, 1>;
    constexpr uint32_t PID37_Pos = 5;
    constexpr uint32_t PID37_Msk = PID37::mask;

    /// Peripheral Clock 39 Status
    /// Position: 7, Width: 1
    using PID39 = BitField<7, 1>;
    constexpr uint32_t PID39_Pos = 7;
    constexpr uint32_t PID39_Msk = PID39::mask;

    /// Peripheral Clock 40 Status
    /// Position: 8, Width: 1
    using PID40 = BitField<8, 1>;
    constexpr uint32_t PID40_Pos = 8;
    constexpr uint32_t PID40_Msk = PID40::mask;

    /// Peripheral Clock 41 Status
    /// Position: 9, Width: 1
    using PID41 = BitField<9, 1>;
    constexpr uint32_t PID41_Pos = 9;
    constexpr uint32_t PID41_Msk = PID41::mask;

    /// Peripheral Clock 42 Status
    /// Position: 10, Width: 1
    using PID42 = BitField<10, 1>;
    constexpr uint32_t PID42_Pos = 10;
    constexpr uint32_t PID42_Msk = PID42::mask;

    /// Peripheral Clock 43 Status
    /// Position: 11, Width: 1
    using PID43 = BitField<11, 1>;
    constexpr uint32_t PID43_Pos = 11;
    constexpr uint32_t PID43_Msk = PID43::mask;

    /// Peripheral Clock 44 Status
    /// Position: 12, Width: 1
    using PID44 = BitField<12, 1>;
    constexpr uint32_t PID44_Pos = 12;
    constexpr uint32_t PID44_Msk = PID44::mask;

    /// Peripheral Clock 45 Status
    /// Position: 13, Width: 1
    using PID45 = BitField<13, 1>;
    constexpr uint32_t PID45_Pos = 13;
    constexpr uint32_t PID45_Msk = PID45::mask;

    /// Peripheral Clock 46 Status
    /// Position: 14, Width: 1
    using PID46 = BitField<14, 1>;
    constexpr uint32_t PID46_Pos = 14;
    constexpr uint32_t PID46_Msk = PID46::mask;

    /// Peripheral Clock 47 Status
    /// Position: 15, Width: 1
    using PID47 = BitField<15, 1>;
    constexpr uint32_t PID47_Pos = 15;
    constexpr uint32_t PID47_Msk = PID47::mask;

    /// Peripheral Clock 48 Status
    /// Position: 16, Width: 1
    using PID48 = BitField<16, 1>;
    constexpr uint32_t PID48_Pos = 16;
    constexpr uint32_t PID48_Msk = PID48::mask;

    /// Peripheral Clock 49 Status
    /// Position: 17, Width: 1
    using PID49 = BitField<17, 1>;
    constexpr uint32_t PID49_Pos = 17;
    constexpr uint32_t PID49_Msk = PID49::mask;

    /// Peripheral Clock 50 Status
    /// Position: 18, Width: 1
    using PID50 = BitField<18, 1>;
    constexpr uint32_t PID50_Pos = 18;
    constexpr uint32_t PID50_Msk = PID50::mask;

    /// Peripheral Clock 51 Status
    /// Position: 19, Width: 1
    using PID51 = BitField<19, 1>;
    constexpr uint32_t PID51_Pos = 19;
    constexpr uint32_t PID51_Msk = PID51::mask;

    /// Peripheral Clock 52 Status
    /// Position: 20, Width: 1
    using PID52 = BitField<20, 1>;
    constexpr uint32_t PID52_Pos = 20;
    constexpr uint32_t PID52_Msk = PID52::mask;

    /// Peripheral Clock 53 Status
    /// Position: 21, Width: 1
    using PID53 = BitField<21, 1>;
    constexpr uint32_t PID53_Pos = 21;
    constexpr uint32_t PID53_Msk = PID53::mask;

    /// Peripheral Clock 56 Status
    /// Position: 24, Width: 1
    using PID56 = BitField<24, 1>;
    constexpr uint32_t PID56_Pos = 24;
    constexpr uint32_t PID56_Msk = PID56::mask;

    /// Peripheral Clock 57 Status
    /// Position: 25, Width: 1
    using PID57 = BitField<25, 1>;
    constexpr uint32_t PID57_Pos = 25;
    constexpr uint32_t PID57_Msk = PID57::mask;

    /// Peripheral Clock 58 Status
    /// Position: 26, Width: 1
    using PID58 = BitField<26, 1>;
    constexpr uint32_t PID58_Pos = 26;
    constexpr uint32_t PID58_Msk = PID58::mask;

    /// Peripheral Clock 59 Status
    /// Position: 27, Width: 1
    using PID59 = BitField<27, 1>;
    constexpr uint32_t PID59_Pos = 27;
    constexpr uint32_t PID59_Msk = PID59::mask;

    /// Peripheral Clock 60 Status
    /// Position: 28, Width: 1
    using PID60 = BitField<28, 1>;
    constexpr uint32_t PID60_Pos = 28;
    constexpr uint32_t PID60_Msk = PID60::mask;

}  // namespace pcsr1

/// PCR - Peripheral Control Register
namespace pcr {
    /// Peripheral ID
    /// Position: 0, Width: 7
    using PID = BitField<0, 7>;
    constexpr uint32_t PID_Pos = 0;
    constexpr uint32_t PID_Msk = PID::mask;

    /// Generic Clock Source Selection
    /// Position: 8, Width: 3
    using GCLKCSS = BitField<8, 3>;
    constexpr uint32_t GCLKCSS_Pos = 8;
    constexpr uint32_t GCLKCSS_Msk = GCLKCSS::mask;
    /// Enumerated values for GCLKCSS
    namespace gclkcss {
        constexpr uint32_t SLOW_CLK = 0;
        constexpr uint32_t MAIN_CLK = 1;
        constexpr uint32_t PLLA_CLK = 2;
        constexpr uint32_t UPLL_CLK = 3;
        constexpr uint32_t MCK_CLK = 4;
    }

    /// Command
    /// Position: 12, Width: 1
    using CMD = BitField<12, 1>;
    constexpr uint32_t CMD_Pos = 12;
    constexpr uint32_t CMD_Msk = CMD::mask;

    /// Generic Clock Division Ratio
    /// Position: 20, Width: 8
    using GCLKDIV = BitField<20, 8>;
    constexpr uint32_t GCLKDIV_Pos = 20;
    constexpr uint32_t GCLKDIV_Msk = GCLKDIV::mask;

    /// Enable
    /// Position: 28, Width: 1
    using EN = BitField<28, 1>;
    constexpr uint32_t EN_Pos = 28;
    constexpr uint32_t EN_Msk = EN::mask;

    /// Generic Clock Enable
    /// Position: 29, Width: 1
    using GCLKEN = BitField<29, 1>;
    constexpr uint32_t GCLKEN_Pos = 29;
    constexpr uint32_t GCLKEN_Msk = GCLKEN::mask;

}  // namespace pcr

/// OCR - Oscillator Calibration Register
namespace ocr {
    /// Main RC Oscillator Calibration Bits for 4 MHz
    /// Position: 0, Width: 7
    using CAL4 = BitField<0, 7>;
    constexpr uint32_t CAL4_Pos = 0;
    constexpr uint32_t CAL4_Msk = CAL4::mask;

    /// Selection of Main RC Oscillator Calibration Bits for 4 MHz
    /// Position: 7, Width: 1
    using SEL4 = BitField<7, 1>;
    constexpr uint32_t SEL4_Pos = 7;
    constexpr uint32_t SEL4_Msk = SEL4::mask;

    /// Main RC Oscillator Calibration Bits for 8 MHz
    /// Position: 8, Width: 7
    using CAL8 = BitField<8, 7>;
    constexpr uint32_t CAL8_Pos = 8;
    constexpr uint32_t CAL8_Msk = CAL8::mask;

    /// Selection of Main RC Oscillator Calibration Bits for 8 MHz
    /// Position: 15, Width: 1
    using SEL8 = BitField<15, 1>;
    constexpr uint32_t SEL8_Pos = 15;
    constexpr uint32_t SEL8_Msk = SEL8::mask;

    /// Main RC Oscillator Calibration Bits for 12 MHz
    /// Position: 16, Width: 7
    using CAL12 = BitField<16, 7>;
    constexpr uint32_t CAL12_Pos = 16;
    constexpr uint32_t CAL12_Msk = CAL12::mask;

    /// Selection of Main RC Oscillator Calibration Bits for 12 MHz
    /// Position: 23, Width: 1
    using SEL12 = BitField<23, 1>;
    constexpr uint32_t SEL12_Pos = 23;
    constexpr uint32_t SEL12_Msk = SEL12::mask;

}  // namespace ocr

/// SLPWK_ER0 - SleepWalking Enable Register 0
namespace slpwk_er0 {
    /// Peripheral 7 SleepWalking Enable
    /// Position: 7, Width: 1
    using PID7 = BitField<7, 1>;
    constexpr uint32_t PID7_Pos = 7;
    constexpr uint32_t PID7_Msk = PID7::mask;

    /// Peripheral 8 SleepWalking Enable
    /// Position: 8, Width: 1
    using PID8 = BitField<8, 1>;
    constexpr uint32_t PID8_Pos = 8;
    constexpr uint32_t PID8_Msk = PID8::mask;

    /// Peripheral 9 SleepWalking Enable
    /// Position: 9, Width: 1
    using PID9 = BitField<9, 1>;
    constexpr uint32_t PID9_Pos = 9;
    constexpr uint32_t PID9_Msk = PID9::mask;

    /// Peripheral 10 SleepWalking Enable
    /// Position: 10, Width: 1
    using PID10 = BitField<10, 1>;
    constexpr uint32_t PID10_Pos = 10;
    constexpr uint32_t PID10_Msk = PID10::mask;

    /// Peripheral 11 SleepWalking Enable
    /// Position: 11, Width: 1
    using PID11 = BitField<11, 1>;
    constexpr uint32_t PID11_Pos = 11;
    constexpr uint32_t PID11_Msk = PID11::mask;

    /// Peripheral 12 SleepWalking Enable
    /// Position: 12, Width: 1
    using PID12 = BitField<12, 1>;
    constexpr uint32_t PID12_Pos = 12;
    constexpr uint32_t PID12_Msk = PID12::mask;

    /// Peripheral 13 SleepWalking Enable
    /// Position: 13, Width: 1
    using PID13 = BitField<13, 1>;
    constexpr uint32_t PID13_Pos = 13;
    constexpr uint32_t PID13_Msk = PID13::mask;

    /// Peripheral 14 SleepWalking Enable
    /// Position: 14, Width: 1
    using PID14 = BitField<14, 1>;
    constexpr uint32_t PID14_Pos = 14;
    constexpr uint32_t PID14_Msk = PID14::mask;

    /// Peripheral 15 SleepWalking Enable
    /// Position: 15, Width: 1
    using PID15 = BitField<15, 1>;
    constexpr uint32_t PID15_Pos = 15;
    constexpr uint32_t PID15_Msk = PID15::mask;

    /// Peripheral 16 SleepWalking Enable
    /// Position: 16, Width: 1
    using PID16 = BitField<16, 1>;
    constexpr uint32_t PID16_Pos = 16;
    constexpr uint32_t PID16_Msk = PID16::mask;

    /// Peripheral 17 SleepWalking Enable
    /// Position: 17, Width: 1
    using PID17 = BitField<17, 1>;
    constexpr uint32_t PID17_Pos = 17;
    constexpr uint32_t PID17_Msk = PID17::mask;

    /// Peripheral 18 SleepWalking Enable
    /// Position: 18, Width: 1
    using PID18 = BitField<18, 1>;
    constexpr uint32_t PID18_Pos = 18;
    constexpr uint32_t PID18_Msk = PID18::mask;

    /// Peripheral 19 SleepWalking Enable
    /// Position: 19, Width: 1
    using PID19 = BitField<19, 1>;
    constexpr uint32_t PID19_Pos = 19;
    constexpr uint32_t PID19_Msk = PID19::mask;

    /// Peripheral 20 SleepWalking Enable
    /// Position: 20, Width: 1
    using PID20 = BitField<20, 1>;
    constexpr uint32_t PID20_Pos = 20;
    constexpr uint32_t PID20_Msk = PID20::mask;

    /// Peripheral 21 SleepWalking Enable
    /// Position: 21, Width: 1
    using PID21 = BitField<21, 1>;
    constexpr uint32_t PID21_Pos = 21;
    constexpr uint32_t PID21_Msk = PID21::mask;

    /// Peripheral 22 SleepWalking Enable
    /// Position: 22, Width: 1
    using PID22 = BitField<22, 1>;
    constexpr uint32_t PID22_Pos = 22;
    constexpr uint32_t PID22_Msk = PID22::mask;

    /// Peripheral 23 SleepWalking Enable
    /// Position: 23, Width: 1
    using PID23 = BitField<23, 1>;
    constexpr uint32_t PID23_Pos = 23;
    constexpr uint32_t PID23_Msk = PID23::mask;

    /// Peripheral 24 SleepWalking Enable
    /// Position: 24, Width: 1
    using PID24 = BitField<24, 1>;
    constexpr uint32_t PID24_Pos = 24;
    constexpr uint32_t PID24_Msk = PID24::mask;

    /// Peripheral 25 SleepWalking Enable
    /// Position: 25, Width: 1
    using PID25 = BitField<25, 1>;
    constexpr uint32_t PID25_Pos = 25;
    constexpr uint32_t PID25_Msk = PID25::mask;

    /// Peripheral 26 SleepWalking Enable
    /// Position: 26, Width: 1
    using PID26 = BitField<26, 1>;
    constexpr uint32_t PID26_Pos = 26;
    constexpr uint32_t PID26_Msk = PID26::mask;

    /// Peripheral 27 SleepWalking Enable
    /// Position: 27, Width: 1
    using PID27 = BitField<27, 1>;
    constexpr uint32_t PID27_Pos = 27;
    constexpr uint32_t PID27_Msk = PID27::mask;

    /// Peripheral 28 SleepWalking Enable
    /// Position: 28, Width: 1
    using PID28 = BitField<28, 1>;
    constexpr uint32_t PID28_Pos = 28;
    constexpr uint32_t PID28_Msk = PID28::mask;

    /// Peripheral 29 SleepWalking Enable
    /// Position: 29, Width: 1
    using PID29 = BitField<29, 1>;
    constexpr uint32_t PID29_Pos = 29;
    constexpr uint32_t PID29_Msk = PID29::mask;

    /// Peripheral 30 SleepWalking Enable
    /// Position: 30, Width: 1
    using PID30 = BitField<30, 1>;
    constexpr uint32_t PID30_Pos = 30;
    constexpr uint32_t PID30_Msk = PID30::mask;

    /// Peripheral 31 SleepWalking Enable
    /// Position: 31, Width: 1
    using PID31 = BitField<31, 1>;
    constexpr uint32_t PID31_Pos = 31;
    constexpr uint32_t PID31_Msk = PID31::mask;

}  // namespace slpwk_er0

/// SLPWK_DR0 - SleepWalking Disable Register 0
namespace slpwk_dr0 {
    /// Peripheral 7 SleepWalking Disable
    /// Position: 7, Width: 1
    using PID7 = BitField<7, 1>;
    constexpr uint32_t PID7_Pos = 7;
    constexpr uint32_t PID7_Msk = PID7::mask;

    /// Peripheral 8 SleepWalking Disable
    /// Position: 8, Width: 1
    using PID8 = BitField<8, 1>;
    constexpr uint32_t PID8_Pos = 8;
    constexpr uint32_t PID8_Msk = PID8::mask;

    /// Peripheral 9 SleepWalking Disable
    /// Position: 9, Width: 1
    using PID9 = BitField<9, 1>;
    constexpr uint32_t PID9_Pos = 9;
    constexpr uint32_t PID9_Msk = PID9::mask;

    /// Peripheral 10 SleepWalking Disable
    /// Position: 10, Width: 1
    using PID10 = BitField<10, 1>;
    constexpr uint32_t PID10_Pos = 10;
    constexpr uint32_t PID10_Msk = PID10::mask;

    /// Peripheral 11 SleepWalking Disable
    /// Position: 11, Width: 1
    using PID11 = BitField<11, 1>;
    constexpr uint32_t PID11_Pos = 11;
    constexpr uint32_t PID11_Msk = PID11::mask;

    /// Peripheral 12 SleepWalking Disable
    /// Position: 12, Width: 1
    using PID12 = BitField<12, 1>;
    constexpr uint32_t PID12_Pos = 12;
    constexpr uint32_t PID12_Msk = PID12::mask;

    /// Peripheral 13 SleepWalking Disable
    /// Position: 13, Width: 1
    using PID13 = BitField<13, 1>;
    constexpr uint32_t PID13_Pos = 13;
    constexpr uint32_t PID13_Msk = PID13::mask;

    /// Peripheral 14 SleepWalking Disable
    /// Position: 14, Width: 1
    using PID14 = BitField<14, 1>;
    constexpr uint32_t PID14_Pos = 14;
    constexpr uint32_t PID14_Msk = PID14::mask;

    /// Peripheral 15 SleepWalking Disable
    /// Position: 15, Width: 1
    using PID15 = BitField<15, 1>;
    constexpr uint32_t PID15_Pos = 15;
    constexpr uint32_t PID15_Msk = PID15::mask;

    /// Peripheral 16 SleepWalking Disable
    /// Position: 16, Width: 1
    using PID16 = BitField<16, 1>;
    constexpr uint32_t PID16_Pos = 16;
    constexpr uint32_t PID16_Msk = PID16::mask;

    /// Peripheral 17 SleepWalking Disable
    /// Position: 17, Width: 1
    using PID17 = BitField<17, 1>;
    constexpr uint32_t PID17_Pos = 17;
    constexpr uint32_t PID17_Msk = PID17::mask;

    /// Peripheral 18 SleepWalking Disable
    /// Position: 18, Width: 1
    using PID18 = BitField<18, 1>;
    constexpr uint32_t PID18_Pos = 18;
    constexpr uint32_t PID18_Msk = PID18::mask;

    /// Peripheral 19 SleepWalking Disable
    /// Position: 19, Width: 1
    using PID19 = BitField<19, 1>;
    constexpr uint32_t PID19_Pos = 19;
    constexpr uint32_t PID19_Msk = PID19::mask;

    /// Peripheral 20 SleepWalking Disable
    /// Position: 20, Width: 1
    using PID20 = BitField<20, 1>;
    constexpr uint32_t PID20_Pos = 20;
    constexpr uint32_t PID20_Msk = PID20::mask;

    /// Peripheral 21 SleepWalking Disable
    /// Position: 21, Width: 1
    using PID21 = BitField<21, 1>;
    constexpr uint32_t PID21_Pos = 21;
    constexpr uint32_t PID21_Msk = PID21::mask;

    /// Peripheral 22 SleepWalking Disable
    /// Position: 22, Width: 1
    using PID22 = BitField<22, 1>;
    constexpr uint32_t PID22_Pos = 22;
    constexpr uint32_t PID22_Msk = PID22::mask;

    /// Peripheral 23 SleepWalking Disable
    /// Position: 23, Width: 1
    using PID23 = BitField<23, 1>;
    constexpr uint32_t PID23_Pos = 23;
    constexpr uint32_t PID23_Msk = PID23::mask;

    /// Peripheral 24 SleepWalking Disable
    /// Position: 24, Width: 1
    using PID24 = BitField<24, 1>;
    constexpr uint32_t PID24_Pos = 24;
    constexpr uint32_t PID24_Msk = PID24::mask;

    /// Peripheral 25 SleepWalking Disable
    /// Position: 25, Width: 1
    using PID25 = BitField<25, 1>;
    constexpr uint32_t PID25_Pos = 25;
    constexpr uint32_t PID25_Msk = PID25::mask;

    /// Peripheral 26 SleepWalking Disable
    /// Position: 26, Width: 1
    using PID26 = BitField<26, 1>;
    constexpr uint32_t PID26_Pos = 26;
    constexpr uint32_t PID26_Msk = PID26::mask;

    /// Peripheral 27 SleepWalking Disable
    /// Position: 27, Width: 1
    using PID27 = BitField<27, 1>;
    constexpr uint32_t PID27_Pos = 27;
    constexpr uint32_t PID27_Msk = PID27::mask;

    /// Peripheral 28 SleepWalking Disable
    /// Position: 28, Width: 1
    using PID28 = BitField<28, 1>;
    constexpr uint32_t PID28_Pos = 28;
    constexpr uint32_t PID28_Msk = PID28::mask;

    /// Peripheral 29 SleepWalking Disable
    /// Position: 29, Width: 1
    using PID29 = BitField<29, 1>;
    constexpr uint32_t PID29_Pos = 29;
    constexpr uint32_t PID29_Msk = PID29::mask;

    /// Peripheral 30 SleepWalking Disable
    /// Position: 30, Width: 1
    using PID30 = BitField<30, 1>;
    constexpr uint32_t PID30_Pos = 30;
    constexpr uint32_t PID30_Msk = PID30::mask;

    /// Peripheral 31 SleepWalking Disable
    /// Position: 31, Width: 1
    using PID31 = BitField<31, 1>;
    constexpr uint32_t PID31_Pos = 31;
    constexpr uint32_t PID31_Msk = PID31::mask;

}  // namespace slpwk_dr0

/// SLPWK_SR0 - SleepWalking Status Register 0
namespace slpwk_sr0 {
    /// Peripheral 7 SleepWalking Status
    /// Position: 7, Width: 1
    using PID7 = BitField<7, 1>;
    constexpr uint32_t PID7_Pos = 7;
    constexpr uint32_t PID7_Msk = PID7::mask;

    /// Peripheral 8 SleepWalking Status
    /// Position: 8, Width: 1
    using PID8 = BitField<8, 1>;
    constexpr uint32_t PID8_Pos = 8;
    constexpr uint32_t PID8_Msk = PID8::mask;

    /// Peripheral 9 SleepWalking Status
    /// Position: 9, Width: 1
    using PID9 = BitField<9, 1>;
    constexpr uint32_t PID9_Pos = 9;
    constexpr uint32_t PID9_Msk = PID9::mask;

    /// Peripheral 10 SleepWalking Status
    /// Position: 10, Width: 1
    using PID10 = BitField<10, 1>;
    constexpr uint32_t PID10_Pos = 10;
    constexpr uint32_t PID10_Msk = PID10::mask;

    /// Peripheral 11 SleepWalking Status
    /// Position: 11, Width: 1
    using PID11 = BitField<11, 1>;
    constexpr uint32_t PID11_Pos = 11;
    constexpr uint32_t PID11_Msk = PID11::mask;

    /// Peripheral 12 SleepWalking Status
    /// Position: 12, Width: 1
    using PID12 = BitField<12, 1>;
    constexpr uint32_t PID12_Pos = 12;
    constexpr uint32_t PID12_Msk = PID12::mask;

    /// Peripheral 13 SleepWalking Status
    /// Position: 13, Width: 1
    using PID13 = BitField<13, 1>;
    constexpr uint32_t PID13_Pos = 13;
    constexpr uint32_t PID13_Msk = PID13::mask;

    /// Peripheral 14 SleepWalking Status
    /// Position: 14, Width: 1
    using PID14 = BitField<14, 1>;
    constexpr uint32_t PID14_Pos = 14;
    constexpr uint32_t PID14_Msk = PID14::mask;

    /// Peripheral 15 SleepWalking Status
    /// Position: 15, Width: 1
    using PID15 = BitField<15, 1>;
    constexpr uint32_t PID15_Pos = 15;
    constexpr uint32_t PID15_Msk = PID15::mask;

    /// Peripheral 16 SleepWalking Status
    /// Position: 16, Width: 1
    using PID16 = BitField<16, 1>;
    constexpr uint32_t PID16_Pos = 16;
    constexpr uint32_t PID16_Msk = PID16::mask;

    /// Peripheral 17 SleepWalking Status
    /// Position: 17, Width: 1
    using PID17 = BitField<17, 1>;
    constexpr uint32_t PID17_Pos = 17;
    constexpr uint32_t PID17_Msk = PID17::mask;

    /// Peripheral 18 SleepWalking Status
    /// Position: 18, Width: 1
    using PID18 = BitField<18, 1>;
    constexpr uint32_t PID18_Pos = 18;
    constexpr uint32_t PID18_Msk = PID18::mask;

    /// Peripheral 19 SleepWalking Status
    /// Position: 19, Width: 1
    using PID19 = BitField<19, 1>;
    constexpr uint32_t PID19_Pos = 19;
    constexpr uint32_t PID19_Msk = PID19::mask;

    /// Peripheral 20 SleepWalking Status
    /// Position: 20, Width: 1
    using PID20 = BitField<20, 1>;
    constexpr uint32_t PID20_Pos = 20;
    constexpr uint32_t PID20_Msk = PID20::mask;

    /// Peripheral 21 SleepWalking Status
    /// Position: 21, Width: 1
    using PID21 = BitField<21, 1>;
    constexpr uint32_t PID21_Pos = 21;
    constexpr uint32_t PID21_Msk = PID21::mask;

    /// Peripheral 22 SleepWalking Status
    /// Position: 22, Width: 1
    using PID22 = BitField<22, 1>;
    constexpr uint32_t PID22_Pos = 22;
    constexpr uint32_t PID22_Msk = PID22::mask;

    /// Peripheral 23 SleepWalking Status
    /// Position: 23, Width: 1
    using PID23 = BitField<23, 1>;
    constexpr uint32_t PID23_Pos = 23;
    constexpr uint32_t PID23_Msk = PID23::mask;

    /// Peripheral 24 SleepWalking Status
    /// Position: 24, Width: 1
    using PID24 = BitField<24, 1>;
    constexpr uint32_t PID24_Pos = 24;
    constexpr uint32_t PID24_Msk = PID24::mask;

    /// Peripheral 25 SleepWalking Status
    /// Position: 25, Width: 1
    using PID25 = BitField<25, 1>;
    constexpr uint32_t PID25_Pos = 25;
    constexpr uint32_t PID25_Msk = PID25::mask;

    /// Peripheral 26 SleepWalking Status
    /// Position: 26, Width: 1
    using PID26 = BitField<26, 1>;
    constexpr uint32_t PID26_Pos = 26;
    constexpr uint32_t PID26_Msk = PID26::mask;

    /// Peripheral 27 SleepWalking Status
    /// Position: 27, Width: 1
    using PID27 = BitField<27, 1>;
    constexpr uint32_t PID27_Pos = 27;
    constexpr uint32_t PID27_Msk = PID27::mask;

    /// Peripheral 28 SleepWalking Status
    /// Position: 28, Width: 1
    using PID28 = BitField<28, 1>;
    constexpr uint32_t PID28_Pos = 28;
    constexpr uint32_t PID28_Msk = PID28::mask;

    /// Peripheral 29 SleepWalking Status
    /// Position: 29, Width: 1
    using PID29 = BitField<29, 1>;
    constexpr uint32_t PID29_Pos = 29;
    constexpr uint32_t PID29_Msk = PID29::mask;

    /// Peripheral 30 SleepWalking Status
    /// Position: 30, Width: 1
    using PID30 = BitField<30, 1>;
    constexpr uint32_t PID30_Pos = 30;
    constexpr uint32_t PID30_Msk = PID30::mask;

    /// Peripheral 31 SleepWalking Status
    /// Position: 31, Width: 1
    using PID31 = BitField<31, 1>;
    constexpr uint32_t PID31_Pos = 31;
    constexpr uint32_t PID31_Msk = PID31::mask;

}  // namespace slpwk_sr0

/// SLPWK_ASR0 - SleepWalking Activity Status Register 0
namespace slpwk_asr0 {
    /// Peripheral 7 Activity Status
    /// Position: 7, Width: 1
    using PID7 = BitField<7, 1>;
    constexpr uint32_t PID7_Pos = 7;
    constexpr uint32_t PID7_Msk = PID7::mask;

    /// Peripheral 8 Activity Status
    /// Position: 8, Width: 1
    using PID8 = BitField<8, 1>;
    constexpr uint32_t PID8_Pos = 8;
    constexpr uint32_t PID8_Msk = PID8::mask;

    /// Peripheral 9 Activity Status
    /// Position: 9, Width: 1
    using PID9 = BitField<9, 1>;
    constexpr uint32_t PID9_Pos = 9;
    constexpr uint32_t PID9_Msk = PID9::mask;

    /// Peripheral 10 Activity Status
    /// Position: 10, Width: 1
    using PID10 = BitField<10, 1>;
    constexpr uint32_t PID10_Pos = 10;
    constexpr uint32_t PID10_Msk = PID10::mask;

    /// Peripheral 11 Activity Status
    /// Position: 11, Width: 1
    using PID11 = BitField<11, 1>;
    constexpr uint32_t PID11_Pos = 11;
    constexpr uint32_t PID11_Msk = PID11::mask;

    /// Peripheral 12 Activity Status
    /// Position: 12, Width: 1
    using PID12 = BitField<12, 1>;
    constexpr uint32_t PID12_Pos = 12;
    constexpr uint32_t PID12_Msk = PID12::mask;

    /// Peripheral 13 Activity Status
    /// Position: 13, Width: 1
    using PID13 = BitField<13, 1>;
    constexpr uint32_t PID13_Pos = 13;
    constexpr uint32_t PID13_Msk = PID13::mask;

    /// Peripheral 14 Activity Status
    /// Position: 14, Width: 1
    using PID14 = BitField<14, 1>;
    constexpr uint32_t PID14_Pos = 14;
    constexpr uint32_t PID14_Msk = PID14::mask;

    /// Peripheral 15 Activity Status
    /// Position: 15, Width: 1
    using PID15 = BitField<15, 1>;
    constexpr uint32_t PID15_Pos = 15;
    constexpr uint32_t PID15_Msk = PID15::mask;

    /// Peripheral 16 Activity Status
    /// Position: 16, Width: 1
    using PID16 = BitField<16, 1>;
    constexpr uint32_t PID16_Pos = 16;
    constexpr uint32_t PID16_Msk = PID16::mask;

    /// Peripheral 17 Activity Status
    /// Position: 17, Width: 1
    using PID17 = BitField<17, 1>;
    constexpr uint32_t PID17_Pos = 17;
    constexpr uint32_t PID17_Msk = PID17::mask;

    /// Peripheral 18 Activity Status
    /// Position: 18, Width: 1
    using PID18 = BitField<18, 1>;
    constexpr uint32_t PID18_Pos = 18;
    constexpr uint32_t PID18_Msk = PID18::mask;

    /// Peripheral 19 Activity Status
    /// Position: 19, Width: 1
    using PID19 = BitField<19, 1>;
    constexpr uint32_t PID19_Pos = 19;
    constexpr uint32_t PID19_Msk = PID19::mask;

    /// Peripheral 20 Activity Status
    /// Position: 20, Width: 1
    using PID20 = BitField<20, 1>;
    constexpr uint32_t PID20_Pos = 20;
    constexpr uint32_t PID20_Msk = PID20::mask;

    /// Peripheral 21 Activity Status
    /// Position: 21, Width: 1
    using PID21 = BitField<21, 1>;
    constexpr uint32_t PID21_Pos = 21;
    constexpr uint32_t PID21_Msk = PID21::mask;

    /// Peripheral 22 Activity Status
    /// Position: 22, Width: 1
    using PID22 = BitField<22, 1>;
    constexpr uint32_t PID22_Pos = 22;
    constexpr uint32_t PID22_Msk = PID22::mask;

    /// Peripheral 23 Activity Status
    /// Position: 23, Width: 1
    using PID23 = BitField<23, 1>;
    constexpr uint32_t PID23_Pos = 23;
    constexpr uint32_t PID23_Msk = PID23::mask;

    /// Peripheral 24 Activity Status
    /// Position: 24, Width: 1
    using PID24 = BitField<24, 1>;
    constexpr uint32_t PID24_Pos = 24;
    constexpr uint32_t PID24_Msk = PID24::mask;

    /// Peripheral 25 Activity Status
    /// Position: 25, Width: 1
    using PID25 = BitField<25, 1>;
    constexpr uint32_t PID25_Pos = 25;
    constexpr uint32_t PID25_Msk = PID25::mask;

    /// Peripheral 26 Activity Status
    /// Position: 26, Width: 1
    using PID26 = BitField<26, 1>;
    constexpr uint32_t PID26_Pos = 26;
    constexpr uint32_t PID26_Msk = PID26::mask;

    /// Peripheral 27 Activity Status
    /// Position: 27, Width: 1
    using PID27 = BitField<27, 1>;
    constexpr uint32_t PID27_Pos = 27;
    constexpr uint32_t PID27_Msk = PID27::mask;

    /// Peripheral 28 Activity Status
    /// Position: 28, Width: 1
    using PID28 = BitField<28, 1>;
    constexpr uint32_t PID28_Pos = 28;
    constexpr uint32_t PID28_Msk = PID28::mask;

    /// Peripheral 29 Activity Status
    /// Position: 29, Width: 1
    using PID29 = BitField<29, 1>;
    constexpr uint32_t PID29_Pos = 29;
    constexpr uint32_t PID29_Msk = PID29::mask;

    /// Peripheral 30 Activity Status
    /// Position: 30, Width: 1
    using PID30 = BitField<30, 1>;
    constexpr uint32_t PID30_Pos = 30;
    constexpr uint32_t PID30_Msk = PID30::mask;

    /// Peripheral 31 Activity Status
    /// Position: 31, Width: 1
    using PID31 = BitField<31, 1>;
    constexpr uint32_t PID31_Pos = 31;
    constexpr uint32_t PID31_Msk = PID31::mask;

}  // namespace slpwk_asr0

/// PMMR - PLL Maximum Multiplier Value Register
namespace pmmr {
    /// PLLA Maximum Allowed Multiplier Value
    /// Position: 0, Width: 11
    using PLLA_MMAX = BitField<0, 11>;
    constexpr uint32_t PLLA_MMAX_Pos = 0;
    constexpr uint32_t PLLA_MMAX_Msk = PLLA_MMAX::mask;

}  // namespace pmmr

/// SLPWK_ER1 - SleepWalking Enable Register 1
namespace slpwk_er1 {
    /// Peripheral 32 SleepWalking Enable
    /// Position: 0, Width: 1
    using PID32 = BitField<0, 1>;
    constexpr uint32_t PID32_Pos = 0;
    constexpr uint32_t PID32_Msk = PID32::mask;

    /// Peripheral 33 SleepWalking Enable
    /// Position: 1, Width: 1
    using PID33 = BitField<1, 1>;
    constexpr uint32_t PID33_Pos = 1;
    constexpr uint32_t PID33_Msk = PID33::mask;

    /// Peripheral 34 SleepWalking Enable
    /// Position: 2, Width: 1
    using PID34 = BitField<2, 1>;
    constexpr uint32_t PID34_Pos = 2;
    constexpr uint32_t PID34_Msk = PID34::mask;

    /// Peripheral 35 SleepWalking Enable
    /// Position: 3, Width: 1
    using PID35 = BitField<3, 1>;
    constexpr uint32_t PID35_Pos = 3;
    constexpr uint32_t PID35_Msk = PID35::mask;

    /// Peripheral 37 SleepWalking Enable
    /// Position: 5, Width: 1
    using PID37 = BitField<5, 1>;
    constexpr uint32_t PID37_Pos = 5;
    constexpr uint32_t PID37_Msk = PID37::mask;

    /// Peripheral 39 SleepWalking Enable
    /// Position: 7, Width: 1
    using PID39 = BitField<7, 1>;
    constexpr uint32_t PID39_Pos = 7;
    constexpr uint32_t PID39_Msk = PID39::mask;

    /// Peripheral 40 SleepWalking Enable
    /// Position: 8, Width: 1
    using PID40 = BitField<8, 1>;
    constexpr uint32_t PID40_Pos = 8;
    constexpr uint32_t PID40_Msk = PID40::mask;

    /// Peripheral 41 SleepWalking Enable
    /// Position: 9, Width: 1
    using PID41 = BitField<9, 1>;
    constexpr uint32_t PID41_Pos = 9;
    constexpr uint32_t PID41_Msk = PID41::mask;

    /// Peripheral 42 SleepWalking Enable
    /// Position: 10, Width: 1
    using PID42 = BitField<10, 1>;
    constexpr uint32_t PID42_Pos = 10;
    constexpr uint32_t PID42_Msk = PID42::mask;

    /// Peripheral 43 SleepWalking Enable
    /// Position: 11, Width: 1
    using PID43 = BitField<11, 1>;
    constexpr uint32_t PID43_Pos = 11;
    constexpr uint32_t PID43_Msk = PID43::mask;

    /// Peripheral 44 SleepWalking Enable
    /// Position: 12, Width: 1
    using PID44 = BitField<12, 1>;
    constexpr uint32_t PID44_Pos = 12;
    constexpr uint32_t PID44_Msk = PID44::mask;

    /// Peripheral 45 SleepWalking Enable
    /// Position: 13, Width: 1
    using PID45 = BitField<13, 1>;
    constexpr uint32_t PID45_Pos = 13;
    constexpr uint32_t PID45_Msk = PID45::mask;

    /// Peripheral 46 SleepWalking Enable
    /// Position: 14, Width: 1
    using PID46 = BitField<14, 1>;
    constexpr uint32_t PID46_Pos = 14;
    constexpr uint32_t PID46_Msk = PID46::mask;

    /// Peripheral 47 SleepWalking Enable
    /// Position: 15, Width: 1
    using PID47 = BitField<15, 1>;
    constexpr uint32_t PID47_Pos = 15;
    constexpr uint32_t PID47_Msk = PID47::mask;

    /// Peripheral 48 SleepWalking Enable
    /// Position: 16, Width: 1
    using PID48 = BitField<16, 1>;
    constexpr uint32_t PID48_Pos = 16;
    constexpr uint32_t PID48_Msk = PID48::mask;

    /// Peripheral 49 SleepWalking Enable
    /// Position: 17, Width: 1
    using PID49 = BitField<17, 1>;
    constexpr uint32_t PID49_Pos = 17;
    constexpr uint32_t PID49_Msk = PID49::mask;

    /// Peripheral 50 SleepWalking Enable
    /// Position: 18, Width: 1
    using PID50 = BitField<18, 1>;
    constexpr uint32_t PID50_Pos = 18;
    constexpr uint32_t PID50_Msk = PID50::mask;

    /// Peripheral 51 SleepWalking Enable
    /// Position: 19, Width: 1
    using PID51 = BitField<19, 1>;
    constexpr uint32_t PID51_Pos = 19;
    constexpr uint32_t PID51_Msk = PID51::mask;

    /// Peripheral 52 SleepWalking Enable
    /// Position: 20, Width: 1
    using PID52 = BitField<20, 1>;
    constexpr uint32_t PID52_Pos = 20;
    constexpr uint32_t PID52_Msk = PID52::mask;

    /// Peripheral 53 SleepWalking Enable
    /// Position: 21, Width: 1
    using PID53 = BitField<21, 1>;
    constexpr uint32_t PID53_Pos = 21;
    constexpr uint32_t PID53_Msk = PID53::mask;

    /// Peripheral 56 SleepWalking Enable
    /// Position: 24, Width: 1
    using PID56 = BitField<24, 1>;
    constexpr uint32_t PID56_Pos = 24;
    constexpr uint32_t PID56_Msk = PID56::mask;

    /// Peripheral 57 SleepWalking Enable
    /// Position: 25, Width: 1
    using PID57 = BitField<25, 1>;
    constexpr uint32_t PID57_Pos = 25;
    constexpr uint32_t PID57_Msk = PID57::mask;

    /// Peripheral 58 SleepWalking Enable
    /// Position: 26, Width: 1
    using PID58 = BitField<26, 1>;
    constexpr uint32_t PID58_Pos = 26;
    constexpr uint32_t PID58_Msk = PID58::mask;

    /// Peripheral 59 SleepWalking Enable
    /// Position: 27, Width: 1
    using PID59 = BitField<27, 1>;
    constexpr uint32_t PID59_Pos = 27;
    constexpr uint32_t PID59_Msk = PID59::mask;

    /// Peripheral 60 SleepWalking Enable
    /// Position: 28, Width: 1
    using PID60 = BitField<28, 1>;
    constexpr uint32_t PID60_Pos = 28;
    constexpr uint32_t PID60_Msk = PID60::mask;

}  // namespace slpwk_er1

/// SLPWK_DR1 - SleepWalking Disable Register 1
namespace slpwk_dr1 {
    /// Peripheral 32 SleepWalking Disable
    /// Position: 0, Width: 1
    using PID32 = BitField<0, 1>;
    constexpr uint32_t PID32_Pos = 0;
    constexpr uint32_t PID32_Msk = PID32::mask;

    /// Peripheral 33 SleepWalking Disable
    /// Position: 1, Width: 1
    using PID33 = BitField<1, 1>;
    constexpr uint32_t PID33_Pos = 1;
    constexpr uint32_t PID33_Msk = PID33::mask;

    /// Peripheral 34 SleepWalking Disable
    /// Position: 2, Width: 1
    using PID34 = BitField<2, 1>;
    constexpr uint32_t PID34_Pos = 2;
    constexpr uint32_t PID34_Msk = PID34::mask;

    /// Peripheral 35 SleepWalking Disable
    /// Position: 3, Width: 1
    using PID35 = BitField<3, 1>;
    constexpr uint32_t PID35_Pos = 3;
    constexpr uint32_t PID35_Msk = PID35::mask;

    /// Peripheral 37 SleepWalking Disable
    /// Position: 5, Width: 1
    using PID37 = BitField<5, 1>;
    constexpr uint32_t PID37_Pos = 5;
    constexpr uint32_t PID37_Msk = PID37::mask;

    /// Peripheral 39 SleepWalking Disable
    /// Position: 7, Width: 1
    using PID39 = BitField<7, 1>;
    constexpr uint32_t PID39_Pos = 7;
    constexpr uint32_t PID39_Msk = PID39::mask;

    /// Peripheral 40 SleepWalking Disable
    /// Position: 8, Width: 1
    using PID40 = BitField<8, 1>;
    constexpr uint32_t PID40_Pos = 8;
    constexpr uint32_t PID40_Msk = PID40::mask;

    /// Peripheral 41 SleepWalking Disable
    /// Position: 9, Width: 1
    using PID41 = BitField<9, 1>;
    constexpr uint32_t PID41_Pos = 9;
    constexpr uint32_t PID41_Msk = PID41::mask;

    /// Peripheral 42 SleepWalking Disable
    /// Position: 10, Width: 1
    using PID42 = BitField<10, 1>;
    constexpr uint32_t PID42_Pos = 10;
    constexpr uint32_t PID42_Msk = PID42::mask;

    /// Peripheral 43 SleepWalking Disable
    /// Position: 11, Width: 1
    using PID43 = BitField<11, 1>;
    constexpr uint32_t PID43_Pos = 11;
    constexpr uint32_t PID43_Msk = PID43::mask;

    /// Peripheral 44 SleepWalking Disable
    /// Position: 12, Width: 1
    using PID44 = BitField<12, 1>;
    constexpr uint32_t PID44_Pos = 12;
    constexpr uint32_t PID44_Msk = PID44::mask;

    /// Peripheral 45 SleepWalking Disable
    /// Position: 13, Width: 1
    using PID45 = BitField<13, 1>;
    constexpr uint32_t PID45_Pos = 13;
    constexpr uint32_t PID45_Msk = PID45::mask;

    /// Peripheral 46 SleepWalking Disable
    /// Position: 14, Width: 1
    using PID46 = BitField<14, 1>;
    constexpr uint32_t PID46_Pos = 14;
    constexpr uint32_t PID46_Msk = PID46::mask;

    /// Peripheral 47 SleepWalking Disable
    /// Position: 15, Width: 1
    using PID47 = BitField<15, 1>;
    constexpr uint32_t PID47_Pos = 15;
    constexpr uint32_t PID47_Msk = PID47::mask;

    /// Peripheral 48 SleepWalking Disable
    /// Position: 16, Width: 1
    using PID48 = BitField<16, 1>;
    constexpr uint32_t PID48_Pos = 16;
    constexpr uint32_t PID48_Msk = PID48::mask;

    /// Peripheral 49 SleepWalking Disable
    /// Position: 17, Width: 1
    using PID49 = BitField<17, 1>;
    constexpr uint32_t PID49_Pos = 17;
    constexpr uint32_t PID49_Msk = PID49::mask;

    /// Peripheral 50 SleepWalking Disable
    /// Position: 18, Width: 1
    using PID50 = BitField<18, 1>;
    constexpr uint32_t PID50_Pos = 18;
    constexpr uint32_t PID50_Msk = PID50::mask;

    /// Peripheral 51 SleepWalking Disable
    /// Position: 19, Width: 1
    using PID51 = BitField<19, 1>;
    constexpr uint32_t PID51_Pos = 19;
    constexpr uint32_t PID51_Msk = PID51::mask;

    /// Peripheral 52 SleepWalking Disable
    /// Position: 20, Width: 1
    using PID52 = BitField<20, 1>;
    constexpr uint32_t PID52_Pos = 20;
    constexpr uint32_t PID52_Msk = PID52::mask;

    /// Peripheral 53 SleepWalking Disable
    /// Position: 21, Width: 1
    using PID53 = BitField<21, 1>;
    constexpr uint32_t PID53_Pos = 21;
    constexpr uint32_t PID53_Msk = PID53::mask;

    /// Peripheral 56 SleepWalking Disable
    /// Position: 24, Width: 1
    using PID56 = BitField<24, 1>;
    constexpr uint32_t PID56_Pos = 24;
    constexpr uint32_t PID56_Msk = PID56::mask;

    /// Peripheral 57 SleepWalking Disable
    /// Position: 25, Width: 1
    using PID57 = BitField<25, 1>;
    constexpr uint32_t PID57_Pos = 25;
    constexpr uint32_t PID57_Msk = PID57::mask;

    /// Peripheral 58 SleepWalking Disable
    /// Position: 26, Width: 1
    using PID58 = BitField<26, 1>;
    constexpr uint32_t PID58_Pos = 26;
    constexpr uint32_t PID58_Msk = PID58::mask;

    /// Peripheral 59 SleepWalking Disable
    /// Position: 27, Width: 1
    using PID59 = BitField<27, 1>;
    constexpr uint32_t PID59_Pos = 27;
    constexpr uint32_t PID59_Msk = PID59::mask;

    /// Peripheral 60 SleepWalking Disable
    /// Position: 28, Width: 1
    using PID60 = BitField<28, 1>;
    constexpr uint32_t PID60_Pos = 28;
    constexpr uint32_t PID60_Msk = PID60::mask;

}  // namespace slpwk_dr1

/// SLPWK_SR1 - SleepWalking Status Register 1
namespace slpwk_sr1 {
    /// Peripheral 32 SleepWalking Status
    /// Position: 0, Width: 1
    using PID32 = BitField<0, 1>;
    constexpr uint32_t PID32_Pos = 0;
    constexpr uint32_t PID32_Msk = PID32::mask;

    /// Peripheral 33 SleepWalking Status
    /// Position: 1, Width: 1
    using PID33 = BitField<1, 1>;
    constexpr uint32_t PID33_Pos = 1;
    constexpr uint32_t PID33_Msk = PID33::mask;

    /// Peripheral 34 SleepWalking Status
    /// Position: 2, Width: 1
    using PID34 = BitField<2, 1>;
    constexpr uint32_t PID34_Pos = 2;
    constexpr uint32_t PID34_Msk = PID34::mask;

    /// Peripheral 35 SleepWalking Status
    /// Position: 3, Width: 1
    using PID35 = BitField<3, 1>;
    constexpr uint32_t PID35_Pos = 3;
    constexpr uint32_t PID35_Msk = PID35::mask;

    /// Peripheral 37 SleepWalking Status
    /// Position: 5, Width: 1
    using PID37 = BitField<5, 1>;
    constexpr uint32_t PID37_Pos = 5;
    constexpr uint32_t PID37_Msk = PID37::mask;

    /// Peripheral 39 SleepWalking Status
    /// Position: 7, Width: 1
    using PID39 = BitField<7, 1>;
    constexpr uint32_t PID39_Pos = 7;
    constexpr uint32_t PID39_Msk = PID39::mask;

    /// Peripheral 40 SleepWalking Status
    /// Position: 8, Width: 1
    using PID40 = BitField<8, 1>;
    constexpr uint32_t PID40_Pos = 8;
    constexpr uint32_t PID40_Msk = PID40::mask;

    /// Peripheral 41 SleepWalking Status
    /// Position: 9, Width: 1
    using PID41 = BitField<9, 1>;
    constexpr uint32_t PID41_Pos = 9;
    constexpr uint32_t PID41_Msk = PID41::mask;

    /// Peripheral 42 SleepWalking Status
    /// Position: 10, Width: 1
    using PID42 = BitField<10, 1>;
    constexpr uint32_t PID42_Pos = 10;
    constexpr uint32_t PID42_Msk = PID42::mask;

    /// Peripheral 43 SleepWalking Status
    /// Position: 11, Width: 1
    using PID43 = BitField<11, 1>;
    constexpr uint32_t PID43_Pos = 11;
    constexpr uint32_t PID43_Msk = PID43::mask;

    /// Peripheral 44 SleepWalking Status
    /// Position: 12, Width: 1
    using PID44 = BitField<12, 1>;
    constexpr uint32_t PID44_Pos = 12;
    constexpr uint32_t PID44_Msk = PID44::mask;

    /// Peripheral 45 SleepWalking Status
    /// Position: 13, Width: 1
    using PID45 = BitField<13, 1>;
    constexpr uint32_t PID45_Pos = 13;
    constexpr uint32_t PID45_Msk = PID45::mask;

    /// Peripheral 46 SleepWalking Status
    /// Position: 14, Width: 1
    using PID46 = BitField<14, 1>;
    constexpr uint32_t PID46_Pos = 14;
    constexpr uint32_t PID46_Msk = PID46::mask;

    /// Peripheral 47 SleepWalking Status
    /// Position: 15, Width: 1
    using PID47 = BitField<15, 1>;
    constexpr uint32_t PID47_Pos = 15;
    constexpr uint32_t PID47_Msk = PID47::mask;

    /// Peripheral 48 SleepWalking Status
    /// Position: 16, Width: 1
    using PID48 = BitField<16, 1>;
    constexpr uint32_t PID48_Pos = 16;
    constexpr uint32_t PID48_Msk = PID48::mask;

    /// Peripheral 49 SleepWalking Status
    /// Position: 17, Width: 1
    using PID49 = BitField<17, 1>;
    constexpr uint32_t PID49_Pos = 17;
    constexpr uint32_t PID49_Msk = PID49::mask;

    /// Peripheral 50 SleepWalking Status
    /// Position: 18, Width: 1
    using PID50 = BitField<18, 1>;
    constexpr uint32_t PID50_Pos = 18;
    constexpr uint32_t PID50_Msk = PID50::mask;

    /// Peripheral 51 SleepWalking Status
    /// Position: 19, Width: 1
    using PID51 = BitField<19, 1>;
    constexpr uint32_t PID51_Pos = 19;
    constexpr uint32_t PID51_Msk = PID51::mask;

    /// Peripheral 52 SleepWalking Status
    /// Position: 20, Width: 1
    using PID52 = BitField<20, 1>;
    constexpr uint32_t PID52_Pos = 20;
    constexpr uint32_t PID52_Msk = PID52::mask;

    /// Peripheral 53 SleepWalking Status
    /// Position: 21, Width: 1
    using PID53 = BitField<21, 1>;
    constexpr uint32_t PID53_Pos = 21;
    constexpr uint32_t PID53_Msk = PID53::mask;

    /// Peripheral 56 SleepWalking Status
    /// Position: 24, Width: 1
    using PID56 = BitField<24, 1>;
    constexpr uint32_t PID56_Pos = 24;
    constexpr uint32_t PID56_Msk = PID56::mask;

    /// Peripheral 57 SleepWalking Status
    /// Position: 25, Width: 1
    using PID57 = BitField<25, 1>;
    constexpr uint32_t PID57_Pos = 25;
    constexpr uint32_t PID57_Msk = PID57::mask;

    /// Peripheral 58 SleepWalking Status
    /// Position: 26, Width: 1
    using PID58 = BitField<26, 1>;
    constexpr uint32_t PID58_Pos = 26;
    constexpr uint32_t PID58_Msk = PID58::mask;

    /// Peripheral 59 SleepWalking Status
    /// Position: 27, Width: 1
    using PID59 = BitField<27, 1>;
    constexpr uint32_t PID59_Pos = 27;
    constexpr uint32_t PID59_Msk = PID59::mask;

    /// Peripheral 60 SleepWalking Status
    /// Position: 28, Width: 1
    using PID60 = BitField<28, 1>;
    constexpr uint32_t PID60_Pos = 28;
    constexpr uint32_t PID60_Msk = PID60::mask;

}  // namespace slpwk_sr1

/// SLPWK_ASR1 - SleepWalking Activity Status Register 1
namespace slpwk_asr1 {
    /// Peripheral 32 Activity Status
    /// Position: 0, Width: 1
    using PID32 = BitField<0, 1>;
    constexpr uint32_t PID32_Pos = 0;
    constexpr uint32_t PID32_Msk = PID32::mask;

    /// Peripheral 33 Activity Status
    /// Position: 1, Width: 1
    using PID33 = BitField<1, 1>;
    constexpr uint32_t PID33_Pos = 1;
    constexpr uint32_t PID33_Msk = PID33::mask;

    /// Peripheral 34 Activity Status
    /// Position: 2, Width: 1
    using PID34 = BitField<2, 1>;
    constexpr uint32_t PID34_Pos = 2;
    constexpr uint32_t PID34_Msk = PID34::mask;

    /// Peripheral 35 Activity Status
    /// Position: 3, Width: 1
    using PID35 = BitField<3, 1>;
    constexpr uint32_t PID35_Pos = 3;
    constexpr uint32_t PID35_Msk = PID35::mask;

    /// Peripheral 37 Activity Status
    /// Position: 5, Width: 1
    using PID37 = BitField<5, 1>;
    constexpr uint32_t PID37_Pos = 5;
    constexpr uint32_t PID37_Msk = PID37::mask;

    /// Peripheral 39 Activity Status
    /// Position: 7, Width: 1
    using PID39 = BitField<7, 1>;
    constexpr uint32_t PID39_Pos = 7;
    constexpr uint32_t PID39_Msk = PID39::mask;

    /// Peripheral 40 Activity Status
    /// Position: 8, Width: 1
    using PID40 = BitField<8, 1>;
    constexpr uint32_t PID40_Pos = 8;
    constexpr uint32_t PID40_Msk = PID40::mask;

    /// Peripheral 41 Activity Status
    /// Position: 9, Width: 1
    using PID41 = BitField<9, 1>;
    constexpr uint32_t PID41_Pos = 9;
    constexpr uint32_t PID41_Msk = PID41::mask;

    /// Peripheral 42 Activity Status
    /// Position: 10, Width: 1
    using PID42 = BitField<10, 1>;
    constexpr uint32_t PID42_Pos = 10;
    constexpr uint32_t PID42_Msk = PID42::mask;

    /// Peripheral 43 Activity Status
    /// Position: 11, Width: 1
    using PID43 = BitField<11, 1>;
    constexpr uint32_t PID43_Pos = 11;
    constexpr uint32_t PID43_Msk = PID43::mask;

    /// Peripheral 44 Activity Status
    /// Position: 12, Width: 1
    using PID44 = BitField<12, 1>;
    constexpr uint32_t PID44_Pos = 12;
    constexpr uint32_t PID44_Msk = PID44::mask;

    /// Peripheral 45 Activity Status
    /// Position: 13, Width: 1
    using PID45 = BitField<13, 1>;
    constexpr uint32_t PID45_Pos = 13;
    constexpr uint32_t PID45_Msk = PID45::mask;

    /// Peripheral 46 Activity Status
    /// Position: 14, Width: 1
    using PID46 = BitField<14, 1>;
    constexpr uint32_t PID46_Pos = 14;
    constexpr uint32_t PID46_Msk = PID46::mask;

    /// Peripheral 47 Activity Status
    /// Position: 15, Width: 1
    using PID47 = BitField<15, 1>;
    constexpr uint32_t PID47_Pos = 15;
    constexpr uint32_t PID47_Msk = PID47::mask;

    /// Peripheral 48 Activity Status
    /// Position: 16, Width: 1
    using PID48 = BitField<16, 1>;
    constexpr uint32_t PID48_Pos = 16;
    constexpr uint32_t PID48_Msk = PID48::mask;

    /// Peripheral 49 Activity Status
    /// Position: 17, Width: 1
    using PID49 = BitField<17, 1>;
    constexpr uint32_t PID49_Pos = 17;
    constexpr uint32_t PID49_Msk = PID49::mask;

    /// Peripheral 50 Activity Status
    /// Position: 18, Width: 1
    using PID50 = BitField<18, 1>;
    constexpr uint32_t PID50_Pos = 18;
    constexpr uint32_t PID50_Msk = PID50::mask;

    /// Peripheral 51 Activity Status
    /// Position: 19, Width: 1
    using PID51 = BitField<19, 1>;
    constexpr uint32_t PID51_Pos = 19;
    constexpr uint32_t PID51_Msk = PID51::mask;

    /// Peripheral 52 Activity Status
    /// Position: 20, Width: 1
    using PID52 = BitField<20, 1>;
    constexpr uint32_t PID52_Pos = 20;
    constexpr uint32_t PID52_Msk = PID52::mask;

    /// Peripheral 53 Activity Status
    /// Position: 21, Width: 1
    using PID53 = BitField<21, 1>;
    constexpr uint32_t PID53_Pos = 21;
    constexpr uint32_t PID53_Msk = PID53::mask;

    /// Peripheral 56 Activity Status
    /// Position: 24, Width: 1
    using PID56 = BitField<24, 1>;
    constexpr uint32_t PID56_Pos = 24;
    constexpr uint32_t PID56_Msk = PID56::mask;

    /// Peripheral 57 Activity Status
    /// Position: 25, Width: 1
    using PID57 = BitField<25, 1>;
    constexpr uint32_t PID57_Pos = 25;
    constexpr uint32_t PID57_Msk = PID57::mask;

    /// Peripheral 58 Activity Status
    /// Position: 26, Width: 1
    using PID58 = BitField<26, 1>;
    constexpr uint32_t PID58_Pos = 26;
    constexpr uint32_t PID58_Msk = PID58::mask;

    /// Peripheral 59 Activity Status
    /// Position: 27, Width: 1
    using PID59 = BitField<27, 1>;
    constexpr uint32_t PID59_Pos = 27;
    constexpr uint32_t PID59_Msk = PID59::mask;

    /// Peripheral 60 Activity Status
    /// Position: 28, Width: 1
    using PID60 = BitField<28, 1>;
    constexpr uint32_t PID60_Pos = 28;
    constexpr uint32_t PID60_Msk = PID60::mask;

}  // namespace slpwk_asr1

/// SLPWK_AIPR - SleepWalking Activity In Progress Register
namespace slpwk_aipr {
    /// Activity In Progress
    /// Position: 0, Width: 1
    using AIP = BitField<0, 1>;
    constexpr uint32_t AIP_Pos = 0;
    constexpr uint32_t AIP_Msk = AIP::mask;

}  // namespace slpwk_aipr

}  // namespace alloy::hal::atmel::same70::atsame70j20::pmc
