/*===========================================================================*/ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Module = dr7f701402_irq.h */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Version = V1.20 */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr extracted from device file dr7f701402.dvf */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr generated by DeFiXRH850 0.8.4.2 */ /*===========================================================================*/ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr COPYRIGHT */ /*===========================================================================*/ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Copyright (c) 2016 by Renesas Electronics Europe GmbH, */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr a company of the Renesas Electronics Corporation */ /*===========================================================================*/ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Purpose: Declarations of Interrupt Vector Table */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr */ /*===========================================================================*/ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Warranty Disclaimer */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Because the Product(s) is licensed free of charge, there is no warranty */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr of any kind whatsoever and expressly disclaimed and excluded by Renesas, */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr either expressed or implied, including but not limited to those for */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr non-infringement of intellectual property, merchantability and/or */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr fitness for the particular purpose. */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Renesas shall not have any obligation to maintain, service or provide bug */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr fixes for the supplied Product(s) and/or the Application. */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Each User is solely responsible for determining the appropriateness of */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr using the Product(s) and assumes all risks associated with its exercise */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr of rights under this Agreement, including, but not limited to the risks */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr and costs of program errors, compliance with applicable laws, damage to */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr or loss of data, programs or equipment, and unavailability or */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr interruption of operations. */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Limitation of Liability */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr In no event shall Renesas be liable to the User for any incidental, */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr consequential, indirect, or punitive damage (including but not limited */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr to lost profits) regardless of whether such liability is based on breach */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr of contract, tort, strict liability, breach of warranties, failure of */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr essential purpose or otherwise and even if advised of the possibility of */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr such damages. Renesas shall not be liable for any services or products */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr provided by third party vendors, developers or consultants identified or */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr referred to the User by Renesas in connection with the Product(s) and/or */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr the Application. */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr */ /*===========================================================================*/ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Environment: */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr Device: R7F701402 */ /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr IDE: GHS Multi for V800 V6.xx or later */ /*===========================================================================*/  #ifndef __R7F701402_IRQ_H #define __R7F701402_IRQ_H  #define IRQ_TABLE_START 0x00000200u  #define RESET_ENABLE 0x00000001u  // #define FENMI_ENABLE 0x000000E0u #ifndef FENMI_ENABLE  #define FENMI_ENABLE 0x00000000u #endif  // #define FEINT_ENABLE 0x000000F0u #ifndef FEINT_ENABLE  #define FEINT_ENABLE 0x00000000u #endif  // #define EINTPRIO_0_ENABLE 0x00000100u #ifndef EINTPRIO_0_ENABLE  #define EINTPRIO_0_ENABLE 0x00000000u #endif  // #define EINTPRIO_1_ENABLE 0x00000110u #ifndef EINTPRIO_1_ENABLE  #define EINTPRIO_1_ENABLE 0x00000000u #endif  // #define EINTPRIO_2_ENABLE 0x00000120u #ifndef EINTPRIO_2_ENABLE  #define EINTPRIO_2_ENABLE 0x00000000u #endif  // #define EINTPRIO_3_ENABLE 0x00000130u #ifndef EINTPRIO_3_ENABLE  #define EINTPRIO_3_ENABLE 0x00000000u #endif  // #define EINTPRIO_4_ENABLE 0x00000140u #ifndef EINTPRIO_4_ENABLE  #define EINTPRIO_4_ENABLE 0x00000000u #endif  // #define EINTPRIO_5_ENABLE 0x00000150u #ifndef EINTPRIO_5_ENABLE  #define EINTPRIO_5_ENABLE 0x00000000u #endif  // #define EINTPRIO_6_ENABLE 0x00000160u #ifndef EINTPRIO_6_ENABLE  #define EINTPRIO_6_ENABLE 0x00000000u #endif  // #define EINTPRIO_7_ENABLE 0x00000170u #ifndef EINTPRIO_7_ENABLE  #define EINTPRIO_7_ENABLE 0x00000000u #endif  // #define EINTPRIO_8_ENABLE 0x00000180u #ifndef EINTPRIO_8_ENABLE  #define EINTPRIO_8_ENABLE 0x00000000u #endif  // #define EINTPRIO_9_ENABLE 0x00000190u #ifndef EINTPRIO_9_ENABLE  #define EINTPRIO_9_ENABLE 0x00000000u #endif  // #define EINTPRIO_10_ENABLE 0x000001A0u #ifndef EINTPRIO_10_ENABLE  #define EINTPRIO_10_ENABLE 0x00000000u #endif  // #define EINTPRIO_11_ENABLE 0x000001B0u #ifndef EINTPRIO_11_ENABLE  #define EINTPRIO_11_ENABLE 0x00000000u #endif  // #define EINTPRIO_12_ENABLE 0x000001C0u #ifndef EINTPRIO_12_ENABLE  #define EINTPRIO_12_ENABLE 0x00000000u #endif  // #define EINTPRIO_13_ENABLE 0x000001D0u #ifndef EINTPRIO_13_ENABLE  #define EINTPRIO_13_ENABLE 0x00000000u #endif  // #define EINTPRIO_14_ENABLE 0x000001E0u #ifndef EINTPRIO_14_ENABLE  #define EINTPRIO_14_ENABLE 0x00000000u #endif  // #define EINTPRIO_15_ENABLE 0x000001F0u #ifndef EINTPRIO_15_ENABLE  #define EINTPRIO_15_ENABLE 0x00000000u #endif  // #define INTWDTA0_ENABLE (IRQ_TABLE_START + 0x00000000u) #ifndef INTWDTA0_ENABLE  #define INTWDTA0_ENABLE 0x00000000u #endif  // #define INTWDTA1_ENABLE (IRQ_TABLE_START + 0x00000004u) #ifndef INTWDTA1_ENABLE  #define INTWDTA1_ENABLE 0x00000000u #endif  // #define INTRTCA01S_ENABLE (IRQ_TABLE_START + 0x00000008u) #ifndef INTRTCA01S_ENABLE  #define INTRTCA01S_ENABLE 0x00000000u #endif  // #define INTRTCA0AL_ENABLE (IRQ_TABLE_START + 0x0000000Cu) #ifndef INTRTCA0AL_ENABLE  #define INTRTCA0AL_ENABLE 0x00000000u #endif  // #define INTRTCA0R_ENABLE (IRQ_TABLE_START + 0x00000010u) #ifndef INTRTCA0R_ENABLE  #define INTRTCA0R_ENABLE 0x00000000u #endif  // #define INTAWOT0_ENABLE (IRQ_TABLE_START + 0x00000014u) #ifndef INTAWOT0_ENABLE  #define INTAWOT0_ENABLE 0x00000000u #endif  // #define INTP0_ENABLE (IRQ_TABLE_START + 0x00000018u) #ifndef INTP0_ENABLE  #define INTP0_ENABLE 0x00000000u #endif  // #define INTP1_ENABLE (IRQ_TABLE_START + 0x0000001Cu) #ifndef INTP1_ENABLE  #define INTP1_ENABLE 0x00000000u #endif  // #define INTP2_ENABLE (IRQ_TABLE_START + 0x00000020u) #ifndef INTP2_ENABLE  #define INTP2_ENABLE 0x00000000u #endif  // #define INTP3_ENABLE (IRQ_TABLE_START + 0x00000024u) #ifndef INTP3_ENABLE  #define INTP3_ENABLE 0x00000000u #endif  // #define INTP4_ENABLE (IRQ_TABLE_START + 0x00000028u) #ifndef INTP4_ENABLE  #define INTP4_ENABLE 0x00000000u #endif  // #define INTP5_ENABLE (IRQ_TABLE_START + 0x0000002Cu) #ifndef INTP5_ENABLE  #define INTP5_ENABLE 0x00000000u #endif  // #define INTP6_ENABLE (IRQ_TABLE_START + 0x00000030u) #ifndef INTP6_ENABLE  #define INTP6_ENABLE 0x00000000u #endif  // #define INTP7_ENABLE (IRQ_TABLE_START + 0x00000034u) #ifndef INTP7_ENABLE  #define INTP7_ENABLE 0x00000000u #endif  // #define INTP8_ENABLE (IRQ_TABLE_START + 0x00000038u) #ifndef INTP8_ENABLE  #define INTP8_ENABLE 0x00000000u #endif  // #define INTP9_ENABLE (IRQ_TABLE_START + 0x0000003Cu) #ifndef INTP9_ENABLE  #define INTP9_ENABLE 0x00000000u #endif  // #define INTP10_ENABLE (IRQ_TABLE_START + 0x00000040u) #ifndef INTP10_ENABLE  #define INTP10_ENABLE 0x00000000u #endif  // #define INTTAUB0I0_ENABLE (IRQ_TABLE_START + 0x00000044u) #ifndef INTTAUB0I0_ENABLE  #define INTTAUB0I0_ENABLE 0x00000000u #endif  // #define INTTAUB0I1_ENABLE (IRQ_TABLE_START + 0x00000048u) #ifndef INTTAUB0I1_ENABLE  #define INTTAUB0I1_ENABLE 0x00000000u #endif  // #define INTTAUB0I2_ENABLE (IRQ_TABLE_START + 0x0000004Cu) #ifndef INTTAUB0I2_ENABLE  #define INTTAUB0I2_ENABLE 0x00000000u #endif  // #define INTTAUB0I3_ENABLE (IRQ_TABLE_START + 0x00000050u) #ifndef INTTAUB0I3_ENABLE  #define INTTAUB0I3_ENABLE 0x00000000u #endif  // #define INTTAUB0I4_ENABLE (IRQ_TABLE_START + 0x00000054u) #ifndef INTTAUB0I4_ENABLE  #define INTTAUB0I4_ENABLE 0x00000000u #endif  // #define INTTAUB0I5_ENABLE (IRQ_TABLE_START + 0x00000058u) #ifndef INTTAUB0I5_ENABLE  #define INTTAUB0I5_ENABLE 0x00000000u #endif  // #define INTTAUB0I6_ENABLE (IRQ_TABLE_START + 0x0000005Cu) #ifndef INTTAUB0I6_ENABLE  #define INTTAUB0I6_ENABLE 0x00000000u #endif  // #define INTTAUB0I7_ENABLE (IRQ_TABLE_START + 0x00000060u) #ifndef INTTAUB0I7_ENABLE  #define INTTAUB0I7_ENABLE 0x00000000u #endif  // #define INTTAUB0I8_ENABLE (IRQ_TABLE_START + 0x00000064u) #ifndef INTTAUB0I8_ENABLE  #define INTTAUB0I8_ENABLE 0x00000000u #endif  // #define INTTAUB0I9_ENABLE (IRQ_TABLE_START + 0x00000068u) #ifndef INTTAUB0I9_ENABLE  #define INTTAUB0I9_ENABLE 0x00000000u #endif  // #define INTTAUB0I10_ENABLE (IRQ_TABLE_START + 0x0000006Cu) #ifndef INTTAUB0I10_ENABLE  #define INTTAUB0I10_ENABLE 0x00000000u #endif  // #define INTTAUB0I11_ENABLE (IRQ_TABLE_START + 0x00000070u) #ifndef INTTAUB0I11_ENABLE  #define INTTAUB0I11_ENABLE 0x00000000u #endif  // #define INTTAUB0I12_ENABLE (IRQ_TABLE_START + 0x00000074u) #ifndef INTTAUB0I12_ENABLE  #define INTTAUB0I12_ENABLE 0x00000000u #endif  // #define INTTAUB0I13_ENABLE (IRQ_TABLE_START + 0x00000078u) #ifndef INTTAUB0I13_ENABLE  #define INTTAUB0I13_ENABLE 0x00000000u #endif  // #define INTTAUB0I14_ENABLE (IRQ_TABLE_START + 0x0000007Cu) #ifndef INTTAUB0I14_ENABLE  #define INTTAUB0I14_ENABLE 0x00000000u #endif  // #define INTTAUB0I15_ENABLE (IRQ_TABLE_START + 0x00000080u) #ifndef INTTAUB0I15_ENABLE  #define INTTAUB0I15_ENABLE 0x00000000u #endif  // #define INTTAUB1I0_ENABLE (IRQ_TABLE_START + 0x00000084u) #ifndef INTTAUB1I0_ENABLE  #define INTTAUB1I0_ENABLE 0x00000000u #endif  // #define INTTAUB1I1_ENABLE (IRQ_TABLE_START + 0x00000088u) #ifndef INTTAUB1I1_ENABLE  #define INTTAUB1I1_ENABLE 0x00000000u #endif  // #define INTTAUB1I2_ENABLE (IRQ_TABLE_START + 0x0000008Cu) #ifndef INTTAUB1I2_ENABLE  #define INTTAUB1I2_ENABLE 0x00000000u #endif  // #define INTTAUB1I3_ENABLE (IRQ_TABLE_START + 0x00000090u) #ifndef INTTAUB1I3_ENABLE  #define INTTAUB1I3_ENABLE 0x00000000u #endif  // #define INTTAUB1I4_ENABLE (IRQ_TABLE_START + 0x00000094u) #ifndef INTTAUB1I4_ENABLE  #define INTTAUB1I4_ENABLE 0x00000000u #endif  // #define INTTAUB1I5_ENABLE (IRQ_TABLE_START + 0x00000098u) #ifndef INTTAUB1I5_ENABLE  #define INTTAUB1I5_ENABLE 0x00000000u #endif  // #define INTTAUB1I6_ENABLE (IRQ_TABLE_START + 0x0000009Cu) #ifndef INTTAUB1I6_ENABLE  #define INTTAUB1I6_ENABLE 0x00000000u #endif  // #define INTTAUB1I7_ENABLE (IRQ_TABLE_START + 0x000000A0u) #ifndef INTTAUB1I7_ENABLE  #define INTTAUB1I7_ENABLE 0x00000000u #endif  // #define INTTAUB1I8_ENABLE (IRQ_TABLE_START + 0x000000A4u) #ifndef INTTAUB1I8_ENABLE  #define INTTAUB1I8_ENABLE 0x00000000u #endif  // #define INTTAUB1I9_ENABLE (IRQ_TABLE_START + 0x000000A8u) #ifndef INTTAUB1I9_ENABLE  #define INTTAUB1I9_ENABLE 0x00000000u #endif  // #define INTTAUB1I10_ENABLE (IRQ_TABLE_START + 0x000000ACu) #ifndef INTTAUB1I10_ENABLE  #define INTTAUB1I10_ENABLE 0x00000000u #endif  // #define INTTAUB1I11_ENABLE (IRQ_TABLE_START + 0x000000B0u) #ifndef INTTAUB1I11_ENABLE  #define INTTAUB1I11_ENABLE 0x00000000u #endif  // #define INTTAUB1I12_ENABLE (IRQ_TABLE_START + 0x000000B4u) #ifndef INTTAUB1I12_ENABLE  #define INTTAUB1I12_ENABLE 0x00000000u #endif  // #define INTTAUB1I13_ENABLE (IRQ_TABLE_START + 0x000000B8u) #ifndef INTTAUB1I13_ENABLE  #define INTTAUB1I13_ENABLE 0x00000000u #endif  // #define INTTAUB1I14_ENABLE (IRQ_TABLE_START + 0x000000BCu) #ifndef INTTAUB1I14_ENABLE  #define INTTAUB1I14_ENABLE 0x00000000u #endif  // #define INTTAUB1I15_ENABLE (IRQ_TABLE_START + 0x000000C0u) #ifndef INTTAUB1I15_ENABLE  #define INTTAUB1I15_ENABLE 0x00000000u #endif  // #define INTTAUB2I0_ENABLE (IRQ_TABLE_START + 0x000000C4u) #ifndef INTTAUB2I0_ENABLE  #define INTTAUB2I0_ENABLE 0x00000000u #endif  // #define INTTAUB2I1_ENABLE (IRQ_TABLE_START + 0x000000C8u) #ifndef INTTAUB2I1_ENABLE  #define INTTAUB2I1_ENABLE 0x00000000u #endif  // #define INTTAUB2I2_ENABLE (IRQ_TABLE_START + 0x000000CCu) #ifndef INTTAUB2I2_ENABLE  #define INTTAUB2I2_ENABLE 0x00000000u #endif  // #define INTTAUB2I3_ENABLE (IRQ_TABLE_START + 0x000000D0u) #ifndef INTTAUB2I3_ENABLE  #define INTTAUB2I3_ENABLE 0x00000000u #endif  // #define INTTAUB2I4_ENABLE (IRQ_TABLE_START + 0x000000D4u) #ifndef INTTAUB2I4_ENABLE  #define INTTAUB2I4_ENABLE 0x00000000u #endif  // #define INTTAUB2I5_ENABLE (IRQ_TABLE_START + 0x000000D8u) #ifndef INTTAUB2I5_ENABLE  #define INTTAUB2I5_ENABLE 0x00000000u #endif  // #define INTTAUB2I6_ENABLE (IRQ_TABLE_START + 0x000000DCu) #ifndef INTTAUB2I6_ENABLE  #define INTTAUB2I6_ENABLE 0x00000000u #endif  // #define INTTAUB2I7_ENABLE (IRQ_TABLE_START + 0x000000E0u) #ifndef INTTAUB2I7_ENABLE  #define INTTAUB2I7_ENABLE 0x00000000u #endif  // #define INTTAUB2I8_ENABLE (IRQ_TABLE_START + 0x000000E4u) #ifndef INTTAUB2I8_ENABLE  #define INTTAUB2I8_ENABLE 0x00000000u #endif  // #define INTTAUB2I9_ENABLE (IRQ_TABLE_START + 0x000000E8u) #ifndef INTTAUB2I9_ENABLE  #define INTTAUB2I9_ENABLE 0x00000000u #endif  // #define INTTAUB2I10_ENABLE (IRQ_TABLE_START + 0x000000ECu) #ifndef INTTAUB2I10_ENABLE  #define INTTAUB2I10_ENABLE 0x00000000u #endif  // #define INTTAUB2I11_ENABLE (IRQ_TABLE_START + 0x000000F0u) #ifndef INTTAUB2I11_ENABLE  #define INTTAUB2I11_ENABLE 0x00000000u #endif  // #define INTTAUB2I12_ENABLE (IRQ_TABLE_START + 0x000000F4u) #ifndef INTTAUB2I12_ENABLE  #define INTTAUB2I12_ENABLE 0x00000000u #endif  // #define INTTAUB2I13_ENABLE (IRQ_TABLE_START + 0x000000F8u) #ifndef INTTAUB2I13_ENABLE  #define INTTAUB2I13_ENABLE 0x00000000u #endif  // #define INTTAUB2I14_ENABLE (IRQ_TABLE_START + 0x000000FCu) #ifndef INTTAUB2I14_ENABLE  #define INTTAUB2I14_ENABLE 0x00000000u #endif  // #define INTTAUB2I15_ENABLE (IRQ_TABLE_START + 0x00000100u) #ifndef INTTAUB2I15_ENABLE  #define INTTAUB2I15_ENABLE 0x00000000u #endif  // #define INTADCE0TSN_ENABLE (IRQ_TABLE_START + 0x00000104u) #ifndef INTADCE0TSN_ENABLE  #define INTADCE0TSN_ENABLE 0x00000000u #endif  // #define INTADCE0I1_ENABLE (IRQ_TABLE_START + 0x00000108u) #ifndef INTADCE0I1_ENABLE  #define INTADCE0I1_ENABLE 0x00000000u #endif  // #define INTADCE0I2_ENABLE (IRQ_TABLE_START + 0x0000010Cu) #ifndef INTADCE0I2_ENABLE  #define INTADCE0I2_ENABLE 0x00000000u #endif  // #define INTADCE0I3_ENABLE (IRQ_TABLE_START + 0x00000110u) #ifndef INTADCE0I3_ENABLE  #define INTADCE0I3_ENABLE 0x00000000u #endif  // #define INTRCANGERR_ENABLE (IRQ_TABLE_START + 0x00000114u) #ifndef INTRCANGERR_ENABLE  #define INTRCANGERR_ENABLE 0x00000000u #endif  // #define INTRCANGRECC_ENABLE (IRQ_TABLE_START + 0x00000118u) #ifndef INTRCANGRECC_ENABLE  #define INTRCANGRECC_ENABLE 0x00000000u #endif  // #define INTRCAN0ERR_ENABLE (IRQ_TABLE_START + 0x0000011Cu) #ifndef INTRCAN0ERR_ENABLE  #define INTRCAN0ERR_ENABLE 0x00000000u #endif  // #define INTRCAN0REC_ENABLE (IRQ_TABLE_START + 0x00000120u) #ifndef INTRCAN0REC_ENABLE  #define INTRCAN0REC_ENABLE 0x00000000u #endif  // #define INTRCAN0TRX_ENABLE (IRQ_TABLE_START + 0x00000124u) #ifndef INTRCAN0TRX_ENABLE  #define INTRCAN0TRX_ENABLE 0x00000000u #endif  // #define INTCSIGT0IRE_ENABLE (IRQ_TABLE_START + 0x00000128u) #ifndef INTCSIGT0IRE_ENABLE  #define INTCSIGT0IRE_ENABLE 0x00000000u #endif  // #define INTCSIG0IR_ENABLE (IRQ_TABLE_START + 0x0000012Cu) #ifndef INTCSIG0IR_ENABLE  #define INTCSIG0IR_ENABLE 0x00000000u #endif  // #define INTCSIG0IC_ENABLE (IRQ_TABLE_START + 0x00000130u) #ifndef INTCSIG0IC_ENABLE  #define INTCSIG0IC_ENABLE 0x00000000u #endif  // #define INTCSIH0IRE_ENABLE (IRQ_TABLE_START + 0x00000134u) #ifndef INTCSIH0IRE_ENABLE  #define INTCSIH0IRE_ENABLE 0x00000000u #endif  // #define INTCSIH0IR_ENABLE (IRQ_TABLE_START + 0x00000138u) #ifndef INTCSIH0IR_ENABLE  #define INTCSIH0IR_ENABLE 0x00000000u #endif  // #define INTCSIH0IC_ENABLE (IRQ_TABLE_START + 0x0000013Cu) #ifndef INTCSIH0IC_ENABLE  #define INTCSIH0IC_ENABLE 0x00000000u #endif  // #define INTCSIH0IJC_ENABLE (IRQ_TABLE_START + 0x00000140u) #ifndef INTCSIH0IJC_ENABLE  #define INTCSIH0IJC_ENABLE 0x00000000u #endif  // #define INTRLIN30UR2_ENABLE (IRQ_TABLE_START + 0x00000144u) #ifndef INTRLIN30UR2_ENABLE  #define INTRLIN30UR2_ENABLE 0x00000000u #endif  // #define INTRLIN30UR1_ENABLE (IRQ_TABLE_START + 0x00000148u) #ifndef INTRLIN30UR1_ENABLE  #define INTRLIN30UR1_ENABLE 0x00000000u #endif  // #define INTRLIN30UR0_ENABLE (IRQ_TABLE_START + 0x0000014Cu) #ifndef INTRLIN30UR0_ENABLE  #define INTRLIN30UR0_ENABLE 0x00000000u #endif  // #define INTRLIN31UR2_ENABLE (IRQ_TABLE_START + 0x00000150u) #ifndef INTRLIN31UR2_ENABLE  #define INTRLIN31UR2_ENABLE 0x00000000u #endif  // #define INTRLIN31UR1_ENABLE (IRQ_TABLE_START + 0x00000154u) #ifndef INTRLIN31UR1_ENABLE  #define INTRLIN31UR1_ENABLE 0x00000000u #endif  // #define INTRLIN31UR0_ENABLE (IRQ_TABLE_START + 0x00000158u) #ifndef INTRLIN31UR0_ENABLE  #define INTRLIN31UR0_ENABLE 0x00000000u #endif  // #define INTSG0TI_ENABLE (IRQ_TABLE_START + 0x0000015Cu) #ifndef INTSG0TI_ENABLE  #define INTSG0TI_ENABLE 0x00000000u #endif  // #define INTSG1TI_ENABLE (IRQ_TABLE_START + 0x00000160u) #ifndef INTSG1TI_ENABLE  #define INTSG1TI_ENABLE 0x00000000u #endif  // #define INTSG2TI_ENABLE (IRQ_TABLE_START + 0x00000164u) #ifndef INTSG2TI_ENABLE  #define INTSG2TI_ENABLE 0x00000000u #endif  // #define INTSG3TI_ENABLE (IRQ_TABLE_START + 0x00000168u) #ifndef INTSG3TI_ENABLE  #define INTSG3TI_ENABLE 0x00000000u #endif  // #define INTSG4TI_ENABLE (IRQ_TABLE_START + 0x0000016Cu) #ifndef INTSG4TI_ENABLE  #define INTSG4TI_ENABLE 0x00000000u #endif  // #define INTDCUTDI_ENABLE (IRQ_TABLE_START + 0x00000170u) #ifndef INTDCUTDI_ENABLE  #define INTDCUTDI_ENABLE 0x00000000u #endif  // #define INTDMAERR_ENABLE (IRQ_TABLE_START + 0x00000174u) #ifndef INTDMAERR_ENABLE  #define INTDMAERR_ENABLE 0x00000000u #endif  // #define INTDMA0_ENABLE (IRQ_TABLE_START + 0x00000178u) #ifndef INTDMA0_ENABLE  #define INTDMA0_ENABLE 0x00000000u #endif  // #define INTDMA1_ENABLE (IRQ_TABLE_START + 0x0000017Cu) #ifndef INTDMA1_ENABLE  #define INTDMA1_ENABLE 0x00000000u #endif  // #define INTDMA2_ENABLE (IRQ_TABLE_START + 0x00000180u) #ifndef INTDMA2_ENABLE  #define INTDMA2_ENABLE 0x00000000u #endif  // #define INTDMA3_ENABLE (IRQ_TABLE_START + 0x00000184u) #ifndef INTDMA3_ENABLE  #define INTDMA3_ENABLE 0x00000000u #endif  // #define INTDMA4_ENABLE (IRQ_TABLE_START + 0x00000188u) #ifndef INTDMA4_ENABLE  #define INTDMA4_ENABLE 0x00000000u #endif  // #define INTDMA5_ENABLE (IRQ_TABLE_START + 0x0000018Cu) #ifndef INTDMA5_ENABLE  #define INTDMA5_ENABLE 0x00000000u #endif  // #define INTDMA6_ENABLE (IRQ_TABLE_START + 0x00000190u) #ifndef INTDMA6_ENABLE  #define INTDMA6_ENABLE 0x00000000u #endif  // #define INTDMA7_ENABLE (IRQ_TABLE_START + 0x00000194u) #ifndef INTDMA7_ENABLE  #define INTDMA7_ENABLE 0x00000000u #endif  // #define INTDMA8_ENABLE (IRQ_TABLE_START + 0x00000198u) #ifndef INTDMA8_ENABLE  #define INTDMA8_ENABLE 0x00000000u #endif  // #define INTDMA9_ENABLE (IRQ_TABLE_START + 0x0000019Cu) #ifndef INTDMA9_ENABLE  #define INTDMA9_ENABLE 0x00000000u #endif  // #define INTDMA10_ENABLE (IRQ_TABLE_START + 0x000001A0u) #ifndef INTDMA10_ENABLE  #define INTDMA10_ENABLE 0x00000000u #endif  // #define INTDMA11_ENABLE (IRQ_TABLE_START + 0x000001A4u) #ifndef INTDMA11_ENABLE  #define INTDMA11_ENABLE 0x00000000u #endif  // #define INTDMA12_ENABLE (IRQ_TABLE_START + 0x000001A8u) #ifndef INTDMA12_ENABLE  #define INTDMA12_ENABLE 0x00000000u #endif  // #define INTDMA13_ENABLE (IRQ_TABLE_START + 0x000001ACu) #ifndef INTDMA13_ENABLE  #define INTDMA13_ENABLE 0x00000000u #endif  // #define INTDMA14_ENABLE (IRQ_TABLE_START + 0x000001B0u) #ifndef INTDMA14_ENABLE  #define INTDMA14_ENABLE 0x00000000u #endif  // #define INTDMA15_ENABLE (IRQ_TABLE_START + 0x000001B4u) #ifndef INTDMA15_ENABLE  #define INTDMA15_ENABLE 0x00000000u #endif  // #define INTRIIC0LEE_ENABLE (IRQ_TABLE_START + 0x000001B8u) #ifndef INTRIIC0LEE_ENABLE  #define INTRIIC0LEE_ENABLE 0x00000000u #endif  // #define INTRIIC0RI_ENABLE (IRQ_TABLE_START + 0x000001BCu) #ifndef INTRIIC0RI_ENABLE  #define INTRIIC0RI_ENABLE 0x00000000u #endif  // #define INTRIIC0TI_ENABLE (IRQ_TABLE_START + 0x000001C0u) #ifndef INTRIIC0TI_ENABLE  #define INTRIIC0TI_ENABLE 0x00000000u #endif  // #define INTRIIC0TEI_ENABLE (IRQ_TABLE_START + 0x000001C4u) #ifndef INTRIIC0TEI_ENABLE  #define INTRIIC0TEI_ENABLE 0x00000000u #endif  // #define INTRIIC1LEE_ENABLE (IRQ_TABLE_START + 0x000001C8u) #ifndef INTRIIC1LEE_ENABLE  #define INTRIIC1LEE_ENABLE 0x00000000u #endif  // #define INTRIIC1RI_ENABLE (IRQ_TABLE_START + 0x000001CCu) #ifndef INTRIIC1RI_ENABLE  #define INTRIIC1RI_ENABLE 0x00000000u #endif  // #define INTRIIC1TI_ENABLE (IRQ_TABLE_START + 0x000001D0u) #ifndef INTRIIC1TI_ENABLE  #define INTRIIC1TI_ENABLE 0x00000000u #endif  // #define INTRIIC1TEI_ENABLE (IRQ_TABLE_START + 0x000001D4u) #ifndef INTRIIC1TEI_ENABLE  #define INTRIIC1TEI_ENABLE 0x00000000u #endif  // #define INTRCAN1ERR_ENABLE (IRQ_TABLE_START + 0x000001D8u) #ifndef INTRCAN1ERR_ENABLE  #define INTRCAN1ERR_ENABLE 0x00000000u #endif  // #define INTRCAN1REC_ENABLE (IRQ_TABLE_START + 0x000001DCu) #ifndef INTRCAN1REC_ENABLE  #define INTRCAN1REC_ENABLE 0x00000000u #endif  // #define INTRCAN1TRX_ENABLE (IRQ_TABLE_START + 0x000001E0u) #ifndef INTRCAN1TRX_ENABLE  #define INTRCAN1TRX_ENABLE 0x00000000u #endif  // #define INTTAUJ0I0_ENABLE (IRQ_TABLE_START + 0x000001E4u) #ifndef INTTAUJ0I0_ENABLE  #define INTTAUJ0I0_ENABLE 0x00000000u #endif  // #define INTTAUJ0I1_ENABLE (IRQ_TABLE_START + 0x000001E8u) #ifndef INTTAUJ0I1_ENABLE  #define INTTAUJ0I1_ENABLE 0x00000000u #endif  // #define INTTAUJ0I2_ENABLE (IRQ_TABLE_START + 0x000001ECu) #ifndef INTTAUJ0I2_ENABLE  #define INTTAUJ0I2_ENABLE 0x00000000u #endif  // #define INTTAUJ0I3_ENABLE (IRQ_TABLE_START + 0x000001F0u) #ifndef INTTAUJ0I3_ENABLE  #define INTTAUJ0I3_ENABLE 0x00000000u #endif  // #define INTOSTM0_ENABLE (IRQ_TABLE_START + 0x000001F4u) #ifndef INTOSTM0_ENABLE  #define INTOSTM0_ENABLE 0x00000000u #endif  // #define INTOSTM1_ENABLE (IRQ_TABLE_START + 0x000001F8u) #ifndef INTOSTM1_ENABLE  #define INTOSTM1_ENABLE 0x00000000u #endif  // #define INTCSIGT1IRE_ENABLE (IRQ_TABLE_START + 0x000001FCu) #ifndef INTCSIGT1IRE_ENABLE  #define INTCSIGT1IRE_ENABLE 0x00000000u #endif  // #define INTCSIG1IR_ENABLE (IRQ_TABLE_START + 0x00000200u) #ifndef INTCSIG1IR_ENABLE  #define INTCSIG1IR_ENABLE 0x00000000u #endif  // #define INTCSIG1IC_ENABLE (IRQ_TABLE_START + 0x00000204u) #ifndef INTCSIG1IC_ENABLE  #define INTCSIG1IC_ENABLE 0x00000000u #endif  // #define INTCSIGT2IRE_ENABLE (IRQ_TABLE_START + 0x00000208u) #ifndef INTCSIGT2IRE_ENABLE  #define INTCSIGT2IRE_ENABLE 0x00000000u #endif  // #define INTCSIG2IR_ENABLE (IRQ_TABLE_START + 0x0000020Cu) #ifndef INTCSIG2IR_ENABLE  #define INTCSIG2IR_ENABLE 0x00000000u #endif  // #define INTCSIG2IC_ENABLE (IRQ_TABLE_START + 0x00000210u) #ifndef INTCSIG2IC_ENABLE  #define INTCSIG2IC_ENABLE 0x00000000u #endif  // #define INTCSIGT3IRE_ENABLE (IRQ_TABLE_START + 0x00000214u) #ifndef INTCSIGT3IRE_ENABLE  #define INTCSIGT3IRE_ENABLE 0x00000000u #endif  // #define INTCSIG3IR_ENABLE (IRQ_TABLE_START + 0x00000218u) #ifndef INTCSIG3IR_ENABLE  #define INTCSIG3IR_ENABLE 0x00000000u #endif  // #define INTCSIG3IC_ENABLE (IRQ_TABLE_START + 0x0000021Cu) #ifndef INTCSIG3IC_ENABLE  #define INTCSIG3IC_ENABLE 0x00000000u #endif  // #define INTCSIH1IRE_ENABLE (IRQ_TABLE_START + 0x00000220u) #ifndef INTCSIH1IRE_ENABLE  #define INTCSIH1IRE_ENABLE 0x00000000u #endif  // #define INTCSIH1IR_ENABLE (IRQ_TABLE_START + 0x00000224u) #ifndef INTCSIH1IR_ENABLE  #define INTCSIH1IR_ENABLE 0x00000000u #endif  // #define INTCSIH1IC_ENABLE (IRQ_TABLE_START + 0x00000228u) #ifndef INTCSIH1IC_ENABLE  #define INTCSIH1IC_ENABLE 0x00000000u #endif  // #define INTCSIH1IJC_ENABLE (IRQ_TABLE_START + 0x0000022Cu) #ifndef INTCSIH1IJC_ENABLE  #define INTCSIH1IJC_ENABLE 0x00000000u #endif  // #define INTQFULL_ENABLE (IRQ_TABLE_START + 0x00000230u) #ifndef INTQFULL_ENABLE  #define INTQFULL_ENABLE 0x00000000u #endif  // #define INTPWGA0_ENABLE (IRQ_TABLE_START + 0x00000234u) #ifndef INTPWGA0_ENABLE  #define INTPWGA0_ENABLE 0x00000000u #endif  // #define INTPWGA1_ENABLE (IRQ_TABLE_START + 0x00000238u) #ifndef INTPWGA1_ENABLE  #define INTPWGA1_ENABLE 0x00000000u #endif  // #define INTPWGA2_ENABLE (IRQ_TABLE_START + 0x0000023Cu) #ifndef INTPWGA2_ENABLE  #define INTPWGA2_ENABLE 0x00000000u #endif  // #define INTPWGA3_ENABLE (IRQ_TABLE_START + 0x00000240u) #ifndef INTPWGA3_ENABLE  #define INTPWGA3_ENABLE 0x00000000u #endif  // #define INTPWGA4_ENABLE (IRQ_TABLE_START + 0x00000244u) #ifndef INTPWGA4_ENABLE  #define INTPWGA4_ENABLE 0x00000000u #endif  // #define INTPWGA5_ENABLE (IRQ_TABLE_START + 0x00000248u) #ifndef INTPWGA5_ENABLE  #define INTPWGA5_ENABLE 0x00000000u #endif  // #define INTPWGA6_ENABLE (IRQ_TABLE_START + 0x0000024Cu) #ifndef INTPWGA6_ENABLE  #define INTPWGA6_ENABLE 0x00000000u #endif  // #define INTPWGA7_ENABLE (IRQ_TABLE_START + 0x00000250u) #ifndef INTPWGA7_ENABLE  #define INTPWGA7_ENABLE 0x00000000u #endif  // #define INTPWGA8_ENABLE (IRQ_TABLE_START + 0x00000254u) #ifndef INTPWGA8_ENABLE  #define INTPWGA8_ENABLE 0x00000000u #endif  // #define INTPWGA9_ENABLE (IRQ_TABLE_START + 0x00000258u) #ifndef INTPWGA9_ENABLE  #define INTPWGA9_ENABLE 0x00000000u #endif  // #define INTPWGA10_ENABLE (IRQ_TABLE_START + 0x0000025Cu) #ifndef INTPWGA10_ENABLE  #define INTPWGA10_ENABLE 0x00000000u #endif  // #define INTPWGA11_ENABLE (IRQ_TABLE_START + 0x00000260u) #ifndef INTPWGA11_ENABLE  #define INTPWGA11_ENABLE 0x00000000u #endif  // #define INTPWGA12_ENABLE (IRQ_TABLE_START + 0x00000264u) #ifndef INTPWGA12_ENABLE  #define INTPWGA12_ENABLE 0x00000000u #endif  // #define INTPWGA13_ENABLE (IRQ_TABLE_START + 0x00000268u) #ifndef INTPWGA13_ENABLE  #define INTPWGA13_ENABLE 0x00000000u #endif  // #define INTPWGA14_ENABLE (IRQ_TABLE_START + 0x0000026Cu) #ifndef INTPWGA14_ENABLE  #define INTPWGA14_ENABLE 0x00000000u #endif  // #define INTPWGA15_ENABLE (IRQ_TABLE_START + 0x00000270u) #ifndef INTPWGA15_ENABLE  #define INTPWGA15_ENABLE 0x00000000u #endif  // #define INTPWGA16_ENABLE (IRQ_TABLE_START + 0x00000274u) #ifndef INTPWGA16_ENABLE  #define INTPWGA16_ENABLE 0x00000000u #endif  // #define INTPWGA17_ENABLE (IRQ_TABLE_START + 0x00000278u) #ifndef INTPWGA17_ENABLE  #define INTPWGA17_ENABLE 0x00000000u #endif  // #define INTPWGA18_ENABLE (IRQ_TABLE_START + 0x0000027Cu) #ifndef INTPWGA18_ENABLE  #define INTPWGA18_ENABLE 0x00000000u #endif  // #define INTPWGA19_ENABLE (IRQ_TABLE_START + 0x00000280u) #ifndef INTPWGA19_ENABLE  #define INTPWGA19_ENABLE 0x00000000u #endif  // #define INTPWGA20_ENABLE (IRQ_TABLE_START + 0x00000284u) #ifndef INTPWGA20_ENABLE  #define INTPWGA20_ENABLE 0x00000000u #endif  // #define INTPWGA21_ENABLE (IRQ_TABLE_START + 0x00000288u) #ifndef INTPWGA21_ENABLE  #define INTPWGA21_ENABLE 0x00000000u #endif  // #define INTPWGA22_ENABLE (IRQ_TABLE_START + 0x0000028Cu) #ifndef INTPWGA22_ENABLE  #define INTPWGA22_ENABLE 0x00000000u #endif  // #define INTPWGA23_ENABLE (IRQ_TABLE_START + 0x00000290u) #ifndef INTPWGA23_ENABLE  #define INTPWGA23_ENABLE 0x00000000u #endif  // #define INTFLENDNM_ENABLE (IRQ_TABLE_START + 0x000002B0u) #ifndef INTFLENDNM_ENABLE  #define INTFLENDNM_ENABLE 0x00000000u #endif  // #define INTLCBI0RDY_ENABLE (IRQ_TABLE_START + 0x000002B8u) #ifndef INTLCBI0RDY_ENABLE  #define INTLCBI0RDY_ENABLE 0x00000000u #endif  // #define INTLCBI0EMPTY_ENABLE (IRQ_TABLE_START + 0x000002BCu) #ifndef INTLCBI0EMPTY_ENABLE  #define INTLCBI0EMPTY_ENABLE 0x00000000u #endif  // #define INTLCBI0HALF_ENABLE (IRQ_TABLE_START + 0x000002C0u) #ifndef INTLCBI0HALF_ENABLE  #define INTLCBI0HALF_ENABLE 0x00000000u #endif  // #define INTLCBI0FULL_ENABLE (IRQ_TABLE_START + 0x000002C4u) #ifndef INTLCBI0FULL_ENABLE  #define INTLCBI0FULL_ENABLE 0x00000000u #endif  // #define INTLCBI0QTR_ENABLE (IRQ_TABLE_START + 0x000002C8u) #ifndef INTLCBI0QTR_ENABLE  #define INTLCBI0QTR_ENABLE 0x00000000u #endif  // #define INTLCBI03QTR_ENABLE (IRQ_TABLE_START + 0x000002CCu) #ifndef INTLCBI03QTR_ENABLE  #define INTLCBI03QTR_ENABLE 0x00000000u #endif  // #define INTRCAN2ERR_ENABLE (IRQ_TABLE_START + 0x000002D0u) #ifndef INTRCAN2ERR_ENABLE  #define INTRCAN2ERR_ENABLE 0x00000000u #endif  // #define INTRCAN2REC_ENABLE (IRQ_TABLE_START + 0x000002D4u) #ifndef INTRCAN2REC_ENABLE  #define INTRCAN2REC_ENABLE 0x00000000u #endif  // #define INTRCAN2TRX_ENABLE (IRQ_TABLE_START + 0x000002D8u) #ifndef INTRCAN2TRX_ENABLE  #define INTRCAN2TRX_ENABLE 0x00000000u #endif  // #define INTPCMP0FFIL_ENABLE (IRQ_TABLE_START + 0x000002DCu) #ifndef INTPCMP0FFIL_ENABLE  #define INTPCMP0FFIL_ENABLE 0x00000000u #endif  // #define INTPCMP0FERR_ENABLE (IRQ_TABLE_START + 0x000002E0u) #ifndef INTPCMP0FERR_ENABLE  #define INTPCMP0FERR_ENABLE 0x00000000u #endif  // #define INTISM0REACHED_ENABLE (IRQ_TABLE_START + 0x000002E4u) #ifndef INTISM0REACHED_ENABLE  #define INTISM0REACHED_ENABLE 0x00000000u #endif  // #define INTISM0DONE_ENABLE (IRQ_TABLE_START + 0x000002E8u) #ifndef INTISM0DONE_ENABLE  #define INTISM0DONE_ENABLE 0x00000000u #endif  // #define INTISM0ZPDAD_ENABLE (IRQ_TABLE_START + 0x000002ECu) #ifndef INTISM0ZPDAD_ENABLE  #define INTISM0ZPDAD_ENABLE 0x00000000u #endif  // #define INTSSIF0_ENABLE (IRQ_TABLE_START + 0x000002F4u) #ifndef INTSSIF0_ENABLE  #define INTSSIF0_ENABLE 0x00000000u #endif  // #define INTSSIF0RX_ENABLE (IRQ_TABLE_START + 0x000002F8u) #ifndef INTSSIF0RX_ENABLE  #define INTSSIF0RX_ENABLE 0x00000000u #endif  // #define INTSSIF0TX_ENABLE (IRQ_TABLE_START + 0x000002FCu) #ifndef INTSSIF0TX_ENABLE  #define INTSSIF0TX_ENABLE 0x00000000u #endif  // #define INTSSIF1_ENABLE (IRQ_TABLE_START + 0x00000300u) #ifndef INTSSIF1_ENABLE  #define INTSSIF1_ENABLE 0x00000000u #endif  // #define INTSSIF1RX_ENABLE (IRQ_TABLE_START + 0x00000304u) #ifndef INTSSIF1RX_ENABLE  #define INTSSIF1RX_ENABLE 0x00000000u #endif  // #define INTSSIF1TX_ENABLE (IRQ_TABLE_START + 0x00000308u) #ifndef INTSSIF1TX_ENABLE  #define INTSSIF1TX_ENABLE 0x00000000u #endif  // #define INTVDCE0ERR_ENABLE (IRQ_TABLE_START + 0x0000031Cu) #ifndef INTVDCE0ERR_ENABLE  #define INTVDCE0ERR_ENABLE 0x00000000u #endif  // #define INTVDCE0GR3VBLANK_ENABLE (IRQ_TABLE_START + 0x00000320u) #ifndef INTVDCE0GR3VBLANK_ENABLE  #define INTVDCE0GR3VBLANK_ENABLE 0x00000000u #endif  // #define INTVDCE0S0VIVSYNC_ENABLE (IRQ_TABLE_START + 0x00000324u) #ifndef INTVDCE0S0VIVSYNC_ENABLE  #define INTVDCE0S0VIVSYNC_ENABLE 0x00000000u #endif  // #define INTVDCE0S0LOVSYNC_ENABLE (IRQ_TABLE_START + 0x00000328u) #ifndef INTVDCE0S0LOVSYNC_ENABLE  #define INTVDCE0S0LOVSYNC_ENABLE 0x00000000u #endif  // #define INTVDCE0GR3VLINE_ENABLE (IRQ_TABLE_START + 0x0000032Cu) #ifndef INTVDCE0GR3VLINE_ENABLE  #define INTVDCE0GR3VLINE_ENABLE 0x00000000u #endif  // #define INTVDCE0S0VFIELD_ENABLE (IRQ_TABLE_START + 0x00000330u) #ifndef INTVDCE0S0VFIELD_ENABLE  #define INTVDCE0S0VFIELD_ENABLE 0x00000000u #endif  // #define INTVDCE0S0WLINE_ENABLE (IRQ_TABLE_START + 0x00000334u) #ifndef INTVDCE0S0WLINE_ENABLE  #define INTVDCE0S0WLINE_ENABLE 0x00000000u #endif  // #define INTVDCE0S1LOVSYNC_ENABLE (IRQ_TABLE_START + 0x00000338u) #ifndef INTVDCE0S1LOVSYNC_ENABLE  #define INTVDCE0S1LOVSYNC_ENABLE 0x00000000u #endif  // #define INTRLIN32UR2_ENABLE (IRQ_TABLE_START + 0x0000035Cu) #ifndef INTRLIN32UR2_ENABLE  #define INTRLIN32UR2_ENABLE 0x00000000u #endif  // #define INTRLIN32UR1_ENABLE (IRQ_TABLE_START + 0x00000360u) #ifndef INTRLIN32UR1_ENABLE  #define INTRLIN32UR1_ENABLE 0x00000000u #endif  // #define INTRLIN32UR0_ENABLE (IRQ_TABLE_START + 0x00000364u) #ifndef INTRLIN32UR0_ENABLE  #define INTRLIN32UR0_ENABLE 0x00000000u #endif  // #define INTRLIN33UR2_ENABLE (IRQ_TABLE_START + 0x00000368u) #ifndef INTRLIN33UR2_ENABLE  #define INTRLIN33UR2_ENABLE 0x00000000u #endif  // #define INTRLIN33UR1_ENABLE (IRQ_TABLE_START + 0x0000036Cu) #ifndef INTRLIN33UR1_ENABLE  #define INTRLIN33UR1_ENABLE 0x00000000u #endif  // #define INTRLIN33UR0_ENABLE (IRQ_TABLE_START + 0x00000370u) #ifndef INTRLIN33UR0_ENABLE  #define INTRLIN33UR0_ENABLE 0x00000000u #endif  // #define INTMISRERR_ENABLE (IRQ_TABLE_START + 0x000003E0u) #ifndef INTMISRERR_ENABLE  #define INTMISRERR_ENABLE 0x00000000u #endif  // #define INTVPISG1OVFERR_ENABLE (IRQ_TABLE_START + 0x000003E4u) #ifndef INTVPISG1OVFERR_ENABLE  #define INTVPISG1OVFERR_ENABLE 0x00000000u #endif  // #define INTVPISG2OVFERR_ENABLE (IRQ_TABLE_START + 0x000003E8u) #ifndef INTVPISG2OVFERR_ENABLE  #define INTVPISG2OVFERR_ENABLE 0x00000000u #endif  // #define INTVPISG3OVFERR_ENABLE (IRQ_TABLE_START + 0x000003ECu) #ifndef INTVPISG3OVFERR_ENABLE  #define INTVPISG3OVFERR_ENABLE 0x00000000u #endif  // #define INTVPISG5OVFERR_ENABLE (IRQ_TABLE_START + 0x000003F4u) #ifndef INTVPISG5OVFERR_ENABLE  #define INTVPISG5OVFERR_ENABLE 0x00000000u #endif  // #define INTBUSERR_ENABLE (IRQ_TABLE_START + 0x000003FCu) #ifndef INTBUSERR_ENABLE  #define INTBUSERR_ENABLE 0x00000000u #endif    #endif /bin /cmd /dev /etc /git-bash.exe /git-cmd.exe /LICENSE.txt /mingw64 /proc /ReleaseNotes.html /tmp /unins000.dat /unins000.exe /unins000.msg /usr __R7F701402_IRQ_H d1lx/ d1x_common/ lib/
