# compile vhdl design source files
vhdl xil_defaultlib  \
"testALU_func_synth.vhd" \
"../../../../../ALUME.srcs/sources_1/new/doubleport.vhd" \
"../../../../../ALUME.srcs/sim_1/new/testDoublePort.vhd" \

# Do not sort compile order
nosort
