wb_dma_ch_pri_enc/wire_pri27_out -0.718900 -0.625747 0.105770 1.128404 1.289152 1.414131 0.213874 -0.988254 -0.578723 0.062754 -1.385075 0.393441 -0.664104 0.667526 -0.765540 1.363142 -0.341260 -4.001595 0.583167 -0.928102
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 1.377083 -1.563179 -0.592227 1.996682 -0.518512 1.892828 0.442796 -1.499137 0.829670 -0.803608 -2.353269 0.388508 -2.899073 2.274412 -1.420901 -1.957901 -3.090332 0.195092 -0.208330 -2.928050
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.038247 0.335771 -0.161674 -0.287972 0.332547 0.901806 -0.777838 -1.219860 -1.218566 0.981978 -0.033533 0.895679 -0.645059 -0.669214 0.925549 3.046797 0.619409 -2.148696 -0.309716 -0.362912
wb_dma_ch_sel/always_5/stmt_1/expr_1 2.827520 0.470693 -3.832935 3.329512 1.482836 0.439204 2.756630 -3.918037 -1.698338 1.016887 -0.248191 -0.094694 -2.899834 0.298821 -1.432177 1.944823 -0.839284 0.970357 -0.071696 -0.962067
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.054463 0.358501 -0.169448 -0.321727 0.352058 0.848059 -0.727687 -1.227238 -1.252067 0.975976 -0.038889 0.927340 -0.655781 -0.637953 0.949931 3.046649 0.640363 -2.102722 -0.298667 -0.356961
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 -0.454578 1.590045 1.392896 -2.453507 1.104113 2.304013 -2.595038 0.878759 -0.364162 1.446037 -0.905674 0.070302 -1.293533 1.870161 -2.797663 1.254761 0.254280 -5.236963 -1.253566 -0.326642
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.634723 -0.397942 0.699520 -0.773206 0.876285 1.135865 -1.144603 0.281864 -0.165303 -0.242367 -1.963843 0.012568 0.471141 1.532450 -3.038780 -2.366372 0.747391 -2.096272 0.157215 -1.112748
wb_dma_ch_rf/assign_1_ch_adr0 -0.204573 0.109331 1.522561 -2.605085 2.854544 1.392296 -0.845158 -2.663018 -0.001286 0.345991 2.474002 -0.529487 3.343982 -1.024760 0.607078 -3.085844 6.116585 2.435108 1.033556 1.010076
wb_dma_ch_rf/reg_ch_busy 2.418389 3.877067 -0.404919 -3.904315 1.953494 -0.341916 -1.571769 -2.471000 0.010267 0.000466 2.337450 1.124587 1.121331 -3.177206 -1.683988 3.296760 1.176510 1.038270 0.991634 -3.311796
wb_dma_wb_slv/always_5 -1.379051 -2.186351 -1.897110 2.630510 0.990868 -1.749443 0.434121 -0.425299 -0.951139 1.130504 -0.616211 1.975266 7.117636 2.470710 2.893018 -0.960557 -3.231512 2.759902 -0.680032 0.069515
wb_dma_wb_slv/always_4 -1.357735 -4.982130 1.932700 -2.602630 2.239496 2.537127 -0.948604 -3.829199 -0.916959 1.056358 1.745004 -1.429893 1.697867 3.347997 3.666883 -0.003466 -1.648268 6.096680 -1.627963 -3.050781
wb_dma_wb_slv/always_3 4.172748 -0.459925 2.441798 -5.620281 0.699864 1.651268 -3.951377 -2.423124 2.564636 -1.313824 2.135300 3.244045 -0.443522 1.658546 2.099143 -1.361020 1.590008 -0.064235 -0.971883 -0.225131
wb_dma_wb_slv/always_1 1.566667 -1.350481 2.415347 -1.267158 3.761399 3.720805 -2.469353 -3.846966 -1.181140 0.771969 1.650801 1.179015 0.432874 -0.154554 4.175425 3.803206 1.224997 2.789223 -0.682969 -2.397542
wb_dma_ch_sel/always_44/case_1/cond 0.582735 -0.872758 1.555744 -2.175220 4.102046 2.452194 -3.691876 -2.125556 0.629348 1.469308 1.683947 -1.354180 4.313886 1.562894 -1.285762 -4.738699 3.824810 1.275604 0.613795 -0.800808
wb_dma_rf/wire_ch0_csr 2.907867 1.526811 1.395701 -1.959053 2.185336 1.612145 -1.662380 -3.796990 -0.470279 -0.938378 1.812070 1.297268 1.155438 -4.792138 4.571011 1.746824 1.322795 2.558328 -0.074720 -1.742044
wb_dma_de/wire_done -0.102545 1.761649 -0.250113 -0.327188 -1.734852 0.871710 3.309251 -1.169820 -1.928346 -2.172993 -3.080008 2.363418 -2.266044 -0.565513 -0.619971 1.910782 -1.590524 0.115743 -1.243079 -0.843637
wb_dma_ch_pri_enc/wire_pri11_out -0.669127 -0.566285 0.085608 0.996319 1.239411 1.435243 0.105607 -1.061974 -0.639547 0.131942 -1.304416 0.413093 -0.705644 0.605921 -0.725379 1.493790 -0.279686 -3.958259 0.557520 -0.931834
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 0.916372 4.287721 0.442808 -3.291044 -2.811308 0.613818 1.474248 0.430842 -1.440537 -0.598340 -0.606520 1.755544 -3.778110 -0.990747 0.070533 4.111226 -1.613024 0.731652 -3.172471 0.695514
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.268669 1.611647 0.933361 -1.395435 -0.151905 0.362955 -0.747509 1.863783 1.058941 0.622327 0.973888 -0.908550 -1.337331 0.911131 -0.850243 0.584668 -1.103164 -1.257767 -1.066556 1.049893
wb_dma_de/always_13/stmt_1 4.048276 1.452298 -1.644034 1.597565 2.375969 0.067372 3.530415 -3.570541 0.147725 -2.512653 -0.918967 1.071999 -1.725703 -0.802636 -2.030270 -0.469116 -0.104483 0.261905 0.778576 -0.930604
wb_dma_de/always_4/if_1 -0.141395 2.590257 -0.230009 -0.851490 1.105110 0.295333 3.626946 -1.227137 -2.137071 -1.588391 -1.645102 2.502007 -0.000276 -0.436508 -1.101665 2.918661 -0.279813 -0.784719 -0.868039 0.574251
wb_dma_ch_arb/input_req 1.842674 3.941318 1.856889 -2.868764 -1.988864 3.121644 -4.321415 -1.046877 -0.112432 -0.767781 -2.536012 -1.021315 1.916191 -0.060186 0.215435 -2.392917 -0.886781 -5.143239 -2.366235 -0.693502
wb_dma_wb_mast/input_mast_din -0.915506 -2.644610 1.952198 1.150091 -3.923763 1.643206 0.132181 -0.403408 0.483960 -2.457653 -2.128961 -0.277307 -3.192770 -0.257770 2.949930 -0.660071 -2.170104 0.421426 -0.127967 -2.100774
wb_dma_ch_pri_enc/wire_pri20_out -0.754625 -0.607969 0.090271 1.095504 1.313723 1.465337 0.232211 -1.064111 -0.592210 0.063910 -1.388681 0.393547 -0.615665 0.679770 -0.726106 1.359056 -0.334659 -4.032815 0.571011 -0.937184
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.559317 1.407620 -0.938873 1.055149 0.513314 -0.406549 2.687266 -0.674299 -0.432831 -0.974157 -1.439161 1.087724 4.467139 0.515064 0.374515 -3.182323 -0.312797 0.998102 -0.404526 1.944922
wb_dma_ch_rf/always_26/if_1/if_1 6.406438 -0.448607 -1.774032 0.846439 2.351012 -1.147057 -0.367787 -2.702489 -0.351298 -1.245597 -0.320991 1.582051 -1.464980 0.600857 -1.307277 0.963344 -0.128002 -0.052048 -0.639565 -1.150800
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 0.826728 0.253576 1.239199 -2.829558 -0.090352 0.565865 -0.318053 -0.795168 -1.012451 -0.262337 0.563389 -3.348093 -3.788431 -1.137525 -2.036622 0.900427 2.434301 1.602064 -0.697530 -1.334315
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.267907 -0.010256 -1.353660 0.130660 1.615802 -1.996283 2.055853 -0.452986 -0.696420 -0.646653 -0.680046 1.110104 3.676952 1.758593 -1.293972 -1.375758 -1.410378 2.237554 -0.711030 0.127839
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 0.416390 -0.569353 -0.926081 -0.027188 -0.126404 0.019694 -0.212080 -1.665788 -1.729847 1.130562 0.872160 -2.434740 -1.269224 -0.732542 -0.028625 2.408172 0.255334 0.335986 -0.186688 -1.091810
wb_dma_ch_sel/wire_ch_sel 2.673057 4.179355 0.841346 -2.090024 3.585229 1.481384 -1.321178 -2.501289 1.587797 -0.168803 2.220984 1.657901 1.522473 -1.809375 0.390861 0.430994 1.917377 0.560944 0.547501 -0.626745
wb_dma_rf/inst_u19 -1.146319 0.834254 -0.784030 2.006022 1.651410 0.975860 2.876217 -1.667767 -0.954994 -0.924322 -2.668845 1.373511 3.598956 1.083702 -0.473204 -1.989487 -0.550645 -2.814247 0.142939 1.038562
wb_dma_rf/inst_u18 -1.264690 0.823064 -0.814228 2.144975 1.654418 1.042697 2.890131 -1.642860 -1.069294 -0.884072 -2.807139 1.526320 3.744299 1.093956 -0.337816 -1.735656 -0.656827 -2.990204 0.164421 0.994800
wb_dma_rf/inst_u17 -1.271632 0.790013 -0.821511 2.226383 1.745426 0.986323 2.980054 -1.578874 -0.971821 -0.970971 -2.837147 1.399410 3.716486 1.191096 -0.603190 -1.937779 -0.690531 -3.088581 0.268860 1.021715
wb_dma_rf/inst_u16 -1.153126 0.860760 -0.822995 1.980201 1.682531 1.056704 2.866318 -1.695284 -1.012956 -0.913732 -2.758616 1.466545 3.519242 1.091963 -0.461823 -1.739661 -0.625310 -2.949484 0.114254 0.969481
wb_dma_rf/inst_u15 -1.163350 0.827509 -0.769108 2.016994 1.699546 1.059233 2.899838 -1.624386 -0.965779 -0.958544 -2.815425 1.357285 3.547768 1.114183 -0.549328 -1.902018 -0.601733 -3.040641 0.166108 1.035972
wb_dma_rf/inst_u14 -1.125437 0.978511 -0.800720 1.908288 1.593573 1.018878 2.837599 -1.621780 -1.049614 -0.861345 -2.719332 1.448607 3.510237 1.011868 -0.402213 -1.721080 -0.578821 -2.934690 0.081134 1.108251
wb_dma_rf/inst_u13 -1.140626 0.963970 -0.796938 1.923846 1.716633 1.098176 2.848234 -1.742250 -1.007108 -0.894015 -2.777472 1.408504 3.552637 1.084290 -0.433116 -1.792942 -0.491585 -3.077424 0.090477 1.058209
wb_dma_rf/inst_u12 -1.115348 0.918985 -0.826927 1.923312 1.675576 1.078704 2.762585 -1.814299 -1.073017 -0.839914 -2.706585 1.420356 3.604044 1.013373 -0.339025 -1.731628 -0.472029 -2.941403 0.098518 0.998202
wb_dma_rf/inst_u11 -1.117037 0.773714 -0.793813 2.037147 1.751633 1.029425 2.754835 -1.693510 -0.919211 -0.900838 -2.709365 1.303126 3.586646 1.092016 -0.516077 -1.991111 -0.490402 -3.025535 0.198057 0.941564
wb_dma_rf/inst_u10 -1.219678 0.865269 -0.805612 2.079961 1.752148 1.079022 2.894413 -1.734260 -1.060459 -0.910211 -2.795729 1.537199 3.628311 1.117262 -0.396722 -1.671368 -0.608726 -3.109272 0.138693 1.038750
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -1.614177 1.524320 3.681285 -3.020721 1.754679 0.713449 4.410766 -0.721923 -1.487881 -2.150421 1.649433 2.789966 1.845576 0.093182 5.828667 4.555729 -0.204174 2.355785 -2.913709 4.163399
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -0.522272 -3.369751 -0.721515 -1.323001 -0.046733 -1.663947 1.501729 -2.239673 1.158926 -1.164772 -0.828286 -4.665917 1.090279 1.119075 -3.101495 -6.217353 0.069718 -1.232557 0.755418 -2.361307
wb_dma/input_wb1_ack_i 2.345008 1.913942 0.220168 -2.850452 -0.831558 1.588081 -1.119932 -1.537916 -2.133921 -0.251304 -2.462400 -0.127968 -0.162244 -0.818075 -2.048009 1.257334 -0.232270 -4.082207 -2.041025 -1.428823
wb_dma/wire_slv0_we 4.135787 -0.399526 2.013519 -5.562064 1.009747 0.983058 -3.274676 -2.359660 2.675086 -1.428952 2.564931 3.433892 -0.767485 1.491718 1.547760 -1.086466 1.468202 1.279044 -0.649502 -0.586875
wb_dma_ch_rf/reg_ch_sz_inf 0.566130 0.252631 -0.350356 -1.490326 0.381678 -1.343984 0.365366 -0.156883 -0.647069 -0.123127 1.538971 0.248298 -1.453930 -1.494678 -1.104164 2.697770 0.991269 2.512489 0.518940 -1.151370
wb_dma_ch_rf 3.107350 0.793474 1.350859 -6.019191 0.997556 1.138804 -3.339118 -3.494229 0.027569 0.351277 2.088618 -0.715379 -2.407954 -0.971261 0.815746 0.448937 2.786155 2.514779 -1.807905 -2.319154
wb_dma_ch_sel/wire_gnt_p1_d -0.037902 0.337213 -0.179687 -0.332694 0.346429 0.885683 -0.780819 -1.201972 -1.175727 0.992018 -0.025440 0.838939 -0.627283 -0.637568 0.908349 3.000567 0.639336 -2.059359 -0.287847 -0.404818
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 1.848205 2.896754 0.016545 -1.182510 -0.624568 1.045771 2.952600 0.257425 0.345294 -1.651912 -1.484281 1.364519 -3.171980 2.144608 -2.591332 0.139367 -3.994798 1.968874 -2.434160 -0.371824
wb_dma_ch_sel/input_ch1_txsz -0.297008 -1.243579 0.185909 1.086553 -1.579241 2.113828 -0.305482 -1.279766 -0.390601 -0.479087 -2.615268 0.143873 -3.223059 0.391018 -0.293349 0.364378 -1.325938 -2.921546 -0.067659 -2.406912
wb_dma/wire_ch3_txsz -0.772079 -0.964025 0.228946 1.524224 0.897087 0.505985 1.087027 0.286292 0.674578 -0.953109 -1.431162 -0.479670 -0.014946 1.366354 -1.768153 -1.717719 -1.063582 -1.934438 0.905250 -0.538990
wb_dma_ch_pri_enc/inst_u30 -0.797678 -0.611626 0.077457 1.142803 1.297019 1.475949 0.218541 -1.063185 -0.669538 0.136539 -1.394981 0.470129 -0.622652 0.646532 -0.706727 1.512969 -0.334239 -4.090973 0.596020 -0.928679
wb_dma/assign_3_dma_nd -0.035720 3.031451 -0.047254 -0.392139 -0.496356 0.221523 3.215847 -0.078883 -0.979413 -1.591534 -1.893595 1.988334 2.228828 0.422030 0.791749 -1.154471 -1.032779 0.746873 -1.972656 2.716962
wb_dma_ch_rf/assign_6_pointer 0.998194 0.901568 3.200648 -3.565033 0.906343 0.722346 0.379737 0.663333 0.775227 -2.394124 0.350020 -5.690208 -4.369740 -0.821328 -4.541112 -0.286460 1.090669 -1.992713 0.074262 -1.488611
wb_dma_ch_rf/wire_ch_adr0_dewe -0.474744 -1.527723 -0.868840 1.383157 0.998467 -0.563492 -0.424788 -0.623023 0.493398 0.608900 0.416571 -0.805867 2.283503 0.076314 -0.336886 -2.033897 0.693362 0.292967 1.452398 -0.678860
wb_dma_ch_pri_enc/always_2/if_1/cond -0.828051 -0.704336 0.064356 1.268785 1.226612 1.371701 0.331333 -0.912301 -0.580696 0.053310 -1.444640 0.400989 -0.630121 0.695965 -0.865721 1.356687 -0.442561 -4.073564 0.683634 -0.937145
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond 0.329209 -0.995857 1.697060 0.141924 1.488115 0.233269 1.085630 -0.309875 1.103663 -3.109724 -1.089157 -2.155620 -0.063622 -0.373503 -2.440915 -1.934824 -0.120877 -2.978151 1.892542 -1.496563
wb_dma_ch_sel/input_ch0_txsz 1.685548 1.513334 -0.899494 0.297138 -0.646818 0.800690 4.021345 -1.641451 -0.726850 -2.547611 -2.850818 2.468981 -2.093043 1.249714 -1.810904 -0.598577 -3.131170 3.049472 -1.516819 -1.374515
wb_dma_ch_sel/always_2 -0.018640 3.045481 -0.059127 -0.375882 -0.485679 0.211874 3.222999 -0.148585 -0.932824 -1.606416 -1.891939 1.995317 2.204087 0.421999 0.795492 -1.249128 -0.987249 0.722663 -2.014772 2.729564
wb_dma_ch_sel/always_3 -0.073871 2.926251 1.182396 -0.464987 -2.529954 1.672150 2.522250 1.760185 0.890526 -2.134139 -3.115659 0.213509 -1.639899 2.238233 -1.259120 -2.929551 -3.822987 -1.219541 -2.635011 1.656020
wb_dma_rf/input_de_txsz_we -1.031846 -0.302242 -0.838516 0.934517 -2.676794 -1.132107 2.944965 0.102380 -1.654670 -1.723558 -1.545130 2.544786 -0.138393 -0.887218 1.435665 2.156673 -3.039053 5.163185 -0.529729 -1.507317
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.750693 -0.491812 0.685792 -0.630432 0.903596 1.137385 -1.070120 0.400561 -0.118763 -0.279384 -1.994322 -0.014985 0.502703 1.610395 -3.105614 -2.433583 0.656848 -2.167054 0.227063 -1.068485
wb_dma_ch_sel/assign_145_req_p0 0.213693 -0.044405 -1.277205 0.153185 1.569930 -1.865262 2.042919 -0.503563 -0.664071 -0.647166 -0.782205 1.115090 3.690974 1.828595 -1.167247 -1.510490 -1.453375 2.112423 -0.747213 0.128091
wb_dma_de/always_3/if_1/if_1/cond 0.868727 -0.770453 -0.411686 -0.838183 -0.034535 -0.708678 -1.885753 -0.087384 -0.352763 1.330695 0.485758 0.404137 0.890044 1.529072 1.222867 0.815118 -1.231477 0.723958 -1.755767 -0.301417
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.770056 -0.426822 0.725013 -0.597882 0.867892 1.099795 -1.150548 0.523163 -0.097238 -0.217005 -1.971964 -0.021979 0.558236 1.635674 -3.085796 -2.453172 0.696175 -2.192331 0.234311 -0.990025
wb_dma_rf/always_1/case_1 5.688986 0.199145 2.093657 -6.274001 3.353736 3.713787 -3.658656 -4.318500 -3.609890 1.708265 5.019125 -1.195440 -0.501388 -1.973898 1.102447 6.554842 2.511701 3.593737 -1.836350 -1.638303
wb_dma_rf/always_2/if_1/if_1/stmt_1 2.223041 -1.575954 -0.403874 -0.717693 2.161256 -0.030689 -1.411950 -2.288457 -1.753089 0.158305 1.422567 -0.998405 0.975019 0.243297 -0.570255 3.449839 -0.336496 0.846065 0.574923 -2.198598
wb_dma_ch_sel/assign_99_valid/expr_1 1.517761 1.710755 -0.985343 -3.065463 2.295080 0.180023 1.414215 -2.346887 1.289760 2.126229 2.564415 -0.194423 0.882975 3.417065 0.062273 -4.625578 1.690922 4.109513 -3.163075 3.133874
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.421550 1.529794 -0.885536 0.902839 0.476052 -0.372601 2.691979 -0.714771 -0.431514 -0.999022 -1.453607 1.091740 4.403112 0.488691 0.326733 -3.329541 -0.213339 0.976549 -0.516404 2.031880
wb_dma_wb_slv/reg_slv_adr 1.856776 -1.000999 2.381195 -1.511199 3.873032 3.827835 -2.585478 -4.140490 -1.170547 0.794770 1.931061 1.091953 0.383791 -0.294315 4.199468 4.015898 1.327566 2.716888 -0.713455 -2.476892
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1/cond 0.571586 0.291414 -0.358734 -1.426881 0.368007 -1.367561 0.432546 -0.097378 -0.635317 -0.154865 1.511600 0.269626 -1.447880 -1.490367 -1.130439 2.700359 0.932635 2.480075 0.521555 -1.132060
wb_dma_wb_mast/wire_wb_cyc_o 0.011195 0.358292 -0.194413 -0.396831 0.364211 0.929417 -0.809898 -1.289993 -1.262507 1.024858 -0.000901 0.934861 -0.646291 -0.676325 1.013900 3.118327 0.689914 -2.115660 -0.306019 -0.394451
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 1.467300 -0.375816 0.704281 -2.837658 -0.797661 -0.081551 -2.515344 -0.319594 0.552447 -0.192767 0.550645 -0.011101 -1.476221 0.335189 -0.430786 -0.551290 1.464997 0.989799 -0.483173 -0.896885
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.783743 -0.637041 0.060191 1.157741 1.232470 1.398069 0.280112 -0.961292 -0.578769 0.042039 -1.435065 0.375201 -0.696512 0.630012 -0.818961 1.412493 -0.373361 -4.064078 0.645665 -0.933264
wb_dma/wire_paused 0.468976 -0.562295 -0.941105 -0.030895 -0.079651 0.054845 -0.152440 -1.721001 -1.710760 1.076190 0.834563 -2.391823 -1.275692 -0.688705 -0.017593 2.267581 0.261313 0.345609 -0.208822 -1.091286
wb_dma_ch_rf/always_8/stmt_1/expr_1 2.420640 3.878892 -0.422404 -3.771538 2.148666 -0.439213 -1.529414 -2.392111 0.066105 -0.186086 2.292621 1.289298 1.235827 -3.053496 -1.879800 3.167267 1.093996 1.121073 1.061517 -3.341450
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 0.006435 0.320289 -0.167412 -0.431037 0.335913 0.900551 -0.869129 -1.301419 -1.256183 1.038273 0.025028 0.882996 -0.690101 -0.700464 0.989103 3.131438 0.693974 -2.120843 -0.326991 -0.443891
wb_dma_de/assign_67_dma_done_all 0.147542 1.581397 -0.029169 -0.267593 -2.018054 0.014589 4.045921 -0.199919 -0.793837 -3.171425 -2.912667 1.518728 -1.779592 -0.045550 -1.573374 -0.984566 -2.030364 2.366355 -1.055842 -0.473703
wb_dma_ch_rf/always_6/if_1/if_1/block_1 0.190003 2.388991 -0.636028 -2.716483 -0.370768 0.948588 0.912702 -4.666912 0.570326 1.502845 2.232925 -3.274956 -1.594990 -1.491253 1.883164 -1.177956 1.693138 0.495671 -1.555105 -0.591225
wb_dma_ch_arb/always_2/block_1/case_1/if_3 -0.418215 1.134829 1.527902 -2.055808 0.704100 1.383433 -1.809202 2.067777 0.820249 0.435910 -0.913154 -0.815350 -0.660512 2.457737 -3.676257 -1.728429 -0.367152 -3.118879 -0.905185 0.022685
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.114999 1.504866 -0.622623 1.010493 -0.605288 0.285953 -0.481764 -0.637777 -0.161709 0.526688 -1.545865 2.258733 5.152792 1.130856 4.526906 -3.077338 -1.521944 1.868456 -2.540127 2.151905
wb_dma_ch_arb/always_2/block_1/case_1/if_1 -0.696040 2.483185 0.960642 -0.910733 0.190318 1.584622 -2.104728 1.596325 0.638513 0.863440 -2.380449 1.376192 4.288239 3.488994 0.621933 -4.393592 -1.987292 -1.413185 -3.188280 2.113012
wb_dma_ch_arb/always_2/block_1/case_1/if_4 -0.841106 -0.458769 0.672273 -0.505241 0.894113 1.106008 -1.098845 0.496460 -0.086892 -0.240631 -2.034311 0.003164 0.588970 1.638924 -3.128505 -2.463943 0.654280 -2.277417 0.282028 -0.987682
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.799363 -0.641366 0.023644 1.248052 1.233507 1.431989 0.285763 -0.901960 -0.605150 0.029844 -1.502086 0.409529 -0.711923 0.691363 -0.870726 1.397342 -0.444483 -4.163033 0.642647 -0.904604
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.051945 1.609581 -0.582035 0.933156 -0.556711 0.352307 -0.384388 -0.670514 -0.163251 0.472343 -1.625741 2.231356 5.059767 1.160543 4.379755 -3.075156 -1.555158 1.733659 -2.564039 2.153347
wb_dma_ch_pri_enc/wire_pri14_out -0.697076 -0.648600 0.114161 1.072236 1.289657 1.419249 0.262658 -1.023516 -0.529386 0.030035 -1.386472 0.377349 -0.653103 0.708932 -0.781582 1.261076 -0.349586 -3.907364 0.586484 -0.930325
wb_dma_ch_sel/always_39/case_1/stmt_1 -0.094916 3.069909 -0.050026 -0.343377 -0.506759 0.198827 3.328074 -0.068881 -0.940593 -1.633497 -1.953067 2.051632 2.235060 0.427825 0.735345 -1.213776 -1.051185 0.685235 -1.972714 2.785819
wb_dma_rf/wire_ch6_csr 2.125030 -0.081033 1.037588 -3.901351 0.139613 0.043787 -1.089453 -2.483232 0.042285 -0.315472 0.366845 -0.653355 -2.668961 -0.506507 0.832067 -1.872831 3.400313 2.392737 -2.350283 -0.424028
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -1.919376 0.219833 -0.606332 2.238889 0.022242 -0.461171 3.020595 0.384331 -1.150608 -0.882353 -1.664521 2.595798 4.060866 0.880298 2.108795 0.399481 -2.884121 1.669179 -0.470674 1.211394
wb_dma_wb_if/input_wb_we_i -4.721543 -3.963087 0.235161 3.264243 -0.970957 -0.537603 2.323072 -2.428215 -1.498737 -1.155345 -1.118334 2.535163 5.547336 0.438752 7.782272 2.453276 -2.617149 0.515486 0.492520 -0.562415
wb_dma_ch_sel/assign_141_req_p0 0.199102 -0.130566 -1.358353 0.174173 1.593761 -1.955376 2.034636 -0.509977 -0.786318 -0.615986 -0.677646 1.185947 3.768404 1.748084 -1.088075 -1.213989 -1.518346 2.353248 -0.730483 0.069880
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -1.044803 2.485091 -0.258199 1.921282 -0.508112 0.985027 1.497438 -0.435524 0.142600 -0.746988 -2.142785 1.990055 4.502097 -0.246146 3.298995 -3.895780 -0.481173 1.040219 -0.909025 2.656015
wb_dma_ch_sel_checker -0.746769 -1.011384 0.245189 1.537459 0.927681 0.564629 1.060188 0.284175 0.688128 -0.961709 -1.408085 -0.516499 -0.052404 1.339122 -1.837935 -1.743523 -1.045185 -1.976735 0.938407 -0.585241
wb_dma_ch_rf/reg_ch_dis 4.671996 0.724292 -2.120320 1.316760 2.351834 -0.672138 2.037785 -3.372617 -0.018082 -1.354705 -0.672636 1.433022 -0.807410 0.799573 -0.972038 0.032705 -1.439279 0.461170 -0.701251 -0.858826
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 0.608399 0.688883 2.543998 -1.296763 1.434088 0.498909 0.315732 1.374332 2.023975 -2.350622 -0.021644 -2.912127 -1.122967 0.508842 -3.032359 -1.149940 -1.187790 -3.939307 0.766724 -0.393805
wb_dma_rf/wire_ch0_am1 4.689632 0.414353 -0.989752 0.994623 1.806472 -0.454436 -1.043417 -0.498068 0.586914 -0.050888 0.773607 0.775293 -2.128323 0.413844 -0.976196 -0.146801 1.896641 -0.962431 -0.264154 1.649086
wb_dma_ch_rf/wire_pointer_we 1.456263 -0.371283 0.760782 -2.825017 -0.796101 -0.051977 -2.585169 -0.280508 0.682939 -0.194022 0.584108 -0.023139 -1.504239 0.393461 -0.420515 -0.645576 1.434007 0.959970 -0.476823 -0.841749
wb_dma_ch_sel/always_46/case_1/stmt_1 -2.674309 -0.618626 0.422567 0.325151 -1.202479 -0.831001 2.607604 -0.753331 0.242602 -1.532196 0.355283 -0.125530 0.242657 -1.427543 2.133200 -0.088144 1.121687 0.638599 1.230556 0.527112
wb_dma_wb_slv/always_3/stmt_1 4.191924 -0.608477 2.400649 -5.602770 0.809096 1.703552 -4.027039 -2.540437 2.509407 -1.179356 2.276417 3.042251 -0.432811 1.708200 2.041159 -1.348250 1.656505 0.093285 -0.941497 -0.353448
wb_dma_ch_rf/always_2/if_1/if_1 0.537262 0.690760 2.502726 -1.187490 1.336818 0.505811 0.454494 1.440919 1.989104 -2.397804 -0.115814 -2.860692 -1.187950 0.571846 -3.053815 -1.186703 -1.291654 -3.985972 0.737784 -0.392119
wb_dma_pri_enc_sub/assign_1_pri_out -0.787889 -0.632957 0.077609 1.197379 1.234501 1.419939 0.242065 -0.954029 -0.557443 0.019067 -1.415517 0.399327 -0.677838 0.702699 -0.809115 1.343964 -0.391131 -4.067428 0.624114 -0.922284
wb_dma_ch_sel/input_ch0_adr0 -0.825523 -3.642543 1.066150 0.788774 4.705161 1.084658 -0.609567 -1.486341 1.494344 1.035427 1.270607 -0.224769 4.002885 2.567861 1.094873 -4.688031 1.489983 3.437365 0.853992 -0.334117
wb_dma_ch_sel/input_ch0_adr1 0.792245 -0.778522 -0.477281 -0.665056 -0.017038 -0.808143 -1.843492 0.017570 -0.318207 1.396677 0.459824 0.475634 1.125221 1.603260 1.326430 0.723119 -1.341808 0.711701 -1.755739 -0.138288
wb_dma_wb_slv/assign_4 1.576804 2.438406 0.607644 -5.210832 -2.675494 2.181383 -3.984291 -1.902020 -1.550539 2.490721 1.798481 -1.131081 1.421933 -4.312686 2.287435 1.355505 0.089701 0.273028 -2.178519 -1.960289
wb_dma_wb_mast/input_wb_data_i 3.910423 -1.829710 2.493879 -4.015087 -0.954218 0.335169 -2.537487 -3.113280 -1.157634 -2.501898 0.584491 -2.404769 -1.012839 -1.256492 0.800055 -0.276581 2.508472 1.857356 -1.365905 -2.441144
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 -0.464349 1.126066 1.504667 -2.053851 0.735690 1.420705 -1.738194 2.037677 0.769215 0.383691 -0.968276 -0.783784 -0.644675 2.431988 -3.699567 -1.681402 -0.323577 -3.078358 -0.860262 -0.039254
wb_dma_de/wire_adr1_cnt_next1 1.325089 3.429712 0.151415 1.892027 0.503248 1.099412 -0.229211 2.015539 2.568785 1.008008 0.971032 0.493338 -2.025356 0.749813 1.557459 -0.880801 -0.967712 -1.451617 -1.058835 3.887330
wb_dma_ch_sel/inst_u2 -0.023656 0.327962 -0.161035 -0.324018 0.329291 0.832523 -0.766350 -1.179983 -1.195954 0.951473 -0.019670 0.849628 -0.602857 -0.660835 0.937503 2.939831 0.647705 -2.022335 -0.284479 -0.378997
wb_dma_ch_sel/inst_u1 3.034378 3.581269 1.913135 -0.352799 0.520037 2.549180 -2.613078 -0.075289 3.009657 -1.264463 -1.798764 -0.957708 1.428407 2.181640 0.731795 -7.377207 -1.070194 -2.171386 -2.532719 2.014770
wb_dma_ch_sel/inst_u0 -0.780233 -0.645006 0.093732 1.202905 1.242295 1.390059 0.330868 -0.957514 -0.579905 0.018427 -1.442217 0.443788 -0.604425 0.707581 -0.811211 1.364576 -0.444120 -4.004751 0.641180 -0.916510
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.801118 -0.633538 0.072925 1.166124 1.271602 1.443692 0.274816 -0.965480 -0.578430 0.011181 -1.429289 0.368193 -0.687766 0.702262 -0.859757 1.329725 -0.398062 -4.130912 0.641803 -0.951931
wb_dma/wire_adr0 0.548345 -0.861043 1.633948 -2.204750 4.176565 2.515829 -3.728337 -2.090111 0.657338 1.441722 1.558112 -1.311872 4.333143 1.657606 -1.317198 -4.920522 3.839840 1.224909 0.585882 -0.843645
wb_dma/wire_adr1 0.974746 0.875788 0.417449 -2.044892 -0.161982 -0.461399 -2.444065 1.887819 0.694080 1.982241 1.445593 -0.415430 -0.184490 2.517317 0.404420 1.369071 -2.435967 -0.501339 -2.750562 0.936209
wb_dma_ch_sel/assign_131_req_p0/expr_1 -0.274196 2.696357 0.690880 -2.106183 0.580746 0.308844 -1.814428 1.764058 0.246361 0.813557 -0.972438 1.496967 2.944120 2.255767 -0.439873 -2.008074 -1.167267 0.675641 -2.618558 1.150409
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.812373 -0.421529 0.712255 -0.584318 0.865366 1.091178 -1.116756 0.518304 -0.080548 -0.197836 -2.049732 -0.003613 0.589093 1.623487 -3.112874 -2.497822 0.717217 -2.255880 0.215622 -0.956048
wb_dma_ch_rf/assign_18_pointer_we 1.362503 -0.378620 0.722540 -2.689713 -0.841144 -0.050030 -2.442750 -0.266722 0.621011 -0.226875 0.470381 -0.003426 -1.476527 0.377818 -0.441884 -0.649999 1.362084 0.881197 -0.482028 -0.834361
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -2.459188 -0.551838 0.343228 0.249902 -1.258427 -0.806176 2.514168 -0.871426 0.223683 -1.532246 0.203188 -0.028897 0.214034 -1.316126 2.072949 -0.043922 0.970078 0.581489 1.037703 0.433117
wb_dma_ch_sel/wire_req_p0 2.027651 3.779830 2.008605 -2.761585 -2.468603 2.492974 -3.774013 -0.113177 0.873196 -1.546011 -2.413294 -1.706416 2.352605 0.466047 -0.419978 -5.012386 -1.397187 -2.835989 -2.324985 -0.440511
wb_dma_ch_sel/wire_req_p1 -0.095879 0.318604 -0.229152 -0.204846 0.358516 0.799069 -0.728610 -1.106334 -1.193883 0.962278 -0.089219 0.888186 -0.615805 -0.623652 0.848785 2.959823 0.519920 -2.136845 -0.214584 -0.390012
wb_dma/wire_ndnr -0.055541 2.804520 1.233590 -0.429652 -2.680947 1.759696 2.524704 1.726722 0.923242 -2.243488 -3.244695 0.100647 -1.940738 2.219503 -1.323883 -3.030795 -3.885329 -1.343408 -2.639068 1.514802
wb_dma_de/reg_mast0_drdy_r -0.803861 -3.070735 -0.569393 2.918966 -1.127758 0.641587 0.191651 -0.563616 1.263341 -0.965038 -2.287471 -1.503717 -0.441958 1.105819 -1.588619 -4.661990 -1.413648 -0.556591 1.706857 -2.691255
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.732012 -0.630469 0.079074 1.091752 1.240356 1.395250 0.202945 -0.974842 -0.583254 0.086056 -1.334685 0.390002 -0.701806 0.647098 -0.781316 1.361024 -0.359947 -3.915354 0.608516 -0.983152
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -0.060091 0.162617 1.584938 -2.627934 2.875437 1.413746 -0.910482 -2.592469 0.019484 0.266472 2.458529 -0.547630 3.147001 -1.111216 0.542827 -2.952812 6.063063 2.303429 1.006284 0.970927
wb_dma_ch_sel/assign_137_req_p0 0.252285 -0.060417 -1.283847 0.080249 1.638533 -1.843579 2.127938 -0.611447 -0.691571 -0.722302 -0.773471 1.080055 3.622333 1.818321 -1.239236 -1.461401 -1.443570 2.253195 -0.779044 -0.002735
wb_dma_rf/wire_pointer2 -0.744112 -1.012492 0.279651 1.553893 0.894264 0.528024 1.108100 0.254329 0.655878 -0.976343 -1.437394 -0.531921 -0.032639 1.371196 -1.813347 -1.762555 -1.059962 -1.966669 0.911842 -0.535092
wb_dma_rf/wire_pointer3 0.278758 -0.933981 1.769884 0.132685 1.548530 0.191274 1.153247 -0.294668 1.109016 -3.178229 -1.083956 -2.160431 0.011931 -0.443939 -2.358719 -1.904377 -0.110576 -3.022410 1.947061 -1.450106
wb_dma_rf/wire_pointer0 0.064499 0.735565 1.980947 -2.324015 0.507425 1.193811 0.357911 0.891690 0.414081 -0.486262 0.129940 -4.329316 -4.358465 0.908883 -3.962915 -0.399441 0.301887 -0.911475 -0.797373 -0.777343
wb_dma_rf/wire_pointer1 -0.728028 -0.995897 0.271015 1.451844 0.922930 0.525170 1.023677 0.268516 0.654781 -0.936827 -1.359655 -0.517298 -0.032710 1.369567 -1.744405 -1.768741 -0.973678 -1.842799 0.887397 -0.563448
wb_dma_rf/wire_sw_pointer0 3.029477 -0.352097 0.157580 -0.771468 0.512587 -0.046541 -2.158536 -0.384015 -0.366315 -0.255881 0.069765 0.533388 -1.062573 -0.064189 -0.683286 0.701219 1.443819 -0.765449 -0.425325 -0.341214
wb_dma_de/always_21/stmt_1 -0.812950 -3.089195 -0.513524 2.921762 -1.179879 0.660542 0.171495 -0.510787 1.297397 -1.021944 -2.335104 -1.501974 -0.530309 1.157382 -1.612905 -4.648131 -1.473681 -0.624414 1.688615 -2.656464
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 1.307039 2.709900 0.230504 0.436921 -1.099875 2.284862 2.757373 0.412774 0.954049 -1.521327 -3.087410 1.342746 -1.791570 3.625464 -1.526981 -2.429181 -5.163903 -0.299383 -2.942491 0.695176
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -2.020824 -0.537292 -0.616208 2.160777 1.283663 -1.276664 4.413697 0.522902 -1.146057 -2.018921 -1.469899 2.253682 2.454182 0.654240 -0.853154 1.523195 -2.843316 2.294670 1.020038 -0.575299
wb_dma_ch_arb/input_advance -0.081099 2.997381 0.003251 -0.391561 -0.536342 0.189836 3.127539 0.010990 -0.941590 -1.560433 -1.844852 1.956421 2.100326 0.409955 0.752724 -1.116964 -1.029311 0.676269 -1.915393 2.710182
wb_dma_de/always_7/stmt_1 0.921133 2.519408 -0.277136 -1.713472 -3.104343 -0.392944 3.097529 -0.456144 -1.398609 -2.406469 -1.803922 1.902307 -1.982276 -1.348072 0.074520 0.434242 -1.132087 4.045630 -2.046981 0.002599
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 -1.053247 1.004725 -0.840631 1.985186 1.679149 1.043739 2.933371 -1.744064 -1.065405 -0.926050 -2.823011 1.500621 3.616524 1.067829 -0.409189 -1.790284 -0.614401 -2.962584 0.038657 1.047707
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 -0.774729 -0.399760 0.690444 -0.585460 0.844548 1.108432 -1.148214 0.492441 -0.080032 -0.231615 -1.960441 -0.029582 0.474143 1.621017 -3.035678 -2.411851 0.685069 -2.183617 0.207193 -0.997068
wb_dma_de/always_3/if_1/cond 0.852155 -0.777936 -0.428574 -0.762985 -0.024094 -0.744724 -1.910533 -0.035892 -0.310827 1.357142 0.501789 0.392047 0.979035 1.510606 1.271764 0.778013 -1.241131 0.726918 -1.747048 -0.230190
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond -1.008357 2.575636 -0.222969 1.875699 -0.527997 1.097762 1.505243 -0.538080 0.210587 -0.833192 -2.196506 2.045413 4.447903 -0.264681 3.416880 -4.007780 -0.434821 1.099959 -0.966453 2.688194
wb_dma_ch_sel/assign_101_valid 1.395053 1.656371 -1.005598 -2.974908 2.094927 0.178928 1.546976 -2.299837 1.324527 2.141552 2.533490 -0.223237 0.715522 3.445760 0.054973 -4.784673 1.637890 4.136218 -3.224221 3.256229
wb_dma_ch_sel/assign_98_valid 1.639633 1.623277 -0.907574 -3.234484 2.130353 0.293631 1.342836 -2.438478 1.255397 2.038057 2.481129 -0.244294 0.315043 3.381098 -0.096652 -4.407443 1.642833 3.912095 -3.223777 2.875476
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.453904 1.502706 -0.945809 1.010841 0.500941 -0.393522 2.727098 -0.737954 -0.455511 -0.977002 -1.464700 1.102876 4.447610 0.514010 0.359348 -3.300094 -0.252810 1.014789 -0.463243 2.050476
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.052082 1.629475 -0.632670 1.009821 -0.502814 0.314066 -0.385010 -0.665757 -0.194102 0.509853 -1.672221 2.390906 5.194289 1.234110 4.503386 -3.037189 -1.704527 1.807405 -2.664404 2.197309
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond -0.718124 -0.600998 0.102414 1.073558 1.260944 1.372750 0.290749 -1.004277 -0.530608 0.048193 -1.395224 0.385663 -0.650295 0.705542 -0.769076 1.279708 -0.353317 -3.879308 0.562861 -0.871202
wb_dma_rf/wire_ch7_csr 2.265256 0.060299 1.057047 -4.194795 0.081262 -0.060513 -1.124261 -2.569484 0.053317 -0.298010 0.350156 -0.667737 -2.791361 -0.469011 0.764188 -2.043536 3.578257 2.528665 -2.575073 -0.336845
wb_dma_ch_sel/reg_csr -0.369528 -0.922707 3.624570 -1.776367 0.317054 0.513856 0.441058 -1.527017 -1.126989 -4.138537 -1.483519 0.808200 -0.542341 -4.888396 3.032484 0.282013 4.196955 2.663450 0.784103 -1.487911
wb_dma_de/reg_next_state 1.750252 1.834449 -0.164480 -2.057608 0.152487 0.306316 1.755151 -4.461457 0.710091 -0.487209 3.029961 -3.369240 0.088598 -1.427529 2.305532 0.825356 -1.161694 0.151281 -0.698210 -0.562904
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -2.094265 0.792512 5.883102 -1.014458 2.305359 1.688638 7.097083 0.267441 1.005136 -6.700870 -0.636328 -0.349831 2.327545 -0.197694 2.827741 -1.635809 -0.627448 -0.433183 0.016753 4.027591
wb_dma_de/always_11/stmt_1/expr_1 0.750697 -0.813968 -0.500069 -0.609037 -0.007218 -0.791323 -1.788292 -0.005020 -0.341944 1.350217 0.388836 0.493161 1.112026 1.601747 1.293011 0.701684 -1.318552 0.767666 -1.723227 -0.138344
wb_dma_ch_rf/input_ptr_set -0.733090 -1.011075 0.284069 1.463395 0.946914 0.522983 1.080949 0.235704 0.701901 -0.975027 -1.369565 -0.537310 -0.014423 1.368910 -1.797491 -1.775935 -0.991463 -1.904098 0.908029 -0.546709
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 1.012908 0.889479 0.508807 -2.109973 -0.218285 -0.438909 -2.553537 1.975496 0.747432 2.000024 1.462933 -0.464274 -0.289210 2.545064 0.392120 1.359827 -2.427332 -0.584366 -2.810939 0.950293
wb_dma_ch_sel/assign_12_pri3 -0.816120 -0.958772 0.253229 1.579631 0.879327 0.490948 1.093535 0.321957 0.660617 -0.936969 -1.424951 -0.469300 -0.005328 1.364634 -1.734460 -1.700311 -1.069099 -1.940466 0.925263 -0.497733
wb_dma_de/assign_65_done/expr_1/expr_1 -0.304343 2.387358 -0.292467 -0.544265 1.079216 0.149752 3.719051 -0.973191 -2.093545 -1.613207 -1.708024 2.493508 -0.002549 -0.471176 -1.236938 2.999127 -0.456265 -0.807094 -0.605498 0.461730
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -0.792205 -1.047301 0.253126 1.633331 0.938618 0.535412 1.129906 0.302567 0.681436 -1.000703 -1.453322 -0.498740 -0.003393 1.397597 -1.861810 -1.751461 -1.099694 -2.027066 0.954670 -0.554710
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.047768 0.308311 -0.187490 -0.354383 0.340606 0.872908 -0.785343 -1.189809 -1.217198 0.980055 -0.036765 0.883755 -0.632047 -0.631326 0.946884 2.974711 0.634681 -2.033641 -0.283782 -0.394342
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.930823 2.535204 -0.149086 1.722876 -0.457403 1.047548 1.521446 -0.604608 0.175848 -0.859249 -2.040744 1.952016 4.300891 -0.322916 3.228119 -3.908241 -0.283475 1.104764 -0.908256 2.591195
wb_dma/input_wb0_stb_i -1.405834 -2.069204 -1.828728 2.619927 0.933523 -1.723587 0.543339 -0.375990 -0.972804 1.091210 -0.699412 2.124680 7.105180 2.502031 2.971822 -0.821203 -3.367722 2.731222 -0.823157 0.197239
wb_dma/wire_ch1_csr 2.272407 -2.525800 0.083607 -1.846873 0.496653 -1.165612 0.252787 -3.259844 0.315714 -0.570073 -0.143224 0.578656 -3.195486 -0.769276 2.840269 -2.109578 3.144214 4.509857 -2.000736 -0.768239
wb_dma_rf/assign_5_pause_req 1.912666 2.832740 -0.430861 -2.731275 2.913012 0.092744 -0.023730 -4.552119 -1.674922 -1.208252 0.808839 -1.310183 2.448368 -3.695001 -2.074919 3.285649 1.294082 -2.048065 1.599374 -3.826604
wb_dma_de/always_12/stmt_1 -0.140913 2.607157 -0.299760 -0.793046 1.124878 0.342913 3.636292 -1.240560 -2.199167 -1.554134 -1.660599 2.560307 -0.035094 -0.519371 -1.076407 3.039320 -0.253576 -0.886362 -0.811870 0.597096
wb_dma_wb_if/wire_wb_ack_o 2.837648 0.225764 0.028605 -2.990169 -1.596049 0.286268 -2.301531 -1.381769 -1.159266 0.163496 -0.638471 -1.106960 -0.404063 -1.194420 -1.155257 0.578543 -0.251552 -0.274304 -1.581860 -2.554150
wb_dma_ch_rf/always_5/if_1/block_1 1.462374 -0.416218 0.742683 -2.782907 -0.696325 -0.064207 -2.572657 -0.298237 0.645268 -0.129182 0.596299 -0.013721 -1.474483 0.445770 -0.379400 -0.622721 1.405383 0.934371 -0.488519 -0.843724
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 -1.143143 0.911087 -0.823797 2.000812 1.682777 1.041766 2.844864 -1.723485 -1.071267 -0.855895 -2.725301 1.514377 3.619561 1.071783 -0.362718 -1.641777 -0.594943 -3.006065 0.135595 1.028014
wb_dma_ch_arb/assign_1_gnt 2.709549 3.765915 1.559366 -0.381246 0.953870 3.076243 -3.087840 -0.904377 2.058347 -0.230935 -1.839087 -0.295189 1.329904 1.872667 1.398769 -4.934379 -0.743274 -4.182482 -2.663516 1.851464
wb_dma_rf/input_dma_err -1.218696 0.812903 -0.868869 2.185699 1.681792 0.989850 2.971807 -1.633541 -0.985275 -0.940736 -2.849253 1.417330 3.774334 1.137942 -0.511139 -1.962373 -0.668326 -2.956554 0.197508 1.027940
wb_dma/wire_wb0_addr_o 0.779517 -0.779602 -0.481450 -0.737711 -0.037316 -0.791263 -1.886419 0.012639 -0.326359 1.396383 0.469036 0.453285 1.053933 1.533251 1.290319 0.717170 -1.264879 0.769950 -1.711753 -0.174256
wb_dma_de/assign_73_dma_busy/expr_1 2.461769 3.812328 -0.400425 -3.865058 2.019681 -0.377224 -1.611434 -2.497387 0.125867 -0.066642 2.319089 1.268949 1.150733 -3.048654 -1.679880 3.110445 1.067608 1.192882 0.983967 -3.374115
wb_dma/input_dma_nd_i -0.099415 3.008222 -0.039570 -0.294562 -0.531755 0.160680 3.219820 -0.000446 -0.922853 -1.623632 -1.928312 1.970075 2.181757 0.414166 0.773268 -1.128331 -1.079431 0.711438 -1.939806 2.708812
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 0.029134 -1.348186 -1.199533 0.025779 1.343333 -1.963529 -0.072784 -0.714678 -0.101575 0.500164 1.932471 -0.617793 1.003571 -1.378227 -1.422926 0.482941 1.700112 2.769670 2.045586 -1.773447
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 0.051295 -1.336686 -1.232809 -0.013692 1.403660 -1.902792 -0.051023 -0.764669 -0.154239 0.452615 1.934353 -0.622577 0.978311 -1.400568 -1.414841 0.544725 1.672963 2.767678 2.075122 -1.860559
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.027424 0.338906 -0.155065 -0.341329 0.323206 0.874832 -0.805142 -1.213042 -1.202002 1.030613 -0.025842 0.881048 -0.675421 -0.672901 0.932378 3.042874 0.658205 -2.139909 -0.258633 -0.382778
wb_dma_de/always_14/stmt_1/expr_1/expr_1 -1.151719 0.914152 -0.784951 1.971720 1.642124 1.074879 2.808896 -1.660120 -1.039139 -0.862947 -2.755129 1.430629 3.503566 1.060853 -0.471931 -1.690217 -0.585260 -3.106961 0.163491 0.985734
wb_dma_ch_sel/assign_3_pri0 -0.096330 2.945311 -0.053902 -0.303754 -0.500464 0.181483 3.125873 -0.003129 -0.946250 -1.573719 -1.872929 1.946394 2.183097 0.401191 0.760230 -1.073056 -1.049329 0.702797 -1.881380 2.639313
wb_dma_de/always_23/block_1/stmt_8 0.799815 -0.826435 -0.507983 -0.704861 -0.057032 -0.785890 -1.835750 -0.020434 -0.335497 1.386274 0.444402 0.468630 1.030385 1.592791 1.292092 0.771789 -1.280556 0.778343 -1.770002 -0.223253
wb_dma_ch_arb/always_2/block_1/stmt_1 2.814441 3.787483 1.712845 -0.619129 0.917305 3.181648 -3.168100 -1.095337 2.003768 -0.304964 -1.772669 -0.126320 1.025598 1.629845 1.694901 -4.690231 -0.508720 -3.932909 -2.797064 1.729786
wb_dma_de/always_23/block_1/stmt_1 1.991911 2.109336 0.291766 -2.324572 0.639905 0.467808 1.595162 -4.504410 0.904226 -0.834033 3.089922 -3.370539 0.312931 -1.491388 2.380208 0.756674 -1.018286 -0.130535 -0.621045 -0.473582
wb_dma_de/always_23/block_1/stmt_2 0.226766 1.612072 -0.033424 -0.355151 -2.116674 0.072295 4.042709 -0.176228 -0.800210 -3.237125 -3.010530 1.422792 -1.966872 -0.083528 -1.689771 -1.067016 -1.993406 2.239367 -1.125865 -0.515137
wb_dma_de/always_23/block_1/stmt_4 2.218261 0.274714 -0.304083 0.133973 0.772438 -0.215836 3.269310 -2.455632 0.213616 -3.792051 -1.830890 0.111383 0.135295 -0.502622 -2.588942 -2.393204 -1.449214 2.489839 0.817749 -2.757217
wb_dma_de/always_23/block_1/stmt_5 -1.997364 0.092531 2.050708 2.086091 -0.643562 1.606846 4.545867 0.178848 0.009855 -4.237466 -3.925004 1.360234 1.402450 1.685379 1.310761 -2.240874 -3.076116 -1.791105 -0.509910 1.481195
wb_dma_de/always_23/block_1/stmt_6 -1.938909 0.224660 -0.585720 2.216083 0.010979 -0.480156 3.003020 0.359613 -1.163838 -0.888517 -1.647118 2.581270 4.077619 0.878550 2.151603 0.401484 -2.868674 1.724660 -0.483529 1.221207
wb_dma_rf/inst_u25 -1.158240 0.856655 -0.851395 1.976982 1.735886 0.990710 2.856084 -1.766688 -1.014895 -0.854021 -2.699510 1.502173 3.796473 1.098094 -0.287826 -1.805690 -0.568077 -2.813426 0.123599 1.035569
wb_dma_wb_mast/input_mast_go -0.033551 0.279305 -0.149576 -0.298591 0.324089 0.826356 -0.796270 -1.159157 -1.180247 0.939439 -0.021896 0.841002 -0.651196 -0.635966 0.900799 2.956992 0.631546 -2.044752 -0.251023 -0.414141
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.348607 0.588535 -0.768733 -0.152065 0.337394 -1.738371 1.879459 0.358815 -1.400755 -0.613422 0.607065 1.753438 0.919892 -1.216232 -0.144495 3.215719 -0.598987 3.402523 0.381501 -0.485811
wb_dma_ch_sel/assign_125_de_start/expr_1 3.479392 -0.244922 -4.234417 2.584979 1.379008 -0.488991 1.373026 -3.915706 -2.026345 1.940957 0.069782 0.352290 -1.902250 1.579077 -0.563729 2.583700 -2.046274 1.802965 -1.434991 -1.409588
wb_dma_de/always_23/block_1/case_1/block_2/if_1 2.442800 2.720544 -0.970004 -2.487078 1.572164 0.705283 -1.915758 -3.856132 -1.078933 0.882072 1.657084 -1.248348 1.014951 -2.213535 -0.860951 2.923928 0.586551 -0.577509 0.266683 -3.191214
wb_dma_ch_sel/assign_151_req_p0 0.150524 0.024975 -1.381185 0.142540 1.624593 -1.983183 2.205987 -0.467438 -0.720698 -0.680685 -0.677315 1.223568 3.710901 1.751553 -1.185966 -1.235782 -1.487595 2.394628 -0.776952 0.120965
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond -0.893602 0.202521 -0.711291 2.127821 -1.169150 1.680614 2.417722 -1.851884 -0.836077 -1.484935 -4.011746 1.252592 1.165554 0.798062 0.055097 -2.711578 -1.631101 -1.992256 -0.454788 -0.333971
wb_dma_wb_mast/reg_mast_dout 3.991469 -1.831633 2.402900 -4.026982 -0.956831 0.306840 -2.498846 -3.136215 -1.330746 -2.445703 0.532215 -2.416783 -0.958736 -1.084324 0.751897 -0.168582 2.526584 1.796477 -1.560928 -2.279017
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -0.119609 0.076562 1.591599 -2.811708 2.840519 1.415911 -0.938202 -2.750010 0.000043 0.281483 2.422472 -0.539796 3.404695 -1.028400 0.635874 -3.231986 6.159902 2.490404 0.881796 1.000450
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.031247 0.326827 -0.181053 -0.361548 0.362703 0.883827 -0.847208 -1.225166 -1.238882 1.020223 -0.020598 0.885926 -0.648659 -0.686956 0.954383 3.111949 0.658679 -2.139427 -0.317458 -0.392821
wb_dma_ch_sel/assign_100_valid 1.291926 1.576496 -0.944736 -3.045471 2.021249 0.091669 1.718109 -2.236786 1.254292 1.959655 2.404317 -0.256889 0.741921 3.442101 0.023766 -4.687120 1.568501 4.074578 -3.183748 3.231318
wb_dma_ch_sel/assign_131_req_p0 -0.185780 2.555830 0.718705 -2.103726 0.558280 0.417584 -2.024338 1.492463 0.240561 0.820920 -1.029827 1.386809 2.915184 2.122680 -0.352532 -2.154917 -0.967658 0.590494 -2.588719 0.956273
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.183740 -0.138373 -1.367599 0.174805 1.644596 -2.006333 2.152642 -0.476057 -0.720778 -0.644048 -0.725763 1.204628 3.812320 1.894739 -1.162164 -1.362858 -1.595857 2.373551 -0.775900 0.058004
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.505608 1.344306 -0.966653 1.063290 0.545565 -0.401484 2.717708 -0.773361 -0.437170 -0.976363 -1.422587 1.067089 4.528468 0.518606 0.332019 -3.324106 -0.300682 1.038726 -0.372748 1.917671
wb_dma_ch_rf/input_dma_done_all 0.235672 1.551666 -0.013010 -0.336349 -2.191342 0.064749 3.924153 -0.211867 -0.779575 -3.182371 -2.967119 1.366176 -2.060284 -0.063239 -1.643436 -1.045884 -2.034846 2.248191 -1.095949 -0.584670
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 -0.513073 -0.693340 3.510787 0.604612 -2.672500 1.825227 3.670641 -0.711439 0.551468 -6.667625 -4.504301 -0.606340 -0.784275 -0.475986 1.250931 -3.127512 -2.842003 -1.710734 0.001332 -0.981001
wb_dma_pri_enc_sub/wire_pri_out -0.820817 -0.690833 0.085203 1.243045 1.300547 1.452708 0.263593 -0.979833 -0.569704 0.080107 -1.447921 0.412968 -0.667952 0.693483 -0.840109 1.367655 -0.385640 -4.170742 0.648454 -0.964706
wb_dma_ch_rf/input_wb_rf_din -2.684806 -4.780374 1.941899 -3.148947 1.353706 1.568327 0.205872 -2.865325 0.276663 1.263703 1.856267 -0.154314 0.559829 3.133324 4.160580 -1.502694 -1.043110 7.950474 -2.138844 -2.519121
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 0.191629 1.926448 -0.202581 -0.703425 -1.847062 0.908960 3.159952 -1.372557 -1.968941 -2.210440 -2.960072 2.259084 -2.684265 -0.734950 -0.721461 1.946528 -1.377033 0.152770 -1.393247 -0.935878
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.292593 0.036807 -1.374356 0.046576 1.638738 -1.980140 2.085180 -0.537867 -0.771762 -0.597933 -0.666029 1.241770 3.773222 1.796212 -1.125677 -1.222105 -1.495766 2.456978 -0.856203 0.098203
wb_dma_ch_sel/assign_139_req_p0 0.315227 -0.143420 -1.403289 0.143014 1.650117 -1.959077 2.005657 -0.609787 -0.717239 -0.592714 -0.667487 1.131107 3.644951 1.801009 -1.303009 -1.375975 -1.451352 2.356955 -0.717841 -0.093080
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.000183 0.364157 -0.184961 -0.339477 0.390100 0.921750 -0.845293 -1.264577 -1.297435 1.034369 -0.003232 0.930455 -0.672689 -0.716004 0.965491 3.205266 0.677846 -2.169970 -0.299788 -0.443189
wb_dma_ch_sel/always_38/case_1 3.714906 -0.037294 -4.155696 2.422411 1.366787 -0.182933 1.125241 -4.069037 -1.998437 2.100630 0.182605 0.251009 -2.213499 1.621325 -0.374038 2.585845 -1.900601 1.556365 -1.660705 -1.223292
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 0.723875 3.399691 -1.638941 -2.519121 0.020021 1.279227 0.532787 -4.644340 0.308147 2.924944 1.850571 -3.506874 -0.621437 -0.843125 1.315130 -2.426218 1.869619 -0.527327 -2.390780 0.662954
wb_dma/constraint_wb0_cyc_o -0.054293 0.356604 -0.169527 -0.351542 0.370178 0.877026 -0.834412 -1.234635 -1.226219 1.000472 0.010713 0.891260 -0.703761 -0.699782 0.967131 3.110969 0.684328 -2.179195 -0.281991 -0.400480
wb_dma/input_wb0_addr_i 3.071483 -0.994325 2.167413 -2.439499 2.305095 2.935944 -3.194317 -3.478153 -1.045930 0.635302 1.036399 0.378843 0.258240 -0.692817 3.014094 3.227909 0.661594 2.039033 -1.504431 -3.147002
wb_dma_de/input_mast1_drdy 0.235249 2.554866 0.243426 -0.237402 0.628546 1.700794 1.805911 -0.895790 -1.085477 -1.062846 -2.515207 1.225525 -0.331203 0.419564 -1.246795 0.280319 0.017635 -4.219372 -1.031336 1.258289
wb_dma_ch_rf/always_19/if_1/block_1/if_1 0.592787 0.251513 -0.322539 -1.510010 0.386245 -1.301522 0.354630 -0.141944 -0.614834 -0.112738 1.552781 0.213730 -1.419064 -1.477685 -1.073747 2.684672 0.993359 2.507444 0.493612 -1.146640
wb_dma_wb_if/input_wb_ack_i 4.778721 -1.601753 0.561662 -6.484087 -2.750344 -0.051309 -2.114108 -4.509068 -2.653342 -0.827930 -0.686162 -2.565466 -0.551504 -0.555342 -0.345128 0.348931 0.439136 0.292103 -3.815625 -3.488453
wb_dma_ch_sel/wire_pri_out -0.810724 -0.641544 0.051912 1.213248 1.279329 1.459875 0.284695 -0.971740 -0.622376 0.047209 -1.481123 0.438778 -0.728098 0.663951 -0.800898 1.476213 -0.431313 -4.221614 0.619911 -0.946351
wb_dma_ch_rf/assign_3_ch_am0 -2.549406 -0.601315 0.381510 0.236594 -1.185974 -0.753839 2.599112 -0.866918 0.202412 -1.570038 0.229013 -0.052589 0.258982 -1.298908 2.036683 -0.084143 1.020355 0.590850 1.101035 0.421078
wb_dma_rf/input_ch_sel 2.140965 0.723804 0.459433 -2.036682 1.174447 -0.409792 -1.410075 -2.651769 1.454988 -2.743625 0.703162 -1.613778 1.079481 -3.933313 -3.493520 -0.851458 0.545477 -0.253102 3.681689 -6.215130
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 0.580268 0.943766 0.444262 -3.298484 1.208635 0.675000 -0.853011 -2.745633 -1.247803 0.234927 2.939459 -1.177791 2.594151 -2.596506 -1.216029 -0.813430 6.452906 1.435369 1.800111 0.403868
wb_dma_de/always_23/block_1/case_1 2.041577 2.265743 -0.097105 -2.294191 0.535486 0.352325 1.778260 -4.801530 0.737679 -0.685455 3.103936 -3.434971 0.147637 -1.638661 2.235737 0.829624 -0.813697 -0.161078 -0.639856 -0.485567
wb_dma/wire_pause_req 2.049746 2.814138 -0.405025 -2.882300 3.045003 0.037201 -0.038634 -4.661864 -1.639325 -1.340911 0.749276 -1.084833 2.606818 -3.567896 -2.052972 3.131067 1.428814 -1.967877 1.590897 -3.787483
wb_dma_wb_if/input_mast_go -0.030699 0.281950 -0.174266 -0.331258 0.344254 0.883059 -0.817472 -1.222260 -1.207340 1.016360 -0.038154 0.899266 -0.674938 -0.684845 0.937564 3.147942 0.627046 -2.178007 -0.281359 -0.411460
wb_dma_ch_rf/input_de_csr 0.771887 -1.518961 1.817250 0.017534 -1.456366 0.852821 0.631542 -0.660476 1.186848 -3.726894 -2.361552 -2.291385 -2.521362 -0.790984 -1.736278 -2.872072 -1.063796 -1.702879 1.139484 -2.848423
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.789352 -0.578012 0.073537 1.163861 1.306397 1.433451 0.268466 -1.011670 -0.627470 0.105992 -1.411148 0.497362 -0.549090 0.648473 -0.725062 1.455359 -0.365538 -4.040588 0.571343 -0.863011
wb_dma_de/input_mast0_din -0.828282 -4.635227 2.625691 2.303418 -1.302996 1.159429 0.671331 -1.308906 1.925043 -4.693156 -2.476249 -2.992617 -0.823870 -0.677717 0.238382 -4.166378 -1.369850 -1.967763 3.018860 -3.913135
wb_dma_pri_enc_sub/always_3 -0.773811 -0.655159 0.043467 1.171838 1.279635 1.395099 0.262179 -0.930256 -0.592974 0.068392 -1.401118 0.405803 -0.653024 0.669259 -0.809128 1.383188 -0.419440 -4.000092 0.644388 -0.949424
wb_dma_pri_enc_sub/always_1 -0.730109 -0.643229 0.122385 1.073969 1.209499 1.371452 0.203963 -0.921418 -0.552798 0.070225 -1.333662 0.353842 -0.697225 0.630417 -0.815213 1.294645 -0.327341 -3.882556 0.619594 -0.922229
wb_dma_ch_sel/reg_adr0 0.533112 -0.832757 1.618649 -2.164642 4.132035 2.438717 -3.747738 -2.048881 0.724038 1.483310 1.647781 -1.359361 4.307611 1.505259 -1.254622 -4.906047 3.969025 1.278398 0.626982 -0.757101
wb_dma_ch_sel/reg_adr1 0.971687 0.783426 0.446356 -2.004403 -0.165006 -0.438434 -2.392578 1.807854 0.675015 1.930806 1.376965 -0.437588 -0.175654 2.486909 0.418394 1.343649 -2.432272 -0.520508 -2.737521 0.842346
wb_dma_ch_sel/assign_1_pri0 -0.042675 3.031987 -0.008169 -0.355219 -0.527094 0.198881 3.188340 -0.007009 -0.930606 -1.615712 -1.901863 1.983946 2.146637 0.380915 0.762068 -1.098235 -1.035003 0.699303 -1.958079 2.741898
wb_dma_ch_pri_enc/wire_pri26_out -0.744848 -0.604778 0.058685 1.078839 1.242240 1.478647 0.180728 -1.074320 -0.640158 0.110587 -1.382648 0.399337 -0.704221 0.604045 -0.731687 1.509651 -0.315559 -4.120159 0.591797 -0.982208
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.513797 1.469551 -0.940113 1.006591 0.478635 -0.393766 2.737965 -0.691555 -0.437831 -0.963842 -1.441543 1.098978 4.415408 0.530971 0.314178 -3.351340 -0.261229 0.971222 -0.420809 2.040493
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 -0.220746 2.631887 -0.272121 -0.842247 1.028572 0.211101 3.628801 -1.057166 -2.136421 -1.614067 -1.602261 2.485205 -0.098856 -0.511003 -1.224108 3.018348 -0.286961 -0.829828 -0.758444 0.603955
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -5.288186 -4.673588 2.800519 3.705101 2.416017 0.732829 4.132265 -1.507382 0.384458 -3.403063 -1.171257 2.487417 7.080991 2.040712 7.183703 -1.790699 -3.535300 4.911660 0.983232 -0.378212
wb_dma/wire_ptr_set -0.757560 -0.983444 0.235692 1.534618 0.930722 0.515429 1.080374 0.249289 0.668828 -0.956479 -1.433961 -0.506136 -0.005598 1.380579 -1.769010 -1.743141 -1.040715 -1.952505 0.914906 -0.517373
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 -0.723059 -0.568978 0.091527 1.051709 1.225345 1.415796 0.151511 -1.010056 -0.643065 0.142344 -1.309213 0.434290 -0.692100 0.582700 -0.656006 1.529040 -0.312358 -3.978999 0.542653 -0.919887
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 0.099751 1.912394 -0.242410 -0.572269 -1.774138 0.911406 3.276348 -1.403220 -2.015263 -2.167761 -2.997701 2.391678 -2.408377 -0.666364 -0.576521 1.975063 -1.487316 0.233201 -1.405265 -0.847804
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.455099 1.517048 -0.955191 1.025051 0.520758 -0.356351 2.799196 -0.792174 -0.445582 -0.987870 -1.496320 1.152175 4.526052 0.552488 0.343881 -3.416047 -0.280915 0.991910 -0.486382 2.058991
wb_dma_ch_arb/inst_check_wb_dma_ch_arb -0.119560 3.018630 -0.027905 -0.339364 -0.531061 0.171467 3.194583 0.046155 -0.949375 -1.600201 -1.912544 1.956792 2.113272 0.396599 0.728391 -1.138391 -0.993564 0.549167 -1.918278 2.753057
wb_dma_de/reg_ptr_set 2.918377 -1.879114 -2.994423 4.161704 2.057348 -0.550688 1.782013 -1.815836 1.761821 -0.138777 0.231575 0.124796 -3.214304 1.328106 -3.327755 -2.190807 -1.022149 2.353903 2.152560 -2.333144
wb_dma/wire_dma_nd -0.044058 3.083302 -0.050222 -0.323869 -0.481593 0.210522 3.344074 -0.112114 -0.977321 -1.657369 -1.943140 2.067975 2.304549 0.480760 0.788106 -1.235313 -1.056204 0.756612 -2.027926 2.778692
wb_dma_rf/assign_3_csr 0.472720 -0.605722 -0.918080 -0.037186 -0.083946 0.026396 -0.304155 -1.646991 -1.663914 1.154247 0.887596 -2.447156 -1.324082 -0.672205 0.008273 2.323883 0.314427 0.292420 -0.240959 -1.056047
wb_dma_rf/assign_4_dma_abort -1.063492 0.896803 -0.796744 1.947826 1.674239 1.025889 2.780132 -1.701438 -1.016386 -0.879477 -2.707560 1.412337 3.532137 1.038099 -0.445674 -1.757248 -0.569579 -2.949960 0.088020 0.997077
wb_dma_ch_sel/assign_123_valid -0.525864 0.813771 -0.924848 0.837272 1.762794 -1.149588 4.051969 -0.651274 -0.417569 -2.070096 -1.234747 0.757102 2.834757 0.287007 -2.528841 -2.279266 -0.192514 1.563174 0.931458 0.297397
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond -0.583109 3.947371 0.618806 0.516946 -1.405727 1.568962 2.014602 0.046792 -0.367865 -1.404950 -2.518285 2.816125 2.245383 -0.357086 3.684024 -1.845295 -1.082086 0.791512 -2.346151 3.294087
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2/expr_1 0.542577 0.294130 -0.368211 -1.435228 0.380787 -1.370435 0.470255 -0.092984 -0.654085 -0.181852 1.505015 0.313029 -1.369889 -1.506990 -1.117586 2.704440 0.940533 2.502878 0.531648 -1.077847
wb_dma_rf/wire_ch4_csr 2.155281 -0.105851 1.037052 -3.873242 0.119703 0.020877 -0.900707 -2.416565 0.019445 -0.376049 0.389605 -0.581046 -2.583367 -0.332123 0.965106 -1.872747 3.142162 2.680804 -2.502780 -0.273322
wb_dma_ch_rf/always_1/stmt_1/expr_1 0.014217 -1.314252 -1.242968 0.036347 1.338014 -1.918645 -0.026125 -0.706236 -0.147891 0.453258 1.874889 -0.580356 0.997953 -1.364066 -1.454975 0.495746 1.620855 2.746907 2.028345 -1.778597
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -0.231247 0.175843 1.582917 -2.590410 2.655233 1.339807 -0.653004 -2.780918 0.091709 0.066424 2.473001 -0.561536 3.051931 -1.197222 0.797082 -2.956411 6.099548 2.411110 1.055367 0.968338
wb_dma_ch_pri_enc/wire_pri0_out -0.765736 -0.624011 0.113924 1.157302 1.245721 1.432985 0.221053 -0.981574 -0.548661 0.022799 -1.398685 0.381050 -0.752579 0.674620 -0.814182 1.320393 -0.378010 -4.039975 0.599343 -0.965664
wb_dma_ch_rf/assign_10_ch_enable 0.718032 3.251872 -1.618448 -2.648403 -0.086904 1.344125 0.384526 -4.728621 0.238157 2.948838 1.863171 -3.527155 -0.670656 -0.868752 1.328483 -2.314074 1.752388 -0.361905 -2.394029 0.319664
wb_dma_wb_slv/reg_slv_we 4.151513 -0.834896 2.460907 -5.277474 1.082415 1.848045 -3.805874 -2.621984 2.615402 -1.221329 2.284333 3.159888 -0.245858 1.863183 2.243549 -1.489600 1.424388 0.184830 -0.888028 -0.299911
wb_dma_de/input_txsz 1.781824 3.282242 -0.112801 -1.436940 -0.429852 1.896513 2.240943 -0.815064 -0.705485 -0.793822 -1.693294 2.224200 -3.823819 1.539685 -1.684156 2.785960 -3.451391 -0.147723 -2.755522 -0.715853
wb_dma_wb_if/wire_mast_dout 3.936805 -1.970135 2.595345 -3.861117 -1.029837 0.279251 -2.346414 -3.136343 -1.182262 -2.925320 0.361643 -2.633714 -0.829268 -1.399224 0.672755 -0.610145 2.524104 1.897086 -1.190782 -2.625239
wb_dma_ch_rf/wire_ch_enable 0.642875 3.385536 -1.687639 -2.411077 -0.289790 1.324650 0.534262 -4.697600 0.226203 2.910825 1.863511 -3.545258 -0.844552 -1.105269 1.535159 -2.218813 1.945026 -0.663318 -2.297366 0.668050
wb_dma_rf/wire_csr_we 1.685301 -0.276208 0.904585 -1.354466 4.314715 -0.943132 1.619712 -2.115270 -1.138882 -3.768770 -0.269180 1.201886 4.002983 -1.323102 -2.679921 2.049798 0.657702 -1.011830 2.574406 -2.153212
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.088853 0.320705 -0.173734 -0.219652 0.361048 0.841432 -0.736790 -1.154162 -1.231874 0.969820 -0.063032 0.882878 -0.630762 -0.654214 0.893819 3.012019 0.552318 -2.176533 -0.255551 -0.374275
wb_dma_ch_sel_checker/input_dma_busy -0.807499 -0.992516 0.221557 1.563710 0.905153 0.515126 1.126516 0.333795 0.650620 -0.987635 -1.462425 -0.471311 0.020988 1.389472 -1.819282 -1.753575 -1.097073 -1.961077 0.959894 -0.527469
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.043862 0.262704 -0.161498 -0.306991 0.285459 0.829318 -0.757045 -1.169837 -1.195598 0.950385 -0.034350 0.811750 -0.717298 -0.664820 0.857030 2.994765 0.577878 -2.091102 -0.245538 -0.409395
wb_dma_ch_rf/assign_9_ch_txsz 2.738210 2.063617 -0.142295 -2.308019 -0.280872 1.503656 0.313646 -0.552300 -0.435536 -0.080715 -0.973485 2.969103 -5.304108 3.246377 -2.414276 4.811892 -3.625762 0.349919 -2.898492 -1.980207
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.753436 -0.402798 0.699646 -0.662524 0.869658 1.148258 -1.149651 0.461034 -0.115904 -0.242083 -2.016692 0.025226 0.562177 1.618323 -3.094299 -2.465783 0.743538 -2.200250 0.186213 -0.991968
wb_dma_de/assign_65_done -0.005019 1.797577 -0.281299 -0.502719 -1.865676 0.906843 3.290812 -1.369541 -2.056898 -2.218138 -3.039519 2.421861 -2.503308 -0.699741 -0.529669 2.112734 -1.599485 0.270446 -1.338438 -0.964948
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 4.045867 0.314940 -1.757267 2.547881 2.022731 0.461974 1.687051 -3.343822 0.444798 -1.273697 -1.865136 1.135846 0.565086 1.954990 0.108597 -2.170515 -2.248480 -1.578457 -1.032988 0.016717
wb_dma_de/always_2/if_1/if_1 1.794606 2.537534 0.045025 -1.079676 1.500370 0.495113 -0.687273 -1.512236 1.581498 0.767464 1.991508 0.699624 -1.611249 -0.884362 0.896232 -2.676217 5.883357 0.707466 -0.127393 3.126451
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.235640 0.001586 -1.376547 0.135904 1.693129 -1.969617 2.222165 -0.550922 -0.749919 -0.749069 -0.761583 1.160529 3.804534 1.821707 -1.301695 -1.451482 -1.453737 2.297882 -0.745206 0.086345
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.245514 -0.054370 -1.406803 0.070050 1.666711 -2.015593 2.135252 -0.555275 -0.774049 -0.637622 -0.680339 1.192413 3.859290 1.829983 -1.137747 -1.376644 -1.472845 2.503682 -0.832954 0.115077
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.807926 -0.687607 0.078369 1.294568 1.301071 1.448933 0.319277 -0.943409 -0.551665 0.037117 -1.525211 0.409215 -0.653085 0.719957 -0.915824 1.369517 -0.457394 -4.198556 0.711052 -0.953304
wb_dma_ch_rf/always_9/stmt_1/expr_1 -1.253734 0.888966 -0.851818 2.191532 1.741103 1.013455 2.972750 -1.587478 -1.011543 -0.918756 -2.862531 1.467167 3.713646 1.194879 -0.576058 -1.949074 -0.647699 -3.129594 0.196368 1.104962
wb_dma_ch_sel/assign_112_valid -0.593173 0.649316 -0.909560 0.881169 1.701810 -1.217428 3.903230 -0.542858 -0.444587 -2.007884 -1.169218 0.785058 2.770052 0.246633 -2.446258 -2.004682 -0.237256 1.698412 0.980415 0.158360
wb_dma_de/always_23/block_1/case_1/block_8 0.825726 -2.926632 -1.396682 3.316506 0.393993 1.309595 0.140723 -1.969114 1.286225 -0.248464 -1.930326 -0.338413 -0.583770 2.297059 -1.704289 -3.927479 -2.414720 0.535040 1.161327 -3.407645
wb_dma_de/always_23/block_1/case_1/block_9 0.837457 -2.945698 -1.437266 3.402274 0.452113 1.319391 0.189606 -2.082911 1.239226 -0.285771 -2.038011 -0.335738 -0.584151 2.350847 -1.745464 -3.987544 -2.460690 0.398364 1.201747 -3.456295
wb_dma_ch_rf/assign_28_this_ptr_set 0.340883 -0.919057 1.728108 0.064674 1.468535 0.212940 1.037527 -0.311320 1.066318 -3.077033 -1.081647 -2.139397 0.011774 -0.411005 -2.393483 -1.804262 -0.091197 -2.982326 1.865513 -1.496591
wb_dma_ch_rf/always_22 -2.479124 -0.571568 0.397319 0.259866 -1.212605 -0.773959 2.462286 -0.817395 0.207883 -1.487519 0.233234 -0.047989 0.243417 -1.257191 1.995577 -0.110095 1.008087 0.585291 1.085443 0.433721
wb_dma_de/always_23/block_1/case_1/block_1 1.502715 0.092182 0.100988 -0.689034 -0.139179 0.889961 3.348240 -4.625046 -0.050953 -0.771726 2.274652 -4.426256 -1.574989 0.029719 3.022391 -0.368445 -0.789932 0.598362 -1.679811 1.287316
wb_dma_de/always_23/block_1/case_1/block_2 2.415730 2.644553 -0.953191 -2.499218 1.517922 0.663138 -2.122089 -3.747579 -1.028164 0.943720 1.667528 -1.191989 1.104127 -2.151129 -0.717184 2.930483 0.464012 -0.452719 0.254181 -3.239326
wb_dma_de/always_23/block_1/case_1/block_3 0.769333 3.084967 2.678522 0.171849 0.011222 2.706799 2.801569 -1.179682 0.407229 -2.331312 0.876891 1.324827 -1.168770 -0.329058 5.102908 1.519289 -0.669197 0.117180 -1.857430 4.046659
wb_dma_de/always_23/block_1/case_1/block_4 -0.112907 3.458200 3.199442 0.739918 0.018008 3.453562 3.935876 -1.043218 0.614294 -3.280499 0.520191 0.951878 -1.883723 -1.573257 4.124920 1.114365 0.255833 -0.424457 -0.356168 3.876521
wb_dma_ch_rf/always_27 4.388265 0.321993 -2.047401 1.420357 2.251303 -0.779796 1.889118 -3.304625 -0.032626 -1.350189 -0.639285 1.277257 -0.772350 0.648068 -1.026198 0.087757 -1.396839 0.569777 -0.398458 -1.212910
wb_dma_de/always_23/block_1/case_1/block_7 1.355164 -3.660374 -1.406175 -0.756323 -1.327622 -0.307976 1.128370 -3.782617 1.325113 -1.112517 -1.817225 -3.621648 -1.548815 2.008677 -2.727811 -6.396373 -1.846287 0.595736 -0.330270 -4.309912
wb_dma/assign_4_dma_rest 0.990541 -0.045168 1.493647 -1.263691 0.559377 -0.313567 0.089588 -0.508659 0.475281 -2.253680 0.156724 -1.685477 -0.044787 -1.724224 -0.702532 -0.327461 0.845747 -1.168183 1.061209 -0.973307
wb_dma_ch_rf/always_23/if_1 1.064653 0.835502 0.409415 -2.029024 -0.149243 -0.434897 -2.493016 1.791280 0.654917 1.966062 1.344763 -0.401213 -0.145013 2.523272 0.413889 1.288700 -2.410923 -0.513735 -2.799632 0.887640
wb_dma_ch_sel/reg_ndr_r -0.055116 3.122190 -0.042191 -0.382378 -0.510672 0.208724 3.286657 -0.099483 -0.963296 -1.632586 -1.935128 2.054344 2.292414 0.395546 0.800377 -1.167903 -1.051561 0.708287 -2.021534 2.816233
wb_dma_de/assign_66_dma_done/expr_1 3.612165 1.062373 -1.745735 2.277723 2.388658 -0.045856 3.758933 -3.268187 0.166292 -2.606359 -1.175114 1.054957 -1.607205 -0.687660 -2.170521 -0.414774 -0.502892 -0.125896 1.169030 -1.067901
wb_dma_ch_sel/reg_req_r 1.839816 -2.789763 -0.026820 2.042540 1.113437 1.012194 0.189825 -2.563472 1.692899 -2.342987 -1.672155 -1.893043 -0.419701 0.591730 -2.289041 -4.047044 -1.480835 -0.688738 2.189915 -4.252659
wb_dma_ch_rf/reg_pointer_r 2.102339 -0.000867 1.968143 -5.113952 -0.437444 0.717468 -2.461073 -1.311274 -0.267205 -0.510406 0.943099 -2.784366 -4.386274 -0.352444 -1.873102 0.036105 3.310945 2.381245 -1.269133 -1.836899
wb_dma_ch_sel/assign_105_valid -0.510659 0.824180 -0.896857 0.784358 1.615326 -1.163182 3.918765 -0.505031 -0.426376 -1.989043 -1.182030 0.694052 2.659482 0.177389 -2.527285 -2.124001 -0.134347 1.517556 0.970299 0.318024
wb_dma_ch_pri_enc/wire_pri5_out -0.804141 -0.643876 0.044113 1.273086 1.294238 1.454290 0.299597 -0.962840 -0.557903 0.011502 -1.488061 0.426118 -0.630089 0.689438 -0.855202 1.368303 -0.468203 -4.115561 0.645095 -0.927074
wb_dma_ch_sel/always_39/case_1 -0.023744 3.086144 -0.065946 -0.376984 -0.503714 0.227639 3.257870 -0.096229 -0.929936 -1.657767 -1.927022 2.010430 2.150090 0.402819 0.743461 -1.202370 -0.988963 0.692391 -1.983140 2.752323
wb_dma_ch_sel/always_6 0.838827 -3.021977 -1.437303 3.341160 0.390617 1.292406 0.048687 -2.050919 1.344800 -0.225156 -1.967325 -0.485774 -0.632186 2.335393 -1.813270 -4.056232 -2.348206 0.390591 1.290408 -3.555554
wb_dma_ch_sel/always_7 -0.338919 -1.533560 0.311778 1.526510 -2.013726 1.201907 0.581415 0.021026 0.788852 -1.527556 -2.678259 -0.681151 -2.590778 1.040409 -1.273239 -2.706805 -2.054003 -0.889381 0.230461 -1.942976
wb_dma_ch_sel/always_4 3.738266 0.536717 -3.631890 2.626982 1.986646 -0.297734 1.911799 -3.084620 -0.465853 0.817011 -0.793621 3.006719 -0.765946 2.483337 -0.438634 0.210618 -2.225450 1.722226 -1.539824 -0.265578
wb_dma_ch_sel/always_5 2.872905 0.647425 -3.668551 3.068548 1.332871 0.548184 2.612433 -3.900581 -1.745421 0.964451 -0.298278 0.005520 -2.845706 0.215555 -1.380835 1.901225 -0.787972 0.961287 -0.125376 -1.030874
wb_dma_ch_sel/assign_126_ch_sel/expr_1 2.895394 4.444919 0.955280 -2.448328 3.560792 1.626347 -1.333990 -2.631015 1.445459 -0.202996 2.225662 1.611030 1.348533 -1.850489 0.385268 0.507822 2.168642 0.445462 0.283726 -0.416354
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -0.054434 1.639007 -0.642269 0.943006 -0.555953 0.226450 -0.391943 -0.619373 -0.144084 0.524428 -1.590149 2.265233 5.098041 1.222733 4.385290 -3.021793 -1.559491 1.781282 -2.632200 2.235115
wb_dma_ch_sel/always_1 1.789047 -2.835510 -0.003803 1.926625 0.812367 1.029344 0.172582 -2.520705 1.631131 -2.348202 -1.711113 -1.923403 -0.766661 0.558323 -2.252547 -3.958170 -1.532387 -0.537645 2.066043 -4.334670
wb_dma_ch_arb/always_2/block_1/case_1/cond -0.724405 -1.002226 0.237529 1.504486 0.872278 0.517470 1.067907 0.252639 0.630898 -0.971231 -1.391949 -0.521993 -0.030800 1.362000 -1.727161 -1.714166 -1.020194 -1.872841 0.926693 -0.542893
wb_dma_ch_sel/always_8 0.301920 -0.970077 1.758031 0.053179 1.473196 0.181477 1.114559 -0.334779 1.066427 -3.169761 -1.067362 -2.117498 0.065034 -0.512917 -2.276897 -1.788386 -0.111314 -2.869501 1.876621 -1.478118
wb_dma_ch_sel/always_9 -0.726228 -1.029151 0.251843 1.514752 0.886611 0.520145 1.101081 0.275893 0.683250 -0.993822 -1.445053 -0.506154 -0.046906 1.365988 -1.820969 -1.753896 -1.070092 -1.949316 0.931195 -0.534473
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 -0.717334 -0.646202 0.085264 1.091626 1.299188 1.451488 0.207930 -1.025542 -0.547836 0.045865 -1.401372 0.361663 -0.715059 0.663078 -0.794074 1.335441 -0.325063 -4.086634 0.598043 -0.951694
wb_dma/wire_ch1_adr1 0.280037 1.633399 0.911321 -1.397045 -0.168881 0.322585 -0.714363 1.760110 1.017161 0.616873 1.001708 -0.850648 -1.293015 0.896535 -0.783507 0.562757 -1.026022 -1.153716 -1.064252 1.052915
wb_dma_ch_rf/wire_ch_txsz 2.810632 1.920679 -0.194570 -2.253766 -0.246489 1.489915 0.214274 -0.500453 -0.323353 0.011946 -0.945143 2.960005 -5.398608 3.302420 -2.462546 4.711656 -3.686040 0.418913 -2.892879 -2.073179
wb_dma_ch_sel/assign_99_valid 1.417351 1.610497 -0.944883 -2.945010 2.234787 0.192518 1.554741 -2.265779 1.445827 2.162018 2.594822 -0.262979 0.611068 3.450415 0.178709 -4.751678 1.751181 4.113507 -3.194306 3.332794
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond 0.943740 0.773979 0.353865 -1.945219 -0.201479 -0.546392 -2.560002 1.946350 0.676500 2.098083 1.400682 -0.355774 -0.017554 2.623183 0.473726 1.300026 -2.540306 -0.440750 -2.824981 0.985783
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 1.134782 2.594533 1.495244 -4.438816 0.262857 2.478902 -0.425511 -3.535245 2.348400 0.181725 2.599575 1.126405 0.236376 -1.093186 3.652911 -3.305027 1.150692 1.260001 -1.633599 0.576423
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 -1.671968 -2.447329 -2.029251 2.240242 2.470402 -1.738680 1.108848 -1.295391 -2.120452 0.999618 -0.370318 2.546797 4.828459 1.428810 1.004313 3.208411 -2.478569 1.228802 0.515111 -1.831042
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 -0.486242 1.184568 1.572935 -2.032717 0.734025 1.397985 -1.761972 2.183004 0.879867 0.450804 -0.918603 -0.843057 -0.720402 2.475392 -3.788152 -1.667883 -0.412578 -3.230971 -0.903511 0.061031
wb_dma/wire_ch2_txsz -0.287985 -1.630168 0.388660 1.428560 -2.163311 1.244113 0.519665 -0.022408 0.817500 -1.603411 -2.721137 -0.783282 -2.804054 1.011273 -1.242368 -2.737596 -2.058271 -0.785236 0.207256 -2.102165
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -0.106971 3.596077 2.967814 0.796623 -0.197190 3.286778 4.020867 -1.075726 0.608445 -3.193495 0.417728 1.050346 -1.858212 -1.650013 4.186155 0.950060 0.252684 -0.132449 -0.472998 3.911880
wb_dma_de/always_23/block_1 2.017710 2.010662 -0.086474 -2.196362 0.378877 0.451735 1.632503 -4.729140 0.686791 -0.602104 3.062727 -3.438207 0.195341 -1.494856 2.418411 0.874406 -1.118533 0.091342 -0.700942 -0.601030
wb_dma_ch_rf/always_22/if_1 -2.498519 -0.566699 0.356195 0.245685 -1.172964 -0.813739 2.499542 -0.828871 0.251236 -1.515705 0.262907 -0.086732 0.301800 -1.299461 2.026676 -0.110844 1.055541 0.580352 1.119730 0.460602
wb_dma_de/wire_mast1_dout -0.831878 -2.565528 1.882977 1.135646 -3.883459 1.621504 0.220006 -0.438259 0.470745 -2.444440 -2.164277 -0.229354 -3.223734 -0.238000 2.845429 -0.605239 -2.198550 0.386207 -0.136510 -2.044240
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 1.502469 -0.418456 0.796353 -2.970104 -0.784673 -0.107287 -2.715749 -0.316329 0.619069 -0.123222 0.681162 -0.054087 -1.507411 0.356825 -0.352435 -0.591223 1.607597 1.116727 -0.510431 -0.873699
wb_dma_de/always_8/stmt_1 -0.162906 2.593766 -0.274981 -0.742953 1.148280 0.235486 3.795778 -1.146423 -2.109382 -1.715669 -1.695460 2.538852 -0.040242 -0.423745 -1.201555 2.876883 -0.397937 -0.722629 -0.784100 0.574471
wb_dma_ch_rf/assign_18_pointer_we/expr_1 1.293687 -0.370771 0.708948 -2.669796 -0.822885 -0.066271 -2.421852 -0.223233 0.558145 -0.197767 0.457155 -0.028828 -1.439753 0.349124 -0.451323 -0.592312 1.374678 0.856887 -0.429200 -0.874581
wb_dma_ch_rf/wire_ch_done_we -0.289834 0.455586 -1.067970 0.606596 -0.934302 0.269997 2.687545 -1.900207 -1.499487 -1.548678 -2.385851 1.450003 -0.372320 -0.732025 -0.955043 -0.022814 -0.579281 0.687779 0.065065 -1.497543
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.464618 1.480807 -0.957976 1.023160 0.497107 -0.393459 2.745879 -0.752426 -0.415782 -0.983120 -1.443302 1.115736 4.503614 0.513682 0.383563 -3.338885 -0.265500 1.013489 -0.445353 2.020196
wb_dma_wb_slv/wire_wb_ack_o 2.779581 0.070643 0.032633 -2.952228 -1.362425 0.272261 -2.235957 -1.536045 -1.142365 0.147674 -0.540987 -1.162590 -0.246715 -1.060623 -1.070801 0.494775 -0.296740 -0.058195 -1.500338 -2.637916
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 -0.422567 1.160895 1.551076 -1.994650 0.765819 1.388188 -1.644187 2.074679 0.869185 0.336367 -0.928482 -0.885114 -0.733774 2.465916 -3.763153 -1.740646 -0.465658 -3.154456 -0.858693 0.000918
wb_dma_de/reg_ld_desc_sel 0.737375 5.156662 0.723262 -3.912838 0.882142 -0.686338 4.543246 -1.074628 -1.882047 -2.196152 3.811640 -1.011326 3.148097 -3.422786 -1.478261 2.660809 2.800894 2.354733 0.599826 3.335112
wb_dma_wb_mast/assign_2_mast_pt_out 2.872760 0.223533 -0.036223 -3.042930 -1.594026 0.162000 -2.301542 -1.344513 -1.238734 0.154209 -0.627471 -1.192225 -0.447705 -1.234371 -1.235660 0.692998 -0.237852 -0.241933 -1.531722 -2.690538
wb_dma_de/assign_83_wr_ack 0.140759 1.915608 -0.282201 -0.541167 -1.693478 0.891050 3.374660 -1.397709 -1.983312 -2.253574 -3.052847 2.354710 -2.420918 -0.663351 -0.780928 1.944682 -1.490415 0.183049 -1.322522 -0.887303
wb_dma/wire_dma_done_all 0.222112 1.622114 -0.037798 -0.297203 -2.124001 0.124624 4.106863 -0.326653 -0.786196 -3.280547 -3.067880 1.463951 -1.864904 0.005587 -1.546680 -1.218038 -2.065518 2.287634 -1.183836 -0.497156
assert_wb_dma_rf/input_ch0_am1 2.981344 -0.260726 0.108449 -0.729668 0.577330 -0.025970 -2.098024 -0.420788 -0.317085 -0.228181 0.047800 0.557334 -0.984783 -0.025283 -0.652662 0.577874 1.371983 -0.746292 -0.423753 -0.253760
wb_dma_ch_arb/reg_state 2.693557 3.712796 1.662938 -0.436634 0.881861 3.215571 -2.869434 -1.160887 1.946265 -0.434231 -2.004234 -0.112635 1.144165 1.742931 1.563238 -4.919685 -0.641444 -3.980211 -2.767739 1.749490
wb_dma_ch_sel/input_ch0_csr 2.872416 -1.216919 0.732170 0.706153 2.173644 0.008977 0.560428 -3.379633 -1.504701 -1.820638 -0.011777 -0.310165 -2.107269 -2.385840 3.024629 2.025193 2.168929 3.005166 -0.531442 -0.993734
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 0.769426 -2.982435 -1.455944 3.380754 0.400936 1.273348 0.135418 -1.964747 1.290558 -0.240866 -1.985873 -0.384271 -0.579695 2.336146 -1.740967 -3.965146 -2.393562 0.448288 1.274027 -3.467677
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 0.691316 3.080178 2.600180 0.204021 0.005155 2.631631 2.893832 -1.166241 0.275388 -2.375986 0.849441 1.452752 -0.957918 -0.346590 5.015331 1.727747 -0.874488 0.215001 -1.762194 3.879076
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.254294 -0.153070 -1.374360 0.136760 1.611557 -1.919634 2.012751 -0.653018 -0.737114 -0.606359 -0.661755 1.139099 3.858740 1.842413 -1.068501 -1.402643 -1.496488 2.394452 -0.798038 -0.030832
wb_dma_wb_mast 5.158542 -1.571216 0.625468 -6.021491 -2.818840 -0.310370 -3.072632 -4.298545 -2.155888 -0.651702 -0.896131 -2.325304 -0.212865 -0.129281 1.280307 -0.012398 -0.571626 0.730101 -4.644838 -3.396013
wb_dma_ch_sel/assign_124_valid -0.526698 0.843877 -0.948082 0.801236 1.682726 -1.175579 4.053765 -0.513950 -0.445531 -2.051714 -1.201822 0.803281 2.690300 0.237940 -2.495068 -2.027391 -0.172371 1.599939 0.913696 0.345295
wb_dma_de/always_18/stmt_1 0.382083 -2.107734 -2.087899 -3.446059 -2.535985 -2.061227 -0.713316 -1.683114 -0.497917 2.523047 0.003536 -1.614182 -0.266389 3.266365 0.545476 -2.407535 -1.832681 2.033408 -4.227705 -0.645273
wb_dma_ch_rf/wire_ch_csr_dewe -0.455607 -0.495440 3.423137 0.537104 -2.774176 1.876308 3.711177 -0.732590 0.479298 -6.601548 -4.622830 -0.460188 -0.842607 -0.394534 1.265342 -3.182417 -2.961631 -1.590222 -0.206421 -0.889545
wb_dma_ch_pri_enc/input_pri2 -0.780508 -1.043373 0.275907 1.521927 0.925902 0.571724 1.073401 0.249878 0.667747 -1.011949 -1.411661 -0.537906 -0.052106 1.401675 -1.796547 -1.744441 -1.052083 -1.947350 0.941276 -0.557059
wb_dma_ch_pri_enc/input_pri3 -0.801343 -0.989741 0.227582 1.554150 0.913177 0.541498 1.145527 0.303244 0.689610 -0.963927 -1.437895 -0.512550 0.023331 1.399146 -1.773534 -1.778892 -1.083251 -1.929529 0.920377 -0.495399
wb_dma_ch_pri_enc/input_pri1 -0.788683 -0.693126 0.088005 1.191673 1.238860 1.384649 0.253979 -0.919209 -0.551618 0.048245 -1.418636 0.350806 -0.713159 0.648610 -0.887443 1.361513 -0.404785 -4.024682 0.671971 -0.953686
wb_dma_wb_if/input_slv_pt_in 2.801430 0.265673 -0.087963 -3.030974 -1.614436 0.147886 -2.299312 -1.381760 -1.206927 0.230790 -0.499660 -1.170457 -0.247154 -1.259705 -1.157001 0.663444 -0.246097 -0.144321 -1.492059 -2.615553
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -0.536359 -1.580692 -0.943017 1.491006 1.032105 -0.607886 -0.432998 -0.659425 0.465614 0.639236 0.376746 -0.853695 2.473208 0.143304 -0.391813 -2.185013 0.672571 0.282885 1.569329 -0.689878
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 -1.288777 0.824991 -0.883129 2.216455 1.706508 0.997036 2.865289 -1.587398 -1.071399 -0.805694 -2.814849 1.482052 3.707036 1.122817 -0.435285 -1.730081 -0.640205 -3.099811 0.200097 1.051556
wb_dma/wire_de_adr1_we 0.760575 -0.809471 -0.483598 -0.682885 0.013599 -0.794963 -1.757702 -0.064837 -0.351058 1.318641 0.413975 0.453039 0.997355 1.493371 1.224103 0.750430 -1.232203 0.691129 -1.658146 -0.199803
wb_dma_ch_sel/assign_6_pri1 -0.683777 -0.637505 0.111352 1.014273 1.258743 1.377776 0.163878 -1.009901 -0.555883 0.090640 -1.328415 0.373151 -0.689269 0.618901 -0.784088 1.313016 -0.297030 -3.871239 0.585523 -0.935531
wb_dma_ch_sel/assign_129_req_p0/expr_1 0.738916 3.362468 -0.117484 -1.516372 -1.098537 -0.481289 0.490961 -0.041677 -1.159440 -0.168504 -0.565225 3.417816 1.859143 -0.258803 3.924608 1.395507 -1.401660 3.892223 -3.509211 1.945540
wb_dma_rf/wire_csr 0.368232 -0.678642 -1.043624 0.076128 -0.062112 -0.048444 -0.119923 -1.668468 -1.704332 1.098495 0.868930 -2.354735 -1.255379 -0.676869 -0.049621 2.375873 0.221614 0.434114 -0.156581 -1.169513
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -0.448744 -1.656350 -0.937113 1.437282 1.028033 -0.575990 -0.498623 -0.712225 0.510966 0.602064 0.434146 -0.896002 2.367716 0.093748 -0.405351 -2.208924 0.715184 0.338477 1.587871 -0.794753
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.815307 -2.605368 -1.681632 3.034089 0.645146 2.167259 -0.664944 -3.314736 0.055604 0.753861 -2.061571 0.508466 -1.268436 1.612625 -0.773789 -0.988090 -1.765441 -1.595598 0.908704 -3.923391
wb_dma_ch_sel/always_37/if_1 2.342640 4.946363 1.260107 -1.933923 3.683418 2.347075 -0.370664 -2.685215 1.837202 -0.920866 2.162662 1.388322 0.950384 -2.990781 -0.348325 -0.216698 3.011183 0.478735 1.670728 -0.523046
wb_dma_de/always_6/if_1/cond 0.010340 -1.021540 -1.448198 2.609378 -0.092510 0.091029 3.656873 -1.170545 -0.925475 -1.787128 -2.373906 3.099637 -0.204412 1.564858 -0.380498 1.143307 -4.759319 4.285438 -0.185877 -2.782928
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 0.613478 2.879776 2.778370 0.046072 -0.124949 2.582723 2.755464 -1.155514 0.346957 -2.463219 0.847273 1.317361 -1.010188 -0.409773 5.189895 1.615446 -0.698988 0.242008 -1.796485 3.852010
wb_dma_ch_rf/always_8/stmt_1 2.326293 3.837290 -0.391312 -3.795595 2.020065 -0.349114 -1.579650 -2.423669 0.032834 -0.052313 2.342222 1.159113 1.266536 -3.104553 -1.671581 3.199657 1.105193 1.066772 1.028606 -3.254468
wb_dma_ch_sel/assign_108_valid -0.498820 0.718751 -0.885918 0.757117 1.645991 -1.087397 3.850192 -0.605654 -0.384374 -1.961419 -1.163721 0.691327 2.621686 0.268223 -2.507434 -2.166723 -0.187215 1.503748 0.893431 0.206696
wb_dma_ch_pri_enc/wire_pri9_out -0.787070 -0.667994 0.096047 1.185632 1.274463 1.405433 0.300127 -0.992851 -0.558147 0.005636 -1.435844 0.386200 -0.668655 0.712256 -0.876792 1.344856 -0.413145 -4.061656 0.674860 -0.959057
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.735467 -0.383993 0.707543 -0.713718 0.806126 1.110866 -1.214979 0.485531 -0.139336 -0.193293 -1.980205 0.051199 0.471980 1.540429 -3.069570 -2.348948 0.728100 -2.155339 0.171376 -1.013311
wb_dma_ch_sel/wire_pri2 -0.749789 -0.951397 0.252855 1.510407 0.886536 0.497761 1.113599 0.296110 0.636326 -0.938846 -1.398399 -0.469040 0.036720 1.318333 -1.717181 -1.677162 -1.030510 -1.844100 0.917837 -0.512606
wb_dma_ch_sel/wire_pri3 -0.764751 -0.985197 0.245566 1.499023 0.896794 0.532924 1.081267 0.284541 0.659003 -0.965783 -1.355879 -0.498721 -0.016177 1.368483 -1.745733 -1.691094 -1.032175 -1.884030 0.931411 -0.557899
wb_dma_ch_sel/wire_pri0 -0.055915 3.084669 -0.018958 -0.427682 -0.515410 0.192976 3.212265 -0.091433 -0.919632 -1.630022 -1.903029 1.944867 2.128219 0.413545 0.746719 -1.180331 -1.011204 0.665761 -1.960321 2.749699
wb_dma_ch_sel/wire_pri1 -0.770793 -0.623164 0.059439 1.182867 1.254176 1.402357 0.313380 -0.990490 -0.610116 0.060012 -1.440991 0.414609 -0.648926 0.691669 -0.800170 1.403762 -0.382073 -4.036781 0.591668 -0.901095
wb_dma_de/always_4/if_1/if_1/cond/expr_1 -0.167396 2.240984 -0.107608 -0.423808 0.778383 -0.608188 4.550676 -0.020594 -0.963211 -2.607202 -1.616213 1.659880 0.618619 0.197911 -2.102368 -0.050443 -0.957402 1.335093 -0.473872 0.950691
wb_dma_rf/input_ptr_set -0.746189 -0.967079 0.248372 1.517307 0.897272 0.497986 1.103107 0.312839 0.657909 -0.936314 -1.401281 -0.470500 -0.014794 1.349537 -1.748588 -1.676383 -1.051157 -1.883864 0.932659 -0.552210
wb_dma_rf/always_2/if_1/if_1 2.109504 -0.883290 0.275585 -1.499990 3.805465 -0.629929 0.883407 -3.548207 -2.509823 -2.534342 0.554329 -1.182514 2.517734 -1.678478 -2.282833 3.890193 0.786647 -0.836231 2.029266 -2.988889
wb_dma_de/assign_77_read_hold -0.038288 0.326727 -0.186574 -0.359597 0.333980 0.879679 -0.827684 -1.235916 -1.245033 1.012734 -0.040212 0.887297 -0.687949 -0.668321 0.953274 3.112182 0.627152 -2.137756 -0.268965 -0.397082
wb_dma_pri_enc_sub/input_valid -0.008449 0.325617 -0.174457 -0.353354 0.327416 0.874994 -0.872695 -1.225359 -1.211141 1.027010 -0.011134 0.852454 -0.737778 -0.687920 0.910362 3.119600 0.629502 -2.137627 -0.273891 -0.460311
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 -0.771716 -0.650309 0.098516 1.190224 1.255922 1.412644 0.300840 -0.986242 -0.558305 0.011175 -1.436296 0.379910 -0.629057 0.713496 -0.851995 1.290878 -0.389200 -4.067555 0.605232 -0.900249
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond -0.702518 3.968008 0.599651 0.714287 -1.408864 1.515434 2.121654 0.219337 -0.326796 -1.378495 -2.588248 2.931162 2.378192 -0.277531 3.736914 -1.902453 -1.241712 0.789406 -2.303698 3.377166
wb_dma_ch_rf/always_27/stmt_1 4.402552 0.353683 -2.171083 1.410480 2.352082 -0.874920 1.989249 -3.202739 -0.121011 -1.301191 -0.692917 1.373127 -0.513158 0.828678 -1.082011 0.149702 -1.642468 0.559203 -0.492656 -1.158153
wb_dma_wb_slv/assign_2_pt_sel/expr_1 2.276680 3.417451 2.143950 -6.772903 -4.800835 4.427968 -6.074650 -4.369961 -2.201250 1.176178 -0.268780 -0.035656 -3.028558 -4.584863 4.494251 1.591023 3.187601 1.498963 -4.023533 -3.060499
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 0.825698 -2.878238 -1.449859 3.302845 0.498612 1.267563 0.057730 -2.003878 1.308153 -0.181829 -1.908970 -0.431712 -0.503374 2.320982 -1.783968 -3.974918 -2.316109 0.361843 1.250105 -3.423421
wb_dma_ch_sel/wire_valid 0.720724 3.529144 -1.621744 -2.842800 -0.228238 1.310972 0.225437 -4.654991 0.257838 3.036646 1.932965 -3.780493 -0.773059 -1.086729 1.094515 -2.311163 1.910428 -0.687668 -2.377308 0.349858
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.107698 0.310248 -0.177920 -0.226818 0.346767 0.855233 -0.731391 -1.151690 -1.213572 0.954705 -0.111046 0.888933 -0.635067 -0.641366 0.877473 3.020031 0.562355 -2.154696 -0.246150 -0.382330
wb_dma_de/wire_chunk_cnt_is_0_d -0.307919 2.559610 -0.257020 -0.600584 1.055649 0.237948 3.849998 -1.019026 -2.102265 -1.698728 -1.827011 2.599556 0.050616 -0.339726 -1.162162 2.901674 -0.479693 -0.872493 -0.770232 0.625816
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 -0.774485 -0.442707 0.756735 -0.693912 0.869303 1.139162 -1.205023 0.498771 -0.082182 -0.220824 -2.002324 -0.069731 0.494804 1.607950 -3.117932 -2.500917 0.785705 -2.262294 0.224274 -0.974665
wb_dma_ch_sel/assign_109_valid -0.594759 0.709935 -0.960149 0.875160 1.663926 -1.280620 3.922724 -0.478906 -0.474696 -1.941801 -1.077443 0.844534 2.926423 0.184977 -2.375362 -1.961332 -0.218665 1.781221 1.015777 0.249427
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond -0.782757 -0.653761 0.095601 1.231523 1.267113 1.407462 0.357440 -0.920368 -0.510813 -0.027916 -1.443180 0.358198 -0.641797 0.732535 -0.840948 1.192578 -0.423915 -3.966743 0.626020 -0.897638
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 0.415222 -3.005533 -1.245335 1.737157 2.803095 -1.990827 -0.868322 -0.500734 -1.185642 0.074296 -0.064606 3.181879 8.521624 2.858294 1.911111 0.830495 -3.531387 3.200426 0.187572 -1.057793
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.085535 1.627995 -0.585291 0.886474 -0.601101 0.292405 -0.573492 -0.592716 -0.135021 0.586983 -1.547907 2.274576 5.128713 1.198247 4.541124 -3.067290 -1.542057 1.786333 -2.641986 2.250002
wb_dma_de/assign_75_mast1_dout -0.770403 -2.433936 1.838186 1.038660 -3.777841 1.639650 0.108422 -0.539446 0.537164 -2.368343 -2.021430 -0.170779 -3.026652 -0.222662 2.859840 -0.760245 -2.075402 0.553338 -0.186929 -1.993096
wb_dma/constraint_csr 0.499724 0.281359 -0.317267 -1.415252 0.389625 -1.343313 0.443394 -0.042051 -0.628694 -0.115429 1.466005 0.321795 -1.348830 -1.460333 -1.069927 2.651498 0.956329 2.523865 0.514386 -1.032966
wb_dma_ch_rf/always_5/if_1 1.458658 -0.323427 0.732497 -2.688179 -0.694799 -0.009414 -2.450654 -0.308975 0.665378 -0.186240 0.505499 0.122696 -1.345554 0.467679 -0.395144 -0.691712 1.330971 0.860501 -0.438876 -0.779735
wb_dma_ch_pri_enc/wire_pri21_out -0.784058 -0.680757 0.067697 1.184296 1.267122 1.379459 0.289551 -0.902575 -0.536150 0.046277 -1.398733 0.380968 -0.617664 0.706682 -0.842232 1.285951 -0.433198 -3.987659 0.640767 -0.895674
wb_dma_ch_sel/assign_157_req_p0 0.277525 -0.106246 -1.387933 0.042320 1.663570 -1.908997 2.109320 -0.707521 -0.730347 -0.649851 -0.693083 1.157744 3.703247 1.825041 -1.139763 -1.312844 -1.463525 2.398481 -0.796555 -0.026109
wb_dma_wb_mast/assign_1/expr_1 -0.752208 -2.068647 1.801674 1.115745 -4.252441 2.944693 -3.389204 -1.402161 -0.399806 0.079898 -2.321578 1.979345 -2.209157 0.029749 7.817779 2.207702 -3.016958 -0.726363 -2.480445 -1.869143
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.485321 1.508635 -0.909437 0.976600 0.474040 -0.362424 2.794734 -0.747721 -0.482185 -1.033332 -1.462991 1.111543 4.471431 0.530775 0.382778 -3.268198 -0.311302 1.047578 -0.493609 2.009302
wb_dma_de/reg_mast1_adr 2.406012 2.604836 -1.577091 2.941291 0.819766 0.983934 -1.868952 -1.261883 1.710320 1.094326 1.314555 -1.156749 1.339929 -1.154624 0.504177 -2.845101 1.592628 -1.842645 1.581595 1.617233
wb_dma_ch_pri_enc/wire_pri17_out -0.773006 -0.561658 0.086598 1.127965 1.270817 1.446022 0.211780 -1.004226 -0.638814 0.097862 -1.396608 0.467291 -0.654288 0.636392 -0.741248 1.519248 -0.373356 -4.075655 0.579041 -0.919411
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.175299 -0.040500 -1.371206 0.196133 1.632562 -1.904760 2.138535 -0.550630 -0.748281 -0.642404 -0.696537 1.155758 3.806273 1.714542 -1.210694 -1.397856 -1.412662 2.275620 -0.692195 0.080188
wb_dma_ch_sel/input_ch2_csr 2.116814 -2.582006 0.337248 -1.988374 0.437959 -1.192839 0.462040 -3.033511 0.181791 -0.882687 -0.183960 0.326173 -2.947890 -0.769795 2.572837 -1.968815 2.953474 4.205020 -1.860989 -0.787237
wb_dma_ch_rf/assign_13_ch_txsz_we 1.803301 2.996395 0.028856 -1.015472 -0.684666 0.989506 3.165367 0.329955 0.358010 -1.735809 -1.588331 1.520539 -3.065677 2.097725 -2.572165 0.096002 -4.113474 2.069229 -2.385175 -0.311162
wb_dma_ch_sel/assign_130_req_p0 0.564837 3.204130 -0.151760 -1.314482 -1.085663 -0.498067 0.651262 -0.008832 -1.185150 -0.211193 -0.738676 3.535108 2.032345 -0.161871 3.983145 1.396188 -1.588873 3.878387 -3.481561 1.953221
wb_dma_ch_arb/always_1/if_1/stmt_2 2.820684 3.800219 1.620530 -0.356692 1.030740 3.243619 -3.024740 -1.210023 2.011139 -0.391134 -1.843394 -0.234980 1.078614 1.631764 1.551640 -4.782160 -0.555042 -4.157327 -2.602979 1.703282
wb_dma_ch_sel/assign_106_valid -0.469928 0.873829 -0.883582 0.716691 1.665090 -1.096576 3.901248 -0.603057 -0.405147 -2.031190 -1.145003 0.752285 2.731258 0.233652 -2.390845 -2.206970 -0.098436 1.595325 0.855864 0.409323
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.244234 0.571866 -0.670623 -0.266501 0.349218 -1.656925 1.745968 0.275275 -1.325563 -0.578336 0.627760 1.705384 0.858175 -1.203274 -0.144108 3.150380 -0.470865 3.381293 0.338830 -0.517788
wb_dma_ch_rf/always_10/if_1/if_1/block_1 -1.153951 0.855424 -0.800980 1.950084 1.654882 0.971613 2.847437 -1.707973 -1.003524 -0.844548 -2.686290 1.392901 3.633487 1.074135 -0.383537 -1.890786 -0.529844 -2.794760 0.106393 1.060612
wb_dma_ch_rf/always_11/if_1/if_1 -0.114856 3.304840 -0.194173 -0.635225 -0.151719 1.087808 2.334581 -1.232089 -2.135174 -0.544091 -1.927622 2.763780 1.404755 -0.244193 1.615957 1.953187 -0.370735 -1.603763 -2.149687 2.273634
wb_dma_wb_if/wire_slv_adr 1.675883 -1.306680 2.352826 -1.356971 3.894181 3.638028 -2.338933 -4.026041 -1.156616 0.643721 1.953147 1.163121 0.565205 -0.227218 4.191565 4.064920 1.234309 2.993449 -0.516808 -2.457511
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -2.489753 -0.552192 0.396754 0.268330 -1.213227 -0.784996 2.476545 -0.837683 0.225190 -1.489234 0.243827 -0.076423 0.284941 -1.315521 2.051026 -0.054481 1.010355 0.552225 1.073333 0.463522
wb_dma_ch_sel/input_ch1_csr 2.112216 -2.468745 0.221108 -1.903702 0.619516 -1.118528 0.498561 -3.260077 0.316012 -0.700316 0.006897 0.475087 -3.219416 -0.849373 2.784587 -1.831955 3.209228 4.299290 -1.806575 -0.738177
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.097759 0.387205 -0.224596 -0.248746 0.416216 0.899013 -0.734036 -1.274825 -1.301335 1.029484 -0.066708 0.998415 -0.594864 -0.655810 1.002040 3.133290 0.635339 -2.238188 -0.288526 -0.357067
wb_dma/wire_pt1_sel_i -1.419163 -1.530263 2.450598 2.121106 -4.657937 2.875194 -0.869983 -0.227815 1.096385 -2.226290 -2.762133 0.751974 -2.813059 -0.869530 5.781148 -1.404169 -2.371265 0.658498 -0.579955 -1.306429
wb_dma_ch_sel/always_47/case_1/stmt_1 1.775221 0.902385 -1.407532 2.298957 1.564882 -0.536200 1.363393 0.109381 1.074538 0.255356 0.748551 0.387660 -1.165316 0.559616 -0.577573 -0.766511 0.390140 -0.447557 0.396817 2.219749
wb_dma/wire_pt1_sel_o 1.832940 2.167580 0.116880 -3.572472 -0.551936 1.342757 -2.815270 -2.955178 -2.020941 0.760802 -0.994780 0.681781 -3.444770 -0.674103 -0.308757 1.735442 4.539111 -0.061497 -2.438096 -0.983795
wb_dma_ch_sel/assign_127_req_p0/expr_1 -0.025562 3.073473 -0.040382 -0.408327 -0.512249 0.219701 3.203921 -0.108059 -0.979712 -1.592015 -1.911085 1.965718 2.175605 0.387254 0.765283 -1.141722 -1.027481 0.720447 -1.968753 2.729536
wb_dma_ch_pri_enc/inst_u16 -0.721241 -0.613359 0.119717 1.112447 1.230436 1.446756 0.195976 -0.990829 -0.549191 0.059941 -1.388683 0.353328 -0.715603 0.649574 -0.818524 1.328257 -0.390118 -4.038195 0.594739 -0.953798
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 -0.741544 -0.666800 0.097894 1.085096 1.286734 1.434255 0.226877 -1.036896 -0.558091 0.061507 -1.369157 0.353663 -0.652950 0.653681 -0.733478 1.294814 -0.301803 -3.898606 0.589389 -0.922280
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 0.932274 0.780856 0.417728 -1.947400 -0.116516 -0.499613 -2.333115 1.817764 0.665090 1.913715 1.349466 -0.374734 -0.078666 2.522668 0.408555 1.290282 -2.424240 -0.416278 -2.743181 0.940847
wb_dma_ch_sel/always_48/case_1 2.813371 3.738684 1.691908 -0.597755 0.985774 3.171353 -3.159328 -1.159628 1.974659 -0.354404 -1.875140 -0.233174 1.291229 1.687226 1.483157 -4.919175 -0.407171 -4.082573 -2.685304 1.714953
wb_dma_ch_sel/input_ch7_csr 1.872846 -0.286967 1.169904 -3.918436 -0.051121 -0.038593 -0.828925 -2.463931 0.104376 -0.479324 0.261201 -0.658137 -2.668982 -0.321689 1.063758 -1.988250 3.215379 2.528727 -2.504270 -0.339738
assert_wb_dma_rf/input_ch0_txsz 1.810865 -0.941751 -0.044592 -1.304995 0.346928 -0.116781 -1.416265 -0.343044 0.243832 0.223740 0.191614 1.070130 -2.129633 2.297984 -1.105840 1.873002 -0.764147 0.782356 -0.821162 -1.584648
assert_wb_dma_rf 4.613497 -0.797812 0.227561 -2.240842 0.851329 0.095862 -3.293559 -1.103848 -0.186953 -0.227438 0.211666 1.632714 -2.732527 1.763589 -1.340619 2.245300 0.916293 0.118836 -1.294374 -1.773785
wb_dma_ch_rf/reg_ch_am0_r -2.428732 -0.553793 0.402532 0.237095 -1.178833 -0.771449 2.493795 -0.801891 0.225935 -1.491503 0.244246 -0.083734 0.264655 -1.275535 1.967028 -0.074316 0.981999 0.557545 1.099373 0.407896
wb_dma_ch_rf/always_4/if_1 2.262502 -0.141720 1.883998 -5.216115 -0.585250 0.638852 -2.341809 -1.469787 -0.277865 -0.579719 1.013447 -2.836940 -4.510226 -0.351991 -1.826531 -0.143644 3.383168 2.695461 -1.343481 -1.930751
wb_dma_de/always_4/if_1/if_1/stmt_1 -0.215288 2.235338 -0.109942 -0.297168 0.782355 -0.577494 4.540274 0.082631 -0.905061 -2.635976 -1.763221 1.692638 0.742082 0.334530 -2.023726 -0.218970 -1.092844 1.240115 -0.560662 1.025565
wb_dma_de/always_14/stmt_1/expr_1 -1.201594 0.735990 -0.770976 1.990020 1.719736 1.035992 2.752259 -1.735873 -0.984312 -0.840785 -2.654496 1.332453 3.712706 1.071608 -0.405691 -1.915780 -0.480738 -2.881277 0.185243 0.991653
wb_dma_de/wire_use_ed -2.236989 -0.270701 5.007860 0.427706 2.500836 1.464462 8.039875 -1.116352 0.120832 -7.426162 -1.755847 0.548901 3.284655 -1.093323 3.160542 -2.313738 0.412074 0.391491 0.994497 3.397820
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond 2.469964 2.852512 -0.926259 -2.579436 1.486022 0.740567 -2.151169 -3.763048 -0.976472 0.947800 1.706706 -1.140271 0.992111 -2.264171 -0.707416 2.901977 0.610834 -0.563933 0.216758 -3.159374
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.812515 -0.654786 0.060255 1.212866 1.195108 1.362019 0.284486 -0.897447 -0.577633 0.033810 -1.412485 0.399915 -0.672726 0.672392 -0.836457 1.331899 -0.411375 -3.997435 0.657801 -0.900606
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.407820 1.508709 -0.917443 0.917437 0.428594 -0.340499 2.712416 -0.765379 -0.463909 -1.022850 -1.429152 1.093351 4.339907 0.503722 0.371856 -3.271516 -0.268193 1.026493 -0.532089 2.018858
wb_dma_ch_sel/always_7/stmt_1/expr_1 -0.313636 -1.611512 0.327148 1.508636 -2.001497 1.222774 0.592266 -0.023723 0.782588 -1.563768 -2.665306 -0.719610 -2.582301 1.049881 -1.262493 -2.741710 -2.011497 -0.826934 0.256586 -2.017103
wb_dma_ch_sel/input_nd_i -0.005505 2.992301 -0.018713 -0.439623 -0.500334 0.180542 3.137247 -0.055502 -0.920972 -1.541724 -1.850584 1.896275 2.083810 0.385763 0.721801 -1.146016 -0.960859 0.688939 -1.944288 2.683899
wb_dma_ch_rf/reg_ch_rl 0.054529 -1.294214 -1.212153 -0.060852 1.387172 -1.965639 -0.056012 -0.663305 -0.161420 0.477184 1.989804 -0.591940 0.889584 -1.385997 -1.461237 0.630458 1.674947 2.839556 2.018350 -1.767766
wb_dma_de/reg_paused 0.483439 -0.527327 -0.935697 -0.098716 -0.131892 0.085760 -0.278269 -1.743166 -1.658737 1.176681 0.940081 -2.482466 -1.349017 -0.750344 0.035520 2.312273 0.339666 0.363165 -0.228691 -1.083811
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 0.086830 1.872354 -0.231058 -0.590021 -1.798052 0.835627 3.293958 -1.255604 -1.962037 -2.211941 -2.975920 2.305751 -2.532683 -0.699509 -0.720094 1.927472 -1.478789 0.233638 -1.313833 -0.903421
wb_dma_wb_if/wire_mast_drdy -1.057680 -1.139102 -2.137328 -0.798252 -3.709957 0.372663 2.598253 -2.923177 -1.019452 -0.022751 -3.978507 -0.929808 -0.599007 2.220178 -0.759411 -5.149380 -1.885628 -0.786915 -2.746964 -0.948696
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 -0.482276 -1.577104 -0.886171 1.409789 1.001328 -0.577850 -0.463950 -0.623669 0.510341 0.586274 0.439016 -0.852275 2.339115 0.081813 -0.385449 -2.082181 0.687015 0.294987 1.516277 -0.721493
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 -0.309165 -1.622041 0.339914 1.485295 -2.127966 1.233548 0.577238 -0.007431 0.809274 -1.539130 -2.702706 -0.677133 -2.663379 1.044273 -1.193429 -2.729857 -2.075871 -0.757010 0.216375 -1.998736
wb_dma_ch_sel/assign_100_valid/expr_1 1.387970 1.592638 -0.953008 -3.015263 2.245510 0.098395 1.491931 -2.304077 1.220687 2.047841 2.528171 -0.102194 0.932735 3.432074 0.110439 -4.510942 1.628135 4.151808 -3.144195 3.131974
wb_dma_wb_if/inst_u1 2.889080 0.696261 1.433002 -5.545259 -0.645633 2.105129 -3.781689 -3.857685 -0.502342 0.536086 1.184141 -1.259665 -2.297965 -0.316489 1.166429 0.773127 3.075870 0.538624 -2.248595 -1.859117
wb_dma_wb_if/inst_u0 4.964071 -1.528780 0.670713 -5.798618 -2.956797 -0.512868 -2.883262 -3.976384 -2.197665 -0.798624 -0.922815 -2.402149 0.014170 -0.263734 1.278799 -0.097623 -0.462381 0.634856 -4.554147 -3.089889
wb_dma_ch_sel 2.157416 1.748421 0.049461 -3.981000 0.855286 -0.019033 -1.420679 -3.928336 -0.218250 0.236790 1.317825 -1.593455 -0.882778 -2.038127 0.658053 -0.062162 2.464287 1.674968 -1.376232 -2.065202
wb_dma_rf/input_de_csr_we -0.460004 -0.547067 3.556895 0.624442 -2.838676 1.933549 3.853604 -0.767108 0.606855 -6.796656 -4.678980 -0.548657 -1.006057 -0.468314 1.312901 -3.310612 -2.911825 -1.722314 -0.115572 -0.854847
wb_dma_rf/wire_ch0_adr0 -1.338898 -2.257476 1.063455 0.194352 3.363929 0.056826 2.406819 -2.168763 0.898525 -0.430424 2.088651 0.519771 2.781026 -0.273099 2.735106 -3.052563 3.880019 4.377540 1.236352 1.577256
wb_dma_rf/wire_ch0_adr1 2.511647 -1.439708 -0.448114 -2.235121 0.307305 -0.812970 -2.969375 -0.573416 -0.248068 1.327453 0.595525 1.281432 -1.178016 3.335861 -0.033567 2.600645 -1.544098 1.314749 -2.397177 -1.733643
wb_dma_de/always_9/stmt_1/expr_1 0.830689 2.497059 -0.312917 -1.670727 -3.080557 -0.534213 3.131071 -0.364771 -1.442255 -2.343238 -1.645546 1.980128 -1.845163 -1.389957 0.103215 0.629198 -1.140593 4.251039 -1.957955 0.028489
wb_dma_ch_sel/always_42/case_1/cond 1.587103 0.458829 0.541549 -1.289477 -0.231151 0.034070 1.457747 -2.270610 -0.602352 -3.357280 -1.670390 -1.170867 -1.730243 -2.845454 -2.783404 -0.509584 1.386931 -1.425891 1.429501 -2.827570
wb_dma_wb_slv/input_wb_cyc_i 1.480245 0.520421 0.790666 -3.040327 -3.823201 1.517576 -4.918008 -1.651465 -1.969209 0.362971 -1.566173 1.861927 0.833645 -1.136941 3.812493 -0.346616 0.647074 4.252466 -3.339889 -2.134667
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 0.621643 0.715046 2.641722 -1.474214 1.364487 0.473949 0.325869 1.371298 2.038449 -2.427036 0.020842 -2.948288 -1.102725 0.464648 -3.012627 -1.205128 -1.152780 -3.880317 0.698908 -0.399187
wb_dma_de/reg_tsz_cnt 1.831354 3.321018 -0.263312 -1.404865 -0.309200 1.784463 2.306180 -0.878329 -0.725982 -0.660647 -1.531204 2.296062 -3.682786 1.592917 -1.658118 2.857807 -3.443092 0.049839 -2.746235 -0.639987
wb_dma_ch_sel/reg_ndr -0.121665 3.020564 -0.093838 -0.261145 -0.525529 0.188401 3.331114 -0.016929 -1.013734 -1.621562 -1.948364 2.078938 2.321477 0.433042 0.810354 -1.120779 -1.157527 0.731051 -1.962833 2.766278
wb_dma_de/assign_83_wr_ack/expr_1 0.145621 1.943596 -0.225043 -0.653874 -1.753328 0.866809 3.218652 -1.374987 -2.007095 -2.173228 -2.935941 2.378890 -2.512293 -0.752944 -0.674822 2.050377 -1.393254 0.207085 -1.410672 -0.842358
wb_dma_de/reg_de_txsz_we -0.839880 -0.140274 -0.824412 0.700687 -2.665756 -1.059140 2.853697 -0.042020 -1.652897 -1.654926 -1.428208 2.581489 -0.136443 -0.938758 1.551692 2.106012 -2.891065 5.302902 -0.664332 -1.454088
wb_dma_ch_rf/reg_pointer_sr 1.471328 -0.343181 0.788166 -2.864533 -0.837280 -0.014629 -2.524204 -0.417026 0.562867 -0.231159 0.560789 -0.039125 -1.479859 0.315620 -0.350242 -0.581981 1.460319 0.959654 -0.514984 -0.922981
wb_dma_rf/input_de_adr1_we 0.758199 -0.841592 -0.510771 -0.651793 -0.026588 -0.833711 -1.820022 0.001555 -0.325746 1.384671 0.450426 0.500529 1.151360 1.649175 1.311284 0.758122 -1.348979 0.732941 -1.758345 -0.119397
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -0.012275 3.633300 2.995529 0.692525 -0.025143 3.293531 4.123808 -1.008445 0.552117 -3.287986 0.462378 1.051797 -1.929747 -1.614380 3.921420 1.075078 0.234532 -0.272780 -0.422064 3.893221
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.740983 -0.617096 0.101518 1.038696 1.242133 1.415558 0.217762 -1.016094 -0.609613 0.081794 -1.330433 0.408594 -0.730413 0.640318 -0.781308 1.452995 -0.302759 -3.960572 0.589929 -0.979556
wb_dma_ch_sel/always_43/case_1/cond 1.750761 3.287246 -0.205352 -1.308200 -0.436796 1.834651 2.377182 -0.777364 -0.703744 -0.749942 -1.726482 2.323690 -3.750798 1.650705 -1.701251 2.784658 -3.608801 -0.026847 -2.788642 -0.669264
wb_dma_ch_rf/reg_ch_adr0_r 0.045871 0.300402 1.570201 -2.934452 2.639153 1.434118 -1.027979 -2.856108 -0.040198 0.207066 2.426982 -0.574647 3.169103 -1.175158 0.506312 -3.003697 6.084894 2.254669 0.868570 0.840974
wb_dma_ch_pri_enc/input_valid -0.065195 0.351211 -0.176170 -0.275121 0.333855 0.926711 -0.848291 -1.233605 -1.255170 1.003949 -0.058477 0.890948 -0.704396 -0.675246 0.911363 3.221259 0.607999 -2.263661 -0.278722 -0.414201
wb_dma_ch_pri_enc/reg_pri_out1 -0.771509 -0.648018 0.088711 1.190082 1.261602 1.433292 0.257613 -0.937527 -0.557676 0.041194 -1.427935 0.372633 -0.676541 0.689019 -0.858194 1.323277 -0.423201 -4.054116 0.612990 -0.925812
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -0.457498 -1.559808 -1.647552 -2.806955 -2.694682 -1.397212 0.920434 -1.526197 -0.167609 1.295792 -0.460819 -2.209859 -1.499264 1.752122 -0.766002 -3.170142 -0.623140 1.239251 -2.557695 -0.600045
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -0.506186 -1.580675 -0.917261 1.435592 1.035009 -0.581987 -0.448118 -0.673936 0.518765 0.622543 0.399718 -0.884926 2.358651 0.121018 -0.401631 -2.181159 0.705869 0.311030 1.517719 -0.737918
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 1.050633 -0.005692 1.494792 -1.340353 0.580389 -0.316953 -0.004085 -0.521994 0.469241 -2.203022 0.242033 -1.669224 -0.036549 -1.777814 -0.689470 -0.174682 0.923250 -1.207962 1.042105 -0.930542
wb_dma_ch_arb/always_2/block_1/case_1/if_2 -0.501728 1.544000 1.365918 -2.427606 1.068496 2.261319 -2.547438 1.015895 -0.328529 1.455442 -0.874934 0.044719 -1.262240 1.893070 -2.783922 1.272927 0.209825 -5.191726 -1.271031 -0.267944
wb_dma_ch_sel/input_req_i 1.854408 -2.807291 0.053789 1.866607 1.055817 0.945854 0.218623 -2.552522 1.676110 -2.365930 -1.542307 -1.931848 -0.477070 0.509284 -2.244833 -3.987599 -1.431045 -0.536125 2.147503 -4.250281
wb_dma_rf/assign_4_dma_abort/expr_1 -1.272339 0.800363 -0.855730 2.152157 1.717753 0.981951 2.862808 -1.603392 -1.017501 -0.846870 -2.714202 1.525211 3.802447 1.111026 -0.284266 -1.712730 -0.719861 -2.864803 0.179551 1.004087
wb_dma_rf/always_1/case_1/stmt_8 0.982235 0.874836 0.857808 -1.143408 2.362869 0.496493 2.638700 -0.472661 -1.770903 -0.813755 1.807494 0.485860 1.693056 -1.287383 -0.324100 1.955933 1.865120 1.904907 0.265075 2.283687
wb_dma_ch_rf/wire_ptr_inv 0.241587 1.765352 0.978865 -1.457203 -0.190558 0.343918 -0.797807 1.984759 1.125572 0.680746 1.048272 -0.951211 -1.337040 1.013024 -0.897088 0.620407 -1.127459 -1.286098 -1.118848 1.179825
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -1.764207 -0.667150 -0.104555 1.999687 1.270400 1.309073 1.824086 -1.061321 -1.015795 -0.377750 -2.086098 1.517370 1.026153 1.256755 0.394793 1.358705 -1.727743 -3.096337 0.254054 -0.353508
wb_dma_ch_sel/assign_138_req_p0 0.232040 -0.126984 -1.431918 0.217427 1.671942 -1.974754 2.117504 -0.534565 -0.758814 -0.643280 -0.775791 1.206023 3.743476 1.823299 -1.224824 -1.298008 -1.587643 2.277072 -0.740371 -0.001659
wb_dma_rf/always_1/case_1/stmt_1 0.462902 -0.526679 -0.927564 -0.081055 -0.144327 0.050318 -0.354408 -1.606940 -1.713836 1.208640 0.952198 -2.488092 -1.338343 -0.766987 -0.042041 2.411026 0.316034 0.289539 -0.217553 -1.076326
wb_dma_rf/always_1/case_1/stmt_6 0.593148 1.651267 0.952992 -3.192682 0.865674 1.950257 -3.472803 -0.983104 -0.993798 2.005801 3.276559 1.400092 3.758381 -3.213052 2.942231 2.966857 0.307986 0.894363 0.188430 -0.572677
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.168381 1.671936 -0.586606 0.994937 -0.641796 0.285300 -0.399652 -0.514531 -0.117805 0.529878 -1.622065 2.310058 5.083889 1.204221 4.431325 -3.058789 -1.618665 1.798330 -2.572767 2.272734
wb_dma_ch_sel/always_43/case_1 1.885013 3.234349 -0.197836 -1.367764 -0.419777 1.873664 2.193422 -0.863080 -0.728158 -0.757061 -1.586503 2.220984 -3.908498 1.548912 -1.754210 2.828267 -3.471564 -0.023414 -2.707919 -0.799626
wb_dma_ch_sel/assign_9_pri2 -0.692452 -0.988330 0.279696 1.435956 0.908140 0.544284 1.033887 0.247678 0.647629 -0.938977 -1.350967 -0.531093 -0.015876 1.339981 -1.763977 -1.743234 -1.025807 -1.887110 0.911816 -0.577786
wb_dma_pri_enc_sub/always_1/case_1 -0.779152 -0.629942 0.065858 1.142501 1.249295 1.387572 0.232865 -0.969682 -0.582129 0.065367 -1.375403 0.406261 -0.653588 0.649859 -0.757617 1.358195 -0.339730 -3.975295 0.609707 -0.884271
wb_dma_rf/always_2/if_1 2.211751 -0.925406 0.223651 -1.489670 3.884929 -0.634008 0.863983 -3.561661 -2.504649 -2.475307 0.539008 -1.189688 2.514614 -1.614534 -2.276953 3.683371 0.979636 -0.825948 1.943502 -2.867558
wb_dma/wire_dma_abort -1.184635 0.791948 -0.728068 1.895684 1.720562 1.033983 2.619040 -1.667727 -1.007713 -0.789542 -2.576578 1.373704 3.536797 1.037458 -0.354831 -1.614808 -0.462537 -2.934560 0.122733 0.950733
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 0.753339 -3.031461 -1.486114 3.474150 0.393487 1.308689 0.210621 -1.976860 1.340021 -0.313332 -2.026832 -0.425577 -0.584880 2.377854 -1.860762 -4.107306 -2.491606 0.404996 1.300181 -3.509771
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.752163 -0.482461 0.665695 -0.584004 0.883063 1.113013 -1.083822 0.411525 -0.106427 -0.233419 -1.965239 0.016812 0.526259 1.588203 -3.011007 -2.372447 0.684039 -2.143431 0.217118 -1.024597
wb_dma_wb_if/input_wb_stb_i -1.461954 -2.108284 -1.835222 2.652984 0.955864 -1.715111 0.491490 -0.355368 -0.942227 1.122119 -0.629144 1.989125 7.078575 2.451298 2.959092 -0.869560 -3.275214 2.720098 -0.716545 0.146551
wb_dma_rf/input_de_txsz 0.849747 2.504270 -0.348216 -1.564197 -2.943600 -0.443165 3.134963 -0.478237 -1.415019 -2.315189 -1.706811 1.979230 -1.773753 -1.333829 0.097114 0.569045 -1.179416 4.081379 -1.960059 0.004015
wb_dma_ch_pri_enc/wire_pri3_out -0.813192 -0.671448 0.088738 1.257994 1.243177 1.393450 0.351510 -0.926556 -0.555411 0.002031 -1.466679 0.343908 -0.677162 0.737287 -0.924372 1.311432 -0.451824 -4.135859 0.683841 -0.961322
wb_dma_ch_sel/wire_gnt_p1 -0.055526 0.326931 -0.173399 -0.307565 0.342489 0.905192 -0.814527 -1.208270 -1.246923 1.017007 -0.069409 0.934527 -0.661195 -0.684816 0.957472 3.136663 0.637668 -2.256708 -0.265651 -0.397944
wb_dma_ch_sel/wire_gnt_p0 2.922924 3.399235 1.923276 -0.305830 0.568085 2.502048 -2.715169 0.116280 3.097121 -1.203951 -1.821391 -1.039233 1.532154 2.426044 0.570260 -7.399067 -1.354077 -2.298434 -2.542117 1.887885
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.145266 1.712723 -0.650258 1.128074 -0.616462 0.311903 -0.417364 -0.519346 -0.119916 0.554179 -1.686827 2.385848 5.265616 1.253412 4.511182 -3.149455 -1.678462 1.780461 -2.660007 2.359241
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 0.407510 -0.625169 -0.946174 -0.056646 -0.188995 0.043615 -0.353079 -1.651263 -1.718153 1.269977 0.952062 -2.546146 -1.372645 -0.696131 0.036540 2.412198 0.305223 0.294924 -0.228086 -1.049955
wb_dma/input_wb0_err_i -1.176516 0.893695 -0.811054 2.007151 1.690248 0.964042 2.823469 -1.566623 -0.984825 -0.861915 -2.668362 1.386921 3.680637 1.045462 -0.453837 -1.851182 -0.516409 -2.933451 0.176703 1.145276
wb_dma_ch_sel/always_44/case_1/stmt_4 1.821107 2.940643 0.332601 -3.326449 -0.497639 1.409631 -3.554646 -0.855749 -0.932925 0.633220 0.272024 -1.175979 0.640613 -0.895657 -2.658515 -0.486102 2.564958 -2.272108 -0.421808 -0.683535
wb_dma_ch_sel/always_44/case_1/stmt_1 -0.945183 -3.810791 1.134343 0.830283 4.870816 1.032900 -0.552220 -1.510750 1.524340 1.043590 1.371048 -0.296943 4.132600 2.565997 1.121177 -4.741936 1.514984 3.520005 0.904224 -0.364712
wb_dma_wb_mast/wire_wb_data_o -0.854820 -2.617893 1.900951 1.098304 -3.833559 1.651573 0.198389 -0.559861 0.518770 -2.471512 -2.125945 -0.260840 -3.156863 -0.178408 2.907423 -0.693004 -2.166319 0.452463 -0.137621 -2.080462
wb_dma_de/always_6/if_1/if_1/stmt_1 0.833029 4.366445 0.385794 -3.039898 -2.682045 0.592718 1.692622 0.505987 -1.479229 -0.648995 -0.748608 1.880082 -3.440214 -0.874051 0.082341 3.996421 -1.770611 0.621936 -3.175295 0.885434
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.035016 0.314032 -0.206508 -0.306297 0.347872 0.828696 -0.812947 -1.193171 -1.219037 1.020714 -0.031959 0.888582 -0.641257 -0.639332 0.952551 2.991558 0.623740 -2.068238 -0.294195 -0.389865
wb_dma_ch_sel/always_38/case_1/cond 3.522950 0.422296 -3.441185 2.424142 1.755841 -0.311301 1.764819 -2.997415 -0.594718 0.786260 -0.887907 3.008974 -0.643384 2.431949 -0.318895 0.423233 -2.325169 1.592232 -1.610864 -0.392535
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 1.234910 -1.490612 -0.612724 2.044247 -0.632239 1.824153 0.622820 -1.448024 0.803074 -0.864495 -2.485022 0.414028 -2.844144 2.240855 -1.414764 -2.028635 -3.149275 0.199103 -0.217376 -2.827815
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 0.945846 2.657281 -0.300942 -1.781574 -2.913927 -0.486040 3.073825 -0.424322 -1.376856 -2.317526 -1.628499 1.902800 -1.782050 -1.307336 0.068299 0.465676 -0.951429 4.073261 -2.046576 0.210697
wb_dma_de/assign_4_use_ed -2.212804 -0.334057 5.134763 0.254948 2.383183 1.485278 7.797178 -1.220875 0.159899 -7.320319 -1.570210 0.454329 3.153160 -1.229218 3.446038 -2.203721 0.587929 0.428833 0.979479 3.314374
assert_wb_dma_wb_if/assert_a_wb_stb 1.447035 1.645782 0.364219 -2.822464 -0.908718 0.864545 -2.463968 -1.684716 -1.169783 0.206602 -0.763609 -0.058036 -2.947225 -0.549381 -0.753868 0.167323 3.779607 1.193307 -1.832579 -0.973147
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 0.514708 3.205166 -0.386963 -1.897381 -0.157085 -1.212990 3.504149 -0.149776 -1.603990 -1.686625 -0.250908 2.197021 0.739806 -1.165052 -0.319863 1.701142 -0.006966 3.304781 -1.410907 1.513341
wb_dma_ch_sel/assign_132_req_p0 -0.462301 2.610113 0.605886 -1.934664 0.551079 0.211195 -1.713868 1.866981 0.196712 0.786807 -1.122708 1.603401 3.185694 2.336596 -0.439248 -2.180733 -1.213264 0.740645 -2.612577 1.219359
wb_dma_ch_rf/always_25/if_1 4.725216 0.457966 -1.114249 1.156920 1.868072 -0.532578 -0.917982 -0.417471 0.548008 -0.023171 0.735804 0.879732 -2.062488 0.447319 -1.104158 -0.091267 1.824366 -1.044024 -0.165232 1.709298
wb_dma_de/wire_rd_ack 0.182032 1.905046 -0.255406 -0.634712 -1.751349 0.816836 3.151917 -1.327784 -1.952475 -2.146472 -2.858758 2.283776 -2.471092 -0.749193 -0.645198 1.979430 -1.307128 0.291237 -1.326511 -0.814871
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.532864 1.437986 -0.895077 1.044064 0.464799 -0.376862 2.726047 -0.648038 -0.420064 -0.977854 -1.483761 1.056116 4.451374 0.525099 0.360962 -3.317938 -0.282974 0.953507 -0.427052 2.014017
wb_dma/wire_slv0_adr 2.025192 -0.925622 2.448630 -2.278241 4.571118 3.467065 -2.540904 -4.489866 -0.795314 0.722640 2.719738 1.701696 0.357542 -0.378986 4.295931 4.412770 1.232406 4.209671 -0.668612 -3.090615
wb_dma_rf/input_dma_busy 2.437841 3.827163 -0.324491 -3.848511 2.075112 -0.381027 -1.626573 -2.350353 0.140410 -0.171428 2.321944 1.136095 1.093789 -3.038896 -1.816139 3.060414 1.153905 1.073283 1.019223 -3.270468
wb_dma_ch_sel/assign_96_valid/expr_1 1.316118 -1.248233 -1.087301 -0.979835 3.508309 -1.003052 4.224774 -4.322772 0.902653 0.244559 1.627393 0.667379 0.205294 1.413405 2.764917 -3.111228 2.099333 3.978424 -1.926411 2.340729
wb_dma_ch_sel/always_4/stmt_1 3.563359 0.404682 -3.571917 2.473963 1.731735 -0.401046 1.877004 -2.913066 -0.618056 0.769886 -0.895469 2.900640 -0.853576 2.379237 -0.636724 0.411589 -2.291097 1.649158 -1.515715 -0.449336
wb_dma_rf/wire_pointer2_s 1.408808 -0.376849 0.714516 -2.746428 -0.813295 -0.116707 -2.478098 -0.248840 0.599392 -0.161731 0.546118 -0.035741 -1.459687 0.344690 -0.409709 -0.640135 1.435587 0.980256 -0.478839 -0.757379
wb_dma_de/reg_chunk_dec -0.138168 2.650314 -0.272481 -0.825742 1.133565 0.295463 3.705448 -1.194743 -2.178021 -1.648352 -1.667698 2.543438 -0.078662 -0.507818 -1.231943 3.017333 -0.303095 -0.831371 -0.826445 0.547655
wb_dma_de/reg_chunk_cnt_is_0_r -0.200188 2.254813 -0.124545 -0.333394 0.845603 -0.651372 4.545813 0.000760 -0.951724 -2.592831 -1.640401 1.734752 0.780233 0.269442 -1.997194 -0.079242 -1.038281 1.390882 -0.506131 0.990940
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.036849 0.360500 -0.144467 -0.361814 0.362411 0.931952 -0.856281 -1.258493 -1.259140 1.036494 -0.054872 0.911694 -0.664474 -0.654639 0.994551 3.100197 0.678594 -2.191963 -0.324303 -0.387789
wb_dma/wire_wb0_cyc_o -0.047184 0.306643 -0.172616 -0.303931 0.323135 0.875224 -0.810829 -1.225275 -1.242533 0.978539 -0.052897 0.914566 -0.695550 -0.658382 0.891733 3.113203 0.594696 -2.187007 -0.290432 -0.412095
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 -0.871257 -0.436266 0.658376 -0.595749 0.893715 1.066296 -1.157246 0.540000 -0.124181 -0.191334 -2.016594 0.049961 0.681922 1.618220 -3.093038 -2.466841 0.763435 -2.166175 0.222523 -0.944724
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 0.148259 2.460992 0.296563 -2.814877 -0.925242 1.685923 0.128310 -3.576901 1.648782 1.097438 1.187919 -1.806088 -0.583165 -0.766173 2.423358 -3.051709 1.435843 -1.152016 -1.814038 0.334539
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 0.426255 3.998791 2.855484 -2.366608 -0.167488 3.085523 -2.194016 -0.606625 1.076513 -1.772306 -2.027132 -0.527237 0.594247 -1.147873 0.018511 -3.215523 0.668575 -2.348790 -0.991747 -0.609214
wb_dma_ch_rf/always_23/if_1/block_1/if_1 0.969443 0.820416 0.407406 -1.944581 -0.143104 -0.465049 -2.352586 1.793814 0.703948 1.892216 1.373934 -0.423014 -0.163760 2.490722 0.367146 1.263076 -2.346709 -0.506824 -2.690295 0.918720
wb_dma_ch_rf/reg_ch_adr1_r 1.005837 0.891729 0.478038 -2.095599 -0.174688 -0.424574 -2.552795 1.893573 0.722227 1.960215 1.437117 -0.474219 -0.263000 2.443363 0.379026 1.354399 -2.334716 -0.531416 -2.708027 0.901502
wb_dma/input_wb0_cyc_i 0.756370 -0.800832 1.250521 -0.895222 -4.972489 2.017644 -3.750842 -0.611444 -0.994785 -0.082313 -1.531660 2.067866 3.140676 -1.959884 6.613593 -0.602341 -3.720302 3.008410 -2.540596 -2.007284
wb_dma_ch_sel/always_8/stmt_1 0.297212 -0.951582 1.730648 0.062428 1.456017 0.199577 1.090570 -0.302590 1.034675 -3.081284 -1.080621 -2.143233 0.009946 -0.442999 -2.358072 -1.828175 -0.127234 -2.948518 1.870999 -1.467300
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 0.736142 -1.538567 1.773948 0.049144 -1.407623 0.824636 0.548788 -0.620522 1.151632 -3.655763 -2.342712 -2.297161 -2.534699 -0.751117 -1.710307 -2.813924 -1.113353 -1.773660 1.166114 -2.860994
wb_dma_wb_slv 2.792081 0.631681 1.359968 -5.352004 -0.649896 2.159405 -4.045612 -3.834655 -0.645772 0.659550 0.886438 -1.379506 -2.248833 -0.080128 0.954837 0.651171 3.008821 0.666674 -2.352864 -2.082581
wb_dma_de/inst_u0 1.711060 2.433813 0.115918 -1.047725 1.717195 0.385943 -0.520276 -1.435156 1.597815 0.756835 2.115366 0.703335 -1.517992 -0.874307 0.987240 -2.653928 6.009415 0.857781 -0.050952 3.265400
wb_dma_de/inst_u1 1.347062 3.366775 0.177475 1.823472 0.502830 1.062741 -0.326187 1.978478 2.579920 1.013304 1.010421 0.432294 -2.003673 0.765425 1.615425 -0.917316 -0.905988 -1.367436 -1.072876 3.865324
wb_dma_pri_enc_sub/input_pri_in -0.732623 -0.623420 0.082350 1.106499 1.181201 1.351403 0.278780 -0.909313 -0.500050 0.016987 -1.380675 0.344459 -0.693681 0.682822 -0.823775 1.224313 -0.385801 -3.866403 0.613468 -0.904445
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.990302 -0.227814 -0.844890 0.848135 -2.452180 -1.092421 2.905411 -0.032189 -1.599735 -1.625763 -1.404135 2.571486 0.058877 -0.827794 1.502685 2.042354 -2.948103 5.218720 -0.561504 -1.438627
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 -0.697612 -0.378793 0.672396 -0.695575 0.825849 1.091645 -1.232880 0.444615 -0.120768 -0.179901 -1.949909 0.011979 0.545216 1.537273 -3.047628 -2.366087 0.790375 -2.171925 0.175687 -0.971279
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.248122 -0.071130 -1.341236 0.109185 1.630034 -1.906589 1.997800 -0.550691 -0.690851 -0.627324 -0.691014 1.130382 3.745872 1.826853 -1.229294 -1.398050 -1.449594 2.304600 -0.760862 0.035230
wb_dma_ch_sel/assign_101_valid/expr_1 1.366245 1.575235 -0.762576 -2.984117 2.193214 0.248139 1.536830 -2.169516 1.338730 1.980521 2.495491 -0.165737 0.629984 3.358457 0.164198 -4.580301 1.765930 4.058237 -3.119236 3.263331
wb_dma_de/reg_de_adr1_we 0.783225 -0.826232 -0.469321 -0.736802 -0.058964 -0.824584 -1.929301 0.016589 -0.345845 1.422510 0.494973 0.451717 1.099292 1.635177 1.304098 0.738606 -1.313425 0.773584 -1.800465 -0.179999
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 4.017849 0.348543 -1.811391 2.482749 1.854480 0.580365 1.409008 -3.313786 0.271993 -1.022316 -2.024195 1.281987 0.505639 2.089710 0.088424 -1.950090 -2.397640 -1.795448 -1.252705 -0.077391
wb_dma_ch_sel/always_46/case_1 -2.584099 -0.616573 0.383788 0.269944 -1.226311 -0.799448 2.603505 -0.820943 0.252201 -1.508185 0.261073 -0.053989 0.335727 -1.330986 2.141600 -0.118052 1.041837 0.647163 1.114263 0.536285
wb_dma_ch_rf/assign_11_ch_csr_we 1.127682 2.393792 1.258445 -4.074862 0.329818 2.347115 -0.156288 -3.559900 2.452592 0.144526 2.373539 1.050544 0.170408 -0.777422 3.373048 -3.672680 1.014383 1.315691 -1.577303 0.577668
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 0.836479 -0.415042 -0.322278 -1.242039 -2.504225 -0.732528 0.098604 -0.357374 -0.491106 -0.828095 0.139002 0.064325 -3.945240 -1.687594 -0.694394 1.655311 -0.167138 3.494806 -0.079650 -2.600025
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.795448 -0.382495 0.700100 -0.609598 0.851178 1.133483 -1.091355 0.507857 -0.074295 -0.219125 -2.045014 0.031472 0.618064 1.632891 -3.104195 -2.564756 0.701192 -2.182615 0.208825 -0.959036
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -0.036564 1.742058 -0.559025 0.904597 -0.503685 0.274536 -0.177759 -0.646528 -0.091014 0.390701 -1.607680 2.202469 4.978984 1.112636 4.179752 -3.142615 -1.372465 1.660087 -2.474046 2.314374
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.382111 1.561953 -0.902454 0.838634 0.435835 -0.364249 2.701810 -0.729929 -0.416661 -1.000266 -1.409286 1.050522 4.276142 0.451856 0.300707 -3.349560 -0.188587 0.923458 -0.478064 2.015586
wb_dma/wire_de_adr0_we -0.541485 -1.623064 -0.915324 1.507457 1.017114 -0.621643 -0.390650 -0.639176 0.522015 0.628391 0.394769 -0.890421 2.466017 0.132168 -0.410192 -2.186265 0.697573 0.281983 1.613855 -0.733964
wb_dma_wb_slv/wire_rf_sel 1.971015 -0.966500 -1.626436 -1.919018 -0.820924 -1.898844 -3.571389 -0.778394 -2.538289 1.693437 0.054387 0.009012 6.178169 -0.627448 0.057626 2.238772 -2.521096 1.522256 -1.222886 -3.259874
assert_wb_dma_wb_if 1.568217 1.703742 0.321409 -3.072019 -0.761367 0.741114 -2.631796 -1.710882 -1.213363 0.323399 -0.559104 -0.144063 -3.058652 -0.496503 -0.991982 0.286215 4.106111 1.303681 -1.806246 -0.929848
wb_dma_ch_sel/assign_120_valid -0.669794 0.775448 -0.976224 0.953122 1.717095 -1.201751 4.145917 -0.484181 -0.459070 -2.058637 -1.223988 0.858605 2.883226 0.274571 -2.439871 -2.094940 -0.318647 1.624931 0.959821 0.323051
wb_dma/wire_wb1s_data_o -0.885024 -2.536287 1.857229 1.147053 -3.958652 1.660300 0.128508 -0.483760 0.523697 -2.417311 -2.114948 -0.175187 -3.119595 -0.239441 2.969290 -0.738299 -2.201382 0.565015 -0.174397 -2.063400
wb_dma_de/wire_adr0_cnt_next1 1.789464 2.347274 0.022327 -0.940725 1.847362 0.411726 -0.522988 -1.528623 1.697165 0.791573 2.170957 0.684058 -1.560825 -0.826113 0.940069 -2.673289 5.971654 0.807176 -0.026231 3.269403
wb_dma/wire_pt0_sel_o -1.558118 -1.639811 2.458285 2.197866 -4.695433 2.853962 -0.770853 -0.196537 1.092932 -2.249803 -2.791657 0.717968 -2.746248 -0.860968 5.855224 -1.398821 -2.441157 0.584940 -0.581703 -1.233205
wb_dma/wire_pt0_sel_i 1.606182 2.121658 0.216260 -3.396018 -0.837716 1.570289 -2.931188 -2.931439 -2.063235 0.813159 -1.009924 0.799382 -3.413030 -0.874327 0.259598 1.929289 4.309130 -0.174810 -2.443474 -1.071363
wb_dma_ch_rf/always_11 -0.075790 3.356053 -0.195232 -0.662462 -0.203946 1.061263 2.332131 -1.219945 -2.170166 -0.560897 -1.908636 2.838900 1.496279 -0.259876 1.692313 2.011822 -0.404742 -1.439686 -2.230674 2.302991
wb_dma_ch_rf/always_10 -1.039553 0.941279 -0.759209 1.874879 1.669413 1.045801 2.843484 -1.724919 -0.973895 -0.957892 -2.734913 1.398836 3.540129 1.088816 -0.450132 -1.888090 -0.536509 -2.859458 0.064742 1.031466
wb_dma_ch_rf/always_17 1.677411 3.253573 -0.259394 -1.173901 -0.485937 1.740475 2.497883 -0.670922 -0.820278 -0.824054 -1.733907 2.323206 -3.863225 1.513324 -1.816410 3.064639 -3.640750 -0.144227 -2.634802 -0.692638
wb_dma_ch_rf/always_19 0.544519 0.259237 -0.317211 -1.467702 0.385444 -1.392240 0.461458 -0.072785 -0.619897 -0.147332 1.498378 0.263154 -1.399574 -1.465286 -1.124169 2.704399 0.958210 2.579136 0.525873 -1.090068
wb_dma_ch_rf/input_de_csr_we -0.262097 -0.263827 3.426813 0.304053 -2.628198 1.831277 3.627527 -0.752993 0.566356 -6.471348 -4.382734 -0.572345 -0.955019 -0.473688 1.135136 -3.297888 -2.620374 -1.679823 -0.232442 -0.730248
wb_dma_ch_sel/assign_147_req_p0 0.257242 -0.057573 -1.319090 0.023442 1.652654 -1.942814 2.036475 -0.594617 -0.688075 -0.624681 -0.642134 1.097060 3.727326 1.787064 -1.154300 -1.454679 -1.357006 2.350220 -0.803931 0.117521
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.091192 1.662247 -0.575973 0.950294 -0.477650 0.328893 -0.320877 -0.718132 -0.111484 0.427687 -1.560206 2.181639 5.145211 1.048751 4.282813 -3.229968 -1.334799 1.777299 -2.464196 2.228370
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -0.888626 0.333422 -0.410746 1.302617 -0.000951 -0.339685 1.439433 0.452592 -0.758824 -0.467479 -0.943331 1.518044 2.399433 0.299454 0.960872 0.422686 -1.576760 0.898140 -0.186477 0.672900
wb_dma_wb_if/wire_slv_dout -1.403720 -5.094383 1.892916 -2.719213 1.926843 2.377266 -0.724016 -3.867740 -0.812558 1.005554 1.701354 -1.583252 1.363245 3.516662 3.780303 -0.239092 -1.550600 6.200114 -1.836923 -2.905065
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 1.494095 -0.111519 -2.515895 0.814773 0.110880 1.048346 1.601550 -4.336479 -2.810253 0.522053 -1.013052 -0.104086 -1.899716 -0.232785 -0.953131 2.752711 -1.188827 1.792961 -0.591422 -3.288156
wb_dma/wire_pointer 0.611960 0.691407 2.600240 -1.356445 1.289020 0.509662 0.357723 1.526121 2.072880 -2.392914 -0.067836 -2.954441 -1.317996 0.553249 -3.109458 -1.106736 -1.317048 -4.069193 0.712983 -0.360445
wb_dma_de/assign_75_mast1_dout/expr_1 -0.882471 -2.459197 1.867965 1.123983 -3.829472 1.641744 0.335070 -0.529028 0.477282 -2.514327 -2.126913 -0.175509 -3.086519 -0.214883 2.942598 -0.646206 -2.183863 0.483046 -0.184774 -1.908937
wb_dma/wire_ch3_csr 2.104970 -2.512411 0.329651 -2.058341 0.385565 -1.104888 0.423099 -3.183606 0.248024 -0.777175 -0.096663 0.380632 -3.372052 -0.850576 2.875972 -1.860965 3.043689 4.288448 -2.032569 -0.782895
wb_dma_ch_rf/assign_27_ptr_inv 0.286672 1.698654 0.953354 -1.501699 -0.164505 0.323227 -0.773069 1.941305 1.061008 0.686660 1.072957 -0.934321 -1.407426 0.975258 -0.885713 0.632472 -1.137349 -1.273497 -1.138988 1.136047
wb_dma_de/reg_adr1_inc 0.775667 -0.783717 -0.518892 -0.650008 -0.033997 -0.805917 -1.794721 0.025852 -0.347775 1.357568 0.422605 0.454939 1.116109 1.585050 1.277843 0.714279 -1.340040 0.765693 -1.708926 -0.184027
wb_dma_ch_sel/input_ch6_csr 2.018024 -0.058006 1.095421 -3.939495 0.019301 -0.053959 -0.880964 -2.382483 -0.020222 -0.357949 0.279656 -0.521071 -2.474679 -0.344776 0.994447 -1.946260 3.211676 2.571530 -2.617403 -0.145696
wb_dma_de/input_mast0_err -1.223342 0.787922 -0.865115 2.160772 1.762615 1.037021 2.912000 -1.708865 -1.007220 -0.861096 -2.803823 1.449164 3.686872 1.121421 -0.417991 -1.829330 -0.637426 -3.088498 0.179244 1.022202
wb_dma_de/assign_68_de_txsz/expr_1 2.383126 2.482015 -1.187766 -1.105533 -1.586933 0.209236 2.993057 -1.833146 -1.345953 -1.578041 -1.546913 2.944962 -2.037282 -0.074015 -0.122875 1.075920 -2.203608 4.901011 -2.398967 -0.832101
wb_dma/wire_ch2_csr 2.154121 -2.459002 0.280531 -1.993485 0.424067 -1.094548 0.442189 -3.106034 0.287762 -0.785745 -0.040612 0.409969 -3.177810 -0.807543 2.880938 -1.924896 3.042959 4.285534 -1.962225 -0.606966
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 -0.746038 -0.665635 0.092770 1.144489 1.233667 1.349918 0.235614 -0.899231 -0.593403 0.079076 -1.346852 0.349434 -0.705146 0.616345 -0.815963 1.437656 -0.393947 -3.930358 0.624203 -0.944472
wb_dma_rf/input_ndnr -0.045690 3.032863 1.161064 -0.377094 -2.528794 1.660402 2.782264 1.744951 0.848450 -2.251637 -3.259242 0.363549 -1.632895 2.272394 -1.235178 -2.931962 -3.914600 -1.252836 -2.675209 1.754048
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 -0.802743 -0.412903 0.668080 -0.611386 0.878569 1.117430 -1.083146 0.458446 -0.139261 -0.286569 -2.017248 0.005920 0.570483 1.618989 -3.112136 -2.469822 0.692812 -2.181926 0.248577 -1.014030
wb_dma_de/always_19/stmt_1 2.489048 2.582768 -1.622697 3.063594 0.915170 1.046701 -1.809565 -1.347145 1.705750 0.992012 1.216036 -1.165235 1.247659 -1.227627 0.394320 -2.878297 1.642336 -1.950658 1.715626 1.510427
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -1.219916 -0.763602 -0.301734 0.887850 1.271074 -1.060029 3.066690 0.147554 -0.489252 -1.501581 -0.499415 0.917665 0.208689 0.345362 -1.736118 1.168954 -1.362649 1.646577 1.111250 -1.112993
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -3.351796 -1.814589 2.881737 2.275144 4.123398 1.210783 6.261203 -0.909993 1.123430 -3.099144 0.848983 1.121155 0.133093 1.979499 2.851113 1.755620 -1.768045 -0.262873 1.168355 1.921449
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.204428 0.153625 -1.346481 0.183178 1.551352 -1.877294 2.259402 -0.469749 -0.739303 -0.758374 -0.857127 1.253659 3.697805 1.731228 -1.212360 -1.461307 -1.463768 2.234710 -0.785971 0.244724
wb_dma_de/assign_78_mast0_go/expr_1 0.001372 0.368091 -0.188093 -0.382545 0.396187 0.892746 -0.833509 -1.256057 -1.236425 1.050023 0.002455 0.915285 -0.620079 -0.678258 1.000247 3.139349 0.679826 -2.157753 -0.315877 -0.368916
wb_dma/assign_6_pt1_sel_i -1.433992 -1.467052 2.427250 2.146399 -4.625382 2.906526 -0.899496 -0.203492 1.082618 -2.216498 -2.767027 0.761762 -2.723606 -0.909090 5.716565 -1.425920 -2.334591 0.540232 -0.530027 -1.273794
wb_dma/wire_mast1_adr 2.427146 2.564542 -1.640758 3.052095 0.819203 1.036388 -1.891441 -1.262732 1.723355 1.055276 1.241504 -1.141092 1.356333 -1.223388 0.532881 -3.004805 1.631374 -1.830761 1.640455 1.612303
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.062852 0.352070 -0.202507 -0.238493 0.374167 0.922327 -0.774439 -1.244503 -1.289781 0.994066 -0.083063 0.938902 -0.619574 -0.667849 0.927843 3.159261 0.618388 -2.241423 -0.284782 -0.393657
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond -1.134803 0.892736 -0.839843 2.026195 1.667806 1.081821 2.833586 -1.703599 -1.050242 -0.900820 -2.844377 1.467638 3.538679 1.076266 -0.507503 -1.703933 -0.616460 -3.114893 0.151356 0.963583
wb_dma_wb_slv/input_wb_stb_i -1.345770 -2.147339 -1.855487 2.596319 0.953286 -1.775158 0.446387 -0.401950 -0.986184 1.135267 -0.623809 2.097612 7.092879 2.479847 3.012672 -0.791472 -3.359495 2.812665 -0.822790 0.141349
wb_dma_de/reg_adr1_cnt 2.210216 2.637016 -0.268642 1.256266 0.585701 0.337829 -1.923109 1.861537 2.323258 2.199991 1.439300 0.879000 -1.250815 2.216207 2.705049 -0.131210 -2.052760 -0.834768 -2.614818 3.669390
wb_dma_ch_sel/always_42/case_1/stmt_4 0.795707 -1.671310 1.794686 0.070652 -1.436782 0.841931 0.627916 -0.732443 1.242337 -3.780066 -2.401287 -2.365946 -2.593344 -0.746552 -1.830290 -2.960757 -1.111362 -1.779012 1.207609 -3.019698
wb_dma_ch_sel/always_42/case_1/stmt_2 -0.343651 -1.226913 0.188920 1.145760 -1.732974 2.111987 -0.164546 -1.311950 -0.428637 -0.584746 -2.757849 0.186302 -3.327657 0.383303 -0.219598 0.346481 -1.420471 -2.889149 -0.119530 -2.430430
wb_dma_ch_sel/always_42/case_1/stmt_3 -0.342208 -1.576333 0.317039 1.552284 -1.996423 1.224088 0.613083 -0.019370 0.798299 -1.604867 -2.714879 -0.706801 -2.661689 1.056466 -1.324881 -2.700224 -2.049438 -0.966997 0.264571 -2.024105
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.499011 -0.866567 2.736697 -1.175097 -0.658795 0.366985 0.374561 -0.286797 -0.826340 -3.086376 -1.430509 1.154863 -0.732370 -3.203633 2.239831 -1.015609 3.076765 4.956929 0.110953 -0.952185
wb_dma_ch_rf/always_4/if_1/block_1/if_1 2.374786 0.117530 1.903049 -5.282864 -0.593651 0.719293 -2.503725 -1.378772 -0.311242 -0.526592 0.958162 -2.881326 -4.628385 -0.472138 -2.031310 -0.101086 3.477521 2.351788 -1.361968 -1.839958
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -2.034494 -1.497094 -0.292353 2.768764 2.007131 -0.918010 -0.019648 -0.305241 0.540677 0.982308 -0.316276 3.688702 6.088201 1.722255 6.475008 -1.534707 -2.629604 6.081514 -1.369472 0.430689
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.055672 0.301310 -0.196526 -0.267637 0.347620 0.833116 -0.804465 -1.156975 -1.219118 0.991741 -0.042037 0.849821 -0.692371 -0.667348 0.880101 3.067714 0.605312 -2.163649 -0.237696 -0.406058
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -3.887116 -1.012308 3.500566 3.169924 3.289400 2.494294 4.901292 -0.700872 1.690989 -2.775926 0.200859 1.968504 0.583939 1.232608 5.605009 0.956649 -1.847242 0.000912 0.864294 2.355680
wb_dma_ch_sel/always_3/stmt_1/expr_1 -0.125821 2.989303 1.219786 -0.354219 -2.448173 1.657234 2.772589 1.818960 0.873710 -2.246366 -3.259964 0.269455 -1.525849 2.346972 -1.297020 -3.050588 -3.954478 -1.369186 -2.658771 1.831220
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.761888 -0.411201 0.705196 -0.609806 0.847883 1.095081 -1.204173 0.530615 -0.038428 -0.183595 -1.906005 -0.054548 0.449644 1.580975 -3.027170 -2.366670 0.718032 -2.219305 0.249767 -0.976149
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond -0.702321 3.868715 0.614625 0.683979 -1.433311 1.560750 1.933517 0.189347 -0.275253 -1.332025 -2.532552 2.843748 2.299315 -0.332384 3.816005 -1.860338 -1.207440 0.822445 -2.319755 3.322273
wb_dma/wire_txsz 1.716139 3.138339 -0.154725 -1.315270 -0.368388 1.791134 2.193106 -0.835131 -0.701904 -0.783614 -1.619884 2.238073 -3.671992 1.492449 -1.733537 2.845651 -3.437395 0.025545 -2.569920 -0.853074
wb_dma_de/always_14/stmt_1 -1.179612 0.908802 -0.832992 2.042337 1.756093 0.999641 2.950148 -1.689542 -0.992805 -0.986550 -2.799325 1.438978 3.735085 1.144618 -0.471394 -1.972605 -0.625067 -2.930373 0.104170 1.097988
wb_dma_wb_slv/reg_rf_ack -1.404666 -2.099800 -1.875076 2.652385 0.968305 -1.709543 0.592811 -0.423607 -0.974512 1.025313 -0.714323 2.055747 7.134461 2.466407 2.987264 -0.862428 -3.332186 2.825270 -0.741004 0.160966
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 3.505766 0.525118 -3.519780 2.534437 1.757165 -0.295311 1.973942 -3.010083 -0.594339 0.708624 -0.995081 3.074622 -0.697674 2.400090 -0.436756 0.336143 -2.322777 1.638915 -1.553935 -0.347849
wb_dma/wire_de_csr_we -0.347258 -0.375635 3.475587 0.404302 -2.797237 1.885440 3.823083 -0.839313 0.582092 -6.673671 -4.565316 -0.576309 -0.947857 -0.476721 1.253237 -3.395095 -2.866552 -1.573369 -0.254252 -0.825112
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.046240 1.538724 -0.623989 0.906129 -0.499236 0.262679 -0.505727 -0.609295 -0.095819 0.578610 -1.507423 2.177186 5.047531 1.211621 4.331303 -3.080467 -1.509651 1.738805 -2.558381 2.154661
wb_dma_wb_slv/assign_1_rf_sel/expr_1 1.829149 -1.218112 -1.647172 -1.722493 -0.761180 -1.971771 -3.555346 -0.671585 -2.580320 1.680559 -0.013699 0.017305 6.240856 -0.518707 0.042544 2.402039 -2.681507 1.524259 -1.082957 -3.382284
wb_dma/wire_ch1_txsz -0.374408 -1.304650 0.168515 1.174560 -1.634154 2.116753 -0.137808 -1.218598 -0.416325 -0.633822 -2.764797 0.152703 -3.354250 0.415180 -0.442093 0.299492 -1.454183 -3.056601 0.005006 -2.468511
wb_dma_rf/inst_u9 -1.163064 0.791995 -0.839796 2.020513 1.754492 1.021251 2.829302 -1.751942 -1.010249 -0.845548 -2.702034 1.355064 3.728709 1.135162 -0.450193 -1.930696 -0.475250 -2.981629 0.175880 1.058685
wb_dma_rf/inst_u8 -1.263128 0.983169 -0.811906 2.106127 1.675808 1.030546 2.983531 -1.591974 -1.015429 -0.925159 -2.871802 1.489879 3.698111 1.119450 -0.509470 -1.855090 -0.615969 -3.134101 0.136782 1.161342
wb_dma_rf/inst_u7 2.232903 -0.183091 0.955588 -4.017370 0.100936 -0.047045 -1.060961 -2.544795 0.028383 -0.313130 0.334031 -0.692852 -2.629887 -0.273697 0.776301 -2.025983 3.154546 2.662277 -2.550296 -0.472512
wb_dma_rf/inst_u6 2.064565 -0.177800 1.077250 -3.974413 0.136816 -0.127617 -0.955276 -2.407174 0.054007 -0.383615 0.381518 -0.594152 -2.637316 -0.404737 0.882680 -1.998903 3.428524 2.672701 -2.456005 -0.235193
wb_dma_rf/inst_u5 1.994953 -0.109599 0.979460 -3.956825 -0.093651 -0.161733 -0.864090 -2.392752 -0.014384 -0.379086 0.328096 -0.603596 -2.579172 -0.450886 0.912596 -1.852214 3.183264 2.551873 -2.492036 -0.287162
wb_dma_rf/inst_u4 2.029013 -0.166305 1.037504 -3.968366 0.066629 -0.023266 -0.884387 -2.586377 0.145982 -0.238017 0.486451 -0.713319 -2.847898 -0.304311 1.010292 -1.976320 3.357094 2.567375 -2.491777 -0.281555
wb_dma_rf/inst_u3 2.215418 -0.076601 1.135978 -4.274350 0.005733 -0.001726 -1.106540 -2.598593 -0.008328 -0.344088 0.465831 -0.676832 -2.860060 -0.585441 1.026707 -1.883536 3.479028 2.884938 -2.639268 -0.426685
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.465976 1.541741 -0.917239 0.984078 0.451435 -0.370418 2.773411 -0.730420 -0.420744 -0.992764 -1.462273 1.107001 4.440560 0.495103 0.342038 -3.322554 -0.266505 1.008344 -0.507011 2.049232
wb_dma_rf/inst_u1 2.225923 -0.163568 1.059096 -4.047753 -0.050439 -0.062020 -0.853690 -2.462463 0.063058 -0.450518 0.374918 -0.629238 -2.680390 -0.246325 0.987197 -1.821190 2.974513 2.651876 -2.639459 -0.291935
wb_dma_rf/inst_u0 3.189516 1.184864 0.930789 -5.206940 1.245132 1.128698 -2.457551 -3.707014 -0.425219 0.600082 1.965800 -0.854910 -2.076903 -1.550200 1.040916 0.841815 2.372380 2.259477 -2.097832 -2.141932
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 0.541610 2.755126 2.724130 0.158442 -0.159308 2.595484 2.776693 -1.007213 0.442164 -2.365266 0.793830 1.228191 -1.096819 -0.250027 5.039482 1.340735 -0.740860 0.246845 -1.806561 3.857626
wb_dma_inc30r/assign_2_out 2.423848 4.562967 -0.047069 1.521417 0.829891 0.735740 0.953138 2.164530 1.857659 0.990858 1.992623 1.209548 -2.769466 -0.766509 1.808017 0.776129 0.717269 -0.589244 -1.122814 5.690284
wb_dma/wire_mast1_din -0.889551 -2.485296 1.854587 1.144921 -3.839685 1.601577 0.334558 -0.460182 0.472805 -2.460485 -2.124109 -0.182123 -3.136126 -0.251576 2.862644 -0.560077 -2.185651 0.458488 -0.169050 -1.948120
wb_dma_ch_sel/assign_2_pri0 -0.114758 3.014294 -0.024211 -0.332705 -0.528318 0.191959 3.272411 -0.022197 -0.982805 -1.593062 -1.940925 2.025473 2.202061 0.422536 0.801694 -1.149037 -1.088811 0.651087 -1.945408 2.766861
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.081357 1.635666 -0.581107 0.986411 -0.516037 0.323270 -0.496353 -0.580686 -0.121488 0.527836 -1.573950 2.295095 5.186325 1.167640 4.488137 -3.067622 -1.587388 1.843135 -2.563488 2.249715
wb_dma_rf/input_de_adr0_we -0.435676 -1.535251 -0.879707 1.370315 1.009982 -0.571710 -0.443883 -0.637753 0.490071 0.606506 0.440745 -0.817979 2.333134 0.080391 -0.364152 -2.048517 0.686464 0.309702 1.477337 -0.685692
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.754005 -0.392900 0.691493 -0.700920 0.909687 1.152307 -1.173128 0.388470 -0.144600 -0.191987 -2.000569 0.036152 0.612847 1.569755 -3.110644 -2.438735 0.740656 -2.152970 0.183832 -1.036385
wb_dma_wb_mast/always_1/if_1/stmt_1 4.088837 -1.904739 2.369980 -4.116393 -1.015829 0.295459 -2.498463 -3.241792 -1.281332 -2.453406 0.456630 -2.501081 -0.916418 -1.043319 0.693991 -0.362271 2.398470 2.011056 -1.584041 -2.493567
wb_dma_ch_sel/always_48/case_1/cond -0.665940 -0.619304 0.080683 1.088504 1.241378 1.349126 0.230891 -0.958173 -0.513210 0.019303 -1.329274 0.303075 -0.725535 0.656653 -0.877679 1.240971 -0.378393 -3.839802 0.596225 -0.981195
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.076492 1.723584 -0.603209 0.957748 -0.615046 0.327719 -0.365410 -0.572630 -0.137018 0.475204 -1.649666 2.269880 5.088820 1.184523 4.392109 -3.096625 -1.536504 1.663999 -2.604249 2.325514
wb_dma_rf/input_wb_rf_we 4.322392 -0.192172 2.025252 -5.680237 1.173469 1.049653 -3.328827 -2.670776 2.681535 -1.472986 2.738391 3.421747 -0.529675 1.408829 1.666311 -0.938221 1.504133 1.126749 -0.642496 -0.652120
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.707656 -0.614576 0.087709 1.055022 1.214267 1.464677 0.226576 -0.995170 -0.597429 0.032158 -1.403722 0.357314 -0.740016 0.618947 -0.803381 1.435294 -0.350966 -4.034019 0.572395 -0.991357
wb_dma/assign_7_pt0_sel_i 1.987928 2.088133 0.037290 -3.773152 -0.554088 1.380810 -3.262742 -3.243269 -2.105616 0.975479 -0.847403 0.609715 -3.351804 -0.686796 -0.171989 1.737020 4.677805 0.077132 -2.547477 -1.287807
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.268136 1.680599 0.907486 -1.479205 -0.186764 0.329893 -0.751025 1.899736 1.032017 0.722943 1.066172 -0.913704 -1.322140 0.932257 -0.844484 0.664145 -1.124223 -1.212049 -1.126246 1.093659
wb_dma_wb_mast/wire_mast_pt_out 2.647865 0.101649 -0.018997 -2.762014 -1.374447 0.241237 -2.243426 -1.320375 -1.170721 0.241331 -0.547297 -1.059150 -0.081970 -1.108167 -1.064464 0.689496 -0.365264 -0.244546 -1.403538 -2.564497
assert_wb_dma_ch_arb/input_state -0.012359 3.092248 -0.035917 -0.449838 -0.521494 0.241246 3.172257 -0.099672 -0.954779 -1.604772 -1.900540 1.973587 2.137630 0.417270 0.758848 -1.149829 -0.972168 0.683180 -1.975583 2.732050
wb_dma/wire_ch0_csr 3.442247 1.059690 0.726857 -0.065490 2.421704 0.033939 0.376026 -3.918812 -0.245463 -2.462945 -0.368840 0.654498 -1.763192 -2.968696 2.603370 0.753393 2.611561 2.494791 -0.412990 -1.521391
wb_dma_de/assign_69_de_adr0/expr_1 -0.062773 0.200580 1.611258 -2.763562 2.760338 1.462378 -0.899793 -2.817383 0.057949 0.142626 2.386012 -0.655355 3.252710 -1.089823 0.535904 -3.177280 6.080606 2.205012 1.037413 0.843442
wb_dma_wb_slv/wire_pt_sel 2.577570 3.478017 1.899000 -6.859885 -4.498278 4.292015 -6.189614 -4.366327 -2.322626 1.337695 -0.170557 -0.286259 -2.894290 -4.527333 3.844537 1.557884 3.334207 1.335875 -3.944162 -3.133286
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.452730 0.213971 -0.491764 -0.573165 2.092896 -0.653345 2.647422 -3.410249 -2.653425 -1.814657 -0.085928 -2.546118 0.768085 -2.655771 -1.964224 2.671458 1.440948 -1.220023 1.445551 -1.948516
wb_dma_ch_sel/wire_de_start 3.722270 -0.076563 -4.238472 2.567623 1.564038 -0.308576 1.218695 -4.068818 -1.984189 2.077806 0.183345 0.389929 -2.013303 1.567808 -0.508199 2.655191 -1.946207 1.538184 -1.516823 -1.306352
wb_dma_wb_mast/assign_3_mast_drdy -1.293349 -1.200082 -2.226520 -0.537086 -3.653965 0.298850 2.718759 -2.833980 -1.038475 0.049281 -4.086636 -0.869757 -0.366787 2.306066 -0.834224 -5.124390 -2.023797 -0.999971 -2.665732 -0.955709
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 0.145857 1.545963 -0.039153 -0.196695 -2.051239 0.040345 4.053609 -0.153246 -0.739670 -3.202447 -2.981249 1.447761 -1.756005 0.017973 -1.601489 -1.134879 -2.088388 2.241447 -1.030319 -0.499935
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.552563 1.471051 -0.963994 1.087276 0.523064 -0.402502 2.707978 -0.656994 -0.421235 -0.986144 -1.454059 1.099252 4.482457 0.513978 0.327964 -3.299961 -0.301577 0.954029 -0.409919 2.020511
wb_dma_de/always_5/stmt_1 -0.257872 2.168020 -0.099466 -0.284573 0.829797 -0.585077 4.508324 0.124814 -0.868624 -2.595352 -1.690347 1.648957 0.771024 0.330792 -2.059272 -0.219202 -1.042529 1.268168 -0.467477 1.001752
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.039230 0.282880 -0.181801 -0.294307 0.321540 0.879954 -0.814909 -1.203381 -1.269092 1.015326 -0.081205 0.883256 -0.713044 -0.689055 0.914225 3.145925 0.582072 -2.227462 -0.237056 -0.455543
wb_dma_de/input_mast1_err -1.198876 0.778004 -0.846781 2.075840 1.692846 1.035670 2.802056 -1.692830 -0.999209 -0.861617 -2.759274 1.378423 3.644696 1.091010 -0.443437 -1.803246 -0.551512 -3.027253 0.194551 0.919884
wb_dma_de/reg_mast0_adr 0.303943 -2.155190 -2.082718 -3.279866 -2.512521 -2.027831 -0.671923 -1.590698 -0.523845 2.461908 -0.042382 -1.545131 -0.183797 3.238614 0.543093 -2.365368 -1.855936 1.970509 -4.128148 -0.680649
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond -0.856467 -3.146483 -0.569370 2.877838 -0.979826 0.578314 0.134556 -0.608816 1.287797 -0.925070 -2.128542 -1.584210 -0.157648 1.091838 -1.546129 -4.860480 -1.272798 -0.446573 1.789077 -2.609636
wb_dma_ch_rf/assign_15_ch_am0_we -2.490017 -0.563193 0.378504 0.290451 -1.183849 -0.781142 2.494278 -0.777249 0.211883 -1.501059 0.228893 -0.035803 0.312027 -1.271186 2.011986 -0.104677 0.987745 0.523352 1.128899 0.470918
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -0.691148 -0.921666 0.286127 1.399960 0.858679 0.535897 1.003560 0.253209 0.642697 -0.930071 -1.346736 -0.513925 -0.085597 1.320470 -1.734928 -1.646131 -0.969513 -1.840428 0.886792 -0.545960
wb_dma_rf/inst_u2 2.651057 -0.528274 1.691628 -5.175293 -0.256876 -0.019660 -1.872844 -2.534725 0.697608 -0.952467 0.524616 -0.079143 -3.501383 0.222555 0.915058 -2.345477 3.949023 2.983100 -2.451869 -0.381162
wb_dma_ch_rf/wire_ch_adr1_dewe 0.745433 -0.861166 -0.507199 -0.717712 -0.017421 -0.808593 -1.860090 -0.010556 -0.348722 1.412398 0.489005 0.482850 1.065927 1.582608 1.333188 0.772779 -1.267901 0.794561 -1.731791 -0.178639
wb_dma_ch_rf/always_17/if_1 1.908954 3.369734 -0.085663 -1.662751 -0.468836 1.826684 2.036874 -0.771622 -0.698198 -0.591595 -1.383262 2.188179 -3.979434 1.427989 -1.626001 2.919917 -3.269043 0.060047 -2.803510 -0.670879
wb_dma_de/assign_71_de_csr 0.781980 -1.436363 1.818528 0.044941 -1.308053 0.898997 0.656894 -0.649016 1.170447 -3.720219 -2.354588 -2.278617 -2.445199 -0.797183 -1.867463 -2.762360 -1.084189 -1.928917 1.196892 -2.859471
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.050348 0.324228 -0.179985 -0.303557 0.359836 0.857625 -0.763710 -1.209073 -1.190004 0.978205 -0.063320 0.899941 -0.641462 -0.660567 0.924123 2.997889 0.635327 -2.114556 -0.300561 -0.383193
wb_dma_ch_sel/always_42/case_1 -0.211666 -0.977901 3.501169 -1.728302 0.479536 0.444824 0.507746 -1.415649 -1.132536 -4.115167 -1.611317 0.765802 -0.599442 -4.591643 2.605810 0.375330 3.875217 2.450214 0.748883 -1.581093
wb_dma_ch_sel/always_1/stmt_1/expr_1 1.756734 -2.790391 0.105981 1.832099 0.958313 0.911403 0.279089 -2.524415 1.645924 -2.460097 -1.623955 -1.951568 -0.422239 0.457868 -2.149330 -3.986987 -1.448288 -0.534919 2.108705 -4.178265
wb_dma_ch_sel/always_6/stmt_1 0.806824 -2.988603 -1.401460 3.338382 0.312508 1.310146 0.069380 -1.971702 1.308192 -0.298330 -2.016855 -0.463073 -0.688606 2.305850 -1.781504 -4.000498 -2.410447 0.391040 1.234548 -3.529147
wb_dma_ch_rf/reg_ch_chk_sz_r -0.216029 2.478363 -0.228878 -0.752714 1.140747 0.322177 3.570043 -1.219761 -2.114733 -1.546110 -1.630168 2.494222 -0.026379 -0.431924 -1.072007 2.933662 -0.266470 -0.950988 -0.799064 0.559552
wb_dma_ch_sel/always_3/stmt_1 -0.143587 2.857599 1.158240 -0.242126 -2.544334 1.690004 2.904752 1.696308 0.864411 -2.343051 -3.404289 0.342369 -1.584306 2.379947 -1.282534 -3.137215 -4.117194 -1.217376 -2.666277 1.662835
wb_dma/wire_pointer2_s 1.454750 -0.359848 0.783239 -2.873999 -0.788545 -0.061454 -2.585084 -0.285735 0.658554 -0.186397 0.558726 0.027493 -1.401858 0.381875 -0.404792 -0.645259 1.482638 0.968556 -0.462127 -0.840169
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.755210 -0.720746 0.081766 1.149403 1.284540 1.422755 0.264604 -0.994070 -0.540671 0.046472 -1.424723 0.348200 -0.651750 0.729278 -0.825696 1.254874 -0.367167 -4.002575 0.637118 -0.959669
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 1.776243 1.339083 -0.341027 -3.709091 -2.531502 0.548140 -3.025570 -1.653867 -1.747539 1.875923 0.526499 -2.836266 -0.070083 -3.248373 -0.592232 1.755838 0.202296 -0.749175 -1.425172 -3.054461
wb_dma_ch_rf/input_de_txsz 0.778464 2.578359 -0.338273 -1.570595 -2.944955 -0.493095 3.283249 -0.395718 -1.428254 -2.390681 -1.805450 2.011297 -1.767008 -1.304013 0.006584 0.533039 -1.189900 4.012053 -1.933604 0.078872
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.704071 -0.404772 0.702569 -0.732240 0.828543 1.164515 -1.182624 0.400998 -0.121549 -0.249054 -2.039242 0.007061 0.439699 1.555725 -3.104857 -2.401616 0.724952 -2.235810 0.166936 -1.087858
wb_dma_wb_if/input_pt_sel_i 1.569918 1.362577 1.763735 -3.061160 -2.798376 2.999400 -4.029753 -3.394861 -1.070005 -0.453267 -1.663196 0.799934 -5.288789 -1.285324 2.808471 0.867773 3.971578 1.344834 -2.554195 -2.079191
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.469734 1.526540 -0.898894 1.026601 0.458142 -0.368005 2.721604 -0.672723 -0.398980 -1.002455 -1.469157 1.108409 4.384408 0.467047 0.322182 -3.276069 -0.307607 0.956634 -0.441977 2.008734
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -0.712252 -0.958889 0.243654 1.428599 0.875908 0.501688 1.055803 0.223329 0.623003 -0.941709 -1.298059 -0.494226 0.012571 1.326530 -1.674377 -1.695149 -0.956292 -1.780471 0.880460 -0.507186
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -0.649705 -2.810898 -1.165487 -1.246216 -4.346384 -0.052163 1.396645 -1.478155 0.560347 -0.281959 -2.888010 -2.594019 -3.849510 2.656558 -1.827104 -5.407196 -2.486143 0.522520 -2.212329 -2.389678
wb_dma/wire_mast0_go -0.044860 0.357550 -0.181511 -0.325753 0.364880 0.911276 -0.829761 -1.261487 -1.267571 1.008137 -0.068043 0.896144 -0.663940 -0.664236 0.961546 3.105943 0.622211 -2.182796 -0.274241 -0.434567
wb_dma_ch_rf/always_1/stmt_1 0.030996 -1.256119 -1.181516 0.033206 1.275415 -1.888059 -0.050492 -0.675007 -0.139773 0.459250 1.851359 -0.589144 0.903024 -1.378362 -1.454687 0.533885 1.611427 2.663549 1.997140 -1.712047
wb_dma_ch_rf/always_10/if_1 -1.224870 0.759041 -0.874151 2.167343 1.745026 0.996306 2.897722 -1.677263 -0.998908 -0.901854 -2.790475 1.424402 3.779917 1.159539 -0.458564 -1.871298 -0.623515 -3.032199 0.247212 1.001080
wb_dma_ch_sel/assign_165_req_p1 -0.011173 0.377552 -0.203113 -0.347510 0.358647 0.878233 -0.785993 -1.205790 -1.212415 0.984109 -0.043070 0.907092 -0.575656 -0.641219 0.973646 3.024777 0.623245 -2.074521 -0.303078 -0.333639
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond -0.175561 2.589164 -0.236039 -0.808501 1.084538 0.235983 3.700186 -1.167736 -2.171941 -1.653800 -1.645930 2.565325 -0.011804 -0.516214 -1.064342 3.022822 -0.369165 -0.628351 -0.814859 0.566556
wb_dma_de/always_23/block_1/case_1/block_8/if_2 0.407881 -0.653342 0.090194 -0.010737 -3.008633 0.689855 -0.442232 -0.305267 0.173442 -0.668944 -1.361053 -0.235873 -2.726987 -0.265633 0.499626 -1.039753 -1.086529 1.042261 -0.668601 -1.517995
wb_dma_de/always_23/block_1/case_1/block_8/if_3 0.784780 -3.029218 -1.445252 3.451012 0.442858 1.322194 0.170560 -2.044583 1.297532 -0.307066 -2.076951 -0.394985 -0.484258 2.406779 -1.785450 -4.158164 -2.444288 0.412162 1.260331 -3.497955
wb_dma_de/always_23/block_1/case_1/block_8/if_1 -0.262673 -1.636371 0.360572 1.440747 -2.143332 1.242389 0.566061 -0.092550 0.836037 -1.595078 -2.709913 -0.751193 -2.721578 1.057678 -1.208001 -2.825708 -2.081951 -0.746194 0.206476 -2.060373
wb_dma_ch_sel/always_2/stmt_1 -0.102513 3.053832 -0.032237 -0.298793 -0.512036 0.199302 3.263351 0.008970 -0.949934 -1.628155 -1.938613 2.003967 2.209979 0.448730 0.768048 -1.125005 -1.067509 0.671436 -1.916040 2.790967
wb_dma_ch_sel/assign_115_valid -0.633442 0.677705 -0.957113 0.911189 1.770660 -1.217819 3.986610 -0.577610 -0.432240 -2.007663 -1.136943 0.788271 2.984340 0.260641 -2.388351 -2.145200 -0.233687 1.726385 0.957943 0.234126
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 1.768505 3.368234 2.854255 -1.592234 -0.352145 1.176461 5.867972 -1.835466 -0.738672 -5.795094 1.507372 -1.571071 -2.736988 -3.995351 -0.236083 3.634647 1.400124 -2.118217 1.474375 2.333327
wb_dma/wire_de_txsz 2.393861 2.476699 -1.255518 -1.067852 -1.524265 0.102443 2.998795 -1.757330 -1.285331 -1.569452 -1.453829 2.910785 -2.049700 -0.102188 -0.211303 1.088174 -2.103424 5.002920 -2.314904 -0.867116
wb_dma_wb_slv/input_slv_pt_in 2.892342 0.190083 0.031801 -3.104686 -1.620293 0.299983 -2.430698 -1.521374 -1.175687 0.215047 -0.571742 -1.160238 -0.454999 -1.227884 -1.045950 0.657684 -0.228687 -0.193483 -1.635392 -2.706708
wb_dma_ch_sel/assign_113_valid -0.639355 0.660039 -0.915478 1.005694 1.757431 -1.130632 3.932199 -0.520966 -0.362656 -1.975223 -1.253532 0.770038 2.966767 0.367171 -2.412322 -2.273215 -0.296485 1.520801 0.989020 0.298286
wb_dma_de/always_23/block_1/case_1/block_7/if_1 0.839928 -2.562537 -2.054034 -0.792420 -2.948205 0.581964 1.370590 -2.742259 0.528251 0.407791 -2.648731 -1.530354 -3.944783 3.699233 -2.058376 -4.647214 -3.448552 1.268529 -2.612363 -3.130888
wb_dma_ch_sel/assign_149_req_p0 0.191430 -0.013619 -1.370077 0.104534 1.552455 -2.005727 2.038522 -0.444931 -0.706706 -0.591950 -0.675078 1.165328 3.652320 1.741176 -1.260534 -1.303114 -1.437614 2.231077 -0.756847 0.114040
wb_dma_de/wire_adr0_cnt_next 1.766067 2.421601 0.167594 -1.168430 1.670780 0.451912 -0.626785 -1.448638 1.672304 0.724901 2.180591 0.584334 -1.635328 -0.993029 0.903887 -2.575773 5.991798 0.780513 -0.028842 3.137902
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 1.600603 0.102938 0.196229 -1.018780 -0.242036 0.908392 3.058300 -4.505863 -0.060613 -0.644399 2.418001 -4.427542 -1.863195 -0.008715 3.013118 -0.175896 -0.776088 0.930844 -1.848973 1.054631
wb_dma_ch_rf/always_23/if_1/block_1 0.996995 0.724338 0.411757 -2.059131 -0.143190 -0.500193 -2.633737 1.822911 0.697489 2.040924 1.489239 -0.450205 -0.180529 2.459594 0.476037 1.364149 -2.279954 -0.471760 -2.749756 0.870376
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.716592 -0.371869 0.681760 -0.615425 0.810933 1.092148 -1.112678 0.439873 -0.176678 -0.190502 -1.918186 0.073553 0.468965 1.510496 -2.984970 -2.230564 0.652455 -2.074524 0.167921 -1.001762
wb_dma_rf/wire_ch0_txsz 2.644704 0.266450 -0.775024 -0.866446 -0.423312 0.397196 1.514526 -0.913563 -0.237912 -1.445026 -1.650622 2.725626 -4.005721 2.937829 -2.744269 1.683809 -3.146355 3.478374 -1.658361 -2.608850
wb_dma_ch_sel/assign_134_req_p0/expr_1 -0.274982 2.781166 0.689471 -2.170963 0.542844 0.312593 -1.741849 1.740134 0.171265 0.785331 -0.973542 1.575048 3.012134 2.165210 -0.375857 -1.989443 -1.134819 0.874086 -2.679099 1.166350
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 1.338969 -2.258847 -0.093523 1.941328 3.745449 0.288157 0.732775 -2.247112 1.536325 -1.768054 -0.439408 -1.777400 2.046264 0.892873 -2.743444 -3.211017 -0.555911 -1.557422 2.763036 -2.861166
wb_dma_de/always_6/if_1/if_1 1.882348 3.083125 -0.191878 -1.359439 -0.359155 1.810755 2.121965 -0.897196 -0.724716 -0.684019 -1.574607 2.260838 -3.805928 1.536425 -1.658823 2.872768 -3.376770 0.038124 -2.680280 -0.818281
wb_dma_ch_sel/assign_128_req_p0 0.802229 3.397596 -0.080684 -1.681103 -1.084564 -0.554340 0.618791 -0.058554 -1.227200 -0.334256 -0.521618 3.338680 1.543607 -0.462178 3.690963 1.590381 -1.206855 3.899369 -3.364715 1.880388
wb_dma_de/assign_77_read_hold/expr_1 -0.004145 0.356371 -0.134040 -0.377400 0.354993 0.878894 -0.875072 -1.257248 -1.190340 1.003535 0.039584 0.860145 -0.698813 -0.706721 0.946427 3.059788 0.663699 -2.075401 -0.298688 -0.410359
wb_dma_de/wire_de_adr0 -0.036266 0.169384 1.528958 -2.852607 2.796802 1.441983 -1.039005 -2.795763 -0.044310 0.310259 2.487077 -0.583635 3.233227 -1.045634 0.466148 -2.991537 6.137119 2.400210 0.935952 0.836848
wb_dma_de/wire_de_adr1 0.240079 1.579597 0.901405 -1.376674 -0.120718 0.301951 -0.752443 1.805067 1.009971 0.650364 1.025256 -0.901639 -1.244823 0.927952 -0.867792 0.577456 -1.029843 -1.215444 -0.998232 1.030479
wb_dma_wb_mast/always_4 -0.104924 0.274076 -0.199082 -0.224022 0.360876 0.864532 -0.783422 -1.148666 -1.208294 0.961112 -0.066660 0.872900 -0.656425 -0.631947 0.863677 3.056098 0.550791 -2.227418 -0.247405 -0.421724
wb_dma_wb_mast/always_1 4.141797 -1.886292 2.624288 -4.317084 -1.023386 0.432983 -2.632675 -3.354538 -1.315573 -2.673939 0.587063 -2.554153 -0.946329 -1.233253 0.876171 -0.222813 2.516533 1.910599 -1.587512 -2.535093
wb_dma_rf/wire_ch3_csr 2.222557 -2.446282 0.288381 -2.114234 0.471163 -1.125630 0.283344 -3.262792 0.291238 -0.663706 0.030170 0.535586 -3.173477 -0.876432 3.017177 -1.956883 3.215047 4.573051 -2.080537 -0.746753
wb_dma_ch_rf/reg_ptr_valid 0.579619 0.664294 2.632329 -1.356180 1.395503 0.518399 0.342902 1.484750 2.074053 -2.440241 -0.029512 -3.029258 -1.207569 0.493596 -3.211198 -1.222308 -1.173853 -4.072937 0.782615 -0.420898
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.753810 -0.609609 0.089629 1.089641 1.249325 1.381169 0.255475 -0.997546 -0.542200 0.033612 -1.395470 0.368708 -0.617196 0.722208 -0.795494 1.237971 -0.352457 -3.901380 0.608053 -0.891064
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.079293 1.614548 -0.668246 1.005093 -0.506380 0.294990 -0.333263 -0.733340 -0.224498 0.500926 -1.634602 2.361428 5.272014 1.208649 4.459164 -3.054987 -1.644768 1.887268 -2.608027 2.164627
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -0.095667 1.564904 -0.643309 1.002125 -0.485962 0.293920 -0.345428 -0.729957 -0.130421 0.454093 -1.581933 2.268467 5.131009 1.127018 4.408089 -3.104469 -1.517691 1.857332 -2.478513 2.142621
wb_dma_de/input_mast0_drdy -0.184759 -1.312027 -2.251903 -2.869140 -3.306435 -0.725634 2.216803 -3.356666 -0.790170 0.179222 -1.955809 -1.927227 -3.590182 0.833339 -2.584856 -3.524401 0.161789 0.805136 -2.013334 -2.385800
wb_dma_rf/assign_6_csr_we/expr_1 1.753855 -0.144998 0.828365 -1.361372 4.308458 -0.865435 1.562172 -2.093491 -1.193022 -3.673922 -0.331050 1.449528 4.206925 -1.118101 -2.651764 1.985548 0.496330 -0.992198 2.416502 -2.043277
wb_dma_wb_slv/always_5/stmt_1/expr_1 -1.615846 -2.210179 -1.979011 2.913723 1.016044 -1.851569 0.685701 -0.252670 -1.003911 1.098460 -0.735933 2.199715 7.454378 2.632779 3.080694 -0.946700 -3.501409 2.793169 -0.739562 0.313742
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.889929 -0.132321 -0.806418 0.683479 -2.487888 -1.133472 2.876831 0.002164 -1.637041 -1.666691 -1.365875 2.586804 0.028490 -0.965637 1.537157 2.249363 -2.861037 5.186905 -0.586518 -1.412737
wb_dma/wire_ch5_csr 2.167241 0.044099 1.065956 -4.131042 -0.024480 0.021907 -1.137037 -2.464202 0.133509 -0.267697 0.341282 -0.565076 -2.673735 -0.257053 0.929700 -2.022629 3.237295 2.496736 -2.642615 -0.279696
wb_dma_ch_pri_enc/wire_pri10_out -0.713106 -0.635599 0.107121 1.131352 1.244851 1.446489 0.205224 -0.992171 -0.570447 0.040410 -1.379497 0.388703 -0.700224 0.643641 -0.799990 1.426034 -0.353942 -3.983772 0.624017 -0.949292
wb_dma_ch_rf/assign_20_ch_done_we -0.162300 0.543968 -1.022655 0.501018 -1.011498 0.428398 2.670967 -2.088807 -1.482515 -1.595338 -2.528941 1.433291 -0.437204 -0.739820 -0.867087 -0.212335 -0.567161 0.592523 -0.103024 -1.446615
wb_dma_wb_mast/input_wb_ack_i 4.766485 -1.757995 0.734555 -6.734370 -2.724568 0.088964 -2.281856 -4.687954 -2.628550 -0.870079 -0.539762 -2.690129 -0.483397 -0.620164 -0.232599 0.298937 0.446419 0.354685 -3.784212 -3.710809
wb_dma_ch_rf/always_17/if_1/block_1/if_1 1.623581 3.201934 -0.243473 -1.119018 -0.397150 1.767286 2.460986 -0.658610 -0.708690 -0.807575 -1.799945 2.267919 -3.818791 1.636267 -1.892883 2.847411 -3.661439 -0.273680 -2.567680 -0.743787
wb_dma_rf/input_dma_rest 0.986624 -0.076128 1.437397 -1.186682 0.582847 -0.325503 0.176570 -0.539676 0.466400 -2.255365 0.110889 -1.664634 -0.036128 -1.651157 -0.733461 -0.354322 0.794495 -1.176181 1.072397 -0.963908
wb_dma_ch_sel/always_5/stmt_1 2.942523 0.598127 -3.695875 3.085563 1.505650 0.423184 2.653918 -3.862425 -1.633602 0.983126 -0.121328 -0.059981 -2.947230 0.261334 -1.464822 1.868929 -0.662779 1.198775 -0.052778 -0.994539
wb_dma_ch_sel/always_40/case_1 0.554646 0.532455 2.472603 -1.221023 1.362602 0.466174 0.442048 1.378023 1.988056 -2.353130 -0.102448 -2.894623 -1.234352 0.575405 -3.065600 -1.130235 -1.310115 -3.885763 0.766103 -0.528158
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 0.259381 1.676733 0.886940 -1.428490 -0.145898 0.341578 -0.683585 1.818632 1.017179 0.641594 1.005049 -0.884102 -1.281932 0.957040 -0.804419 0.654015 -1.141226 -1.136039 -1.150819 1.114634
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.458658 1.537314 -0.938998 0.981904 0.465040 -0.388587 2.708233 -0.659859 -0.470112 -0.962038 -1.429418 1.132679 4.375180 0.476954 0.352086 -3.237931 -0.262265 0.969399 -0.465027 2.047378
wb_dma/wire_de_csr 0.739190 -1.620693 1.765434 0.074559 -1.386873 0.831647 0.584087 -0.617749 1.184860 -3.693818 -2.293037 -2.369412 -2.517114 -0.787735 -1.846252 -2.790354 -1.069065 -1.862804 1.277851 -2.950898
wb_dma_de/always_23/block_1/case_1/block_1/if_1 1.262146 0.029662 0.362072 -1.027214 -0.487604 0.805738 3.328819 -4.550393 0.089798 -0.943879 2.221215 -4.459734 -1.708564 -0.122765 3.343031 -0.560375 -0.680463 0.905325 -1.824929 1.221731
wb_dma_ch_sel/always_37/if_1/if_1 2.501636 4.840446 1.205844 -2.052331 3.734824 2.276002 -0.623459 -2.685042 1.831141 -0.761840 2.245978 1.194537 0.752897 -2.989022 -0.414086 -0.082640 3.193363 0.173950 1.597479 -0.524077
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.005055 0.310246 -0.189798 -0.359673 0.320061 0.860728 -0.823741 -1.182382 -1.208662 0.997301 0.001607 0.844157 -0.679445 -0.679903 0.888743 3.060539 0.622103 -2.119204 -0.260182 -0.457510
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -0.755195 -0.962556 0.259648 1.543967 0.874076 0.551262 1.102100 0.256863 0.669518 -0.971548 -1.403267 -0.501308 -0.044626 1.351971 -1.805868 -1.720078 -1.022895 -1.972867 0.945825 -0.525564
wb_dma_de/always_23/block_1/case_1/block_9/if_2 0.771117 -2.969973 -1.494298 3.462374 0.272881 1.278942 0.172038 -2.039253 1.226259 -0.283856 -2.102652 -0.377777 -0.591096 2.299225 -1.732241 -3.997194 -2.447180 0.501121 1.233390 -3.511430
wb_dma_ch_rf/always_10/if_1/if_1 -1.142032 1.035111 -0.801959 1.969813 1.660241 1.079052 2.896571 -1.744995 -1.081479 -0.898992 -2.806226 1.503555 3.556238 1.036015 -0.389763 -1.714903 -0.558770 -3.062099 0.030346 1.099386
wb_dma_ch_pri_enc/assign_1_pri_out_tmp -0.741688 -0.643612 0.106355 1.123629 1.246058 1.390230 0.216418 -0.964263 -0.553493 0.065162 -1.355480 0.347341 -0.689010 0.678821 -0.826316 1.314613 -0.361469 -3.961621 0.600143 -0.921348
wb_dma_ch_sel/input_ch3_adr0 1.874611 3.024513 0.365107 -3.469232 -0.554769 1.470069 -3.804713 -0.859650 -0.988618 0.699481 0.300824 -1.248733 0.631597 -0.979705 -2.764120 -0.425937 2.664069 -2.375806 -0.361488 -0.757268
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 1.832158 -2.820694 0.102031 1.846323 0.926182 0.931024 0.197787 -2.534274 1.691615 -2.373958 -1.643864 -1.949881 -0.574806 0.523668 -2.227849 -4.072327 -1.502349 -0.543362 2.064693 -4.248775
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -0.741340 -0.972062 0.265934 1.478868 0.889779 0.538271 1.100993 0.247376 0.664111 -0.982981 -1.403058 -0.537202 -0.038754 1.334957 -1.779693 -1.734250 -1.025190 -1.933492 0.920745 -0.537652
wb_dma_de/wire_de_txsz 2.433824 2.485416 -1.298182 -0.998720 -1.623286 0.166777 3.194595 -1.874650 -1.387322 -1.745901 -1.646666 3.000563 -2.048067 -0.096067 -0.227294 1.078358 -2.295275 5.005978 -2.377189 -0.949705
wb_dma_rf/input_de_adr1 0.256752 1.751738 0.915396 -1.480177 -0.164589 0.315426 -0.742539 1.932439 1.081861 0.726843 1.067702 -0.924404 -1.320206 0.998871 -0.842863 0.644962 -1.182058 -1.213155 -1.161425 1.148433
wb_dma_rf/input_de_adr0 0.487499 0.840147 0.474383 -3.224687 1.281063 0.675195 -0.862622 -2.676750 -1.283028 0.313324 2.907106 -1.148089 2.696704 -2.667127 -1.171401 -0.848100 6.535749 1.499936 1.823641 0.386109
wb_dma_de/always_2/if_1 1.776507 0.848527 0.185687 -0.917393 4.085767 0.861756 0.300346 -2.995817 0.691004 0.394721 3.080086 -0.219187 1.944894 -0.618834 -0.099712 -3.283677 6.248328 2.081663 1.254972 2.482959
wb_dma_ch_sel/assign_102_valid -0.531697 0.880737 -0.886680 0.815193 1.706692 -1.121144 3.999641 -0.585741 -0.423708 -2.037039 -1.207617 0.841277 2.713564 0.293075 -2.414934 -2.135196 -0.221766 1.537253 0.874373 0.337218
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 1.072840 2.149423 1.560669 -3.802008 0.060210 3.173829 -0.818337 -3.668698 2.453947 0.495247 1.996123 0.634069 0.657345 -0.433887 4.115999 -4.452139 1.105612 -0.279247 -1.879482 1.169797
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.781804 -0.466860 0.683997 -0.552074 0.903800 1.104983 -1.174163 0.545553 -0.064368 -0.225049 -1.960390 -0.048884 0.484384 1.567218 -3.062044 -2.401977 0.726204 -2.229827 0.295570 -0.991274
wb_dma_wb_mast/assign_4_mast_err -1.141711 0.924929 -0.796479 1.992009 1.653704 1.019608 2.953965 -1.663232 -1.036708 -0.963153 -2.803285 1.467740 3.634651 1.108998 -0.422316 -1.868876 -0.644550 -2.885503 0.077641 1.055652
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond -0.808344 -3.021282 -0.555189 2.853507 -1.106794 0.604643 0.147234 -0.578886 1.278164 -0.895124 -2.180721 -1.452483 -0.332980 1.051955 -1.476199 -4.691691 -1.305871 -0.442444 1.687778 -2.541705
wb_dma_ch_rf/always_2/if_1 0.630618 0.634002 2.595690 -1.289376 1.409360 0.514417 0.441365 1.342729 1.984765 -2.526619 -0.129282 -2.921204 -1.184322 0.446127 -3.112727 -1.203605 -1.170717 -4.017541 0.818989 -0.500566
wb_dma/input_wb1_err_i -1.190092 0.859040 -0.821570 2.015589 1.694135 1.035084 2.815372 -1.689902 -1.019887 -0.881090 -2.747310 1.418138 3.610397 1.095532 -0.414958 -1.824391 -0.540304 -3.009589 0.146888 1.029467
wb_dma_ch_sel/assign_133_req_p0/expr_1 -0.349980 2.573102 0.618736 -2.024575 0.680139 0.268256 -1.621777 1.537931 0.168278 0.713219 -1.034879 1.583723 3.125945 2.139549 -0.512282 -2.224735 -0.915108 0.928933 -2.428218 0.999743
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.074192 -0.013331 -1.474954 0.331389 1.627715 -2.021389 2.312161 -0.481277 -0.746204 -0.699309 -0.785742 1.277641 3.921553 1.771068 -1.206022 -1.375702 -1.527995 2.311100 -0.701927 0.223671
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.434725 1.541041 -0.898592 0.948937 0.417700 -0.363772 2.699299 -0.676358 -0.458769 -0.975123 -1.441337 1.053180 4.265933 0.468867 0.346575 -3.223914 -0.284372 0.928290 -0.476802 1.962284
wb_dma_ch_sel/assign_4_pri1 -0.069525 0.361301 -0.176309 -0.270731 0.347677 0.896917 -0.800175 -1.210947 -1.255108 1.023159 -0.056874 0.897446 -0.658765 -0.642918 0.959275 3.146907 0.602010 -2.190054 -0.271527 -0.411840
wb_dma_de/always_2/if_1/cond 1.314513 -0.528803 -2.240216 3.585183 2.467700 -1.101009 0.959956 -0.512798 1.560020 0.850544 1.177041 -0.450659 1.095491 0.659058 -0.940050 -2.846609 1.074076 -0.108397 1.825453 1.553019
wb_dma_ch_rf/reg_ch_csr_r 0.260619 2.173150 -0.262176 -2.064628 -0.723474 1.846281 0.217963 -4.544104 0.595482 1.605180 1.596515 -3.656877 -1.145436 -0.993885 2.627413 -1.736449 1.231641 -1.153403 -1.801280 -0.036368
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.708552 -0.616039 0.108035 1.103489 1.251063 1.392432 0.233636 -0.953313 -0.534993 0.009476 -1.408079 0.364468 -0.673227 0.683992 -0.803140 1.291328 -0.363559 -3.977730 0.591925 -0.950348
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.216534 1.538585 -0.601338 1.075309 -0.533673 0.264072 -0.397233 -0.543460 -0.149784 0.504928 -1.549882 2.279074 5.146102 1.133941 4.431347 -2.938953 -1.597664 1.744404 -2.437935 2.174081
wb_dma_wb_if/wire_slv_we 4.255243 -0.433322 2.285350 -5.417303 0.655485 1.531716 -3.759674 -2.421368 2.562300 -1.323838 2.275108 3.111999 -0.616384 1.503103 1.988212 -1.373047 1.805368 0.059975 -0.789120 -0.104039
wb_dma_de/assign_70_de_adr1 0.212959 1.606140 0.901469 -1.370557 -0.176442 0.277073 -0.716963 1.855725 1.026652 0.675639 0.983600 -0.912636 -1.267869 0.974260 -0.874105 0.615460 -1.103337 -1.221977 -1.069567 1.056589
wb_dma_ch_sel/always_38/case_1/stmt_4 -0.364915 -1.554626 0.325611 1.537440 -1.984481 1.198753 0.654370 0.033115 0.786263 -1.510889 -2.691190 -0.636754 -2.535985 1.081887 -1.247690 -2.652392 -2.035217 -0.858111 0.273451 -1.918862
wb_dma_ch_sel/reg_ch_sel_r 2.343173 4.691959 1.200430 -1.918281 3.905987 2.255207 -0.652836 -2.561759 1.872556 -0.574568 2.162873 1.459345 0.795183 -2.817969 -0.319171 -0.169173 3.190267 0.465197 1.554303 -0.514727
wb_dma_ch_sel/always_38/case_1/stmt_1 3.639169 -0.292196 -3.924406 2.743669 0.962285 -1.018069 1.865379 -2.708540 -0.861055 1.124359 0.135045 -0.566679 -1.565136 2.186638 -1.272890 -0.090047 -2.621562 3.486295 -1.360272 -0.840115
wb_dma_ch_sel/always_38/case_1/stmt_3 -0.317284 -1.569642 0.356298 1.478176 -1.963324 1.204344 0.576476 -0.041709 0.798273 -1.533153 -2.588457 -0.711473 -2.525701 1.077436 -1.204328 -2.760239 -1.974217 -0.727746 0.238249 -1.949807
wb_dma_ch_sel/always_38/case_1/stmt_2 -0.262485 -1.222029 0.176733 1.077357 -1.625832 2.126148 -0.275068 -1.313029 -0.394566 -0.567611 -2.649923 0.154828 -3.323124 0.383014 -0.326241 0.291106 -1.353472 -2.965082 -0.045623 -2.425974
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.008061 0.303801 -0.145633 -0.391291 0.358861 0.880413 -0.856548 -1.241750 -1.187504 0.986554 0.035850 0.856212 -0.681469 -0.662774 0.916235 3.051463 0.648162 -2.086638 -0.282900 -0.449815
wb_dma_ch_pri_enc/wire_pri30_out -0.740721 -0.609037 0.116115 1.086430 1.229816 1.454314 0.180720 -1.011491 -0.591025 0.071908 -1.354984 0.373050 -0.672344 0.642170 -0.765040 1.346781 -0.310496 -3.971811 0.590702 -0.922048
wb_dma_ch_sel/reg_ch_sel_d 2.694832 3.824378 1.581544 -0.299780 0.784219 3.170677 -3.034899 -0.942435 1.960814 -0.324931 -1.964262 -0.177970 1.090225 1.755511 1.468685 -4.769578 -0.742754 -4.266557 -2.675684 1.835350
wb_dma_ch_rf/assign_14_ch_adr0_we 0.015990 0.339045 1.628950 -2.853036 2.817263 1.495006 -0.874745 -2.744223 0.003719 0.252619 2.457113 -0.572380 3.167979 -1.029609 0.521545 -3.159787 6.138479 2.326078 0.879776 1.067782
wb_dma_rf/wire_ch1_csr 1.997368 -2.557213 0.422010 -1.812923 0.323934 -1.071157 0.461025 -2.950665 0.326024 -0.812106 -0.140408 0.506311 -3.168056 -0.768662 3.025316 -1.966709 2.945419 4.454036 -1.972852 -0.567255
wb_dma_inc30r/always_1/stmt_1/expr_1 1.509107 0.495105 0.367392 1.195401 3.234585 0.389511 -0.960532 1.690663 4.234282 2.180210 1.850432 0.206946 -2.679490 3.585497 0.590610 -3.530822 0.142733 0.610858 -1.422862 3.093455
wb_dma_rf/wire_pause_req 1.925977 2.943084 -0.439600 -2.858914 2.829761 0.054507 -0.057146 -4.574676 -1.672143 -1.291215 0.764855 -1.448465 2.269512 -3.853688 -2.329986 3.304103 1.459737 -2.314242 1.691528 -3.971406
wb_dma_ch_sel/assign_95_valid 0.620817 -1.617099 -2.262008 0.439123 0.840694 -0.186959 3.492576 -3.778902 0.809226 1.894150 0.696886 2.075827 -1.468697 2.534604 3.771931 -3.885515 1.028844 5.786707 -2.884782 2.331246
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.258394 1.630870 0.946119 -1.389079 -0.119882 0.303040 -0.660589 1.823031 1.045804 0.614680 0.983191 -0.928842 -1.261399 0.916789 -0.870441 0.568597 -1.092795 -1.189214 -1.054534 1.047441
wb_dma_ch_rf/reg_ch_stop -1.187312 0.777088 -0.810198 2.054210 1.689076 1.026058 2.790483 -1.633665 -0.976728 -0.844040 -2.657428 1.382157 3.637565 1.081352 -0.403046 -1.833612 -0.561648 -2.942085 0.194656 0.993582
wb_dma_ch_sel/assign_146_req_p0 0.265504 0.044779 -1.315531 0.063876 1.620398 -1.887560 2.006464 -0.544412 -0.638206 -0.610124 -0.728837 1.068555 3.669267 1.817927 -1.239169 -1.572604 -1.356508 2.062364 -0.823367 0.218731
wb_dma_ch_sel/always_45/case_1/stmt_1 0.806117 -0.807239 -0.495845 -0.725164 -0.023097 -0.742350 -1.864967 -0.047240 -0.362719 1.383477 0.440201 0.462543 1.043039 1.546436 1.285039 0.807420 -1.271529 0.760255 -1.764285 -0.231522
wb_dma_de/input_dma_abort -1.036558 0.994050 -0.784458 1.875467 1.671045 1.022313 2.873179 -1.742783 -1.010670 -0.920568 -2.725340 1.396847 3.559977 1.074891 -0.448230 -1.954010 -0.464335 -2.858974 0.044819 1.089421
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.745620 -0.588910 0.093719 1.105851 1.230935 1.439903 0.161855 -0.993954 -0.622941 0.079224 -1.368000 0.423289 -0.733641 0.620074 -0.748844 1.513753 -0.340634 -4.039660 0.575379 -0.976027
wb_dma_de/input_adr1 0.719526 -0.764016 -0.513831 -0.650946 -0.005284 -0.786218 -1.737656 0.018049 -0.331168 1.356091 0.424979 0.478510 1.101408 1.595048 1.313507 0.695873 -1.312912 0.735999 -1.723558 -0.152801
wb_dma_de/input_adr0 0.616247 -0.745453 1.550246 -2.235045 4.102546 2.427425 -3.832880 -2.091393 0.610587 1.544690 1.725283 -1.352905 4.471682 1.511262 -1.175463 -4.772910 3.911265 1.352956 0.573026 -0.775407
wb_dma_ch_arb/reg_next_state 2.761427 3.589325 1.661418 -0.462956 0.978489 3.090937 -3.095881 -1.068070 2.080390 -0.330138 -1.697183 -0.270314 0.914146 1.582932 1.518792 -4.793772 -0.357760 -4.070691 -2.566984 1.744086
wb_dma_wb_mast/input_wb_err_i -1.192561 0.843160 -0.836622 2.046782 1.681135 0.997597 2.785616 -1.625763 -1.029933 -0.856912 -2.735823 1.446587 3.600266 1.065809 -0.462830 -1.682660 -0.595062 -3.047321 0.204949 0.991847
wb_dma_wb_if/wire_wbs_data_o -0.852709 -2.553171 1.876034 1.092363 -3.851170 1.624388 0.133097 -0.472370 0.485922 -2.403179 -2.100485 -0.248015 -3.126151 -0.229847 2.897250 -0.600580 -2.134914 0.400293 -0.170680 -2.049024
wb_dma_de/assign_73_dma_busy 2.439884 3.849806 -0.421603 -3.805154 2.148414 -0.439757 -1.620596 -2.312994 0.156538 -0.181367 2.258451 1.281473 1.284572 -3.001404 -1.928650 3.186455 1.037305 1.051591 1.103222 -3.352186
wb_dma_de/always_22/if_1 1.854208 1.880973 0.101935 -2.002971 0.499081 0.431497 1.821837 -4.628695 0.711574 -0.845201 3.016977 -3.201416 0.288164 -1.578168 2.528629 0.910048 -1.001378 0.258640 -0.537437 -0.551381
wb_dma_rf/wire_ch2_csr 1.921460 -2.638603 0.172965 -1.693058 0.517544 -1.229648 0.722825 -3.075249 0.252959 -0.824405 -0.170114 0.473876 -3.149233 -0.775012 2.698461 -1.924533 3.002846 4.271595 -1.776281 -0.767885
wb_dma_de/input_de_start 3.725209 -0.101893 -4.215757 2.559158 1.413115 -0.245408 1.170553 -4.024790 -1.888520 2.066102 0.137321 0.231835 -2.118734 1.677666 -0.394808 2.345285 -1.931702 1.607864 -1.648379 -1.146023
wb_dma_pri_enc_sub/always_3/if_1 -0.788924 -0.656059 0.079692 1.055155 1.285072 1.381334 0.219731 -0.976977 -0.591093 0.134248 -1.308448 0.433003 -0.665290 0.629416 -0.750996 1.456470 -0.352301 -3.943789 0.565552 -0.938431
wb_dma_ch_pri_enc/wire_pri28_out -0.703062 -0.665982 0.145017 1.043432 1.311133 1.456059 0.202469 -1.053907 -0.562949 0.041158 -1.365530 0.368266 -0.660383 0.683429 -0.802173 1.286302 -0.343064 -3.972439 0.595697 -0.970036
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.064383 1.831434 -0.595238 0.870007 -0.606466 0.295819 -0.365453 -0.561299 -0.140394 0.464628 -1.647941 2.252757 4.970315 1.125633 4.339389 -3.147577 -1.454345 1.649018 -2.614392 2.333564
wb_dma_ch_sel/assign_132_req_p0/expr_1 -0.261676 2.709189 0.707146 -2.086521 0.599467 0.306258 -1.775680 1.675058 0.263540 0.746510 -1.012456 1.475679 3.011163 2.151948 -0.460548 -2.225511 -1.003286 0.666580 -2.558551 1.140308
wb_dma_ch_rf/always_25/if_1/if_1 4.687910 0.387715 -1.022063 1.009414 1.811319 -0.576260 -1.114632 -0.424187 0.517521 0.033405 0.846453 0.782712 -2.083930 0.336759 -1.036016 -0.028052 1.983221 -0.937555 -0.174558 1.630505
wb_dma_ch_sel/assign_98_valid/expr_1 1.377769 1.700148 -0.926485 -2.830211 2.208091 0.159592 1.737464 -2.230993 1.293274 1.926796 2.526061 -0.138818 0.725941 3.320485 0.094633 -4.550156 1.691311 4.031366 -3.005976 3.311202
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 0.141214 2.459671 -0.667478 -2.618204 -0.436914 1.053351 0.919931 -4.804114 0.536057 1.474859 2.090300 -3.538974 -1.482993 -1.578475 1.890586 -1.259712 1.558958 0.265409 -1.537896 -0.720445
wb_dma_ch_sel/reg_pointer 0.479964 0.524692 2.467436 -1.056097 1.361264 0.496688 0.558908 1.388968 2.011931 -2.454021 -0.218367 -2.811868 -1.150227 0.657919 -3.125743 -1.258310 -1.342085 -3.963737 0.792611 -0.440889
wb_dma_wb_if/input_wb_err_i -1.189389 0.860958 -0.739098 1.942142 1.594791 1.012038 2.688681 -1.554150 -1.009161 -0.830845 -2.699176 1.376753 3.411158 1.019705 -0.442070 -1.589646 -0.561130 -3.088124 0.172704 0.966350
wb_dma_rf/input_de_csr 0.684584 -1.551500 1.783527 0.144807 -1.428276 0.880811 0.686668 -0.572010 1.178943 -3.741503 -2.408312 -2.263493 -2.524548 -0.735840 -1.833267 -2.827837 -1.184740 -1.845939 1.248580 -2.902714
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.042111 0.326424 -0.160669 -0.299394 0.338119 0.848533 -0.753876 -1.194301 -1.205839 0.963045 -0.053014 0.901752 -0.604391 -0.619627 0.955012 2.960933 0.619936 -2.069304 -0.273136 -0.385911
wb_dma_ch_rf/always_5/if_1/block_1/if_1 1.474916 -0.381650 0.796897 -2.897872 -0.849154 -0.067020 -2.626268 -0.305568 0.645249 -0.163483 0.617930 -0.088427 -1.533678 0.329667 -0.394976 -0.622870 1.513844 1.043634 -0.508607 -0.854843
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.782677 -0.629114 0.072571 1.192839 1.301291 1.402717 0.288034 -0.996025 -0.569829 0.028919 -1.434696 0.382565 -0.611844 0.685914 -0.810723 1.311320 -0.400927 -4.004757 0.629827 -0.937103
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.012855 0.352637 -0.172155 -0.384545 0.361063 0.908192 -0.831260 -1.224421 -1.221910 0.991219 -0.016294 0.897894 -0.665315 -0.655778 0.956574 3.091625 0.658584 -2.105352 -0.315439 -0.386229
wb_dma_ch_rf/input_de_adr0_we -0.541304 -1.571321 -0.928897 1.488186 1.024984 -0.572872 -0.406327 -0.621962 0.467893 0.600141 0.390535 -0.811288 2.383086 0.159453 -0.344334 -2.123610 0.661765 0.286326 1.527461 -0.682990
wb_dma_ch_sel/assign_161_req_p1 -0.044002 0.292840 -0.182432 -0.289063 0.354679 0.856681 -0.795877 -1.206514 -1.245370 0.989043 -0.028759 0.875880 -0.677239 -0.660299 0.920376 3.085803 0.605444 -2.122604 -0.287563 -0.414566
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 0.194798 2.289869 -0.374328 -2.163029 -0.701608 1.591602 0.206104 -4.304005 0.602413 1.737902 1.590701 -3.612145 -1.031921 -0.976680 2.299660 -1.837834 1.428541 -1.166001 -1.794492 0.059194
wb_dma_ch_sel/assign_129_req_p0 0.786651 3.377449 -0.100100 -1.601074 -1.096284 -0.489363 0.568575 -0.033039 -1.191580 -0.270491 -0.612986 3.338669 1.682408 -0.362244 3.690644 1.458529 -1.307595 3.779494 -3.398007 1.939245
wb_dma_de/wire_de_ack 1.740167 -2.799473 0.087370 1.920077 0.817221 1.006019 0.245970 -2.583372 1.631475 -2.464627 -1.764642 -1.915839 -0.476222 0.445710 -2.151671 -4.110207 -1.445476 -0.560923 2.075777 -4.205550
wb_dma_ch_arb 2.794720 3.792454 1.278766 -1.012610 1.301599 1.932132 -2.513105 -0.784849 1.743831 -0.498537 -0.745059 0.060360 0.170770 0.669817 0.587017 -2.997961 0.025132 -2.106630 -1.961215 0.993653
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 -0.763236 -0.429193 0.692724 -0.597525 0.890777 1.127351 -1.202583 0.517726 -0.075252 -0.183458 -2.016595 -0.034212 0.565604 1.621298 -3.097934 -2.514655 0.731081 -2.263374 0.236208 -0.999207
wb_dma_pri_enc_sub/always_3/if_1/cond -0.049750 0.352654 -0.195389 -0.342379 0.352563 0.954394 -0.835726 -1.265637 -1.271724 1.044737 -0.022680 0.961374 -0.671549 -0.714678 1.010607 3.211928 0.641012 -2.257166 -0.298514 -0.412616
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.286494 1.630054 0.889811 -1.457098 -0.155510 0.331983 -0.784395 1.796932 1.011074 0.656821 1.047253 -0.919470 -1.302283 0.941975 -0.858573 0.677400 -1.084832 -1.176886 -1.064809 1.038285
wb_dma/wire_de_txsz_we -0.846853 -0.190236 -0.831184 0.703445 -2.608010 -1.099654 2.831292 -0.090427 -1.591810 -1.656113 -1.426991 2.511714 -0.080297 -0.902745 1.530017 1.980984 -2.883877 5.246346 -0.669444 -1.457771
wb_dma_ch_pri_enc/wire_pri16_out -0.805325 -0.633540 0.093309 1.174915 1.277400 1.406046 0.290777 -0.949023 -0.577171 0.056259 -1.452505 0.411014 -0.684049 0.698399 -0.828245 1.346186 -0.375779 -4.113859 0.624885 -0.943157
wb_dma_ch_pri_enc -0.742891 -0.634150 0.057256 1.181452 1.280423 1.402532 0.265770 -0.984150 -0.573485 0.040156 -1.425976 0.381161 -0.659462 0.706615 -0.821386 1.317500 -0.421889 -4.008711 0.607999 -0.926392
wb_dma_ch_rf/always_11/if_1/if_1/cond -0.015985 3.433314 -0.196794 -0.811725 -0.171701 1.089708 2.316672 -1.350868 -2.164529 -0.545566 -1.888242 2.812310 1.407616 -0.300330 1.646637 1.960357 -0.273468 -1.495346 -2.278538 2.292029
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.171474 1.590626 -0.637828 1.161708 -0.375376 0.244258 -0.183252 -0.598103 -0.149596 0.475441 -1.593800 2.294780 5.327211 1.190510 4.330883 -3.090326 -1.574031 1.805508 -2.396269 2.255919
wb_dma_ch_pri_enc/wire_pri7_out -0.749655 -0.628674 0.072257 1.202009 1.234521 1.405923 0.306730 -0.935296 -0.551810 0.040890 -1.417372 0.373730 -0.660913 0.707929 -0.854257 1.291558 -0.410522 -4.007159 0.613915 -0.908160
wb_dma_ch_sel/always_6/stmt_1/expr_1 0.917502 -2.903910 -1.445297 3.264766 0.292795 1.304550 0.091921 -2.090045 1.219942 -0.250108 -1.992721 -0.379645 -0.736685 2.245873 -1.724338 -3.852119 -2.411774 0.491716 1.154432 -3.482267
wb_dma_wb_if/wire_mast_err -1.225550 0.949009 -0.856662 2.161768 1.638766 1.008558 3.105922 -1.610399 -0.985493 -1.030318 -2.922576 1.478458 3.616555 1.176695 -0.485545 -1.977123 -0.736239 -3.015481 0.076416 1.190502
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 1.851407 3.140996 0.015258 -1.190837 -0.740586 0.968131 2.994727 0.400918 0.404278 -1.649749 -1.482011 1.444844 -3.182891 2.070950 -2.582967 0.121894 -3.984241 2.024523 -2.456897 -0.244908
wb_dma_wb_if/input_wb_cyc_i 1.609090 0.550909 0.866616 -3.311701 -3.855880 1.764670 -5.350751 -1.888810 -1.969798 0.595240 -1.437919 1.760546 0.808861 -1.240781 3.863768 -0.289011 0.845822 4.198879 -3.434390 -2.390379
wb_dma_ch_sel/assign_97_valid 0.918816 -1.085382 -1.959887 -0.052724 2.800522 -1.232462 4.344689 -3.149343 1.448859 1.184421 1.612509 1.533266 0.630636 3.096817 2.614851 -5.090543 1.218490 6.776752 -2.541156 3.174206
wb_dma/wire_mast0_drdy 0.008116 -1.241217 -2.192541 -3.052683 -3.147962 -0.597216 2.177598 -3.628265 -0.800010 0.194520 -1.861220 -1.898260 -3.590425 0.773455 -2.413752 -3.539912 0.299657 0.931901 -2.131732 -2.406405
wb_dma_ch_pri_enc/wire_pri8_out -0.714004 -0.624369 0.074203 1.119596 1.267858 1.451572 0.219437 -0.993854 -0.560273 0.034178 -1.390111 0.365008 -0.701966 0.674001 -0.796545 1.387175 -0.350390 -3.981824 0.632106 -0.960436
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.716935 -0.627335 0.097376 1.138287 1.283853 1.453046 0.268438 -1.017427 -0.534253 0.014842 -1.423877 0.406484 -0.659053 0.702236 -0.824553 1.280977 -0.387294 -4.004469 0.584577 -0.943726
wb_dma_wb_if/wire_pt_sel_o 1.107135 1.266290 1.695631 -2.547107 -2.863847 2.994882 -3.667464 -3.115028 -1.128716 -0.576431 -1.912859 1.061245 -4.741998 -1.243880 3.060588 0.825866 3.542957 1.086390 -2.435751 -1.914938
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.002348 0.284281 -0.176556 -0.355647 0.340440 0.906399 -0.803883 -1.236016 -1.199106 0.985701 -0.041835 0.863013 -0.677670 -0.697544 0.938766 3.088918 0.617799 -2.126587 -0.291481 -0.419786
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.766681 -0.441628 0.695241 -0.571888 0.860620 1.136003 -1.111061 0.455856 -0.080689 -0.261662 -2.033219 0.008715 0.605081 1.599378 -3.085630 -2.522369 0.674491 -2.225096 0.238366 -1.026424
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.817045 -0.708379 0.057989 1.272913 1.275153 1.411889 0.290683 -0.920382 -0.514066 0.009787 -1.466034 0.336133 -0.657429 0.728084 -0.888790 1.266741 -0.404426 -4.087194 0.675458 -0.931468
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 1.021600 0.870917 0.500645 -2.121892 -0.144809 -0.411566 -2.424625 1.849976 0.726534 1.891288 1.411102 -0.495284 -0.317681 2.527653 0.284237 1.341546 -2.430885 -0.571736 -2.738636 0.863736
wb_dma_ch_pri_enc/wire_pri22_out -0.801348 -0.640919 0.071759 1.203018 1.261116 1.385523 0.277493 -0.949552 -0.576797 0.086610 -1.385475 0.418111 -0.662823 0.678635 -0.823637 1.401867 -0.410083 -4.008060 0.635457 -0.917685
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.789871 -0.380803 0.699692 -0.650329 0.824767 1.086221 -1.168054 0.566010 -0.125908 -0.216476 -2.038634 0.010719 0.537732 1.610109 -3.171207 -2.419624 0.691602 -2.278481 0.205386 -0.961216
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.460017 1.626686 -0.903852 0.944951 0.469712 -0.336954 2.767570 -0.667947 -0.435690 -1.006056 -1.490416 1.077056 4.404020 0.526650 0.285095 -3.342603 -0.269518 0.910619 -0.506432 2.105111
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.121464 -0.078701 -1.375292 0.193747 1.647782 -1.937129 2.280290 -0.565896 -0.725971 -0.735343 -0.813320 1.196286 3.798873 1.817049 -1.241258 -1.433739 -1.530917 2.273699 -0.731840 0.087619
wb_dma_ch_sel/assign_135_req_p0 0.380519 0.067068 -1.320019 -0.155522 1.584572 -1.903504 2.001965 -0.605412 -0.739822 -0.641734 -0.632793 1.156441 3.530437 1.746837 -1.213570 -1.248392 -1.360913 2.352392 -0.898711 0.051549
wb_dma_ch_sel/wire_gnt_p0_d 3.102643 3.588415 1.895761 -0.563347 0.506637 2.465184 -2.813036 0.025599 3.080674 -1.145915 -1.588771 -1.153311 1.324671 2.188379 0.486816 -7.234743 -1.083616 -2.151583 -2.543019 1.859473
wb_dma_de/assign_20_adr0_cnt_next -2.453107 -0.563608 0.415080 0.224460 -1.199820 -0.750831 2.551835 -0.847141 0.154391 -1.567058 0.216379 -0.050478 0.205517 -1.299351 1.990867 -0.015902 1.002952 0.618366 1.090675 0.403897
wb_dma_wb_if/inst_check_wb_dma_wb_if 1.519920 1.703329 0.284980 -2.898850 -0.849801 0.828083 -2.652150 -1.718629 -1.200863 0.282511 -0.731876 -0.071699 -2.956115 -0.501583 -0.795695 0.150837 4.015439 1.282310 -1.833243 -0.940523
wb_dma_ch_sel/assign_153_req_p0 0.291563 -0.039478 -1.335763 0.044535 1.640135 -1.874196 2.038594 -0.671793 -0.686030 -0.673082 -0.656685 1.084730 3.631687 1.723520 -1.253737 -1.412402 -1.305025 2.346238 -0.721137 -0.050016
wb_dma_de/assign_82_rd_ack/expr_1 0.204056 1.920749 -0.217866 -0.650922 -1.687925 0.934131 3.182579 -1.417218 -1.932732 -2.167082 -2.995862 2.274535 -2.523612 -0.656944 -0.769602 1.827408 -1.338500 0.076048 -1.391349 -0.872711
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 -0.302832 0.416072 -1.081174 0.718347 -0.846836 0.293154 2.755161 -2.001017 -1.486317 -1.564739 -2.510279 1.536716 -0.156220 -0.638743 -0.939362 -0.174426 -0.675834 0.707172 0.057616 -1.537262
wb_dma_de/reg_de_csr_we -0.410186 -0.505831 3.553315 0.515202 -2.734804 1.899963 3.769583 -0.786869 0.575201 -6.707178 -4.583090 -0.515614 -0.919506 -0.390917 1.335650 -3.304365 -2.901498 -1.592652 -0.192180 -0.886758
wb_dma/wire_wb0_ack_o 2.883826 0.217215 -0.075248 -3.065417 -1.693719 0.131913 -2.281856 -1.315474 -1.202253 0.117865 -0.674235 -1.239948 -0.293115 -1.234882 -1.276855 0.529745 -0.397795 -0.159858 -1.611957 -2.653631
wb_dma_ch_sel/always_9/stmt_1/expr_1 -0.701134 -0.988562 0.270218 1.445937 0.896294 0.524073 1.037380 0.239478 0.678995 -0.983368 -1.365963 -0.538528 -0.060512 1.363989 -1.780186 -1.751483 -1.014383 -1.910806 0.893707 -0.539800
wb_dma_ch_pri_enc/wire_pri23_out -0.668773 -0.594676 0.150479 0.959579 1.299430 1.469332 0.110153 -1.087153 -0.584873 0.082975 -1.273361 0.365253 -0.752657 0.605444 -0.739082 1.435913 -0.260564 -3.923449 0.580392 -0.971925
wb_dma_ch_sel/assign_103_valid -0.567089 0.775187 -0.961633 0.980779 1.741609 -1.102168 4.071332 -0.655758 -0.380266 -2.016476 -1.329388 0.826932 2.984918 0.399599 -2.410485 -2.367096 -0.292262 1.526657 0.906706 0.346745
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 0.043578 -1.268318 -1.258020 -0.000224 1.359554 -2.017137 0.041306 -0.658694 -0.164844 0.451370 1.946155 -0.548637 0.870954 -1.451890 -1.488679 0.698557 1.654907 2.840374 2.070729 -1.829016
wb_dma_rf/wire_ch1_txsz -0.435483 -1.240836 0.119743 1.286597 -1.562679 2.057407 -0.074189 -1.219042 -0.408782 -0.586828 -2.741688 0.237392 -3.130059 0.434150 -0.383236 0.300245 -1.476461 -3.017283 0.000963 -2.339660
wb_dma_de/always_23/block_1/stmt_13 3.016916 -1.748642 -3.040169 4.183873 2.257040 -0.608179 1.724352 -1.805555 1.788926 -0.029676 0.331459 0.151776 -3.045873 1.383429 -3.331803 -2.212238 -0.900766 2.389638 2.193227 -2.201810
wb_dma_de/always_23/block_1/stmt_14 1.182957 6.438913 1.345336 -5.109927 0.263095 -0.328098 4.644466 -0.525007 -2.244402 -2.408161 3.667609 -0.312248 1.321063 -3.582700 -1.199078 4.383065 2.586351 2.184700 -0.532279 3.961297
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 0.325474 3.335423 0.750799 -1.965007 -1.892334 1.161363 2.398793 0.601371 -0.752591 -1.505249 -1.884032 1.249075 -3.769369 0.273815 -1.499212 2.269495 -2.416437 -0.944454 -2.358970 0.219907
wb_dma_ch_rf/assign_25_ch_adr0_dewe -0.477390 -1.509972 -0.888591 1.366416 0.965736 -0.584322 -0.440727 -0.605573 0.472529 0.606562 0.398340 -0.786910 2.268593 0.092496 -0.313282 -2.063020 0.677011 0.292962 1.476169 -0.675085
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 0.807694 -0.798997 -0.481957 -0.726140 -0.063706 -0.777055 -1.831550 -0.020929 -0.329950 1.394514 0.402996 0.477833 1.071282 1.610556 1.302497 0.751906 -1.305460 0.733686 -1.759630 -0.208721
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 -0.172148 2.230949 -0.079757 -0.342775 0.797062 -0.593028 4.576070 0.017822 -0.906305 -2.667696 -1.714444 1.656755 0.699819 0.275514 -2.065055 -0.149068 -1.039445 1.254470 -0.509535 0.970298
wb_dma_ch_rf/input_ch_sel 2.126158 0.723205 0.502982 -2.083270 1.237091 -0.364484 -1.487118 -2.735003 1.650296 -2.820258 0.675634 -1.490755 1.133694 -3.872715 -3.389338 -1.083906 0.567828 -0.107250 3.711511 -6.276720
wb_dma_ch_sel/always_45/case_1/stmt_2 0.279867 1.630941 0.917461 -1.480525 -0.134381 0.298518 -0.789432 1.862971 1.038783 0.693565 1.112747 -0.909037 -1.348732 0.925624 -0.844592 0.708278 -1.074970 -1.175082 -1.086099 1.087682
wb_dma_wb_if/wire_wb_addr_o 0.222553 0.139989 0.233543 0.135568 -0.893248 0.589087 -2.914864 0.082536 0.254409 1.452114 -0.243367 1.353553 1.213240 0.782105 4.211430 0.008261 -1.410033 0.869095 -2.135138 0.411341
wb_dma_ch_rf/wire_ch_txsz_we 1.858428 2.956363 -0.030790 -0.937978 -0.606999 1.071103 3.143415 0.247632 0.411989 -1.762435 -1.680912 1.488799 -3.087222 2.252635 -2.608269 -0.137739 -4.129627 1.976153 -2.427228 -0.352692
wb_dma_de/assign_70_de_adr1/expr_1 0.337420 1.599864 0.893557 -1.493493 -0.134607 0.316218 -0.801328 1.694191 0.958104 0.719089 1.078972 -0.903140 -1.259025 0.885326 -0.783635 0.671114 -0.991213 -1.072172 -1.105080 1.018411
wb_dma_ch_sel/assign_116_valid -0.661097 0.780656 -0.965297 0.963219 1.729939 -1.242447 4.157490 -0.469856 -0.453107 -2.041928 -1.283747 0.857605 2.979475 0.335096 -2.444360 -2.189286 -0.337557 1.635072 0.923902 0.379824
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 0.341925 -2.429267 -1.645111 3.466141 3.262746 0.542883 0.693695 -1.735859 1.175219 0.358479 -0.797926 -0.267972 2.071435 2.680218 -2.413928 -3.197670 -1.464244 -0.645000 1.929095 -2.047884
wb_dma_ch_rf/always_22/if_1/if_1/cond -2.602417 -0.586469 0.406716 0.348870 -1.223057 -0.823681 2.577278 -0.778413 0.250765 -1.508735 0.255857 -0.056764 0.339804 -1.291513 2.104624 -0.153673 1.041679 0.615222 1.128463 0.541406
wb_dma_wb_mast/wire_wb_addr_o 0.140249 0.191659 0.237352 0.323882 -0.952233 0.594092 -2.791887 0.152399 0.304979 1.442103 -0.331195 1.435372 1.257427 0.823016 4.316538 -0.023349 -1.482683 0.905628 -2.152157 0.523134
wb_dma_ch_rf/reg_ch_csr_r2 -0.142720 3.314307 -0.227981 -0.627409 -0.195826 1.043980 2.431254 -1.211531 -2.141766 -0.570598 -1.932351 2.812291 1.457799 -0.257666 1.647264 1.939116 -0.420120 -1.448950 -2.164128 2.278893
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 4.574370 0.408298 -1.052833 1.099054 1.784649 -0.534962 -0.961089 -0.421903 0.572098 -0.003578 0.717768 0.775294 -1.982365 0.455729 -1.040407 -0.189154 1.816618 -0.963834 -0.164704 1.686590
wb_dma_de 1.387330 1.584049 0.047658 -3.210728 0.826081 0.726838 0.075229 -4.332569 0.695370 0.431462 2.525108 -2.008429 -0.250491 -0.872862 1.574026 -0.315914 1.139705 1.101723 -0.935452 -0.986295
wb_dma_wb_slv/wire_wb_data_o -1.050265 2.722697 0.568834 -2.881356 -1.239164 1.960630 -2.809491 -0.351163 -0.827230 3.137447 3.123389 -0.128475 1.816505 -4.133208 3.440125 1.992951 1.023525 0.280672 -0.546554 0.400230
wb_dma_inc30r/always_1/stmt_1 1.887561 2.504314 0.881219 1.694313 2.574838 1.373403 -0.698694 1.842302 3.862842 2.069554 1.898769 1.923443 -3.015470 1.272820 3.714252 -2.531449 1.479613 1.599440 -1.887901 5.233275
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.017169 0.373484 -0.175132 -0.307385 0.376963 0.933149 -0.846250 -1.227764 -1.242089 1.007841 -0.027234 0.924444 -0.665724 -0.700936 0.963584 3.173053 0.649201 -2.222663 -0.285753 -0.393660
wb_dma_ch_sel/assign_127_req_p0 -0.019904 3.064884 -0.071531 -0.380376 -0.519445 0.171177 3.213557 -0.045520 -0.949563 -1.618080 -1.903395 1.941202 2.120875 0.430327 0.693702 -1.180761 -0.964393 0.614793 -1.967146 2.780737
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 -0.785523 -0.674585 0.058019 1.272409 1.249573 1.352070 0.400827 -0.885409 -0.516752 -0.014578 -1.456023 0.379989 -0.649236 0.732336 -0.858506 1.249797 -0.468870 -3.953630 0.643604 -0.900598
wb_dma_ch_sel/assign_94_valid 3.754023 0.017055 -4.207364 2.418061 1.463567 -0.277787 1.227551 -4.034501 -2.023716 2.045861 0.219076 0.261356 -2.076615 1.582899 -0.470277 2.672965 -1.919539 1.627598 -1.610868 -1.236289
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 1.801179 3.359662 -0.141003 -1.488695 -0.398800 1.918768 2.136893 -0.961919 -0.758452 -0.648390 -1.596831 2.348242 -3.735319 1.508818 -1.503047 2.974182 -3.445645 -0.047272 -2.829310 -0.707582
wb_dma_ch_pri_enc/wire_pri12_out -0.813572 -0.629744 0.075183 1.206696 1.262741 1.396904 0.334408 -0.942686 -0.562287 0.013334 -1.449739 0.369816 -0.635445 0.735246 -0.839119 1.263734 -0.436684 -3.970584 0.640315 -0.912763
wb_dma_ch_rf/always_20/if_1/block_1 -0.144029 0.076243 1.427080 -2.630235 2.809577 1.360777 -0.987980 -2.764436 -0.061936 0.320539 2.374184 -0.523313 3.263109 -1.118479 0.436190 -2.953007 6.065014 2.271590 1.085583 0.691440
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.781211 -0.438141 0.728699 -0.590277 0.878230 1.112383 -1.151666 0.544838 -0.068298 -0.233389 -2.025512 0.000132 0.517439 1.651950 -3.141425 -2.488153 0.666791 -2.261078 0.255085 -0.989321
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 -0.823473 2.349626 0.093274 0.782873 0.740976 1.633230 3.366484 -0.979521 -1.461574 -1.522999 -3.237506 2.247575 1.438653 1.076858 -0.143342 0.207380 -1.366107 -3.386631 -1.253477 1.688797
wb_dma_de/always_23/block_1/case_1/block_5/stmt_2 0.566744 0.286803 -0.330440 -1.451533 0.350814 -1.384597 0.445276 -0.103901 -0.633851 -0.155317 1.522566 0.285760 -1.401080 -1.459795 -1.112557 2.662144 0.965170 2.550395 0.471279 -1.112040
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 0.286858 -0.913870 1.738240 0.111239 1.453984 0.172151 1.087129 -0.239230 1.039657 -3.084646 -1.073857 -2.095277 0.016720 -0.452937 -2.367732 -1.802792 -0.127215 -3.003755 1.918515 -1.451071
wb_dma_wb_if/input_slv_din -1.134715 2.814277 0.565295 -2.905052 -1.372981 2.089571 -2.761472 -0.322020 -0.821825 3.125871 3.030990 -0.118255 1.939767 -4.176220 3.577491 1.740514 0.894739 0.276927 -0.623456 0.520632
wb_dma_ch_sel/assign_94_valid/expr_1 3.740957 0.009188 -4.142251 2.479490 1.462284 -0.310125 1.079936 -3.968901 -1.909578 2.033566 0.181715 0.201689 -1.981033 1.638962 -0.465396 2.462736 -1.936688 1.514981 -1.610626 -1.155450
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -1.930737 -0.485931 -0.586813 2.044579 1.245532 -1.267758 4.264300 0.511984 -1.072157 -1.932728 -1.409824 2.160782 2.314578 0.629972 -0.885018 1.449569 -2.712023 2.233981 0.946169 -0.573077
wb_dma_de/always_21 -0.804456 -3.120120 -0.527959 2.872024 -1.136222 0.651692 0.167678 -0.631052 1.250095 -1.010963 -2.266879 -1.525598 -0.441908 1.147502 -1.576057 -4.702032 -1.399219 -0.463169 1.647870 -2.693437
wb_dma_de/always_22 1.941706 2.059680 0.035779 -2.279236 0.491424 0.504808 1.667748 -4.738827 0.755316 -0.623054 3.090381 -3.403423 0.117504 -1.584653 2.372094 0.875497 -0.879760 0.043147 -0.700466 -0.569883
wb_dma_de/always_23 1.911120 2.185976 -0.121690 -2.081475 0.409167 0.361507 2.032355 -4.712531 0.743971 -0.805631 2.966739 -3.373365 0.135808 -1.629647 2.219775 0.789150 -1.075774 -0.027682 -0.568201 -0.545780
wb_dma_ch_pri_enc/wire_pri1_out -0.826420 -0.644199 0.095953 1.184396 1.321651 1.416624 0.327737 -1.001253 -0.558835 0.028138 -1.434515 0.400190 -0.603936 0.708490 -0.802637 1.286191 -0.390199 -4.037485 0.602503 -0.885352
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.014647 0.343441 -0.161968 -0.342775 0.318906 0.858534 -0.820876 -1.205919 -1.231444 1.005238 -0.016642 0.900861 -0.723481 -0.712229 0.940496 3.156099 0.652013 -2.185228 -0.285189 -0.425546
wb_dma_de/assign_78_mast0_go -0.050383 0.265757 -0.183766 -0.291426 0.319775 0.833348 -0.827872 -1.172151 -1.170095 0.959580 -0.042840 0.851268 -0.707172 -0.665425 0.899608 3.006204 0.635597 -2.125078 -0.252500 -0.406868
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond 0.810017 -0.795725 -0.483840 -0.789203 -0.072010 -0.795794 -1.898649 -0.062348 -0.358572 1.404587 0.475553 0.428076 1.007697 1.578422 1.330872 0.799775 -1.276718 0.812127 -1.774551 -0.254345
wb_dma_de/wire_dma_done 3.829129 1.226693 -1.832174 2.112335 2.512687 -0.016091 3.830206 -3.456956 0.168753 -2.509316 -1.109363 1.142202 -1.657786 -0.584236 -2.162420 -0.522639 -0.374106 -0.024083 0.950589 -0.862656
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.118171 -0.103618 -1.376536 0.252716 1.670201 -1.949905 2.201238 -0.486633 -0.716160 -0.701070 -0.822128 1.174271 3.815407 1.893109 -1.214899 -1.448425 -1.588540 2.247107 -0.725895 0.071285
wb_dma_rf/input_wb_rf_adr 2.079548 -0.985323 2.125955 -1.826263 4.459215 3.238922 -2.421286 -4.403846 -0.770775 0.752198 2.531706 1.934730 0.368633 -0.408474 4.312103 4.312210 1.327533 3.970822 -0.520158 -2.868496
wb_dma_wb_if 3.440975 -0.037801 2.084685 -5.597479 -1.177078 1.611400 -3.970228 -3.612046 -1.144737 -0.246165 0.997432 -1.987234 -1.935428 -0.349597 1.476021 0.676867 3.173150 1.100758 -2.774359 -1.815989
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond -0.418897 -0.397542 3.467584 0.490847 -2.772308 1.876440 3.797050 -0.693582 0.559405 -6.622478 -4.563872 -0.467258 -0.934720 -0.420736 1.307129 -3.207617 -2.890183 -1.633374 -0.270058 -0.761382
wb_dma_ch_pri_enc/wire_pri25_out -0.689460 -0.640608 0.105160 1.029334 1.305079 1.484931 0.146950 -1.094035 -0.605837 0.124963 -1.305390 0.371563 -0.715336 0.621520 -0.746299 1.438474 -0.279485 -3.959382 0.563330 -0.973504
wb_dma_wb_mast/reg_mast_cyc -0.039930 0.339251 -0.174672 -0.374802 0.352187 0.894694 -0.845436 -1.286455 -1.238840 1.042397 -0.014847 0.916681 -0.628401 -0.657688 0.998406 3.120914 0.693980 -2.166549 -0.298421 -0.395638
wb_dma_ch_rf/input_wb_rf_we 3.272083 0.129476 1.806581 -5.447571 0.231317 1.505343 -2.877732 -2.789479 2.834574 -0.614426 2.523130 2.901032 -1.839422 1.188535 2.261240 -1.903415 1.913793 0.956090 -1.251456 -0.286582
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -0.040063 0.197160 1.551407 -2.753976 2.671136 1.423265 -0.902239 -2.844254 0.005319 0.246883 2.486182 -0.594760 3.012286 -1.193131 0.693955 -2.908847 6.126921 2.390726 0.929942 0.882798
wb_dma_ch_rf/always_20 -0.039917 0.265193 1.557766 -2.766303 2.859501 1.432701 -0.993044 -2.647641 -0.075114 0.284872 2.477747 -0.562527 3.256883 -1.143975 0.380275 -2.929172 6.222299 2.324955 1.050239 0.983010
wb_dma_de/always_6/if_1 1.715068 3.100339 -0.293853 -1.204275 -0.467817 1.781067 2.417251 -0.805586 -0.803074 -0.787965 -1.715736 2.337931 -3.915332 1.542612 -1.825092 3.004556 -3.641750 0.023064 -2.591995 -0.900651
wb_dma_wb_slv/always_4/stmt_1 -1.388284 -5.147875 2.106385 -2.648315 2.174227 2.581874 -0.915438 -3.887473 -0.745679 1.013128 1.929401 -1.431260 1.619037 3.526646 4.165039 -0.114450 -1.738510 6.290817 -1.778726 -2.885703
wb_dma_de/assign_3_ptr_valid 0.546701 0.664425 2.596660 -1.234228 1.334433 0.500311 0.422737 1.490720 2.073920 -2.390452 -0.078892 -2.987927 -1.300503 0.586626 -3.182955 -1.185937 -1.319738 -4.122877 0.780513 -0.441245
wb_dma_wb_mast/input_pt_sel -1.587442 -1.226146 2.317819 1.794309 -4.276188 3.760097 -1.721827 -1.399251 -0.079174 -1.184596 -2.741702 1.652903 -3.184462 -1.521724 6.951756 1.474389 -1.691836 -1.343008 -0.883042 -1.557432
wb_dma_ch_pri_enc/wire_pri15_out -0.770865 -0.602752 0.100913 1.173733 1.281496 1.462471 0.238659 -0.983049 -0.638662 0.085232 -1.427638 0.452084 -0.726479 0.646324 -0.766303 1.494176 -0.407486 -4.130725 0.625385 -0.966165
wb_dma_wb_slv/input_wb_we_i -4.895671 -3.992722 0.154514 3.422631 -0.891501 -0.619006 2.402635 -2.382827 -1.542054 -1.074069 -1.063132 2.644122 5.680348 0.407215 7.836222 2.455662 -2.527433 0.535586 0.570919 -0.404832
wb_dma_de/reg_tsz_cnt_is_0_r 0.908321 2.516420 -0.281947 -1.745366 -3.038384 -0.379890 3.038181 -0.509145 -1.387158 -2.345510 -1.753951 1.885694 -1.891441 -1.290271 0.085217 0.379041 -1.078022 4.017488 -2.008384 0.016463
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -0.481184 1.990663 1.966555 0.321400 -0.141608 1.142421 7.657534 -0.724291 -1.022807 -4.273824 0.386938 1.534347 -2.932562 -1.513563 1.429957 3.476649 -0.019503 0.363546 0.126005 3.659200
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 -0.767829 -0.602760 0.041056 1.165108 1.272542 1.394875 0.275630 -1.012101 -0.595876 0.041097 -1.387835 0.417885 -0.652393 0.659110 -0.780087 1.396733 -0.383012 -4.016693 0.576759 -0.929306
wb_dma/wire_mast1_drdy 0.248947 2.447380 0.269631 -0.241200 0.679942 1.691120 1.775236 -0.962705 -1.075460 -1.058416 -2.504395 1.204058 -0.235510 0.434828 -1.228154 0.182501 -0.000256 -4.055788 -0.999565 1.226485
wb_dma_ch_rf/wire_ch_csr_we 0.934601 2.580244 1.300871 -4.122471 0.177198 2.414196 -0.006527 -3.511632 2.374923 0.146018 2.409443 1.188906 0.228684 -1.111056 3.577606 -3.579401 1.226025 1.222137 -1.549512 0.762091
wb_dma_ch_pri_enc/inst_u9 -0.779766 -0.651021 0.113867 1.204880 1.229832 1.373017 0.322705 -0.873669 -0.529208 -0.021176 -1.408302 0.334085 -0.622189 0.739077 -0.863351 1.184272 -0.415006 -3.961680 0.634255 -0.936703
wb_dma_ch_rf/assign_8_ch_csr 1.880124 2.150779 0.615038 -5.115900 0.565477 1.199048 -2.100772 -3.874460 -0.188424 0.896519 2.329471 -0.622929 0.222252 -3.119359 2.304434 -0.585494 2.091475 1.826780 -1.595107 -1.482347
wb_dma_ch_rf/wire_this_ptr_set 0.338367 -0.983769 1.833883 0.047138 1.475966 0.236877 1.080368 -0.311962 1.132288 -3.196959 -1.120957 -2.215575 -0.083624 -0.481825 -2.389777 -1.892091 -0.059929 -3.028988 1.946682 -1.509847
wb_dma_ch_pri_enc/inst_u5 -0.817156 -0.655690 0.065115 1.172217 1.263009 1.374510 0.298490 -0.906723 -0.571395 0.040918 -1.433820 0.372883 -0.635016 0.697246 -0.846612 1.326119 -0.420694 -3.994011 0.657037 -0.951285
wb_dma_ch_pri_enc/inst_u4 -0.731691 -0.613229 0.071793 1.097147 1.276646 1.470941 0.242761 -1.042739 -0.618863 0.069136 -1.377481 0.397887 -0.659045 0.639293 -0.746496 1.399266 -0.320699 -4.046226 0.558869 -0.919439
wb_dma_ch_pri_enc/inst_u7 -0.693619 -0.616709 0.126551 1.074629 1.268162 1.431031 0.251898 -1.031522 -0.588259 0.062015 -1.366294 0.402244 -0.676722 0.665824 -0.787104 1.316432 -0.329378 -3.966086 0.589350 -0.914496
wb_dma_ch_pri_enc/inst_u6 -0.774596 -0.615755 0.063010 1.149875 1.273217 1.423302 0.258982 -1.015450 -0.588598 0.050886 -1.386018 0.399401 -0.676073 0.680850 -0.769342 1.389127 -0.373298 -4.020747 0.607238 -0.936494
wb_dma_ch_pri_enc/inst_u1 -0.733915 -0.661494 0.048231 1.111277 1.208623 1.366115 0.219034 -0.957068 -0.591974 0.064394 -1.372309 0.407578 -0.704320 0.601088 -0.773733 1.449884 -0.371345 -3.963285 0.614761 -0.978648
wb_dma_ch_pri_enc/inst_u0 -0.728043 -0.664625 0.100081 1.096130 1.239350 1.395111 0.226689 -0.970861 -0.544050 0.009604 -1.345995 0.348654 -0.713584 0.667912 -0.836033 1.282307 -0.341659 -3.959825 0.601246 -0.955890
wb_dma_ch_pri_enc/inst_u3 -0.715017 -0.632924 0.073111 1.088163 1.270084 1.438008 0.211993 -1.023076 -0.564552 0.087926 -1.362133 0.376344 -0.677142 0.647592 -0.776348 1.400707 -0.306578 -3.995111 0.618240 -0.930466
wb_dma_ch_pri_enc/inst_u2 -0.769368 -0.625772 0.085229 1.180041 1.235053 1.441737 0.297571 -0.940188 -0.597500 0.024606 -1.468204 0.426450 -0.674604 0.672242 -0.822710 1.361008 -0.399109 -4.094249 0.622397 -0.929605
wb_dma/wire_de_start 3.786136 -0.164362 -4.176125 2.538537 1.499777 -0.316465 1.126385 -3.913530 -1.824468 2.014044 0.216217 0.239426 -2.246304 1.651526 -0.601335 2.430716 -1.845680 1.604766 -1.460149 -1.253779
wb_dma_ch_sel/assign_130_req_p0/expr_1 0.742102 3.216912 -0.177246 -1.519114 -1.093282 -0.573885 0.561496 -0.014486 -1.239428 -0.132178 -0.512983 3.432907 1.815517 -0.225656 3.811287 1.584665 -1.476849 3.923724 -3.456673 1.927124
wb_dma_rf/wire_ch_stop -1.081979 1.023352 -0.739241 1.900867 1.611013 1.117446 2.868354 -1.643933 -1.045801 -0.950851 -2.804355 1.428517 3.323894 1.029884 -0.518589 -1.716473 -0.557101 -3.115762 0.056998 1.040211
wb_dma/wire_mast0_dout 4.010298 -1.998010 2.421713 -3.939908 -0.913632 0.260928 -2.423969 -3.151720 -1.264956 -2.630782 0.466955 -2.471783 -0.872520 -1.075681 0.663453 -0.398004 2.391688 1.868470 -1.452674 -2.446607
wb_dma_ch_rf/input_de_adr0 0.446282 0.712209 0.458484 -3.246530 1.312459 0.614741 -0.926347 -2.766704 -1.194693 0.286664 2.851018 -1.113003 2.740135 -2.538020 -1.214894 -1.075883 6.577501 1.506128 1.871607 0.238153
wb_dma_ch_rf/input_de_adr1 0.227528 1.619877 0.919478 -1.395237 -0.171295 0.331288 -0.729987 1.902897 1.077300 0.673421 1.010353 -0.925347 -1.339281 0.951452 -0.902526 0.613125 -1.090619 -1.228300 -1.076462 1.042322
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.052769 0.347324 -0.171995 -0.312550 0.353554 0.909601 -0.802033 -1.215053 -1.254670 1.007478 -0.060173 0.919501 -0.640153 -0.672180 0.940331 3.078783 0.610294 -2.196449 -0.258934 -0.403037
wb_dma_wb_if/input_wbs_data_i 3.949468 -1.881306 2.539880 -3.872749 -0.805134 0.251745 -2.367022 -3.002239 -1.157398 -2.659695 0.560722 -2.401709 -0.934579 -1.158083 0.729107 -0.236222 2.486316 1.876585 -1.345826 -2.353114
wb_dma_de/reg_tsz_dec 0.757342 2.499403 -0.360568 -1.455588 -3.018021 -0.502296 3.295758 -0.387875 -1.459435 -2.436672 -1.879706 2.069957 -1.731729 -1.281712 0.068675 0.579579 -1.326615 4.111396 -1.933120 0.043521
wb_dma_ch_sel/input_ch0_am0 -2.534080 -0.612028 0.388169 0.212788 -1.205591 -0.818209 2.484040 -0.832724 0.201916 -1.468596 0.294117 -0.105539 0.280138 -1.330048 2.045140 -0.106409 1.068487 0.609742 1.105833 0.418534
wb_dma_ch_sel/input_ch0_am1 1.810936 0.913637 -1.348223 2.211104 1.543546 -0.582985 1.216042 0.143209 1.121184 0.344167 0.857075 0.344881 -1.169535 0.534456 -0.525595 -0.802828 0.480662 -0.434845 0.398353 2.219183
wb_dma_ch_sel/assign_162_req_p1 -0.038135 0.294853 -0.195846 -0.247417 0.356373 0.860616 -0.763772 -1.162899 -1.205928 0.981924 -0.055265 0.868592 -0.670340 -0.642961 0.874674 3.075141 0.585908 -2.159000 -0.236282 -0.385416
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 0.376376 -0.683394 0.096802 0.099578 -3.054252 0.689811 -0.418655 -0.256475 0.173731 -0.665038 -1.413212 -0.215484 -2.727239 -0.291221 0.447407 -1.049243 -1.131323 0.987963 -0.665022 -1.534916
wb_dma_rf/wire_ch5_csr 2.198398 0.079596 1.084245 -4.037826 0.146845 0.044450 -1.058811 -2.438391 0.069707 -0.288359 0.412121 -0.586583 -2.685734 -0.385931 0.878719 -1.808579 3.303352 2.550428 -2.578284 -0.273913
wb_dma_ch_rf/wire_ch_am1_we 4.589443 0.404504 -1.019422 1.027056 1.750432 -0.528040 -0.983117 -0.381483 0.521802 -0.049966 0.707172 0.787403 -2.066018 0.387096 -1.062506 -0.143627 1.845850 -1.019099 -0.176793 1.645510
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.086767 0.348110 -0.205632 -0.291552 0.367570 0.895314 -0.807146 -1.211111 -1.274794 1.012257 -0.059408 0.923618 -0.649904 -0.692228 0.919912 3.199184 0.615521 -2.222646 -0.250577 -0.440324
wb_dma_ch_rf/always_2/if_1/if_1/block_1 0.559369 0.623657 2.525397 -1.277274 1.314041 0.502866 0.424020 1.439888 2.018701 -2.369860 -0.102512 -2.911883 -1.277938 0.571051 -3.105774 -1.155437 -1.291696 -3.988302 0.730678 -0.457768
wb_dma_inc30r/wire_out 1.277437 4.290383 1.129498 -1.342854 0.747715 1.729516 -1.601908 -0.187250 2.619102 1.298373 2.058754 0.989401 -2.067210 -0.579238 2.732880 -2.540685 4.572397 0.209342 -1.296004 4.280960
wb_dma_ch_pri_enc/reg_pri_out -0.784477 -0.667705 0.084310 1.169930 1.263269 1.414843 0.273548 -0.944492 -0.583763 0.016091 -1.427456 0.356597 -0.728170 0.683609 -0.846469 1.363924 -0.400579 -4.116381 0.658868 -0.969941
wb_dma/input_wb0_we_i -4.956182 -3.891041 0.031557 3.475496 -0.963045 -0.656940 2.439870 -2.377979 -1.663094 -1.018245 -1.187343 2.779298 5.861693 0.458975 7.903272 2.616944 -2.723604 0.433341 0.532715 -0.444250
wb_dma_de/always_2/if_1/if_1/stmt_1 1.740134 2.397314 0.130869 -1.168817 1.784462 0.403418 -0.555354 -1.573924 1.612471 0.739625 2.226942 0.723605 -1.624890 -0.972256 1.006132 -2.512758 6.189214 0.965764 -0.013686 3.159513
wb_dma_ch_rf/wire_ch_txsz_dewe -0.842386 -0.260091 -0.768790 0.664674 -2.633865 -1.037565 2.673524 -0.038248 -1.554428 -1.614367 -1.441145 2.427316 -0.219819 -0.869607 1.477956 2.031827 -2.855123 5.094012 -0.639746 -1.516467
wb_dma_de/always_22/if_1/stmt_2 2.019414 2.102517 0.003157 -2.049191 0.722875 0.490160 1.997661 -4.688334 0.753492 -0.831094 3.065767 -3.314760 0.141885 -1.483784 2.069790 0.937799 -1.035331 -0.220067 -0.462349 -0.524961
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.780663 -0.720406 0.051127 1.209206 1.225013 1.339987 0.280529 -0.876208 -0.544058 0.022079 -1.440629 0.339488 -0.650328 0.704258 -0.915575 1.261993 -0.418196 -3.953383 0.674753 -0.956676
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 4.536875 0.319402 -1.071307 1.037762 1.798518 -0.509518 -1.027601 -0.512273 0.549001 0.082874 0.854217 0.680102 -2.044704 0.360536 -0.883900 -0.148248 1.941066 -0.870964 -0.121712 1.598289
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.244173 -0.020580 -1.329378 0.187831 1.656257 -1.885695 2.136587 -0.473953 -0.653787 -0.713336 -0.832981 1.112539 3.701667 1.876275 -1.338177 -1.542030 -1.542548 2.086854 -0.725470 0.124934
wb_dma/wire_de_ack 1.744291 -2.777427 -0.035443 1.922168 0.834674 0.946815 0.196543 -2.503489 1.581030 -2.301017 -1.687656 -1.831990 -0.567475 0.591258 -2.160018 -3.963759 -1.525173 -0.530171 1.985322 -4.207375
wb_dma_wb_mast/always_1/if_1 4.046151 -1.851335 2.486448 -4.094279 -0.861483 0.334081 -2.436362 -3.266774 -1.144697 -2.595527 0.536115 -2.512472 -1.141378 -1.157635 0.677937 -0.382352 2.524840 1.893726 -1.453470 -2.456291
wb_dma_wb_if/wire_wb_cyc_o -0.052436 0.319518 -0.192646 -0.290883 0.355266 0.899701 -0.817761 -1.230099 -1.257887 1.005150 -0.061323 0.909153 -0.696078 -0.664444 0.934346 3.212243 0.578902 -2.259090 -0.239422 -0.402524
wb_dma_ch_sel/assign_143_req_p0 0.192012 -0.092186 -1.363004 0.150198 1.573288 -1.926473 2.091054 -0.522522 -0.714367 -0.631851 -0.740808 1.191285 3.720854 1.822628 -1.097880 -1.310790 -1.524109 2.317445 -0.783241 0.056320
wb_dma_wb_mast/wire_mast_err -1.217800 0.874202 -0.783695 2.037940 1.708023 1.085465 2.927461 -1.707119 -1.041413 -0.919192 -2.850791 1.447080 3.570035 1.165548 -0.477073 -1.794355 -0.596832 -3.145985 0.089333 1.032859
wb_dma/wire_slv0_dout -0.835255 -4.657676 2.096977 -3.622148 2.795036 2.168603 -0.908084 -4.380730 -0.579848 0.834339 2.793993 -0.947091 1.446306 3.035483 3.929329 0.624353 -1.453879 7.551416 -1.676688 -3.524445
wb_dma_ch_sel/reg_am1 1.819674 0.903445 -1.427799 2.355754 1.557307 -0.596227 1.367532 0.122084 1.123984 0.325136 0.790985 0.353383 -1.232498 0.595143 -0.596405 -0.788198 0.371069 -0.487422 0.403864 2.268553
wb_dma_ch_sel/input_next_ch 3.821211 1.176584 -1.803998 2.180009 2.321963 0.079008 3.653369 -3.434731 0.202002 -2.550902 -1.174571 1.013767 -1.766801 -0.699263 -2.261230 -0.601649 -0.312022 -0.174410 1.092091 -1.015698
wb_dma_de/always_9 1.005985 2.678479 -0.237926 -1.928583 -3.053664 -0.465091 3.023194 -0.457622 -1.420140 -2.303775 -1.604160 1.902855 -2.015221 -1.411002 0.076049 0.574910 -0.938965 4.133274 -2.083726 0.099018
wb_dma_de/always_8 -0.234800 2.590713 -0.280600 -0.676359 1.103302 0.253680 3.729223 -1.091560 -2.102813 -1.630451 -1.773463 2.563194 -0.002792 -0.415818 -1.162209 2.944455 -0.407090 -0.894319 -0.792227 0.577545
wb_dma_wb_mast/always_1/if_1/cond 4.010303 -1.788972 2.346888 -4.089477 -0.921799 0.226426 -2.528659 -3.139447 -1.315554 -2.410673 0.541733 -2.405740 -0.720593 -1.121971 0.739615 -0.251634 2.464660 1.884146 -1.547530 -2.347430
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.052515 1.706115 -0.587457 0.806760 -0.589659 0.295506 -0.497485 -0.651668 -0.163394 0.513805 -1.566378 2.237360 4.990984 1.118020 4.368745 -3.024521 -1.473121 1.805562 -2.605464 2.183177
wb_dma_rf/always_1/case_1/stmt_12 0.605847 0.025227 1.243005 -2.626143 -0.149130 0.534342 -0.264558 -0.750174 -0.946073 -0.236281 0.557528 -3.325512 -3.698877 -1.072793 -1.898793 0.816948 2.323462 1.528204 -0.584082 -1.358335
wb_dma_rf/always_1/case_1/stmt_13 3.040597 -0.381471 0.213307 -0.950393 0.496269 -0.024448 -2.282388 -0.472777 -0.435309 -0.278735 0.038434 0.528220 -0.919487 -0.130952 -0.523620 0.688024 1.462680 -0.631424 -0.499662 -0.418125
wb_dma_de/always_3 2.077121 2.588139 -0.205073 1.037399 0.379949 0.405502 -1.944701 1.846271 2.168611 2.148347 1.306031 0.886327 -1.099460 2.176926 2.740057 -0.154958 -2.090575 -0.705273 -2.709984 3.528978
wb_dma_de/always_2 1.697860 0.854840 0.217332 -0.844028 4.014362 0.911940 0.364218 -2.886504 0.756575 0.374944 3.063000 -0.296544 2.064011 -0.575012 -0.207204 -3.555449 6.280823 1.936325 1.285405 2.605859
wb_dma_de/always_5 -0.100905 2.372260 -0.041757 -0.510054 0.800791 -0.584292 4.552110 -0.009341 -0.919516 -2.668443 -1.656845 1.700353 0.656191 0.178180 -2.090503 -0.134096 -0.906689 1.336291 -0.586756 1.077594
wb_dma_de/always_4 -0.252269 2.499836 -0.231932 -0.682701 1.096935 0.284900 3.698520 -1.108228 -2.091774 -1.634367 -1.686498 2.482769 0.143056 -0.323803 -1.123495 2.720223 -0.422628 -0.720391 -0.787366 0.579071
wb_dma_de/always_7 1.036727 2.633416 -0.248083 -1.925581 -2.922175 -0.398679 2.976742 -0.575869 -1.366497 -2.316300 -1.579778 1.882365 -1.918660 -1.374705 0.170089 0.450449 -0.933797 4.109231 -2.093131 0.061793
wb_dma_de/always_6 1.764066 3.278934 -0.150144 -1.437978 -0.454503 1.771051 2.185586 -0.813789 -0.777601 -0.693989 -1.546726 2.284626 -3.795784 1.425059 -1.574641 2.965776 -3.360111 0.030302 -2.702788 -0.702013
wb_dma_ch_sel/input_ch3_txsz -0.759942 -0.995813 0.239032 1.573372 0.916907 0.515041 1.091038 0.271379 0.677601 -0.995056 -1.412597 -0.514004 0.018415 1.399777 -1.775812 -1.777922 -1.051796 -1.916422 0.933570 -0.537165
wb_dma_ch_rf/always_19/if_1/block_1/if_1/cond 0.552750 0.259512 -0.378720 -1.464389 0.381110 -1.397221 0.478334 -0.033686 -0.655690 -0.160764 1.518640 0.286270 -1.421854 -1.521382 -1.139921 2.748765 0.978338 2.562157 0.549895 -1.122868
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.040717 0.324126 -0.166816 -0.281977 0.373933 0.917355 -0.842661 -1.224870 -1.251373 0.996854 -0.068502 0.909601 -0.696592 -0.650563 0.949060 3.154558 0.642892 -2.234030 -0.267710 -0.400964
wb_dma_ch_rf/always_11/if_1 -0.024175 3.360246 -0.224722 -0.726123 -0.165593 1.098749 2.340448 -1.257928 -2.123264 -0.611256 -1.896995 2.776445 1.321763 -0.284363 1.553739 1.866676 -0.327744 -1.501842 -2.187698 2.248132
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.290759 -0.055923 -1.346267 0.118700 1.592449 -1.905229 2.074440 -0.583521 -0.719855 -0.687193 -0.796746 1.186889 3.716327 1.872513 -1.197094 -1.446291 -1.541138 2.257276 -0.848927 0.051599
wb_dma_ch_sel/always_45/case_1/cond 1.010414 0.763552 0.399120 -2.006562 -0.154086 -0.504028 -2.501518 1.890300 0.705680 2.014113 1.368169 -0.440411 -0.212714 2.546303 0.410821 1.359621 -2.459131 -0.551102 -2.790817 0.874217
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 0.759856 -0.827205 -0.500182 -0.712767 -0.022001 -0.770324 -1.799845 -0.037872 -0.337626 1.331779 0.423406 0.455945 1.042539 1.557884 1.250158 0.749711 -1.282018 0.750663 -1.731322 -0.207006
wb_dma_de/assign_68_de_txsz 2.479519 2.456657 -1.136842 -1.182000 -1.558292 0.191313 3.004223 -1.895994 -1.280228 -1.671601 -1.498194 2.861778 -2.159898 -0.102944 -0.202578 0.987859 -2.114834 4.972037 -2.365474 -0.962865
wb_dma_de/always_23/block_1/case_1/block_10/if_2 0.710861 -2.893173 -1.429371 3.471004 0.394730 1.283383 0.247018 -1.969350 1.271932 -0.298294 -2.062931 -0.301057 -0.501924 2.344252 -1.742920 -3.965262 -2.484160 0.398801 1.226826 -3.390001
wb_dma_ch_rf/always_20/if_1 0.010803 0.236878 1.596723 -2.791280 2.816417 1.491891 -0.963956 -2.864652 0.069995 0.193441 2.466323 -0.622619 3.181967 -1.159465 0.610318 -3.097862 6.230101 2.371206 0.993345 0.872995
wb_dma/input_wb0s_data_i 4.030431 -1.802841 2.590160 -4.079149 -0.836631 0.407671 -2.463532 -3.199417 -1.169096 -2.677691 0.474250 -2.492893 -1.096159 -1.265943 0.661633 -0.336303 2.598228 1.713892 -1.347804 -2.453559
wb_dma_de/reg_dma_done_d 2.206108 0.446948 -0.431559 -0.133776 1.027913 0.578801 2.525294 -3.607135 -0.926142 -2.926816 -1.975759 0.819114 -0.511574 -1.129589 -1.786884 0.244690 -0.839609 0.369023 0.589727 -3.191819
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -0.514644 -1.487039 -0.869896 1.425608 0.990328 -0.581845 -0.380507 -0.573836 0.462347 0.589969 0.355463 -0.812480 2.328126 0.104451 -0.357690 -2.077698 0.638859 0.251947 1.493090 -0.641142
wb_dma_wb_slv/assign_1_rf_sel 1.910153 -1.078984 -1.685931 -1.823381 -0.773510 -1.964296 -3.476090 -0.705222 -2.657087 1.690012 0.064282 -0.049980 6.245935 -0.676187 -0.110546 2.363479 -2.471564 1.533918 -1.140573 -3.261976
wb_dma_ch_rf/assign_23_ch_csr_dewe -0.347978 -0.405303 3.361103 0.499955 -2.834424 1.830744 3.613731 -0.753981 0.478817 -6.538524 -4.597133 -0.477850 -0.956622 -0.464929 1.192139 -3.239755 -2.854278 -1.545344 -0.219675 -0.897210
wb_dma_de/always_4/if_1/if_1/cond -0.227574 2.553104 -0.182270 -0.770416 1.094929 0.347023 3.647501 -1.203646 -2.070441 -1.595940 -1.732574 2.538033 0.044236 -0.380852 -1.064910 2.792130 -0.373288 -0.850868 -0.839562 0.624423
wb_dma_ch_sel/assign_376_gnt_p1 -0.070366 0.339198 -0.215829 -0.291260 0.363738 0.876442 -0.794438 -1.246578 -1.258907 1.027674 -0.092117 0.928826 -0.634404 -0.655491 0.936145 3.113192 0.601422 -2.239136 -0.284701 -0.395963
wb_dma_de/wire_wr_ack 0.174606 1.977381 -0.192446 -0.694425 -1.726457 0.878981 3.289204 -1.384740 -1.922963 -2.268835 -2.937522 2.325940 -2.489256 -0.703828 -0.683942 1.875369 -1.364645 0.331183 -1.427821 -0.842545
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 0.430817 -0.651009 0.053799 0.026777 -3.008160 0.708326 -0.436791 -0.260380 0.179189 -0.642994 -1.339393 -0.242278 -2.718237 -0.301145 0.516884 -1.076688 -1.093939 1.069288 -0.650167 -1.489197
wb_dma_ch_arb/always_1 2.690092 3.936980 1.733767 -0.459839 0.887113 3.240400 -3.013733 -0.968430 2.088660 -0.350165 -1.957693 -0.031373 1.205705 1.743463 1.787336 -5.007359 -0.560133 -4.124673 -2.843978 2.032746
wb_dma_ch_arb/always_2 2.783620 3.680761 1.571451 -0.394368 0.909390 3.125168 -3.170847 -1.042518 1.965703 -0.254262 -1.747554 -0.285051 1.182646 1.753986 1.393063 -4.783496 -0.632241 -4.124085 -2.616326 1.730011
wb_dma/wire_ch0_txsz 1.779467 1.602540 -0.849873 0.190070 -0.682935 0.793647 3.810591 -1.626796 -0.664527 -2.465824 -2.705641 2.419731 -2.115858 1.153949 -1.734328 -0.576949 -3.018310 3.137790 -1.555022 -1.350618
wb_dma_de/always_19 2.419158 2.647265 -1.617636 3.022137 0.786468 1.037389 -1.783908 -1.310987 1.679054 1.007367 1.213464 -1.152557 1.370454 -1.198283 0.433363 -3.017715 1.564768 -1.914092 1.611602 1.615187
wb_dma_de/always_18 0.275612 -2.151815 -2.101169 -3.295013 -2.543361 -2.094705 -0.677762 -1.534249 -0.509329 2.492103 -0.007177 -1.590825 -0.177615 3.212303 0.506255 -2.412020 -1.788162 1.968315 -4.124584 -0.616636
wb_dma_de/always_15 0.217072 1.622722 -0.006576 -0.302286 -2.053610 0.052831 4.062184 -0.209536 -0.787935 -3.216068 -2.993040 1.415285 -1.906054 -0.061073 -1.667204 -1.106843 -1.982429 2.219879 -1.105499 -0.491101
wb_dma_de/always_14 -1.108639 0.932457 -0.798306 1.983765 1.616024 0.996734 2.823706 -1.619006 -0.990335 -0.914296 -2.736026 1.359018 3.555296 1.076204 -0.571244 -1.908669 -0.537126 -2.985366 0.151622 1.044273
wb_dma_de/always_11 0.766971 -0.780845 -0.502324 -0.678338 -0.047253 -0.786577 -1.824746 -0.021165 -0.325204 1.386508 0.420783 0.495214 1.062416 1.579387 1.310360 0.729557 -1.323082 0.732771 -1.763985 -0.146474
wb_dma_de/always_13 3.806915 1.234460 -1.849440 2.133677 2.362453 -0.012027 3.684312 -3.400931 0.215061 -2.415647 -1.087778 1.157899 -1.549082 -0.563232 -2.006561 -0.692737 -0.397999 0.130023 0.872230 -0.814253
wb_dma_de/always_12 -0.284853 2.479750 -0.273843 -0.594601 1.099924 0.172018 3.802594 -0.983843 -2.070266 -1.661078 -1.710899 2.520730 -0.007183 -0.374017 -1.241592 2.913521 -0.496301 -0.736753 -0.688998 0.560856
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -0.611659 -2.595219 -1.030584 2.165758 4.333186 -1.087770 1.323402 -1.351861 -1.850945 -1.139436 -0.288980 3.478425 5.723453 0.733817 -0.983790 3.755473 -1.823339 0.917452 2.900005 -2.702456
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.213579 -0.024056 -1.385282 0.148127 1.596578 -1.967872 2.108791 -0.491687 -0.711902 -0.665774 -0.662384 1.177759 3.757424 1.762684 -1.224834 -1.383457 -1.437277 2.332270 -0.731388 0.113086
wb_dma_ch_pri_enc/wire_pri13_out -0.761656 -0.601053 0.096347 1.131985 1.231127 1.437916 0.262752 -0.937049 -0.546736 0.049333 -1.427500 0.395598 -0.699419 0.652377 -0.822713 1.340732 -0.395545 -4.057861 0.586540 -0.926617
wb_dma_de/reg_read_r 0.200916 1.620352 -0.041944 -0.366892 -2.219995 0.047590 4.068086 -0.148534 -0.814036 -3.264202 -2.988485 1.480663 -2.044708 -0.129224 -1.609881 -0.963498 -2.026130 2.396328 -1.147501 -0.537305
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 -0.384110 1.640604 0.098703 0.719373 -2.178258 2.224108 2.787335 -1.293070 -1.336066 -2.076409 -4.456665 2.052215 -1.124871 0.754619 0.433796 -0.812980 -2.352360 -2.139282 -1.921670 0.215569
wb_dma/assign_9_slv0_pt_in 2.760703 0.155518 0.003114 -2.864187 -1.453723 0.305305 -2.146170 -1.483265 -1.168335 0.099982 -0.707619 -1.111424 -0.212339 -1.114517 -1.131769 0.585392 -0.418375 -0.281613 -1.474408 -2.695876
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 0.707117 -3.074012 -1.425177 3.444254 0.446419 1.315240 0.103490 -1.996996 1.325416 -0.248647 -2.003366 -0.508225 -0.477030 2.360269 -1.813949 -4.203177 -2.381793 0.400066 1.325987 -3.525698
wb_dma_ch_rf/always_17/if_1/block_1 1.675843 3.269639 -0.276632 -1.172774 -0.418113 1.829845 2.373318 -0.756342 -0.786658 -0.706170 -1.701807 2.414647 -3.637969 1.619986 -1.651015 2.869466 -3.549161 -0.048287 -2.713495 -0.591728
wb_dma_ch_rf/assign_10_ch_enable/expr_1 0.680623 3.358173 -1.680331 -2.552910 -0.264255 1.365408 0.258644 -4.920937 0.183405 3.045045 1.797761 -3.697112 -0.709407 -0.994747 1.493825 -2.332015 1.880550 -0.603987 -2.418156 0.290638
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond -0.202905 2.183843 -0.096700 -0.373485 0.808951 -0.580658 4.515510 0.015855 -0.913974 -2.654363 -1.676361 1.623762 0.638484 0.254266 -2.110046 -0.094219 -1.013171 1.301759 -0.455118 0.912636
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -2.574357 -0.640387 0.383837 0.251430 -1.218161 -0.812548 2.602997 -0.893448 0.191173 -1.538475 0.276036 -0.057236 0.294123 -1.350308 2.108591 -0.043599 1.027457 0.636720 1.169545 0.409642
wb_dma_ch_pri_enc/wire_pri2_out -0.749093 -0.594023 0.058461 1.057391 1.275986 1.468608 0.207599 -1.046120 -0.623976 0.084136 -1.353906 0.450704 -0.708243 0.618565 -0.747293 1.477793 -0.310685 -4.000061 0.579752 -0.934092
wb_dma_de/always_11/stmt_1 0.776564 -0.825293 -0.492401 -0.707376 -0.080556 -0.828693 -1.929325 0.006793 -0.345929 1.446405 0.499469 0.464955 1.111893 1.609921 1.360799 0.792202 -1.303648 0.832542 -1.788701 -0.193250
wb_dma_ch_rf/wire_ch_adr1_we 1.003051 0.679962 0.369811 -2.006935 -0.176941 -0.481595 -2.511214 1.743395 0.623004 1.949924 1.411523 -0.369789 -0.203897 2.479839 0.452360 1.426980 -2.359979 -0.457332 -2.752312 0.818230
wb_dma_ch_sel_checker/input_ch_sel -0.732810 -0.965093 0.296486 1.443815 0.903704 0.546766 1.083394 0.259563 0.677043 -0.933863 -1.352531 -0.526132 -0.019021 1.337369 -1.761680 -1.709432 -1.020234 -1.892443 0.919528 -0.548402
wb_dma_ch_sel/input_ch1_adr1 0.268306 1.712725 0.959104 -1.492193 -0.193683 0.340317 -0.807758 1.945813 1.076324 0.726400 1.109614 -0.960580 -1.387141 0.965787 -0.875253 0.689163 -1.088436 -1.259306 -1.122841 1.091277
wb_dma/wire_slv0_pt_in 2.904595 0.276225 -0.027328 -3.105962 -1.557090 0.157657 -2.276168 -1.358120 -1.179164 0.171762 -0.458593 -1.166156 -0.422493 -1.218835 -1.175466 0.615552 -0.162198 -0.042140 -1.577384 -2.499807
wb_dma_rf/always_2/if_1/if_1/cond 1.635969 -0.298292 0.880970 -1.225452 4.214030 -0.975825 1.679718 -1.927384 -1.188660 -3.831288 -0.448696 1.211378 4.047106 -1.249691 -2.839533 1.895117 0.606344 -1.104194 2.594142 -2.075364
wb_dma_pri_enc_sub/reg_pri_out_d -0.787598 -0.628009 0.068847 1.136254 1.240902 1.349514 0.259238 -0.921729 -0.520544 0.056916 -1.360334 0.382631 -0.641448 0.699274 -0.794814 1.294843 -0.406686 -3.873340 0.610192 -0.911298
wb_dma_ch_pri_enc/always_4/case_1 -0.703728 -0.573270 0.141084 1.001006 1.270896 1.451795 0.157503 -1.092803 -0.575204 0.101320 -1.316594 0.380866 -0.708881 0.651761 -0.678020 1.439438 -0.257850 -4.002266 0.543405 -0.905813
wb_dma_ch_pri_enc/wire_pri29_out -0.750765 -0.650285 0.072764 1.125043 1.259520 1.435093 0.213414 -0.977215 -0.587708 0.078428 -1.376230 0.411440 -0.701408 0.673694 -0.781743 1.407789 -0.354847 -4.008203 0.624399 -0.936295
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 -0.311340 -1.655084 0.352628 1.541891 -2.115488 1.259178 0.610516 -0.013072 0.827699 -1.629688 -2.749934 -0.732637 -2.758696 1.088723 -1.272429 -2.747576 -2.114594 -0.890157 0.217646 -2.055742
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 1.622400 3.117633 -0.243232 -1.086789 -0.402112 1.810695 2.293025 -0.689297 -0.704666 -0.668860 -1.708524 2.308962 -3.672328 1.620392 -1.689810 2.836342 -3.608691 -0.231615 -2.596021 -0.699258
wb_dma_de/wire_read_hold -0.048088 0.336681 -0.214687 -0.286322 0.357665 0.827991 -0.731996 -1.206230 -1.183588 0.949427 -0.048509 0.860403 -0.614330 -0.645118 0.901939 2.975936 0.579980 -2.090047 -0.240112 -0.383155
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 0.986827 0.821070 0.401200 -1.962195 -0.158417 -0.462954 -2.384052 1.889408 0.706201 1.947160 1.342607 -0.381486 -0.144220 2.552958 0.355100 1.360513 -2.491930 -0.531209 -2.732070 0.943784
wb_dma_ch_rf/wire_sw_pointer 6.321241 -0.477382 -1.673024 0.726200 2.163512 -1.071165 -0.501781 -2.768811 -0.343945 -1.216159 -0.414066 1.479554 -1.542996 0.548929 -1.263002 0.742773 0.002146 -0.211213 -0.753447 -1.145106
wb_dma/wire_slv0_din 2.563855 1.456833 2.480577 -5.849689 2.579479 3.738796 -1.605310 -3.501446 -3.684705 1.530615 5.130364 -2.945525 1.176128 -4.097564 1.550529 4.943974 2.815304 3.623113 -0.859195 -0.343066
wb_dma_ch_rf/input_dma_err -1.140237 0.869502 -0.782043 1.966390 1.682452 1.030101 2.847463 -1.684097 -1.011251 -0.916502 -2.720056 1.433177 3.631883 1.084720 -0.450683 -1.841996 -0.563758 -2.920184 0.154632 1.010589
wb_dma_ch_sel/assign_158_req_p1 -0.039146 0.301448 -0.161493 -0.302561 0.349469 0.870127 -0.823662 -1.171899 -1.217116 1.023485 -0.068222 0.908731 -0.696923 -0.684154 0.920170 3.146476 0.592268 -2.217077 -0.262240 -0.421990
wb_dma_ch_rf/assign_17_ch_am1_we 4.586784 0.341184 -1.011844 0.988945 1.712599 -0.512506 -1.064742 -0.398148 0.495577 -0.026305 0.717997 0.713089 -2.069192 0.321928 -1.000161 -0.067238 1.891819 -1.064720 -0.177365 1.558905
wb_dma_ch_rf/assign_7_pointer_s 1.468065 -0.402859 0.811354 -2.908886 -0.840124 -0.051378 -2.653685 -0.286907 0.673112 -0.163827 0.584490 -0.042793 -1.628432 0.405182 -0.412711 -0.621436 1.488558 0.985499 -0.495807 -0.883639
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 -0.781829 -0.708605 0.112847 1.123128 1.255243 1.397343 0.243626 -0.935017 -0.508495 0.016328 -1.390784 0.334672 -0.629169 0.686754 -0.868507 1.244153 -0.357570 -3.942528 0.669322 -0.947496
wb_dma_wb_slv/always_5/stmt_1 -1.479797 -2.083973 -1.817511 2.616032 0.941971 -1.728538 0.556358 -0.292784 -0.955942 1.054314 -0.669723 2.063627 7.027910 2.470940 2.955848 -0.837082 -3.315766 2.663313 -0.767998 0.235135
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.014965 0.320601 -0.177506 -0.354277 0.342126 0.878793 -0.854059 -1.224611 -1.213729 0.990595 -0.037564 0.889829 -0.729604 -0.711011 0.903062 3.103462 0.628444 -2.151488 -0.299997 -0.430480
wb_dma_ch_rf/input_dma_rest 1.056357 0.006873 1.494834 -1.425409 0.582135 -0.321604 0.056482 -0.663468 0.398602 -2.209008 0.229026 -1.629474 -0.013890 -1.822958 -0.629561 -0.167590 0.905045 -1.082789 0.977029 -0.970506
wb_dma_ch_sel/input_de_ack 1.750083 -2.812243 -0.024162 2.040685 1.014087 0.967893 0.197010 -2.514493 1.681873 -2.288970 -1.632727 -1.904070 -0.411727 0.572587 -2.274528 -4.053389 -1.492437 -0.591041 2.156183 -4.192964
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.120084 1.658553 -0.607417 0.758397 -0.570888 0.304662 -0.466198 -0.783466 -0.212565 0.445192 -1.583471 2.251362 4.969044 1.093745 4.344957 -2.993306 -1.473367 1.863639 -2.626348 2.083484
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 -0.030140 3.083096 -0.028863 -0.370929 -0.537514 0.224975 3.246648 -0.062541 -0.961558 -1.664507 -1.937900 1.985619 2.147906 0.404285 0.696865 -1.218260 -1.035394 0.678838 -2.005414 2.745003
wb_dma_ch_sel/reg_valid_sel 3.484786 0.031693 -4.228824 2.632930 1.407232 -0.387493 1.321219 -3.688105 -2.014548 2.051492 0.145341 0.311214 -2.020544 1.508107 -0.585476 2.731673 -1.942704 1.371554 -1.437446 -1.022752
wb_dma_de/assign_63_chunk_cnt_is_0_d -0.138529 2.507022 -0.132565 -0.898026 1.059947 0.292377 3.512632 -1.154673 -2.049646 -1.569509 -1.531215 2.399999 -0.088112 -0.469477 -1.021698 2.868316 -0.228589 -0.689995 -0.828096 0.583835
wb_dma_de/assign_64_tsz_cnt_is_0_d 0.235689 3.284418 0.747004 -1.944431 -1.749399 1.206480 2.273555 0.557416 -0.788841 -1.396718 -1.798501 1.234616 -3.605912 0.333546 -1.468771 2.324714 -2.394282 -1.075426 -2.302693 0.233794
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond 1.483746 -0.331022 0.692894 -2.772775 -0.676167 -0.075751 -2.479674 -0.356606 0.595805 -0.145851 0.545197 0.074155 -1.342412 0.402133 -0.358683 -0.633639 1.400611 1.004817 -0.494720 -0.771360
wb_dma_wb_mast/always_4/stmt_1 -0.030975 0.334545 -0.160820 -0.335106 0.367153 0.905749 -0.862279 -1.279157 -1.275070 1.046949 -0.007886 0.930254 -0.690986 -0.699365 0.954535 3.162707 0.676010 -2.196322 -0.290954 -0.437115
wb_dma_ch_sel/assign_375_gnt_p0 3.050419 3.510370 1.897919 -0.369911 0.544813 2.544888 -2.507405 -0.226257 3.097188 -1.314669 -1.678806 -1.112408 1.403107 2.147565 0.821887 -7.306158 -1.171396 -2.064337 -2.488305 1.873283
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.060988 0.302768 -0.215830 -0.251408 0.325795 0.869525 -0.782343 -1.203825 -1.249272 0.985019 -0.051177 0.904512 -0.646387 -0.665654 0.900112 3.097754 0.604174 -2.150956 -0.283465 -0.401434
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.042291 1.683748 -0.591894 0.809133 -0.613634 0.352441 -0.631500 -0.686069 -0.162197 0.594849 -1.522653 2.315492 5.028250 1.123921 4.572638 -2.948913 -1.540956 1.869179 -2.708636 2.150134
wb_dma/inst_u2 1.199711 1.606780 0.024658 -2.908175 0.774718 0.753923 0.037858 -4.174181 0.962205 0.502803 2.458964 -2.102569 -0.292186 -0.779107 1.506321 -0.539268 1.054656 0.655615 -0.790290 -0.979492
wb_dma/inst_u1 2.195025 1.666049 0.091517 -3.867294 0.902158 0.004972 -1.178881 -3.987671 -0.117244 0.309244 1.392388 -1.536179 -0.957324 -1.900495 0.961181 -0.053076 2.260006 1.765651 -1.546458 -1.927100
wb_dma/inst_u0 3.065452 0.545444 1.396978 -5.858681 1.198237 1.056953 -3.049004 -3.610465 -0.021418 0.155618 2.175662 -0.700575 -2.310364 -0.949308 0.961823 0.440723 2.843737 2.783417 -1.742627 -2.213783
wb_dma/inst_u4 2.159002 0.832428 0.736780 -2.857336 -2.707379 1.547065 -4.372250 -2.409456 -2.126955 -0.185908 -3.123471 0.517803 -1.148834 -0.038831 1.005136 0.042171 1.984445 0.361008 -3.348123 -2.461251
wb_dma_ch_rf/assign_2_ch_adr1 2.932682 0.298966 0.372268 -3.406030 0.293706 -0.520238 -3.232384 0.820648 0.742805 1.582891 1.291069 0.755111 -2.030375 4.229437 -0.711007 2.762290 -2.635676 0.308363 -3.481333 -0.669669
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.713436 -0.410303 0.718918 -0.657162 0.840003 1.092047 -1.190362 0.466532 -0.095493 -0.233516 -1.968814 -0.055703 0.478799 1.566229 -3.055134 -2.422249 0.713768 -2.172815 0.208276 -1.001954
wb_dma_de/wire_de_csr 0.743764 -1.534412 1.782875 0.089533 -1.373728 0.832342 0.636109 -0.626451 1.195653 -3.746014 -2.320100 -2.295953 -2.449676 -0.816727 -1.775906 -2.795263 -1.081932 -1.806876 1.202283 -2.840091
wb_dma_ch_sel/always_40/case_1/stmt_1 -0.483750 0.663425 1.170271 0.025015 0.728297 0.850710 0.291086 2.071929 1.690582 -0.266160 -0.303819 -1.420038 -1.323174 2.217266 -2.551855 -1.058630 -2.028557 -3.052040 -0.191187 0.547505
wb_dma_ch_sel/always_40/case_1/stmt_2 -0.739791 -0.995291 0.283793 1.475769 0.911998 0.531662 1.052261 0.228632 0.658711 -0.931000 -1.345470 -0.503601 -0.029962 1.350692 -1.734207 -1.742966 -1.017901 -1.851606 0.881793 -0.510193
wb_dma_ch_sel/always_40/case_1/stmt_3 -0.782083 -1.031353 0.258789 1.580810 0.918577 0.550501 1.102001 0.281058 0.705280 -0.995039 -1.424644 -0.539539 -0.006109 1.414325 -1.800252 -1.812673 -1.076425 -1.959632 0.937115 -0.526070
wb_dma_ch_sel/always_40/case_1/stmt_4 0.324050 -0.934285 1.724421 0.058870 1.457915 0.212743 1.061859 -0.314265 1.029786 -3.135175 -1.085458 -2.135307 -0.038650 -0.510130 -2.387803 -1.798757 -0.094833 -2.951609 1.910599 -1.525280
wb_dma_pri_enc_sub -0.809483 -0.632303 0.070433 1.162072 1.296722 1.456341 0.230537 -1.018088 -0.614977 0.083940 -1.393475 0.446318 -0.634614 0.663482 -0.764210 1.480207 -0.382037 -4.120501 0.650922 -0.910351
wb_dma_ch_rf/reg_ch_am1_r 4.532296 0.348881 -1.008154 0.941465 1.669347 -0.524753 -1.084216 -0.436065 0.542613 0.021814 0.793163 0.688777 -2.062723 0.389068 -0.975352 -0.105148 1.895651 -0.885718 -0.205750 1.575047
wb_dma_de/assign_72_dma_err -1.298574 0.846339 -0.856966 2.116293 1.681644 0.983049 2.899057 -1.569651 -0.980499 -0.868353 -2.754448 1.435866 3.697863 1.106162 -0.444978 -1.804037 -0.632201 -2.991547 0.193729 1.113461
wb_dma_de/reg_ptr_adr_low -0.340285 -1.323763 -1.661007 -2.803212 -2.596404 -1.315445 0.912248 -1.540775 -0.181387 1.261216 -0.377249 -2.101436 -1.364287 1.683070 -0.743906 -3.143529 -0.575244 1.340974 -2.564620 -0.503021
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.751615 -0.387003 0.706207 -0.676331 0.822930 1.106973 -1.199541 0.532787 -0.094149 -0.187446 -1.930645 0.005842 0.493147 1.555882 -3.019116 -2.414357 0.758354 -2.157427 0.189317 -0.943679
wb_dma_de/reg_state 1.974098 1.864335 0.111988 -2.257766 0.589542 0.565365 1.615818 -4.775634 0.791758 -0.750912 3.045008 -3.269000 0.301534 -1.487090 2.424787 0.766662 -1.070034 0.237576 -0.646413 -0.755141
wb_dma_ch_rf/always_26/if_1 6.544893 -0.484898 -1.719486 0.573355 2.368858 -1.030764 -0.687508 -2.879286 -0.378476 -1.043502 -0.217226 1.562972 -1.549050 0.598841 -1.207121 1.051888 0.002000 -0.101845 -0.764008 -1.267160
wb_dma_de/always_23/block_1/case_1/block_5/if_1 1.913376 3.458167 2.854392 -1.620214 -0.232357 1.299150 5.602276 -1.857426 -0.725662 -5.641591 1.698390 -1.645552 -2.537489 -3.935622 -0.223122 3.661333 1.310424 -2.142826 1.451093 2.346739
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 0.800300 -2.902307 -1.445204 3.296281 0.270031 1.274482 0.121994 -2.005744 1.232283 -0.234100 -1.968997 -0.368171 -0.591216 2.258334 -1.682638 -3.955024 -2.361377 0.552900 1.171288 -3.432419
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -0.503511 -1.600448 -0.902173 1.430499 1.039000 -0.608795 -0.466975 -0.654140 0.518481 0.611251 0.440154 -0.854419 2.424037 0.124518 -0.357577 -2.161887 0.739891 0.309463 1.557162 -0.715179
wb_dma_inc30r/always_1 1.978557 2.497689 0.681862 1.747053 2.577107 1.258388 -0.556399 1.730654 3.742089 2.107551 1.895143 1.972346 -3.115622 1.173633 3.573673 -2.322616 1.582980 1.660057 -1.817084 5.167363
wb_dma_de/always_23/block_1/case_1/cond 1.720417 1.894404 0.002971 -2.122144 0.362052 0.322349 1.945427 -4.671605 0.810760 -0.759453 3.064197 -3.379078 0.142935 -1.533402 2.384563 0.815424 -1.053485 0.106242 -0.572936 -0.583568
wb_dma_ch_sel/assign_128_req_p0/expr_1 0.753698 3.438922 -0.066434 -1.661183 -1.204873 -0.548284 0.560781 -0.019481 -1.222485 -0.252536 -0.558866 3.492834 1.731729 -0.387559 3.975182 1.575168 -1.407261 4.085736 -3.521074 1.965017
wb_dma_de/always_8/stmt_1/expr_1/expr_1 -0.270523 2.236244 -0.090963 -0.235834 0.848531 -0.632497 4.616895 0.146650 -0.918597 -2.655620 -1.744336 1.697861 0.813102 0.321630 -2.088373 -0.187896 -1.120600 1.233789 -0.463710 1.012082
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -0.788544 -1.030008 0.245844 1.620707 0.908177 0.539878 1.132043 0.284969 0.654064 -1.014053 -1.472950 -0.491285 0.011719 1.385337 -1.847691 -1.771579 -1.115502 -2.001789 0.977956 -0.549221
wb_dma_de/always_9/stmt_1/expr_1/expr_1 2.683842 2.388043 0.273459 -3.836309 -3.061510 -0.063749 0.340847 -0.758848 -0.295660 -1.520967 -0.116749 -0.485310 -5.782357 -2.182106 -2.009037 0.105365 1.650723 2.552219 -1.540739 -1.062104
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 -0.748005 2.526594 0.956937 -0.703061 0.271229 1.551981 -2.006848 1.705242 0.751555 0.853864 -2.377590 1.339168 4.232416 3.575294 0.589565 -4.416891 -2.130737 -1.532256 -3.140720 2.178835
wb_dma_ch_sel/assign_148_req_p0 0.321272 -0.068730 -1.282221 -0.023342 1.615864 -1.883752 1.882467 -0.638448 -0.652909 -0.569750 -0.592707 1.071155 3.677540 1.709118 -1.061787 -1.358422 -1.312311 2.353353 -0.778789 0.023361
wb_dma/wire_ndr -0.018620 3.048599 -0.051683 -0.357292 -0.502170 0.190086 3.264865 -0.080149 -0.954640 -1.613586 -1.939386 1.987599 2.129711 0.430180 0.688658 -1.137725 -1.035195 0.641636 -1.951311 2.704059
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -0.708901 -0.973965 0.231929 1.451002 0.869924 0.535826 1.077154 0.244599 0.628978 -0.991552 -1.374069 -0.514907 -0.047629 1.348617 -1.757650 -1.692593 -1.043272 -1.924007 0.897311 -0.543818
wb_dma_pri_enc_sub/always_3/if_1/if_1 -0.723786 -0.670253 0.097452 1.163281 1.273487 1.383695 0.245125 -0.933522 -0.510891 -0.021206 -1.384894 0.304619 -0.715326 0.707331 -0.906585 1.233326 -0.395641 -3.959298 0.657821 -0.964754
wb_dma_ch_sel/always_8/stmt_1/expr_1 0.321588 -0.877309 1.699035 0.026709 1.471406 0.211104 1.094061 -0.339685 1.011424 -3.072782 -1.065953 -2.025317 0.090326 -0.424623 -2.218143 -1.798424 -0.105831 -2.806258 1.816009 -1.376259
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 -0.410655 1.287037 1.534351 -2.061859 0.667184 1.383748 -1.697421 2.158124 0.838893 0.421526 -0.873541 -0.806076 -0.805740 2.420778 -3.653176 -1.564376 -0.483067 -3.087630 -0.989218 0.073541
wb_dma_rf/input_dma_done_all 0.205195 1.587721 -0.022619 -0.316914 -2.042097 0.119989 4.086442 -0.353688 -0.727970 -3.202041 -2.990434 1.466370 -1.767044 -0.000548 -1.486167 -1.273541 -2.053118 2.351965 -1.163020 -0.464709
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 1.550940 -0.353400 0.794166 -2.909314 -0.753588 -0.019982 -2.611235 -0.383844 0.648205 -0.159487 0.634238 0.007553 -1.460725 0.396629 -0.359142 -0.664949 1.506778 1.064488 -0.578948 -0.839399
wb_dma_de/assign_66_dma_done 3.763674 1.267348 -1.844779 2.098798 2.415241 -0.075653 3.676944 -3.348386 0.146248 -2.403368 -1.009359 1.215194 -1.631592 -0.652351 -2.150235 -0.395988 -0.299943 0.068750 1.006407 -0.894973
wb_dma/wire_ch4_csr 2.107306 -0.093622 0.975915 -3.935643 0.132368 -0.022265 -0.932529 -2.459858 -0.074004 -0.232764 0.303362 -0.488710 -2.647285 -0.442929 0.864549 -1.785730 3.371040 2.471402 -2.520119 -0.286487
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.002138 0.323683 -0.153802 -0.345261 0.361776 0.900386 -0.829565 -1.238688 -1.212843 1.018210 -0.016572 0.883326 -0.637096 -0.638291 0.976527 3.050810 0.679637 -2.085137 -0.318369 -0.383590
wb_dma_ch_sel/input_ch3_csr 2.120541 -2.559986 0.277481 -1.759580 0.489360 -1.157792 0.550380 -3.189401 0.395518 -0.862940 -0.278639 0.528043 -3.251020 -0.781158 2.908253 -2.195418 3.022880 4.386670 -1.970742 -0.716844
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.750603 -0.420436 0.682914 -0.614205 0.884293 1.134306 -1.094504 0.454540 -0.106608 -0.254093 -2.012973 0.011082 0.513313 1.562392 -3.071573 -2.404958 0.655244 -2.162026 0.187254 -0.994911
wb_dma_de/wire_adr1_cnt_next 1.315584 3.321342 0.276730 1.788537 0.486928 1.135201 -0.363275 1.945470 2.581744 0.982790 1.015522 0.418701 -2.064024 0.705700 1.640068 -0.854812 -0.843396 -1.462360 -1.041890 3.799368
wb_dma/wire_de_adr0 -0.092721 0.202978 1.542696 -2.681357 2.809501 1.433742 -0.827238 -2.717300 0.061656 0.214676 2.294090 -0.435088 3.159568 -0.950539 0.500454 -3.124016 5.963375 2.361626 0.913360 0.873860
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.777164 -0.647525 0.053926 1.174990 1.215726 1.387844 0.331114 -0.965562 -0.555501 0.029365 -1.410632 0.407674 -0.648648 0.666787 -0.797151 1.311145 -0.381854 -3.954203 0.628952 -0.928968
wb_dma_de/reg_adr0_cnt 1.685416 0.896935 0.185742 -0.779522 4.025007 0.924977 0.524933 -2.950366 0.625731 0.262658 2.935478 -0.237736 2.151088 -0.610960 -0.133782 -3.423152 6.172125 1.940034 1.311485 2.565500
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond -0.779839 -0.605986 0.090883 1.151134 1.258588 1.390638 0.297582 -0.968456 -0.543089 0.023934 -1.364972 0.414161 -0.599832 0.711724 -0.761164 1.221016 -0.361244 -3.854062 0.575779 -0.869434
wb_dma/wire_am0 -2.535564 -0.580594 0.414242 0.265978 -1.240589 -0.790445 2.520255 -0.828413 0.201430 -1.546859 0.265594 -0.031648 0.274638 -1.317257 2.139837 -0.058359 0.997851 0.592620 1.107739 0.465980
wb_dma/wire_am1 1.774791 0.905258 -1.313741 2.129585 1.458533 -0.517165 1.213599 0.109162 1.060535 0.285321 0.799728 0.311686 -1.162704 0.495714 -0.553731 -0.760837 0.458538 -0.462189 0.356901 2.172208
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.232697 0.039486 -1.313184 0.080398 1.595638 -1.899191 2.109398 -0.485398 -0.683822 -0.669806 -0.730997 1.134109 3.644658 1.795272 -1.225761 -1.444350 -1.406620 2.205530 -0.770295 0.118856
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.318227 -0.008368 -1.344221 0.028032 1.679765 -1.872624 2.100378 -0.596528 -0.674859 -0.682045 -0.735281 1.075840 3.683023 1.817773 -1.273636 -1.521608 -1.343833 2.245145 -0.813297 0.076250
wb_dma_ch_rf/always_22/if_1/if_1 -2.594802 -0.557433 0.403271 0.316772 -1.175818 -0.840985 2.612522 -0.760495 0.228630 -1.528973 0.317971 -0.082697 0.322981 -1.376966 2.115134 -0.107430 1.106585 0.627642 1.155538 0.565946
wb_dma_de/assign_69_de_adr0 -0.052560 0.354161 1.550770 -2.719020 2.776690 1.445635 -0.957171 -2.765898 0.068542 0.299291 2.426462 -0.518748 3.289947 -1.080605 0.564909 -3.232996 6.199695 2.301116 0.944059 1.017465
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.436008 1.579917 -0.907501 0.884857 0.401031 -0.359793 2.714297 -0.689161 -0.463335 -0.980797 -1.437613 1.095754 4.189034 0.424166 0.311521 -3.156309 -0.273441 0.903957 -0.502036 2.010551
wb_dma_de/wire_mast0_go -0.072170 0.388103 -0.202095 -0.315544 0.382148 0.913096 -0.810579 -1.281291 -1.294135 1.026702 -0.055793 0.969078 -0.613577 -0.666394 0.979359 3.134998 0.649201 -2.204533 -0.291562 -0.391237
wb_dma_wb_slv/input_slv_din -1.158633 2.555064 0.484557 -2.710250 -1.220232 1.926435 -2.678875 -0.236452 -0.885695 3.163132 3.035856 -0.083544 1.913996 -4.092429 3.471334 1.988776 0.908469 0.342934 -0.506480 0.485592
wb_dma_de/always_3/if_1/if_1 2.119102 2.493416 -0.256995 1.080895 0.471282 0.363277 -2.086020 1.790334 2.194448 2.285552 1.336881 0.916032 -1.028563 2.195050 2.854137 -0.173742 -2.038411 -0.647386 -2.741164 3.538380
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.722537 -0.389211 0.731136 -0.658916 0.903550 1.159944 -1.196163 0.466048 -0.064454 -0.185181 -1.951689 -0.051779 0.487844 1.577981 -3.044842 -2.484163 0.759797 -2.203100 0.164855 -0.976377
wb_dma_ch_sel/always_47/case_1 1.797893 0.953625 -1.364671 2.292541 1.516641 -0.577397 1.310132 0.160401 1.107956 0.340866 0.770931 0.355750 -1.189877 0.538844 -0.578662 -0.836808 0.432118 -0.501443 0.373614 2.287952
wb_dma_ch_sel/assign_152_req_p0 0.333697 0.024282 -1.363102 -0.055458 1.552952 -1.997906 1.963058 -0.513771 -0.799898 -0.568666 -0.606003 1.180740 3.499549 1.682527 -1.201603 -1.104364 -1.420687 2.389546 -0.840404 0.032627
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 0.693499 -2.942553 -1.495366 3.568340 0.297601 1.271391 0.256757 -1.911049 1.288288 -0.281852 -2.098786 -0.337791 -0.616747 2.386116 -1.797188 -4.059206 -2.549718 0.376766 1.260905 -3.419636
wb_dma_de/reg_de_adr0_we -0.542988 -1.549258 -0.883984 1.457919 0.988523 -0.591355 -0.429991 -0.592726 0.479503 0.642774 0.466439 -0.819086 2.397191 0.076796 -0.325953 -2.138924 0.730253 0.312451 1.557147 -0.666731
wb_dma_ch_sel/assign_114_valid -0.460166 0.794029 -0.870562 0.742884 1.742982 -1.123214 3.882099 -0.636931 -0.367728 -1.978008 -1.134998 0.654121 2.772249 0.231239 -2.484732 -2.295531 -0.050166 1.543375 0.905928 0.299692
wb_dma_ch_rf/assign_4_ch_am1 4.605891 0.384589 -1.054717 1.159844 1.771180 -0.509263 -0.969302 -0.448076 0.584719 0.017551 0.715310 0.715360 -2.116556 0.459305 -1.056809 -0.214072 1.828581 -1.021444 -0.193090 1.654441
wb_dma_de/wire_dma_done_all 0.149789 1.609678 -0.012108 -0.332320 -2.093855 0.057939 4.029304 -0.188078 -0.827542 -3.221608 -2.918065 1.486338 -1.793392 -0.098902 -1.514985 -0.988021 -2.041542 2.350886 -1.128055 -0.435220
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.013122 1.516877 -0.555152 0.876262 -0.493650 0.339353 -0.477390 -0.790984 -0.163765 0.492050 -1.506795 2.238317 5.098499 1.117273 4.440487 -3.042317 -1.441138 1.835564 -2.526670 2.079202
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 3.607902 -0.115181 -4.163503 2.504201 1.271728 -0.173394 1.092852 -3.977078 -1.994151 2.191743 0.065204 0.256824 -2.101235 1.822430 -0.203302 2.447800 -2.102122 1.513822 -1.828803 -1.144042
wb_dma_wb_slv/input_wb_data_i -1.517704 -5.243164 2.158844 -2.847704 2.111334 2.464289 -0.832925 -3.842834 -0.816514 0.922781 1.823179 -1.580809 1.723598 3.521917 4.018466 -0.199905 -1.587621 6.334829 -1.801159 -2.841067
wb_dma_de/input_nd 0.021782 3.139830 -0.021322 -0.407602 -0.516125 0.184651 3.235467 -0.075854 -0.972431 -1.642258 -1.932085 1.985370 2.184738 0.388702 0.729970 -1.171870 -1.022883 0.729849 -1.991168 2.774878
wb_dma_ch_sel/assign_126_ch_sel 2.845906 4.275563 0.831427 -2.363235 3.632203 1.460844 -1.250692 -2.656308 1.547914 -0.177792 2.327488 1.505872 1.505119 -1.841634 0.359127 0.351973 2.156545 0.698809 0.434164 -0.488204
wb_dma/wire_mast1_err -1.156543 0.898232 -0.804373 1.989407 1.598779 1.064789 2.855636 -1.687877 -1.126335 -0.884218 -2.737832 1.537278 3.558171 0.996371 -0.368066 -1.513382 -0.651365 -2.937226 0.099673 0.975071
wb_dma_de/wire_ptr_valid 0.686844 0.636040 2.490697 -1.344135 1.337442 0.474499 0.353252 1.295297 1.933972 -2.387118 -0.024986 -2.838739 -1.167712 0.470705 -2.999693 -1.083554 -1.199579 -3.760580 0.682989 -0.479097
wb_dma/wire_ch_sel 1.967709 0.858731 0.424683 -1.982452 1.188518 -0.366026 -1.304924 -2.666430 1.491180 -2.782906 0.577237 -1.500724 1.181754 -3.943627 -3.463450 -0.882399 0.406445 -0.366117 3.718019 -6.224474
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 -0.454158 1.196531 1.586413 -1.999896 0.727092 1.394905 -1.735966 2.188323 0.910043 0.406923 -0.894969 -0.901570 -0.719656 2.503504 -3.757618 -1.787090 -0.436732 -3.181732 -0.901588 0.084505
wb_dma_de/always_12/stmt_1/expr_1 -0.290247 2.564239 -0.274337 -0.724893 1.078795 0.223197 3.668538 -1.110148 -2.133323 -1.554576 -1.665828 2.583217 0.143373 -0.446661 -1.029532 2.933793 -0.365295 -0.739193 -0.803024 0.666016
wb_dma/wire_dma_req 1.824142 -2.820899 0.096226 1.786985 0.843134 0.907465 0.082612 -2.498760 1.708466 -2.355371 -1.621835 -2.005718 -0.630741 0.529251 -2.226790 -4.045683 -1.454949 -0.491943 2.054077 -4.255322
wb_dma_ch_sel/assign_136_req_p0 0.184661 0.116694 -1.365297 0.156320 1.576982 -1.883523 2.217447 -0.469533 -0.696826 -0.705717 -0.801021 1.268371 3.733873 1.823522 -1.147699 -1.465837 -1.558109 2.232053 -0.836420 0.229220
wb_dma_ch_rf/assign_5_sw_pointer 6.400753 -0.398085 -1.716418 0.486878 2.253774 -1.048934 -0.637248 -2.869458 -0.424800 -1.110077 -0.283627 1.600899 -1.390396 0.535950 -1.127452 0.881374 0.062627 0.140241 -0.870611 -1.209913
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 -0.333958 -1.660714 0.324876 1.569997 -2.210015 1.225304 0.616660 -0.052862 0.837284 -1.611276 -2.828178 -0.746692 -2.782136 1.085755 -1.299220 -2.835354 -2.149935 -0.845886 0.227621 -2.097445
wb_dma_ch_rf/always_25/if_1/if_1/cond 4.489613 0.326978 -1.002548 0.888869 1.719422 -0.535211 -0.987198 -0.539526 0.441572 0.044132 0.848611 0.670444 -2.033864 0.312277 -0.912955 -0.005103 1.834280 -0.822081 -0.199652 1.540369
wb_dma_ch_sel/assign_97_valid/expr_1 0.956673 -1.114747 -2.068662 0.008372 2.602188 -1.288942 4.680866 -3.142501 1.326944 1.092930 1.513347 1.521582 0.567220 3.146362 2.591026 -5.076905 1.030669 6.885881 -2.639548 3.361276
wb_dma_de/always_9/stmt_1 0.817223 2.497706 -0.312010 -1.659392 -3.101364 -0.457301 3.121140 -0.395915 -1.401565 -2.335938 -1.702001 1.955317 -1.868650 -1.357916 0.156351 0.523721 -1.159582 4.174695 -1.978824 0.057034
wb_dma_de/input_pause_req 1.975338 2.774862 -0.311433 -2.937723 2.908026 0.121330 -0.092551 -4.699722 -1.643063 -1.373162 0.736707 -1.377772 2.373426 -3.580884 -2.145807 3.060193 1.419829 -2.044224 1.586092 -3.942608
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 0.707675 -2.980799 -1.490824 3.534451 0.348641 1.293423 0.190335 -1.935502 1.295333 -0.250891 -2.092399 -0.384253 -0.572747 2.379833 -1.799115 -4.122695 -2.508430 0.351955 1.255836 -3.464764
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 0.733343 -1.545030 1.754360 0.013947 -1.319076 0.774146 0.585066 -0.647432 1.187922 -3.647358 -2.229125 -2.329094 -2.387310 -0.819187 -1.673794 -2.785976 -1.015927 -1.698603 1.230488 -2.868886
wb_dma_de/wire_dma_busy 2.361364 3.824872 -0.439611 -3.756495 2.122465 -0.553009 -1.478589 -2.213228 0.003345 -0.172147 2.286612 1.264609 1.305164 -3.107923 -1.933138 3.275910 1.121536 1.134474 1.141569 -3.267215
wb_dma_ch_sel/always_37/if_1/if_1/cond -0.309045 -1.591303 0.349797 1.438788 -2.113934 1.220278 0.535887 -0.036901 0.818075 -1.570400 -2.678320 -0.701878 -2.719968 1.007179 -1.203061 -2.695709 -2.060688 -0.763729 0.204104 -1.998645
wb_dma_ch_pri_enc/always_2/if_1 -0.818606 -0.694682 0.094446 1.219584 1.290900 1.411267 0.331280 -0.956578 -0.568221 0.011982 -1.456842 0.409707 -0.622504 0.725075 -0.821009 1.229095 -0.414066 -4.038223 0.642714 -0.886488
wb_dma_de/always_6/if_1/stmt_1 2.472993 3.866010 -0.256120 -2.298986 -1.586932 0.520954 2.220827 0.040379 -0.154446 -0.948287 -0.447761 1.951707 -3.127158 0.969301 -0.916267 1.472563 -3.267729 3.715690 -3.302722 0.184356
wb_dma_ch_rf/input_de_txsz_we -0.909437 -0.201315 -0.835331 0.775125 -2.509613 -1.158025 2.881010 -0.007848 -1.660056 -1.633274 -1.371280 2.533306 -0.101171 -0.961057 1.430009 2.211238 -2.850760 5.221321 -0.526820 -1.491258
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.038028 0.283383 -0.187584 -0.332334 0.315204 0.883479 -0.799694 -1.246356 -1.258293 1.038155 -0.061207 0.915585 -0.711325 -0.700783 0.973367 3.135914 0.622113 -2.157437 -0.297739 -0.459394
wb_dma_wb_if/input_wb_addr_i 2.966028 -0.795093 2.044031 -2.493999 2.240485 2.866767 -3.157078 -3.474874 -1.215961 0.760241 0.998482 0.448937 0.335170 -0.724572 3.093826 3.271247 0.795316 2.295503 -1.674423 -3.005675
wb_dma_ch_sel/always_7/stmt_1 -0.367329 -1.627894 0.329776 1.563069 -1.959787 1.206219 0.641312 0.018752 0.799090 -1.604929 -2.727155 -0.715640 -2.614493 1.074953 -1.339511 -2.717711 -2.053354 -0.896634 0.268500 -1.982811
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 0.575152 3.242451 -1.611298 -2.585875 -0.163859 1.343050 0.477483 -4.909253 0.403196 2.865527 1.818534 -3.655817 -0.732803 -1.048684 1.411840 -2.759889 2.076425 -0.518980 -2.239099 0.408413
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 -0.580927 -0.229074 3.238257 0.347104 -2.247092 2.716653 3.158749 -1.996914 -0.628580 -5.704526 -4.715158 0.379578 -1.439603 -0.905886 2.090076 -0.413468 -2.350447 -3.799044 -0.431718 -1.239802
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.058582 1.705587 -0.523184 0.771665 -0.586091 0.412015 -0.554190 -0.703273 -0.089797 0.490750 -1.522066 2.189751 4.949931 1.065143 4.423196 -3.100764 -1.389779 1.744256 -2.628502 2.159467
wb_dma_ch_rf/always_4/if_1/block_1 2.215278 -0.206660 1.929661 -5.085195 -0.520769 0.734862 -2.330624 -1.438959 -0.209418 -0.625081 0.895799 -2.758189 -4.426448 -0.229239 -1.747605 -0.234093 3.251495 2.518502 -1.335230 -1.891677
wb_dma_de/reg_dma_abort_r -1.170405 0.788851 -0.778468 1.981203 1.629484 0.998156 2.812000 -1.624647 -0.986565 -0.876875 -2.717269 1.417748 3.579237 1.076938 -0.368898 -1.780091 -0.619647 -2.844446 0.130776 0.972145
wb_dma_ch_sel/input_ch2_txsz -0.393794 -1.628028 0.323915 1.608306 -2.016390 1.196907 0.673872 0.008798 0.828645 -1.573127 -2.738085 -0.731669 -2.612084 1.094247 -1.317249 -2.790023 -2.103767 -0.929026 0.300397 -1.966737
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.066760 0.269337 -0.197036 -0.308667 0.315514 0.867399 -0.827522 -1.184444 -1.243248 0.981112 -0.059415 0.856108 -0.714663 -0.643196 0.873982 3.106454 0.601881 -2.181731 -0.248575 -0.421355
wb_dma_ch_sel/input_ch5_csr 2.322851 -0.160621 0.973033 -3.918079 0.005226 -0.094143 -1.166074 -2.420179 0.129556 -0.311427 0.355532 -0.642641 -2.752160 -0.312225 0.779776 -2.070401 3.307579 2.509229 -2.458846 -0.393070
wb_dma_ch_sel/assign_150_req_p0 0.375728 0.007989 -1.347926 -0.057449 1.590013 -1.913032 1.983123 -0.662449 -0.738189 -0.624302 -0.655673 1.135692 3.532727 1.747415 -1.171363 -1.301970 -1.403414 2.334579 -0.842254 -0.017377
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.031286 0.343708 -0.159408 -0.356496 0.344106 0.853394 -0.800769 -1.203525 -1.238089 1.029065 -0.006385 0.904621 -0.668647 -0.660541 0.967001 3.060251 0.657906 -2.090624 -0.307828 -0.408152
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -0.473145 -1.541096 -0.895276 1.373634 1.000199 -0.582700 -0.466707 -0.626042 0.493937 0.617939 0.438628 -0.846777 2.280316 0.117048 -0.331436 -2.100978 0.698612 0.282801 1.448446 -0.704276
wb_dma_ch_sel/assign_155_req_p0 0.256001 0.004717 -1.357280 0.114738 1.622466 -1.915636 2.009009 -0.525021 -0.653306 -0.577363 -0.656887 1.110271 3.745035 1.818677 -1.240000 -1.539267 -1.387796 2.277395 -0.775232 0.158865
wb_dma_ch_sel/always_43/case_1/stmt_4 -0.761659 -1.001187 0.277480 1.533321 0.890839 0.549450 1.127268 0.268031 0.683482 -0.999986 -1.431565 -0.493153 -0.066399 1.372299 -1.830310 -1.764179 -1.078306 -1.982188 0.932853 -0.552759
wb_dma_ch_sel/always_43/case_1/stmt_3 -0.257242 -1.643711 0.388039 1.451555 -2.190594 1.307261 0.532143 -0.039373 0.814028 -1.617839 -2.743840 -0.737670 -2.819812 1.049804 -1.184863 -2.813268 -2.072763 -0.762126 0.146711 -2.071734
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.389073 -1.312729 0.152693 1.244470 -1.661630 2.094450 -0.149458 -1.249994 -0.358868 -0.608022 -2.797475 0.153855 -3.308878 0.473673 -0.398336 0.182708 -1.467672 -2.915045 -0.033354 -2.439973
wb_dma_ch_sel/always_43/case_1/stmt_1 1.754792 1.707462 -0.974004 0.168113 -0.643467 0.672391 3.903618 -1.498498 -0.748446 -2.415229 -2.663656 2.513331 -1.968605 1.131992 -1.749588 -0.430279 -2.992455 3.217712 -1.547040 -1.279573
wb_dma_de/always_19/stmt_1/expr_1 2.374905 2.639105 -1.615079 3.078566 0.787145 1.062668 -1.828869 -1.315398 1.656926 0.990258 1.156822 -1.100589 1.426114 -1.167968 0.579758 -2.939227 1.549823 -1.958495 1.571614 1.636771
wb_dma_ch_rf/wire_ch_err_we -1.068842 0.946887 -0.765989 1.844584 1.590224 1.075140 2.651722 -1.706343 -1.014441 -0.789743 -2.642731 1.347250 3.374988 1.011108 -0.439875 -1.694442 -0.432238 -3.036153 0.101619 1.017502
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 1.898946 3.311783 -0.132744 -2.581747 1.605991 0.360613 -2.088460 -1.846357 0.356425 0.055682 1.147513 0.863966 2.082425 -2.087640 -1.200294 1.539871 0.593752 -0.914179 0.838511 -2.471307
wb_dma_rf/wire_ch1_adr1 0.289602 1.592312 0.901881 -1.429262 -0.120416 0.300553 -0.771398 1.792220 0.971408 0.690904 1.038637 -0.918354 -1.272056 0.881730 -0.835612 0.642447 -1.049848 -1.140457 -1.069818 0.979197
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -2.100317 -2.304860 2.703503 -4.020613 1.293182 -1.429905 5.531038 -2.201971 0.014680 -2.807977 1.292156 -2.064226 1.797766 1.192527 2.592785 -1.145833 -0.248281 1.630017 -2.056720 1.758080
assert_wb_dma_wb_if/input_pt_sel_i 1.350463 1.489495 0.427891 -2.834342 -1.047250 0.847536 -2.628714 -1.633938 -1.144278 0.207753 -0.812722 -0.105288 -2.867684 -0.535765 -0.528136 0.079490 3.806610 1.245911 -1.794034 -0.986802
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond -1.020281 2.437758 -0.244214 1.883493 -0.492136 1.016204 1.556551 -0.544209 0.160891 -0.838396 -2.106481 1.954760 4.428442 -0.313908 3.269425 -3.882325 -0.436525 1.097346 -0.874294 2.530996
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.032207 0.367442 -0.162162 -0.421159 0.358501 0.889423 -0.857667 -1.299729 -1.258700 1.023572 0.037599 0.902216 -0.690628 -0.723661 0.994678 3.166554 0.690644 -2.122239 -0.326586 -0.431840
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -0.738628 -1.009055 0.262609 1.506802 0.915306 0.528437 1.084378 0.241844 0.663466 -0.965814 -1.379635 -0.498004 -0.018192 1.319995 -1.764652 -1.736704 -1.022764 -1.868940 0.933759 -0.527640
wb_dma_rf/input_paused 0.443858 -0.524751 -1.041391 0.056393 -0.123561 0.018690 -0.109157 -1.740810 -1.781630 1.138376 0.891097 -2.462066 -1.302013 -0.727592 -0.019040 2.389306 0.268155 0.345464 -0.198634 -1.027179
wb_dma/wire_mast0_adr 0.428789 -2.264962 -2.105841 -3.295490 -2.499639 -2.089672 -0.757615 -1.629143 -0.552513 2.516884 -0.038797 -1.564365 -0.227782 3.305232 0.555299 -2.360480 -1.944868 2.071303 -4.190331 -0.751664
wb_dma_ch_pri_enc/inst_u8 -0.822440 -0.714040 0.075810 1.225551 1.291105 1.387974 0.281651 -0.931783 -0.511819 0.034930 -1.416256 0.344632 -0.648629 0.734362 -0.874914 1.269126 -0.446977 -4.038510 0.663048 -0.977750
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.240663 -0.060137 -1.364781 0.094428 1.648685 -1.954900 2.124648 -0.466453 -0.794281 -0.638089 -0.694210 1.190182 3.681501 1.740306 -1.271426 -1.193647 -1.497668 2.361012 -0.730510 0.030991
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.284294 0.621096 -0.719267 -0.231111 0.296456 -1.718348 1.774561 0.359564 -1.372581 -0.601551 0.599952 1.693111 0.837368 -1.233786 -0.175251 3.140449 -0.539320 3.393980 0.322328 -0.479077
wb_dma_ch_arb/always_2/block_1 2.671081 3.549553 1.648486 -0.485361 0.907828 3.193957 -3.404072 -1.052379 1.912953 -0.207685 -1.855467 -0.306854 1.129268 1.604214 1.359180 -4.744858 -0.473447 -4.152401 -2.493302 1.405597
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 0.271231 1.645103 -0.000131 -0.398856 -2.083722 0.119083 4.059925 -0.262460 -0.702889 -3.272421 -3.016976 1.430686 -1.927243 -0.038700 -1.636831 -1.238443 -1.964269 2.356663 -1.181277 -0.490863
wb_dma_ch_sel/always_40/case_1/cond 0.555919 0.568164 2.484921 -1.265943 1.311630 0.431520 0.411378 1.409272 1.945997 -2.373777 -0.048155 -2.866825 -1.207919 0.433535 -2.986584 -1.011972 -1.218954 -3.874191 0.748307 -0.431726
wb_dma_ch_rf/assign_22_ch_err_we -1.183451 0.831799 -0.805543 2.067132 1.649900 1.039160 2.875543 -1.578932 -0.971695 -0.946932 -2.809770 1.345333 3.510638 1.115382 -0.622135 -1.929373 -0.545662 -3.134459 0.213406 1.028224
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.137734 1.607486 -0.622605 0.954817 -0.505593 0.220577 -0.303992 -0.590901 -0.166743 0.501724 -1.564985 2.318138 5.260658 1.289171 4.433121 -3.121102 -1.611924 1.808349 -2.595428 2.304916
wb_dma_ch_rf/wire_pointer 1.196789 1.038177 3.175610 -3.742109 0.980819 0.687361 0.243888 0.544513 0.585885 -2.341147 0.484429 -5.618184 -4.442797 -0.997485 -4.576570 0.034600 1.367042 -1.869900 0.052109 -1.588649
wb_dma_ch_pri_enc/always_2/if_1/if_1 -0.687521 -0.673681 0.120500 1.019175 1.261750 1.454990 0.172869 -1.095203 -0.511179 0.040165 -1.307808 0.329755 -0.693713 0.657163 -0.766020 1.248963 -0.279577 -3.840651 0.562313 -0.944040
wb_dma_ch_pri_enc/wire_pri19_out -0.739763 -0.667312 0.083178 1.150032 1.248301 1.401796 0.198908 -0.939930 -0.565005 0.066289 -1.383692 0.352457 -0.744731 0.683771 -0.865686 1.389256 -0.387370 -4.060186 0.629439 -0.976671
wb_dma_ch_sel/assign_5_pri1 -0.014268 0.330718 -0.189636 -0.324966 0.355976 0.863818 -0.789949 -1.174494 -1.194745 1.009093 -0.020384 0.860329 -0.692746 -0.686941 0.883551 3.054347 0.615452 -2.135555 -0.290616 -0.412138
wb_dma_rf/inst_u26 -1.268916 0.767643 -0.789192 2.115729 1.720542 1.078458 2.817559 -1.585193 -1.000560 -0.874440 -2.814858 1.405083 3.586205 1.160303 -0.563760 -1.781360 -0.630104 -3.230822 0.258591 0.934966
wb_dma_rf/inst_u27 -1.184342 0.846044 -0.774551 1.982461 1.690366 1.013066 2.898805 -1.694519 -0.975622 -0.924758 -2.761788 1.452463 3.604759 1.113591 -0.414825 -1.863649 -0.570368 -2.921468 0.109898 1.064823
wb_dma_de/always_23/block_1/case_1/block_10 0.650032 -3.035964 -1.484300 3.506840 0.327950 1.212948 0.206087 -1.882112 1.275352 -0.269696 -2.052845 -0.405725 -0.559281 2.325585 -1.802491 -4.003376 -2.492300 0.407153 1.317425 -3.483603
wb_dma_de/always_23/block_1/case_1/block_11 -0.834390 -3.167404 -0.607178 2.983269 -1.023406 0.622638 0.127625 -0.631124 1.332043 -0.931176 -2.251330 -1.554825 -0.231372 1.175254 -1.664079 -4.883199 -1.326388 -0.589918 1.779233 -2.661800
wb_dma_rf/inst_u22 -1.175814 0.837101 -0.807382 2.031034 1.741261 1.042922 2.834550 -1.659188 -0.980843 -0.903393 -2.758773 1.374820 3.645597 1.101245 -0.477319 -1.821186 -0.587543 -3.048943 0.211899 1.019735
wb_dma_rf/inst_u23 -1.218467 0.915446 -0.845797 2.117776 1.723451 1.041709 3.045269 -1.668320 -1.065366 -0.965254 -2.896527 1.552527 3.635335 1.173563 -0.434060 -1.791754 -0.729163 -3.065244 0.119612 1.100978
wb_dma_rf/inst_u20 -1.070639 0.997193 -0.773039 1.879997 1.597840 1.043105 2.844669 -1.638455 -1.015468 -0.982295 -2.800896 1.416002 3.446060 1.059011 -0.492819 -1.848733 -0.542101 -2.975445 0.075007 1.075927
wb_dma_de/assign_86_de_ack 1.844261 -2.840950 0.101725 1.729972 0.824644 0.887475 0.084359 -2.601201 1.627442 -2.371783 -1.548028 -2.038179 -0.566224 0.379662 -2.076060 -4.004881 -1.341241 -0.308089 2.063034 -4.325147
wb_dma_rf/inst_u28 -1.116887 0.834839 -0.853393 1.967218 1.665482 0.987703 2.835689 -1.709898 -1.004717 -0.906193 -2.671839 1.392462 3.581821 1.066134 -0.451274 -1.856305 -0.537306 -2.847918 0.153315 0.998743
wb_dma_rf/inst_u29 -1.217261 0.965304 -0.803991 2.045576 1.640910 0.991333 2.993127 -1.590842 -1.024010 -0.957055 -2.820516 1.502301 3.704541 1.156646 -0.403375 -1.863559 -0.655573 -2.949870 0.104416 1.149046
wb_dma_ch_sel/always_1/stmt_1 1.725078 -2.762598 0.006283 1.987788 0.909762 0.984750 0.181154 -2.429393 1.632612 -2.324441 -1.686595 -1.880382 -0.527179 0.587487 -2.259786 -3.990968 -1.532825 -0.620006 2.146054 -4.198876
wb_dma_de/always_6/if_1/if_1/cond/expr_1 0.850397 -0.422556 -0.263153 -1.175782 -2.501682 -0.588873 0.030701 -0.347119 -0.460662 -0.764234 0.054522 0.060892 -3.915225 -1.652944 -0.608314 1.538441 -0.206466 3.252625 -0.110217 -2.577811
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.254184 -0.104772 -1.320085 0.144168 1.606738 -1.889511 2.018609 -0.517399 -0.686305 -0.665113 -0.730094 1.094089 3.601981 1.805057 -1.238394 -1.415183 -1.481853 2.158069 -0.739930 0.037413
wb_dma_rf/inst_check_wb_dma_rf 4.673944 -0.812213 0.237119 -2.365970 0.981304 0.042367 -3.290504 -1.137725 -0.193405 -0.210679 0.256105 1.639998 -2.696251 1.874893 -1.392185 2.299404 0.864221 0.144919 -1.314973 -1.769190
wb_dma_rf/reg_wb_rf_dout 5.862546 0.250189 2.052988 -6.182013 3.545558 3.555201 -3.663858 -4.169535 -3.505494 1.667251 5.119985 -1.201570 -0.655444 -1.912707 0.854054 6.567114 2.662019 3.456028 -1.694070 -1.501295
wb_dma/input_dma_req_i 1.863212 -2.815238 0.099906 1.790166 0.767825 0.982153 0.066644 -2.560052 1.669277 -2.346429 -1.643987 -2.035124 -0.688524 0.416178 -2.196972 -4.062584 -1.411377 -0.471820 2.093709 -4.353730
wb_dma_de/input_am1 1.835847 0.926740 -1.390991 2.223627 1.551813 -0.554203 1.334002 0.101515 1.071215 0.306979 0.802588 0.337652 -1.197668 0.532600 -0.579218 -0.804818 0.449272 -0.452042 0.382968 2.262935
wb_dma_de/input_am0 -2.599548 -0.646275 0.407346 0.289253 -1.261269 -0.811745 2.558233 -0.810893 0.215155 -1.551375 0.294084 -0.047821 0.252501 -1.362956 2.148055 -0.005463 1.016537 0.630639 1.134818 0.459582
wb_dma_ch_sel/reg_next_start 2.961888 0.563534 -3.840439 3.137232 1.464983 0.432146 2.756225 -4.017734 -1.740067 0.978821 -0.231157 -0.021242 -3.093072 0.260860 -1.561370 2.018617 -0.781477 1.044445 -0.113136 -1.099075
wb_dma_ch_sel/input_ch4_csr 2.003617 -0.077488 1.122900 -3.773171 -0.080811 0.116505 -0.854877 -2.522700 0.103062 -0.492514 0.345079 -0.492433 -2.515252 -0.469356 1.301969 -1.816780 3.102035 2.596691 -2.450460 -0.276899
wb_dma_ch_sel/assign_107_valid -0.673483 0.778150 -0.986643 0.973204 1.691388 -1.239858 4.056650 -0.425116 -0.449304 -2.015360 -1.216044 0.809587 2.866997 0.240018 -2.483595 -2.013160 -0.280566 1.577687 1.019579 0.333080
wb_dma/wire_next_ch 3.732023 1.088485 -1.738219 2.182653 2.441232 -0.045279 3.621471 -3.369800 0.260888 -2.550653 -1.022850 0.960026 -1.464194 -0.720915 -2.181335 -0.640787 -0.275298 0.001070 1.193840 -1.006498
wb_dma_rf/wire_ch2_txsz -0.302302 -1.639007 0.333973 1.481142 -2.056365 1.247111 0.563470 -0.055095 0.860088 -1.575549 -2.675828 -0.714474 -2.635510 1.058862 -1.196277 -2.858226 -2.061788 -0.729302 0.205045 -2.016614
wb_dma_ch_rf/wire_ch_am0 -2.569478 -0.578938 0.398276 0.264910 -1.207339 -0.800527 2.581262 -0.791670 0.233717 -1.536718 0.270958 -0.087737 0.254512 -1.400473 2.058786 -0.071446 1.069552 0.595755 1.154339 0.501251
wb_dma_ch_rf/wire_ch_am1 4.472678 0.386442 -1.024384 1.045608 1.658245 -0.554831 -0.933987 -0.448056 0.460048 0.014382 0.714536 0.678708 -2.051535 0.341911 -1.004675 -0.100026 1.841286 -0.943444 -0.183030 1.568510
wb_dma/wire_ch6_csr 2.232315 -0.185630 1.124737 -4.147283 0.068262 -0.031790 -1.049375 -2.690650 0.118692 -0.445714 0.343525 -0.579466 -2.789013 -0.531986 1.109524 -2.033541 3.465845 2.785357 -2.567395 -0.473462
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.847982 -0.665502 0.067789 1.252074 1.229837 1.358727 0.316216 -0.893644 -0.547719 0.047082 -1.471467 0.421023 -0.634798 0.692803 -0.857893 1.374423 -0.502813 -4.113603 0.639031 -0.939356
wb_dma_de/input_csr -2.644769 -1.115459 4.649529 1.927966 0.040007 3.554862 4.926494 -2.944624 0.196704 -5.988235 -2.702883 0.896959 2.241217 -2.738624 6.815084 -2.885952 0.948175 -0.033682 1.124588 1.577232
wb_dma_de/reg_read 0.183332 1.928310 -0.150978 -0.663618 -1.691947 0.962291 3.181555 -1.356919 -1.835776 -2.195087 -3.038135 2.254200 -2.418566 -0.576697 -0.669011 1.532428 -1.388758 0.154221 -1.452452 -0.787537
wb_dma/input_wb1_cyc_i 1.577820 1.661133 0.362839 -3.011707 -0.910197 0.817567 -2.630751 -1.722233 -1.161566 0.294802 -0.731839 -0.122059 -3.174596 -0.507970 -0.800204 0.161441 4.024903 1.274491 -1.895682 -1.010942
wb_dma_ch_rf/wire_ch_adr0_we -0.088228 0.300283 1.510344 -2.595314 2.821382 1.435938 -0.857589 -2.766127 0.083396 0.234300 2.384527 -0.573968 3.388701 -0.995299 0.513356 -3.257091 6.033796 2.236743 1.013714 0.980075
wb_dma_ch_sel/assign_140_req_p0 0.152450 -0.068136 -1.390842 0.291352 1.640079 -1.913696 2.184446 -0.514917 -0.694463 -0.668717 -0.795411 1.139838 3.793764 1.785513 -1.261892 -1.565215 -1.467821 2.196494 -0.640729 0.118950
wb_dma_rf/wire_ch3_txsz -0.746151 -0.957878 0.225775 1.511583 0.880811 0.497383 1.065401 0.287470 0.649241 -0.962046 -1.352430 -0.494139 0.002320 1.308894 -1.681762 -1.647228 -1.040158 -1.825536 0.880505 -0.504026
wb_dma_rf/input_wb_rf_din -1.018141 -4.726787 1.849952 -3.510185 2.607678 1.945069 -0.440951 -4.222801 -0.723850 0.793822 2.545520 -1.270581 1.277593 3.025184 3.358631 0.344650 -1.502951 7.714237 -1.682648 -3.551876
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -0.112158 0.220697 1.627110 -2.811536 2.728384 1.453764 -0.907692 -2.748602 0.012427 0.176527 2.504389 -0.651284 3.168227 -1.101873 0.588838 -2.946472 6.087764 2.263914 0.987729 0.890863
wb_dma_de/always_18/stmt_1/expr_1/expr_2 0.751113 -0.792431 -0.533438 -0.592756 -0.054984 -0.818186 -1.750569 0.037521 -0.329805 1.370068 0.387124 0.506764 1.169335 1.618148 1.312120 0.704147 -1.335301 0.725458 -1.703417 -0.123602
wb_dma_pri_enc_sub/reg_pri_out_d1 -0.742289 -0.691286 0.091370 1.158581 1.275425 1.394166 0.285016 -0.936233 -0.481594 -0.028352 -1.400162 0.288938 -0.641092 0.708995 -0.875352 1.137868 -0.399921 -3.966036 0.669605 -0.959590
wb_dma_ch_rf/always_19/if_1/block_1 0.612715 0.255309 -0.319424 -1.516877 0.327820 -1.361670 0.375093 -0.148124 -0.667969 -0.117877 1.570041 0.239901 -1.468297 -1.502559 -1.100613 2.722810 1.018440 2.524361 0.505710 -1.133602
wb_dma_ch_rf/always_2 0.566415 0.683399 2.548043 -1.286365 1.384030 0.486607 0.455746 1.398728 1.977355 -2.428223 -0.054955 -2.913010 -1.151446 0.467816 -3.049435 -1.069589 -1.200194 -3.941232 0.793253 -0.433773
wb_dma_ch_rf/always_1 0.024640 -1.347375 -1.241679 0.013832 1.401293 -1.984699 -0.116045 -0.691433 -0.098736 0.531174 1.960704 -0.652171 1.039844 -1.413312 -1.476256 0.510010 1.736843 2.776963 2.098035 -1.824723
wb_dma_ch_sel/always_9/stmt_1 -0.798833 -1.014720 0.251985 1.564467 0.940071 0.524784 1.107126 0.289357 0.709194 -0.986782 -1.428541 -0.522797 0.031082 1.433067 -1.805875 -1.853788 -1.047533 -1.941892 0.950155 -0.515444
wb_dma_ch_rf/always_6 0.205732 2.325368 -0.272681 -2.293877 -0.765924 1.763305 0.498214 -4.683969 0.561579 1.547734 1.659824 -3.737660 -1.133801 -1.065644 2.623279 -1.877800 1.385589 -0.896673 -1.955808 0.053562
wb_dma_ch_rf/always_5 1.522659 -0.305530 0.775960 -2.758876 -0.684885 -0.015925 -2.479963 -0.351074 0.645238 -0.213540 0.552539 0.072443 -1.398593 0.466948 -0.368188 -0.699436 1.394895 0.933443 -0.530037 -0.771482
wb_dma_ch_rf/always_4 2.126508 -0.161642 1.845273 -5.082639 -0.523172 0.589580 -2.249787 -1.356321 -0.283698 -0.514068 1.004052 -2.846295 -4.348206 -0.373494 -1.784665 -0.128515 3.312733 2.680036 -1.299823 -1.781179
wb_dma_ch_rf/always_9 -1.140919 0.894952 -0.823139 1.978054 1.669631 0.986551 2.824011 -1.664349 -1.018987 -0.893958 -2.708323 1.403008 3.641609 1.081084 -0.418466 -1.849918 -0.559175 -2.897133 0.113143 1.078418
wb_dma_ch_rf/always_8 2.451307 3.846130 -0.359152 -3.807536 2.069054 -0.219607 -1.634792 -2.543581 0.161238 -0.100564 2.219578 1.211630 1.184254 -2.907570 -1.603985 2.888763 1.063608 1.035854 0.917120 -3.236538
assert_wb_dma_rf/input_wb_rf_dout 4.860410 -0.704256 0.179668 -2.311303 0.932626 0.021812 -3.260546 -1.038364 -0.201943 -0.239477 0.209905 1.635008 -2.889771 1.839959 -1.634945 2.333963 0.825426 0.073033 -1.318203 -1.735605
wb_dma/wire_wb1_addr_o -0.650279 0.953915 0.605632 1.063848 -0.910639 1.331038 -0.990016 0.205181 0.605510 0.175672 -0.738419 0.988719 0.308964 -0.646280 3.003921 -0.829218 -0.266674 0.221788 -0.449018 0.700426
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.757946 -0.644302 0.101047 1.077950 1.246595 1.396550 0.217997 -0.965343 -0.530529 0.024909 -1.344632 0.329493 -0.701059 0.687495 -0.800349 1.327915 -0.351651 -3.944092 0.590233 -0.920456
wb_dma_wb_slv/always_3/stmt_1/expr_1 3.914431 -0.658190 2.299865 -5.415654 0.758332 1.551613 -3.688449 -2.467706 2.494815 -1.279060 2.333020 3.019833 -0.146644 1.494387 2.033905 -1.363290 1.531636 0.102319 -0.625978 -0.318388
wb_dma_ch_sel/assign_154_req_p0 0.279696 -0.084510 -1.403157 0.058793 1.659849 -1.954565 2.095690 -0.586071 -0.721212 -0.646538 -0.650984 1.130162 3.714076 1.809882 -1.240661 -1.349699 -1.406312 2.358423 -0.729773 -0.026799
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 4.267298 -0.718430 2.359086 -5.244660 0.944570 1.779224 -3.934353 -2.498853 2.551249 -1.255089 2.278457 3.180670 -0.314082 1.559296 2.083433 -1.325526 1.596379 0.036398 -0.664589 -0.394254
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 -1.545397 -1.719980 -2.042879 2.427473 1.215645 -0.877305 -0.186389 -1.449380 -2.148496 2.076445 -0.805280 3.014862 6.444946 1.849754 3.870411 2.203696 -2.765979 0.514248 -1.047462 -0.141854
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.057630 0.347891 -0.212854 -0.220090 0.345987 0.854069 -0.688838 -1.187950 -1.201647 0.978365 -0.121478 0.929444 -0.618725 -0.617357 0.917172 3.022946 0.536610 -2.194248 -0.273530 -0.364619
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.754940 -0.447671 0.661793 -0.553593 0.862131 1.073208 -1.000242 0.433820 -0.140046 -0.273498 -2.079067 0.024716 0.533114 1.548717 -3.107818 -2.345018 0.592294 -2.214478 0.228797 -1.063134
wb_dma_wb_slv/reg_slv_dout -1.336535 -5.018113 2.149976 -2.814525 2.391492 2.629658 -0.724418 -4.156919 -0.757807 0.919336 2.057039 -1.449845 1.591481 3.310222 4.147210 -0.051758 -1.470954 6.365264 -1.733490 -2.898212
wb_dma_ch_pri_enc/always_2 -0.715098 -0.575144 0.095541 1.131076 1.278352 1.372002 0.284645 -0.984447 -0.548413 0.033926 -1.364092 0.398053 -0.592420 0.666913 -0.784262 1.291746 -0.371829 -3.889855 0.605464 -0.926221
wb_dma_ch_pri_enc/always_4 -0.739032 -0.572144 0.063818 1.031683 1.210383 1.420743 0.160247 -0.991056 -0.637284 0.136914 -1.339779 0.399426 -0.727703 0.569671 -0.703918 1.547596 -0.323834 -3.995836 0.550378 -0.963269
wb_dma/inst_u3 3.291519 -0.011738 1.714552 -5.106724 -1.124995 1.558720 -3.843010 -3.675803 -1.172403 -0.161324 0.726555 -1.636294 -2.093301 -0.282951 1.244974 0.591802 3.533299 0.989457 -2.581970 -1.687593
wb_dma_wb_slv/always_1/stmt_1 1.740792 -1.188779 2.346932 -1.492847 3.778791 3.833836 -2.765736 -4.071583 -1.130943 0.921421 1.848621 1.316869 0.420260 -0.120288 4.338411 4.028685 1.155437 2.769658 -0.732606 -2.582813
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.080131 1.814782 -0.563907 0.982765 -0.566948 0.386431 -0.313779 -0.622534 -0.144951 0.452833 -1.648045 2.384997 5.115112 1.088134 4.530020 -3.111522 -1.556310 1.822730 -2.607760 2.336143
wb_dma_rf/wire_ch0_am0 -2.559078 -0.577079 0.416564 0.288744 -1.230010 -0.827338 2.574618 -0.815782 0.209506 -1.523345 0.295657 -0.060880 0.262244 -1.377409 2.108869 -0.032203 1.060095 0.674096 1.168965 0.484264
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.044246 1.641594 -0.643596 0.842866 -0.575212 0.239008 -0.347123 -0.670671 -0.178531 0.502335 -1.592284 2.283741 5.165830 1.199116 4.375185 -3.075485 -1.557818 1.848357 -2.676386 2.212432
wb_dma_wb_mast/wire_mast_drdy -1.242239 -1.189190 -2.237955 -0.656932 -3.680991 0.250813 2.779822 -2.919822 -0.997665 0.025746 -3.971419 -0.948279 -0.357753 2.249788 -0.679503 -5.344903 -1.893420 -0.671392 -2.711202 -0.893489
wb_dma_wb_if/wire_mast_pt_out 2.709624 0.253836 -0.034804 -2.893550 -1.519014 0.211444 -2.176883 -1.346610 -1.128833 0.162606 -0.529370 -1.087625 -0.344752 -1.185327 -1.090765 0.626555 -0.261078 -0.171272 -1.498215 -2.525565
wb_dma_ch_sel/assign_95_valid/expr_1 0.545634 -1.547703 -2.326685 0.496593 0.857409 -0.259406 3.627374 -3.736693 0.706401 1.831042 0.677533 2.126089 -1.168937 2.430931 3.785776 -3.894174 0.964352 5.885295 -2.872989 2.374304
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.808272 -0.646094 0.035662 1.261537 1.273117 1.405124 0.327924 -0.933677 -0.591627 0.020176 -1.484681 0.420455 -0.604719 0.703374 -0.848135 1.367170 -0.466902 -4.081461 0.638535 -0.915812
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.692039 -0.625614 0.142310 0.964491 1.286369 1.468818 0.145672 -1.080979 -0.577814 0.108261 -1.277496 0.377520 -0.721111 0.621165 -0.729055 1.465225 -0.256497 -3.923737 0.538946 -0.988312
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 -0.708694 -0.656941 0.108547 1.121935 1.228966 1.405926 0.204068 -0.958003 -0.517908 0.043026 -1.408707 0.335506 -0.751329 0.679549 -0.855165 1.269571 -0.337310 -3.985433 0.628398 -0.967963
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 -0.681961 2.553948 0.979685 -0.897744 0.260543 1.658440 -2.209518 1.588117 0.780531 0.934543 -2.373222 1.322091 4.241066 3.479581 0.589342 -4.585219 -1.853585 -1.484046 -3.133652 2.105380
wb_dma/constraint_slv0_din 2.288731 -1.422522 -0.353898 -0.750749 2.126614 0.041137 -1.355804 -2.244519 -1.615746 0.039197 1.286885 -0.839943 0.939949 0.339265 -0.598266 3.139385 -0.297332 0.749565 0.500759 -2.030913
wb_dma_de/always_4/if_1/if_1 -0.170345 2.533481 -0.236137 -0.708255 1.053257 0.238164 3.641162 -1.064384 -2.052914 -1.647885 -1.664591 2.421878 -0.046583 -0.405178 -1.202437 2.752613 -0.388238 -0.754352 -0.797046 0.560977
wb_dma_rf/always_2 2.109878 -0.837807 0.178470 -1.463952 3.786837 -0.622433 0.916346 -3.596793 -2.556684 -2.421957 0.540206 -0.962084 2.589789 -1.618518 -2.063396 3.761086 0.872320 -0.485150 1.903712 -2.889077
wb_dma_rf/inst_u24 -1.171166 0.831852 -0.838981 1.951530 1.649933 0.992643 2.760879 -1.708625 -1.033392 -0.799905 -2.637000 1.426942 3.563474 1.059857 -0.330830 -1.708449 -0.510400 -2.880749 0.094492 1.037462
wb_dma_rf/always_1 5.686955 -0.055182 2.226986 -6.316801 3.635107 3.649316 -3.734789 -4.277757 -3.535997 1.643313 5.117440 -1.325795 -0.364392 -1.702821 0.998231 6.435461 2.514731 3.691409 -1.789852 -1.697421
wb_dma_ch_sel/always_38 3.675691 -0.061113 -4.101551 2.458926 1.349997 -0.166622 1.015785 -3.958059 -1.859087 2.073591 0.121389 0.261918 -2.114909 1.613365 -0.402031 2.500459 -1.978422 1.505154 -1.608333 -1.311825
wb_dma_ch_sel/always_39 -0.046769 3.124629 -0.060985 -0.343879 -0.482289 0.185877 3.281499 -0.072090 -0.946741 -1.652812 -1.953118 2.054204 2.236679 0.418259 0.748691 -1.182080 -1.041893 0.736216 -2.002717 2.776324
wb_dma_ch_sel/always_37 2.503515 4.598305 1.189306 -1.923873 3.802214 2.389291 -0.906671 -2.612732 1.872371 -0.571138 2.126879 1.418364 0.635979 -2.612763 -0.497117 -0.084413 2.939900 0.346641 1.551263 -0.747750
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.535261 1.416113 -0.900306 1.023604 0.496036 -0.382644 2.727141 -0.661480 -0.414283 -0.955633 -1.455408 1.108001 4.443227 0.480176 0.393691 -3.262727 -0.301509 1.003249 -0.409660 1.969925
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 0.091347 3.633270 3.008651 0.670902 -0.251189 3.322474 3.987540 -1.022036 0.549220 -3.324752 0.396005 0.910755 -2.161232 -1.720356 3.860256 1.125959 0.284900 -0.444134 -0.420472 3.797359
wb_dma_rf/inst_u21 -1.250943 0.762219 -0.839522 2.077034 1.701820 1.019805 2.828533 -1.661956 -1.020718 -0.888507 -2.723833 1.409727 3.688692 1.085115 -0.432432 -1.828706 -0.570758 -2.934994 0.175921 1.010570
wb_dma_rf/wire_ch3_adr0 1.660950 2.887259 0.365172 -3.323734 -0.543335 1.383337 -3.759256 -0.627873 -0.919745 0.770832 0.231813 -1.135240 0.739277 -0.830500 -2.729912 -0.538967 2.568742 -2.295653 -0.361826 -0.602220
wb_dma_ch_rf/input_dma_busy 2.432664 3.704970 -0.343478 -3.791978 2.234991 -0.428742 -1.636560 -2.445969 0.072669 -0.165410 2.302641 1.385583 1.520629 -2.933359 -1.705616 3.160874 1.044546 1.122111 1.095499 -3.376764
wb_dma_ch_sel/assign_134_req_p0 -0.263281 2.627046 0.567543 -2.124386 0.646925 0.150935 -1.734948 1.687045 0.157450 0.797728 -1.011486 1.525403 3.119210 2.282920 -0.624807 -2.101786 -1.067349 0.843271 -2.595174 1.087539
wb_dma/wire_wb0m_data_o -1.007462 2.810766 0.571817 -3.031923 -1.298661 2.081366 -2.812702 -0.275150 -0.805906 3.147149 3.163779 -0.033171 1.762920 -4.201403 3.441763 1.895172 1.031026 0.359567 -0.587104 0.514487
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.547772 1.443931 -0.949676 1.064215 0.471318 -0.371009 2.749203 -0.666841 -0.458432 -0.971644 -1.463859 1.083045 4.481849 0.536406 0.348090 -3.252840 -0.328907 0.953294 -0.412995 2.051653
wb_dma_ch_rf/always_6/if_1 0.067663 2.144662 -0.381059 -2.125908 -0.825981 1.684790 0.359282 -4.563082 0.496262 1.738982 1.489223 -3.559962 -0.991212 -0.945168 2.594169 -1.733389 1.150623 -0.958501 -1.892762 -0.117404
wb_dma 3.485034 0.315723 1.979360 -6.004214 -0.549610 1.169433 -4.254730 -3.424454 -1.276232 -0.328342 0.446714 -1.323211 -2.382836 -0.963183 0.842778 0.331014 3.918992 2.017948 -2.900245 -2.393991
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 0.319183 3.363938 0.680955 -1.951123 -1.789494 1.182818 2.425482 0.524821 -0.796375 -1.445194 -1.907715 1.313134 -3.583611 0.334353 -1.507983 2.289987 -2.463784 -0.993945 -2.376682 0.239913
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_2 0.560771 0.281280 -0.299999 -1.461580 0.380389 -1.332010 0.421716 -0.061341 -0.649578 -0.166542 1.482571 0.267623 -1.431367 -1.477000 -1.118682 2.692772 0.946808 2.495499 0.530201 -1.129085
assert_wb_dma_rf/input_wb_rf_adr 4.492460 -0.863105 0.220060 -2.272638 0.906067 0.094910 -3.143483 -1.234203 -0.172679 -0.193586 0.182008 1.633950 -2.579435 1.896956 -1.236721 2.178905 0.698663 0.240564 -1.392076 -1.812120
wb_dma_ch_rf/always_6/if_1/if_1 0.267001 2.340146 -0.438340 -2.064046 -0.628744 1.765178 0.257725 -4.544939 0.422678 1.797685 1.634985 -3.782573 -0.903062 -1.078377 2.308475 -1.717797 1.456160 -1.335963 -1.740316 0.022959
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.753179 -0.645310 0.068005 1.173541 1.248614 1.407150 0.242399 -0.962136 -0.563197 0.022747 -1.389524 0.340654 -0.689691 0.678555 -0.826735 1.310908 -0.369659 -3.973338 0.609748 -0.936277
wb_dma_ch_arb/wire_gnt 2.833277 3.827443 1.699193 -0.633477 0.889897 3.175132 -3.100409 -1.135591 1.954847 -0.328332 -1.725884 -0.263522 1.073450 1.677166 1.492832 -4.773573 -0.551658 -4.021394 -2.752742 1.742124
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 -1.198601 0.726685 -0.825854 2.091218 1.734445 1.012529 2.766015 -1.666139 -1.025113 -0.852043 -2.731344 1.390532 3.603489 1.047196 -0.449360 -1.682626 -0.589329 -3.102014 0.237072 0.913214
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 0.443519 -0.650779 -0.859715 -0.204376 -0.193163 0.047944 -0.410189 -1.717503 -1.661815 1.234999 1.004328 -2.574263 -1.373828 -0.718422 0.082693 2.286837 0.359435 0.344741 -0.269435 -1.106567
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 -0.023796 3.034435 -0.059922 -0.352558 -0.467262 0.214791 3.192924 -0.107571 -0.896862 -1.593390 -1.907388 1.950148 2.128061 0.408071 0.693740 -1.209835 -1.000910 0.612449 -1.955579 2.698873
wb_dma_rf/always_1/case_1/cond 5.573336 0.230642 2.033937 -6.079703 3.356173 3.562384 -3.559748 -4.104637 -3.487638 1.688739 4.956628 -1.139885 -0.484448 -1.881746 0.995854 6.453701 2.480062 3.443563 -1.737927 -1.523423
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.732903 -0.639068 0.054251 1.098575 1.264325 1.396005 0.210937 -0.994883 -0.605256 0.115074 -1.368763 0.385565 -0.711861 0.657190 -0.766564 1.428011 -0.379754 -4.010313 0.585156 -0.970598
wb_dma_wb_slv/assign_4/expr_1 1.669698 2.441176 0.725986 -5.523466 -2.814802 2.435145 -4.388754 -2.134081 -1.764112 2.691630 1.984462 -1.216720 1.410560 -4.685238 2.635974 1.679126 0.184698 0.359148 -2.271118 -2.250069
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond -0.383253 -1.610743 0.295796 1.632674 -2.134253 1.217274 0.627265 0.023724 0.802451 -1.593131 -2.771041 -0.696597 -2.654108 1.052607 -1.266352 -2.716230 -2.154932 -0.901322 0.274615 -1.991812
wb_dma_de/always_3/if_1/stmt_1 0.750698 -0.753448 -0.471350 -0.709462 -0.046647 -0.764494 -1.811601 -0.020650 -0.354380 1.348785 0.419687 0.454806 1.051623 1.532475 1.293164 0.746426 -1.280845 0.731976 -1.717921 -0.189572
wb_dma_ch_sel/assign_104_valid -0.616375 0.713072 -0.948217 0.882913 1.719012 -1.159761 3.858077 -0.517621 -0.444455 -1.932837 -1.150816 0.748806 2.825035 0.243825 -2.414451 -2.078096 -0.199848 1.563326 0.944878 0.245403
wb_dma_ch_rf/always_9/stmt_1 -1.054909 0.832550 -0.763746 1.908691 1.666244 1.061773 2.780833 -1.721191 -0.991326 -0.918079 -2.664562 1.373805 3.490472 1.034748 -0.461612 -1.810225 -0.478690 -2.938609 0.132703 0.962264
wb_dma_wb_if/input_mast_adr 0.207284 0.210201 0.199293 0.245253 -0.923623 0.604943 -2.773356 0.082870 0.224598 1.428697 -0.339066 1.432914 1.280708 0.792538 4.259551 0.010286 -1.461301 0.895208 -2.157372 0.443750
assert_wb_dma_ch_arb/input_req -0.041267 3.121474 -0.060790 -0.367707 -0.501813 0.224496 3.264009 -0.047248 -0.929796 -1.616802 -1.941972 1.965473 2.083326 0.415365 0.669765 -1.230969 -1.021180 0.627364 -1.983383 2.795047
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.760343 -0.408453 0.678380 -0.650664 0.812688 1.084953 -1.170266 0.498489 -0.100394 -0.192804 -1.976061 -0.021031 0.491320 1.551159 -3.033464 -2.380401 0.696657 -2.189066 0.192039 -0.983795
wb_dma_wb_if/input_wbm_data_i -1.191654 -4.931582 2.097889 -2.849782 2.310092 2.597794 -0.895956 -3.893866 -0.831978 0.963096 1.925777 -1.569059 1.639604 3.356846 3.785659 -0.082523 -1.572104 6.290779 -1.731871 -2.936406
wb_dma_de/wire_tsz_cnt_is_0_d 0.316319 3.405502 0.691853 -2.103742 -1.884259 1.152459 2.315518 0.549521 -0.882870 -1.353469 -1.690407 1.359940 -3.599669 0.231538 -1.354530 2.513573 -2.423884 -0.676589 -2.422922 0.230739
wb_dma/wire_dma_err -1.152510 0.892093 -0.827056 1.981058 1.638335 1.018923 2.861093 -1.673989 -1.031702 -0.924687 -2.760599 1.389631 3.580560 1.066784 -0.505779 -1.835756 -0.554460 -2.997381 0.101571 1.032797
wb_dma_ch_sel_checker/input_ch_sel_r -0.686912 -0.936197 0.245794 1.439274 0.879630 0.527120 1.077516 0.236457 0.643381 -0.965379 -1.332230 -0.485891 -0.013846 1.325138 -1.727150 -1.692764 -1.009869 -1.823216 0.882505 -0.524546
wb_dma_ch_sel/assign_119_valid -0.639541 0.631759 -1.003728 1.042051 1.757629 -1.220676 3.976452 -0.628973 -0.398687 -1.981927 -1.222197 0.782570 2.965979 0.325112 -2.455655 -2.265559 -0.259599 1.640168 1.022500 0.197358
wb_dma_inc30r/input_in 3.045148 3.186927 0.676473 -1.811465 2.876027 1.803143 -3.833908 0.416376 3.079203 2.478139 1.899391 -0.594241 -1.833160 2.671176 -1.717761 -3.914229 2.596737 -1.211572 -1.734177 2.326239
wb_dma_ch_pri_enc/inst_u15 -0.818910 -0.676600 0.090193 1.165406 1.260276 1.416232 0.264300 -0.947797 -0.569773 0.065589 -1.394818 0.382589 -0.672594 0.704041 -0.797306 1.339396 -0.368375 -4.010509 0.635816 -0.955713
wb_dma_ch_pri_enc/inst_u14 -0.752698 -0.651547 0.099280 1.130884 1.263426 1.409506 0.250801 -1.024454 -0.569569 0.061161 -1.390125 0.386484 -0.647099 0.706500 -0.768799 1.283144 -0.332941 -4.004176 0.604655 -0.907416
wb_dma_ch_pri_enc/inst_u17 -0.840967 -0.693031 0.045299 1.249174 1.301389 1.445897 0.331796 -0.934927 -0.554146 0.050087 -1.448293 0.388982 -0.600925 0.736338 -0.870730 1.327881 -0.428501 -4.131340 0.674216 -0.911939
wb_dma_de/wire_dma_err -1.278841 0.841574 -0.845583 2.124600 1.696312 1.050021 2.911264 -1.710039 -1.079079 -0.858698 -2.799829 1.521004 3.754658 1.054047 -0.297233 -1.701681 -0.630316 -3.004499 0.173767 1.075347
wb_dma_ch_pri_enc/inst_u11 -0.826677 -0.638981 0.060109 1.186660 1.261070 1.399417 0.290243 -0.974441 -0.542394 0.045341 -1.426389 0.401467 -0.632636 0.714624 -0.809901 1.270642 -0.412850 -4.005225 0.618722 -0.911099
wb_dma_ch_pri_enc/inst_u10 -0.784013 -0.631026 0.076859 1.131617 1.256181 1.434785 0.239384 -0.963904 -0.576176 0.051179 -1.403662 0.370605 -0.662342 0.685228 -0.832054 1.349633 -0.366007 -4.023987 0.642642 -0.934645
wb_dma_ch_pri_enc/inst_u13 -0.808041 -0.627231 0.020212 1.140898 1.253096 1.377782 0.210748 -0.977901 -0.609893 0.117321 -1.377432 0.423051 -0.672822 0.661116 -0.752044 1.464806 -0.340647 -4.018149 0.596945 -0.933715
wb_dma_ch_pri_enc/inst_u12 -0.748735 -0.676040 0.082953 1.143700 1.260397 1.400246 0.229359 -0.934314 -0.533345 0.056222 -1.371267 0.331844 -0.704180 0.682278 -0.852081 1.372450 -0.371307 -3.962117 0.631571 -0.988204
wb_dma_ch_pri_enc/inst_u19 -0.730129 -0.673809 0.104087 1.118259 1.268040 1.486841 0.198078 -1.043302 -0.597862 0.068793 -1.388684 0.371085 -0.781860 0.631407 -0.794205 1.470702 -0.332920 -4.132157 0.614372 -0.985556
wb_dma_ch_pri_enc/inst_u18 -0.765298 -0.696843 0.087828 1.130360 1.265131 1.441449 0.237255 -0.977931 -0.560290 0.044302 -1.397627 0.323333 -0.716461 0.706360 -0.834794 1.316991 -0.346043 -4.002136 0.624133 -1.006110
wb_dma_ch_sel/assign_110_valid -0.658047 0.764429 -0.995776 1.055640 1.768718 -1.237625 4.159144 -0.547537 -0.498148 -2.024149 -1.283796 0.911307 3.057861 0.318654 -2.377048 -2.130552 -0.377870 1.722204 0.962209 0.339386
wb_dma_rf/inst_u30 -1.154436 0.843602 -0.764641 1.944232 1.718008 1.099067 2.731621 -1.718108 -1.061138 -0.830955 -2.733855 1.392260 3.551164 1.083219 -0.368596 -1.720131 -0.496801 -3.031537 0.123507 0.991023
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 0.471795 -2.358399 -1.527278 3.324806 3.265167 0.660639 0.582527 -1.788317 1.153748 0.382848 -0.702867 -0.210107 1.842222 2.722476 -2.340487 -3.000619 -1.485735 -0.587227 1.837281 -2.136406
wb_dma_ch_pri_enc/wire_pri6_out -0.807738 -0.628288 0.047233 1.237197 1.253801 1.445734 0.278531 -0.927434 -0.620314 0.051604 -1.485396 0.462442 -0.651031 0.686732 -0.805430 1.500479 -0.468758 -4.167577 0.663745 -0.934582
wb_dma_rf/assign_6_csr_we 1.982998 -0.116839 1.021868 -1.637027 4.340179 -0.863647 1.342670 -2.137398 -1.121078 -3.815951 -0.206258 1.306971 4.057925 -1.314198 -2.742571 2.063359 0.764950 -1.059220 2.477243 -2.115901
wb_dma_de/assign_82_rd_ack 0.100837 1.882747 -0.254296 -0.541191 -1.768709 0.948233 3.233964 -1.377184 -1.997228 -2.173074 -3.051074 2.342106 -2.409165 -0.647074 -0.586927 1.933959 -1.472365 0.141677 -1.397953 -0.896453
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 0.290699 -0.947790 1.704221 0.120612 1.437775 0.166729 1.116971 -0.323572 1.055465 -3.104465 -1.087834 -2.100409 0.004868 -0.496324 -2.276316 -1.764120 -0.145421 -2.829512 1.893356 -1.470879
wb_dma_ch_sel/assign_96_valid 1.403910 -1.116362 -1.226194 -0.896945 3.502761 -1.248338 4.075551 -4.227474 0.997188 0.395274 1.639011 0.791515 0.373410 1.368618 2.878560 -3.183070 2.118864 4.059373 -1.934067 2.449569
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 -0.850481 -0.661963 0.076342 1.305976 1.285095 1.422049 0.352807 -0.910312 -0.545005 -0.011578 -1.504985 0.411607 -0.635882 0.725548 -0.910273 1.308859 -0.480587 -4.144431 0.670887 -0.960879
wb_dma_de/reg_next_ch 3.707366 1.197828 -1.619641 1.796341 2.182132 0.083968 3.600885 -3.466664 0.092831 -2.545349 -1.079733 1.013898 -1.740390 -0.794907 -1.976944 -0.437894 -0.256951 0.069750 0.879743 -1.040684
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.048819 0.374277 -0.187388 -0.359378 0.390255 0.905457 -0.840679 -1.278968 -1.234023 1.060631 -0.011972 0.935862 -0.622555 -0.659579 1.044593 3.124372 0.662766 -2.192823 -0.301405 -0.366703
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.032471 0.374861 -0.147933 -0.346938 0.390342 0.898634 -0.820309 -1.228026 -1.231417 1.020126 -0.043535 0.892350 -0.677162 -0.667381 0.918691 3.105408 0.652286 -2.159340 -0.288698 -0.421158
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 0.295530 -0.973816 1.703234 0.131572 1.506809 0.196634 1.145196 -0.348671 1.076544 -3.103535 -1.073176 -2.136971 0.062830 -0.419703 -2.333936 -1.869755 -0.137962 -2.927289 1.893530 -1.478456
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.851539 -0.186632 -0.808145 0.698583 -2.634092 -1.109787 2.699934 0.009239 -1.615560 -1.595177 -1.336599 2.472898 -0.156925 -0.975465 1.471792 2.163425 -2.797348 5.190714 -0.612886 -1.461955
assert_wb_dma_ch_arb -0.135253 3.001405 -0.080452 -0.281271 -0.494792 0.168481 3.253060 -0.030186 -0.998248 -1.615589 -1.927213 2.084995 2.277929 0.431031 0.855385 -1.114163 -1.151330 0.788236 -1.924506 2.727681
wb_dma/wire_csr -0.121244 -0.742666 3.460553 -1.886816 0.175765 0.484422 0.198214 -1.616162 -1.193119 -4.004303 -1.597002 0.862154 -0.565961 -4.815423 2.995237 0.479525 4.025208 2.560189 0.600096 -1.598712
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.010014 0.329434 -0.169423 -0.380610 0.312303 0.916569 -0.862932 -1.252948 -1.245015 1.036112 0.006741 0.875489 -0.698492 -0.701965 0.963296 3.118296 0.688902 -2.138596 -0.303475 -0.410435
wb_dma_wb_if/input_mast_din -0.945375 -2.650121 1.969798 1.131170 -4.013611 1.714772 0.240158 -0.499137 0.521316 -2.561874 -2.217880 -0.263518 -3.284751 -0.198813 3.065949 -0.684515 -2.242304 0.451186 -0.220476 -2.093673
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -0.478917 -1.540181 -0.850085 1.372961 0.949189 -0.556170 -0.465070 -0.604251 0.472242 0.576323 0.423360 -0.843091 2.264354 0.120571 -0.376328 -2.050855 0.694634 0.277392 1.458330 -0.675954
wb_dma_ch_rf/reg_sw_pointer_r 6.564999 -0.296764 -1.756525 0.586248 2.271835 -0.971120 -0.487651 -2.901377 -0.324013 -1.188956 -0.342756 1.635214 -1.797487 0.694823 -1.259716 0.845793 -0.050494 0.048752 -0.942195 -1.137613
wb_dma_ch_sel/assign_142_req_p0 0.092279 -0.079392 -1.401907 0.270707 1.630814 -1.961771 2.239634 -0.468605 -0.766063 -0.665645 -0.802762 1.264439 3.917456 1.904693 -1.143789 -1.410458 -1.577894 2.302169 -0.763270 0.191272
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.057657 1.663516 -0.567124 0.878289 -0.510092 0.301191 -0.354915 -0.644498 -0.150135 0.447939 -1.523192 2.260143 5.054748 1.130556 4.400857 -2.970199 -1.482174 1.799621 -2.587243 2.222605
wb_dma_rf 3.068959 0.617842 1.348135 -6.038061 1.012589 1.031270 -3.319830 -3.427228 0.082150 0.421277 2.196392 -0.657313 -2.051031 -0.826386 0.992822 0.325858 2.567579 2.754848 -1.893506 -2.240638
wb_dma_de/assign_6_adr0_cnt_next/expr_1 1.046858 1.453803 -0.151906 -0.324818 0.392863 -0.364543 1.322571 0.300471 -0.627071 -0.024531 1.101829 0.789002 -0.751774 -1.624250 0.288617 1.657200 1.816845 0.808986 -0.066882 2.141363
wb_dma_de/reg_chunk_cnt -0.213895 2.618248 -0.271561 -0.800895 1.089526 0.263183 3.720875 -1.214008 -2.167994 -1.600553 -1.653425 2.567292 -0.018974 -0.499659 -1.033751 3.047668 -0.293147 -0.834945 -0.847053 0.647940
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -0.050102 3.615531 3.091246 0.708528 -0.035481 3.499775 4.157339 -1.266176 0.548864 -3.382711 0.366504 1.033690 -1.926516 -1.733420 4.165381 1.103709 0.277089 -0.418656 -0.416185 3.834729
wb_dma_de/always_23/block_1/case_1/block_3/if_1 0.473438 2.942563 2.844429 0.195978 -0.018187 2.638635 3.103609 -1.082457 0.417079 -2.532550 0.839865 1.332959 -1.060792 -0.304616 5.148139 1.585666 -0.750398 0.035367 -1.787246 4.077192
wb_dma/input_wb0m_data_i -1.502415 -4.967486 1.926615 -2.729391 2.057395 2.563711 -0.821993 -4.098679 -0.817934 1.108095 1.747689 -1.432583 1.685939 3.434845 4.110563 -0.295333 -1.657677 6.159051 -1.880223 -2.936068
wb_dma_de/always_15/stmt_1 0.076211 1.452156 -0.026720 -0.159569 -2.176341 0.090536 4.019904 -0.147099 -0.706349 -3.216422 -3.102466 1.418353 -1.838274 0.048815 -1.535612 -1.191765 -2.176327 2.193960 -1.086187 -0.534432
wb_dma/wire_ch7_csr 2.074617 -0.279897 1.053764 -4.006896 0.107623 -0.065373 -0.992774 -2.520927 0.058782 -0.359335 0.192148 -0.524003 -2.681216 -0.362145 0.897281 -2.019935 3.360103 2.571854 -2.528703 -0.455632
wb_dma/input_wb0_ack_i 4.311245 -1.408785 1.047679 -6.291470 -2.149478 0.595224 -1.524965 -5.162336 -1.640125 -1.255181 -0.047030 -2.829647 -2.981553 0.005616 -0.074107 -0.692481 1.928935 0.466352 -3.484833 -2.697036
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.010682 1.782298 -0.574499 0.840751 -0.464610 0.343520 -0.295894 -0.768823 -0.147272 0.414305 -1.553655 2.311674 5.068681 1.127801 4.382611 -3.048738 -1.465337 1.892018 -2.632835 2.202223
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -0.111851 1.651352 -0.575244 0.991730 -0.605307 0.311887 -0.346934 -0.645391 -0.183328 0.448946 -1.635214 2.275524 5.048419 1.139886 4.396752 -3.017910 -1.590978 1.776473 -2.554368 2.157818
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.102010 1.555823 -0.568431 0.944640 -0.480533 0.333750 -0.349230 -0.746332 -0.134453 0.441120 -1.567296 2.235510 5.020904 1.100793 4.412458 -3.007363 -1.511914 1.815364 -2.493916 2.105569
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -1.910842 0.280572 -0.644379 2.210019 0.028414 -0.444164 3.078777 0.341113 -1.174543 -0.921965 -1.688272 2.618982 4.121142 0.909624 2.125449 0.379401 -2.886226 1.744447 -0.547711 1.252480
wb_dma_ch_sel/assign_125_de_start 3.623541 0.009156 -4.157847 2.410062 1.307251 -0.188618 1.109550 -3.936906 -1.960827 2.128890 0.039435 0.230604 -2.068398 1.733119 -0.362645 2.399148 -1.995362 1.443632 -1.784528 -1.111859
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 0.340479 -0.889957 1.716248 0.032955 1.421694 0.210494 1.061002 -0.359378 1.034316 -3.105527 -1.070957 -2.115808 -0.014960 -0.541312 -2.263219 -1.781327 -0.053756 -2.837066 1.827371 -1.440207
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 1.868603 3.276708 -0.165591 -2.563869 1.596123 0.410336 -2.079480 -1.875417 0.302020 0.147808 1.183696 0.820560 2.138327 -2.030455 -1.179423 1.632324 0.464650 -0.928311 0.835651 -2.431913
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.113820 0.312524 -0.225582 -0.195621 0.346494 0.870500 -0.763463 -1.156960 -1.255779 1.030749 -0.080357 0.932667 -0.708484 -0.639528 0.886056 3.157474 0.571742 -2.320079 -0.241405 -0.424013
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 0.873707 -2.932862 -1.457490 3.306314 0.417830 1.274924 0.122560 -2.056971 1.258355 -0.245224 -1.983313 -0.401167 -0.634122 2.318285 -1.812896 -3.940588 -2.370536 0.417144 1.237195 -3.529969
wb_dma_ch_sel/assign_121_valid -0.530368 0.713779 -0.948276 0.877812 1.701174 -1.149494 3.873558 -0.512413 -0.383556 -1.948207 -1.201377 0.706191 2.778103 0.254124 -2.541599 -2.178919 -0.163723 1.515202 1.000997 0.288809
wb_dma_inc30r 1.254188 4.347319 1.202366 -1.216767 0.701769 1.818006 -1.581434 -0.196309 2.715075 1.173304 2.034531 0.990948 -1.980888 -0.621005 2.997781 -2.582731 4.386302 0.211405 -1.341388 4.297811
wb_dma_ch_sel/always_45/case_1 0.995158 0.755464 0.371859 -1.951011 -0.125954 -0.495525 -2.299118 1.785924 0.637890 1.883873 1.326193 -0.380320 -0.192678 2.527673 0.322457 1.367851 -2.487866 -0.499524 -2.711589 0.828099
wb_dma_ch_sel/assign_117_valid -0.532413 0.813199 -0.957277 0.850858 1.691391 -1.197196 3.987671 -0.600000 -0.451129 -1.972613 -1.110847 0.805265 2.922857 0.239631 -2.352910 -2.110413 -0.181621 1.795311 0.890714 0.345857
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 0.819444 -2.880665 -1.393946 3.295656 0.333412 1.326584 0.128296 -1.976961 1.249447 -0.274804 -2.057289 -0.353653 -0.675870 2.309726 -1.768503 -3.921186 -2.423402 0.349907 1.180448 -3.425530
wb_dma/wire_ch3_adr0 1.788008 2.884498 0.350902 -3.378590 -0.552636 1.396005 -3.762647 -0.736377 -0.953436 0.750641 0.317800 -1.145637 0.583254 -0.872369 -2.664865 -0.377697 2.580020 -2.239694 -0.397401 -0.711590
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 0.744926 -0.833722 -0.538567 -0.617875 -0.047169 -0.858022 -1.875360 0.048253 -0.331214 1.462520 0.421189 0.509767 1.230514 1.667404 1.367848 0.735376 -1.433439 0.807692 -1.769218 -0.133782
wb_dma_de/always_6/if_1/if_1/cond 0.790758 2.490604 -0.365602 -1.527698 -3.020398 -0.511927 3.235971 -0.372783 -1.388429 -2.396935 -1.754714 2.001484 -1.777489 -1.250930 0.071456 0.483059 -1.270941 4.159528 -1.958332 0.063222
wb_dma/wire_mast1_pt_out 2.699767 0.058271 0.061104 -2.923799 -1.479354 0.365256 -2.317198 -1.499044 -1.167383 0.213323 -0.598222 -1.149267 -0.372774 -1.112112 -0.997438 0.687954 -0.382048 -0.192671 -1.506031 -2.741640
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.478247 1.583654 -0.897898 1.013541 0.438038 -0.368552 2.881006 -0.741490 -0.476335 -1.076580 -1.507939 1.230969 4.474414 0.530969 0.496244 -3.182283 -0.415284 1.103400 -0.553000 2.039899
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -0.461532 -1.521402 -0.863170 1.365941 0.984893 -0.586242 -0.461731 -0.605419 0.488799 0.593258 0.456291 -0.852348 2.312200 0.089913 -0.326611 -2.060328 0.705699 0.305825 1.479247 -0.690625
wb_dma_ch_sel/always_48 2.728541 3.776027 1.431648 -0.184189 0.845803 3.058098 -3.203715 -0.777825 2.073237 -0.137758 -1.916235 -0.122597 1.353650 1.949265 1.468812 -5.065427 -0.808543 -4.140654 -2.726799 1.957183
wb_dma_ch_sel/always_43 1.916216 3.217905 -0.111439 -1.420895 -0.459320 1.959100 2.093737 -0.917655 -0.706581 -0.681675 -1.604231 2.172975 -3.948509 1.503016 -1.702980 2.784790 -3.343041 -0.211818 -2.737647 -0.795872
wb_dma_ch_sel/always_42 -0.071397 -0.679918 3.568149 -2.119416 0.453046 0.521882 0.503345 -1.682413 -1.213489 -4.130879 -1.549844 0.777465 -0.648761 -4.797076 2.663914 0.384456 4.237190 2.563876 0.613850 -1.533962
wb_dma_ch_sel/always_40 0.611919 0.601231 2.566803 -1.380864 1.318218 0.480974 0.299500 1.365738 2.030825 -2.315414 0.068378 -2.982414 -1.224010 0.438920 -3.023870 -1.130557 -1.173080 -3.843896 0.732953 -0.477712
wb_dma_ch_sel/always_47 1.743198 0.867269 -1.309637 2.163634 1.432190 -0.546017 1.223778 0.090115 1.042234 0.296910 0.801651 0.291774 -1.178706 0.456269 -0.537328 -0.768106 0.473338 -0.427167 0.394522 2.180866
wb_dma_ch_sel/always_46 -2.547649 -0.583015 0.386916 0.260102 -1.196134 -0.823330 2.538684 -0.769214 0.238768 -1.498945 0.355451 -0.091774 0.311642 -1.376262 2.077282 -0.078948 1.099898 0.651808 1.154810 0.515753
wb_dma_ch_sel/always_45 0.990900 0.824377 0.450710 -2.119069 -0.188443 -0.470543 -2.397169 1.765483 0.632549 1.963615 1.442291 -0.413328 -0.250939 2.479366 0.464175 1.429194 -2.377748 -0.343836 -2.783809 0.867379
wb_dma_ch_sel/always_44 0.586703 -0.726123 1.678455 -2.308131 4.124749 2.538408 -3.934645 -1.988783 0.676540 1.522474 1.638797 -1.406624 4.339043 1.573249 -1.393823 -4.943866 3.960921 1.118390 0.566591 -0.714418
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.235936 0.060558 -1.329589 0.113375 1.684860 -1.884295 2.244344 -0.562632 -0.670528 -0.752527 -0.754922 1.114471 3.697337 1.770370 -1.318873 -1.509543 -1.361084 2.144539 -0.721459 0.137330
wb_dma_ch_rf/input_ndnr -0.237740 2.858026 1.231325 -0.155880 -2.616951 1.680439 2.692021 1.960900 0.948729 -2.236753 -3.306033 0.280459 -1.713101 2.400152 -1.312156 -2.952024 -4.128500 -1.432237 -2.580599 1.657885
wb_dma_de/always_4/if_1/stmt_1 -0.218461 2.251583 -0.069257 -0.298299 0.749857 -0.552553 4.572698 0.073390 -0.916248 -2.654935 -1.734192 1.678970 0.759876 0.290598 -1.987296 -0.242275 -1.042526 1.268214 -0.540242 1.051308
wb_dma_ch_pri_enc/wire_pri4_out -0.804852 -0.663754 0.095393 1.205162 1.239853 1.443529 0.263146 -0.962356 -0.589615 0.065849 -1.437197 0.414177 -0.696701 0.710469 -0.836733 1.423957 -0.410931 -4.080182 0.607781 -0.931765
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 0.782369 -0.782707 -0.502001 -0.729535 -0.037632 -0.739039 -1.850919 -0.028901 -0.349394 1.384713 0.468201 0.461147 1.053647 1.576114 1.309191 0.747614 -1.272321 0.739536 -1.755636 -0.208522
wb_dma_ch_sel/assign_111_valid -0.662382 0.797743 -0.923046 1.019092 1.700477 -1.084747 4.105390 -0.532001 -0.425482 -2.084958 -1.403862 0.816441 2.950590 0.388503 -2.437604 -2.336452 -0.384166 1.412128 0.890435 0.386652
wb_dma_wb_slv/assign_2_pt_sel 2.463742 3.289949 2.049467 -6.776034 -4.631528 4.471865 -6.273027 -4.435476 -2.260456 1.331944 -0.181776 -0.124066 -2.834995 -4.594794 4.368349 1.657530 3.095362 1.416694 -3.946832 -3.244211
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 3.738295 0.104321 -3.326539 2.864067 1.619542 -1.085463 2.585984 -2.014599 0.633749 -0.154816 -0.810019 2.160377 -0.175073 3.118464 -1.249228 -2.529691 -2.827178 3.645383 -1.244829 -0.019840
wb_dma_ch_sel/assign_144_req_p0 0.318212 -0.066743 -1.304069 0.014015 1.645071 -1.863573 2.003216 -0.595009 -0.636236 -0.658015 -0.708208 1.032181 3.587619 1.784868 -1.259556 -1.543280 -1.385817 2.177406 -0.775175 0.028098
wb_dma_de/input_pointer 0.612527 0.724973 2.614136 -1.431906 1.338085 0.491309 0.358228 1.409635 2.031758 -2.376796 0.033125 -2.898439 -1.157525 0.477274 -2.951218 -1.090051 -1.169451 -3.903943 0.687109 -0.350109
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond -0.796989 -3.087480 -0.506140 2.800255 -1.154021 0.612128 0.054880 -0.576143 1.269519 -0.868894 -2.150715 -1.535631 -0.409884 1.064329 -1.491836 -4.677383 -1.302847 -0.478089 1.697449 -2.644267
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 1.408087 -2.225027 -0.077533 1.915337 3.725162 0.302924 0.648889 -2.223098 1.501996 -1.724199 -0.473836 -1.734102 1.885836 0.945938 -2.872472 -3.064625 -0.624584 -1.587334 2.725529 -2.881756
wb_dma_ch_rf/input_wb_rf_adr -1.364709 -2.775930 0.742460 2.304331 3.127295 0.837765 -0.504294 -3.376515 3.039120 -0.722019 -0.908905 5.455085 0.469664 3.744866 5.279068 0.435286 -1.833395 2.875466 0.308885 -3.670040
wb_dma_ch_sel/input_pointer0 -0.447591 0.670698 1.133821 -0.016863 0.757798 0.829143 0.246658 2.005359 1.641517 -0.229400 -0.292667 -1.393971 -1.317363 2.192735 -2.526614 -0.973839 -2.031665 -2.984644 -0.214623 0.496464
wb_dma_ch_sel/input_pointer1 -0.768486 -1.002139 0.277001 1.536666 0.926050 0.537864 1.120974 0.309021 0.659400 -0.995532 -1.441874 -0.478838 -0.025617 1.372380 -1.801535 -1.718324 -1.073446 -1.970743 0.957994 -0.547058
wb_dma_ch_sel/input_pointer2 -0.745871 -1.019138 0.231195 1.502270 0.895347 0.547917 1.085255 0.287064 0.657921 -0.964754 -1.436663 -0.530361 -0.047547 1.348356 -1.809180 -1.733624 -1.044835 -1.943084 0.924025 -0.574542
wb_dma_ch_sel/input_pointer3 0.258586 -0.918415 1.713166 0.155559 1.458725 0.261948 1.138829 -0.297706 1.067019 -3.139551 -1.164928 -2.100242 -0.017764 -0.347946 -2.391530 -1.928876 -0.172406 -3.018542 1.861908 -1.461661
wb_dma_de/reg_chunk_0 -0.160074 2.454791 -0.192276 -0.812372 1.142364 0.293875 3.559983 -1.200627 -2.103171 -1.599815 -1.599770 2.448715 -0.091944 -0.458543 -1.152694 2.981344 -0.309472 -0.790273 -0.766271 0.435662
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -1.946208 0.290583 -0.631109 2.223192 0.018174 -0.447732 3.045055 0.375461 -1.180682 -0.895907 -1.677055 2.647454 4.092417 0.922500 2.170292 0.384502 -2.892444 1.746585 -0.544019 1.259285
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.280973 0.054847 -1.359421 0.047117 1.620736 -1.839473 2.056485 -0.620837 -0.713487 -0.642395 -0.742398 1.187591 3.731923 1.766247 -1.136983 -1.426265 -1.458695 2.308900 -0.843625 0.112966
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.265246 -0.029787 -1.403614 0.077179 1.686605 -1.886381 2.073792 -0.676263 -0.755102 -0.600543 -0.673062 1.219509 3.818586 1.759356 -1.039157 -1.284226 -1.473111 2.422043 -0.817259 0.052995
wb_dma_ch_sel/reg_am0 -2.478967 -0.592634 0.375459 0.230381 -1.177961 -0.787540 2.491814 -0.800362 0.186369 -1.493716 0.286588 -0.082786 0.311010 -1.315518 2.015148 -0.074606 0.979611 0.576120 1.091613 0.444005
wb_dma/assign_2_dma_req 1.767370 -2.712476 0.059665 1.798573 0.805533 0.839240 0.284306 -2.477736 1.568495 -2.402704 -1.564873 -1.846628 -0.451157 0.382185 -2.029139 -3.897634 -1.455945 -0.290763 2.052130 -4.087355
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 -0.559353 1.479904 1.344322 -2.353566 1.068681 2.239097 -2.496113 0.934938 -0.353225 1.378974 -0.948158 0.028650 -1.280182 1.788088 -2.860506 1.303739 0.245270 -5.267609 -1.114744 -0.357249
wb_dma_ch_rf/wire_ch_csr 1.723381 2.210721 0.422534 -4.882058 0.415707 1.081994 -2.170597 -3.575674 -0.226758 1.097239 2.321876 -0.371175 0.415759 -3.332140 2.327592 -0.519139 1.913606 2.062907 -1.490139 -1.452654
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -0.550429 -1.996532 0.914691 0.460506 2.030079 0.644213 -1.744217 0.029125 2.390274 1.443937 0.256623 0.719824 -0.310629 2.190523 2.107103 -3.572339 0.993010 2.255970 -0.732583 0.132808
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.039513 0.336391 -0.137982 -0.395771 0.319573 0.837303 -0.830242 -1.230070 -1.194752 0.977171 0.016319 0.884298 -0.645678 -0.649126 0.952765 2.983667 0.652542 -2.047029 -0.336484 -0.392284
wb_dma_ch_sel/assign_118_valid -0.642833 0.749223 -0.911268 0.946054 1.719630 -1.145725 4.108162 -0.538586 -0.408691 -2.041690 -1.260557 0.850571 2.852945 0.345222 -2.426918 -2.155876 -0.322740 1.596593 0.908254 0.350285
wb_dma_ch_rf/input_de_adr1_we 0.774881 -0.814781 -0.444714 -0.734203 0.009940 -0.759417 -1.847416 -0.036531 -0.306930 1.363330 0.476085 0.446735 1.036512 1.561044 1.264393 0.717794 -1.233340 0.757709 -1.719142 -0.193010
wb_dma_de/always_8/stmt_1/expr_1 -0.150885 2.698034 -0.201278 -0.802085 1.090302 0.324237 3.858617 -1.176977 -2.073246 -1.721933 -1.756564 2.499934 0.068245 -0.347023 -1.162134 2.638755 -0.365361 -0.761231 -0.879518 0.724000
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 4.574458 -0.746204 2.635408 -5.189916 0.641195 1.333008 -3.656951 -1.680620 3.257033 -1.969639 2.526881 2.613256 -0.254768 1.812434 1.484378 -2.529814 0.933376 1.467254 -0.474691 -0.342377
wb_dma_de/always_2/if_1/stmt_1 0.634287 -0.742959 1.525559 -2.233320 4.121704 2.469911 -3.915653 -2.050294 0.671352 1.571930 1.745884 -1.476976 4.406131 1.498131 -1.493294 -4.974683 4.052828 1.220914 0.690360 -0.768449
wb_dma_de/assign_65_done/expr_1 0.103631 1.815618 -0.183520 -0.550467 -1.805996 0.918615 3.248085 -1.320832 -1.898833 -2.222114 -3.049538 2.252330 -2.607536 -0.652542 -0.719260 1.845600 -1.448917 0.209703 -1.347004 -0.951373
wb_dma_ch_sel/reg_de_start_r 3.744507 0.447510 -3.518523 2.462000 1.675722 -0.251131 1.831886 -3.036172 -0.483011 0.696691 -0.999898 2.882744 -1.152923 2.504310 -0.636190 0.232168 -2.305936 1.458152 -1.615230 -0.464592
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.045101 0.329477 -0.193917 -0.330097 0.351509 0.887668 -0.787926 -1.261303 -1.212992 1.010830 -0.029018 0.910110 -0.630989 -0.644700 0.967121 3.074037 0.633824 -2.091810 -0.279423 -0.414707
wb_dma_wb_mast/assign_1 -0.897687 -2.044847 1.632417 1.308862 -4.107622 2.821161 -3.137056 -1.437809 -0.445322 0.111494 -2.391659 2.068414 -2.029604 0.145532 7.692779 2.146790 -3.079078 -0.856198 -2.408249 -1.756347
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 0.582266 0.629188 2.572127 -1.328338 1.380693 0.469452 0.355154 1.369818 1.995519 -2.393084 0.015167 -2.919582 -1.140286 0.473335 -3.001490 -1.122272 -1.190634 -3.852234 0.726175 -0.433024
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 -0.759106 -0.415693 0.660751 -0.533124 0.873456 1.117997 -1.067648 0.463669 -0.089355 -0.256683 -1.951830 0.002381 0.496667 1.579346 -3.029206 -2.387796 0.644209 -2.165231 0.211132 -0.988598
wb_dma_ch_rf/wire_pointer_s 1.354497 -0.422142 0.742960 -2.615226 -0.781523 -0.092342 -2.451785 -0.221295 0.619619 -0.164396 0.518629 -0.032772 -1.449843 0.450192 -0.410996 -0.620275 1.327716 0.851901 -0.439925 -0.795718
wb_dma_ch_sel/reg_ndnr -0.147906 2.809126 1.191859 -0.306632 -2.599741 1.697645 2.807274 1.713939 0.857004 -2.349000 -3.343805 0.254448 -1.714975 2.352559 -1.239156 -3.041811 -4.051579 -1.243423 -2.678806 1.604263
wb_dma_ch_rf/assign_26_ch_adr1_dewe 0.752453 -0.771098 -0.488746 -0.678353 -0.025454 -0.774385 -1.790747 -0.027661 -0.326188 1.344729 0.441929 0.474119 1.139722 1.594200 1.293578 0.734809 -1.307800 0.748005 -1.714512 -0.159839
wb_dma_ch_sel/reg_txsz 1.861534 3.278723 -0.174974 -1.489816 -0.515286 1.839778 2.162021 -0.866997 -0.711184 -0.695626 -1.555604 2.181896 -4.040972 1.460521 -1.668362 2.929250 -3.421397 -0.021273 -2.740954 -0.805586
wb_dma_rf/always_1/case_1/stmt_10 1.849668 -0.917672 -0.021859 -1.359571 0.311918 -0.043722 -1.482619 -0.432440 0.191243 0.204069 0.169905 1.011767 -2.210412 2.182423 -1.106639 1.880615 -0.686485 0.740908 -0.810824 -1.639048
wb_dma_ch_pri_enc/inst_u28 -0.747777 -0.649099 0.075326 1.149525 1.257945 1.412366 0.281260 -1.003569 -0.548867 0.043993 -1.440442 0.394194 -0.718209 0.712352 -0.842233 1.391842 -0.383791 -4.030404 0.636993 -0.979964
wb_dma_ch_pri_enc/inst_u29 -0.710039 -0.587680 0.055436 1.046354 1.229054 1.410862 0.197682 -1.027182 -0.630091 0.114848 -1.328311 0.434026 -0.673550 0.617491 -0.708971 1.429954 -0.291998 -3.886793 0.568084 -0.910316
wb_dma/wire_de_adr1 0.285225 1.678974 0.919451 -1.469118 -0.134765 0.306069 -0.710023 1.871885 1.022878 0.668852 1.034950 -0.921039 -1.296075 0.989268 -0.851480 0.679858 -1.128711 -1.174313 -1.142436 1.080154
wb_dma_ch_arb/always_2/block_1/case_1 2.710248 3.660826 1.741866 -0.440591 0.897815 3.254439 -3.183030 -1.150063 1.964279 -0.325836 -1.860937 -0.171868 1.146831 1.623790 1.756047 -4.897648 -0.463587 -3.992702 -2.694104 1.724016
wb_dma_de/always_18/stmt_1/expr_1 0.297152 -2.164864 -2.093061 -3.355731 -2.525639 -2.088208 -0.654179 -1.624118 -0.491579 2.469700 -0.018713 -1.626991 -0.225590 3.217081 0.583373 -2.457102 -1.786933 2.001463 -4.190960 -0.639909
wb_dma_ch_arb/always_1/if_1 2.612179 3.681031 1.580494 -0.146986 0.965895 3.120640 -2.949959 -1.062237 1.990803 -0.308328 -1.938277 -0.038295 1.314242 1.780712 1.716710 -4.785231 -0.743098 -4.037936 -2.672787 1.826141
wb_dma_ch_pri_enc/inst_u20 -0.801674 -0.608285 0.073528 1.174384 1.274261 1.459712 0.190154 -0.940894 -0.628055 0.082697 -1.439626 0.395466 -0.681190 0.678778 -0.773163 1.491556 -0.356578 -4.142870 0.593755 -0.912303
wb_dma_ch_pri_enc/inst_u21 -0.793861 -0.583440 0.047712 1.168640 1.196509 1.401061 0.233513 -0.956351 -0.629367 0.086226 -1.412930 0.423784 -0.703458 0.624829 -0.814363 1.464818 -0.410594 -4.130532 0.612940 -0.950110
wb_dma_ch_pri_enc/inst_u22 -0.724849 -0.600293 0.069225 1.072524 1.193544 1.363761 0.201170 -0.970949 -0.594380 0.045673 -1.363613 0.379246 -0.726046 0.614216 -0.764527 1.397234 -0.357092 -3.910833 0.598688 -0.923884
wb_dma_ch_pri_enc/inst_u23 -0.774188 -0.632101 0.067156 1.194955 1.313675 1.428492 0.285576 -0.955501 -0.544785 0.022215 -1.422573 0.375336 -0.596237 0.707162 -0.849265 1.267286 -0.424454 -4.067445 0.626685 -0.915502
wb_dma_ch_pri_enc/inst_u24 -0.823102 -0.725628 0.073450 1.261505 1.231716 1.359068 0.299905 -0.882026 -0.545971 0.023260 -1.445876 0.325352 -0.634321 0.715823 -0.888804 1.304943 -0.437909 -4.033155 0.691638 -0.970744
wb_dma_ch_pri_enc/inst_u25 -0.786638 -0.695663 0.066142 1.260681 1.264443 1.418430 0.282034 -0.907136 -0.573528 0.033305 -1.475231 0.380962 -0.697116 0.745691 -0.899248 1.316168 -0.454241 -4.122994 0.639758 -0.957590
wb_dma_ch_pri_enc/inst_u26 -0.800469 -0.655231 0.091352 1.178780 1.285744 1.419402 0.233651 -0.965356 -0.577410 0.055527 -1.413206 0.401377 -0.645372 0.690297 -0.829107 1.384948 -0.404014 -4.117710 0.631748 -0.939147
wb_dma_ch_pri_enc/inst_u27 -0.822326 -0.607192 0.046703 1.199665 1.259133 1.404873 0.342914 -0.985020 -0.570930 0.054474 -1.440056 0.415763 -0.629405 0.683119 -0.768400 1.327249 -0.422090 -4.015427 0.584762 -0.857794
wb_dma/wire_dma_busy 2.513179 3.921856 -0.408557 -3.775849 2.102490 -0.419515 -1.475971 -2.387009 0.088523 -0.195243 2.239207 1.240233 1.297066 -3.019046 -1.924857 3.051622 1.072968 1.061896 1.055252 -3.200526
wb_dma_ch_sel/reg_ack_o 1.825115 -2.827306 0.055874 1.933282 0.824174 0.953664 0.152863 -2.483333 1.644827 -2.401600 -1.691088 -1.970582 -0.610698 0.505932 -2.189593 -4.054468 -1.527041 -0.531942 2.118012 -4.310113
wb_dma_rf/reg_csr_r 2.109284 -0.977508 0.220109 -1.347313 3.877210 -0.683871 1.034818 -3.466726 -2.540691 -2.606614 0.392416 -1.092051 2.736764 -1.587281 -2.396659 3.770687 0.683208 -0.858448 2.079421 -2.966032
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.439289 1.522668 -0.923415 0.973041 0.481951 -0.400955 2.654775 -0.677583 -0.414752 -0.960486 -1.430308 1.054329 4.455373 0.467705 0.298216 -3.385539 -0.180542 0.929385 -0.453231 2.035499
wb_dma_ch_rf/always_27/stmt_1/expr_1 4.547680 0.450607 -2.093796 1.340259 2.402988 -0.656155 1.967535 -3.409568 -0.076100 -1.366538 -0.730135 1.354524 -0.824734 0.844155 -1.126494 0.057745 -1.543931 0.466054 -0.566929 -1.175154
wb_dma_ch_sel/inst_ch2 -0.769024 -0.966161 0.238425 1.510567 0.877787 0.539337 1.101239 0.278242 0.654125 -0.963675 -1.399739 -0.496730 -0.041909 1.326380 -1.780323 -1.687437 -1.039972 -1.948714 0.908150 -0.527730
wb_dma_ch_sel/assign_122_valid -0.500190 0.778386 -0.816388 0.675160 1.678411 -1.107554 3.830807 -0.658487 -0.394730 -1.963896 -1.090849 0.770842 2.760522 0.235421 -2.302978 -2.126391 -0.162042 1.714087 0.824482 0.257190
wb_dma_rf/wire_dma_abort -1.232996 0.731903 -0.800636 2.059376 1.678573 1.013790 2.855008 -1.632673 -0.977150 -0.900183 -2.742247 1.370516 3.564081 1.123072 -0.475075 -1.821187 -0.630718 -2.980850 0.195785 0.984885
wb_dma_de/assign_67_dma_done_all/expr_1 0.196089 1.490032 -0.061648 -0.278744 -2.046982 0.063352 4.019518 -0.228789 -0.780757 -3.205533 -2.980930 1.453829 -1.842738 -0.050558 -1.581335 -1.096150 -2.060352 2.408356 -1.075520 -0.601024
wb_dma_de/always_4/if_1/cond -0.128802 2.606116 -0.230687 -0.919326 1.120902 0.269593 3.583029 -1.254273 -2.181707 -1.573954 -1.585157 2.538366 -0.059997 -0.510186 -1.081428 3.099581 -0.241994 -0.745018 -0.855280 0.542120
wb_dma_de/always_3/if_1/if_1/stmt_1 1.396055 3.322741 0.226849 1.835904 0.447551 1.212302 -0.316493 1.821661 2.547195 0.940692 0.914756 0.524037 -2.141255 0.658902 1.709946 -0.857803 -0.861879 -1.372462 -1.073473 3.695659
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.476068 1.443391 -0.872636 0.941555 0.454955 -0.368688 2.647213 -0.693392 -0.432031 -0.980589 -1.437959 1.083204 4.379405 0.463117 0.365000 -3.261309 -0.262602 1.000124 -0.448375 1.931878
wb_dma_ch_sel/assign_156_req_p0 0.190439 0.038212 -1.386975 0.188356 1.565522 -1.954594 2.176967 -0.513916 -0.755503 -0.656071 -0.781821 1.230497 3.754730 1.834306 -1.154993 -1.345977 -1.559269 2.338513 -0.804111 0.121568
assert_wb_dma_ch_arb/input_advance -0.091329 2.987563 -0.086439 -0.274537 -0.462052 0.172131 3.318538 -0.107182 -0.980133 -1.621773 -1.956280 2.058668 2.302178 0.487780 0.831555 -1.191032 -1.141803 0.764130 -1.939674 2.752366
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -0.481476 -1.579581 -0.886565 1.382817 0.985506 -0.609638 -0.469259 -0.632287 0.513105 0.591419 0.425034 -0.832296 2.351001 0.075171 -0.339835 -2.072657 0.738454 0.293903 1.538015 -0.682597
wb_dma_ch_rf/reg_ch_tot_sz_r 2.521612 3.870944 -0.346048 -2.328454 -1.621402 0.495800 2.209744 0.037098 -0.297835 -0.908695 -0.444453 2.012944 -3.130980 0.878611 -0.949177 1.615773 -3.275828 3.830136 -3.273252 0.102611
wb_dma_ch_rf/wire_ch_adr0 -0.158433 0.343810 1.632938 -2.840509 2.652674 1.374448 -0.666890 -2.808434 0.004353 0.084847 2.615925 -0.522992 3.036576 -1.330063 0.773268 -2.768722 6.268830 2.437283 1.024987 1.074204
wb_dma_ch_rf/wire_ch_adr1 2.798921 0.223454 0.336871 -3.265705 0.255518 -0.506632 -3.171315 0.810344 0.701103 1.623991 1.302133 0.781611 -1.928238 4.080233 -0.539143 2.761605 -2.604219 0.391597 -3.414082 -0.652562
wb_dma/wire_ch0_adr0 -3.146928 -4.072876 1.359369 1.016984 3.385657 0.318798 1.768245 -2.362471 1.693084 -0.474768 1.426019 -0.357401 4.105994 1.219500 2.933656 -4.816376 2.433633 3.879002 1.854783 -0.020540
wb_dma/wire_ch0_adr1 0.775657 -0.799340 -0.479274 -0.712789 0.004717 -0.795869 -1.798558 -0.019477 -0.355641 1.353217 0.488433 0.404604 1.006261 1.550179 1.228828 0.756855 -1.239068 0.746437 -1.702761 -0.195590
wb_dma_ch_pri_enc/wire_pri24_out -0.685175 -0.566405 0.082487 1.052103 1.265243 1.433031 0.184523 -1.073222 -0.603002 0.132155 -1.329316 0.410424 -0.706764 0.596995 -0.675096 1.514880 -0.288706 -3.968518 0.539505 -0.941812
wb_dma/input_dma_rest_i 1.026605 -0.019692 1.442629 -1.353809 0.599665 -0.328584 0.067995 -0.598486 0.430944 -2.167719 0.236443 -1.615492 0.054220 -1.743494 -0.599856 -0.207957 0.881519 -1.047104 1.007465 -0.937053
wb_dma_inc30r/assign_1_out -2.587895 -0.578693 0.400521 0.259680 -1.261657 -0.800676 2.587392 -0.809415 0.210630 -1.559220 0.317171 -0.093773 0.267984 -1.391668 2.100257 -0.067273 1.101712 0.630778 1.166183 0.496128
wb_dma_ch_sel/assign_133_req_p0 -0.358274 2.652004 0.652474 -2.008567 0.607396 0.208768 -1.728334 1.803612 0.238986 0.773936 -1.002584 1.552549 3.060661 2.178869 -0.467601 -2.067164 -1.107440 0.797719 -2.535772 1.122069
wb_dma_ch_rf/always_23 0.980949 0.740881 0.418461 -1.999797 -0.150849 -0.498729 -2.411402 1.786901 0.653889 1.940644 1.330337 -0.404014 -0.122181 2.535794 0.448409 1.295804 -2.440094 -0.464982 -2.781060 0.893287
wb_dma_inc30r/reg_out_r 1.949837 2.552258 0.830561 1.633652 2.546074 1.308494 -0.811112 1.922796 3.862842 2.222085 1.909381 1.922767 -3.116064 1.268736 3.645464 -2.390076 1.496174 1.545409 -1.954723 5.230725
wb_dma/wire_pointer2 -0.752213 -0.993448 0.252310 1.566697 0.896267 0.526137 1.123825 0.284204 0.639983 -0.947986 -1.453585 -0.486132 -0.049201 1.369796 -1.792277 -1.707155 -1.092865 -1.986455 0.940858 -0.572479
wb_dma/wire_pointer3 0.326888 -0.963123 1.755845 0.125300 1.462215 0.220909 1.128222 -0.294864 1.094125 -3.193194 -1.159130 -2.159108 -0.048913 -0.446301 -2.434803 -1.877021 -0.150153 -3.017426 1.900781 -1.495643
wb_dma/wire_pointer0 -0.484562 0.702620 1.205544 0.034939 0.753606 0.888907 0.289374 2.210154 1.751917 -0.269166 -0.336217 -1.456973 -1.342312 2.314054 -2.596512 -1.078484 -2.138850 -3.117581 -0.174477 0.561363
wb_dma/wire_pointer1 -0.765391 -1.047609 0.275112 1.591635 0.917929 0.561982 1.110695 0.292054 0.701859 -1.019351 -1.476266 -0.525943 -0.044312 1.414693 -1.836826 -1.793680 -1.090714 -2.010622 0.977328 -0.569396
wb_dma/wire_mast0_err -1.131021 0.911404 -0.782449 1.952384 1.702070 1.032762 2.863569 -1.695902 -0.989463 -0.936057 -2.776535 1.371137 3.596807 1.134748 -0.523350 -1.969038 -0.529846 -2.980121 0.139846 1.074544
wb_dma_ch_rf/always_26 6.590708 -0.329026 -1.797352 0.783067 2.387443 -1.028691 -0.302002 -2.918522 -0.372498 -1.335443 -0.441924 1.537334 -1.642271 0.576301 -1.421795 0.864646 -0.067581 -0.130217 -0.732296 -1.216944
wb_dma_de/always_23/block_1/case_1/block_5 1.720016 3.421257 2.968342 -1.498381 -0.385904 1.257797 5.757538 -1.712475 -0.611853 -5.732476 1.543637 -1.635734 -2.551817 -3.909451 -0.070972 3.376918 1.259640 -2.171367 1.446377 2.444859
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.329453 0.058668 -1.299761 -0.024111 1.533771 -1.856481 1.971142 -0.524890 -0.752749 -0.620984 -0.695258 1.065626 3.531515 1.678372 -1.289778 -1.289043 -1.304990 2.133773 -0.759161 0.075456
wb_dma_ch_rf/wire_ch_am0_we -2.529472 -0.590451 0.415388 0.265828 -1.160109 -0.813478 2.527149 -0.786878 0.262096 -1.501235 0.322829 -0.095823 0.273779 -1.346358 2.035104 -0.082262 1.140436 0.649646 1.159137 0.482321
wb_dma_ch_rf/always_25 4.458982 0.405416 -1.012311 0.975300 1.667809 -0.501732 -0.930914 -0.482083 0.467850 0.003918 0.696058 0.679616 -2.039481 0.393679 -1.008544 -0.149842 1.850417 -1.011988 -0.200848 1.618169
wb_dma/wire_dma_rest 1.060255 -0.062143 1.524004 -1.362992 0.608644 -0.293956 0.055223 -0.640804 0.466736 -2.289904 0.253761 -1.687339 -0.039760 -1.777262 -0.675005 -0.231438 0.928007 -1.106852 1.060272 -1.003192
wb_dma_wb_mast/input_mast_adr 0.162550 0.056991 0.156469 0.300645 -0.908225 0.554555 -2.866577 0.112150 0.244534 1.479442 -0.262738 1.400217 1.242940 0.834508 4.281466 0.074368 -1.501555 0.934148 -2.108488 0.398942
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.718006 -0.455777 0.694836 -0.689244 0.848345 1.100673 -1.211238 0.462793 -0.079430 -0.189594 -1.899434 -0.040235 0.471107 1.560102 -3.054890 -2.384794 0.736914 -2.148221 0.232747 -1.012514
wb_dma_ch_sel/always_44/case_1 0.623231 -0.866953 1.608062 -2.247838 4.157472 2.527424 -3.934289 -2.103981 0.628648 1.576069 1.572333 -1.308580 4.360639 1.659576 -1.320237 -4.942264 3.878400 1.291760 0.492526 -0.866638
wb_dma/wire_ch0_am0 -2.479243 -0.567808 0.353877 0.256513 -1.180569 -0.813933 2.442552 -0.774796 0.205353 -1.467608 0.282664 -0.045717 0.270216 -1.280159 2.035551 -0.033549 0.971449 0.623494 1.097635 0.429625
wb_dma/wire_ch0_am1 1.812694 0.944336 -1.425388 2.319838 1.567106 -0.587683 1.365695 0.133047 1.107798 0.321451 0.803599 0.413682 -1.150941 0.549101 -0.561941 -0.763590 0.445519 -0.412160 0.425358 2.302000
wb_dma_ch_rf/always_19/if_1 0.640069 0.260862 -0.288245 -1.500980 0.386101 -1.283595 0.301214 -0.164223 -0.620189 -0.134945 1.516483 0.220045 -1.416630 -1.442813 -1.049173 2.668259 0.986738 2.478931 0.452852 -1.164660
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -0.039881 0.294559 1.429178 -2.603219 2.825181 1.290745 -0.769898 -2.651881 0.054397 0.284760 2.517724 -0.575521 3.127627 -1.169841 0.450697 -3.037964 6.196372 2.387661 1.071834 1.038641
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -2.062358 -2.013061 2.632050 -4.130861 1.013533 -1.309378 5.442865 -2.045710 -0.032074 -2.649411 1.267533 -2.126339 1.528220 1.229909 2.456406 -1.135297 -0.214352 1.235664 -2.196687 1.979716
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -0.442162 -1.421345 -1.581010 -2.625624 -2.599634 -1.283393 0.912969 -1.481254 -0.203817 1.232408 -0.443767 -2.092232 -1.343437 1.712600 -0.699577 -3.070518 -0.639018 1.195184 -2.505507 -0.538184
wb_dma_de/always_3/if_1 2.153932 2.517468 -0.223943 1.102198 0.487121 0.398597 -2.034693 1.821428 2.226144 2.207867 1.387366 0.894570 -1.183179 2.160672 2.832634 -0.076434 -2.079232 -0.740689 -2.679906 3.533510
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.059041 0.369719 -0.175555 -0.276379 0.378137 0.912230 -0.775380 -1.248058 -1.257948 0.978722 -0.060486 0.936515 -0.623736 -0.637115 0.975287 3.097767 0.608462 -2.210675 -0.296701 -0.367554
wb_dma_ch_rf/assign_16_ch_adr1_we 0.932923 0.768592 0.387923 -1.933377 -0.185402 -0.481198 -2.404680 1.882981 0.699851 1.933672 1.336610 -0.389344 -0.139439 2.542629 0.388350 1.276511 -2.449692 -0.522503 -2.726011 0.913829
wb_dma_wb_if/wire_wbm_data_o -1.110732 2.828547 0.634033 -2.895249 -1.317752 2.174066 -2.840997 -0.279027 -0.800661 3.154110 3.065305 -0.029382 1.902263 -4.184335 3.582345 1.828478 0.937593 0.237271 -0.597122 0.510956
wb_dma_ch_pri_enc/wire_pri_out_tmp -0.800948 -0.666992 0.029285 1.226907 1.222961 1.419563 0.296432 -0.925426 -0.597773 0.063748 -1.446216 0.432731 -0.653701 0.684308 -0.837073 1.435627 -0.428020 -4.091135 0.654077 -0.944001
wb_dma_ch_sel/always_2/stmt_1/expr_1 -0.038065 3.090212 -0.038454 -0.414924 -0.495343 0.226941 3.216526 -0.101949 -0.921563 -1.603001 -1.911640 1.951942 2.180784 0.443992 0.751505 -1.193918 -0.963541 0.683174 -1.975276 2.735260
wb_dma_ch_sel/always_48/case_1/stmt_1 3.011837 3.496306 1.883394 -0.498598 0.515321 2.390320 -2.655132 -0.087193 2.920251 -1.172577 -1.662828 -1.024816 1.597599 2.113174 0.842195 -7.081367 -1.164309 -2.093784 -2.586546 1.894950
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.040453 0.358488 -0.176708 -0.362640 0.372325 0.927519 -0.802550 -1.285615 -1.288854 1.031131 -0.022926 0.945295 -0.654429 -0.675061 0.990271 3.183339 0.637135 -2.214880 -0.307993 -0.403762
assert_wb_dma_ch_arb/input_grant0 -0.036256 3.100775 -0.047247 -0.383554 -0.502229 0.207705 3.202551 -0.061044 -0.931182 -1.564703 -1.912957 1.986541 2.147956 0.418235 0.663986 -1.177001 -0.991848 0.612864 -1.959835 2.769473
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.022635 0.280959 -0.146337 -0.329859 0.322560 0.865153 -0.798537 -1.221964 -1.179699 0.976990 -0.038218 0.879972 -0.653795 -0.630136 0.951220 3.009750 0.644308 -2.118135 -0.306501 -0.396715
wb_dma_ch_pri_enc/wire_pri18_out -0.779965 -0.585574 0.056527 1.205545 1.240802 1.447420 0.272917 -0.981282 -0.625634 0.081071 -1.421535 0.474083 -0.652344 0.681512 -0.798302 1.481666 -0.379431 -4.118752 0.593897 -0.933070
wb_dma_de/assign_6_adr0_cnt_next 1.124663 1.430464 -0.118317 -0.355289 0.340230 -0.316774 1.323397 0.359217 -0.697968 -0.079119 1.104765 0.804159 -0.869902 -1.671791 0.248130 1.800242 1.779913 0.774386 -0.052680 2.098311
wb_dma_ch_rf/reg_ch_err -1.261658 0.763340 -0.835656 2.108998 1.760140 1.004748 2.834204 -1.636667 -0.976955 -0.833991 -2.713601 1.455575 3.840950 1.141805 -0.371848 -1.873329 -0.591604 -2.940814 0.203966 1.038494
wb_dma_wb_slv/input_wb_addr_i 3.012887 -0.861518 2.086218 -2.631187 2.133122 2.876910 -3.149890 -3.565137 -1.029332 0.710655 1.245474 0.194511 0.206680 -0.841546 3.100529 3.259884 0.756014 2.095495 -1.510164 -3.123111
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.043738 0.281765 -0.167241 -0.327127 0.323180 0.827258 -0.811231 -1.160329 -1.162030 0.964209 -0.004520 0.828707 -0.716302 -0.689111 0.907900 3.009336 0.632780 -2.075764 -0.275646 -0.445735
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.034003 0.337999 -0.196484 -0.306080 0.347932 0.919998 -0.810293 -1.233611 -1.208007 1.011286 -0.023863 0.935781 -0.619558 -0.664045 0.978711 3.079357 0.604923 -2.161431 -0.302827 -0.374370
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.038519 0.323144 -0.162621 -0.321554 0.343732 0.881122 -0.841550 -1.190684 -1.230208 0.987696 -0.043474 0.901111 -0.694311 -0.699057 0.949954 3.116588 0.655759 -2.198316 -0.286928 -0.394381
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 0.377754 1.708097 -0.007348 -0.517200 -2.166747 0.057141 3.937413 -0.263105 -0.753262 -3.192518 -2.890754 1.422091 -1.986907 -0.129656 -1.551556 -1.095885 -1.870648 2.449069 -1.219593 -0.464675
