Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: Adder4Bit.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Adder4Bit.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Adder4Bit"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : Adder4Bit
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Andrew/Documents/ISE Projects/ALU/ssd_decoder.vhd" in Library work.
Architecture behavioral of Entity ssd_decoder is up to date.
Compiling vhdl file "C:/Users/Andrew/Documents/ISE Projects/ALU/FullAdder.vhd" in Library work.
Architecture behavioral of Entity fulladder is up to date.
Compiling vhdl file "C:/Users/Andrew/Documents/ISE Projects/ALU/ssd_controller.vhd" in Library work.
Architecture behavioral of Entity ssd_controller is up to date.
Compiling vhdl file "C:/Users/Andrew/Documents/ISE Projects/ALU/Adder4Bit.vhd" in Library work.
Entity <adder4bit> compiled.
Entity <adder4bit> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Adder4Bit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FullAdder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ssd_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ssd_decoder> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Adder4Bit> in library <work> (Architecture <behavioral>).
Entity <Adder4Bit> analyzed. Unit <Adder4Bit> generated.

Analyzing Entity <FullAdder> in library <work> (Architecture <behavioral>).
Entity <FullAdder> analyzed. Unit <FullAdder> generated.

Analyzing Entity <ssd_controller> in library <work> (Architecture <behavioral>).
Entity <ssd_controller> analyzed. Unit <ssd_controller> generated.

Analyzing Entity <ssd_decoder> in library <work> (Architecture <behavioral>).
Entity <ssd_decoder> analyzed. Unit <ssd_decoder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FullAdder>.
    Related source file is "C:/Users/Andrew/Documents/ISE Projects/ALU/FullAdder.vhd".
    Found 1-bit xor2 for signal <S>.
    Found 1-bit xor2 for signal <j>.
Unit <FullAdder> synthesized.


Synthesizing Unit <ssd_decoder>.
    Related source file is "C:/Users/Andrew/Documents/ISE Projects/ALU/ssd_decoder.vhd".
    Found 16x7-bit ROM for signal <Seg_Out>.
    Summary:
	inferred   1 ROM(s).
Unit <ssd_decoder> synthesized.


Synthesizing Unit <ssd_controller>.
    Related source file is "C:/Users/Andrew/Documents/ISE Projects/ALU/ssd_controller.vhd".
    Found 7-bit register for signal <seg_out>.
    Found 4-bit register for signal <ssd_anode>.
    Found 3-bit up counter for signal <count_int>.
    Summary:
	inferred   1 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <ssd_controller> synthesized.


Synthesizing Unit <Adder4Bit>.
    Related source file is "C:/Users/Andrew/Documents/ISE Projects/ALU/Adder4Bit.vhd".
Unit <Adder4Bit> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 2
 4-bit register                                        : 1
 7-bit register                                        : 1
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 4
 16x7-bit ROM                                          : 4
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Xors                                                 : 8
 1-bit xor2                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Adder4Bit> ...

Optimizing unit <ssd_controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Adder4Bit, actual ratio is 0.
FlipFlop ssd_control/count_int_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 15
 Flip-Flops                                            : 15

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Adder4Bit.ngr
Top Level Output File Name         : Adder4Bit
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 71
#      GND                         : 1
#      LUT2                        : 9
#      LUT3                        : 10
#      LUT4                        : 41
#      MUXF5                       : 9
#      VCC                         : 1
# FlipFlops/Latches                : 15
#      FD                          : 7
#      FDR                         : 1
#      FDS                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 8
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                       34  out of   7680     0%  
 Number of Slice Flip Flops:             15  out of  15360     0%  
 Number of 4 input LUTs:                 60  out of  15360     0%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    173    11%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 15    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.112ns (Maximum Frequency: 195.629MHz)
   Minimum input arrival time before clock: 10.386ns
   Maximum output required time after clock: 7.241ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.112ns (frequency: 195.629MHz)
  Total number of paths / destination ports: 80 / 22
-------------------------------------------------------------------------
Delay:               5.112ns (Levels of Logic = 1)
  Source:            ssd_control/count_int_2 (FF)
  Destination:       ssd_control/seg_out_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ssd_control/count_int_2 to ssd_control/seg_out_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              26   0.720   2.014  ssd_control/count_int_2 (ssd_control/count_int_2)
     LUT2:I1->O            1   0.551   0.801  ssd_control/seg_out_mux0000<2>10 (ssd_control/seg_out_mux0000<2>10)
     FDS:S                     1.026          ssd_control/seg_out_2
    ----------------------------------------
    Total                      5.112ns (2.297ns logic, 2.815ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 256 / 7
-------------------------------------------------------------------------
Offset:              10.386ns (Levels of Logic = 7)
  Source:            X_4_in<1> (PAD)
  Destination:       ssd_control/seg_out_3 (FF)
  Destination Clock: clk rising

  Data Path: X_4_in<1> to ssd_control/seg_out_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.821   1.473  X_4_in_1_IBUF (X_4_in_1_IBUF)
     LUT4:I0->O            2   0.551   1.216  Adder2/C_out1 (c_int2)
     LUT3:I0->O            8   0.551   1.278  Adder3/Mxor_S_Result1 (s_out<2>)
     LUT4:I1->O            1   0.551   1.140  ssd_control/seg_out_mux0000<3>1135 (ssd_control/seg_out_mux0000<3>1135)
     LUT4:I0->O            1   0.551   1.140  ssd_control/seg_out_mux0000<3>1194 (ssd_control/seg_out_mux0000<3>1194)
     LUT4:I0->O            1   0.551   0.000  ssd_control/seg_out_mux0000<3>134912 (ssd_control/seg_out_mux0000<3>134911)
     MUXF5:I0->O           1   0.360   0.000  ssd_control/seg_out_mux0000<3>13491_f5 (ssd_control/seg_out_mux0000<3>1349)
     FDS:D                     0.203          ssd_control/seg_out_3
    ----------------------------------------
    Total                     10.386ns (4.139ns logic, 6.247ns route)
                                       (39.9% logic, 60.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              7.241ns (Levels of Logic = 1)
  Source:            ssd_control/seg_out_6 (FF)
  Destination:       seg_out<6> (PAD)
  Source Clock:      clk rising

  Data Path: ssd_control/seg_out_6 to seg_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.720   0.877  ssd_control/seg_out_6 (ssd_control/seg_out_6)
     OBUF:I->O                 5.644          seg_out_6_OBUF (seg_out<6>)
    ----------------------------------------
    Total                      7.241ns (6.364ns logic, 0.877ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.50 secs
 
--> 

Total memory usage is 310400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

