unsigned char WEAK_PUF_BER_TABLE[4][8][2][32][4] = 
{ 
	 //FPGA1 
	{ 
		//FPGA1->PUF1 
		{ 
			 //FPGA1->PUF1->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB3 
				{0, 8, 2, 0}, 	 //FPGA1->PUF1->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB7 
				{0, 0, 4, 0}, 	 //FPGA1->PUF1->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB10 
				{0, 4, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB14 
				{0, 0, 0, 21}, 	 //FPGA1->PUF1->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB17 
				{10, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB19 
				{0, 0, 45, 0}, 	 //FPGA1->PUF1->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB21 
				{0, 3, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB22 
				{0, 0, 0, 2}, 	 //FPGA1->PUF1->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB24 
				{28, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB26 
				{0, 0, 6, 0}, 	 //FPGA1->PUF1->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF1->Instance1->COB32 
			}, 
			 //FPGA1->PUF1->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB4 
				{0, 0, 9, 0}, 	 //FPGA1->PUF1->Instance2->COB5 
				{0, 2, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB9 
				{0, 1, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB12 
				{0, 0, 0, 15}, 	 //FPGA1->PUF1->Instance2->COB13 
				{0, 42, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB15 
				{0, 0, 6, 0}, 	 //FPGA1->PUF1->Instance2->COB16 
				{0, 8, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB17 
				{0, 0, 2, 0}, 	 //FPGA1->PUF1->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB21 
				{0, 1, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB22 
				{2, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB27 
				{0, 0, 0, 20}, 	 //FPGA1->PUF1->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA1->PUF1->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF1->Instance2->COB32 
			}, 
		}, 
		//FPGA1->PUF2 
		{ 
			 //FPGA1->PUF2->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB6 
				{3, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB12 
				{0, 0, 11, 0}, 	 //FPGA1->PUF2->Instance1->COB13 
				{0, 0, 17, 0}, 	 //FPGA1->PUF2->Instance1->COB14 
				{0, 7, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB20 
				{1, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB26 
				{10, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB27 
				{0, 5, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB29 
				{0, 0, 0, 1}, 	 //FPGA1->PUF2->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF2->Instance1->COB32 
			}, 
			 //FPGA1->PUF2->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB7 
				{0, 0, 1, 0}, 	 //FPGA1->PUF2->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB10 
				{0, 0, 0, 36}, 	 //FPGA1->PUF2->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB22 
				{49, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB23 
				{0, 0, 0, 1}, 	 //FPGA1->PUF2->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB26 
				{1, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB27 
				{0, 10, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA1->PUF2->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF2->Instance2->COB32 
			}, 
		}, 
		//FPGA1->PUF3 
		{ 
			 //FPGA1->PUF3->Instance1 
			{ 
				{48, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB5 
				{0, 0, 0, 7}, 	 //FPGA1->PUF3->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB8 
				{5, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB9 
				{22, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB17 
				{0, 42, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB23 
				{39, 0, 1, 0}, 	 //FPGA1->PUF3->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB28 
				{0, 0, 0, 1}, 	 //FPGA1->PUF3->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF3->Instance1->COB32 
			}, 
			 //FPGA1->PUF3->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB4 
				{0, 6, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB6 
				{0, 26, 0, 31}, 	 //FPGA1->PUF3->Instance2->COB7 
				{0, 0, 0, 24}, 	 //FPGA1->PUF3->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB10 
				{0, 0, 0, 31}, 	 //FPGA1->PUF3->Instance2->COB11 
				{0, 5, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB12 
				{1, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB17 
				{2, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB21 
				{1, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB24 
				{0, 0, 22, 0}, 	 //FPGA1->PUF3->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB28 
				{0, 0, 0, 3}, 	 //FPGA1->PUF3->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA1->PUF3->Instance2->COB31 
				{0, 0, 0, 2}  	 //FPGA1->PUF3->Instance2->COB32 
			}, 
		}, 
		//FPGA1->PUF4 
		{ 
			 //FPGA1->PUF4->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB1 
				{0, 0, 1, 0}, 	 //FPGA1->PUF4->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB4 
				{0, 0, 4, 0}, 	 //FPGA1->PUF4->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB7 
				{13, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB8 
				{0, 0, 0, 7}, 	 //FPGA1->PUF4->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB19 
				{0, 0, 1, 0}, 	 //FPGA1->PUF4->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF4->Instance1->COB32 
			}, 
			 //FPGA1->PUF4->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB2 
				{0, 7, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB16 
				{0, 1, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB27 
				{0, 19, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB28 
				{0, 0, 0, 9}, 	 //FPGA1->PUF4->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA1->PUF4->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF4->Instance2->COB32 
			}, 
		}, 
		//FPGA1->PUF5 
		{ 
			 //FPGA1->PUF5->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB2 
				{46, 0, 0, 1}, 	 //FPGA1->PUF5->Instance1->COB3 
				{0, 40, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB6 
				{0, 50, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB10 
				{0, 1, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB13 
				{0, 0, 3, 0}, 	 //FPGA1->PUF5->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB18 
				{0, 1, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB22 
				{0, 0, 11, 0}, 	 //FPGA1->PUF5->Instance1->COB23 
				{0, 0, 0, 11}, 	 //FPGA1->PUF5->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB27 
				{35, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB29 
				{0, 0, 0, 46}, 	 //FPGA1->PUF5->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF5->Instance1->COB32 
			}, 
			 //FPGA1->PUF5->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB3 
				{6, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB5 
				{0, 6, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB7 
				{7, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB8 
				{0, 8, 2, 46}, 	 //FPGA1->PUF5->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB11 
				{43, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB16 
				{6, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB17 
				{0, 0, 0, 2}, 	 //FPGA1->PUF5->Instance2->COB18 
				{14, 0, 0, 34}, 	 //FPGA1->PUF5->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB22 
				{0, 0, 1, 0}, 	 //FPGA1->PUF5->Instance2->COB23 
				{0, 16, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB26 
				{0, 40, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB27 
				{0, 0, 48, 0}, 	 //FPGA1->PUF5->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB29 
				{0, 0, 2, 0}, 	 //FPGA1->PUF5->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA1->PUF5->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF5->Instance2->COB32 
			}, 
		}, 
		//FPGA1->PUF6 
		{ 
			 //FPGA1->PUF6->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB4 
				{0, 0, 0, 2}, 	 //FPGA1->PUF6->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB8 
				{0, 0, 1, 0}, 	 //FPGA1->PUF6->Instance1->COB9 
				{0, 0, 1, 0}, 	 //FPGA1->PUF6->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB13 
				{0, 0, 0, 6}, 	 //FPGA1->PUF6->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB28 
				{0, 1, 5, 0}, 	 //FPGA1->PUF6->Instance1->COB29 
				{0, 0, 0, 4}, 	 //FPGA1->PUF6->Instance1->COB30 
				{46, 0, 0, 0}, 	 //FPGA1->PUF6->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF6->Instance1->COB32 
			}, 
			 //FPGA1->PUF6->Instance2 
			{ 
				{21, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB10 
				{0, 10, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB11 
				{0, 0, 1, 0}, 	 //FPGA1->PUF6->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB16 
				{0, 0, 12, 0}, 	 //FPGA1->PUF6->Instance2->COB17 
				{0, 0, 2, 0}, 	 //FPGA1->PUF6->Instance2->COB18 
				{0, 2, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA1->PUF6->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF6->Instance2->COB32 
			}, 
		}, 
		//FPGA1->PUF7 
		{ 
			 //FPGA1->PUF7->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB2 
				{0, 46, 0, 10}, 	 //FPGA1->PUF7->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB4 
				{23, 6, 20, 0}, 	 //FPGA1->PUF7->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB6 
				{0, 0, 40, 0}, 	 //FPGA1->PUF7->Instance1->COB7 
				{0, 0, 44, 12}, 	 //FPGA1->PUF7->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB11 
				{1, 0, 7, 0}, 	 //FPGA1->PUF7->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB13 
				{0, 0, 0, 29}, 	 //FPGA1->PUF7->Instance1->COB14 
				{12, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB17 
				{0, 0, 22, 0}, 	 //FPGA1->PUF7->Instance1->COB18 
				{0, 4, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB19 
				{0, 36, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB20 
				{0, 0, 0, 3}, 	 //FPGA1->PUF7->Instance1->COB21 
				{0, 0, 0, 1}, 	 //FPGA1->PUF7->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB24 
				{0, 0, 0, 2}, 	 //FPGA1->PUF7->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB26 
				{15, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB29 
				{1, 0, 43, 0}, 	 //FPGA1->PUF7->Instance1->COB30 
				{4, 0, 0, 0}, 	 //FPGA1->PUF7->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF7->Instance1->COB32 
			}, 
			 //FPGA1->PUF7->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB4 
				{0, 0, 15, 0}, 	 //FPGA1->PUF7->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB6 
				{0, 0, 30, 0}, 	 //FPGA1->PUF7->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB8 
				{0, 0, 0, 1}, 	 //FPGA1->PUF7->Instance2->COB9 
				{0, 11, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB10 
				{17, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB11 
				{0, 0, 0, 8}, 	 //FPGA1->PUF7->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB14 
				{0, 0, 0, 2}, 	 //FPGA1->PUF7->Instance2->COB15 
				{1, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB16 
				{9, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB17 
				{42, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB18 
				{0, 0, 2, 46}, 	 //FPGA1->PUF7->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB20 
				{7, 0, 2, 0}, 	 //FPGA1->PUF7->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB22 
				{0, 0, 24, 0}, 	 //FPGA1->PUF7->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB26 
				{0, 0, 34, 0}, 	 //FPGA1->PUF7->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA1->PUF7->Instance2->COB30 
				{0, 0, 8, 0}, 	 //FPGA1->PUF7->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF7->Instance2->COB32 
			}, 
		}, 
		//FPGA1->PUF8 
		{ 
			 //FPGA1->PUF8->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB9 
				{0, 0, 0, 1}, 	 //FPGA1->PUF8->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB11 
				{0, 0, 0, 46}, 	 //FPGA1->PUF8->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB16 
				{0, 0, 25, 0}, 	 //FPGA1->PUF8->Instance1->COB17 
				{0, 4, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB22 
				{4, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB23 
				{0, 0, 0, 47}, 	 //FPGA1->PUF8->Instance1->COB24 
				{0, 0, 0, 1}, 	 //FPGA1->PUF8->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB27 
				{18, 0, 0, 22}, 	 //FPGA1->PUF8->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB29 
				{33, 38, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF8->Instance1->COB32 
			}, 
			 //FPGA1->PUF8->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB6 
				{0, 0, 1, 0}, 	 //FPGA1->PUF8->Instance2->COB7 
				{5, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB8 
				{4, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB22 
				{1, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB23 
				{25, 14, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB24 
				{2, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB28 
				{36, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA1->PUF8->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA1->PUF8->Instance2->COB32 
			}, 
		}, 
	}, 
	 //FPGA2 
	{ 
		//FPGA2->PUF1 
		{ 
			 //FPGA2->PUF1->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB2 
				{0, 0, 0, 50}, 	 //FPGA2->PUF1->Instance1->COB3 
				{0, 0, 13, 0}, 	 //FPGA2->PUF1->Instance1->COB4 
				{40, 0, 36, 0}, 	 //FPGA2->PUF1->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB6 
				{0, 0, 1, 0}, 	 //FPGA2->PUF1->Instance1->COB7 
				{27, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB8 
				{5, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB13 
				{2, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB14 
				{0, 0, 0, 1}, 	 //FPGA2->PUF1->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB17 
				{0, 0, 19, 0}, 	 //FPGA2->PUF1->Instance1->COB18 
				{1, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB23 
				{0, 1, 45, 0}, 	 //FPGA2->PUF1->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB26 
				{5, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA2->PUF1->Instance1->COB32 
			}, 
			 //FPGA2->PUF1->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB1 
				{0, 2, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB3 
				{0, 0, 25, 0}, 	 //FPGA2->PUF1->Instance2->COB4 
				{0, 16, 0, 2}, 	 //FPGA2->PUF1->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB8 
				{0, 1, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB9 
				{0, 32, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB10 
				{0, 42, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB14 
				{0, 0, 2, 0}, 	 //FPGA2->PUF1->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB18 
				{1, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB21 
				{0, 0, 6, 0}, 	 //FPGA2->PUF1->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB24 
				{19, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB28 
				{0, 0, 0, 3}, 	 //FPGA2->PUF1->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA2->PUF1->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA2->PUF1->Instance2->COB32 
			}, 
		}, 
		//FPGA2->PUF2 
		{ 
			 //FPGA2->PUF2->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB1 
				{0, 0, 0, 2}, 	 //FPGA2->PUF2->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB4 
				{0, 0, 1, 0}, 	 //FPGA2->PUF2->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB6 
				{0, 0, 0, 10}, 	 //FPGA2->PUF2->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB25 
				{0, 0, 1, 0}, 	 //FPGA2->PUF2->Instance1->COB26 
				{8, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB27 
				{8, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB29 
				{0, 0, 0, 3}, 	 //FPGA2->PUF2->Instance1->COB30 
				{4, 0, 0, 0}, 	 //FPGA2->PUF2->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA2->PUF2->Instance1->COB32 
			}, 
			 //FPGA2->PUF2->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB5 
				{0, 0, 11, 0}, 	 //FPGA2->PUF2->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB7 
				{0, 0, 41, 0}, 	 //FPGA2->PUF2->Instance2->COB8 
				{0, 0, 0, 21}, 	 //FPGA2->PUF2->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB11 
				{29, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB22 
				{3, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB29 
				{0, 0, 0, 15}, 	 //FPGA2->PUF2->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA2->PUF2->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA2->PUF2->Instance2->COB32 
			}, 
		}, 
		//FPGA2->PUF3 
		{ 
			 //FPGA2->PUF3->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB2 
				{0, 0, 0, 16}, 	 //FPGA2->PUF3->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB9 
				{6, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB17 
				{0, 0, 3, 0}, 	 //FPGA2->PUF3->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB21 
				{2, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB26 
				{0, 31, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance1->COB29 
				{0, 0, 0, 21}, 	 //FPGA2->PUF3->Instance1->COB30 
				{0, 0, 17, 0}, 	 //FPGA2->PUF3->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA2->PUF3->Instance1->COB32 
			}, 
			 //FPGA2->PUF3->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB7 
				{0, 0, 0, 47}, 	 //FPGA2->PUF3->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB16 
				{0, 5, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB17 
				{44, 0, 0, 1}, 	 //FPGA2->PUF3->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB21 
				{0, 0, 27, 0}, 	 //FPGA2->PUF3->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB23 
				{0, 3, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB27 
				{0, 48, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB28 
				{0, 0, 11, 0}, 	 //FPGA2->PUF3->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB30 
				{0, 18, 0, 0}, 	 //FPGA2->PUF3->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA2->PUF3->Instance2->COB32 
			}, 
		}, 
		//FPGA2->PUF4 
		{ 
			 //FPGA2->PUF4->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB2 
				{0, 4, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB7 
				{26, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB12 
				{44, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB13 
				{0, 16, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB17 
				{25, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB21 
				{30, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA2->PUF4->Instance1->COB32 
			}, 
			 //FPGA2->PUF4->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB13 
				{0, 0, 1, 0}, 	 //FPGA2->PUF4->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB22 
				{0, 4, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB26 
				{0, 0, 19, 0}, 	 //FPGA2->PUF4->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA2->PUF4->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA2->PUF4->Instance2->COB32 
			}, 
		}, 
		//FPGA2->PUF5 
		{ 
			 //FPGA2->PUF5->Instance1 
			{ 
				{0, 0, 0, 2}, 	 //FPGA2->PUF5->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB6 
				{0, 0, 0, 7}, 	 //FPGA2->PUF5->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB16 
				{0, 0, 0, 4}, 	 //FPGA2->PUF5->Instance1->COB17 
				{0, 0, 45, 0}, 	 //FPGA2->PUF5->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB19 
				{0, 5, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB24 
				{0, 0, 2, 0}, 	 //FPGA2->PUF5->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB26 
				{0, 1, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB27 
				{0, 1, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB28 
				{0, 48, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance1->COB31 
				{0, 0, 1, 0}  	 //FPGA2->PUF5->Instance1->COB32 
			}, 
			 //FPGA2->PUF5->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB2 
				{0, 5, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB7 
				{34, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB8 
				{0, 0, 2, 0}, 	 //FPGA2->PUF5->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB13 
				{10, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB19 
				{1, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB20 
				{0, 0, 11, 0}, 	 //FPGA2->PUF5->Instance2->COB21 
				{0, 1, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB22 
				{3, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB25 
				{0, 0, 0, 1}, 	 //FPGA2->PUF5->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB27 
				{0, 0, 0, 3}, 	 //FPGA2->PUF5->Instance2->COB28 
				{0, 5, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB30 
				{0, 4, 0, 0}, 	 //FPGA2->PUF5->Instance2->COB31 
				{0, 21, 0, 0}  	 //FPGA2->PUF5->Instance2->COB32 
			}, 
		}, 
		//FPGA2->PUF6 
		{ 
			 //FPGA2->PUF6->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB1 
				{0, 0, 3, 0}, 	 //FPGA2->PUF6->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB4 
				{0, 0, 0, 10}, 	 //FPGA2->PUF6->Instance1->COB5 
				{0, 0, 0, 3}, 	 //FPGA2->PUF6->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB11 
				{0, 30, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB16 
				{0, 1, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB20 
				{0, 33, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB24 
				{0, 0, 0, 1}, 	 //FPGA2->PUF6->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance1->COB30 
				{0, 0, 0, 11}, 	 //FPGA2->PUF6->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA2->PUF6->Instance1->COB32 
			}, 
			 //FPGA2->PUF6->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB2 
				{0, 0, 2, 0}, 	 //FPGA2->PUF6->Instance2->COB3 
				{23, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB5 
				{0, 0, 0, 1}, 	 //FPGA2->PUF6->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB20 
				{0, 0, 1, 0}, 	 //FPGA2->PUF6->Instance2->COB21 
				{1, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB27 
				{0, 0, 0, 4}, 	 //FPGA2->PUF6->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB29 
				{0, 0, 0, 1}, 	 //FPGA2->PUF6->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA2->PUF6->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA2->PUF6->Instance2->COB32 
			}, 
		}, 
		//FPGA2->PUF7 
		{ 
			 //FPGA2->PUF7->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB2 
				{0, 1, 24, 0}, 	 //FPGA2->PUF7->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB5 
				{0, 0, 2, 0}, 	 //FPGA2->PUF7->Instance1->COB6 
				{0, 1, 31, 0}, 	 //FPGA2->PUF7->Instance1->COB7 
				{0, 0, 0, 21}, 	 //FPGA2->PUF7->Instance1->COB8 
				{1, 32, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB9 
				{0, 9, 0, 1}, 	 //FPGA2->PUF7->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB13 
				{12, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB15 
				{3, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB17 
				{0, 0, 1, 0}, 	 //FPGA2->PUF7->Instance1->COB18 
				{0, 0, 47, 15}, 	 //FPGA2->PUF7->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB21 
				{1, 48, 1, 0}, 	 //FPGA2->PUF7->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB24 
				{23, 0, 0, 17}, 	 //FPGA2->PUF7->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB26 
				{1, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB27 
				{7, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB28 
				{0, 0, 0, 49}, 	 //FPGA2->PUF7->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB30 
				{1, 1, 0, 0}, 	 //FPGA2->PUF7->Instance1->COB31 
				{1, 0, 0, 0}  	 //FPGA2->PUF7->Instance1->COB32 
			}, 
			 //FPGA2->PUF7->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB5 
				{0, 0, 0, 3}, 	 //FPGA2->PUF7->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB8 
				{8, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB10 
				{1, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB16 
				{37, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB18 
				{0, 0, 1, 0}, 	 //FPGA2->PUF7->Instance2->COB19 
				{0, 0, 0, 42}, 	 //FPGA2->PUF7->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB21 
				{0, 0, 2, 0}, 	 //FPGA2->PUF7->Instance2->COB22 
				{0, 0, 0, 27}, 	 //FPGA2->PUF7->Instance2->COB23 
				{0, 49, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB24 
				{0, 0, 0, 4}, 	 //FPGA2->PUF7->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA2->PUF7->Instance2->COB31 
				{0, 0, 2, 0}  	 //FPGA2->PUF7->Instance2->COB32 
			}, 
		}, 
		//FPGA2->PUF8 
		{ 
			 //FPGA2->PUF8->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB4 
				{0, 0, 0, 47}, 	 //FPGA2->PUF8->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB8 
				{0, 0, 0, 1}, 	 //FPGA2->PUF8->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB14 
				{1, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB18 
				{1, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB19 
				{30, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB20 
				{0, 5, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB21 
				{0, 14, 0, 2}, 	 //FPGA2->PUF8->Instance1->COB22 
				{0, 2, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB23 
				{0, 0, 1, 0}, 	 //FPGA2->PUF8->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA2->PUF8->Instance1->COB32 
			}, 
			 //FPGA2->PUF8->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB2 
				{11, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB4 
				{1, 0, 0, 1}, 	 //FPGA2->PUF8->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB7 
				{1, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB8 
				{0, 0, 30, 0}, 	 //FPGA2->PUF8->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB18 
				{0, 0, 0, 19}, 	 //FPGA2->PUF8->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB20 
				{0, 0, 1, 0}, 	 //FPGA2->PUF8->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB22 
				{0, 7, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB25 
				{0, 1, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB26 
				{25, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA2->PUF8->Instance2->COB30 
				{0, 0, 0, 18}, 	 //FPGA2->PUF8->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA2->PUF8->Instance2->COB32 
			}, 
		}, 
	}, 
	 //FPGA3 
	{ 
		//FPGA3->PUF1 
		{ 
			 //FPGA3->PUF1->Instance1 
			{ 
				{0, 0, 2, 0}, 	 //FPGA3->PUF1->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB3 
				{0, 0, 6, 0}, 	 //FPGA3->PUF1->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB5 
				{0, 19, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB6 
				{0, 8, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB12 
				{0, 0, 0, 1}, 	 //FPGA3->PUF1->Instance1->COB13 
				{40, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB14 
				{0, 0, 0, 21}, 	 //FPGA3->PUF1->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB16 
				{2, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB21 
				{0, 0, 8, 0}, 	 //FPGA3->PUF1->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB23 
				{0, 0, 0, 5}, 	 //FPGA3->PUF1->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB25 
				{0, 0, 0, 15}, 	 //FPGA3->PUF1->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF1->Instance1->COB32 
			}, 
			 //FPGA3->PUF1->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB2 
				{0, 0, 3, 0}, 	 //FPGA3->PUF1->Instance2->COB3 
				{0, 0, 0, 2}, 	 //FPGA3->PUF1->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB9 
				{0, 3, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB12 
				{0, 19, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB13 
				{0, 0, 3, 0}, 	 //FPGA3->PUF1->Instance2->COB14 
				{0, 4, 1, 19}, 	 //FPGA3->PUF1->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB22 
				{0, 0, 1, 0}, 	 //FPGA3->PUF1->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB27 
				{0, 0, 0, 1}, 	 //FPGA3->PUF1->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA3->PUF1->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF1->Instance2->COB32 
			}, 
		}, 
		//FPGA3->PUF2 
		{ 
			 //FPGA3->PUF2->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB1 
				{0, 0, 0, 5}, 	 //FPGA3->PUF2->Instance1->COB2 
				{33, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB8 
				{0, 12, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB12 
				{0, 0, 1, 0}, 	 //FPGA3->PUF2->Instance1->COB13 
				{0, 0, 0, 30}, 	 //FPGA3->PUF2->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB17 
				{0, 30, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB23 
				{0, 0, 0, 1}, 	 //FPGA3->PUF2->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB26 
				{0, 0, 9, 0}, 	 //FPGA3->PUF2->Instance1->COB27 
				{0, 16, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB30 
				{0, 13, 0, 0}, 	 //FPGA3->PUF2->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF2->Instance1->COB32 
			}, 
			 //FPGA3->PUF2->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB5 
				{0, 0, 1, 2}, 	 //FPGA3->PUF2->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB12 
				{1, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB13 
				{0, 0, 18, 48}, 	 //FPGA3->PUF2->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB19 
				{0, 0, 0, 2}, 	 //FPGA3->PUF2->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB22 
				{5, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA3->PUF2->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF2->Instance2->COB32 
			}, 
		}, 
		//FPGA3->PUF3 
		{ 
			 //FPGA3->PUF3->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB2 
				{0, 0, 0, 30}, 	 //FPGA3->PUF3->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB7 
				{0, 29, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB13 
				{1, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB17 
				{0, 22, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB25 
				{0, 0, 1, 0}, 	 //FPGA3->PUF3->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB28 
				{0, 0, 3, 0}, 	 //FPGA3->PUF3->Instance1->COB29 
				{0, 0, 0, 3}, 	 //FPGA3->PUF3->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF3->Instance1->COB32 
			}, 
			 //FPGA3->PUF3->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB3 
				{3, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB6 
				{0, 0, 0, 44}, 	 //FPGA3->PUF3->Instance2->COB7 
				{0, 0, 32, 0}, 	 //FPGA3->PUF3->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB9 
				{0, 0, 1, 0}, 	 //FPGA3->PUF3->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB17 
				{19, 0, 0, 31}, 	 //FPGA3->PUF3->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB28 
				{0, 0, 4, 0}, 	 //FPGA3->PUF3->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA3->PUF3->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF3->Instance2->COB32 
			}, 
		}, 
		//FPGA3->PUF4 
		{ 
			 //FPGA3->PUF4->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB6 
				{0, 11, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB9 
				{0, 0, 40, 0}, 	 //FPGA3->PUF4->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB19 
				{0, 1, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB20 
				{2, 11, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF4->Instance1->COB32 
			}, 
			 //FPGA3->PUF4->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB6 
				{0, 0, 1, 0}, 	 //FPGA3->PUF4->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB9 
				{2, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB10 
				{11, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB14 
				{0, 0, 0, 1}, 	 //FPGA3->PUF4->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB18 
				{7, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB19 
				{0, 2, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB24 
				{8, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA3->PUF4->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF4->Instance2->COB32 
			}, 
		}, 
		//FPGA3->PUF5 
		{ 
			 //FPGA3->PUF5->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB1 
				{0, 1, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB2 
				{0, 46, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB6 
				{0, 0, 1, 0}, 	 //FPGA3->PUF5->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB14 
				{22, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB15 
				{0, 0, 0, 33}, 	 //FPGA3->PUF5->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB19 
				{0, 1, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB22 
				{9, 0, 0, 25}, 	 //FPGA3->PUF5->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB26 
				{3, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance1->COB31 
				{0, 2, 0, 0}  	 //FPGA3->PUF5->Instance1->COB32 
			}, 
			 //FPGA3->PUF5->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB18 
				{0, 0, 0, 29}, 	 //FPGA3->PUF5->Instance2->COB19 
				{1, 0, 0, 3}, 	 //FPGA3->PUF5->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB22 
				{0, 1, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB23 
				{4, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA3->PUF5->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF5->Instance2->COB32 
			}, 
		}, 
		//FPGA3->PUF6 
		{ 
			 //FPGA3->PUF6->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB4 
				{2, 0, 32, 0}, 	 //FPGA3->PUF6->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB6 
				{0, 0, 0, 25}, 	 //FPGA3->PUF6->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB9 
				{0, 15, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB12 
				{0, 4, 29, 0}, 	 //FPGA3->PUF6->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB15 
				{0, 0, 1, 0}, 	 //FPGA3->PUF6->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB24 
				{2, 0, 0, 33}, 	 //FPGA3->PUF6->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB28 
				{0, 0, 0, 3}, 	 //FPGA3->PUF6->Instance1->COB29 
				{0, 0, 0, 1}, 	 //FPGA3->PUF6->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF6->Instance1->COB32 
			}, 
			 //FPGA3->PUF6->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB3 
				{0, 0, 0, 44}, 	 //FPGA3->PUF6->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB12 
				{0, 0, 0, 13}, 	 //FPGA3->PUF6->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB21 
				{0, 0, 0, 8}, 	 //FPGA3->PUF6->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB28 
				{0, 0, 0, 39}, 	 //FPGA3->PUF6->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA3->PUF6->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF6->Instance2->COB32 
			}, 
		}, 
		//FPGA3->PUF7 
		{ 
			 //FPGA3->PUF7->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB1 
				{1, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB8 
				{0, 0, 1, 0}, 	 //FPGA3->PUF7->Instance1->COB9 
				{42, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB11 
				{0, 41, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB15 
				{0, 45, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB17 
				{36, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB20 
				{0, 0, 1, 3}, 	 //FPGA3->PUF7->Instance1->COB21 
				{1, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB23 
				{0, 25, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB24 
				{0, 2, 12, 1}, 	 //FPGA3->PUF7->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB27 
				{0, 0, 0, 3}, 	 //FPGA3->PUF7->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF7->Instance1->COB32 
			}, 
			 //FPGA3->PUF7->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB1 
				{0, 0, 0, 23}, 	 //FPGA3->PUF7->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB3 
				{44, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB5 
				{0, 1, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB6 
				{0, 0, 3, 0}, 	 //FPGA3->PUF7->Instance2->COB7 
				{0, 0, 0, 12}, 	 //FPGA3->PUF7->Instance2->COB8 
				{0, 0, 16, 0}, 	 //FPGA3->PUF7->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB10 
				{41, 0, 28, 0}, 	 //FPGA3->PUF7->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB17 
				{0, 0, 0, 47}, 	 //FPGA3->PUF7->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB21 
				{20, 0, 5, 0}, 	 //FPGA3->PUF7->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB23 
				{0, 0, 0, 35}, 	 //FPGA3->PUF7->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB25 
				{29, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB27 
				{0, 13, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF7->Instance2->COB30 
				{0, 0, 30, 16}, 	 //FPGA3->PUF7->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF7->Instance2->COB32 
			}, 
		}, 
		//FPGA3->PUF8 
		{ 
			 //FPGA3->PUF8->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB2 
				{0, 0, 7, 0}, 	 //FPGA3->PUF8->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB5 
				{0, 9, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB6 
				{5, 2, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB7 
				{0, 20, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB15 
				{0, 0, 0, 2}, 	 //FPGA3->PUF8->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB17 
				{0, 1, 0, 1}, 	 //FPGA3->PUF8->Instance1->COB18 
				{0, 0, 37, 0}, 	 //FPGA3->PUF8->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB20 
				{27, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB21 
				{0, 2, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB23 
				{35, 0, 1, 0}, 	 //FPGA3->PUF8->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB28 
				{0, 2, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB30 
				{0, 39, 0, 0}, 	 //FPGA3->PUF8->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA3->PUF8->Instance1->COB32 
			}, 
			 //FPGA3->PUF8->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB6 
				{0, 0, 1, 0}, 	 //FPGA3->PUF8->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB10 
				{0, 0, 0, 1}, 	 //FPGA3->PUF8->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB13 
				{0, 28, 0, 22}, 	 //FPGA3->PUF8->Instance2->COB14 
				{0, 1, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB16 
				{0, 0, 0, 16}, 	 //FPGA3->PUF8->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB18 
				{0, 0, 0, 2}, 	 //FPGA3->PUF8->Instance2->COB19 
				{0, 1, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB21 
				{0, 34, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA3->PUF8->Instance2->COB31 
				{0, 21, 0, 0}  	 //FPGA3->PUF8->Instance2->COB32 
			}, 
		}, 
	}, 
	 //FPGA4 
	{ 
		//FPGA4->PUF1 
		{ 
			 //FPGA4->PUF1->Instance1 
			{ 
				{0, 0, 0, 43}, 	 //FPGA4->PUF1->Instance1->COB1 
				{8, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB2 
				{0, 38, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB4 
				{39, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB7 
				{0, 0, 0, 48}, 	 //FPGA4->PUF1->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB9 
				{32, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB15 
				{0, 14, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB19 
				{0, 0, 38, 0}, 	 //FPGA4->PUF1->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB21 
				{13, 0, 4, 0}, 	 //FPGA4->PUF1->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB24 
				{0, 5, 0, 6}, 	 //FPGA4->PUF1->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB28 
				{0, 0, 0, 11}, 	 //FPGA4->PUF1->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA4->PUF1->Instance1->COB32 
			}, 
			 //FPGA4->PUF1->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB1 
				{0, 0, 0, 1}, 	 //FPGA4->PUF1->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB5 
				{0, 1, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB6 
				{0, 0, 0, 24}, 	 //FPGA4->PUF1->Instance2->COB7 
				{0, 0, 16, 0}, 	 //FPGA4->PUF1->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB15 
				{0, 0, 0, 9}, 	 //FPGA4->PUF1->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB18 
				{0, 0, 3, 0}, 	 //FPGA4->PUF1->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB20 
				{0, 2, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB22 
				{39, 0, 22, 0}, 	 //FPGA4->PUF1->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB25 
				{0, 10, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA4->PUF1->Instance2->COB29 
				{1, 0, 7, 0}, 	 //FPGA4->PUF1->Instance2->COB30 
				{0, 0, 5, 1}, 	 //FPGA4->PUF1->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA4->PUF1->Instance2->COB32 
			}, 
		}, 
		//FPGA4->PUF2 
		{ 
			 //FPGA4->PUF2->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB2 
				{1, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB11 
				{0, 0, 0, 1}, 	 //FPGA4->PUF2->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB13 
				{0, 0, 22, 4}, 	 //FPGA4->PUF2->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB15 
				{0, 0, 0, 44}, 	 //FPGA4->PUF2->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB21 
				{0, 0, 0, 22}, 	 //FPGA4->PUF2->Instance1->COB22 
				{0, 0, 9, 0}, 	 //FPGA4->PUF2->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB29 
				{0, 3, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA4->PUF2->Instance1->COB32 
			}, 
			 //FPGA4->PUF2->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB10 
				{0, 0, 0, 14}, 	 //FPGA4->PUF2->Instance2->COB11 
				{0, 0, 26, 0}, 	 //FPGA4->PUF2->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB24 
				{0, 11, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB28 
				{6, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA4->PUF2->Instance2->COB31 
				{0, 0, 0, 3}  	 //FPGA4->PUF2->Instance2->COB32 
			}, 
		}, 
		//FPGA4->PUF3 
		{ 
			 //FPGA4->PUF3->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB8 
				{0, 1, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB9 
				{0, 0, 0, 48}, 	 //FPGA4->PUF3->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB13 
				{1, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB14 
				{3, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB17 
				{0, 0, 1, 0}, 	 //FPGA4->PUF3->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB21 
				{12, 1, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB24 
				{0, 0, 0, 8}, 	 //FPGA4->PUF3->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA4->PUF3->Instance1->COB32 
			}, 
			 //FPGA4->PUF3->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB4 
				{33, 3, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB7 
				{0, 0, 13, 20}, 	 //FPGA4->PUF3->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB9 
				{0, 38, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB11 
				{0, 0, 1, 0}, 	 //FPGA4->PUF3->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB18 
				{0, 0, 0, 1}, 	 //FPGA4->PUF3->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB24 
				{0, 0, 1, 0}, 	 //FPGA4->PUF3->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB30 
				{1, 0, 0, 0}, 	 //FPGA4->PUF3->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA4->PUF3->Instance2->COB32 
			}, 
		}, 
		//FPGA4->PUF4 
		{ 
			 //FPGA4->PUF4->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB3 
				{0, 0, 0, 1}, 	 //FPGA4->PUF4->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB11 
				{0, 0, 0, 14}, 	 //FPGA4->PUF4->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB17 
				{1, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB18 
				{0, 1, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB20 
				{0, 12, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB22 
				{0, 0, 0, 1}, 	 //FPGA4->PUF4->Instance1->COB23 
				{0, 0, 0, 16}, 	 //FPGA4->PUF4->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB26 
				{0, 0, 0, 2}, 	 //FPGA4->PUF4->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB28 
				{27, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA4->PUF4->Instance1->COB32 
			}, 
			 //FPGA4->PUF4->Instance2 
			{ 
				{0, 1, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB8 
				{0, 0, 0, 16}, 	 //FPGA4->PUF4->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB14 
				{0, 2, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB24 
				{1, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB28 
				{0, 0, 0, 4}, 	 //FPGA4->PUF4->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA4->PUF4->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA4->PUF4->Instance2->COB32 
			}, 
		}, 
		//FPGA4->PUF5 
		{ 
			 //FPGA4->PUF5->Instance1 
			{ 
				{0, 0, 0, 14}, 	 //FPGA4->PUF5->Instance1->COB1 
				{0, 14, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB2 
				{0, 0, 1, 0}, 	 //FPGA4->PUF5->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB8 
				{0, 35, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB13 
				{0, 1, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB14 
				{0, 34, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB15 
				{0, 0, 0, 1}, 	 //FPGA4->PUF5->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB19 
				{1, 1, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB23 
				{0, 1, 8, 0}, 	 //FPGA4->PUF5->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB25 
				{0, 0, 0, 13}, 	 //FPGA4->PUF5->Instance1->COB26 
				{0, 2, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance1->COB31 
				{0, 0, 1, 0}  	 //FPGA4->PUF5->Instance1->COB32 
			}, 
			 //FPGA4->PUF5->Instance2 
			{ 
				{13, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB2 
				{11, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB4 
				{0, 45, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB6 
				{0, 11, 3, 7}, 	 //FPGA4->PUF5->Instance2->COB7 
				{11, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB8 
				{11, 0, 7, 0}, 	 //FPGA4->PUF5->Instance2->COB9 
				{0, 11, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB10 
				{0, 0, 2, 0}, 	 //FPGA4->PUF5->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB15 
				{0, 10, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB19 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB20 
				{1, 0, 1, 41}, 	 //FPGA4->PUF5->Instance2->COB21 
				{1, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB22 
				{16, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB24 
				{0, 4, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB25 
				{0, 0, 0, 1}, 	 //FPGA4->PUF5->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB28 
				{0, 0, 0, 10}, 	 //FPGA4->PUF5->Instance2->COB29 
				{0, 25, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA4->PUF5->Instance2->COB31 
				{1, 0, 0, 0}  	 //FPGA4->PUF5->Instance2->COB32 
			}, 
		}, 
		//FPGA4->PUF6 
		{ 
			 //FPGA4->PUF6->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB1 
				{0, 11, 0, 37}, 	 //FPGA4->PUF6->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB4 
				{0, 0, 0, 1}, 	 //FPGA4->PUF6->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB7 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB8 
				{0, 6, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB21 
				{0, 0, 0, 28}, 	 //FPGA4->PUF6->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB23 
				{0, 0, 46, 0}, 	 //FPGA4->PUF6->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance1->COB29 
				{0, 0, 0, 7}, 	 //FPGA4->PUF6->Instance1->COB30 
				{0, 0, 21, 0}, 	 //FPGA4->PUF6->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA4->PUF6->Instance1->COB32 
			}, 
			 //FPGA4->PUF6->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB2 
				{0, 0, 38, 0}, 	 //FPGA4->PUF6->Instance2->COB3 
				{8, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB7 
				{9, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB9 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB11 
				{40, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB14 
				{0, 0, 4, 0}, 	 //FPGA4->PUF6->Instance2->COB15 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB17 
				{0, 0, 1, 0}, 	 //FPGA4->PUF6->Instance2->COB18 
				{0, 0, 20, 0}, 	 //FPGA4->PUF6->Instance2->COB19 
				{21, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB27 
				{0, 0, 1, 0}, 	 //FPGA4->PUF6->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB29 
				{0, 0, 0, 22}, 	 //FPGA4->PUF6->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA4->PUF6->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA4->PUF6->Instance2->COB32 
			}, 
		}, 
		//FPGA4->PUF7 
		{ 
			 //FPGA4->PUF7->Instance1 
			{ 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB1 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB2 
				{0, 1, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB3 
				{0, 0, 0, 2}, 	 //FPGA4->PUF7->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB7 
				{48, 37, 0, 6}, 	 //FPGA4->PUF7->Instance1->COB8 
				{0, 11, 0, 25}, 	 //FPGA4->PUF7->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB12 
				{0, 0, 0, 1}, 	 //FPGA4->PUF7->Instance1->COB13 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB16 
				{0, 2, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB18 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB19 
				{16, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB22 
				{1, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB23 
				{0, 0, 0, 21}, 	 //FPGA4->PUF7->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB25 
				{0, 12, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB27 
				{0, 0, 0, 5}, 	 //FPGA4->PUF7->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB29 
				{0, 3, 21, 24}, 	 //FPGA4->PUF7->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance1->COB31 
				{0, 0, 0, 0}  	 //FPGA4->PUF7->Instance1->COB32 
			}, 
			 //FPGA4->PUF7->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB2 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB5 
				{0, 0, 0, 8}, 	 //FPGA4->PUF7->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB7 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB8 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB9 
				{0, 2, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB11 
				{6, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB12 
				{0, 31, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB13 
				{1, 34, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB15 
				{1, 9, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB17 
				{1, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB18 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB19 
				{4, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB21 
				{0, 7, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB23 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB24 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB25 
				{0, 27, 0, 1}, 	 //FPGA4->PUF7->Instance2->COB26 
				{1, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB27 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB28 
				{0, 0, 1, 0}, 	 //FPGA4->PUF7->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB30 
				{0, 0, 0, 0}, 	 //FPGA4->PUF7->Instance2->COB31 
				{0, 0, 0, 20}  	 //FPGA4->PUF7->Instance2->COB32 
			}, 
		}, 
		//FPGA4->PUF8 
		{ 
			 //FPGA4->PUF8->Instance1 
			{ 
				{0, 0, 0, 41}, 	 //FPGA4->PUF8->Instance1->COB1 
				{10, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB2 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB3 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB4 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB7 
				{0, 1, 0, 1}, 	 //FPGA4->PUF8->Instance1->COB8 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB9 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB11 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB13 
				{0, 8, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB14 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB15 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB17 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB18 
				{0, 13, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB19 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB20 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB21 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB22 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB23 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB24 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB25 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB26 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB27 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB28 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB29 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB30 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance1->COB31 
				{0, 1, 0, 0}  	 //FPGA4->PUF8->Instance1->COB32 
			}, 
			 //FPGA4->PUF8->Instance2 
			{ 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB1 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB2 
				{0, 2, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB3 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB4 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB5 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB6 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB7 
				{0, 0, 0, 14}, 	 //FPGA4->PUF8->Instance2->COB8 
				{0, 0, 1, 0}, 	 //FPGA4->PUF8->Instance2->COB9 
				{0, 27, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB10 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB11 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB12 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB13 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB14 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB15 
				{0, 0, 0, 12}, 	 //FPGA4->PUF8->Instance2->COB16 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB17 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB18 
				{50, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB19 
				{10, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB20 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB21 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB22 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB23 
				{8, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB24 
				{0, 3, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB25 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB26 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB27 
				{0, 0, 0, 2}, 	 //FPGA4->PUF8->Instance2->COB28 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB29 
				{0, 0, 0, 0}, 	 //FPGA4->PUF8->Instance2->COB30 
				{0, 0, 0, 1}, 	 //FPGA4->PUF8->Instance2->COB31 
				{0, 0, 0, 0}  	 //FPGA4->PUF8->Instance2->COB32 
			}, 
		}, 
	}, 
}; 

