# Counting number of vertex covers by circle graph

### Summary:  
Design a hardware which supports the following features:  
1. Given the center and radius of a circle, count number of vertex (coordinate points) convered by it.
2. Range of axis x and axis y is within -7~7, vertex outside the 15x15 grid is not counted.

### Block Diagram:  
1. System block diagram:
<img src=https://github.com/timmy139710/Integrated-Circuit-Design/blob/master/pic/HW3_block.png alt="block" width=500 height=300>  
 
2. Example:  
<img src=https://github.com/timmy139710/Integrated-Circuit-Design/blob/master/pic/HW3_image1.png alt="tran" width=256 height=256>  

<img src=https://github.com/timmy139710/Integrated-Circuit-Design/blob/master/pic/HW3_image2.png alt="tran" width=256 height=256>  

3. Post-Synthesis Simulation Result:  
<img src=https://github.com/timmy139710/Integrated-Circuit-Design/blob/master/pic/HW3_sim.png alt="p1" width=256 height=256>

<p align="left">
<img src=https://github.com/timmy139710/Integrated-Circuit-Design/blob/master/pic/HW3_sim.png alt="p1" width=256 height=256>
<img src=https://github.com/timmy139710/CAD-VLSI-System-Design/blob/master/pic/final_3.png alt="p2" width=256 height=256>
</p>

<p class="left">
<img src=https://github.com/timmy139710/CAD-VLSI-System-Design/blob/master/pic/final_5.png alt="p3" width=256 height=256>
<img src=https://github.com/timmy139710/CAD-VLSI-System-Design/blob/master/pic/final_6.png alt="p4" width=256 height=256>  
</p>

### Layout:  
<img src=https://github.com/timmy139710/CAD-VLSI-System-Design/blob/master/pic/final_floorplan.png alt="block" width=500 height=500>  