set clock_constraint { \
    name clk \
    module accelerator \
    port ap_clk \
<<<<<<< HEAD
    period 30.303 \
    uncertainty 6 \
=======
    period 10 \
    uncertainty 2 \
>>>>>>> main
}

set all_path {}

set false_path {}

