verilog xil_defaultlib --include "../../../../Data_Splitter.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Data_Splitter.srcs/sources_1/bd/system/ipshared/6b56/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ipshared/a6af/src/axis_red_pitaya_adc.v" \
"../../../bd/system/ip/system_axis_red_pitaya_adc_0_0/sim/system_axis_red_pitaya_adc_0_0.v" \
"../../../bd/system/ip/system_signal_split_0_0/sim/system_signal_split_0_0.v" \
"../../../bd/system/ip/system_adc_smooth_mossbauer_0_0/sim/system_adc_smooth_mossbauer_0_0.v" \
"../../../bd/system/ip/system_slow_clock_generator_0_0/sim/system_slow_clock_generator_0_0.v" \
"../../../bd/system/ip/system_reset_0/sim/system_reset_0.v" \
"../../../bd/system/ip/system_xlslice_CH1_0/sim/system_xlslice_CH1_0.v" \
"../../../bd/system/ip/system_xlslice_CH2_0/sim/system_xlslice_CH2_0.v" \
"../../../bd/system/ip/system_data_concat_0/sim/system_data_concat_0.v" \
"../../../bd/system/ip/system_sign_0/sim/system_sign_0.v" \
"../../../bd/system/ip/system_xlslice_0_0/sim/system_xlslice_0_0.v" \
"../../../bd/system/ip/system_xlslice_1_0/sim/system_xlslice_1_0.v" \
"../../../bd/system/ip/system_high_threshold_0_0/sim/system_high_threshold_0_0.v" \
"../../../bd/system/ip/system_low_threshold_0_0/sim/system_low_threshold_0_0.v" \
"../../../bd/system/ip/system_rising32_0_0/sim/system_rising32_0_0.v" \
"../../../bd/system/ip/system_trigger_mossbauer_0_0/sim/system_trigger_mossbauer_0_0.v" \
"../../../bd/system/ip/system_trigger_mossbauer_0_1/sim/system_trigger_mossbauer_0_1.v" \
"../../../bd/system/ip/system_util_vector_logic_0_0/sim/system_util_vector_logic_0_0.v" \
"../../../bd/system/ip/system_util_vector_logic_0_1/sim/system_util_vector_logic_0_1.v" \
"../../../bd/system/ip/system_util_vector_logic_0_2/sim/system_util_vector_logic_0_2.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_xlconstant_0_0/sim/system_xlconstant_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_1/sim/system_xlconcat_0_1.v" \
"../../../bd/system/ip/system_xlslice_0_1/sim/system_xlslice_0_1.v" \
"../../../bd/system/ip/system_xlconstant_5_0/sim/system_xlconstant_5_0.v" \
"../../../bd/system/ip/system_xlconcat_1_0/sim/system_xlconcat_1_0.v" \
"../../../bd/system/ip/system_bessel_filter_0_0/sim/system_bessel_filter_0_0.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
