$date
	Wed Sep 19 00:04:37 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! f3 $end
$var wire 1 " f2 $end
$var wire 1 # f1 $end
$var reg 4 $ a [3:0] $end
$var reg 4 % b [3:0] $end
$scope module c $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var reg 1 # aeqb $end
$var reg 1 " agtb $end
$var reg 1 ! altb $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
b0 &
b1 %
b0 $
0#
0"
1!
$end
#5
1"
0!
b101 $
b101 &
#10
1"
b1010 $
b1010 &
#15
1"
b1111 $
b1111 &
#20
1"
b100 $
b100 &
#25
1"
b1001 $
b1001 &
#30
1"
b1110 $
b1110 &
#35
1"
b11 $
b11 &
#40
1"
b1000 $
b1000 &
#45
1!
0"
b1001 %
b1001 '
