

================================================================
== Vivado HLS Report for 'multiply_block'
================================================================
* Date:           Sat Feb 15 15:29:15 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        block_matrix
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- i_loop            |    ?|    ?|         ?|          -|          -|     4|    no    |
        | + j_loop           |    ?|    ?|         ?|          -|          -|     4|    no    |
        |  ++ k_loop         |    ?|    ?|         ?|          -|          -|     4|    no    |
        |   +++ ii_loop      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |    ++++ jj_loop    |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |     +++++ kk_loop  |    ?|    ?|        12|          -|          -|     ?|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %mA) nounwind, !map !13"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %mB) nounwind, !map !19"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([256 x float]* %mC) nounwind, !map !23"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @multiply_block_str) nounwind"   --->   Operation 22 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.76ns)   --->   "br label %1" [src/BMM_fonctions.c:14]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ii = phi i5 [ 0, %0 ], [ %i, %i_loop_end ]"   --->   Operation 24 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %ii to i32" [src/BMM_fonctions.c:14]   --->   Operation 25 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %ii, i32 4)" [src/BMM_fonctions.c:14]   --->   Operation 26 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %8, label %i_loop_begin" [src/BMM_fonctions.c:14]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str) nounwind" [src/BMM_fonctions.c:14]   --->   Operation 29 'specloopname' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str) nounwind" [src/BMM_fonctions.c:14]   --->   Operation 30 'specregionbegin' 'tmp_2' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.78ns)   --->   "%i = add i5 %ii, 4" [src/BMM_fonctions.c:19]   --->   Operation 31 'add' 'i' <Predicate = (!tmp_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %i to i32" [src/BMM_fonctions.c:19]   --->   Operation 32 'zext' 'zext_ln19' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %2" [src/BMM_fonctions.c:15]   --->   Operation 33 'br' <Predicate = (!tmp_7)> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [src/BMM_fonctions.c:29]   --->   Operation 34 'ret' <Predicate = (tmp_7)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%jj = phi i5 [ 0, %i_loop_begin ], [ %j, %j_loop_end ]"   --->   Operation 35 'phi' 'jj' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i5 %jj to i32" [src/BMM_fonctions.c:15]   --->   Operation 36 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %jj, i32 4)" [src/BMM_fonctions.c:15]   --->   Operation 37 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 38 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %tmp_8, label %i_loop_end, label %j_loop_begin" [src/BMM_fonctions.c:15]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind" [src/BMM_fonctions.c:15]   --->   Operation 40 'specloopname' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1) nounwind" [src/BMM_fonctions.c:15]   --->   Operation 41 'specregionbegin' 'tmp_3' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.78ns)   --->   "%j = add i5 %jj, 4" [src/BMM_fonctions.c:20]   --->   Operation 42 'add' 'j' <Predicate = (!tmp_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %j to i32" [src/BMM_fonctions.c:20]   --->   Operation 43 'zext' 'zext_ln20' <Predicate = (!tmp_8)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.76ns)   --->   "br label %3" [src/BMM_fonctions.c:16]   --->   Operation 44 'br' <Predicate = (!tmp_8)> <Delay = 1.76>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str, i32 %tmp_2) nounwind" [src/BMM_fonctions.c:28]   --->   Operation 45 'specregionend' 'empty_8' <Predicate = (tmp_8)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %1" [src/BMM_fonctions.c:14]   --->   Operation 46 'br' <Predicate = (tmp_8)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%kk = phi i5 [ 0, %j_loop_begin ], [ %k, %k_loop_end ]"   --->   Operation 47 'phi' 'kk' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i5 %kk to i32" [src/BMM_fonctions.c:16]   --->   Operation 48 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %kk, i32 4)" [src/BMM_fonctions.c:16]   --->   Operation 49 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 50 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %j_loop_end, label %k_loop_begin" [src/BMM_fonctions.c:16]   --->   Operation 51 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [src/BMM_fonctions.c:16]   --->   Operation 52 'specloopname' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str2) nounwind" [src/BMM_fonctions.c:16]   --->   Operation 53 'specregionbegin' 'tmp_4' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.78ns)   --->   "%k = add i5 %kk, 4" [src/BMM_fonctions.c:21]   --->   Operation 54 'add' 'k' <Predicate = (!tmp_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i5 %k to i32" [src/BMM_fonctions.c:21]   --->   Operation 55 'zext' 'zext_ln21' <Predicate = (!tmp_9)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %4" [src/BMM_fonctions.c:19]   --->   Operation 56 'br' <Predicate = (!tmp_9)> <Delay = 1.76>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_3) nounwind" [src/BMM_fonctions.c:27]   --->   Operation 57 'specregionend' 'empty_7' <Predicate = (tmp_9)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [src/BMM_fonctions.c:15]   --->   Operation 58 'br' <Predicate = (tmp_9)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.47>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%ii_0 = phi i32 [ %zext_ln14, %k_loop_begin ], [ %ii_1, %ii_loop_end ]"   --->   Operation 59 'phi' 'ii_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (2.47ns)   --->   "%icmp_ln19 = icmp slt i32 %ii_0, %zext_ln19" [src/BMM_fonctions.c:19]   --->   Operation 60 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %ii_loop_begin, label %k_loop_end" [src/BMM_fonctions.c:19]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str3) nounwind" [src/BMM_fonctions.c:19]   --->   Operation 62 'specloopname' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str3) nounwind" [src/BMM_fonctions.c:19]   --->   Operation 63 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %ii_0 to i6" [src/BMM_fonctions.c:20]   --->   Operation 64 'trunc' 'trunc_ln20' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln22_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln20, i4 0)" [src/BMM_fonctions.c:20]   --->   Operation 65 'bitconcatenate' 'sext_ln22_cast' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.76ns)   --->   "br label %5" [src/BMM_fonctions.c:20]   --->   Operation 66 'br' <Predicate = (icmp_ln19)> <Delay = 1.76>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str2, i32 %tmp_4) nounwind" [src/BMM_fonctions.c:26]   --->   Operation 67 'specregionend' 'empty_6' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %3" [src/BMM_fonctions.c:16]   --->   Operation 68 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%jj_0 = phi i32 [ %zext_ln15, %ii_loop_begin ], [ %jj_1, %jj_loop_end ]"   --->   Operation 69 'phi' 'jj_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.47ns)   --->   "%icmp_ln20 = icmp slt i32 %jj_0, %zext_ln20" [src/BMM_fonctions.c:20]   --->   Operation 70 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln20, label %jj_loop_begin, label %ii_loop_end" [src/BMM_fonctions.c:20]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [src/BMM_fonctions.c:20]   --->   Operation 72 'specloopname' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4) nounwind" [src/BMM_fonctions.c:20]   --->   Operation 73 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i32 %jj_0 to i10" [src/BMM_fonctions.c:22]   --->   Operation 74 'trunc' 'trunc_ln22' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (1.73ns)   --->   "%add_ln22 = add i10 %sext_ln22_cast, %trunc_ln22" [src/BMM_fonctions.c:22]   --->   Operation 75 'add' 'add_ln22' <Predicate = (icmp_ln20)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i10 %add_ln22 to i64" [src/BMM_fonctions.c:22]   --->   Operation 76 'sext' 'sext_ln22' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%mC_addr = getelementptr [256 x float]* %mC, i64 0, i64 %sext_ln22" [src/BMM_fonctions.c:22]   --->   Operation 77 'getelementptr' 'mC_addr' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.76ns)   --->   "br label %6" [src/BMM_fonctions.c:21]   --->   Operation 78 'br' <Predicate = (icmp_ln20)> <Delay = 1.76>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str3, i32 %tmp_5) nounwind" [src/BMM_fonctions.c:25]   --->   Operation 79 'specregionend' 'empty_5' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.55ns)   --->   "%ii_1 = add nsw i32 %ii_0, 1" [src/BMM_fonctions.c:19]   --->   Operation 80 'add' 'ii_1' <Predicate = (!icmp_ln20)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br label %4" [src/BMM_fonctions.c:19]   --->   Operation 81 'br' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.98>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%kk_0 = phi i32 [ %zext_ln16, %jj_loop_begin ], [ %kk_1, %7 ]"   --->   Operation 82 'phi' 'kk_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (2.47ns)   --->   "%icmp_ln21 = icmp slt i32 %kk_0, %zext_ln21" [src/BMM_fonctions.c:21]   --->   Operation 83 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %7, label %jj_loop_end" [src/BMM_fonctions.c:21]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = trunc i32 %kk_0 to i10" [src/BMM_fonctions.c:22]   --->   Operation 85 'trunc' 'trunc_ln22_1' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.73ns)   --->   "%add_ln22_1 = add i10 %sext_ln22_cast, %trunc_ln22_1" [src/BMM_fonctions.c:22]   --->   Operation 86 'add' 'add_ln22_1' <Predicate = (icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i10 %add_ln22_1 to i64" [src/BMM_fonctions.c:22]   --->   Operation 87 'sext' 'sext_ln22_1' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%mA_addr = getelementptr [256 x float]* %mA, i64 0, i64 %sext_ln22_1" [src/BMM_fonctions.c:22]   --->   Operation 88 'getelementptr' 'mA_addr' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln22_2 = trunc i32 %kk_0 to i6" [src/BMM_fonctions.c:22]   --->   Operation 89 'trunc' 'trunc_ln22_2' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln22_3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %trunc_ln22_2, i4 0)" [src/BMM_fonctions.c:22]   --->   Operation 90 'bitconcatenate' 'sext_ln22_3_cast' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (1.73ns)   --->   "%add_ln22_2 = add i10 %sext_ln22_3_cast, %trunc_ln22" [src/BMM_fonctions.c:22]   --->   Operation 91 'add' 'add_ln22_2' <Predicate = (icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln22_2 = sext i10 %add_ln22_2 to i64" [src/BMM_fonctions.c:22]   --->   Operation 92 'sext' 'sext_ln22_2' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%mB_addr = getelementptr [256 x float]* %mB, i64 0, i64 %sext_ln22_2" [src/BMM_fonctions.c:22]   --->   Operation 93 'getelementptr' 'mB_addr' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (3.25ns)   --->   "%mA_load = load float* %mA_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 94 'load' 'mA_load' <Predicate = (icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 95 [2/2] (3.25ns)   --->   "%mB_load = load float* %mB_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 95 'load' 'mB_load' <Predicate = (icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 96 [1/1] (2.55ns)   --->   "%kk_1 = add nsw i32 1, %kk_0" [src/BMM_fonctions.c:21]   --->   Operation 96 'add' 'kk_1' <Predicate = (icmp_ln21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp_6) nounwind" [src/BMM_fonctions.c:24]   --->   Operation 97 'specregionend' 'empty_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (2.55ns)   --->   "%jj_1 = add nsw i32 %jj_0, 1" [src/BMM_fonctions.c:20]   --->   Operation 98 'add' 'jj_1' <Predicate = (!icmp_ln21)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "br label %5" [src/BMM_fonctions.c:20]   --->   Operation 99 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 100 [1/2] (3.25ns)   --->   "%mA_load = load float* %mA_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 100 'load' 'mA_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_8 : Operation 101 [1/2] (3.25ns)   --->   "%mB_load = load float* %mB_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 101 'load' 'mB_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 102 [4/4] (5.70ns)   --->   "%tmp = fmul float %mA_load, %mB_load" [src/BMM_fonctions.c:22]   --->   Operation 102 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 103 [3/4] (5.70ns)   --->   "%tmp = fmul float %mA_load, %mB_load" [src/BMM_fonctions.c:22]   --->   Operation 103 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 104 [2/4] (5.70ns)   --->   "%tmp = fmul float %mA_load, %mB_load" [src/BMM_fonctions.c:22]   --->   Operation 104 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [2/2] (3.25ns)   --->   "%mC_load = load float* %mC_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 105 'load' 'mC_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 106 [1/4] (5.70ns)   --->   "%tmp = fmul float %mA_load, %mB_load" [src/BMM_fonctions.c:22]   --->   Operation 106 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/2] (3.25ns)   --->   "%mC_load = load float* %mC_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 107 'load' 'mC_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 108 [5/5] (7.25ns)   --->   "%tmp_1 = fadd float %mC_load, %tmp" [src/BMM_fonctions.c:22]   --->   Operation 108 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 109 [4/5] (7.25ns)   --->   "%tmp_1 = fadd float %mC_load, %tmp" [src/BMM_fonctions.c:22]   --->   Operation 109 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 110 [3/5] (7.25ns)   --->   "%tmp_1 = fadd float %mC_load, %tmp" [src/BMM_fonctions.c:22]   --->   Operation 110 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 111 [2/5] (7.25ns)   --->   "%tmp_1 = fadd float %mC_load, %tmp" [src/BMM_fonctions.c:22]   --->   Operation 111 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 112 [1/5] (7.25ns)   --->   "%tmp_1 = fadd float %mC_load, %tmp" [src/BMM_fonctions.c:22]   --->   Operation 112 'fadd' 'tmp_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.25>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str5) nounwind" [src/BMM_fonctions.c:21]   --->   Operation 113 'specloopname' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (3.25ns)   --->   "store float %tmp_1, float* %mC_addr, align 4" [src/BMM_fonctions.c:22]   --->   Operation 114 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "br label %6" [src/BMM_fonctions.c:21]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', src/BMM_fonctions.c:19) [10]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', src/BMM_fonctions.c:19) [10]  (0 ns)
	'add' operation ('i', src/BMM_fonctions.c:19) [18]  (1.78 ns)

 <State 3>: 1.78ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/BMM_fonctions.c:20) [22]  (0 ns)
	'add' operation ('j', src/BMM_fonctions.c:20) [30]  (1.78 ns)

 <State 4>: 1.78ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', src/BMM_fonctions.c:21) [34]  (0 ns)
	'add' operation ('k', src/BMM_fonctions.c:21) [42]  (1.78 ns)

 <State 5>: 2.47ns
The critical path consists of the following:
	'phi' operation ('ii') with incoming values : ('zext_ln14', src/BMM_fonctions.c:14) ('ii', src/BMM_fonctions.c:19) [46]  (0 ns)
	'icmp' operation ('icmp_ln19', src/BMM_fonctions.c:19) [47]  (2.47 ns)

 <State 6>: 2.55ns
The critical path consists of the following:
	'add' operation ('ii', src/BMM_fonctions.c:19) [96]  (2.55 ns)

 <State 7>: 4.98ns
The critical path consists of the following:
	'phi' operation ('kk') with incoming values : ('zext_ln16', src/BMM_fonctions.c:16) ('kk', src/BMM_fonctions.c:21) [68]  (0 ns)
	'add' operation ('add_ln22_1', src/BMM_fonctions.c:22) [74]  (1.73 ns)
	'getelementptr' operation ('mA_addr', src/BMM_fonctions.c:22) [76]  (0 ns)
	'load' operation ('mA_load', src/BMM_fonctions.c:22) on array 'mA' [82]  (3.25 ns)

 <State 8>: 3.25ns
The critical path consists of the following:
	'load' operation ('mA_load', src/BMM_fonctions.c:22) on array 'mA' [82]  (3.25 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', src/BMM_fonctions.c:22) [84]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', src/BMM_fonctions.c:22) [84]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', src/BMM_fonctions.c:22) [84]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp', src/BMM_fonctions.c:22) [84]  (5.7 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', src/BMM_fonctions.c:22) [86]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', src/BMM_fonctions.c:22) [86]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', src/BMM_fonctions.c:22) [86]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', src/BMM_fonctions.c:22) [86]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_1', src/BMM_fonctions.c:22) [86]  (7.26 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln22', src/BMM_fonctions.c:22) of variable 'tmp_1', src/BMM_fonctions.c:22 on array 'mC' [87]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
