[2025-09-17 09:29:51] START suite=qualcomm_srv trace=srv512_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv512_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2600815 heartbeat IPC: 3.845 cumulative IPC: 3.845 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5021717 heartbeat IPC: 4.131 cumulative IPC: 3.983 (Simulation time: 00 hr 01 min 18 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5021717 cumulative IPC: 3.983 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5021717 cumulative IPC: 3.983 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14073516 heartbeat IPC: 1.105 cumulative IPC: 1.105 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 23053331 heartbeat IPC: 1.114 cumulative IPC: 1.109 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 32048906 heartbeat IPC: 1.112 cumulative IPC: 1.11 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 40961393 heartbeat IPC: 1.122 cumulative IPC: 1.113 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000016 cycles: 49961640 heartbeat IPC: 1.111 cumulative IPC: 1.113 (Simulation time: 00 hr 07 min 16 sec)
Heartbeat CPU 0 instructions: 80000019 cycles: 58779876 heartbeat IPC: 1.134 cumulative IPC: 1.116 (Simulation time: 00 hr 08 min 24 sec)
Heartbeat CPU 0 instructions: 90000023 cycles: 67777696 heartbeat IPC: 1.111 cumulative IPC: 1.115 (Simulation time: 00 hr 09 min 36 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 76613358 heartbeat IPC: 1.132 cumulative IPC: 1.117 (Simulation time: 00 hr 10 min 47 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv512_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000026 cycles: 85519274 heartbeat IPC: 1.123 cumulative IPC: 1.118 (Simulation time: 00 hr 12 min 00 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 89427054 cumulative IPC: 1.118 (Simulation time: 00 hr 13 min 10 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 89427054 cumulative IPC: 1.118 (Simulation time: 00 hr 13 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv512_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.118 instructions: 100000000 cycles: 89427054
CPU 0 Branch Prediction Accuracy: 90.97% MPKI: 15.89 Average ROB Occupancy at Mispredict: 26.43
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3814
BRANCH_INDIRECT: 0.4179
BRANCH_CONDITIONAL: 12.96
BRANCH_DIRECT_CALL: 0.9182
BRANCH_INDIRECT_CALL: 0.6014
BRANCH_RETURN: 0.6151


====Backend Stall Breakdown====
ROB_STALL: 57749
LQ_STALL: 0
SQ_STALL: 486660


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 111.36364
REPLAY_LOAD: 60.61702
NON_REPLAY_LOAD: 12.293016

== Total ==
ADDR_TRANS: 3675
REPLAY_LOAD: 2849
NON_REPLAY_LOAD: 51225

== Counts ==
ADDR_TRANS: 33
REPLAY_LOAD: 47
NON_REPLAY_LOAD: 4167

cpu0->cpu0_STLB TOTAL        ACCESS:    1866789 HIT:    1862871 MISS:       3918 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1866789 HIT:    1862871 MISS:       3918 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 219.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8331258 HIT:    7248224 MISS:    1083034 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    6777933 HIT:    5912034 MISS:     865899 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     554531 HIT:     372797 MISS:     181734 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     991602 HIT:     962754 MISS:      28848 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7192 HIT:        639 MISS:       6553 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.67 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14986994 HIT:    8006773 MISS:    6980221 MSHR_MERGE:    1663792
cpu0->cpu0_L1I LOAD         ACCESS:   14986994 HIT:    8006773 MISS:    6980221 MSHR_MERGE:    1663792
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.69 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30405998 HIT:   26875470 MISS:    3530528 MSHR_MERGE:    1507298
cpu0->cpu0_L1D LOAD         ACCESS:   17083226 HIT:   15238554 MISS:    1844672 MSHR_MERGE:     383168
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13314765 HIT:   11636197 MISS:    1678568 MSHR_MERGE:    1124034
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8007 HIT:        719 MISS:       7288 MSHR_MERGE:         96
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.23 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12445841 HIT:   10538015 MISS:    1907826 MSHR_MERGE:     957797
cpu0->cpu0_ITLB LOAD         ACCESS:   12445841 HIT:   10538015 MISS:    1907826 MSHR_MERGE:     957797
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.072 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28821619 HIT:   27589985 MISS:    1231634 MSHR_MERGE:     314874
cpu0->cpu0_DTLB LOAD         ACCESS:   28821619 HIT:   27589985 MISS:    1231634 MSHR_MERGE:     314874
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.865 cycles
cpu0->LLC TOTAL        ACCESS:    1330566 HIT:    1283884 MISS:      46682 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     865888 HIT:     848947 MISS:      16941 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     181733 HIT:     155822 MISS:      25911 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     276392 HIT:     276303 MISS:         89 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       6553 HIT:       2812 MISS:       3741 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3364
  ROW_BUFFER_MISS:      43229
  AVG DBUS CONGESTED CYCLE: 3.426
Channel 0 WQ ROW_BUFFER_HIT:        676
  ROW_BUFFER_MISS:      16753
  FULL:          0
Channel 0 REFRESHES ISSUED:       7452

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       519710       438594        79906         2197
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          116          349          211
  STLB miss resolved @ L2C                0           64          165          279           84
  STLB miss resolved @ LLC                0           79          245         1573          623
  STLB miss resolved @ MEM                0            1          301         2145         2008

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             161814        50002      1274613       130584          256
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0           42          123           26
  STLB miss resolved @ L2C                0           64           31          100            2
  STLB miss resolved @ LLC                0           43          116          294           40
  STLB miss resolved @ MEM                0            1           58          167          113
[2025-09-17 09:43:01] END   suite=qualcomm_srv trace=srv512_ap (rc=0)
