/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [18:0] celloutsig_0_0z;
  wire [11:0] celloutsig_0_10z;
  reg [6:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  reg [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [17:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  reg [18:0] celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [16:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = !(celloutsig_0_18z[2] ? celloutsig_0_15z[0] : celloutsig_0_17z[2]);
  assign celloutsig_0_2z = !(in_data[18] ? celloutsig_0_1z : celloutsig_0_0z[16]);
  assign celloutsig_1_18z = ~(celloutsig_1_10z[1] ^ celloutsig_1_4z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[10] ^ in_data[21]);
  assign celloutsig_0_21z = { celloutsig_0_14z[13:0], celloutsig_0_18z, celloutsig_0_4z } & { celloutsig_0_11z[4:1], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_7z };
  assign celloutsig_0_10z = { celloutsig_0_9z[8:7], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_6z } / { 1'h1, celloutsig_0_0z[9:0], celloutsig_0_4z };
  assign celloutsig_0_45z = celloutsig_0_19z[7:5] == { celloutsig_0_26z[17], celloutsig_0_1z, celloutsig_0_16z };
  assign celloutsig_0_3z = { in_data[25:24], celloutsig_0_2z } === in_data[16:14];
  assign celloutsig_1_9z = celloutsig_1_5z[16:13] === { celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_0z = in_data[110:105] >= in_data[170:165];
  assign celloutsig_0_4z = celloutsig_0_0z[8:5] >= { in_data[39], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_7z = { celloutsig_1_5z[14:4], celloutsig_1_6z, celloutsig_1_3z } < { celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_3z = { in_data[159:156], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, in_data[103:99] };
  assign celloutsig_1_11z = { celloutsig_1_5z[13:9], celloutsig_1_0z } % { 1'h1, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_14z = { celloutsig_0_0z[8], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_3z } % { 1'h1, celloutsig_0_0z[13:1], celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_10z[7:4] % { 1'h1, celloutsig_0_14z[3:1] };
  assign celloutsig_1_5z = { celloutsig_1_3z[4:0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z } * { in_data[130:129], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_7z = { in_data[76:74], celloutsig_0_5z } != in_data[11:8];
  assign celloutsig_1_8z = celloutsig_1_6z & celloutsig_1_1z;
  assign celloutsig_0_5z = celloutsig_0_4z & celloutsig_0_2z;
  assign celloutsig_0_13z = celloutsig_0_6z[4] & celloutsig_0_4z;
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[186:181] };
  assign celloutsig_1_4z = | in_data[156:154];
  assign celloutsig_1_6z = | { celloutsig_1_0z, in_data[186:181], in_data[154:142] };
  assign celloutsig_1_13z = | { celloutsig_1_11z[4:0], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_0z, in_data[186:181] };
  assign celloutsig_0_44z = { celloutsig_0_21z[15:2], celloutsig_0_23z } >> { celloutsig_0_14z[12:4], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_17z };
  assign celloutsig_1_10z = { in_data[128], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z } >> { celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_9z };
  assign celloutsig_1_19z = celloutsig_1_3z >> { celloutsig_1_3z[4:1], celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_0z[10:7], celloutsig_0_3z } >> { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_20z = celloutsig_0_10z[9:5] >> celloutsig_0_11z[5:1];
  assign celloutsig_0_9z = { in_data[11:0], celloutsig_0_7z } ~^ { celloutsig_0_0z[7:4], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_0z[14:12] ^ celloutsig_0_17z[3:1];
  assign celloutsig_0_19z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_5z } ^ in_data[64:54];
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 19'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_0z = in_data[19:1];
  always_latch
    if (clkin_data[64]) celloutsig_0_11z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_11z = { celloutsig_0_9z[4:0], celloutsig_0_5z, celloutsig_0_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_15z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_10z[11:4], celloutsig_0_4z };
  always_latch
    if (clkin_data[64]) celloutsig_0_26z = 19'h00000;
    else if (celloutsig_1_19z[0]) celloutsig_0_26z = { celloutsig_0_20z[3:2], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_16z = ~((celloutsig_0_5z & celloutsig_0_10z[10]) | (celloutsig_0_11z[3] & celloutsig_0_14z[3]));
  assign { out_data[128], out_data[101:96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
