
can_driver_I2C.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002430  08000130  08000130  00001130  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  08002560  08002560  00003560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080025a4  080025a4  0000405c  2**0
                  CONTENTS
  4 .ARM          00000000  080025a4  080025a4  0000405c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080025a4  080025a4  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080025a4  080025a4  000035a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080025a8  080025a8  000035a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  080025ac  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001dc  2000005c  08002608  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000238  08002608  00004238  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002208  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000ac3  00000000  00000000  0000628d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000238  00000000  00000000  00006d50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000189  00000000  00000000  00006f88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000023f6  00000000  00000000  00007111  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000384d  00000000  00000000  00009507  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005a511  00000000  00000000  0000cd54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00067265  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000f70  00000000  00000000  000672a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  00068218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000130 <__do_global_dtors_aux>:
 8000130:	b510      	push	{r4, lr}
 8000132:	4c05      	ldr	r4, [pc, #20]	@ (8000148 <__do_global_dtors_aux+0x18>)
 8000134:	7823      	ldrb	r3, [r4, #0]
 8000136:	b933      	cbnz	r3, 8000146 <__do_global_dtors_aux+0x16>
 8000138:	4b04      	ldr	r3, [pc, #16]	@ (800014c <__do_global_dtors_aux+0x1c>)
 800013a:	b113      	cbz	r3, 8000142 <__do_global_dtors_aux+0x12>
 800013c:	4804      	ldr	r0, [pc, #16]	@ (8000150 <__do_global_dtors_aux+0x20>)
 800013e:	f3af 8000 	nop.w
 8000142:	2301      	movs	r3, #1
 8000144:	7023      	strb	r3, [r4, #0]
 8000146:	bd10      	pop	{r4, pc}
 8000148:	2000005c 	.word	0x2000005c
 800014c:	00000000 	.word	0x00000000
 8000150:	08002548 	.word	0x08002548

08000154 <frame_dummy>:
 8000154:	b508      	push	{r3, lr}
 8000156:	4b03      	ldr	r3, [pc, #12]	@ (8000164 <frame_dummy+0x10>)
 8000158:	b11b      	cbz	r3, 8000162 <frame_dummy+0xe>
 800015a:	4903      	ldr	r1, [pc, #12]	@ (8000168 <frame_dummy+0x14>)
 800015c:	4803      	ldr	r0, [pc, #12]	@ (800016c <frame_dummy+0x18>)
 800015e:	f3af 8000 	nop.w
 8000162:	bd08      	pop	{r3, pc}
 8000164:	00000000 	.word	0x00000000
 8000168:	20000060 	.word	0x20000060
 800016c:	08002548 	.word	0x08002548

08000170 <__aeabi_dmul>:
 8000170:	b570      	push	{r4, r5, r6, lr}
 8000172:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000176:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800017a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800017e:	bf1d      	ittte	ne
 8000180:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000184:	ea94 0f0c 	teqne	r4, ip
 8000188:	ea95 0f0c 	teqne	r5, ip
 800018c:	f000 f8de 	bleq	800034c <__aeabi_dmul+0x1dc>
 8000190:	442c      	add	r4, r5
 8000192:	ea81 0603 	eor.w	r6, r1, r3
 8000196:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800019a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800019e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001a2:	bf18      	it	ne
 80001a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80001a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80001ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80001b0:	d038      	beq.n	8000224 <__aeabi_dmul+0xb4>
 80001b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001b6:	f04f 0500 	mov.w	r5, #0
 80001ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001c6:	f04f 0600 	mov.w	r6, #0
 80001ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001ce:	f09c 0f00 	teq	ip, #0
 80001d2:	bf18      	it	ne
 80001d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001e4:	d204      	bcs.n	80001f0 <__aeabi_dmul+0x80>
 80001e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001ea:	416d      	adcs	r5, r5
 80001ec:	eb46 0606 	adc.w	r6, r6, r6
 80001f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000200:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000204:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000208:	bf88      	it	hi
 800020a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800020e:	d81e      	bhi.n	800024e <__aeabi_dmul+0xde>
 8000210:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000214:	bf08      	it	eq
 8000216:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800021a:	f150 0000 	adcs.w	r0, r0, #0
 800021e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000222:	bd70      	pop	{r4, r5, r6, pc}
 8000224:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000228:	ea46 0101 	orr.w	r1, r6, r1
 800022c:	ea40 0002 	orr.w	r0, r0, r2
 8000230:	ea81 0103 	eor.w	r1, r1, r3
 8000234:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000238:	bfc2      	ittt	gt
 800023a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800023e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000242:	bd70      	popgt	{r4, r5, r6, pc}
 8000244:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000248:	f04f 0e00 	mov.w	lr, #0
 800024c:	3c01      	subs	r4, #1
 800024e:	f300 80ab 	bgt.w	80003a8 <__aeabi_dmul+0x238>
 8000252:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000256:	bfde      	ittt	le
 8000258:	2000      	movle	r0, #0
 800025a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800025e:	bd70      	pople	{r4, r5, r6, pc}
 8000260:	f1c4 0400 	rsb	r4, r4, #0
 8000264:	3c20      	subs	r4, #32
 8000266:	da35      	bge.n	80002d4 <__aeabi_dmul+0x164>
 8000268:	340c      	adds	r4, #12
 800026a:	dc1b      	bgt.n	80002a4 <__aeabi_dmul+0x134>
 800026c:	f104 0414 	add.w	r4, r4, #20
 8000270:	f1c4 0520 	rsb	r5, r4, #32
 8000274:	fa00 f305 	lsl.w	r3, r0, r5
 8000278:	fa20 f004 	lsr.w	r0, r0, r4
 800027c:	fa01 f205 	lsl.w	r2, r1, r5
 8000280:	ea40 0002 	orr.w	r0, r0, r2
 8000284:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000288:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800028c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000290:	fa21 f604 	lsr.w	r6, r1, r4
 8000294:	eb42 0106 	adc.w	r1, r2, r6
 8000298:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800029c:	bf08      	it	eq
 800029e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002a2:	bd70      	pop	{r4, r5, r6, pc}
 80002a4:	f1c4 040c 	rsb	r4, r4, #12
 80002a8:	f1c4 0520 	rsb	r5, r4, #32
 80002ac:	fa00 f304 	lsl.w	r3, r0, r4
 80002b0:	fa20 f005 	lsr.w	r0, r0, r5
 80002b4:	fa01 f204 	lsl.w	r2, r1, r4
 80002b8:	ea40 0002 	orr.w	r0, r0, r2
 80002bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002cc:	bf08      	it	eq
 80002ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002d2:	bd70      	pop	{r4, r5, r6, pc}
 80002d4:	f1c4 0520 	rsb	r5, r4, #32
 80002d8:	fa00 f205 	lsl.w	r2, r0, r5
 80002dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002e0:	fa20 f304 	lsr.w	r3, r0, r4
 80002e4:	fa01 f205 	lsl.w	r2, r1, r5
 80002e8:	ea43 0302 	orr.w	r3, r3, r2
 80002ec:	fa21 f004 	lsr.w	r0, r1, r4
 80002f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	fa21 f204 	lsr.w	r2, r1, r4
 80002f8:	ea20 0002 	bic.w	r0, r0, r2
 80002fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000304:	bf08      	it	eq
 8000306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800030a:	bd70      	pop	{r4, r5, r6, pc}
 800030c:	f094 0f00 	teq	r4, #0
 8000310:	d10f      	bne.n	8000332 <__aeabi_dmul+0x1c2>
 8000312:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000316:	0040      	lsls	r0, r0, #1
 8000318:	eb41 0101 	adc.w	r1, r1, r1
 800031c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000320:	bf08      	it	eq
 8000322:	3c01      	subeq	r4, #1
 8000324:	d0f7      	beq.n	8000316 <__aeabi_dmul+0x1a6>
 8000326:	ea41 0106 	orr.w	r1, r1, r6
 800032a:	f095 0f00 	teq	r5, #0
 800032e:	bf18      	it	ne
 8000330:	4770      	bxne	lr
 8000332:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000336:	0052      	lsls	r2, r2, #1
 8000338:	eb43 0303 	adc.w	r3, r3, r3
 800033c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000340:	bf08      	it	eq
 8000342:	3d01      	subeq	r5, #1
 8000344:	d0f7      	beq.n	8000336 <__aeabi_dmul+0x1c6>
 8000346:	ea43 0306 	orr.w	r3, r3, r6
 800034a:	4770      	bx	lr
 800034c:	ea94 0f0c 	teq	r4, ip
 8000350:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000354:	bf18      	it	ne
 8000356:	ea95 0f0c 	teqne	r5, ip
 800035a:	d00c      	beq.n	8000376 <__aeabi_dmul+0x206>
 800035c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000360:	bf18      	it	ne
 8000362:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000366:	d1d1      	bne.n	800030c <__aeabi_dmul+0x19c>
 8000368:	ea81 0103 	eor.w	r1, r1, r3
 800036c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000370:	f04f 0000 	mov.w	r0, #0
 8000374:	bd70      	pop	{r4, r5, r6, pc}
 8000376:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800037a:	bf06      	itte	eq
 800037c:	4610      	moveq	r0, r2
 800037e:	4619      	moveq	r1, r3
 8000380:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000384:	d019      	beq.n	80003ba <__aeabi_dmul+0x24a>
 8000386:	ea94 0f0c 	teq	r4, ip
 800038a:	d102      	bne.n	8000392 <__aeabi_dmul+0x222>
 800038c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000390:	d113      	bne.n	80003ba <__aeabi_dmul+0x24a>
 8000392:	ea95 0f0c 	teq	r5, ip
 8000396:	d105      	bne.n	80003a4 <__aeabi_dmul+0x234>
 8000398:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800039c:	bf1c      	itt	ne
 800039e:	4610      	movne	r0, r2
 80003a0:	4619      	movne	r1, r3
 80003a2:	d10a      	bne.n	80003ba <__aeabi_dmul+0x24a>
 80003a4:	ea81 0103 	eor.w	r1, r1, r3
 80003a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd70      	pop	{r4, r5, r6, pc}
 80003ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003c2:	bd70      	pop	{r4, r5, r6, pc}

080003c4 <__aeabi_drsub>:
 80003c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003c8:	e002      	b.n	80003d0 <__adddf3>
 80003ca:	bf00      	nop

080003cc <__aeabi_dsub>:
 80003cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003d0 <__adddf3>:
 80003d0:	b530      	push	{r4, r5, lr}
 80003d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003da:	ea94 0f05 	teq	r4, r5
 80003de:	bf08      	it	eq
 80003e0:	ea90 0f02 	teqeq	r0, r2
 80003e4:	bf1f      	itttt	ne
 80003e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f6:	f000 80e2 	beq.w	80005be <__adddf3+0x1ee>
 80003fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000402:	bfb8      	it	lt
 8000404:	426d      	neglt	r5, r5
 8000406:	dd0c      	ble.n	8000422 <__adddf3+0x52>
 8000408:	442c      	add	r4, r5
 800040a:	ea80 0202 	eor.w	r2, r0, r2
 800040e:	ea81 0303 	eor.w	r3, r1, r3
 8000412:	ea82 0000 	eor.w	r0, r2, r0
 8000416:	ea83 0101 	eor.w	r1, r3, r1
 800041a:	ea80 0202 	eor.w	r2, r0, r2
 800041e:	ea81 0303 	eor.w	r3, r1, r3
 8000422:	2d36      	cmp	r5, #54	@ 0x36
 8000424:	bf88      	it	hi
 8000426:	bd30      	pophi	{r4, r5, pc}
 8000428:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800042c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000430:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000434:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x70>
 800043a:	4240      	negs	r0, r0
 800043c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000440:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000444:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000448:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800044c:	d002      	beq.n	8000454 <__adddf3+0x84>
 800044e:	4252      	negs	r2, r2
 8000450:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000454:	ea94 0f05 	teq	r4, r5
 8000458:	f000 80a7 	beq.w	80005aa <__adddf3+0x1da>
 800045c:	f1a4 0401 	sub.w	r4, r4, #1
 8000460:	f1d5 0e20 	rsbs	lr, r5, #32
 8000464:	db0d      	blt.n	8000482 <__adddf3+0xb2>
 8000466:	fa02 fc0e 	lsl.w	ip, r2, lr
 800046a:	fa22 f205 	lsr.w	r2, r2, r5
 800046e:	1880      	adds	r0, r0, r2
 8000470:	f141 0100 	adc.w	r1, r1, #0
 8000474:	fa03 f20e 	lsl.w	r2, r3, lr
 8000478:	1880      	adds	r0, r0, r2
 800047a:	fa43 f305 	asr.w	r3, r3, r5
 800047e:	4159      	adcs	r1, r3
 8000480:	e00e      	b.n	80004a0 <__adddf3+0xd0>
 8000482:	f1a5 0520 	sub.w	r5, r5, #32
 8000486:	f10e 0e20 	add.w	lr, lr, #32
 800048a:	2a01      	cmp	r2, #1
 800048c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000490:	bf28      	it	cs
 8000492:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000496:	fa43 f305 	asr.w	r3, r3, r5
 800049a:	18c0      	adds	r0, r0, r3
 800049c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004a4:	d507      	bpl.n	80004b6 <__adddf3+0xe6>
 80004a6:	f04f 0e00 	mov.w	lr, #0
 80004aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80004ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80004b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004ba:	d31b      	bcc.n	80004f4 <__adddf3+0x124>
 80004bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004c0:	d30c      	bcc.n	80004dc <__adddf3+0x10c>
 80004c2:	0849      	lsrs	r1, r1, #1
 80004c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004cc:	f104 0401 	add.w	r4, r4, #1
 80004d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004d8:	f080 809a 	bcs.w	8000610 <__adddf3+0x240>
 80004dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004e0:	bf08      	it	eq
 80004e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004e6:	f150 0000 	adcs.w	r0, r0, #0
 80004ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ee:	ea41 0105 	orr.w	r1, r1, r5
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004f8:	4140      	adcs	r0, r0
 80004fa:	eb41 0101 	adc.w	r1, r1, r1
 80004fe:	3c01      	subs	r4, #1
 8000500:	bf28      	it	cs
 8000502:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000506:	d2e9      	bcs.n	80004dc <__adddf3+0x10c>
 8000508:	f091 0f00 	teq	r1, #0
 800050c:	bf04      	itt	eq
 800050e:	4601      	moveq	r1, r0
 8000510:	2000      	moveq	r0, #0
 8000512:	fab1 f381 	clz	r3, r1
 8000516:	bf08      	it	eq
 8000518:	3320      	addeq	r3, #32
 800051a:	f1a3 030b 	sub.w	r3, r3, #11
 800051e:	f1b3 0220 	subs.w	r2, r3, #32
 8000522:	da0c      	bge.n	800053e <__adddf3+0x16e>
 8000524:	320c      	adds	r2, #12
 8000526:	dd08      	ble.n	800053a <__adddf3+0x16a>
 8000528:	f102 0c14 	add.w	ip, r2, #20
 800052c:	f1c2 020c 	rsb	r2, r2, #12
 8000530:	fa01 f00c 	lsl.w	r0, r1, ip
 8000534:	fa21 f102 	lsr.w	r1, r1, r2
 8000538:	e00c      	b.n	8000554 <__adddf3+0x184>
 800053a:	f102 0214 	add.w	r2, r2, #20
 800053e:	bfd8      	it	le
 8000540:	f1c2 0c20 	rsble	ip, r2, #32
 8000544:	fa01 f102 	lsl.w	r1, r1, r2
 8000548:	fa20 fc0c 	lsr.w	ip, r0, ip
 800054c:	bfdc      	itt	le
 800054e:	ea41 010c 	orrle.w	r1, r1, ip
 8000552:	4090      	lslle	r0, r2
 8000554:	1ae4      	subs	r4, r4, r3
 8000556:	bfa2      	ittt	ge
 8000558:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800055c:	4329      	orrge	r1, r5
 800055e:	bd30      	popge	{r4, r5, pc}
 8000560:	ea6f 0404 	mvn.w	r4, r4
 8000564:	3c1f      	subs	r4, #31
 8000566:	da1c      	bge.n	80005a2 <__adddf3+0x1d2>
 8000568:	340c      	adds	r4, #12
 800056a:	dc0e      	bgt.n	800058a <__adddf3+0x1ba>
 800056c:	f104 0414 	add.w	r4, r4, #20
 8000570:	f1c4 0220 	rsb	r2, r4, #32
 8000574:	fa20 f004 	lsr.w	r0, r0, r4
 8000578:	fa01 f302 	lsl.w	r3, r1, r2
 800057c:	ea40 0003 	orr.w	r0, r0, r3
 8000580:	fa21 f304 	lsr.w	r3, r1, r4
 8000584:	ea45 0103 	orr.w	r1, r5, r3
 8000588:	bd30      	pop	{r4, r5, pc}
 800058a:	f1c4 040c 	rsb	r4, r4, #12
 800058e:	f1c4 0220 	rsb	r2, r4, #32
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 f304 	lsl.w	r3, r1, r4
 800059a:	ea40 0003 	orr.w	r0, r0, r3
 800059e:	4629      	mov	r1, r5
 80005a0:	bd30      	pop	{r4, r5, pc}
 80005a2:	fa21 f004 	lsr.w	r0, r1, r4
 80005a6:	4629      	mov	r1, r5
 80005a8:	bd30      	pop	{r4, r5, pc}
 80005aa:	f094 0f00 	teq	r4, #0
 80005ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005b2:	bf06      	itte	eq
 80005b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005b8:	3401      	addeq	r4, #1
 80005ba:	3d01      	subne	r5, #1
 80005bc:	e74e      	b.n	800045c <__adddf3+0x8c>
 80005be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005c2:	bf18      	it	ne
 80005c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005c8:	d029      	beq.n	800061e <__adddf3+0x24e>
 80005ca:	ea94 0f05 	teq	r4, r5
 80005ce:	bf08      	it	eq
 80005d0:	ea90 0f02 	teqeq	r0, r2
 80005d4:	d005      	beq.n	80005e2 <__adddf3+0x212>
 80005d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005da:	bf04      	itt	eq
 80005dc:	4619      	moveq	r1, r3
 80005de:	4610      	moveq	r0, r2
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	ea91 0f03 	teq	r1, r3
 80005e6:	bf1e      	ittt	ne
 80005e8:	2100      	movne	r1, #0
 80005ea:	2000      	movne	r0, #0
 80005ec:	bd30      	popne	{r4, r5, pc}
 80005ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005f2:	d105      	bne.n	8000600 <__adddf3+0x230>
 80005f4:	0040      	lsls	r0, r0, #1
 80005f6:	4149      	adcs	r1, r1
 80005f8:	bf28      	it	cs
 80005fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005fe:	bd30      	pop	{r4, r5, pc}
 8000600:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000604:	bf3c      	itt	cc
 8000606:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800060a:	bd30      	popcc	{r4, r5, pc}
 800060c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000610:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000614:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000618:	f04f 0000 	mov.w	r0, #0
 800061c:	bd30      	pop	{r4, r5, pc}
 800061e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000622:	bf1a      	itte	ne
 8000624:	4619      	movne	r1, r3
 8000626:	4610      	movne	r0, r2
 8000628:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800062c:	bf1c      	itt	ne
 800062e:	460b      	movne	r3, r1
 8000630:	4602      	movne	r2, r0
 8000632:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000636:	bf06      	itte	eq
 8000638:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800063c:	ea91 0f03 	teqeq	r1, r3
 8000640:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	bf00      	nop

08000648 <__aeabi_ui2d>:
 8000648:	f090 0f00 	teq	r0, #0
 800064c:	bf04      	itt	eq
 800064e:	2100      	moveq	r1, #0
 8000650:	4770      	bxeq	lr
 8000652:	b530      	push	{r4, r5, lr}
 8000654:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000658:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800065c:	f04f 0500 	mov.w	r5, #0
 8000660:	f04f 0100 	mov.w	r1, #0
 8000664:	e750      	b.n	8000508 <__adddf3+0x138>
 8000666:	bf00      	nop

08000668 <__aeabi_i2d>:
 8000668:	f090 0f00 	teq	r0, #0
 800066c:	bf04      	itt	eq
 800066e:	2100      	moveq	r1, #0
 8000670:	4770      	bxeq	lr
 8000672:	b530      	push	{r4, r5, lr}
 8000674:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000678:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800067c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000680:	bf48      	it	mi
 8000682:	4240      	negmi	r0, r0
 8000684:	f04f 0100 	mov.w	r1, #0
 8000688:	e73e      	b.n	8000508 <__adddf3+0x138>
 800068a:	bf00      	nop

0800068c <__aeabi_f2d>:
 800068c:	0042      	lsls	r2, r0, #1
 800068e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000692:	ea4f 0131 	mov.w	r1, r1, rrx
 8000696:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800069a:	bf1f      	itttt	ne
 800069c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80006a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80006a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80006a8:	4770      	bxne	lr
 80006aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80006ae:	bf08      	it	eq
 80006b0:	4770      	bxeq	lr
 80006b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006b6:	bf04      	itt	eq
 80006b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006bc:	4770      	bxeq	lr
 80006be:	b530      	push	{r4, r5, lr}
 80006c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006cc:	e71c      	b.n	8000508 <__adddf3+0x138>
 80006ce:	bf00      	nop

080006d0 <__aeabi_ul2d>:
 80006d0:	ea50 0201 	orrs.w	r2, r0, r1
 80006d4:	bf08      	it	eq
 80006d6:	4770      	bxeq	lr
 80006d8:	b530      	push	{r4, r5, lr}
 80006da:	f04f 0500 	mov.w	r5, #0
 80006de:	e00a      	b.n	80006f6 <__aeabi_l2d+0x16>

080006e0 <__aeabi_l2d>:
 80006e0:	ea50 0201 	orrs.w	r2, r0, r1
 80006e4:	bf08      	it	eq
 80006e6:	4770      	bxeq	lr
 80006e8:	b530      	push	{r4, r5, lr}
 80006ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006ee:	d502      	bpl.n	80006f6 <__aeabi_l2d+0x16>
 80006f0:	4240      	negs	r0, r0
 80006f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000702:	f43f aed8 	beq.w	80004b6 <__adddf3+0xe6>
 8000706:	f04f 0203 	mov.w	r2, #3
 800070a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800070e:	bf18      	it	ne
 8000710:	3203      	addne	r2, #3
 8000712:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000716:	bf18      	it	ne
 8000718:	3203      	addne	r2, #3
 800071a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800071e:	f1c2 0320 	rsb	r3, r2, #32
 8000722:	fa00 fc03 	lsl.w	ip, r0, r3
 8000726:	fa20 f002 	lsr.w	r0, r0, r2
 800072a:	fa01 fe03 	lsl.w	lr, r1, r3
 800072e:	ea40 000e 	orr.w	r0, r0, lr
 8000732:	fa21 f102 	lsr.w	r1, r1, r2
 8000736:	4414      	add	r4, r2
 8000738:	e6bd      	b.n	80004b6 <__adddf3+0xe6>
 800073a:	bf00      	nop

0800073c <__aeabi_d2f>:
 800073c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000740:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000744:	bf24      	itt	cs
 8000746:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800074a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800074e:	d90d      	bls.n	800076c <__aeabi_d2f+0x30>
 8000750:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000754:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000758:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800075c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000760:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000764:	bf08      	it	eq
 8000766:	f020 0001 	biceq.w	r0, r0, #1
 800076a:	4770      	bx	lr
 800076c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000770:	d121      	bne.n	80007b6 <__aeabi_d2f+0x7a>
 8000772:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000776:	bfbc      	itt	lt
 8000778:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800077c:	4770      	bxlt	lr
 800077e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000782:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000786:	f1c2 0218 	rsb	r2, r2, #24
 800078a:	f1c2 0c20 	rsb	ip, r2, #32
 800078e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000792:	fa20 f002 	lsr.w	r0, r0, r2
 8000796:	bf18      	it	ne
 8000798:	f040 0001 	orrne.w	r0, r0, #1
 800079c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80007a0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80007a4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80007a8:	ea40 000c 	orr.w	r0, r0, ip
 80007ac:	fa23 f302 	lsr.w	r3, r3, r2
 80007b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80007b4:	e7cc      	b.n	8000750 <__aeabi_d2f+0x14>
 80007b6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80007ba:	d107      	bne.n	80007cc <__aeabi_d2f+0x90>
 80007bc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80007c0:	bf1e      	ittt	ne
 80007c2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80007c6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80007ca:	4770      	bxne	lr
 80007cc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80007d0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80007d4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop

080007dc <adxl_read_address>:
char data;

uint8_t data_rec[6];

void adxl_read_address (uint8_t reg)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	4603      	mov	r3, r0
 80007e4:	71fb      	strb	r3, [r7, #7]
	I2C1_byteRead( DEVICE_ADDR, reg, &data);
 80007e6:	79fb      	ldrb	r3, [r7, #7]
 80007e8:	4a04      	ldr	r2, [pc, #16]	@ (80007fc <adxl_read_address+0x20>)
 80007ea:	4619      	mov	r1, r3
 80007ec:	2053      	movs	r0, #83	@ 0x53
 80007ee:	f000 fb39 	bl	8000e64 <I2C1_byteRead>
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20000078 	.word	0x20000078

08000800 <adxl_write>:

void adxl_write (uint8_t reg,char value)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	4603      	mov	r3, r0
 8000808:	460a      	mov	r2, r1
 800080a:	71fb      	strb	r3, [r7, #7]
 800080c:	4613      	mov	r3, r2
 800080e:	71bb      	strb	r3, [r7, #6]
	char data[1];
	data[0] = value;
 8000810:	79bb      	ldrb	r3, [r7, #6]
 8000812:	733b      	strb	r3, [r7, #12]

	I2C1_burstWrite(DEVICE_ADDR,reg,1,data);
 8000814:	f107 030c 	add.w	r3, r7, #12
 8000818:	79f9      	ldrb	r1, [r7, #7]
 800081a:	2201      	movs	r2, #1
 800081c:	2053      	movs	r0, #83	@ 0x53
 800081e:	f000 fc2d 	bl	800107c <I2C1_burstWrite>
}
 8000822:	bf00      	nop
 8000824:	3710      	adds	r7, #16
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
	...

0800082c <adxl_read_values>:

void adxl_read_values (uint8_t reg)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	4603      	mov	r3, r0
 8000834:	71fb      	strb	r3, [r7, #7]
	I2C1_burstRead(DEVICE_ADDR, reg, 6,(char*) data_rec);
 8000836:	79f9      	ldrb	r1, [r7, #7]
 8000838:	4b04      	ldr	r3, [pc, #16]	@ (800084c <adxl_read_values+0x20>)
 800083a:	2206      	movs	r2, #6
 800083c:	2053      	movs	r0, #83	@ 0x53
 800083e:	f000 fb83 	bl	8000f48 <I2C1_burstRead>

}
 8000842:	bf00      	nop
 8000844:	3708      	adds	r7, #8
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	2000007c 	.word	0x2000007c

08000850 <adxl_init>:

void adxl_init (void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
	/*Enable I2C*/
	I2C1_init();
 8000854:	f000 fab8 	bl	8000dc8 <I2C1_init>

	/*Read the DEVID,this should return 0xE5*/
	adxl_read_address(DEVID_R);
 8000858:	2000      	movs	r0, #0
 800085a:	f7ff ffbf 	bl	80007dc <adxl_read_address>

	/*Set data format range to +-4g*/
	adxl_write (DATA_FORMAT_R, FOUR_G);
 800085e:	2101      	movs	r1, #1
 8000860:	2031      	movs	r0, #49	@ 0x31
 8000862:	f7ff ffcd 	bl	8000800 <adxl_write>

	/*Reset all bits*/
	adxl_write (POWER_CTL_R,RESET);
 8000866:	2100      	movs	r1, #0
 8000868:	202d      	movs	r0, #45	@ 0x2d
 800086a:	f7ff ffc9 	bl	8000800 <adxl_write>

	/*Config power control measure bit*/
	adxl_write(POWER_CTL_R, SET_MEASURE_B);
 800086e:	2108      	movs	r1, #8
 8000870:	202d      	movs	r0, #45	@ 0x2d
 8000872:	f7ff ffc5 	bl	8000800 <adxl_write>
}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
	...

0800087c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
 8000882:	4603      	mov	r3, r0
 8000884:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000886:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800088a:	2b00      	cmp	r3, #0
 800088c:	db0b      	blt.n	80008a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800088e:	79fb      	ldrb	r3, [r7, #7]
 8000890:	f003 021f 	and.w	r2, r3, #31
 8000894:	4906      	ldr	r1, [pc, #24]	@ (80008b0 <__NVIC_EnableIRQ+0x34>)
 8000896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800089a:	095b      	lsrs	r3, r3, #5
 800089c:	2001      	movs	r0, #1
 800089e:	fa00 f202 	lsl.w	r2, r0, r2
 80008a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008a6:	bf00      	nop
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bc80      	pop	{r7}
 80008ae:	4770      	bx	lr
 80008b0:	e000e100 	.word	0xe000e100

080008b4 <can_gpio_init>:
#include "can_driver.h"



void can_gpio_init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
	// enable APB2 clock access to GPIOA
		RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 80008b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000930 <can_gpio_init+0x7c>)
 80008ba:	699b      	ldr	r3, [r3, #24]
 80008bc:	4a1c      	ldr	r2, [pc, #112]	@ (8000930 <can_gpio_init+0x7c>)
 80008be:	f043 0304 	orr.w	r3, r3, #4
 80008c2:	6193      	str	r3, [r2, #24]

	//enable APB2 clock access to Alternate function IO
		RCC->APB2ENR |= RCC_APB2ENR_AFIOEN;
 80008c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000930 <can_gpio_init+0x7c>)
 80008c6:	699b      	ldr	r3, [r3, #24]
 80008c8:	4a19      	ldr	r2, [pc, #100]	@ (8000930 <can_gpio_init+0x7c>)
 80008ca:	f043 0301 	orr.w	r3, r3, #1
 80008ce:	6193      	str	r3, [r2, #24]

	/* Configure PA11 CAN Rx as Input Floating */
		GPIOA->CRH &= ~(0x3<<12); // MODE[1:0] = 00
 80008d0:	4b18      	ldr	r3, [pc, #96]	@ (8000934 <can_gpio_init+0x80>)
 80008d2:	685b      	ldr	r3, [r3, #4]
 80008d4:	4a17      	ldr	r2, [pc, #92]	@ (8000934 <can_gpio_init+0x80>)
 80008d6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80008da:	6053      	str	r3, [r2, #4]
		GPIOA->CRH |= (0x1<<14); // CNF[0] = 1
 80008dc:	4b15      	ldr	r3, [pc, #84]	@ (8000934 <can_gpio_init+0x80>)
 80008de:	685b      	ldr	r3, [r3, #4]
 80008e0:	4a14      	ldr	r2, [pc, #80]	@ (8000934 <can_gpio_init+0x80>)
 80008e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008e6:	6053      	str	r3, [r2, #4]
		GPIOA->CRH &= ~(0x1<<15); // CNF[1] = 0
 80008e8:	4b12      	ldr	r3, [pc, #72]	@ (8000934 <can_gpio_init+0x80>)
 80008ea:	685b      	ldr	r3, [r3, #4]
 80008ec:	4a11      	ldr	r2, [pc, #68]	@ (8000934 <can_gpio_init+0x80>)
 80008ee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80008f2:	6053      	str	r3, [r2, #4]

		//GPIOA->ODR |= (0x1<<11); // set pin PA11 to PULL UP

	/* Configure PA12 CAN Tx Alternate function push pull and 50MHz output(MAX) pin*/
		GPIOA->CRH |= (0x3<<16); // MODE[1:0] = 11
 80008f4:	4b0f      	ldr	r3, [pc, #60]	@ (8000934 <can_gpio_init+0x80>)
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	4a0e      	ldr	r2, [pc, #56]	@ (8000934 <can_gpio_init+0x80>)
 80008fa:	f443 3340 	orr.w	r3, r3, #196608	@ 0x30000
 80008fe:	6053      	str	r3, [r2, #4]
		GPIOA->CRH &= ~(0x1<<18); // CNF[0] = 0
 8000900:	4b0c      	ldr	r3, [pc, #48]	@ (8000934 <can_gpio_init+0x80>)
 8000902:	685b      	ldr	r3, [r3, #4]
 8000904:	4a0b      	ldr	r2, [pc, #44]	@ (8000934 <can_gpio_init+0x80>)
 8000906:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800090a:	6053      	str	r3, [r2, #4]
		GPIOA->CRH |= (0x1<<19); // CNF[1] = 1
 800090c:	4b09      	ldr	r3, [pc, #36]	@ (8000934 <can_gpio_init+0x80>)
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	4a08      	ldr	r2, [pc, #32]	@ (8000934 <can_gpio_init+0x80>)
 8000912:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000916:	6053      	str	r3, [r2, #4]


	/* Alternate function remap = 0*/
		AFIO->MAPR &= ~(0x3<<13);
 8000918:	4b07      	ldr	r3, [pc, #28]	@ (8000938 <can_gpio_init+0x84>)
 800091a:	685b      	ldr	r3, [r3, #4]
 800091c:	4a06      	ldr	r2, [pc, #24]	@ (8000938 <can_gpio_init+0x84>)
 800091e:	f423 43c0 	bic.w	r3, r3, #24576	@ 0x6000
 8000922:	6053      	str	r3, [r2, #4]

	/* Enable CAN Rx0 interrupt in the NVIC for message reception*/
		NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000924:	2014      	movs	r0, #20
 8000926:	f7ff ffa9 	bl	800087c <__NVIC_EnableIRQ>


}
 800092a:	bf00      	nop
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	40021000 	.word	0x40021000
 8000934:	40010800 	.word	0x40010800
 8000938:	40010000 	.word	0x40010000

0800093c <can_params_init>:

void can_params_init(uint8_t mode){
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	71fb      	strb	r3, [r7, #7]

	/*Enable clock access to CAN1*/
	RCC->APB1ENR |= RCC_APB1ENR_CAN1EN;
 8000946:	4b1c      	ldr	r3, [pc, #112]	@ (80009b8 <can_params_init+0x7c>)
 8000948:	69db      	ldr	r3, [r3, #28]
 800094a:	4a1b      	ldr	r2, [pc, #108]	@ (80009b8 <can_params_init+0x7c>)
 800094c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000950:	61d3      	str	r3, [r2, #28]

	/*Enter initialization mode*/
	CAN1->MCR |= CAN_MCR_INRQ;
 8000952:	4b1a      	ldr	r3, [pc, #104]	@ (80009bc <can_params_init+0x80>)
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	4a19      	ldr	r2, [pc, #100]	@ (80009bc <can_params_init+0x80>)
 8000958:	f043 0301 	orr.w	r3, r3, #1
 800095c:	6013      	str	r3, [r2, #0]

	/*Wait until CAN1 is in initialization mode*/
	while((CAN1->MSR & CAN_MSR_INAK) == 0){}
 800095e:	bf00      	nop
 8000960:	4b16      	ldr	r3, [pc, #88]	@ (80009bc <can_params_init+0x80>)
 8000962:	685b      	ldr	r3, [r3, #4]
 8000964:	f003 0301 	and.w	r3, r3, #1
 8000968:	2b00      	cmp	r3, #0
 800096a:	d0f9      	beq.n	8000960 <can_params_init+0x24>

	/*Exit sleep mode*/
	CAN1->MCR &=~CAN_MCR_SLEEP;
 800096c:	4b13      	ldr	r3, [pc, #76]	@ (80009bc <can_params_init+0x80>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a12      	ldr	r2, [pc, #72]	@ (80009bc <can_params_init+0x80>)
 8000972:	f023 0302 	bic.w	r3, r3, #2
 8000976:	6013      	str	r3, [r2, #0]

	/*Wait until CAN1 is out of sleep mode*/
	while((CAN1->MSR & CAN_MSR_SLAK) != 0){}
 8000978:	bf00      	nop
 800097a:	4b10      	ldr	r3, [pc, #64]	@ (80009bc <can_params_init+0x80>)
 800097c:	685b      	ldr	r3, [r3, #4]
 800097e:	f003 0302 	and.w	r3, r3, #2
 8000982:	2b00      	cmp	r3, #0
 8000984:	d1f9      	bne.n	800097a <can_params_init+0x3e>

	/*Configure timing parameters including baudrate by configuring time segment 1 and 2
	 * and prescaler*/
	/* Generates a Buadrate of 500kbps*/
	CAN1->BTR = (3<< CAN_BTR_TS2_Pos) | (2 << CAN_BTR_TS1_Pos) | (3 << CAN_BTR_BRP_Pos);
 8000986:	4b0d      	ldr	r3, [pc, #52]	@ (80009bc <can_params_init+0x80>)
 8000988:	4a0d      	ldr	r2, [pc, #52]	@ (80009c0 <can_params_init+0x84>)
 800098a:	61da      	str	r2, [r3, #28]
	//CAN1->BTR = (1<< CAN_BTR_TS1_Pos) | (0 << CAN_BTR_TS1_Pos) | (9 << CAN_BTR_BRP_Pos);
	/*Select mode*/
	if(mode)
 800098c:	79fb      	ldrb	r3, [r7, #7]
 800098e:	2b00      	cmp	r3, #0
 8000990:	d006      	beq.n	80009a0 <can_params_init+0x64>
	{
		/*Normal mode*/
		CAN1->BTR &=~(1U<<30);
 8000992:	4b0a      	ldr	r3, [pc, #40]	@ (80009bc <can_params_init+0x80>)
 8000994:	69db      	ldr	r3, [r3, #28]
 8000996:	4a09      	ldr	r2, [pc, #36]	@ (80009bc <can_params_init+0x80>)
 8000998:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800099c:	61d3      	str	r3, [r2, #28]
	else
	{
		/*Loopback mode*/
		CAN1->BTR |= (1U<<30);
	}
}
 800099e:	e005      	b.n	80009ac <can_params_init+0x70>
		CAN1->BTR |= (1U<<30);
 80009a0:	4b06      	ldr	r3, [pc, #24]	@ (80009bc <can_params_init+0x80>)
 80009a2:	69db      	ldr	r3, [r3, #28]
 80009a4:	4a05      	ldr	r2, [pc, #20]	@ (80009bc <can_params_init+0x80>)
 80009a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80009aa:	61d3      	str	r3, [r2, #28]
}
 80009ac:	bf00      	nop
 80009ae:	370c      	adds	r7, #12
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bc80      	pop	{r7}
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	40021000 	.word	0x40021000
 80009bc:	40006400 	.word	0x40006400
 80009c0:	00320003 	.word	0x00320003

080009c4 <can_start>:


void can_start(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
	/*Exit initialization mode*/
	CAN1->MCR &= ~CAN_MCR_INRQ;
 80009c8:	4b0b      	ldr	r3, [pc, #44]	@ (80009f8 <can_start+0x34>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a0a      	ldr	r2, [pc, #40]	@ (80009f8 <can_start+0x34>)
 80009ce:	f023 0301 	bic.w	r3, r3, #1
 80009d2:	6013      	str	r3, [r2, #0]

	/*Wait until CAN1 is out of initialization mode*/
	while((CAN1->MSR & CAN_MSR_INAK) == 1){}
 80009d4:	bf00      	nop
 80009d6:	4b08      	ldr	r3, [pc, #32]	@ (80009f8 <can_start+0x34>)
 80009d8:	685b      	ldr	r3, [r3, #4]
 80009da:	f003 0301 	and.w	r3, r3, #1
 80009de:	2b01      	cmp	r3, #1
 80009e0:	d0f9      	beq.n	80009d6 <can_start+0x12>

	/*Enable interrupt for FIFO0 message pending*/
	CAN1->IER |= CAN_IER_FMPIE0;
 80009e2:	4b05      	ldr	r3, [pc, #20]	@ (80009f8 <can_start+0x34>)
 80009e4:	695b      	ldr	r3, [r3, #20]
 80009e6:	4a04      	ldr	r2, [pc, #16]	@ (80009f8 <can_start+0x34>)
 80009e8:	f043 0302 	orr.w	r3, r3, #2
 80009ec:	6153      	str	r3, [r2, #20]
	/*Enable interrupt for FIFO1 message pending*/
	//CAN1->IER |= CAN_IER_FMPIE1;
}
 80009ee:	bf00      	nop
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bc80      	pop	{r7}
 80009f4:	4770      	bx	lr
 80009f6:	bf00      	nop
 80009f8:	40006400 	.word	0x40006400

080009fc <can_add_tx_message>:



uint8_t can_add_tx_message(can_tx_header_typedef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80009fc:	b480      	push	{r7}
 80009fe:	b087      	sub	sp, #28
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	60f8      	str	r0, [r7, #12]
 8000a04:	60b9      	str	r1, [r7, #8]
 8000a06:	607a      	str	r2, [r7, #4]

  uint32_t transmitmailbox;

  // Read the Transmit Status Register

  uint32_t tsr = READ_REG(CAN1->TSR);
 8000a08:	4b52      	ldr	r3, [pc, #328]	@ (8000b54 <can_add_tx_message+0x158>)
 8000a0a:	689b      	ldr	r3, [r3, #8]
 8000a0c:	617b      	str	r3, [r7, #20]

  // Check that at least one Tx mailbox is empty
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d10a      	bne.n	8000a2e <can_add_tx_message+0x32>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000a18:	697b      	ldr	r3, [r7, #20]
 8000a1a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	d105      	bne.n	8000a2e <can_add_tx_message+0x32>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000a22:	697b      	ldr	r3, [r7, #20]
 8000a24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	f000 808d 	beq.w	8000b48 <can_add_tx_message+0x14c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	0e1b      	lsrs	r3, r3, #24
 8000a32:	f003 0303 	and.w	r3, r3, #3
 8000a36:	613b      	str	r3, [r7, #16]

      /* Check transmitmailbox validity */
      if (transmitmailbox > 2U)
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	2b02      	cmp	r3, #2
 8000a3c:	d901      	bls.n	8000a42 <can_add_tx_message+0x46>
      {
        return 1; // Invalid mailbox selected
 8000a3e:	2301      	movs	r3, #1
 8000a40:	e083      	b.n	8000b4a <can_add_tx_message+0x14e>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000a42:	2201      	movs	r2, #1
 8000a44:	693b      	ldr	r3, [r7, #16]
 8000a46:	409a      	lsls	r2, r3
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->ide == CAN_ID_STD)
 8000a4c:	68fb      	ldr	r3, [r7, #12]
 8000a4e:	689b      	ldr	r3, [r3, #8]
 8000a50:	2b00      	cmp	r3, #0
 8000a52:	d10c      	bne.n	8000a6e <can_add_tx_message+0x72>
      {
       CAN1->sTxMailBox[transmitmailbox].TIR = ((pHeader->std_id << CAN_TI0R_STID_Pos) |
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	055a      	lsls	r2, r3, #21
                                                           pHeader->rtr);
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	68db      	ldr	r3, [r3, #12]
       CAN1->sTxMailBox[transmitmailbox].TIR = ((pHeader->std_id << CAN_TI0R_STID_Pos) |
 8000a5e:	493d      	ldr	r1, [pc, #244]	@ (8000b54 <can_add_tx_message+0x158>)
 8000a60:	431a      	orrs	r2, r3
 8000a62:	693b      	ldr	r3, [r7, #16]
 8000a64:	3318      	adds	r3, #24
 8000a66:	011b      	lsls	r3, r3, #4
 8000a68:	440b      	add	r3, r1
 8000a6a:	601a      	str	r2, [r3, #0]
 8000a6c:	e00e      	b.n	8000a8c <can_add_tx_message+0x90>
      }
      else
      {
        CAN1->sTxMailBox[transmitmailbox].TIR = ((pHeader->ext_id << CAN_TI0R_EXID_Pos) |
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	685b      	ldr	r3, [r3, #4]
 8000a72:	00da      	lsls	r2, r3, #3
                                                           pHeader->ide |
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	689b      	ldr	r3, [r3, #8]
        CAN1->sTxMailBox[transmitmailbox].TIR = ((pHeader->ext_id << CAN_TI0R_EXID_Pos) |
 8000a78:	431a      	orrs	r2, r3
                                                           pHeader->rtr);
 8000a7a:	68fb      	ldr	r3, [r7, #12]
 8000a7c:	68db      	ldr	r3, [r3, #12]
        CAN1->sTxMailBox[transmitmailbox].TIR = ((pHeader->ext_id << CAN_TI0R_EXID_Pos) |
 8000a7e:	4935      	ldr	r1, [pc, #212]	@ (8000b54 <can_add_tx_message+0x158>)
                                                           pHeader->ide |
 8000a80:	431a      	orrs	r2, r3
        CAN1->sTxMailBox[transmitmailbox].TIR = ((pHeader->ext_id << CAN_TI0R_EXID_Pos) |
 8000a82:	693b      	ldr	r3, [r7, #16]
 8000a84:	3318      	adds	r3, #24
 8000a86:	011b      	lsls	r3, r3, #4
 8000a88:	440b      	add	r3, r1
 8000a8a:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
     CAN1->sTxMailBox[transmitmailbox].TDTR = (pHeader->dlc);
 8000a8c:	4931      	ldr	r1, [pc, #196]	@ (8000b54 <can_add_tx_message+0x158>)
 8000a8e:	68fb      	ldr	r3, [r7, #12]
 8000a90:	691a      	ldr	r2, [r3, #16]
 8000a92:	693b      	ldr	r3, [r7, #16]
 8000a94:	3318      	adds	r3, #24
 8000a96:	011b      	lsls	r3, r3, #4
 8000a98:	440b      	add	r3, r1
 8000a9a:	3304      	adds	r3, #4
 8000a9c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->transmit_global_time == 1)
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	7d1b      	ldrb	r3, [r3, #20]
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d10f      	bne.n	8000ac6 <can_add_tx_message+0xca>
      {
        SET_BIT(CAN1->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000aa6:	4a2b      	ldr	r2, [pc, #172]	@ (8000b54 <can_add_tx_message+0x158>)
 8000aa8:	693b      	ldr	r3, [r7, #16]
 8000aaa:	3318      	adds	r3, #24
 8000aac:	011b      	lsls	r3, r3, #4
 8000aae:	4413      	add	r3, r2
 8000ab0:	3304      	adds	r3, #4
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4927      	ldr	r1, [pc, #156]	@ (8000b54 <can_add_tx_message+0x158>)
 8000ab6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000aba:	693b      	ldr	r3, [r7, #16]
 8000abc:	3318      	adds	r3, #24
 8000abe:	011b      	lsls	r3, r3, #4
 8000ac0:	440b      	add	r3, r1
 8000ac2:	3304      	adds	r3, #4
 8000ac4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(CAN1->sTxMailBox[transmitmailbox].TDHR,
 8000ac6:	68bb      	ldr	r3, [r7, #8]
 8000ac8:	3307      	adds	r3, #7
 8000aca:	781b      	ldrb	r3, [r3, #0]
 8000acc:	061a      	lsls	r2, r3, #24
 8000ace:	68bb      	ldr	r3, [r7, #8]
 8000ad0:	3306      	adds	r3, #6
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	041b      	lsls	r3, r3, #16
 8000ad6:	431a      	orrs	r2, r3
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	3305      	adds	r3, #5
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	021b      	lsls	r3, r3, #8
 8000ae0:	4313      	orrs	r3, r2
 8000ae2:	68ba      	ldr	r2, [r7, #8]
 8000ae4:	3204      	adds	r2, #4
 8000ae6:	7812      	ldrb	r2, [r2, #0]
 8000ae8:	491a      	ldr	r1, [pc, #104]	@ (8000b54 <can_add_tx_message+0x158>)
 8000aea:	431a      	orrs	r2, r3
 8000aec:	693b      	ldr	r3, [r7, #16]
 8000aee:	011b      	lsls	r3, r3, #4
 8000af0:	440b      	add	r3, r1
 8000af2:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8000af6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));

      WRITE_REG(CAN1->sTxMailBox[transmitmailbox].TDLR,
 8000af8:	68bb      	ldr	r3, [r7, #8]
 8000afa:	3303      	adds	r3, #3
 8000afc:	781b      	ldrb	r3, [r3, #0]
 8000afe:	061a      	lsls	r2, r3, #24
 8000b00:	68bb      	ldr	r3, [r7, #8]
 8000b02:	3302      	adds	r3, #2
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	041b      	lsls	r3, r3, #16
 8000b08:	431a      	orrs	r2, r3
 8000b0a:	68bb      	ldr	r3, [r7, #8]
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	781b      	ldrb	r3, [r3, #0]
 8000b10:	021b      	lsls	r3, r3, #8
 8000b12:	4313      	orrs	r3, r2
 8000b14:	68ba      	ldr	r2, [r7, #8]
 8000b16:	7812      	ldrb	r2, [r2, #0]
 8000b18:	490e      	ldr	r1, [pc, #56]	@ (8000b54 <can_add_tx_message+0x158>)
 8000b1a:	431a      	orrs	r2, r3
 8000b1c:	693b      	ldr	r3, [r7, #16]
 8000b1e:	011b      	lsls	r3, r3, #4
 8000b20:	440b      	add	r3, r1
 8000b22:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8000b26:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(CAN1->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8000b28:	4a0a      	ldr	r2, [pc, #40]	@ (8000b54 <can_add_tx_message+0x158>)
 8000b2a:	693b      	ldr	r3, [r7, #16]
 8000b2c:	3318      	adds	r3, #24
 8000b2e:	011b      	lsls	r3, r3, #4
 8000b30:	4413      	add	r3, r2
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4907      	ldr	r1, [pc, #28]	@ (8000b54 <can_add_tx_message+0x158>)
 8000b36:	f043 0201 	orr.w	r2, r3, #1
 8000b3a:	693b      	ldr	r3, [r7, #16]
 8000b3c:	3318      	adds	r3, #24
 8000b3e:	011b      	lsls	r3, r3, #4
 8000b40:	440b      	add	r3, r1
 8000b42:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return 0;
 8000b44:	2300      	movs	r3, #0
 8000b46:	e000      	b.n	8000b4a <can_add_tx_message+0x14e>
    }
    return 0;
 8000b48:	2300      	movs	r3, #0
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	371c      	adds	r7, #28
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bc80      	pop	{r7}
 8000b52:	4770      	bx	lr
 8000b54:	40006400 	.word	0x40006400

08000b58 <can_get_rx_message>:


uint8_t can_get_rx_message(uint32_t RxFifo, can_rx_header_typedef *pHeader, uint8_t aData[])
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b085      	sub	sp, #20
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	60f8      	str	r0, [r7, #12]
 8000b60:	60b9      	str	r1, [r7, #8]
 8000b62:	607a      	str	r2, [r7, #4]

    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d107      	bne.n	8000b7a <can_get_rx_message+0x22>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((CAN1->RF0R & CAN_RF0R_FMP0) == 0U)
 8000b6a:	4b69      	ldr	r3, [pc, #420]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000b6c:	68db      	ldr	r3, [r3, #12]
 8000b6e:	f003 0303 	and.w	r3, r3, #3
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d109      	bne.n	8000b8a <can_get_rx_message+0x32>
      {
        return 1;
 8000b76:	2301      	movs	r3, #1
 8000b78:	e0c5      	b.n	8000d06 <can_get_rx_message+0x1ae>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((CAN1->RF1R & CAN_RF1R_FMP1) == 0U)
 8000b7a:	4b65      	ldr	r3, [pc, #404]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000b7c:	691b      	ldr	r3, [r3, #16]
 8000b7e:	f003 0303 	and.w	r3, r3, #3
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d101      	bne.n	8000b8a <can_get_rx_message+0x32>
      {
        return 1;
 8000b86:	2301      	movs	r3, #1
 8000b88:	e0bd      	b.n	8000d06 <can_get_rx_message+0x1ae>
    }

    // Read the header information from the FIFO mailbox
     // Extract identifier, DLC, timestamp, etc.

    pHeader->ide = CAN_RI0R_IDE & CAN1->sFIFOMailBox[RxFifo].RIR;
 8000b8a:	4a61      	ldr	r2, [pc, #388]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	331b      	adds	r3, #27
 8000b90:	011b      	lsls	r3, r3, #4
 8000b92:	4413      	add	r3, r2
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f003 0204 	and.w	r2, r3, #4
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	609a      	str	r2, [r3, #8]
    if (pHeader->ide == CAN_ID_STD)
 8000b9e:	68bb      	ldr	r3, [r7, #8]
 8000ba0:	689b      	ldr	r3, [r3, #8]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d10b      	bne.n	8000bbe <can_get_rx_message+0x66>
    {
      pHeader->std_id = (CAN_RI0R_STID & CAN1->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000ba6:	4a5a      	ldr	r2, [pc, #360]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000ba8:	68fb      	ldr	r3, [r7, #12]
 8000baa:	331b      	adds	r3, #27
 8000bac:	011b      	lsls	r3, r3, #4
 8000bae:	4413      	add	r3, r2
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	0d5b      	lsrs	r3, r3, #21
 8000bb4:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	601a      	str	r2, [r3, #0]
 8000bbc:	e00a      	b.n	8000bd4 <can_get_rx_message+0x7c>
    }
    else
    {
      pHeader->ext_id = ((CAN_RI0R_EXID | CAN_RI0R_STID) & CAN1->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000bbe:	4a54      	ldr	r2, [pc, #336]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	331b      	adds	r3, #27
 8000bc4:	011b      	lsls	r3, r3, #4
 8000bc6:	4413      	add	r3, r2
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	08db      	lsrs	r3, r3, #3
 8000bcc:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8000bd0:	68bb      	ldr	r3, [r7, #8]
 8000bd2:	605a      	str	r2, [r3, #4]
    }
    pHeader->rtr = (CAN_RI0R_RTR & CAN1->sFIFOMailBox[RxFifo].RIR);
 8000bd4:	4a4e      	ldr	r2, [pc, #312]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	331b      	adds	r3, #27
 8000bda:	011b      	lsls	r3, r3, #4
 8000bdc:	4413      	add	r3, r2
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	f003 0202 	and.w	r2, r3, #2
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	60da      	str	r2, [r3, #12]
    pHeader->dlc = (CAN_RDT0R_DLC & CAN1->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000be8:	4a49      	ldr	r2, [pc, #292]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	331b      	adds	r3, #27
 8000bee:	011b      	lsls	r3, r3, #4
 8000bf0:	4413      	add	r3, r2
 8000bf2:	3304      	adds	r3, #4
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	f003 020f 	and.w	r2, r3, #15
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	611a      	str	r2, [r3, #16]
    pHeader->filter_match_index = (CAN_RDT0R_FMI & CAN1->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000bfe:	4a44      	ldr	r2, [pc, #272]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	331b      	adds	r3, #27
 8000c04:	011b      	lsls	r3, r3, #4
 8000c06:	4413      	add	r3, r2
 8000c08:	3304      	adds	r3, #4
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	0a1b      	lsrs	r3, r3, #8
 8000c0e:	b2da      	uxtb	r2, r3
 8000c10:	68bb      	ldr	r3, [r7, #8]
 8000c12:	619a      	str	r2, [r3, #24]
    pHeader->timestamp = (CAN_RDT0R_TIME & CAN1->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000c14:	4a3e      	ldr	r2, [pc, #248]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	331b      	adds	r3, #27
 8000c1a:	011b      	lsls	r3, r3, #4
 8000c1c:	4413      	add	r3, r2
 8000c1e:	3304      	adds	r3, #4
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	0c1b      	lsrs	r3, r3, #16
 8000c24:	b29a      	uxth	r2, r3
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	615a      	str	r2, [r3, #20]

    // Extract the data from the FIFO mailbox
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & CAN1->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000c2a:	4a39      	ldr	r2, [pc, #228]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	011b      	lsls	r3, r3, #4
 8000c30:	4413      	add	r3, r2
 8000c32:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	b2da      	uxtb	r2, r3
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & CAN1->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000c3e:	4a34      	ldr	r2, [pc, #208]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	011b      	lsls	r3, r3, #4
 8000c44:	4413      	add	r3, r2
 8000c46:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	0a1a      	lsrs	r2, r3, #8
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	3301      	adds	r3, #1
 8000c52:	b2d2      	uxtb	r2, r2
 8000c54:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & CAN1->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000c56:	4a2e      	ldr	r2, [pc, #184]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	011b      	lsls	r3, r3, #4
 8000c5c:	4413      	add	r3, r2
 8000c5e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	0c1a      	lsrs	r2, r3, #16
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	3302      	adds	r3, #2
 8000c6a:	b2d2      	uxtb	r2, r2
 8000c6c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & CAN1->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000c6e:	4a28      	ldr	r2, [pc, #160]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	011b      	lsls	r3, r3, #4
 8000c74:	4413      	add	r3, r2
 8000c76:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	0e1a      	lsrs	r2, r3, #24
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	3303      	adds	r3, #3
 8000c82:	b2d2      	uxtb	r2, r2
 8000c84:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & CAN1->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000c86:	4a22      	ldr	r2, [pc, #136]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000c88:	68fb      	ldr	r3, [r7, #12]
 8000c8a:	011b      	lsls	r3, r3, #4
 8000c8c:	4413      	add	r3, r2
 8000c8e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	3304      	adds	r3, #4
 8000c98:	b2d2      	uxtb	r2, r2
 8000c9a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & CAN1->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000c9c:	4a1c      	ldr	r2, [pc, #112]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	011b      	lsls	r3, r3, #4
 8000ca2:	4413      	add	r3, r2
 8000ca4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	0a1a      	lsrs	r2, r3, #8
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3305      	adds	r3, #5
 8000cb0:	b2d2      	uxtb	r2, r2
 8000cb2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & CAN1->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000cb4:	4a16      	ldr	r2, [pc, #88]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	011b      	lsls	r3, r3, #4
 8000cba:	4413      	add	r3, r2
 8000cbc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	0c1a      	lsrs	r2, r3, #16
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	3306      	adds	r3, #6
 8000cc8:	b2d2      	uxtb	r2, r2
 8000cca:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & CAN1->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000ccc:	4a10      	ldr	r2, [pc, #64]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	011b      	lsls	r3, r3, #4
 8000cd2:	4413      	add	r3, r2
 8000cd4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	0e1a      	lsrs	r2, r3, #24
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	3307      	adds	r3, #7
 8000ce0:	b2d2      	uxtb	r2, r2
 8000ce2:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d106      	bne.n	8000cf8 <can_get_rx_message+0x1a0>
    {
      /* Release RX FIFO 0 */
      SET_BIT(CAN1->RF0R, CAN_RF0R_RFOM0);
 8000cea:	4b09      	ldr	r3, [pc, #36]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000cec:	68db      	ldr	r3, [r3, #12]
 8000cee:	4a08      	ldr	r2, [pc, #32]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000cf0:	f043 0320 	orr.w	r3, r3, #32
 8000cf4:	60d3      	str	r3, [r2, #12]
 8000cf6:	e005      	b.n	8000d04 <can_get_rx_message+0x1ac>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(CAN1->RF1R, CAN_RF1R_RFOM1);
 8000cf8:	4b05      	ldr	r3, [pc, #20]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000cfa:	691b      	ldr	r3, [r3, #16]
 8000cfc:	4a04      	ldr	r2, [pc, #16]	@ (8000d10 <can_get_rx_message+0x1b8>)
 8000cfe:	f043 0320 	orr.w	r3, r3, #32
 8000d02:	6113      	str	r3, [r2, #16]
    }



  return 0;// Message read successfully
 8000d04:	2300      	movs	r3, #0

}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3714      	adds	r7, #20
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bc80      	pop	{r7}
 8000d0e:	4770      	bx	lr
 8000d10:	40006400 	.word	0x40006400

08000d14 <can_filter_config>:


void can_filter_config(uint16_t std_id)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	80fb      	strh	r3, [r7, #6]
	/*Set filter intiailization mode*/
	CAN1->FMR |= CAN_FMR_FINIT;
 8000d1e:	4b29      	ldr	r3, [pc, #164]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d20:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000d24:	4a27      	ldr	r2, [pc, #156]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d26:	f043 0301 	orr.w	r3, r3, #1
 8000d2a:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

	/*Set the slave filter to start from 13*/
	CAN1->FMR &=~(CAN_FMR_CAN2SB_Msk);
 8000d2e:	4b25      	ldr	r3, [pc, #148]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d30:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000d34:	4a23      	ldr	r2, [pc, #140]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d36:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8000d3a:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200
	CAN1->FMR |=(13 << CAN_FMR_CAN2SB_Pos);
 8000d3e:	4b21      	ldr	r3, [pc, #132]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d40:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000d44:	4a1f      	ldr	r2, [pc, #124]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d46:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8000d4a:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

	/*****Filter activation sequence****/
	/*Deactive filter 12*/
	CAN1->FA1R &=~(CAN_FA1R_FACT12);
 8000d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d50:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8000d54:	4a1b      	ldr	r2, [pc, #108]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d56:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000d5a:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c

	/*Set 32-bit scale configuration*/
	CAN1->FS1R  |= CAN_FS1R_FSC12;
 8000d5e:	4b19      	ldr	r3, [pc, #100]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d60:	f8d3 320c 	ldr.w	r3, [r3, #524]	@ 0x20c
 8000d64:	4a17      	ldr	r2, [pc, #92]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d66:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d6a:	f8c2 320c 	str.w	r3, [r2, #524]	@ 0x20c

	/*Configure filter mode to identifier mask mode*/
	CAN1->FM1R &=~CAN_FM1R_FBM12;
 8000d6e:	4b15      	ldr	r3, [pc, #84]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d70:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8000d74:	4a13      	ldr	r2, [pc, #76]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000d7a:	f8c2 3204 	str.w	r3, [r2, #516]	@ 0x204

	/*Set identifier*/
	CAN1->sFilterRegister[12].FR1 = (std_id << 21);
 8000d7e:	88fb      	ldrh	r3, [r7, #6]
 8000d80:	4a10      	ldr	r2, [pc, #64]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d82:	055b      	lsls	r3, r3, #21
 8000d84:	f8c2 32a0 	str.w	r3, [r2, #672]	@ 0x2a0



	/*Assign filter 12 to FIFO0*/
	CAN1->FFA1R &=~(CAN_FFA1R_FFA12);
 8000d88:	4b0e      	ldr	r3, [pc, #56]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d8a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8000d8e:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000d94:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214

	/*Activate filter 12*/
	CAN1->FA1R |= (CAN_FA1R_FACT12);
 8000d98:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc4 <can_filter_config+0xb0>)
 8000d9a:	f8d3 321c 	ldr.w	r3, [r3, #540]	@ 0x21c
 8000d9e:	4a09      	ldr	r2, [pc, #36]	@ (8000dc4 <can_filter_config+0xb0>)
 8000da0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000da4:	f8c2 321c 	str.w	r3, [r2, #540]	@ 0x21c

	/*Clear filter intialization mode*/
	CAN1->FMR &= ~CAN_FMR_FINIT;
 8000da8:	4b06      	ldr	r3, [pc, #24]	@ (8000dc4 <can_filter_config+0xb0>)
 8000daa:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000dae:	4a05      	ldr	r2, [pc, #20]	@ (8000dc4 <can_filter_config+0xb0>)
 8000db0:	f023 0301 	bic.w	r3, r3, #1
 8000db4:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

}
 8000db8:	bf00      	nop
 8000dba:	370c      	adds	r7, #12
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bc80      	pop	{r7}
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop
 8000dc4:	40006400 	.word	0x40006400

08000dc8 <I2C1_init>:
 */



void I2C1_init(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
	/*Enable Clock access to GPIOB*/
	RCC->APB2ENR |= AFEN;
 8000dcc:	4b22      	ldr	r3, [pc, #136]	@ (8000e58 <I2C1_init+0x90>)
 8000dce:	699b      	ldr	r3, [r3, #24]
 8000dd0:	4a21      	ldr	r2, [pc, #132]	@ (8000e58 <I2C1_init+0x90>)
 8000dd2:	f043 0301 	orr.w	r3, r3, #1
 8000dd6:	6193      	str	r3, [r2, #24]
	RCC->APB2ENR |= GPIOBEN;
 8000dd8:	4b1f      	ldr	r3, [pc, #124]	@ (8000e58 <I2C1_init+0x90>)
 8000dda:	699b      	ldr	r3, [r3, #24]
 8000ddc:	4a1e      	ldr	r2, [pc, #120]	@ (8000e58 <I2C1_init+0x90>)
 8000dde:	f043 0308 	orr.w	r3, r3, #8
 8000de2:	6193      	str	r3, [r2, #24]

	/*Enable Clock access to I2C1*/
	RCC->APB1ENR |= I2C1EN;
 8000de4:	4b1c      	ldr	r3, [pc, #112]	@ (8000e58 <I2C1_init+0x90>)
 8000de6:	69db      	ldr	r3, [r3, #28]
 8000de8:	4a1b      	ldr	r2, [pc, #108]	@ (8000e58 <I2C1_init+0x90>)
 8000dea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000dee:	61d3      	str	r3, [r2, #28]

	/*Set PB7 and PB6 mode to alternate function*/
	/*Set PB7 and PB6 output type to open drain*/
	GPIOB->CRL &= ~(0xFF000000);
 8000df0:	4b1a      	ldr	r3, [pc, #104]	@ (8000e5c <I2C1_init+0x94>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a19      	ldr	r2, [pc, #100]	@ (8000e5c <I2C1_init+0x94>)
 8000df6:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8000dfa:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= (0xFF<<24);
 8000dfc:	4b17      	ldr	r3, [pc, #92]	@ (8000e5c <I2C1_init+0x94>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	4a16      	ldr	r2, [pc, #88]	@ (8000e5c <I2C1_init+0x94>)
 8000e02:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8000e06:	6013      	str	r3, [r2, #0]

    /*Temporarily disable the peripheral to apply settings*/
    I2C1->CR1 &= ~I2C_CR1_PE;
 8000e08:	4b15      	ldr	r3, [pc, #84]	@ (8000e60 <I2C1_init+0x98>)
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a14      	ldr	r2, [pc, #80]	@ (8000e60 <I2C1_init+0x98>)
 8000e0e:	f023 0301 	bic.w	r3, r3, #1
 8000e12:	6013      	str	r3, [r2, #0]

    /*Reset the I2C peripheral to clear any previous state*/
    I2C1->CR1 |= I2C_CR1_SWRST;
 8000e14:	4b12      	ldr	r3, [pc, #72]	@ (8000e60 <I2C1_init+0x98>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a11      	ldr	r2, [pc, #68]	@ (8000e60 <I2C1_init+0x98>)
 8000e1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000e1e:	6013      	str	r3, [r2, #0]
    I2C1->CR1 &= ~I2C_CR1_SWRST;
 8000e20:	4b0f      	ldr	r3, [pc, #60]	@ (8000e60 <I2C1_init+0x98>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a0e      	ldr	r2, [pc, #56]	@ (8000e60 <I2C1_init+0x98>)
 8000e26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000e2a:	6013      	str	r3, [r2, #0]

    /*Set the peripheral clock frequency in CR2 register (in MHz)*/
    /*This value must match your PCLK1(APB1 36MHZ) frequency*/
    I2C1->CR2 |= (16 << I2C_CR2_FREQ_Pos);   //36MHz
 8000e2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000e60 <I2C1_init+0x98>)
 8000e2e:	685b      	ldr	r3, [r3, #4]
 8000e30:	4a0b      	ldr	r2, [pc, #44]	@ (8000e60 <I2C1_init+0x98>)
 8000e32:	f043 0310 	orr.w	r3, r3, #16
 8000e36:	6053      	str	r3, [r2, #4]

    /*Configure I2C clock for 100 kHz (Standard Mode)
      Formula: CCR = PCLK1 / (2 * I2C_FREQ)
      For PCLK1 = 36MHz and I2C_FREQ = 100kHz, CCR = 36,000,000 / 200,000 = 180*/
    I2C1->CCR = 80;
 8000e38:	4b09      	ldr	r3, [pc, #36]	@ (8000e60 <I2C1_init+0x98>)
 8000e3a:	2250      	movs	r2, #80	@ 0x50
 8000e3c:	61da      	str	r2, [r3, #28]

    /* Configure the Rise Time (TRISE) register
       Formula: TRISE = (Maximum SCL rise time / PCLK1 period) + 1
       For 100kHz, max rise time is 1000ns.
       TRISE = (1000ns / (1/36MHz)) + 1 = 36 + 1 = 37*/
    I2C1->TRISE = 17;
 8000e3e:	4b08      	ldr	r3, [pc, #32]	@ (8000e60 <I2C1_init+0x98>)
 8000e40:	2211      	movs	r2, #17
 8000e42:	621a      	str	r2, [r3, #32]

    /* Enable the peripheral by setting the PE bit*/
    I2C1->CR1 |= I2C_CR1_PE;
 8000e44:	4b06      	ldr	r3, [pc, #24]	@ (8000e60 <I2C1_init+0x98>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a05      	ldr	r2, [pc, #20]	@ (8000e60 <I2C1_init+0x98>)
 8000e4a:	f043 0301 	orr.w	r3, r3, #1
 8000e4e:	6013      	str	r3, [r2, #0]

}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bc80      	pop	{r7}
 8000e56:	4770      	bx	lr
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	40010c00 	.word	0x40010c00
 8000e60:	40005400 	.word	0x40005400

08000e64 <I2C1_byteRead>:

void I2C1_byteRead(char saddr,char maddr,char* data)
{
 8000e64:	b480      	push	{r7}
 8000e66:	b085      	sub	sp, #20
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	603a      	str	r2, [r7, #0]
 8000e6e:	71fb      	strb	r3, [r7, #7]
 8000e70:	460b      	mov	r3, r1
 8000e72:	71bb      	strb	r3, [r7, #6]
	volatile int tmp;

	/*wait until bus not busy*/
 	while(I2C1->SR2 & (SR2_BUSY)){}
 8000e74:	bf00      	nop
 8000e76:	4b33      	ldr	r3, [pc, #204]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000e78:	699b      	ldr	r3, [r3, #24]
 8000e7a:	f003 0302 	and.w	r3, r3, #2
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d1f9      	bne.n	8000e76 <I2C1_byteRead+0x12>

	/*Generate start*/
	I2C1->CR1 |= CR1_START;
 8000e82:	4b30      	ldr	r3, [pc, #192]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4a2f      	ldr	r2, [pc, #188]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000e88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e8c:	6013      	str	r3, [r2, #0]

	/*wait until start flag is set*/
	while(!(I2C1->SR1 & (SR1_SB))){}
 8000e8e:	bf00      	nop
 8000e90:	4b2c      	ldr	r3, [pc, #176]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000e92:	695b      	ldr	r3, [r3, #20]
 8000e94:	f003 0301 	and.w	r3, r3, #1
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d0f9      	beq.n	8000e90 <I2C1_byteRead+0x2c>

	/*Transmit slave address + write*/
	I2C1->DR = saddr<<1;
 8000e9c:	79fb      	ldrb	r3, [r7, #7]
 8000e9e:	4a29      	ldr	r2, [pc, #164]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000ea0:	005b      	lsls	r3, r3, #1
 8000ea2:	6113      	str	r3, [r2, #16]

	/*wait until addr flag is set*/
	while(!(I2C1->SR1 & (SR1_ADDR))){}
 8000ea4:	bf00      	nop
 8000ea6:	4b27      	ldr	r3, [pc, #156]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000ea8:	695b      	ldr	r3, [r3, #20]
 8000eaa:	f003 0302 	and.w	r3, r3, #2
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d0f9      	beq.n	8000ea6 <I2C1_byteRead+0x42>

	/*Clear addr flag*/
	tmp = I2C1->SR2;
 8000eb2:	4b24      	ldr	r3, [pc, #144]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000eb4:	699b      	ldr	r3, [r3, #24]
 8000eb6:	60fb      	str	r3, [r7, #12]

	/*send memory address*/
	I2C1->DR = maddr;
 8000eb8:	4a22      	ldr	r2, [pc, #136]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000eba:	79bb      	ldrb	r3, [r7, #6]
 8000ebc:	6113      	str	r3, [r2, #16]

	/*wait untill transmitter empty*/
	while (!(I2C1->SR1 & SR1_TXE)) {}
 8000ebe:	bf00      	nop
 8000ec0:	4b20      	ldr	r3, [pc, #128]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000ec2:	695b      	ldr	r3, [r3, #20]
 8000ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d0f9      	beq.n	8000ec0 <I2C1_byteRead+0x5c>

	/*Generate restart*/
	I2C1->CR1 |= CR1_START;
 8000ecc:	4b1d      	ldr	r3, [pc, #116]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	4a1c      	ldr	r2, [pc, #112]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000ed2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ed6:	6013      	str	r3, [r2, #0]

	/*wait until start flag is set*/
	while(!(I2C1->SR1 & SR1_SB)){}
 8000ed8:	bf00      	nop
 8000eda:	4b1a      	ldr	r3, [pc, #104]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000edc:	695b      	ldr	r3, [r3, #20]
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d0f9      	beq.n	8000eda <I2C1_byteRead+0x76>

	/*Transmit slave address + read*/
	I2C1->DR = saddr<<1|1;
 8000ee6:	79fb      	ldrb	r3, [r7, #7]
 8000ee8:	005b      	lsls	r3, r3, #1
 8000eea:	f043 0201 	orr.w	r2, r3, #1
 8000eee:	4b15      	ldr	r3, [pc, #84]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000ef0:	611a      	str	r2, [r3, #16]

	/*wait until addr flag is set*/
	while(!(I2C1->SR1 & (SR1_ADDR))){}
 8000ef2:	bf00      	nop
 8000ef4:	4b13      	ldr	r3, [pc, #76]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000ef6:	695b      	ldr	r3, [r3, #20]
 8000ef8:	f003 0302 	and.w	r3, r3, #2
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d0f9      	beq.n	8000ef4 <I2C1_byteRead+0x90>

	/*Disable ACK*/
	I2C1->CR1 &= ~CR1_ACK;
 8000f00:	4b10      	ldr	r3, [pc, #64]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	4a0f      	ldr	r2, [pc, #60]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000f06:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000f0a:	6013      	str	r3, [r2, #0]

	/*Clear addr flag*/
	tmp = I2C1->SR2;
 8000f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000f0e:	699b      	ldr	r3, [r3, #24]
 8000f10:	60fb      	str	r3, [r7, #12]

	/* Generate stop after data received*/
	I2C1->CR1 |= CR1_STOP;
 8000f12:	4b0c      	ldr	r3, [pc, #48]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a0b      	ldr	r2, [pc, #44]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000f18:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f1c:	6013      	str	r3, [r2, #0]

	/*wait until RXNE flag is set*/
	while(!(I2C1->SR1 & SR1_RXNE)){}
 8000f1e:	bf00      	nop
 8000f20:	4b08      	ldr	r3, [pc, #32]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000f22:	695b      	ldr	r3, [r3, #20]
 8000f24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d0f9      	beq.n	8000f20 <I2C1_byteRead+0xbc>

    /*Read data from DR*/
	*data++ = I2C1->DR;
 8000f2c:	4b05      	ldr	r3, [pc, #20]	@ (8000f44 <I2C1_byteRead+0xe0>)
 8000f2e:	6919      	ldr	r1, [r3, #16]
 8000f30:	683b      	ldr	r3, [r7, #0]
 8000f32:	1c5a      	adds	r2, r3, #1
 8000f34:	603a      	str	r2, [r7, #0]
 8000f36:	b2ca      	uxtb	r2, r1
 8000f38:	701a      	strb	r2, [r3, #0]
}
 8000f3a:	bf00      	nop
 8000f3c:	3714      	adds	r7, #20
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bc80      	pop	{r7}
 8000f42:	4770      	bx	lr
 8000f44:	40005400 	.word	0x40005400

08000f48 <I2C1_burstRead>:


void I2C1_burstRead(char saddr,char maddr,int n,char* data){
 8000f48:	b480      	push	{r7}
 8000f4a:	b087      	sub	sp, #28
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60ba      	str	r2, [r7, #8]
 8000f50:	607b      	str	r3, [r7, #4]
 8000f52:	4603      	mov	r3, r0
 8000f54:	73fb      	strb	r3, [r7, #15]
 8000f56:	460b      	mov	r3, r1
 8000f58:	73bb      	strb	r3, [r7, #14]
	volatile int tmp;

	/*wait until bus not busy*/
	while(I2C1->SR2 & (SR2_BUSY)){}
 8000f5a:	bf00      	nop
 8000f5c:	4b46      	ldr	r3, [pc, #280]	@ (8001078 <I2C1_burstRead+0x130>)
 8000f5e:	699b      	ldr	r3, [r3, #24]
 8000f60:	f003 0302 	and.w	r3, r3, #2
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d1f9      	bne.n	8000f5c <I2C1_burstRead+0x14>

	/*Generate start*/
	I2C1->CR1 |= CR1_START;
 8000f68:	4b43      	ldr	r3, [pc, #268]	@ (8001078 <I2C1_burstRead+0x130>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a42      	ldr	r2, [pc, #264]	@ (8001078 <I2C1_burstRead+0x130>)
 8000f6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f72:	6013      	str	r3, [r2, #0]

	/*wait until start flag is set*/
	while(!(I2C1->SR1 & SR1_SB)){}
 8000f74:	bf00      	nop
 8000f76:	4b40      	ldr	r3, [pc, #256]	@ (8001078 <I2C1_burstRead+0x130>)
 8000f78:	695b      	ldr	r3, [r3, #20]
 8000f7a:	f003 0301 	and.w	r3, r3, #1
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d0f9      	beq.n	8000f76 <I2C1_burstRead+0x2e>


	/*Transmit slave address + write*/
	I2C1->DR = saddr<<1;
 8000f82:	7bfb      	ldrb	r3, [r7, #15]
 8000f84:	4a3c      	ldr	r2, [pc, #240]	@ (8001078 <I2C1_burstRead+0x130>)
 8000f86:	005b      	lsls	r3, r3, #1
 8000f88:	6113      	str	r3, [r2, #16]

	/*wait until addr flag is set*/
	while(!(I2C1->SR1 & (SR1_ADDR))){}
 8000f8a:	bf00      	nop
 8000f8c:	4b3a      	ldr	r3, [pc, #232]	@ (8001078 <I2C1_burstRead+0x130>)
 8000f8e:	695b      	ldr	r3, [r3, #20]
 8000f90:	f003 0302 	and.w	r3, r3, #2
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d0f9      	beq.n	8000f8c <I2C1_burstRead+0x44>

	/*Clear addr flag*/
	tmp = I2C1->SR2;
 8000f98:	4b37      	ldr	r3, [pc, #220]	@ (8001078 <I2C1_burstRead+0x130>)
 8000f9a:	699b      	ldr	r3, [r3, #24]
 8000f9c:	617b      	str	r3, [r7, #20]

	/*wait until transmitter empty*/
	while (!(I2C1->SR1 & SR1_TXE)) {}
 8000f9e:	bf00      	nop
 8000fa0:	4b35      	ldr	r3, [pc, #212]	@ (8001078 <I2C1_burstRead+0x130>)
 8000fa2:	695b      	ldr	r3, [r3, #20]
 8000fa4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d0f9      	beq.n	8000fa0 <I2C1_burstRead+0x58>

	/*send memory address*/
	I2C1->DR = maddr;
 8000fac:	4a32      	ldr	r2, [pc, #200]	@ (8001078 <I2C1_burstRead+0x130>)
 8000fae:	7bbb      	ldrb	r3, [r7, #14]
 8000fb0:	6113      	str	r3, [r2, #16]

	/*wait until transmitter empty*/
	while (!(I2C1->SR1 & SR1_TXE)) {}
 8000fb2:	bf00      	nop
 8000fb4:	4b30      	ldr	r3, [pc, #192]	@ (8001078 <I2C1_burstRead+0x130>)
 8000fb6:	695b      	ldr	r3, [r3, #20]
 8000fb8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d0f9      	beq.n	8000fb4 <I2C1_burstRead+0x6c>

	/*Generate restart*/
	I2C1->CR1 |= CR1_START;
 8000fc0:	4b2d      	ldr	r3, [pc, #180]	@ (8001078 <I2C1_burstRead+0x130>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a2c      	ldr	r2, [pc, #176]	@ (8001078 <I2C1_burstRead+0x130>)
 8000fc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fca:	6013      	str	r3, [r2, #0]

	/*wait until start flag is set*/
	while(!(I2C1->SR1 & SR1_SB)){}
 8000fcc:	bf00      	nop
 8000fce:	4b2a      	ldr	r3, [pc, #168]	@ (8001078 <I2C1_burstRead+0x130>)
 8000fd0:	695b      	ldr	r3, [r3, #20]
 8000fd2:	f003 0301 	and.w	r3, r3, #1
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d0f9      	beq.n	8000fce <I2C1_burstRead+0x86>

	/*Transmit slave address + read*/
	I2C1->DR = saddr<<1|1;
 8000fda:	7bfb      	ldrb	r3, [r7, #15]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	f043 0201 	orr.w	r2, r3, #1
 8000fe2:	4b25      	ldr	r3, [pc, #148]	@ (8001078 <I2C1_burstRead+0x130>)
 8000fe4:	611a      	str	r2, [r3, #16]

	/*wait until addr flag is set*/
	while(!(I2C1->SR1 & (SR1_ADDR))){}
 8000fe6:	bf00      	nop
 8000fe8:	4b23      	ldr	r3, [pc, #140]	@ (8001078 <I2C1_burstRead+0x130>)
 8000fea:	695b      	ldr	r3, [r3, #20]
 8000fec:	f003 0302 	and.w	r3, r3, #2
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d0f9      	beq.n	8000fe8 <I2C1_burstRead+0xa0>

	/*Clear addr flag*/
	tmp = I2C1->SR2;
 8000ff4:	4b20      	ldr	r3, [pc, #128]	@ (8001078 <I2C1_burstRead+0x130>)
 8000ff6:	699b      	ldr	r3, [r3, #24]
 8000ff8:	617b      	str	r3, [r7, #20]

	/*Enable ACK*/
	I2C1->CR1 |= CR1_ACK;
 8000ffa:	4b1f      	ldr	r3, [pc, #124]	@ (8001078 <I2C1_burstRead+0x130>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	4a1e      	ldr	r2, [pc, #120]	@ (8001078 <I2C1_burstRead+0x130>)
 8001000:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001004:	6013      	str	r3, [r2, #0]

	while(n>0U)
 8001006:	e02e      	b.n	8001066 <I2C1_burstRead+0x11e>
	{
		/*if one byte*/
		if(n==1u)
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	2b01      	cmp	r3, #1
 800100c:	d11a      	bne.n	8001044 <I2C1_burstRead+0xfc>
		{
			/*Disable ACK*/
			I2C1->CR1 &= ~CR1_ACK;
 800100e:	4b1a      	ldr	r3, [pc, #104]	@ (8001078 <I2C1_burstRead+0x130>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	4a19      	ldr	r2, [pc, #100]	@ (8001078 <I2C1_burstRead+0x130>)
 8001014:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001018:	6013      	str	r3, [r2, #0]

			/* Generate stop after data received*/
			I2C1->CR1 |= CR1_STOP;
 800101a:	4b17      	ldr	r3, [pc, #92]	@ (8001078 <I2C1_burstRead+0x130>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a16      	ldr	r2, [pc, #88]	@ (8001078 <I2C1_burstRead+0x130>)
 8001020:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001024:	6013      	str	r3, [r2, #0]

			/*wait until RXNE flag is set*/
			while(!(I2C1->SR1 & SR1_RXNE)){}
 8001026:	bf00      	nop
 8001028:	4b13      	ldr	r3, [pc, #76]	@ (8001078 <I2C1_burstRead+0x130>)
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0f9      	beq.n	8001028 <I2C1_burstRead+0xe0>

		    /*Read data from DR*/
			*data++ = I2C1->DR;
 8001034:	4b10      	ldr	r3, [pc, #64]	@ (8001078 <I2C1_burstRead+0x130>)
 8001036:	6919      	ldr	r1, [r3, #16]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	1c5a      	adds	r2, r3, #1
 800103c:	607a      	str	r2, [r7, #4]
 800103e:	b2ca      	uxtb	r2, r1
 8001040:	701a      	strb	r2, [r3, #0]
			break;
 8001042:	e014      	b.n	800106e <I2C1_burstRead+0x126>
		}
		else
		{
			/*wait until RXNE flag is set*/
			while(!(I2C1->SR1 & SR1_RXNE)){}
 8001044:	bf00      	nop
 8001046:	4b0c      	ldr	r3, [pc, #48]	@ (8001078 <I2C1_burstRead+0x130>)
 8001048:	695b      	ldr	r3, [r3, #20]
 800104a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800104e:	2b00      	cmp	r3, #0
 8001050:	d0f9      	beq.n	8001046 <I2C1_burstRead+0xfe>

			/*Read the data from DR*/
			(*data++) = I2C1->DR;
 8001052:	4b09      	ldr	r3, [pc, #36]	@ (8001078 <I2C1_burstRead+0x130>)
 8001054:	6919      	ldr	r1, [r3, #16]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	1c5a      	adds	r2, r3, #1
 800105a:	607a      	str	r2, [r7, #4]
 800105c:	b2ca      	uxtb	r2, r1
 800105e:	701a      	strb	r2, [r3, #0]

			n--;
 8001060:	68bb      	ldr	r3, [r7, #8]
 8001062:	3b01      	subs	r3, #1
 8001064:	60bb      	str	r3, [r7, #8]
	while(n>0U)
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1cd      	bne.n	8001008 <I2C1_burstRead+0xc0>
		}
	}


}
 800106c:	bf00      	nop
 800106e:	bf00      	nop
 8001070:	371c      	adds	r7, #28
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr
 8001078:	40005400 	.word	0x40005400

0800107c <I2C1_burstWrite>:


void I2C1_burstWrite(char saddr,char maddr,int n,char* data){
 800107c:	b480      	push	{r7}
 800107e:	b087      	sub	sp, #28
 8001080:	af00      	add	r7, sp, #0
 8001082:	60ba      	str	r2, [r7, #8]
 8001084:	607b      	str	r3, [r7, #4]
 8001086:	4603      	mov	r3, r0
 8001088:	73fb      	strb	r3, [r7, #15]
 800108a:	460b      	mov	r3, r1
 800108c:	73bb      	strb	r3, [r7, #14]
	volatile int tmp;

		/*wait until bus not busy*/
		while(I2C1->SR2 & (SR2_BUSY)){}
 800108e:	bf00      	nop
 8001090:	4b29      	ldr	r3, [pc, #164]	@ (8001138 <I2C1_burstWrite+0xbc>)
 8001092:	699b      	ldr	r3, [r3, #24]
 8001094:	f003 0302 	and.w	r3, r3, #2
 8001098:	2b00      	cmp	r3, #0
 800109a:	d1f9      	bne.n	8001090 <I2C1_burstWrite+0x14>

		/*Generate start*/
		I2C1->CR1 |= CR1_START;
 800109c:	4b26      	ldr	r3, [pc, #152]	@ (8001138 <I2C1_burstWrite+0xbc>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4a25      	ldr	r2, [pc, #148]	@ (8001138 <I2C1_burstWrite+0xbc>)
 80010a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010a6:	6013      	str	r3, [r2, #0]

		/*wait until start flag is set*/
		while(!(I2C1->SR1 & SR1_SB)){}
 80010a8:	bf00      	nop
 80010aa:	4b23      	ldr	r3, [pc, #140]	@ (8001138 <I2C1_burstWrite+0xbc>)
 80010ac:	695b      	ldr	r3, [r3, #20]
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d0f9      	beq.n	80010aa <I2C1_burstWrite+0x2e>


		/*Transmit slave address + write*/
		I2C1->DR = saddr<<1;
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	4a1f      	ldr	r2, [pc, #124]	@ (8001138 <I2C1_burstWrite+0xbc>)
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	6113      	str	r3, [r2, #16]

		/*wait until addr flag is set*/
		while(!(I2C1->SR1 & (SR1_ADDR))){}
 80010be:	bf00      	nop
 80010c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001138 <I2C1_burstWrite+0xbc>)
 80010c2:	695b      	ldr	r3, [r3, #20]
 80010c4:	f003 0302 	and.w	r3, r3, #2
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d0f9      	beq.n	80010c0 <I2C1_burstWrite+0x44>

		/*Clear addr flag*/
		tmp = I2C1->SR2;
 80010cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001138 <I2C1_burstWrite+0xbc>)
 80010ce:	699b      	ldr	r3, [r3, #24]
 80010d0:	613b      	str	r3, [r7, #16]

		/*wait until transmitter empty*/
		while (!(I2C1->SR1 & SR1_TXE)) {}
 80010d2:	bf00      	nop
 80010d4:	4b18      	ldr	r3, [pc, #96]	@ (8001138 <I2C1_burstWrite+0xbc>)
 80010d6:	695b      	ldr	r3, [r3, #20]
 80010d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d0f9      	beq.n	80010d4 <I2C1_burstWrite+0x58>

		/*send memory address*/
		I2C1->DR = maddr;
 80010e0:	4a15      	ldr	r2, [pc, #84]	@ (8001138 <I2C1_burstWrite+0xbc>)
 80010e2:	7bbb      	ldrb	r3, [r7, #14]
 80010e4:	6113      	str	r3, [r2, #16]

		for (int i=0;i<n;i++)
 80010e6:	2300      	movs	r3, #0
 80010e8:	617b      	str	r3, [r7, #20]
 80010ea:	e00f      	b.n	800110c <I2C1_burstWrite+0x90>
		{
			/*wait untill data reg empty*/
			while (!(I2C1->SR1 & (SR1_TXE))){}
 80010ec:	bf00      	nop
 80010ee:	4b12      	ldr	r3, [pc, #72]	@ (8001138 <I2C1_burstWrite+0xbc>)
 80010f0:	695b      	ldr	r3, [r3, #20]
 80010f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d0f9      	beq.n	80010ee <I2C1_burstWrite+0x72>

			/* Transmit memory address*/
			I2C1->DR = *data++;
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	1c5a      	adds	r2, r3, #1
 80010fe:	607a      	str	r2, [r7, #4]
 8001100:	781a      	ldrb	r2, [r3, #0]
 8001102:	4b0d      	ldr	r3, [pc, #52]	@ (8001138 <I2C1_burstWrite+0xbc>)
 8001104:	611a      	str	r2, [r3, #16]
		for (int i=0;i<n;i++)
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	3301      	adds	r3, #1
 800110a:	617b      	str	r3, [r7, #20]
 800110c:	697a      	ldr	r2, [r7, #20]
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	429a      	cmp	r2, r3
 8001112:	dbeb      	blt.n	80010ec <I2C1_burstWrite+0x70>
		}

		/*wait until transfer finished */
		while(!(I2C1->SR1 & (SR1_BTF))){}
 8001114:	bf00      	nop
 8001116:	4b08      	ldr	r3, [pc, #32]	@ (8001138 <I2C1_burstWrite+0xbc>)
 8001118:	695b      	ldr	r3, [r3, #20]
 800111a:	f003 0304 	and.w	r3, r3, #4
 800111e:	2b00      	cmp	r3, #0
 8001120:	d0f9      	beq.n	8001116 <I2C1_burstWrite+0x9a>

		/* Generate Stop */
		I2C1->CR1 |= CR1_STOP;
 8001122:	4b05      	ldr	r3, [pc, #20]	@ (8001138 <I2C1_burstWrite+0xbc>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	4a04      	ldr	r2, [pc, #16]	@ (8001138 <I2C1_burstWrite+0xbc>)
 8001128:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800112c:	6013      	str	r3, [r2, #0]

}
 800112e:	bf00      	nop
 8001130:	371c      	adds	r7, #28
 8001132:	46bd      	mov	sp, r7
 8001134:	bc80      	pop	{r7}
 8001136:	4770      	bx	lr
 8001138:	40005400 	.word	0x40005400

0800113c <USB_LP_CAN_RX0_IRQHandler>:

extern uint8_t data_rec[6];


void USB_LP_CAN_RX0_IRQHandler(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
	if((CAN1->RF0R & CAN_RF0R_FMP0) != 0U)
 8001140:	4b12      	ldr	r3, [pc, #72]	@ (800118c <USB_LP_CAN_RX0_IRQHandler+0x50>)
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	f003 0303 	and.w	r3, r3, #3
 8001148:	2b00      	cmp	r3, #0
 800114a:	d00b      	beq.n	8001164 <USB_LP_CAN_RX0_IRQHandler+0x28>
	{
		can_get_rx_message(CAN_RX_FIFO0, &rx_header, rx_data);
 800114c:	4a10      	ldr	r2, [pc, #64]	@ (8001190 <USB_LP_CAN_RX0_IRQHandler+0x54>)
 800114e:	4911      	ldr	r1, [pc, #68]	@ (8001194 <USB_LP_CAN_RX0_IRQHandler+0x58>)
 8001150:	2000      	movs	r0, #0
 8001152:	f7ff fd01 	bl	8000b58 <can_get_rx_message>
		count_0++;
 8001156:	4b10      	ldr	r3, [pc, #64]	@ (8001198 <USB_LP_CAN_RX0_IRQHandler+0x5c>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	3301      	adds	r3, #1
 800115c:	b2da      	uxtb	r2, r3
 800115e:	4b0e      	ldr	r3, [pc, #56]	@ (8001198 <USB_LP_CAN_RX0_IRQHandler+0x5c>)
 8001160:	701a      	strb	r2, [r3, #0]
	else if((CAN1->RF1R & CAN_RF1R_FMP1) != 0U)
	{
		can_get_rx_message(CAN_RX_FIFO0, &rx_header, rx_data);
		count_1++;
	}
}
 8001162:	e010      	b.n	8001186 <USB_LP_CAN_RX0_IRQHandler+0x4a>
	else if((CAN1->RF1R & CAN_RF1R_FMP1) != 0U)
 8001164:	4b09      	ldr	r3, [pc, #36]	@ (800118c <USB_LP_CAN_RX0_IRQHandler+0x50>)
 8001166:	691b      	ldr	r3, [r3, #16]
 8001168:	f003 0303 	and.w	r3, r3, #3
 800116c:	2b00      	cmp	r3, #0
 800116e:	d00a      	beq.n	8001186 <USB_LP_CAN_RX0_IRQHandler+0x4a>
		can_get_rx_message(CAN_RX_FIFO0, &rx_header, rx_data);
 8001170:	4a07      	ldr	r2, [pc, #28]	@ (8001190 <USB_LP_CAN_RX0_IRQHandler+0x54>)
 8001172:	4908      	ldr	r1, [pc, #32]	@ (8001194 <USB_LP_CAN_RX0_IRQHandler+0x58>)
 8001174:	2000      	movs	r0, #0
 8001176:	f7ff fcef 	bl	8000b58 <can_get_rx_message>
		count_1++;
 800117a:	4b08      	ldr	r3, [pc, #32]	@ (800119c <USB_LP_CAN_RX0_IRQHandler+0x60>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	3301      	adds	r3, #1
 8001180:	b2da      	uxtb	r2, r3
 8001182:	4b06      	ldr	r3, [pc, #24]	@ (800119c <USB_LP_CAN_RX0_IRQHandler+0x60>)
 8001184:	701a      	strb	r2, [r3, #0]
}
 8001186:	bf00      	nop
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40006400 	.word	0x40006400
 8001190:	20000084 	.word	0x20000084
 8001194:	200000a0 	.word	0x200000a0
 8001198:	200000d4 	.word	0x200000d4
 800119c:	200000d5 	.word	0x200000d5

080011a0 <main>:
int main()
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	b082      	sub	sp, #8
 80011a4:	af00      	add	r7, sp, #0
	adxl_init();
 80011a6:	f7ff fb53 	bl	8000850 <adxl_init>
	 config_rcc();
 80011aa:	f000 f8cb 	bl	8001344 <config_rcc>
	can_gpio_init();
 80011ae:	f7ff fb81 	bl	80008b4 <can_gpio_init>

	can_params_init(CAN_MODE_NORMAL);
 80011b2:	2001      	movs	r0, #1
 80011b4:	f7ff fbc2 	bl	800093c <can_params_init>
	can_filter_config(0x204);
 80011b8:	f44f 7001 	mov.w	r0, #516	@ 0x204
 80011bc:	f7ff fdaa 	bl	8000d14 <can_filter_config>
		can_start();
 80011c0:	f7ff fc00 	bl	80009c4 <can_start>

		uart1_init();
 80011c4:	f000 f9cc 	bl	8001560 <uart1_init>
		{




			adxl_read_values(DATA_START_ADDR);
 80011c8:	2032      	movs	r0, #50	@ 0x32
 80011ca:	f7ff fb2f 	bl	800082c <adxl_read_values>

			x=((data_rec[1]<<8)|data_rec[0]);
 80011ce:	4b52      	ldr	r3, [pc, #328]	@ (8001318 <main+0x178>)
 80011d0:	785b      	ldrb	r3, [r3, #1]
 80011d2:	021b      	lsls	r3, r3, #8
 80011d4:	b21a      	sxth	r2, r3
 80011d6:	4b50      	ldr	r3, [pc, #320]	@ (8001318 <main+0x178>)
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	b21b      	sxth	r3, r3
 80011dc:	4313      	orrs	r3, r2
 80011de:	b21a      	sxth	r2, r3
 80011e0:	4b4e      	ldr	r3, [pc, #312]	@ (800131c <main+0x17c>)
 80011e2:	801a      	strh	r2, [r3, #0]
			y=((data_rec[3]<<8)|data_rec[2]);
 80011e4:	4b4c      	ldr	r3, [pc, #304]	@ (8001318 <main+0x178>)
 80011e6:	78db      	ldrb	r3, [r3, #3]
 80011e8:	021b      	lsls	r3, r3, #8
 80011ea:	b21a      	sxth	r2, r3
 80011ec:	4b4a      	ldr	r3, [pc, #296]	@ (8001318 <main+0x178>)
 80011ee:	789b      	ldrb	r3, [r3, #2]
 80011f0:	b21b      	sxth	r3, r3
 80011f2:	4313      	orrs	r3, r2
 80011f4:	b21a      	sxth	r2, r3
 80011f6:	4b4a      	ldr	r3, [pc, #296]	@ (8001320 <main+0x180>)
 80011f8:	801a      	strh	r2, [r3, #0]
			z=((data_rec[5]<<8)|data_rec[4]);
 80011fa:	4b47      	ldr	r3, [pc, #284]	@ (8001318 <main+0x178>)
 80011fc:	795b      	ldrb	r3, [r3, #5]
 80011fe:	021b      	lsls	r3, r3, #8
 8001200:	b21a      	sxth	r2, r3
 8001202:	4b45      	ldr	r3, [pc, #276]	@ (8001318 <main+0x178>)
 8001204:	791b      	ldrb	r3, [r3, #4]
 8001206:	b21b      	sxth	r3, r3
 8001208:	4313      	orrs	r3, r2
 800120a:	b21a      	sxth	r2, r3
 800120c:	4b45      	ldr	r3, [pc, #276]	@ (8001324 <main+0x184>)
 800120e:	801a      	strh	r2, [r3, #0]

			xg = (x * 0.0078);
 8001210:	4b42      	ldr	r3, [pc, #264]	@ (800131c <main+0x17c>)
 8001212:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001216:	4618      	mov	r0, r3
 8001218:	f7ff fa26 	bl	8000668 <__aeabi_i2d>
 800121c:	a33c      	add	r3, pc, #240	@ (adr r3, 8001310 <main+0x170>)
 800121e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001222:	f7fe ffa5 	bl	8000170 <__aeabi_dmul>
 8001226:	4602      	mov	r2, r0
 8001228:	460b      	mov	r3, r1
 800122a:	4610      	mov	r0, r2
 800122c:	4619      	mov	r1, r3
 800122e:	f7ff fa85 	bl	800073c <__aeabi_d2f>
 8001232:	4603      	mov	r3, r0
 8001234:	4a3c      	ldr	r2, [pc, #240]	@ (8001328 <main+0x188>)
 8001236:	6013      	str	r3, [r2, #0]
			yg = (y * 0.0078);
 8001238:	4b39      	ldr	r3, [pc, #228]	@ (8001320 <main+0x180>)
 800123a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff fa12 	bl	8000668 <__aeabi_i2d>
 8001244:	a332      	add	r3, pc, #200	@ (adr r3, 8001310 <main+0x170>)
 8001246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124a:	f7fe ff91 	bl	8000170 <__aeabi_dmul>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	4610      	mov	r0, r2
 8001254:	4619      	mov	r1, r3
 8001256:	f7ff fa71 	bl	800073c <__aeabi_d2f>
 800125a:	4603      	mov	r3, r0
 800125c:	4a33      	ldr	r2, [pc, #204]	@ (800132c <main+0x18c>)
 800125e:	6013      	str	r3, [r2, #0]
			zg = (z * 0.0078);
 8001260:	4b30      	ldr	r3, [pc, #192]	@ (8001324 <main+0x184>)
 8001262:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff f9fe 	bl	8000668 <__aeabi_i2d>
 800126c:	a328      	add	r3, pc, #160	@ (adr r3, 8001310 <main+0x170>)
 800126e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001272:	f7fe ff7d 	bl	8000170 <__aeabi_dmul>
 8001276:	4602      	mov	r2, r0
 8001278:	460b      	mov	r3, r1
 800127a:	4610      	mov	r0, r2
 800127c:	4619      	mov	r1, r3
 800127e:	f7ff fa5d 	bl	800073c <__aeabi_d2f>
 8001282:	4603      	mov	r3, r0
 8001284:	4a2a      	ldr	r2, [pc, #168]	@ (8001330 <main+0x190>)
 8001286:	6013      	str	r3, [r2, #0]

			tx_header.dlc = 6;
 8001288:	4b2a      	ldr	r3, [pc, #168]	@ (8001334 <main+0x194>)
 800128a:	2206      	movs	r2, #6
 800128c:	611a      	str	r2, [r3, #16]
			tx_header.ext_id = 0;
 800128e:	4b29      	ldr	r3, [pc, #164]	@ (8001334 <main+0x194>)
 8001290:	2200      	movs	r2, #0
 8001292:	605a      	str	r2, [r3, #4]
			tx_header.ide = CAN_ID_STD;
 8001294:	4b27      	ldr	r3, [pc, #156]	@ (8001334 <main+0x194>)
 8001296:	2200      	movs	r2, #0
 8001298:	609a      	str	r2, [r3, #8]
			tx_header.rtr =  0;
 800129a:	4b26      	ldr	r3, [pc, #152]	@ (8001334 <main+0x194>)
 800129c:	2200      	movs	r2, #0
 800129e:	60da      	str	r2, [r3, #12]
			tx_header.std_id = 0x244;
 80012a0:	4b24      	ldr	r3, [pc, #144]	@ (8001334 <main+0x194>)
 80012a2:	f44f 7211 	mov.w	r2, #580	@ 0x244
 80012a6:	601a      	str	r2, [r3, #0]
			tx_header.transmit_global_time = 0;
 80012a8:	4b22      	ldr	r3, [pc, #136]	@ (8001334 <main+0x194>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	751a      	strb	r2, [r3, #20]

			tx_data[0] =data_rec[0];
 80012ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001318 <main+0x178>)
 80012b0:	781a      	ldrb	r2, [r3, #0]
 80012b2:	4b21      	ldr	r3, [pc, #132]	@ (8001338 <main+0x198>)
 80012b4:	701a      	strb	r2, [r3, #0]
			tx_data[1] =data_rec[1];
 80012b6:	4b18      	ldr	r3, [pc, #96]	@ (8001318 <main+0x178>)
 80012b8:	785a      	ldrb	r2, [r3, #1]
 80012ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001338 <main+0x198>)
 80012bc:	705a      	strb	r2, [r3, #1]
			tx_data[2] =data_rec[2];
 80012be:	4b16      	ldr	r3, [pc, #88]	@ (8001318 <main+0x178>)
 80012c0:	789a      	ldrb	r2, [r3, #2]
 80012c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001338 <main+0x198>)
 80012c4:	709a      	strb	r2, [r3, #2]
			tx_data[3] =data_rec[3];
 80012c6:	4b14      	ldr	r3, [pc, #80]	@ (8001318 <main+0x178>)
 80012c8:	78da      	ldrb	r2, [r3, #3]
 80012ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <main+0x198>)
 80012cc:	70da      	strb	r2, [r3, #3]
			tx_data[4] =data_rec[4];
 80012ce:	4b12      	ldr	r3, [pc, #72]	@ (8001318 <main+0x178>)
 80012d0:	791a      	ldrb	r2, [r3, #4]
 80012d2:	4b19      	ldr	r3, [pc, #100]	@ (8001338 <main+0x198>)
 80012d4:	711a      	strb	r2, [r3, #4]
			tx_data[5] =data_rec[5];
 80012d6:	4b10      	ldr	r3, [pc, #64]	@ (8001318 <main+0x178>)
 80012d8:	795a      	ldrb	r2, [r3, #5]
 80012da:	4b17      	ldr	r3, [pc, #92]	@ (8001338 <main+0x198>)
 80012dc:	715a      	strb	r2, [r3, #5]
			for(int i=0; i<5; i++)
 80012de:	2300      	movs	r3, #0
 80012e0:	607b      	str	r3, [r7, #4]
 80012e2:	e00b      	b.n	80012fc <main+0x15c>

			{
			iprintf("Tx_DATA %d: %d\n\r",i,tx_data[i]);
 80012e4:	4a14      	ldr	r2, [pc, #80]	@ (8001338 <main+0x198>)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4413      	add	r3, r2
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	461a      	mov	r2, r3
 80012ee:	6879      	ldr	r1, [r7, #4]
 80012f0:	4812      	ldr	r0, [pc, #72]	@ (800133c <main+0x19c>)
 80012f2:	f000 fab1 	bl	8001858 <iprintf>
			for(int i=0; i<5; i++)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	3301      	adds	r3, #1
 80012fa:	607b      	str	r3, [r7, #4]
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	2b04      	cmp	r3, #4
 8001300:	ddf0      	ble.n	80012e4 <main+0x144>
			}

			can_add_tx_message(&tx_header, &tx_data[0],tx_mailbox);
 8001302:	4a0f      	ldr	r2, [pc, #60]	@ (8001340 <main+0x1a0>)
 8001304:	490c      	ldr	r1, [pc, #48]	@ (8001338 <main+0x198>)
 8001306:	480b      	ldr	r0, [pc, #44]	@ (8001334 <main+0x194>)
 8001308:	f7ff fb78 	bl	80009fc <can_add_tx_message>
			adxl_read_values(DATA_START_ADDR);
 800130c:	e75c      	b.n	80011c8 <main+0x28>
 800130e:	bf00      	nop
 8001310:	8e8a71de 	.word	0x8e8a71de
 8001314:	3f7ff2e4 	.word	0x3f7ff2e4
 8001318:	2000007c 	.word	0x2000007c
 800131c:	200000d6 	.word	0x200000d6
 8001320:	200000d8 	.word	0x200000d8
 8001324:	200000da 	.word	0x200000da
 8001328:	200000dc 	.word	0x200000dc
 800132c:	200000e0 	.word	0x200000e0
 8001330:	200000e4 	.word	0x200000e4
 8001334:	200000bc 	.word	0x200000bc
 8001338:	2000008c 	.word	0x2000008c
 800133c:	08002560 	.word	0x08002560
 8001340:	20000094 	.word	0x20000094

08001344 <config_rcc>:
 */

#include "rcc.h"

void config_rcc()
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
	RCC->CR &= ~RCC_CR_HSEBYP; // choose ceramic oscillator
 8001348:	4b33      	ldr	r3, [pc, #204]	@ (8001418 <config_rcc+0xd4>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	4a32      	ldr	r2, [pc, #200]	@ (8001418 <config_rcc+0xd4>)
 800134e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001352:	6013      	str	r3, [r2, #0]
	RCC->CR |= RCC_CR_HSEON; // Enable HSE clock
 8001354:	4b30      	ldr	r3, [pc, #192]	@ (8001418 <config_rcc+0xd4>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a2f      	ldr	r2, [pc, #188]	@ (8001418 <config_rcc+0xd4>)
 800135a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800135e:	6013      	str	r3, [r2, #0]

	while((RCC->CR & RCC_CR_HSERDY)==0);  // wait for HSE clock to lock
 8001360:	bf00      	nop
 8001362:	4b2d      	ldr	r3, [pc, #180]	@ (8001418 <config_rcc+0xd4>)
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800136a:	2b00      	cmp	r3, #0
 800136c:	d0f9      	beq.n	8001362 <config_rcc+0x1e>

	 FLASH->ACR |= FLASH_ACR_PRFTBE;               // enable prefetch buffer
 800136e:	4b2b      	ldr	r3, [pc, #172]	@ (800141c <config_rcc+0xd8>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	4a2a      	ldr	r2, [pc, #168]	@ (800141c <config_rcc+0xd8>)
 8001374:	f043 0310 	orr.w	r3, r3, #16
 8001378:	6013      	str	r3, [r2, #0]
	 FLASH->ACR &= ~FLASH_ACR_LATENCY;             // clear latency bits
 800137a:	4b28      	ldr	r3, [pc, #160]	@ (800141c <config_rcc+0xd8>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a27      	ldr	r2, [pc, #156]	@ (800141c <config_rcc+0xd8>)
 8001380:	f023 0307 	bic.w	r3, r3, #7
 8001384:	6013      	str	r3, [r2, #0]
	 FLASH->ACR |= FLASH_ACR_LATENCY_1;            // 1 wait state
 8001386:	4b25      	ldr	r3, [pc, #148]	@ (800141c <config_rcc+0xd8>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	4a24      	ldr	r2, [pc, #144]	@ (800141c <config_rcc+0xd8>)
 800138c:	f043 0302 	orr.w	r3, r3, #2
 8001390:	6013      	str	r3, [r2, #0]


	RCC->CFGR |= RCC_CFGR_PLLSRC; // set PREDIV as clock source for PLL
 8001392:	4b21      	ldr	r3, [pc, #132]	@ (8001418 <config_rcc+0xd4>)
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	4a20      	ldr	r2, [pc, #128]	@ (8001418 <config_rcc+0xd4>)
 8001398:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800139c:	6053      	str	r3, [r2, #4]

	RCC->CFGR &= ~RCC_CFGR_PLLMULL;
 800139e:	4b1e      	ldr	r3, [pc, #120]	@ (8001418 <config_rcc+0xd4>)
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	4a1d      	ldr	r2, [pc, #116]	@ (8001418 <config_rcc+0xd4>)
 80013a4:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 80013a8:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_PLLMULL4; // Mul PLL by 4
 80013aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001418 <config_rcc+0xd4>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	4a1a      	ldr	r2, [pc, #104]	@ (8001418 <config_rcc+0xd4>)
 80013b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80013b4:	6053      	str	r3, [r2, #4]

	RCC->CFGR |= (RCC_CFGR_PPRE1_DIV2); // APB1 prescaler div by 2
 80013b6:	4b18      	ldr	r3, [pc, #96]	@ (8001418 <config_rcc+0xd4>)
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	4a17      	ldr	r2, [pc, #92]	@ (8001418 <config_rcc+0xd4>)
 80013bc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80013c0:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= (RCC_CFGR_PPRE2_DIV2); // APB2 prescaler div by 2
 80013c2:	4b15      	ldr	r3, [pc, #84]	@ (8001418 <config_rcc+0xd4>)
 80013c4:	685b      	ldr	r3, [r3, #4]
 80013c6:	4a14      	ldr	r2, [pc, #80]	@ (8001418 <config_rcc+0xd4>)
 80013c8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013cc:	6053      	str	r3, [r2, #4]

	RCC->CR |= RCC_CR_PLLON; // Enable PLL
 80013ce:	4b12      	ldr	r3, [pc, #72]	@ (8001418 <config_rcc+0xd4>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4a11      	ldr	r2, [pc, #68]	@ (8001418 <config_rcc+0xd4>)
 80013d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013d8:	6013      	str	r3, [r2, #0]

	while((RCC->CR & RCC_CR_PLLRDY)==0); // wait for PLL to lock
 80013da:	bf00      	nop
 80013dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001418 <config_rcc+0xd4>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d0f9      	beq.n	80013dc <config_rcc+0x98>

	RCC->CFGR &= ~RCC_CFGR_SW;
 80013e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001418 <config_rcc+0xd4>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	4a0a      	ldr	r2, [pc, #40]	@ (8001418 <config_rcc+0xd4>)
 80013ee:	f023 0303 	bic.w	r3, r3, #3
 80013f2:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_SW_PLL; // Choose PLL as the System Clock
 80013f4:	4b08      	ldr	r3, [pc, #32]	@ (8001418 <config_rcc+0xd4>)
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	4a07      	ldr	r2, [pc, #28]	@ (8001418 <config_rcc+0xd4>)
 80013fa:	f043 0302 	orr.w	r3, r3, #2
 80013fe:	6053      	str	r3, [r2, #4]

	while(!((RCC->CFGR & RCC_CFGR_SWS)== RCC_CFGR_SWS_PLL) );
 8001400:	bf00      	nop
 8001402:	4b05      	ldr	r3, [pc, #20]	@ (8001418 <config_rcc+0xd4>)
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f003 030c 	and.w	r3, r3, #12
 800140a:	2b08      	cmp	r3, #8
 800140c:	d1f9      	bne.n	8001402 <config_rcc+0xbe>
}
 800140e:	bf00      	nop
 8001410:	bf00      	nop
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr
 8001418:	40021000 	.word	0x40021000
 800141c:	40022000 	.word	0x40022000

08001420 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b086      	sub	sp, #24
 8001424:	af00      	add	r7, sp, #0
 8001426:	60f8      	str	r0, [r7, #12]
 8001428:	60b9      	str	r1, [r7, #8]
 800142a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800142c:	2300      	movs	r3, #0
 800142e:	617b      	str	r3, [r7, #20]
 8001430:	e00a      	b.n	8001448 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001432:	f3af 8000 	nop.w
 8001436:	4601      	mov	r1, r0
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	1c5a      	adds	r2, r3, #1
 800143c:	60ba      	str	r2, [r7, #8]
 800143e:	b2ca      	uxtb	r2, r1
 8001440:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	3301      	adds	r3, #1
 8001446:	617b      	str	r3, [r7, #20]
 8001448:	697a      	ldr	r2, [r7, #20]
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	429a      	cmp	r2, r3
 800144e:	dbf0      	blt.n	8001432 <_read+0x12>
  }

  return len;
 8001450:	687b      	ldr	r3, [r7, #4]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3718      	adds	r7, #24
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b086      	sub	sp, #24
 800145e:	af00      	add	r7, sp, #0
 8001460:	60f8      	str	r0, [r7, #12]
 8001462:	60b9      	str	r1, [r7, #8]
 8001464:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
 800146a:	e009      	b.n	8001480 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	1c5a      	adds	r2, r3, #1
 8001470:	60ba      	str	r2, [r7, #8]
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	4618      	mov	r0, r3
 8001476:	f000 f8f1 	bl	800165c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	3301      	adds	r3, #1
 800147e:	617b      	str	r3, [r7, #20]
 8001480:	697a      	ldr	r2, [r7, #20]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	429a      	cmp	r2, r3
 8001486:	dbf1      	blt.n	800146c <_write+0x12>
  }
  return len;
 8001488:	687b      	ldr	r3, [r7, #4]
}
 800148a:	4618      	mov	r0, r3
 800148c:	3718      	adds	r7, #24
 800148e:	46bd      	mov	sp, r7
 8001490:	bd80      	pop	{r7, pc}

08001492 <_close>:

int _close(int file)
{
 8001492:	b480      	push	{r7}
 8001494:	b083      	sub	sp, #12
 8001496:	af00      	add	r7, sp, #0
 8001498:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800149a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800149e:	4618      	mov	r0, r3
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bc80      	pop	{r7}
 80014a6:	4770      	bx	lr

080014a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014b8:	605a      	str	r2, [r3, #4]
  return 0;
 80014ba:	2300      	movs	r3, #0
}
 80014bc:	4618      	mov	r0, r3
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bc80      	pop	{r7}
 80014c4:	4770      	bx	lr

080014c6 <_isatty>:

int _isatty(int file)
{
 80014c6:	b480      	push	{r7}
 80014c8:	b083      	sub	sp, #12
 80014ca:	af00      	add	r7, sp, #0
 80014cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014ce:	2301      	movs	r3, #1
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	370c      	adds	r7, #12
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bc80      	pop	{r7}
 80014d8:	4770      	bx	lr

080014da <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014da:	b480      	push	{r7}
 80014dc:	b085      	sub	sp, #20
 80014de:	af00      	add	r7, sp, #0
 80014e0:	60f8      	str	r0, [r7, #12]
 80014e2:	60b9      	str	r1, [r7, #8]
 80014e4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80014e6:	2300      	movs	r3, #0
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bc80      	pop	{r7}
 80014f0:	4770      	bx	lr
	...

080014f4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b086      	sub	sp, #24
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014fc:	4a14      	ldr	r2, [pc, #80]	@ (8001550 <_sbrk+0x5c>)
 80014fe:	4b15      	ldr	r3, [pc, #84]	@ (8001554 <_sbrk+0x60>)
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001508:	4b13      	ldr	r3, [pc, #76]	@ (8001558 <_sbrk+0x64>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	2b00      	cmp	r3, #0
 800150e:	d102      	bne.n	8001516 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001510:	4b11      	ldr	r3, [pc, #68]	@ (8001558 <_sbrk+0x64>)
 8001512:	4a12      	ldr	r2, [pc, #72]	@ (800155c <_sbrk+0x68>)
 8001514:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001516:	4b10      	ldr	r3, [pc, #64]	@ (8001558 <_sbrk+0x64>)
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4413      	add	r3, r2
 800151e:	693a      	ldr	r2, [r7, #16]
 8001520:	429a      	cmp	r2, r3
 8001522:	d207      	bcs.n	8001534 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001524:	f000 fa3c 	bl	80019a0 <__errno>
 8001528:	4603      	mov	r3, r0
 800152a:	220c      	movs	r2, #12
 800152c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800152e:	f04f 33ff 	mov.w	r3, #4294967295
 8001532:	e009      	b.n	8001548 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001534:	4b08      	ldr	r3, [pc, #32]	@ (8001558 <_sbrk+0x64>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800153a:	4b07      	ldr	r3, [pc, #28]	@ (8001558 <_sbrk+0x64>)
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	4413      	add	r3, r2
 8001542:	4a05      	ldr	r2, [pc, #20]	@ (8001558 <_sbrk+0x64>)
 8001544:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001546:	68fb      	ldr	r3, [r7, #12]
}
 8001548:	4618      	mov	r0, r3
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	20005000 	.word	0x20005000
 8001554:	00000400 	.word	0x00000400
 8001558:	200000e8 	.word	0x200000e8
 800155c:	20000238 	.word	0x20000238

08001560 <uart1_init>:
#include "uart.h"
static uint16_t compute_uart_div(uint32_t pclk, uint32_t buadrate );
static void set_baudrate(USART_TypeDef* USARTx, uint32_t pclk, uint32_t buadrate);

void uart1_init()
{
 8001560:	b580      	push	{r7, lr}
 8001562:	af00      	add	r7, sp, #0
// enable APB2 clock access to GPIOA
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN;
 8001564:	4b1b      	ldr	r3, [pc, #108]	@ (80015d4 <uart1_init+0x74>)
 8001566:	699b      	ldr	r3, [r3, #24]
 8001568:	4a1a      	ldr	r2, [pc, #104]	@ (80015d4 <uart1_init+0x74>)
 800156a:	f043 0304 	orr.w	r3, r3, #4
 800156e:	6193      	str	r3, [r2, #24]

/* Configure PA9 as Alternate fucntion push pull and 50MHz output(MAX) pin*/
	GPIOA->CRH |= (0x3<<4); // MODE[1:0] = 11
 8001570:	4b19      	ldr	r3, [pc, #100]	@ (80015d8 <uart1_init+0x78>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	4a18      	ldr	r2, [pc, #96]	@ (80015d8 <uart1_init+0x78>)
 8001576:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800157a:	6053      	str	r3, [r2, #4]
	GPIOA->CRH &= ~(0x1<<6); // CNF[0] = 0
 800157c:	4b16      	ldr	r3, [pc, #88]	@ (80015d8 <uart1_init+0x78>)
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	4a15      	ldr	r2, [pc, #84]	@ (80015d8 <uart1_init+0x78>)
 8001582:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001586:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= (0x1<<7); // CNF[1] = 1
 8001588:	4b13      	ldr	r3, [pc, #76]	@ (80015d8 <uart1_init+0x78>)
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	4a12      	ldr	r2, [pc, #72]	@ (80015d8 <uart1_init+0x78>)
 800158e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001592:	6053      	str	r3, [r2, #4]

/* Alternate function remap = 0*/
	AFIO->MAPR &= ~(AFIO_MAPR_USART1_REMAP);
 8001594:	4b11      	ldr	r3, [pc, #68]	@ (80015dc <uart1_init+0x7c>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	4a10      	ldr	r2, [pc, #64]	@ (80015dc <uart1_init+0x7c>)
 800159a:	f023 0304 	bic.w	r3, r3, #4
 800159e:	6053      	str	r3, [r2, #4]

/* enable APB2 clock access to USART1 module*/
	RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 80015a0:	4b0c      	ldr	r3, [pc, #48]	@ (80015d4 <uart1_init+0x74>)
 80015a2:	699b      	ldr	r3, [r3, #24]
 80015a4:	4a0b      	ldr	r2, [pc, #44]	@ (80015d4 <uart1_init+0x74>)
 80015a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015aa:	6193      	str	r3, [r2, #24]

/*Configure the required Baudrate */
	set_baudrate(USART1,PCLK1,Baudrate );
 80015ac:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80015b0:	490b      	ldr	r1, [pc, #44]	@ (80015e0 <uart1_init+0x80>)
 80015b2:	480c      	ldr	r0, [pc, #48]	@ (80015e4 <uart1_init+0x84>)
 80015b4:	f000 f82a 	bl	800160c <set_baudrate>

/* Set the transfer direction */
	USART1->CR1 |= USART_CR1_TE;
 80015b8:	4b0a      	ldr	r3, [pc, #40]	@ (80015e4 <uart1_init+0x84>)
 80015ba:	68db      	ldr	r3, [r3, #12]
 80015bc:	4a09      	ldr	r2, [pc, #36]	@ (80015e4 <uart1_init+0x84>)
 80015be:	f043 0308 	orr.w	r3, r3, #8
 80015c2:	60d3      	str	r3, [r2, #12]

/* Enable the uart module */
	USART1->CR1 |= USART_CR1_UE;
 80015c4:	4b07      	ldr	r3, [pc, #28]	@ (80015e4 <uart1_init+0x84>)
 80015c6:	68db      	ldr	r3, [r3, #12]
 80015c8:	4a06      	ldr	r2, [pc, #24]	@ (80015e4 <uart1_init+0x84>)
 80015ca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80015ce:	60d3      	str	r3, [r2, #12]


}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	40021000 	.word	0x40021000
 80015d8:	40010800 	.word	0x40010800
 80015dc:	40010000 	.word	0x40010000
 80015e0:	00f42400 	.word	0x00f42400
 80015e4:	40013800 	.word	0x40013800

080015e8 <compute_uart_div>:

static uint16_t compute_uart_div(uint32_t pclk, uint32_t buadrate)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b083      	sub	sp, #12
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
	return ((pclk +(buadrate/2U))/buadrate);
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	085a      	lsrs	r2, r3, #1
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	441a      	add	r2, r3
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001600:	b29b      	uxth	r3, r3
}
 8001602:	4618      	mov	r0, r3
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr

0800160c <set_baudrate>:
//
//}


static void set_baudrate(USART_TypeDef* USARTx, uint32_t pclk, uint32_t buadrate)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	607a      	str	r2, [r7, #4]
	USARTx->BRR = compute_uart_div(pclk,buadrate);
 8001618:	6879      	ldr	r1, [r7, #4]
 800161a:	68b8      	ldr	r0, [r7, #8]
 800161c:	f7ff ffe4 	bl	80015e8 <compute_uart_div>
 8001620:	4603      	mov	r3, r0
 8001622:	461a      	mov	r2, r3
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	609a      	str	r2, [r3, #8]
}
 8001628:	bf00      	nop
 800162a:	3710      	adds	r7, #16
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <uart_write>:


void uart_write(USART_TypeDef * USARTx, uint8_t data)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	460b      	mov	r3, r1
 800163a:	70fb      	strb	r3, [r7, #3]
	/* wait until Transmit data reg is empty*/
	while((USARTx->SR & USART_SR_TXE)==0){}
 800163c:	bf00      	nop
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001646:	2b00      	cmp	r3, #0
 8001648:	d0f9      	beq.n	800163e <uart_write+0xe>

	/* write to the DR */
	USARTx->DR = (0xFF & data);
 800164a:	78fa      	ldrb	r2, [r7, #3]
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	605a      	str	r2, [r3, #4]
}
 8001650:	bf00      	nop
 8001652:	370c      	adds	r7, #12
 8001654:	46bd      	mov	sp, r7
 8001656:	bc80      	pop	{r7}
 8001658:	4770      	bx	lr
	...

0800165c <__io_putchar>:

int __io_putchar(int ch)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
	uart_write(USART1, ch);
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	b2db      	uxtb	r3, r3
 8001668:	4619      	mov	r1, r3
 800166a:	4804      	ldr	r0, [pc, #16]	@ (800167c <__io_putchar+0x20>)
 800166c:	f7ff ffe0 	bl	8001630 <uart_write>
	return ch;
 8001670:	687b      	ldr	r3, [r7, #4]
}
 8001672:	4618      	mov	r0, r3
 8001674:	3708      	adds	r7, #8
 8001676:	46bd      	mov	sp, r7
 8001678:	bd80      	pop	{r7, pc}
 800167a:	bf00      	nop
 800167c:	40013800 	.word	0x40013800

08001680 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001680:	480d      	ldr	r0, [pc, #52]	@ (80016b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001682:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001684:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001688:	480c      	ldr	r0, [pc, #48]	@ (80016bc <LoopForever+0x6>)
  ldr r1, =_edata
 800168a:	490d      	ldr	r1, [pc, #52]	@ (80016c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800168c:	4a0d      	ldr	r2, [pc, #52]	@ (80016c4 <LoopForever+0xe>)
  movs r3, #0
 800168e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001690:	e002      	b.n	8001698 <LoopCopyDataInit>

08001692 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001692:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001694:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001696:	3304      	adds	r3, #4

08001698 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001698:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800169a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800169c:	d3f9      	bcc.n	8001692 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800169e:	4a0a      	ldr	r2, [pc, #40]	@ (80016c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016a0:	4c0a      	ldr	r4, [pc, #40]	@ (80016cc <LoopForever+0x16>)
  movs r3, #0
 80016a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016a4:	e001      	b.n	80016aa <LoopFillZerobss>

080016a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016a8:	3204      	adds	r2, #4

080016aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016ac:	d3fb      	bcc.n	80016a6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80016ae:	f000 f97d 	bl	80019ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016b2:	f7ff fd75 	bl	80011a0 <main>

080016b6 <LoopForever>:

LoopForever:
  b LoopForever
 80016b6:	e7fe      	b.n	80016b6 <LoopForever>
  ldr   r0, =_estack
 80016b8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 80016bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016c0:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80016c4:	080025ac 	.word	0x080025ac
  ldr r2, =_sbss
 80016c8:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80016cc:	20000238 	.word	0x20000238

080016d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016d0:	e7fe      	b.n	80016d0 <ADC1_2_IRQHandler>
	...

080016d4 <std>:
 80016d4:	2300      	movs	r3, #0
 80016d6:	b510      	push	{r4, lr}
 80016d8:	4604      	mov	r4, r0
 80016da:	e9c0 3300 	strd	r3, r3, [r0]
 80016de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80016e2:	6083      	str	r3, [r0, #8]
 80016e4:	8181      	strh	r1, [r0, #12]
 80016e6:	6643      	str	r3, [r0, #100]	@ 0x64
 80016e8:	81c2      	strh	r2, [r0, #14]
 80016ea:	6183      	str	r3, [r0, #24]
 80016ec:	4619      	mov	r1, r3
 80016ee:	2208      	movs	r2, #8
 80016f0:	305c      	adds	r0, #92	@ 0x5c
 80016f2:	f000 f906 	bl	8001902 <memset>
 80016f6:	4b0d      	ldr	r3, [pc, #52]	@ (800172c <std+0x58>)
 80016f8:	6224      	str	r4, [r4, #32]
 80016fa:	6263      	str	r3, [r4, #36]	@ 0x24
 80016fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001730 <std+0x5c>)
 80016fe:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001700:	4b0c      	ldr	r3, [pc, #48]	@ (8001734 <std+0x60>)
 8001702:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001704:	4b0c      	ldr	r3, [pc, #48]	@ (8001738 <std+0x64>)
 8001706:	6323      	str	r3, [r4, #48]	@ 0x30
 8001708:	4b0c      	ldr	r3, [pc, #48]	@ (800173c <std+0x68>)
 800170a:	429c      	cmp	r4, r3
 800170c:	d006      	beq.n	800171c <std+0x48>
 800170e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001712:	4294      	cmp	r4, r2
 8001714:	d002      	beq.n	800171c <std+0x48>
 8001716:	33d0      	adds	r3, #208	@ 0xd0
 8001718:	429c      	cmp	r4, r3
 800171a:	d105      	bne.n	8001728 <std+0x54>
 800171c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001720:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001724:	f000 b966 	b.w	80019f4 <__retarget_lock_init_recursive>
 8001728:	bd10      	pop	{r4, pc}
 800172a:	bf00      	nop
 800172c:	0800187d 	.word	0x0800187d
 8001730:	0800189f 	.word	0x0800189f
 8001734:	080018d7 	.word	0x080018d7
 8001738:	080018fb 	.word	0x080018fb
 800173c:	200000ec 	.word	0x200000ec

08001740 <stdio_exit_handler>:
 8001740:	4a02      	ldr	r2, [pc, #8]	@ (800174c <stdio_exit_handler+0xc>)
 8001742:	4903      	ldr	r1, [pc, #12]	@ (8001750 <stdio_exit_handler+0x10>)
 8001744:	4803      	ldr	r0, [pc, #12]	@ (8001754 <stdio_exit_handler+0x14>)
 8001746:	f000 b869 	b.w	800181c <_fwalk_sglue>
 800174a:	bf00      	nop
 800174c:	20000000 	.word	0x20000000
 8001750:	0800228d 	.word	0x0800228d
 8001754:	20000010 	.word	0x20000010

08001758 <cleanup_stdio>:
 8001758:	6841      	ldr	r1, [r0, #4]
 800175a:	4b0c      	ldr	r3, [pc, #48]	@ (800178c <cleanup_stdio+0x34>)
 800175c:	b510      	push	{r4, lr}
 800175e:	4299      	cmp	r1, r3
 8001760:	4604      	mov	r4, r0
 8001762:	d001      	beq.n	8001768 <cleanup_stdio+0x10>
 8001764:	f000 fd92 	bl	800228c <_fflush_r>
 8001768:	68a1      	ldr	r1, [r4, #8]
 800176a:	4b09      	ldr	r3, [pc, #36]	@ (8001790 <cleanup_stdio+0x38>)
 800176c:	4299      	cmp	r1, r3
 800176e:	d002      	beq.n	8001776 <cleanup_stdio+0x1e>
 8001770:	4620      	mov	r0, r4
 8001772:	f000 fd8b 	bl	800228c <_fflush_r>
 8001776:	68e1      	ldr	r1, [r4, #12]
 8001778:	4b06      	ldr	r3, [pc, #24]	@ (8001794 <cleanup_stdio+0x3c>)
 800177a:	4299      	cmp	r1, r3
 800177c:	d004      	beq.n	8001788 <cleanup_stdio+0x30>
 800177e:	4620      	mov	r0, r4
 8001780:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001784:	f000 bd82 	b.w	800228c <_fflush_r>
 8001788:	bd10      	pop	{r4, pc}
 800178a:	bf00      	nop
 800178c:	200000ec 	.word	0x200000ec
 8001790:	20000154 	.word	0x20000154
 8001794:	200001bc 	.word	0x200001bc

08001798 <global_stdio_init.part.0>:
 8001798:	b510      	push	{r4, lr}
 800179a:	4b0b      	ldr	r3, [pc, #44]	@ (80017c8 <global_stdio_init.part.0+0x30>)
 800179c:	4c0b      	ldr	r4, [pc, #44]	@ (80017cc <global_stdio_init.part.0+0x34>)
 800179e:	4a0c      	ldr	r2, [pc, #48]	@ (80017d0 <global_stdio_init.part.0+0x38>)
 80017a0:	4620      	mov	r0, r4
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	2104      	movs	r1, #4
 80017a6:	2200      	movs	r2, #0
 80017a8:	f7ff ff94 	bl	80016d4 <std>
 80017ac:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80017b0:	2201      	movs	r2, #1
 80017b2:	2109      	movs	r1, #9
 80017b4:	f7ff ff8e 	bl	80016d4 <std>
 80017b8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80017bc:	2202      	movs	r2, #2
 80017be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017c2:	2112      	movs	r1, #18
 80017c4:	f7ff bf86 	b.w	80016d4 <std>
 80017c8:	20000224 	.word	0x20000224
 80017cc:	200000ec 	.word	0x200000ec
 80017d0:	08001741 	.word	0x08001741

080017d4 <__sfp_lock_acquire>:
 80017d4:	4801      	ldr	r0, [pc, #4]	@ (80017dc <__sfp_lock_acquire+0x8>)
 80017d6:	f000 b90e 	b.w	80019f6 <__retarget_lock_acquire_recursive>
 80017da:	bf00      	nop
 80017dc:	2000022d 	.word	0x2000022d

080017e0 <__sfp_lock_release>:
 80017e0:	4801      	ldr	r0, [pc, #4]	@ (80017e8 <__sfp_lock_release+0x8>)
 80017e2:	f000 b909 	b.w	80019f8 <__retarget_lock_release_recursive>
 80017e6:	bf00      	nop
 80017e8:	2000022d 	.word	0x2000022d

080017ec <__sinit>:
 80017ec:	b510      	push	{r4, lr}
 80017ee:	4604      	mov	r4, r0
 80017f0:	f7ff fff0 	bl	80017d4 <__sfp_lock_acquire>
 80017f4:	6a23      	ldr	r3, [r4, #32]
 80017f6:	b11b      	cbz	r3, 8001800 <__sinit+0x14>
 80017f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80017fc:	f7ff bff0 	b.w	80017e0 <__sfp_lock_release>
 8001800:	4b04      	ldr	r3, [pc, #16]	@ (8001814 <__sinit+0x28>)
 8001802:	6223      	str	r3, [r4, #32]
 8001804:	4b04      	ldr	r3, [pc, #16]	@ (8001818 <__sinit+0x2c>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d1f5      	bne.n	80017f8 <__sinit+0xc>
 800180c:	f7ff ffc4 	bl	8001798 <global_stdio_init.part.0>
 8001810:	e7f2      	b.n	80017f8 <__sinit+0xc>
 8001812:	bf00      	nop
 8001814:	08001759 	.word	0x08001759
 8001818:	20000224 	.word	0x20000224

0800181c <_fwalk_sglue>:
 800181c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001820:	4607      	mov	r7, r0
 8001822:	4688      	mov	r8, r1
 8001824:	4614      	mov	r4, r2
 8001826:	2600      	movs	r6, #0
 8001828:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800182c:	f1b9 0901 	subs.w	r9, r9, #1
 8001830:	d505      	bpl.n	800183e <_fwalk_sglue+0x22>
 8001832:	6824      	ldr	r4, [r4, #0]
 8001834:	2c00      	cmp	r4, #0
 8001836:	d1f7      	bne.n	8001828 <_fwalk_sglue+0xc>
 8001838:	4630      	mov	r0, r6
 800183a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800183e:	89ab      	ldrh	r3, [r5, #12]
 8001840:	2b01      	cmp	r3, #1
 8001842:	d907      	bls.n	8001854 <_fwalk_sglue+0x38>
 8001844:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001848:	3301      	adds	r3, #1
 800184a:	d003      	beq.n	8001854 <_fwalk_sglue+0x38>
 800184c:	4629      	mov	r1, r5
 800184e:	4638      	mov	r0, r7
 8001850:	47c0      	blx	r8
 8001852:	4306      	orrs	r6, r0
 8001854:	3568      	adds	r5, #104	@ 0x68
 8001856:	e7e9      	b.n	800182c <_fwalk_sglue+0x10>

08001858 <iprintf>:
 8001858:	b40f      	push	{r0, r1, r2, r3}
 800185a:	b507      	push	{r0, r1, r2, lr}
 800185c:	4906      	ldr	r1, [pc, #24]	@ (8001878 <iprintf+0x20>)
 800185e:	ab04      	add	r3, sp, #16
 8001860:	6808      	ldr	r0, [r1, #0]
 8001862:	f853 2b04 	ldr.w	r2, [r3], #4
 8001866:	6881      	ldr	r1, [r0, #8]
 8001868:	9301      	str	r3, [sp, #4]
 800186a:	f000 f9e5 	bl	8001c38 <_vfiprintf_r>
 800186e:	b003      	add	sp, #12
 8001870:	f85d eb04 	ldr.w	lr, [sp], #4
 8001874:	b004      	add	sp, #16
 8001876:	4770      	bx	lr
 8001878:	2000000c 	.word	0x2000000c

0800187c <__sread>:
 800187c:	b510      	push	{r4, lr}
 800187e:	460c      	mov	r4, r1
 8001880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001884:	f000 f868 	bl	8001958 <_read_r>
 8001888:	2800      	cmp	r0, #0
 800188a:	bfab      	itete	ge
 800188c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800188e:	89a3      	ldrhlt	r3, [r4, #12]
 8001890:	181b      	addge	r3, r3, r0
 8001892:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001896:	bfac      	ite	ge
 8001898:	6563      	strge	r3, [r4, #84]	@ 0x54
 800189a:	81a3      	strhlt	r3, [r4, #12]
 800189c:	bd10      	pop	{r4, pc}

0800189e <__swrite>:
 800189e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018a2:	461f      	mov	r7, r3
 80018a4:	898b      	ldrh	r3, [r1, #12]
 80018a6:	4605      	mov	r5, r0
 80018a8:	05db      	lsls	r3, r3, #23
 80018aa:	460c      	mov	r4, r1
 80018ac:	4616      	mov	r6, r2
 80018ae:	d505      	bpl.n	80018bc <__swrite+0x1e>
 80018b0:	2302      	movs	r3, #2
 80018b2:	2200      	movs	r2, #0
 80018b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80018b8:	f000 f83c 	bl	8001934 <_lseek_r>
 80018bc:	89a3      	ldrh	r3, [r4, #12]
 80018be:	4632      	mov	r2, r6
 80018c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80018c4:	81a3      	strh	r3, [r4, #12]
 80018c6:	4628      	mov	r0, r5
 80018c8:	463b      	mov	r3, r7
 80018ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80018ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80018d2:	f000 b853 	b.w	800197c <_write_r>

080018d6 <__sseek>:
 80018d6:	b510      	push	{r4, lr}
 80018d8:	460c      	mov	r4, r1
 80018da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80018de:	f000 f829 	bl	8001934 <_lseek_r>
 80018e2:	1c43      	adds	r3, r0, #1
 80018e4:	89a3      	ldrh	r3, [r4, #12]
 80018e6:	bf15      	itete	ne
 80018e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80018ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80018ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80018f2:	81a3      	strheq	r3, [r4, #12]
 80018f4:	bf18      	it	ne
 80018f6:	81a3      	strhne	r3, [r4, #12]
 80018f8:	bd10      	pop	{r4, pc}

080018fa <__sclose>:
 80018fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80018fe:	f000 b809 	b.w	8001914 <_close_r>

08001902 <memset>:
 8001902:	4603      	mov	r3, r0
 8001904:	4402      	add	r2, r0
 8001906:	4293      	cmp	r3, r2
 8001908:	d100      	bne.n	800190c <memset+0xa>
 800190a:	4770      	bx	lr
 800190c:	f803 1b01 	strb.w	r1, [r3], #1
 8001910:	e7f9      	b.n	8001906 <memset+0x4>
	...

08001914 <_close_r>:
 8001914:	b538      	push	{r3, r4, r5, lr}
 8001916:	2300      	movs	r3, #0
 8001918:	4d05      	ldr	r5, [pc, #20]	@ (8001930 <_close_r+0x1c>)
 800191a:	4604      	mov	r4, r0
 800191c:	4608      	mov	r0, r1
 800191e:	602b      	str	r3, [r5, #0]
 8001920:	f7ff fdb7 	bl	8001492 <_close>
 8001924:	1c43      	adds	r3, r0, #1
 8001926:	d102      	bne.n	800192e <_close_r+0x1a>
 8001928:	682b      	ldr	r3, [r5, #0]
 800192a:	b103      	cbz	r3, 800192e <_close_r+0x1a>
 800192c:	6023      	str	r3, [r4, #0]
 800192e:	bd38      	pop	{r3, r4, r5, pc}
 8001930:	20000228 	.word	0x20000228

08001934 <_lseek_r>:
 8001934:	b538      	push	{r3, r4, r5, lr}
 8001936:	4604      	mov	r4, r0
 8001938:	4608      	mov	r0, r1
 800193a:	4611      	mov	r1, r2
 800193c:	2200      	movs	r2, #0
 800193e:	4d05      	ldr	r5, [pc, #20]	@ (8001954 <_lseek_r+0x20>)
 8001940:	602a      	str	r2, [r5, #0]
 8001942:	461a      	mov	r2, r3
 8001944:	f7ff fdc9 	bl	80014da <_lseek>
 8001948:	1c43      	adds	r3, r0, #1
 800194a:	d102      	bne.n	8001952 <_lseek_r+0x1e>
 800194c:	682b      	ldr	r3, [r5, #0]
 800194e:	b103      	cbz	r3, 8001952 <_lseek_r+0x1e>
 8001950:	6023      	str	r3, [r4, #0]
 8001952:	bd38      	pop	{r3, r4, r5, pc}
 8001954:	20000228 	.word	0x20000228

08001958 <_read_r>:
 8001958:	b538      	push	{r3, r4, r5, lr}
 800195a:	4604      	mov	r4, r0
 800195c:	4608      	mov	r0, r1
 800195e:	4611      	mov	r1, r2
 8001960:	2200      	movs	r2, #0
 8001962:	4d05      	ldr	r5, [pc, #20]	@ (8001978 <_read_r+0x20>)
 8001964:	602a      	str	r2, [r5, #0]
 8001966:	461a      	mov	r2, r3
 8001968:	f7ff fd5a 	bl	8001420 <_read>
 800196c:	1c43      	adds	r3, r0, #1
 800196e:	d102      	bne.n	8001976 <_read_r+0x1e>
 8001970:	682b      	ldr	r3, [r5, #0]
 8001972:	b103      	cbz	r3, 8001976 <_read_r+0x1e>
 8001974:	6023      	str	r3, [r4, #0]
 8001976:	bd38      	pop	{r3, r4, r5, pc}
 8001978:	20000228 	.word	0x20000228

0800197c <_write_r>:
 800197c:	b538      	push	{r3, r4, r5, lr}
 800197e:	4604      	mov	r4, r0
 8001980:	4608      	mov	r0, r1
 8001982:	4611      	mov	r1, r2
 8001984:	2200      	movs	r2, #0
 8001986:	4d05      	ldr	r5, [pc, #20]	@ (800199c <_write_r+0x20>)
 8001988:	602a      	str	r2, [r5, #0]
 800198a:	461a      	mov	r2, r3
 800198c:	f7ff fd65 	bl	800145a <_write>
 8001990:	1c43      	adds	r3, r0, #1
 8001992:	d102      	bne.n	800199a <_write_r+0x1e>
 8001994:	682b      	ldr	r3, [r5, #0]
 8001996:	b103      	cbz	r3, 800199a <_write_r+0x1e>
 8001998:	6023      	str	r3, [r4, #0]
 800199a:	bd38      	pop	{r3, r4, r5, pc}
 800199c:	20000228 	.word	0x20000228

080019a0 <__errno>:
 80019a0:	4b01      	ldr	r3, [pc, #4]	@ (80019a8 <__errno+0x8>)
 80019a2:	6818      	ldr	r0, [r3, #0]
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	2000000c 	.word	0x2000000c

080019ac <__libc_init_array>:
 80019ac:	b570      	push	{r4, r5, r6, lr}
 80019ae:	2600      	movs	r6, #0
 80019b0:	4d0c      	ldr	r5, [pc, #48]	@ (80019e4 <__libc_init_array+0x38>)
 80019b2:	4c0d      	ldr	r4, [pc, #52]	@ (80019e8 <__libc_init_array+0x3c>)
 80019b4:	1b64      	subs	r4, r4, r5
 80019b6:	10a4      	asrs	r4, r4, #2
 80019b8:	42a6      	cmp	r6, r4
 80019ba:	d109      	bne.n	80019d0 <__libc_init_array+0x24>
 80019bc:	f000 fdc4 	bl	8002548 <_init>
 80019c0:	2600      	movs	r6, #0
 80019c2:	4d0a      	ldr	r5, [pc, #40]	@ (80019ec <__libc_init_array+0x40>)
 80019c4:	4c0a      	ldr	r4, [pc, #40]	@ (80019f0 <__libc_init_array+0x44>)
 80019c6:	1b64      	subs	r4, r4, r5
 80019c8:	10a4      	asrs	r4, r4, #2
 80019ca:	42a6      	cmp	r6, r4
 80019cc:	d105      	bne.n	80019da <__libc_init_array+0x2e>
 80019ce:	bd70      	pop	{r4, r5, r6, pc}
 80019d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80019d4:	4798      	blx	r3
 80019d6:	3601      	adds	r6, #1
 80019d8:	e7ee      	b.n	80019b8 <__libc_init_array+0xc>
 80019da:	f855 3b04 	ldr.w	r3, [r5], #4
 80019de:	4798      	blx	r3
 80019e0:	3601      	adds	r6, #1
 80019e2:	e7f2      	b.n	80019ca <__libc_init_array+0x1e>
 80019e4:	080025a4 	.word	0x080025a4
 80019e8:	080025a4 	.word	0x080025a4
 80019ec:	080025a4 	.word	0x080025a4
 80019f0:	080025a8 	.word	0x080025a8

080019f4 <__retarget_lock_init_recursive>:
 80019f4:	4770      	bx	lr

080019f6 <__retarget_lock_acquire_recursive>:
 80019f6:	4770      	bx	lr

080019f8 <__retarget_lock_release_recursive>:
 80019f8:	4770      	bx	lr
	...

080019fc <_free_r>:
 80019fc:	b538      	push	{r3, r4, r5, lr}
 80019fe:	4605      	mov	r5, r0
 8001a00:	2900      	cmp	r1, #0
 8001a02:	d040      	beq.n	8001a86 <_free_r+0x8a>
 8001a04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001a08:	1f0c      	subs	r4, r1, #4
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	bfb8      	it	lt
 8001a0e:	18e4      	addlt	r4, r4, r3
 8001a10:	f000 f8de 	bl	8001bd0 <__malloc_lock>
 8001a14:	4a1c      	ldr	r2, [pc, #112]	@ (8001a88 <_free_r+0x8c>)
 8001a16:	6813      	ldr	r3, [r2, #0]
 8001a18:	b933      	cbnz	r3, 8001a28 <_free_r+0x2c>
 8001a1a:	6063      	str	r3, [r4, #4]
 8001a1c:	6014      	str	r4, [r2, #0]
 8001a1e:	4628      	mov	r0, r5
 8001a20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001a24:	f000 b8da 	b.w	8001bdc <__malloc_unlock>
 8001a28:	42a3      	cmp	r3, r4
 8001a2a:	d908      	bls.n	8001a3e <_free_r+0x42>
 8001a2c:	6820      	ldr	r0, [r4, #0]
 8001a2e:	1821      	adds	r1, r4, r0
 8001a30:	428b      	cmp	r3, r1
 8001a32:	bf01      	itttt	eq
 8001a34:	6819      	ldreq	r1, [r3, #0]
 8001a36:	685b      	ldreq	r3, [r3, #4]
 8001a38:	1809      	addeq	r1, r1, r0
 8001a3a:	6021      	streq	r1, [r4, #0]
 8001a3c:	e7ed      	b.n	8001a1a <_free_r+0x1e>
 8001a3e:	461a      	mov	r2, r3
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	b10b      	cbz	r3, 8001a48 <_free_r+0x4c>
 8001a44:	42a3      	cmp	r3, r4
 8001a46:	d9fa      	bls.n	8001a3e <_free_r+0x42>
 8001a48:	6811      	ldr	r1, [r2, #0]
 8001a4a:	1850      	adds	r0, r2, r1
 8001a4c:	42a0      	cmp	r0, r4
 8001a4e:	d10b      	bne.n	8001a68 <_free_r+0x6c>
 8001a50:	6820      	ldr	r0, [r4, #0]
 8001a52:	4401      	add	r1, r0
 8001a54:	1850      	adds	r0, r2, r1
 8001a56:	4283      	cmp	r3, r0
 8001a58:	6011      	str	r1, [r2, #0]
 8001a5a:	d1e0      	bne.n	8001a1e <_free_r+0x22>
 8001a5c:	6818      	ldr	r0, [r3, #0]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	4408      	add	r0, r1
 8001a62:	6010      	str	r0, [r2, #0]
 8001a64:	6053      	str	r3, [r2, #4]
 8001a66:	e7da      	b.n	8001a1e <_free_r+0x22>
 8001a68:	d902      	bls.n	8001a70 <_free_r+0x74>
 8001a6a:	230c      	movs	r3, #12
 8001a6c:	602b      	str	r3, [r5, #0]
 8001a6e:	e7d6      	b.n	8001a1e <_free_r+0x22>
 8001a70:	6820      	ldr	r0, [r4, #0]
 8001a72:	1821      	adds	r1, r4, r0
 8001a74:	428b      	cmp	r3, r1
 8001a76:	bf01      	itttt	eq
 8001a78:	6819      	ldreq	r1, [r3, #0]
 8001a7a:	685b      	ldreq	r3, [r3, #4]
 8001a7c:	1809      	addeq	r1, r1, r0
 8001a7e:	6021      	streq	r1, [r4, #0]
 8001a80:	6063      	str	r3, [r4, #4]
 8001a82:	6054      	str	r4, [r2, #4]
 8001a84:	e7cb      	b.n	8001a1e <_free_r+0x22>
 8001a86:	bd38      	pop	{r3, r4, r5, pc}
 8001a88:	20000234 	.word	0x20000234

08001a8c <sbrk_aligned>:
 8001a8c:	b570      	push	{r4, r5, r6, lr}
 8001a8e:	4e0f      	ldr	r6, [pc, #60]	@ (8001acc <sbrk_aligned+0x40>)
 8001a90:	460c      	mov	r4, r1
 8001a92:	6831      	ldr	r1, [r6, #0]
 8001a94:	4605      	mov	r5, r0
 8001a96:	b911      	cbnz	r1, 8001a9e <sbrk_aligned+0x12>
 8001a98:	f000 fcb4 	bl	8002404 <_sbrk_r>
 8001a9c:	6030      	str	r0, [r6, #0]
 8001a9e:	4621      	mov	r1, r4
 8001aa0:	4628      	mov	r0, r5
 8001aa2:	f000 fcaf 	bl	8002404 <_sbrk_r>
 8001aa6:	1c43      	adds	r3, r0, #1
 8001aa8:	d103      	bne.n	8001ab2 <sbrk_aligned+0x26>
 8001aaa:	f04f 34ff 	mov.w	r4, #4294967295
 8001aae:	4620      	mov	r0, r4
 8001ab0:	bd70      	pop	{r4, r5, r6, pc}
 8001ab2:	1cc4      	adds	r4, r0, #3
 8001ab4:	f024 0403 	bic.w	r4, r4, #3
 8001ab8:	42a0      	cmp	r0, r4
 8001aba:	d0f8      	beq.n	8001aae <sbrk_aligned+0x22>
 8001abc:	1a21      	subs	r1, r4, r0
 8001abe:	4628      	mov	r0, r5
 8001ac0:	f000 fca0 	bl	8002404 <_sbrk_r>
 8001ac4:	3001      	adds	r0, #1
 8001ac6:	d1f2      	bne.n	8001aae <sbrk_aligned+0x22>
 8001ac8:	e7ef      	b.n	8001aaa <sbrk_aligned+0x1e>
 8001aca:	bf00      	nop
 8001acc:	20000230 	.word	0x20000230

08001ad0 <_malloc_r>:
 8001ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001ad4:	1ccd      	adds	r5, r1, #3
 8001ad6:	f025 0503 	bic.w	r5, r5, #3
 8001ada:	3508      	adds	r5, #8
 8001adc:	2d0c      	cmp	r5, #12
 8001ade:	bf38      	it	cc
 8001ae0:	250c      	movcc	r5, #12
 8001ae2:	2d00      	cmp	r5, #0
 8001ae4:	4606      	mov	r6, r0
 8001ae6:	db01      	blt.n	8001aec <_malloc_r+0x1c>
 8001ae8:	42a9      	cmp	r1, r5
 8001aea:	d904      	bls.n	8001af6 <_malloc_r+0x26>
 8001aec:	230c      	movs	r3, #12
 8001aee:	6033      	str	r3, [r6, #0]
 8001af0:	2000      	movs	r0, #0
 8001af2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001af6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001bcc <_malloc_r+0xfc>
 8001afa:	f000 f869 	bl	8001bd0 <__malloc_lock>
 8001afe:	f8d8 3000 	ldr.w	r3, [r8]
 8001b02:	461c      	mov	r4, r3
 8001b04:	bb44      	cbnz	r4, 8001b58 <_malloc_r+0x88>
 8001b06:	4629      	mov	r1, r5
 8001b08:	4630      	mov	r0, r6
 8001b0a:	f7ff ffbf 	bl	8001a8c <sbrk_aligned>
 8001b0e:	1c43      	adds	r3, r0, #1
 8001b10:	4604      	mov	r4, r0
 8001b12:	d158      	bne.n	8001bc6 <_malloc_r+0xf6>
 8001b14:	f8d8 4000 	ldr.w	r4, [r8]
 8001b18:	4627      	mov	r7, r4
 8001b1a:	2f00      	cmp	r7, #0
 8001b1c:	d143      	bne.n	8001ba6 <_malloc_r+0xd6>
 8001b1e:	2c00      	cmp	r4, #0
 8001b20:	d04b      	beq.n	8001bba <_malloc_r+0xea>
 8001b22:	6823      	ldr	r3, [r4, #0]
 8001b24:	4639      	mov	r1, r7
 8001b26:	4630      	mov	r0, r6
 8001b28:	eb04 0903 	add.w	r9, r4, r3
 8001b2c:	f000 fc6a 	bl	8002404 <_sbrk_r>
 8001b30:	4581      	cmp	r9, r0
 8001b32:	d142      	bne.n	8001bba <_malloc_r+0xea>
 8001b34:	6821      	ldr	r1, [r4, #0]
 8001b36:	4630      	mov	r0, r6
 8001b38:	1a6d      	subs	r5, r5, r1
 8001b3a:	4629      	mov	r1, r5
 8001b3c:	f7ff ffa6 	bl	8001a8c <sbrk_aligned>
 8001b40:	3001      	adds	r0, #1
 8001b42:	d03a      	beq.n	8001bba <_malloc_r+0xea>
 8001b44:	6823      	ldr	r3, [r4, #0]
 8001b46:	442b      	add	r3, r5
 8001b48:	6023      	str	r3, [r4, #0]
 8001b4a:	f8d8 3000 	ldr.w	r3, [r8]
 8001b4e:	685a      	ldr	r2, [r3, #4]
 8001b50:	bb62      	cbnz	r2, 8001bac <_malloc_r+0xdc>
 8001b52:	f8c8 7000 	str.w	r7, [r8]
 8001b56:	e00f      	b.n	8001b78 <_malloc_r+0xa8>
 8001b58:	6822      	ldr	r2, [r4, #0]
 8001b5a:	1b52      	subs	r2, r2, r5
 8001b5c:	d420      	bmi.n	8001ba0 <_malloc_r+0xd0>
 8001b5e:	2a0b      	cmp	r2, #11
 8001b60:	d917      	bls.n	8001b92 <_malloc_r+0xc2>
 8001b62:	1961      	adds	r1, r4, r5
 8001b64:	42a3      	cmp	r3, r4
 8001b66:	6025      	str	r5, [r4, #0]
 8001b68:	bf18      	it	ne
 8001b6a:	6059      	strne	r1, [r3, #4]
 8001b6c:	6863      	ldr	r3, [r4, #4]
 8001b6e:	bf08      	it	eq
 8001b70:	f8c8 1000 	streq.w	r1, [r8]
 8001b74:	5162      	str	r2, [r4, r5]
 8001b76:	604b      	str	r3, [r1, #4]
 8001b78:	4630      	mov	r0, r6
 8001b7a:	f000 f82f 	bl	8001bdc <__malloc_unlock>
 8001b7e:	f104 000b 	add.w	r0, r4, #11
 8001b82:	1d23      	adds	r3, r4, #4
 8001b84:	f020 0007 	bic.w	r0, r0, #7
 8001b88:	1ac2      	subs	r2, r0, r3
 8001b8a:	bf1c      	itt	ne
 8001b8c:	1a1b      	subne	r3, r3, r0
 8001b8e:	50a3      	strne	r3, [r4, r2]
 8001b90:	e7af      	b.n	8001af2 <_malloc_r+0x22>
 8001b92:	6862      	ldr	r2, [r4, #4]
 8001b94:	42a3      	cmp	r3, r4
 8001b96:	bf0c      	ite	eq
 8001b98:	f8c8 2000 	streq.w	r2, [r8]
 8001b9c:	605a      	strne	r2, [r3, #4]
 8001b9e:	e7eb      	b.n	8001b78 <_malloc_r+0xa8>
 8001ba0:	4623      	mov	r3, r4
 8001ba2:	6864      	ldr	r4, [r4, #4]
 8001ba4:	e7ae      	b.n	8001b04 <_malloc_r+0x34>
 8001ba6:	463c      	mov	r4, r7
 8001ba8:	687f      	ldr	r7, [r7, #4]
 8001baa:	e7b6      	b.n	8001b1a <_malloc_r+0x4a>
 8001bac:	461a      	mov	r2, r3
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	42a3      	cmp	r3, r4
 8001bb2:	d1fb      	bne.n	8001bac <_malloc_r+0xdc>
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	6053      	str	r3, [r2, #4]
 8001bb8:	e7de      	b.n	8001b78 <_malloc_r+0xa8>
 8001bba:	230c      	movs	r3, #12
 8001bbc:	4630      	mov	r0, r6
 8001bbe:	6033      	str	r3, [r6, #0]
 8001bc0:	f000 f80c 	bl	8001bdc <__malloc_unlock>
 8001bc4:	e794      	b.n	8001af0 <_malloc_r+0x20>
 8001bc6:	6005      	str	r5, [r0, #0]
 8001bc8:	e7d6      	b.n	8001b78 <_malloc_r+0xa8>
 8001bca:	bf00      	nop
 8001bcc:	20000234 	.word	0x20000234

08001bd0 <__malloc_lock>:
 8001bd0:	4801      	ldr	r0, [pc, #4]	@ (8001bd8 <__malloc_lock+0x8>)
 8001bd2:	f7ff bf10 	b.w	80019f6 <__retarget_lock_acquire_recursive>
 8001bd6:	bf00      	nop
 8001bd8:	2000022c 	.word	0x2000022c

08001bdc <__malloc_unlock>:
 8001bdc:	4801      	ldr	r0, [pc, #4]	@ (8001be4 <__malloc_unlock+0x8>)
 8001bde:	f7ff bf0b 	b.w	80019f8 <__retarget_lock_release_recursive>
 8001be2:	bf00      	nop
 8001be4:	2000022c 	.word	0x2000022c

08001be8 <__sfputc_r>:
 8001be8:	6893      	ldr	r3, [r2, #8]
 8001bea:	b410      	push	{r4}
 8001bec:	3b01      	subs	r3, #1
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	6093      	str	r3, [r2, #8]
 8001bf2:	da07      	bge.n	8001c04 <__sfputc_r+0x1c>
 8001bf4:	6994      	ldr	r4, [r2, #24]
 8001bf6:	42a3      	cmp	r3, r4
 8001bf8:	db01      	blt.n	8001bfe <__sfputc_r+0x16>
 8001bfa:	290a      	cmp	r1, #10
 8001bfc:	d102      	bne.n	8001c04 <__sfputc_r+0x1c>
 8001bfe:	bc10      	pop	{r4}
 8001c00:	f000 bb6c 	b.w	80022dc <__swbuf_r>
 8001c04:	6813      	ldr	r3, [r2, #0]
 8001c06:	1c58      	adds	r0, r3, #1
 8001c08:	6010      	str	r0, [r2, #0]
 8001c0a:	7019      	strb	r1, [r3, #0]
 8001c0c:	4608      	mov	r0, r1
 8001c0e:	bc10      	pop	{r4}
 8001c10:	4770      	bx	lr

08001c12 <__sfputs_r>:
 8001c12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c14:	4606      	mov	r6, r0
 8001c16:	460f      	mov	r7, r1
 8001c18:	4614      	mov	r4, r2
 8001c1a:	18d5      	adds	r5, r2, r3
 8001c1c:	42ac      	cmp	r4, r5
 8001c1e:	d101      	bne.n	8001c24 <__sfputs_r+0x12>
 8001c20:	2000      	movs	r0, #0
 8001c22:	e007      	b.n	8001c34 <__sfputs_r+0x22>
 8001c24:	463a      	mov	r2, r7
 8001c26:	4630      	mov	r0, r6
 8001c28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c2c:	f7ff ffdc 	bl	8001be8 <__sfputc_r>
 8001c30:	1c43      	adds	r3, r0, #1
 8001c32:	d1f3      	bne.n	8001c1c <__sfputs_r+0xa>
 8001c34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001c38 <_vfiprintf_r>:
 8001c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c3c:	460d      	mov	r5, r1
 8001c3e:	4614      	mov	r4, r2
 8001c40:	4698      	mov	r8, r3
 8001c42:	4606      	mov	r6, r0
 8001c44:	b09d      	sub	sp, #116	@ 0x74
 8001c46:	b118      	cbz	r0, 8001c50 <_vfiprintf_r+0x18>
 8001c48:	6a03      	ldr	r3, [r0, #32]
 8001c4a:	b90b      	cbnz	r3, 8001c50 <_vfiprintf_r+0x18>
 8001c4c:	f7ff fdce 	bl	80017ec <__sinit>
 8001c50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001c52:	07d9      	lsls	r1, r3, #31
 8001c54:	d405      	bmi.n	8001c62 <_vfiprintf_r+0x2a>
 8001c56:	89ab      	ldrh	r3, [r5, #12]
 8001c58:	059a      	lsls	r2, r3, #22
 8001c5a:	d402      	bmi.n	8001c62 <_vfiprintf_r+0x2a>
 8001c5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001c5e:	f7ff feca 	bl	80019f6 <__retarget_lock_acquire_recursive>
 8001c62:	89ab      	ldrh	r3, [r5, #12]
 8001c64:	071b      	lsls	r3, r3, #28
 8001c66:	d501      	bpl.n	8001c6c <_vfiprintf_r+0x34>
 8001c68:	692b      	ldr	r3, [r5, #16]
 8001c6a:	b99b      	cbnz	r3, 8001c94 <_vfiprintf_r+0x5c>
 8001c6c:	4629      	mov	r1, r5
 8001c6e:	4630      	mov	r0, r6
 8001c70:	f000 fb72 	bl	8002358 <__swsetup_r>
 8001c74:	b170      	cbz	r0, 8001c94 <_vfiprintf_r+0x5c>
 8001c76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001c78:	07dc      	lsls	r4, r3, #31
 8001c7a:	d504      	bpl.n	8001c86 <_vfiprintf_r+0x4e>
 8001c7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c80:	b01d      	add	sp, #116	@ 0x74
 8001c82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c86:	89ab      	ldrh	r3, [r5, #12]
 8001c88:	0598      	lsls	r0, r3, #22
 8001c8a:	d4f7      	bmi.n	8001c7c <_vfiprintf_r+0x44>
 8001c8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001c8e:	f7ff feb3 	bl	80019f8 <__retarget_lock_release_recursive>
 8001c92:	e7f3      	b.n	8001c7c <_vfiprintf_r+0x44>
 8001c94:	2300      	movs	r3, #0
 8001c96:	9309      	str	r3, [sp, #36]	@ 0x24
 8001c98:	2320      	movs	r3, #32
 8001c9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001c9e:	2330      	movs	r3, #48	@ 0x30
 8001ca0:	f04f 0901 	mov.w	r9, #1
 8001ca4:	f8cd 800c 	str.w	r8, [sp, #12]
 8001ca8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8001e54 <_vfiprintf_r+0x21c>
 8001cac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001cb0:	4623      	mov	r3, r4
 8001cb2:	469a      	mov	sl, r3
 8001cb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001cb8:	b10a      	cbz	r2, 8001cbe <_vfiprintf_r+0x86>
 8001cba:	2a25      	cmp	r2, #37	@ 0x25
 8001cbc:	d1f9      	bne.n	8001cb2 <_vfiprintf_r+0x7a>
 8001cbe:	ebba 0b04 	subs.w	fp, sl, r4
 8001cc2:	d00b      	beq.n	8001cdc <_vfiprintf_r+0xa4>
 8001cc4:	465b      	mov	r3, fp
 8001cc6:	4622      	mov	r2, r4
 8001cc8:	4629      	mov	r1, r5
 8001cca:	4630      	mov	r0, r6
 8001ccc:	f7ff ffa1 	bl	8001c12 <__sfputs_r>
 8001cd0:	3001      	adds	r0, #1
 8001cd2:	f000 80a7 	beq.w	8001e24 <_vfiprintf_r+0x1ec>
 8001cd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001cd8:	445a      	add	r2, fp
 8001cda:	9209      	str	r2, [sp, #36]	@ 0x24
 8001cdc:	f89a 3000 	ldrb.w	r3, [sl]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	f000 809f 	beq.w	8001e24 <_vfiprintf_r+0x1ec>
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8001cec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001cf0:	f10a 0a01 	add.w	sl, sl, #1
 8001cf4:	9304      	str	r3, [sp, #16]
 8001cf6:	9307      	str	r3, [sp, #28]
 8001cf8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001cfc:	931a      	str	r3, [sp, #104]	@ 0x68
 8001cfe:	4654      	mov	r4, sl
 8001d00:	2205      	movs	r2, #5
 8001d02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001d06:	4853      	ldr	r0, [pc, #332]	@ (8001e54 <_vfiprintf_r+0x21c>)
 8001d08:	f000 fb8c 	bl	8002424 <memchr>
 8001d0c:	9a04      	ldr	r2, [sp, #16]
 8001d0e:	b9d8      	cbnz	r0, 8001d48 <_vfiprintf_r+0x110>
 8001d10:	06d1      	lsls	r1, r2, #27
 8001d12:	bf44      	itt	mi
 8001d14:	2320      	movmi	r3, #32
 8001d16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001d1a:	0713      	lsls	r3, r2, #28
 8001d1c:	bf44      	itt	mi
 8001d1e:	232b      	movmi	r3, #43	@ 0x2b
 8001d20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001d24:	f89a 3000 	ldrb.w	r3, [sl]
 8001d28:	2b2a      	cmp	r3, #42	@ 0x2a
 8001d2a:	d015      	beq.n	8001d58 <_vfiprintf_r+0x120>
 8001d2c:	4654      	mov	r4, sl
 8001d2e:	2000      	movs	r0, #0
 8001d30:	f04f 0c0a 	mov.w	ip, #10
 8001d34:	9a07      	ldr	r2, [sp, #28]
 8001d36:	4621      	mov	r1, r4
 8001d38:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001d3c:	3b30      	subs	r3, #48	@ 0x30
 8001d3e:	2b09      	cmp	r3, #9
 8001d40:	d94b      	bls.n	8001dda <_vfiprintf_r+0x1a2>
 8001d42:	b1b0      	cbz	r0, 8001d72 <_vfiprintf_r+0x13a>
 8001d44:	9207      	str	r2, [sp, #28]
 8001d46:	e014      	b.n	8001d72 <_vfiprintf_r+0x13a>
 8001d48:	eba0 0308 	sub.w	r3, r0, r8
 8001d4c:	fa09 f303 	lsl.w	r3, r9, r3
 8001d50:	4313      	orrs	r3, r2
 8001d52:	46a2      	mov	sl, r4
 8001d54:	9304      	str	r3, [sp, #16]
 8001d56:	e7d2      	b.n	8001cfe <_vfiprintf_r+0xc6>
 8001d58:	9b03      	ldr	r3, [sp, #12]
 8001d5a:	1d19      	adds	r1, r3, #4
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	9103      	str	r1, [sp, #12]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	bfbb      	ittet	lt
 8001d64:	425b      	neglt	r3, r3
 8001d66:	f042 0202 	orrlt.w	r2, r2, #2
 8001d6a:	9307      	strge	r3, [sp, #28]
 8001d6c:	9307      	strlt	r3, [sp, #28]
 8001d6e:	bfb8      	it	lt
 8001d70:	9204      	strlt	r2, [sp, #16]
 8001d72:	7823      	ldrb	r3, [r4, #0]
 8001d74:	2b2e      	cmp	r3, #46	@ 0x2e
 8001d76:	d10a      	bne.n	8001d8e <_vfiprintf_r+0x156>
 8001d78:	7863      	ldrb	r3, [r4, #1]
 8001d7a:	2b2a      	cmp	r3, #42	@ 0x2a
 8001d7c:	d132      	bne.n	8001de4 <_vfiprintf_r+0x1ac>
 8001d7e:	9b03      	ldr	r3, [sp, #12]
 8001d80:	3402      	adds	r4, #2
 8001d82:	1d1a      	adds	r2, r3, #4
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	9203      	str	r2, [sp, #12]
 8001d88:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001d8c:	9305      	str	r3, [sp, #20]
 8001d8e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8001e58 <_vfiprintf_r+0x220>
 8001d92:	2203      	movs	r2, #3
 8001d94:	4650      	mov	r0, sl
 8001d96:	7821      	ldrb	r1, [r4, #0]
 8001d98:	f000 fb44 	bl	8002424 <memchr>
 8001d9c:	b138      	cbz	r0, 8001dae <_vfiprintf_r+0x176>
 8001d9e:	2240      	movs	r2, #64	@ 0x40
 8001da0:	9b04      	ldr	r3, [sp, #16]
 8001da2:	eba0 000a 	sub.w	r0, r0, sl
 8001da6:	4082      	lsls	r2, r0
 8001da8:	4313      	orrs	r3, r2
 8001daa:	3401      	adds	r4, #1
 8001dac:	9304      	str	r3, [sp, #16]
 8001dae:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001db2:	2206      	movs	r2, #6
 8001db4:	4829      	ldr	r0, [pc, #164]	@ (8001e5c <_vfiprintf_r+0x224>)
 8001db6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001dba:	f000 fb33 	bl	8002424 <memchr>
 8001dbe:	2800      	cmp	r0, #0
 8001dc0:	d03f      	beq.n	8001e42 <_vfiprintf_r+0x20a>
 8001dc2:	4b27      	ldr	r3, [pc, #156]	@ (8001e60 <_vfiprintf_r+0x228>)
 8001dc4:	bb1b      	cbnz	r3, 8001e0e <_vfiprintf_r+0x1d6>
 8001dc6:	9b03      	ldr	r3, [sp, #12]
 8001dc8:	3307      	adds	r3, #7
 8001dca:	f023 0307 	bic.w	r3, r3, #7
 8001dce:	3308      	adds	r3, #8
 8001dd0:	9303      	str	r3, [sp, #12]
 8001dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001dd4:	443b      	add	r3, r7
 8001dd6:	9309      	str	r3, [sp, #36]	@ 0x24
 8001dd8:	e76a      	b.n	8001cb0 <_vfiprintf_r+0x78>
 8001dda:	460c      	mov	r4, r1
 8001ddc:	2001      	movs	r0, #1
 8001dde:	fb0c 3202 	mla	r2, ip, r2, r3
 8001de2:	e7a8      	b.n	8001d36 <_vfiprintf_r+0xfe>
 8001de4:	2300      	movs	r3, #0
 8001de6:	f04f 0c0a 	mov.w	ip, #10
 8001dea:	4619      	mov	r1, r3
 8001dec:	3401      	adds	r4, #1
 8001dee:	9305      	str	r3, [sp, #20]
 8001df0:	4620      	mov	r0, r4
 8001df2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001df6:	3a30      	subs	r2, #48	@ 0x30
 8001df8:	2a09      	cmp	r2, #9
 8001dfa:	d903      	bls.n	8001e04 <_vfiprintf_r+0x1cc>
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d0c6      	beq.n	8001d8e <_vfiprintf_r+0x156>
 8001e00:	9105      	str	r1, [sp, #20]
 8001e02:	e7c4      	b.n	8001d8e <_vfiprintf_r+0x156>
 8001e04:	4604      	mov	r4, r0
 8001e06:	2301      	movs	r3, #1
 8001e08:	fb0c 2101 	mla	r1, ip, r1, r2
 8001e0c:	e7f0      	b.n	8001df0 <_vfiprintf_r+0x1b8>
 8001e0e:	ab03      	add	r3, sp, #12
 8001e10:	9300      	str	r3, [sp, #0]
 8001e12:	462a      	mov	r2, r5
 8001e14:	4630      	mov	r0, r6
 8001e16:	4b13      	ldr	r3, [pc, #76]	@ (8001e64 <_vfiprintf_r+0x22c>)
 8001e18:	a904      	add	r1, sp, #16
 8001e1a:	f3af 8000 	nop.w
 8001e1e:	4607      	mov	r7, r0
 8001e20:	1c78      	adds	r0, r7, #1
 8001e22:	d1d6      	bne.n	8001dd2 <_vfiprintf_r+0x19a>
 8001e24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001e26:	07d9      	lsls	r1, r3, #31
 8001e28:	d405      	bmi.n	8001e36 <_vfiprintf_r+0x1fe>
 8001e2a:	89ab      	ldrh	r3, [r5, #12]
 8001e2c:	059a      	lsls	r2, r3, #22
 8001e2e:	d402      	bmi.n	8001e36 <_vfiprintf_r+0x1fe>
 8001e30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001e32:	f7ff fde1 	bl	80019f8 <__retarget_lock_release_recursive>
 8001e36:	89ab      	ldrh	r3, [r5, #12]
 8001e38:	065b      	lsls	r3, r3, #25
 8001e3a:	f53f af1f 	bmi.w	8001c7c <_vfiprintf_r+0x44>
 8001e3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001e40:	e71e      	b.n	8001c80 <_vfiprintf_r+0x48>
 8001e42:	ab03      	add	r3, sp, #12
 8001e44:	9300      	str	r3, [sp, #0]
 8001e46:	462a      	mov	r2, r5
 8001e48:	4630      	mov	r0, r6
 8001e4a:	4b06      	ldr	r3, [pc, #24]	@ (8001e64 <_vfiprintf_r+0x22c>)
 8001e4c:	a904      	add	r1, sp, #16
 8001e4e:	f000 f87d 	bl	8001f4c <_printf_i>
 8001e52:	e7e4      	b.n	8001e1e <_vfiprintf_r+0x1e6>
 8001e54:	08002571 	.word	0x08002571
 8001e58:	08002577 	.word	0x08002577
 8001e5c:	0800257b 	.word	0x0800257b
 8001e60:	00000000 	.word	0x00000000
 8001e64:	08001c13 	.word	0x08001c13

08001e68 <_printf_common>:
 8001e68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e6c:	4616      	mov	r6, r2
 8001e6e:	4698      	mov	r8, r3
 8001e70:	688a      	ldr	r2, [r1, #8]
 8001e72:	690b      	ldr	r3, [r1, #16]
 8001e74:	4607      	mov	r7, r0
 8001e76:	4293      	cmp	r3, r2
 8001e78:	bfb8      	it	lt
 8001e7a:	4613      	movlt	r3, r2
 8001e7c:	6033      	str	r3, [r6, #0]
 8001e7e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001e82:	460c      	mov	r4, r1
 8001e84:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001e88:	b10a      	cbz	r2, 8001e8e <_printf_common+0x26>
 8001e8a:	3301      	adds	r3, #1
 8001e8c:	6033      	str	r3, [r6, #0]
 8001e8e:	6823      	ldr	r3, [r4, #0]
 8001e90:	0699      	lsls	r1, r3, #26
 8001e92:	bf42      	ittt	mi
 8001e94:	6833      	ldrmi	r3, [r6, #0]
 8001e96:	3302      	addmi	r3, #2
 8001e98:	6033      	strmi	r3, [r6, #0]
 8001e9a:	6825      	ldr	r5, [r4, #0]
 8001e9c:	f015 0506 	ands.w	r5, r5, #6
 8001ea0:	d106      	bne.n	8001eb0 <_printf_common+0x48>
 8001ea2:	f104 0a19 	add.w	sl, r4, #25
 8001ea6:	68e3      	ldr	r3, [r4, #12]
 8001ea8:	6832      	ldr	r2, [r6, #0]
 8001eaa:	1a9b      	subs	r3, r3, r2
 8001eac:	42ab      	cmp	r3, r5
 8001eae:	dc2b      	bgt.n	8001f08 <_printf_common+0xa0>
 8001eb0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001eb4:	6822      	ldr	r2, [r4, #0]
 8001eb6:	3b00      	subs	r3, #0
 8001eb8:	bf18      	it	ne
 8001eba:	2301      	movne	r3, #1
 8001ebc:	0692      	lsls	r2, r2, #26
 8001ebe:	d430      	bmi.n	8001f22 <_printf_common+0xba>
 8001ec0:	4641      	mov	r1, r8
 8001ec2:	4638      	mov	r0, r7
 8001ec4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001ec8:	47c8      	blx	r9
 8001eca:	3001      	adds	r0, #1
 8001ecc:	d023      	beq.n	8001f16 <_printf_common+0xae>
 8001ece:	6823      	ldr	r3, [r4, #0]
 8001ed0:	6922      	ldr	r2, [r4, #16]
 8001ed2:	f003 0306 	and.w	r3, r3, #6
 8001ed6:	2b04      	cmp	r3, #4
 8001ed8:	bf14      	ite	ne
 8001eda:	2500      	movne	r5, #0
 8001edc:	6833      	ldreq	r3, [r6, #0]
 8001ede:	f04f 0600 	mov.w	r6, #0
 8001ee2:	bf08      	it	eq
 8001ee4:	68e5      	ldreq	r5, [r4, #12]
 8001ee6:	f104 041a 	add.w	r4, r4, #26
 8001eea:	bf08      	it	eq
 8001eec:	1aed      	subeq	r5, r5, r3
 8001eee:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8001ef2:	bf08      	it	eq
 8001ef4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	bfc4      	itt	gt
 8001efc:	1a9b      	subgt	r3, r3, r2
 8001efe:	18ed      	addgt	r5, r5, r3
 8001f00:	42b5      	cmp	r5, r6
 8001f02:	d11a      	bne.n	8001f3a <_printf_common+0xd2>
 8001f04:	2000      	movs	r0, #0
 8001f06:	e008      	b.n	8001f1a <_printf_common+0xb2>
 8001f08:	2301      	movs	r3, #1
 8001f0a:	4652      	mov	r2, sl
 8001f0c:	4641      	mov	r1, r8
 8001f0e:	4638      	mov	r0, r7
 8001f10:	47c8      	blx	r9
 8001f12:	3001      	adds	r0, #1
 8001f14:	d103      	bne.n	8001f1e <_printf_common+0xb6>
 8001f16:	f04f 30ff 	mov.w	r0, #4294967295
 8001f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001f1e:	3501      	adds	r5, #1
 8001f20:	e7c1      	b.n	8001ea6 <_printf_common+0x3e>
 8001f22:	2030      	movs	r0, #48	@ 0x30
 8001f24:	18e1      	adds	r1, r4, r3
 8001f26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001f2a:	1c5a      	adds	r2, r3, #1
 8001f2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001f30:	4422      	add	r2, r4
 8001f32:	3302      	adds	r3, #2
 8001f34:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001f38:	e7c2      	b.n	8001ec0 <_printf_common+0x58>
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	4622      	mov	r2, r4
 8001f3e:	4641      	mov	r1, r8
 8001f40:	4638      	mov	r0, r7
 8001f42:	47c8      	blx	r9
 8001f44:	3001      	adds	r0, #1
 8001f46:	d0e6      	beq.n	8001f16 <_printf_common+0xae>
 8001f48:	3601      	adds	r6, #1
 8001f4a:	e7d9      	b.n	8001f00 <_printf_common+0x98>

08001f4c <_printf_i>:
 8001f4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001f50:	7e0f      	ldrb	r7, [r1, #24]
 8001f52:	4691      	mov	r9, r2
 8001f54:	2f78      	cmp	r7, #120	@ 0x78
 8001f56:	4680      	mov	r8, r0
 8001f58:	460c      	mov	r4, r1
 8001f5a:	469a      	mov	sl, r3
 8001f5c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001f5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001f62:	d807      	bhi.n	8001f74 <_printf_i+0x28>
 8001f64:	2f62      	cmp	r7, #98	@ 0x62
 8001f66:	d80a      	bhi.n	8001f7e <_printf_i+0x32>
 8001f68:	2f00      	cmp	r7, #0
 8001f6a:	f000 80d3 	beq.w	8002114 <_printf_i+0x1c8>
 8001f6e:	2f58      	cmp	r7, #88	@ 0x58
 8001f70:	f000 80ba 	beq.w	80020e8 <_printf_i+0x19c>
 8001f74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001f78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001f7c:	e03a      	b.n	8001ff4 <_printf_i+0xa8>
 8001f7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001f82:	2b15      	cmp	r3, #21
 8001f84:	d8f6      	bhi.n	8001f74 <_printf_i+0x28>
 8001f86:	a101      	add	r1, pc, #4	@ (adr r1, 8001f8c <_printf_i+0x40>)
 8001f88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001f8c:	08001fe5 	.word	0x08001fe5
 8001f90:	08001ff9 	.word	0x08001ff9
 8001f94:	08001f75 	.word	0x08001f75
 8001f98:	08001f75 	.word	0x08001f75
 8001f9c:	08001f75 	.word	0x08001f75
 8001fa0:	08001f75 	.word	0x08001f75
 8001fa4:	08001ff9 	.word	0x08001ff9
 8001fa8:	08001f75 	.word	0x08001f75
 8001fac:	08001f75 	.word	0x08001f75
 8001fb0:	08001f75 	.word	0x08001f75
 8001fb4:	08001f75 	.word	0x08001f75
 8001fb8:	080020fb 	.word	0x080020fb
 8001fbc:	08002023 	.word	0x08002023
 8001fc0:	080020b5 	.word	0x080020b5
 8001fc4:	08001f75 	.word	0x08001f75
 8001fc8:	08001f75 	.word	0x08001f75
 8001fcc:	0800211d 	.word	0x0800211d
 8001fd0:	08001f75 	.word	0x08001f75
 8001fd4:	08002023 	.word	0x08002023
 8001fd8:	08001f75 	.word	0x08001f75
 8001fdc:	08001f75 	.word	0x08001f75
 8001fe0:	080020bd 	.word	0x080020bd
 8001fe4:	6833      	ldr	r3, [r6, #0]
 8001fe6:	1d1a      	adds	r2, r3, #4
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	6032      	str	r2, [r6, #0]
 8001fec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001ff0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e09e      	b.n	8002136 <_printf_i+0x1ea>
 8001ff8:	6833      	ldr	r3, [r6, #0]
 8001ffa:	6820      	ldr	r0, [r4, #0]
 8001ffc:	1d19      	adds	r1, r3, #4
 8001ffe:	6031      	str	r1, [r6, #0]
 8002000:	0606      	lsls	r6, r0, #24
 8002002:	d501      	bpl.n	8002008 <_printf_i+0xbc>
 8002004:	681d      	ldr	r5, [r3, #0]
 8002006:	e003      	b.n	8002010 <_printf_i+0xc4>
 8002008:	0645      	lsls	r5, r0, #25
 800200a:	d5fb      	bpl.n	8002004 <_printf_i+0xb8>
 800200c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002010:	2d00      	cmp	r5, #0
 8002012:	da03      	bge.n	800201c <_printf_i+0xd0>
 8002014:	232d      	movs	r3, #45	@ 0x2d
 8002016:	426d      	negs	r5, r5
 8002018:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800201c:	230a      	movs	r3, #10
 800201e:	4859      	ldr	r0, [pc, #356]	@ (8002184 <_printf_i+0x238>)
 8002020:	e011      	b.n	8002046 <_printf_i+0xfa>
 8002022:	6821      	ldr	r1, [r4, #0]
 8002024:	6833      	ldr	r3, [r6, #0]
 8002026:	0608      	lsls	r0, r1, #24
 8002028:	f853 5b04 	ldr.w	r5, [r3], #4
 800202c:	d402      	bmi.n	8002034 <_printf_i+0xe8>
 800202e:	0649      	lsls	r1, r1, #25
 8002030:	bf48      	it	mi
 8002032:	b2ad      	uxthmi	r5, r5
 8002034:	2f6f      	cmp	r7, #111	@ 0x6f
 8002036:	6033      	str	r3, [r6, #0]
 8002038:	bf14      	ite	ne
 800203a:	230a      	movne	r3, #10
 800203c:	2308      	moveq	r3, #8
 800203e:	4851      	ldr	r0, [pc, #324]	@ (8002184 <_printf_i+0x238>)
 8002040:	2100      	movs	r1, #0
 8002042:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002046:	6866      	ldr	r6, [r4, #4]
 8002048:	2e00      	cmp	r6, #0
 800204a:	bfa8      	it	ge
 800204c:	6821      	ldrge	r1, [r4, #0]
 800204e:	60a6      	str	r6, [r4, #8]
 8002050:	bfa4      	itt	ge
 8002052:	f021 0104 	bicge.w	r1, r1, #4
 8002056:	6021      	strge	r1, [r4, #0]
 8002058:	b90d      	cbnz	r5, 800205e <_printf_i+0x112>
 800205a:	2e00      	cmp	r6, #0
 800205c:	d04b      	beq.n	80020f6 <_printf_i+0x1aa>
 800205e:	4616      	mov	r6, r2
 8002060:	fbb5 f1f3 	udiv	r1, r5, r3
 8002064:	fb03 5711 	mls	r7, r3, r1, r5
 8002068:	5dc7      	ldrb	r7, [r0, r7]
 800206a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800206e:	462f      	mov	r7, r5
 8002070:	42bb      	cmp	r3, r7
 8002072:	460d      	mov	r5, r1
 8002074:	d9f4      	bls.n	8002060 <_printf_i+0x114>
 8002076:	2b08      	cmp	r3, #8
 8002078:	d10b      	bne.n	8002092 <_printf_i+0x146>
 800207a:	6823      	ldr	r3, [r4, #0]
 800207c:	07df      	lsls	r7, r3, #31
 800207e:	d508      	bpl.n	8002092 <_printf_i+0x146>
 8002080:	6923      	ldr	r3, [r4, #16]
 8002082:	6861      	ldr	r1, [r4, #4]
 8002084:	4299      	cmp	r1, r3
 8002086:	bfde      	ittt	le
 8002088:	2330      	movle	r3, #48	@ 0x30
 800208a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800208e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002092:	1b92      	subs	r2, r2, r6
 8002094:	6122      	str	r2, [r4, #16]
 8002096:	464b      	mov	r3, r9
 8002098:	4621      	mov	r1, r4
 800209a:	4640      	mov	r0, r8
 800209c:	f8cd a000 	str.w	sl, [sp]
 80020a0:	aa03      	add	r2, sp, #12
 80020a2:	f7ff fee1 	bl	8001e68 <_printf_common>
 80020a6:	3001      	adds	r0, #1
 80020a8:	d14a      	bne.n	8002140 <_printf_i+0x1f4>
 80020aa:	f04f 30ff 	mov.w	r0, #4294967295
 80020ae:	b004      	add	sp, #16
 80020b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80020b4:	6823      	ldr	r3, [r4, #0]
 80020b6:	f043 0320 	orr.w	r3, r3, #32
 80020ba:	6023      	str	r3, [r4, #0]
 80020bc:	2778      	movs	r7, #120	@ 0x78
 80020be:	4832      	ldr	r0, [pc, #200]	@ (8002188 <_printf_i+0x23c>)
 80020c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80020c4:	6823      	ldr	r3, [r4, #0]
 80020c6:	6831      	ldr	r1, [r6, #0]
 80020c8:	061f      	lsls	r7, r3, #24
 80020ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80020ce:	d402      	bmi.n	80020d6 <_printf_i+0x18a>
 80020d0:	065f      	lsls	r7, r3, #25
 80020d2:	bf48      	it	mi
 80020d4:	b2ad      	uxthmi	r5, r5
 80020d6:	6031      	str	r1, [r6, #0]
 80020d8:	07d9      	lsls	r1, r3, #31
 80020da:	bf44      	itt	mi
 80020dc:	f043 0320 	orrmi.w	r3, r3, #32
 80020e0:	6023      	strmi	r3, [r4, #0]
 80020e2:	b11d      	cbz	r5, 80020ec <_printf_i+0x1a0>
 80020e4:	2310      	movs	r3, #16
 80020e6:	e7ab      	b.n	8002040 <_printf_i+0xf4>
 80020e8:	4826      	ldr	r0, [pc, #152]	@ (8002184 <_printf_i+0x238>)
 80020ea:	e7e9      	b.n	80020c0 <_printf_i+0x174>
 80020ec:	6823      	ldr	r3, [r4, #0]
 80020ee:	f023 0320 	bic.w	r3, r3, #32
 80020f2:	6023      	str	r3, [r4, #0]
 80020f4:	e7f6      	b.n	80020e4 <_printf_i+0x198>
 80020f6:	4616      	mov	r6, r2
 80020f8:	e7bd      	b.n	8002076 <_printf_i+0x12a>
 80020fa:	6833      	ldr	r3, [r6, #0]
 80020fc:	6825      	ldr	r5, [r4, #0]
 80020fe:	1d18      	adds	r0, r3, #4
 8002100:	6961      	ldr	r1, [r4, #20]
 8002102:	6030      	str	r0, [r6, #0]
 8002104:	062e      	lsls	r6, r5, #24
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	d501      	bpl.n	800210e <_printf_i+0x1c2>
 800210a:	6019      	str	r1, [r3, #0]
 800210c:	e002      	b.n	8002114 <_printf_i+0x1c8>
 800210e:	0668      	lsls	r0, r5, #25
 8002110:	d5fb      	bpl.n	800210a <_printf_i+0x1be>
 8002112:	8019      	strh	r1, [r3, #0]
 8002114:	2300      	movs	r3, #0
 8002116:	4616      	mov	r6, r2
 8002118:	6123      	str	r3, [r4, #16]
 800211a:	e7bc      	b.n	8002096 <_printf_i+0x14a>
 800211c:	6833      	ldr	r3, [r6, #0]
 800211e:	2100      	movs	r1, #0
 8002120:	1d1a      	adds	r2, r3, #4
 8002122:	6032      	str	r2, [r6, #0]
 8002124:	681e      	ldr	r6, [r3, #0]
 8002126:	6862      	ldr	r2, [r4, #4]
 8002128:	4630      	mov	r0, r6
 800212a:	f000 f97b 	bl	8002424 <memchr>
 800212e:	b108      	cbz	r0, 8002134 <_printf_i+0x1e8>
 8002130:	1b80      	subs	r0, r0, r6
 8002132:	6060      	str	r0, [r4, #4]
 8002134:	6863      	ldr	r3, [r4, #4]
 8002136:	6123      	str	r3, [r4, #16]
 8002138:	2300      	movs	r3, #0
 800213a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800213e:	e7aa      	b.n	8002096 <_printf_i+0x14a>
 8002140:	4632      	mov	r2, r6
 8002142:	4649      	mov	r1, r9
 8002144:	4640      	mov	r0, r8
 8002146:	6923      	ldr	r3, [r4, #16]
 8002148:	47d0      	blx	sl
 800214a:	3001      	adds	r0, #1
 800214c:	d0ad      	beq.n	80020aa <_printf_i+0x15e>
 800214e:	6823      	ldr	r3, [r4, #0]
 8002150:	079b      	lsls	r3, r3, #30
 8002152:	d413      	bmi.n	800217c <_printf_i+0x230>
 8002154:	68e0      	ldr	r0, [r4, #12]
 8002156:	9b03      	ldr	r3, [sp, #12]
 8002158:	4298      	cmp	r0, r3
 800215a:	bfb8      	it	lt
 800215c:	4618      	movlt	r0, r3
 800215e:	e7a6      	b.n	80020ae <_printf_i+0x162>
 8002160:	2301      	movs	r3, #1
 8002162:	4632      	mov	r2, r6
 8002164:	4649      	mov	r1, r9
 8002166:	4640      	mov	r0, r8
 8002168:	47d0      	blx	sl
 800216a:	3001      	adds	r0, #1
 800216c:	d09d      	beq.n	80020aa <_printf_i+0x15e>
 800216e:	3501      	adds	r5, #1
 8002170:	68e3      	ldr	r3, [r4, #12]
 8002172:	9903      	ldr	r1, [sp, #12]
 8002174:	1a5b      	subs	r3, r3, r1
 8002176:	42ab      	cmp	r3, r5
 8002178:	dcf2      	bgt.n	8002160 <_printf_i+0x214>
 800217a:	e7eb      	b.n	8002154 <_printf_i+0x208>
 800217c:	2500      	movs	r5, #0
 800217e:	f104 0619 	add.w	r6, r4, #25
 8002182:	e7f5      	b.n	8002170 <_printf_i+0x224>
 8002184:	08002582 	.word	0x08002582
 8002188:	08002593 	.word	0x08002593

0800218c <__sflush_r>:
 800218c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002192:	0716      	lsls	r6, r2, #28
 8002194:	4605      	mov	r5, r0
 8002196:	460c      	mov	r4, r1
 8002198:	d454      	bmi.n	8002244 <__sflush_r+0xb8>
 800219a:	684b      	ldr	r3, [r1, #4]
 800219c:	2b00      	cmp	r3, #0
 800219e:	dc02      	bgt.n	80021a6 <__sflush_r+0x1a>
 80021a0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	dd48      	ble.n	8002238 <__sflush_r+0xac>
 80021a6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80021a8:	2e00      	cmp	r6, #0
 80021aa:	d045      	beq.n	8002238 <__sflush_r+0xac>
 80021ac:	2300      	movs	r3, #0
 80021ae:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80021b2:	682f      	ldr	r7, [r5, #0]
 80021b4:	6a21      	ldr	r1, [r4, #32]
 80021b6:	602b      	str	r3, [r5, #0]
 80021b8:	d030      	beq.n	800221c <__sflush_r+0x90>
 80021ba:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80021bc:	89a3      	ldrh	r3, [r4, #12]
 80021be:	0759      	lsls	r1, r3, #29
 80021c0:	d505      	bpl.n	80021ce <__sflush_r+0x42>
 80021c2:	6863      	ldr	r3, [r4, #4]
 80021c4:	1ad2      	subs	r2, r2, r3
 80021c6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80021c8:	b10b      	cbz	r3, 80021ce <__sflush_r+0x42>
 80021ca:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80021cc:	1ad2      	subs	r2, r2, r3
 80021ce:	2300      	movs	r3, #0
 80021d0:	4628      	mov	r0, r5
 80021d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80021d4:	6a21      	ldr	r1, [r4, #32]
 80021d6:	47b0      	blx	r6
 80021d8:	1c43      	adds	r3, r0, #1
 80021da:	89a3      	ldrh	r3, [r4, #12]
 80021dc:	d106      	bne.n	80021ec <__sflush_r+0x60>
 80021de:	6829      	ldr	r1, [r5, #0]
 80021e0:	291d      	cmp	r1, #29
 80021e2:	d82b      	bhi.n	800223c <__sflush_r+0xb0>
 80021e4:	4a28      	ldr	r2, [pc, #160]	@ (8002288 <__sflush_r+0xfc>)
 80021e6:	410a      	asrs	r2, r1
 80021e8:	07d6      	lsls	r6, r2, #31
 80021ea:	d427      	bmi.n	800223c <__sflush_r+0xb0>
 80021ec:	2200      	movs	r2, #0
 80021ee:	6062      	str	r2, [r4, #4]
 80021f0:	6922      	ldr	r2, [r4, #16]
 80021f2:	04d9      	lsls	r1, r3, #19
 80021f4:	6022      	str	r2, [r4, #0]
 80021f6:	d504      	bpl.n	8002202 <__sflush_r+0x76>
 80021f8:	1c42      	adds	r2, r0, #1
 80021fa:	d101      	bne.n	8002200 <__sflush_r+0x74>
 80021fc:	682b      	ldr	r3, [r5, #0]
 80021fe:	b903      	cbnz	r3, 8002202 <__sflush_r+0x76>
 8002200:	6560      	str	r0, [r4, #84]	@ 0x54
 8002202:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002204:	602f      	str	r7, [r5, #0]
 8002206:	b1b9      	cbz	r1, 8002238 <__sflush_r+0xac>
 8002208:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800220c:	4299      	cmp	r1, r3
 800220e:	d002      	beq.n	8002216 <__sflush_r+0x8a>
 8002210:	4628      	mov	r0, r5
 8002212:	f7ff fbf3 	bl	80019fc <_free_r>
 8002216:	2300      	movs	r3, #0
 8002218:	6363      	str	r3, [r4, #52]	@ 0x34
 800221a:	e00d      	b.n	8002238 <__sflush_r+0xac>
 800221c:	2301      	movs	r3, #1
 800221e:	4628      	mov	r0, r5
 8002220:	47b0      	blx	r6
 8002222:	4602      	mov	r2, r0
 8002224:	1c50      	adds	r0, r2, #1
 8002226:	d1c9      	bne.n	80021bc <__sflush_r+0x30>
 8002228:	682b      	ldr	r3, [r5, #0]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d0c6      	beq.n	80021bc <__sflush_r+0x30>
 800222e:	2b1d      	cmp	r3, #29
 8002230:	d001      	beq.n	8002236 <__sflush_r+0xaa>
 8002232:	2b16      	cmp	r3, #22
 8002234:	d11d      	bne.n	8002272 <__sflush_r+0xe6>
 8002236:	602f      	str	r7, [r5, #0]
 8002238:	2000      	movs	r0, #0
 800223a:	e021      	b.n	8002280 <__sflush_r+0xf4>
 800223c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002240:	b21b      	sxth	r3, r3
 8002242:	e01a      	b.n	800227a <__sflush_r+0xee>
 8002244:	690f      	ldr	r7, [r1, #16]
 8002246:	2f00      	cmp	r7, #0
 8002248:	d0f6      	beq.n	8002238 <__sflush_r+0xac>
 800224a:	0793      	lsls	r3, r2, #30
 800224c:	bf18      	it	ne
 800224e:	2300      	movne	r3, #0
 8002250:	680e      	ldr	r6, [r1, #0]
 8002252:	bf08      	it	eq
 8002254:	694b      	ldreq	r3, [r1, #20]
 8002256:	1bf6      	subs	r6, r6, r7
 8002258:	600f      	str	r7, [r1, #0]
 800225a:	608b      	str	r3, [r1, #8]
 800225c:	2e00      	cmp	r6, #0
 800225e:	ddeb      	ble.n	8002238 <__sflush_r+0xac>
 8002260:	4633      	mov	r3, r6
 8002262:	463a      	mov	r2, r7
 8002264:	4628      	mov	r0, r5
 8002266:	6a21      	ldr	r1, [r4, #32]
 8002268:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800226c:	47e0      	blx	ip
 800226e:	2800      	cmp	r0, #0
 8002270:	dc07      	bgt.n	8002282 <__sflush_r+0xf6>
 8002272:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002276:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800227a:	f04f 30ff 	mov.w	r0, #4294967295
 800227e:	81a3      	strh	r3, [r4, #12]
 8002280:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002282:	4407      	add	r7, r0
 8002284:	1a36      	subs	r6, r6, r0
 8002286:	e7e9      	b.n	800225c <__sflush_r+0xd0>
 8002288:	dfbffffe 	.word	0xdfbffffe

0800228c <_fflush_r>:
 800228c:	b538      	push	{r3, r4, r5, lr}
 800228e:	690b      	ldr	r3, [r1, #16]
 8002290:	4605      	mov	r5, r0
 8002292:	460c      	mov	r4, r1
 8002294:	b913      	cbnz	r3, 800229c <_fflush_r+0x10>
 8002296:	2500      	movs	r5, #0
 8002298:	4628      	mov	r0, r5
 800229a:	bd38      	pop	{r3, r4, r5, pc}
 800229c:	b118      	cbz	r0, 80022a6 <_fflush_r+0x1a>
 800229e:	6a03      	ldr	r3, [r0, #32]
 80022a0:	b90b      	cbnz	r3, 80022a6 <_fflush_r+0x1a>
 80022a2:	f7ff faa3 	bl	80017ec <__sinit>
 80022a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d0f3      	beq.n	8002296 <_fflush_r+0xa>
 80022ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80022b0:	07d0      	lsls	r0, r2, #31
 80022b2:	d404      	bmi.n	80022be <_fflush_r+0x32>
 80022b4:	0599      	lsls	r1, r3, #22
 80022b6:	d402      	bmi.n	80022be <_fflush_r+0x32>
 80022b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80022ba:	f7ff fb9c 	bl	80019f6 <__retarget_lock_acquire_recursive>
 80022be:	4628      	mov	r0, r5
 80022c0:	4621      	mov	r1, r4
 80022c2:	f7ff ff63 	bl	800218c <__sflush_r>
 80022c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80022c8:	4605      	mov	r5, r0
 80022ca:	07da      	lsls	r2, r3, #31
 80022cc:	d4e4      	bmi.n	8002298 <_fflush_r+0xc>
 80022ce:	89a3      	ldrh	r3, [r4, #12]
 80022d0:	059b      	lsls	r3, r3, #22
 80022d2:	d4e1      	bmi.n	8002298 <_fflush_r+0xc>
 80022d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80022d6:	f7ff fb8f 	bl	80019f8 <__retarget_lock_release_recursive>
 80022da:	e7dd      	b.n	8002298 <_fflush_r+0xc>

080022dc <__swbuf_r>:
 80022dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022de:	460e      	mov	r6, r1
 80022e0:	4614      	mov	r4, r2
 80022e2:	4605      	mov	r5, r0
 80022e4:	b118      	cbz	r0, 80022ee <__swbuf_r+0x12>
 80022e6:	6a03      	ldr	r3, [r0, #32]
 80022e8:	b90b      	cbnz	r3, 80022ee <__swbuf_r+0x12>
 80022ea:	f7ff fa7f 	bl	80017ec <__sinit>
 80022ee:	69a3      	ldr	r3, [r4, #24]
 80022f0:	60a3      	str	r3, [r4, #8]
 80022f2:	89a3      	ldrh	r3, [r4, #12]
 80022f4:	071a      	lsls	r2, r3, #28
 80022f6:	d501      	bpl.n	80022fc <__swbuf_r+0x20>
 80022f8:	6923      	ldr	r3, [r4, #16]
 80022fa:	b943      	cbnz	r3, 800230e <__swbuf_r+0x32>
 80022fc:	4621      	mov	r1, r4
 80022fe:	4628      	mov	r0, r5
 8002300:	f000 f82a 	bl	8002358 <__swsetup_r>
 8002304:	b118      	cbz	r0, 800230e <__swbuf_r+0x32>
 8002306:	f04f 37ff 	mov.w	r7, #4294967295
 800230a:	4638      	mov	r0, r7
 800230c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800230e:	6823      	ldr	r3, [r4, #0]
 8002310:	6922      	ldr	r2, [r4, #16]
 8002312:	b2f6      	uxtb	r6, r6
 8002314:	1a98      	subs	r0, r3, r2
 8002316:	6963      	ldr	r3, [r4, #20]
 8002318:	4637      	mov	r7, r6
 800231a:	4283      	cmp	r3, r0
 800231c:	dc05      	bgt.n	800232a <__swbuf_r+0x4e>
 800231e:	4621      	mov	r1, r4
 8002320:	4628      	mov	r0, r5
 8002322:	f7ff ffb3 	bl	800228c <_fflush_r>
 8002326:	2800      	cmp	r0, #0
 8002328:	d1ed      	bne.n	8002306 <__swbuf_r+0x2a>
 800232a:	68a3      	ldr	r3, [r4, #8]
 800232c:	3b01      	subs	r3, #1
 800232e:	60a3      	str	r3, [r4, #8]
 8002330:	6823      	ldr	r3, [r4, #0]
 8002332:	1c5a      	adds	r2, r3, #1
 8002334:	6022      	str	r2, [r4, #0]
 8002336:	701e      	strb	r6, [r3, #0]
 8002338:	6962      	ldr	r2, [r4, #20]
 800233a:	1c43      	adds	r3, r0, #1
 800233c:	429a      	cmp	r2, r3
 800233e:	d004      	beq.n	800234a <__swbuf_r+0x6e>
 8002340:	89a3      	ldrh	r3, [r4, #12]
 8002342:	07db      	lsls	r3, r3, #31
 8002344:	d5e1      	bpl.n	800230a <__swbuf_r+0x2e>
 8002346:	2e0a      	cmp	r6, #10
 8002348:	d1df      	bne.n	800230a <__swbuf_r+0x2e>
 800234a:	4621      	mov	r1, r4
 800234c:	4628      	mov	r0, r5
 800234e:	f7ff ff9d 	bl	800228c <_fflush_r>
 8002352:	2800      	cmp	r0, #0
 8002354:	d0d9      	beq.n	800230a <__swbuf_r+0x2e>
 8002356:	e7d6      	b.n	8002306 <__swbuf_r+0x2a>

08002358 <__swsetup_r>:
 8002358:	b538      	push	{r3, r4, r5, lr}
 800235a:	4b29      	ldr	r3, [pc, #164]	@ (8002400 <__swsetup_r+0xa8>)
 800235c:	4605      	mov	r5, r0
 800235e:	6818      	ldr	r0, [r3, #0]
 8002360:	460c      	mov	r4, r1
 8002362:	b118      	cbz	r0, 800236c <__swsetup_r+0x14>
 8002364:	6a03      	ldr	r3, [r0, #32]
 8002366:	b90b      	cbnz	r3, 800236c <__swsetup_r+0x14>
 8002368:	f7ff fa40 	bl	80017ec <__sinit>
 800236c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002370:	0719      	lsls	r1, r3, #28
 8002372:	d422      	bmi.n	80023ba <__swsetup_r+0x62>
 8002374:	06da      	lsls	r2, r3, #27
 8002376:	d407      	bmi.n	8002388 <__swsetup_r+0x30>
 8002378:	2209      	movs	r2, #9
 800237a:	602a      	str	r2, [r5, #0]
 800237c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002380:	f04f 30ff 	mov.w	r0, #4294967295
 8002384:	81a3      	strh	r3, [r4, #12]
 8002386:	e033      	b.n	80023f0 <__swsetup_r+0x98>
 8002388:	0758      	lsls	r0, r3, #29
 800238a:	d512      	bpl.n	80023b2 <__swsetup_r+0x5a>
 800238c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800238e:	b141      	cbz	r1, 80023a2 <__swsetup_r+0x4a>
 8002390:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002394:	4299      	cmp	r1, r3
 8002396:	d002      	beq.n	800239e <__swsetup_r+0x46>
 8002398:	4628      	mov	r0, r5
 800239a:	f7ff fb2f 	bl	80019fc <_free_r>
 800239e:	2300      	movs	r3, #0
 80023a0:	6363      	str	r3, [r4, #52]	@ 0x34
 80023a2:	89a3      	ldrh	r3, [r4, #12]
 80023a4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80023a8:	81a3      	strh	r3, [r4, #12]
 80023aa:	2300      	movs	r3, #0
 80023ac:	6063      	str	r3, [r4, #4]
 80023ae:	6923      	ldr	r3, [r4, #16]
 80023b0:	6023      	str	r3, [r4, #0]
 80023b2:	89a3      	ldrh	r3, [r4, #12]
 80023b4:	f043 0308 	orr.w	r3, r3, #8
 80023b8:	81a3      	strh	r3, [r4, #12]
 80023ba:	6923      	ldr	r3, [r4, #16]
 80023bc:	b94b      	cbnz	r3, 80023d2 <__swsetup_r+0x7a>
 80023be:	89a3      	ldrh	r3, [r4, #12]
 80023c0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80023c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80023c8:	d003      	beq.n	80023d2 <__swsetup_r+0x7a>
 80023ca:	4621      	mov	r1, r4
 80023cc:	4628      	mov	r0, r5
 80023ce:	f000 f85c 	bl	800248a <__smakebuf_r>
 80023d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80023d6:	f013 0201 	ands.w	r2, r3, #1
 80023da:	d00a      	beq.n	80023f2 <__swsetup_r+0x9a>
 80023dc:	2200      	movs	r2, #0
 80023de:	60a2      	str	r2, [r4, #8]
 80023e0:	6962      	ldr	r2, [r4, #20]
 80023e2:	4252      	negs	r2, r2
 80023e4:	61a2      	str	r2, [r4, #24]
 80023e6:	6922      	ldr	r2, [r4, #16]
 80023e8:	b942      	cbnz	r2, 80023fc <__swsetup_r+0xa4>
 80023ea:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80023ee:	d1c5      	bne.n	800237c <__swsetup_r+0x24>
 80023f0:	bd38      	pop	{r3, r4, r5, pc}
 80023f2:	0799      	lsls	r1, r3, #30
 80023f4:	bf58      	it	pl
 80023f6:	6962      	ldrpl	r2, [r4, #20]
 80023f8:	60a2      	str	r2, [r4, #8]
 80023fa:	e7f4      	b.n	80023e6 <__swsetup_r+0x8e>
 80023fc:	2000      	movs	r0, #0
 80023fe:	e7f7      	b.n	80023f0 <__swsetup_r+0x98>
 8002400:	2000000c 	.word	0x2000000c

08002404 <_sbrk_r>:
 8002404:	b538      	push	{r3, r4, r5, lr}
 8002406:	2300      	movs	r3, #0
 8002408:	4d05      	ldr	r5, [pc, #20]	@ (8002420 <_sbrk_r+0x1c>)
 800240a:	4604      	mov	r4, r0
 800240c:	4608      	mov	r0, r1
 800240e:	602b      	str	r3, [r5, #0]
 8002410:	f7ff f870 	bl	80014f4 <_sbrk>
 8002414:	1c43      	adds	r3, r0, #1
 8002416:	d102      	bne.n	800241e <_sbrk_r+0x1a>
 8002418:	682b      	ldr	r3, [r5, #0]
 800241a:	b103      	cbz	r3, 800241e <_sbrk_r+0x1a>
 800241c:	6023      	str	r3, [r4, #0]
 800241e:	bd38      	pop	{r3, r4, r5, pc}
 8002420:	20000228 	.word	0x20000228

08002424 <memchr>:
 8002424:	4603      	mov	r3, r0
 8002426:	b510      	push	{r4, lr}
 8002428:	b2c9      	uxtb	r1, r1
 800242a:	4402      	add	r2, r0
 800242c:	4293      	cmp	r3, r2
 800242e:	4618      	mov	r0, r3
 8002430:	d101      	bne.n	8002436 <memchr+0x12>
 8002432:	2000      	movs	r0, #0
 8002434:	e003      	b.n	800243e <memchr+0x1a>
 8002436:	7804      	ldrb	r4, [r0, #0]
 8002438:	3301      	adds	r3, #1
 800243a:	428c      	cmp	r4, r1
 800243c:	d1f6      	bne.n	800242c <memchr+0x8>
 800243e:	bd10      	pop	{r4, pc}

08002440 <__swhatbuf_r>:
 8002440:	b570      	push	{r4, r5, r6, lr}
 8002442:	460c      	mov	r4, r1
 8002444:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002448:	4615      	mov	r5, r2
 800244a:	2900      	cmp	r1, #0
 800244c:	461e      	mov	r6, r3
 800244e:	b096      	sub	sp, #88	@ 0x58
 8002450:	da0c      	bge.n	800246c <__swhatbuf_r+0x2c>
 8002452:	89a3      	ldrh	r3, [r4, #12]
 8002454:	2100      	movs	r1, #0
 8002456:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800245a:	bf14      	ite	ne
 800245c:	2340      	movne	r3, #64	@ 0x40
 800245e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002462:	2000      	movs	r0, #0
 8002464:	6031      	str	r1, [r6, #0]
 8002466:	602b      	str	r3, [r5, #0]
 8002468:	b016      	add	sp, #88	@ 0x58
 800246a:	bd70      	pop	{r4, r5, r6, pc}
 800246c:	466a      	mov	r2, sp
 800246e:	f000 f849 	bl	8002504 <_fstat_r>
 8002472:	2800      	cmp	r0, #0
 8002474:	dbed      	blt.n	8002452 <__swhatbuf_r+0x12>
 8002476:	9901      	ldr	r1, [sp, #4]
 8002478:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800247c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002480:	4259      	negs	r1, r3
 8002482:	4159      	adcs	r1, r3
 8002484:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002488:	e7eb      	b.n	8002462 <__swhatbuf_r+0x22>

0800248a <__smakebuf_r>:
 800248a:	898b      	ldrh	r3, [r1, #12]
 800248c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800248e:	079d      	lsls	r5, r3, #30
 8002490:	4606      	mov	r6, r0
 8002492:	460c      	mov	r4, r1
 8002494:	d507      	bpl.n	80024a6 <__smakebuf_r+0x1c>
 8002496:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800249a:	6023      	str	r3, [r4, #0]
 800249c:	6123      	str	r3, [r4, #16]
 800249e:	2301      	movs	r3, #1
 80024a0:	6163      	str	r3, [r4, #20]
 80024a2:	b003      	add	sp, #12
 80024a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024a6:	466a      	mov	r2, sp
 80024a8:	ab01      	add	r3, sp, #4
 80024aa:	f7ff ffc9 	bl	8002440 <__swhatbuf_r>
 80024ae:	9f00      	ldr	r7, [sp, #0]
 80024b0:	4605      	mov	r5, r0
 80024b2:	4639      	mov	r1, r7
 80024b4:	4630      	mov	r0, r6
 80024b6:	f7ff fb0b 	bl	8001ad0 <_malloc_r>
 80024ba:	b948      	cbnz	r0, 80024d0 <__smakebuf_r+0x46>
 80024bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024c0:	059a      	lsls	r2, r3, #22
 80024c2:	d4ee      	bmi.n	80024a2 <__smakebuf_r+0x18>
 80024c4:	f023 0303 	bic.w	r3, r3, #3
 80024c8:	f043 0302 	orr.w	r3, r3, #2
 80024cc:	81a3      	strh	r3, [r4, #12]
 80024ce:	e7e2      	b.n	8002496 <__smakebuf_r+0xc>
 80024d0:	89a3      	ldrh	r3, [r4, #12]
 80024d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80024d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024da:	81a3      	strh	r3, [r4, #12]
 80024dc:	9b01      	ldr	r3, [sp, #4]
 80024de:	6020      	str	r0, [r4, #0]
 80024e0:	b15b      	cbz	r3, 80024fa <__smakebuf_r+0x70>
 80024e2:	4630      	mov	r0, r6
 80024e4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80024e8:	f000 f81e 	bl	8002528 <_isatty_r>
 80024ec:	b128      	cbz	r0, 80024fa <__smakebuf_r+0x70>
 80024ee:	89a3      	ldrh	r3, [r4, #12]
 80024f0:	f023 0303 	bic.w	r3, r3, #3
 80024f4:	f043 0301 	orr.w	r3, r3, #1
 80024f8:	81a3      	strh	r3, [r4, #12]
 80024fa:	89a3      	ldrh	r3, [r4, #12]
 80024fc:	431d      	orrs	r5, r3
 80024fe:	81a5      	strh	r5, [r4, #12]
 8002500:	e7cf      	b.n	80024a2 <__smakebuf_r+0x18>
	...

08002504 <_fstat_r>:
 8002504:	b538      	push	{r3, r4, r5, lr}
 8002506:	2300      	movs	r3, #0
 8002508:	4d06      	ldr	r5, [pc, #24]	@ (8002524 <_fstat_r+0x20>)
 800250a:	4604      	mov	r4, r0
 800250c:	4608      	mov	r0, r1
 800250e:	4611      	mov	r1, r2
 8002510:	602b      	str	r3, [r5, #0]
 8002512:	f7fe ffc9 	bl	80014a8 <_fstat>
 8002516:	1c43      	adds	r3, r0, #1
 8002518:	d102      	bne.n	8002520 <_fstat_r+0x1c>
 800251a:	682b      	ldr	r3, [r5, #0]
 800251c:	b103      	cbz	r3, 8002520 <_fstat_r+0x1c>
 800251e:	6023      	str	r3, [r4, #0]
 8002520:	bd38      	pop	{r3, r4, r5, pc}
 8002522:	bf00      	nop
 8002524:	20000228 	.word	0x20000228

08002528 <_isatty_r>:
 8002528:	b538      	push	{r3, r4, r5, lr}
 800252a:	2300      	movs	r3, #0
 800252c:	4d05      	ldr	r5, [pc, #20]	@ (8002544 <_isatty_r+0x1c>)
 800252e:	4604      	mov	r4, r0
 8002530:	4608      	mov	r0, r1
 8002532:	602b      	str	r3, [r5, #0]
 8002534:	f7fe ffc7 	bl	80014c6 <_isatty>
 8002538:	1c43      	adds	r3, r0, #1
 800253a:	d102      	bne.n	8002542 <_isatty_r+0x1a>
 800253c:	682b      	ldr	r3, [r5, #0]
 800253e:	b103      	cbz	r3, 8002542 <_isatty_r+0x1a>
 8002540:	6023      	str	r3, [r4, #0]
 8002542:	bd38      	pop	{r3, r4, r5, pc}
 8002544:	20000228 	.word	0x20000228

08002548 <_init>:
 8002548:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800254a:	bf00      	nop
 800254c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800254e:	bc08      	pop	{r3}
 8002550:	469e      	mov	lr, r3
 8002552:	4770      	bx	lr

08002554 <_fini>:
 8002554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002556:	bf00      	nop
 8002558:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800255a:	bc08      	pop	{r3}
 800255c:	469e      	mov	lr, r3
 800255e:	4770      	bx	lr
