Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct 21 16:54:03 2024
| Host         : Kristian-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_circuit_control_sets_placed.rpt
| Design       : top_circuit
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    82 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              91 |           27 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             306 |           85 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                      Enable Signal                      |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG |                                                         | debouncer_1/sig_cntrs_ary[2][3]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG |                                                         | debouncer_1/sig_cntrs_ary[0][3]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG |                                                         | debouncer_1/sig_cntrs_ary[3][3]_i_1_n_0 |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | sevenSeg_1/eqOp                                         | sevenSeg_1/clear                        |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | circuit_1/inst_control/a                                | debouncer_1/rst                         |                1 |              4 |         4.00 |
|  CLK_IBUF_BUFG | circuit_1/inst_control/output_counter0                  | debouncer_1/rst                         |                3 |              6 |         2.00 |
|  CLK_IBUF_BUFG | UART_TX_KB_1/UART_CTRL_1/E[0]                           |                                         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG | circuit_1/inst_control/input_counter0                   | debouncer_1/rst                         |                2 |              8 |         4.00 |
|  CLK_IBUF_BUFG |                                                         |                                         |                5 |              9 |         1.80 |
|  CLK_IBUF_BUFG |                                                         | debouncer_1/rst                         |                4 |              9 |         2.25 |
|  CLK_IBUF_BUFG |                                                         | UART_TX_KB_1/UART_CTRL_1/readAddress0   |                4 |             11 |         2.75 |
|  CLK_IBUF_BUFG |                                                         | UART_TX_KB_1/UART_TX_1B_1/bitTmr        |                4 |             14 |         3.50 |
|  CLK_IBUF_BUFG |                                                         | UART_TX_KB_1/UART_CTRL_1/reset_cntr0    |                5 |             18 |         3.60 |
|  CLK_IBUF_BUFG |                                                         | sevenSeg_1/tmrCntr[0]_i_1_n_0           |                7 |             27 |         3.86 |
|  CLK_IBUF_BUFG | UART_TX_KB_1/UART_TX_1B_1/bitIndex                      | UART_TX_KB_1/UART_TX_1B_1/tx_ready      |                9 |             32 |         3.56 |
|  CLK_IBUF_BUFG | circuit_1/inst_control/FSM_onehot_currstate_reg[2]_0[0] | debouncer_1/rst                         |                9 |             34 |         3.78 |
|  CLK_IBUF_BUFG | circuit_1/inst_control/E[0]                             | debouncer_1/rst                         |                9 |             34 |         3.78 |
|  CLK_IBUF_BUFG | circuit_1/inst_control/Q[0]                             | debouncer_1/rst                         |               14 |             50 |         3.57 |
|  CLK_IBUF_BUFG | circuit_1/inst_control/Q[2]                             | debouncer_1/rst                         |               14 |             50 |         3.57 |
|  CLK_IBUF_BUFG | circuit_1/inst_control/Q[1]                             | debouncer_1/rst                         |               23 |             84 |         3.65 |
+----------------+---------------------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


