
---------- Begin Simulation Statistics ----------
final_tick                                  127289000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  36260                       # Simulator instruction rate (inst/s)
host_mem_usage                                2210532                       # Number of bytes of host memory used
host_op_rate                                    71729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.63                       # Real time elapsed on the host
host_tick_rate                              203241685                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       22698                       # Number of instructions simulated
sim_ops                                         44920                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000127                       # Number of seconds simulated
sim_ticks                                   127289000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                     24147                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    30853                       # number of cc regfile writes
system.cpu.committedInsts                       22698                       # Number of Instructions Simulated
system.cpu.committedOps                         44920                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.607983                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.607983                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                      1372                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      652                       # number of floating regfile writes
system.cpu.idleCycles                           45377                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  523                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     4115                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.399002                       # Inst execution rate
system.cpu.iew.exec_refs                         6861                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       1903                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    2933                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  4563                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                12                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2141                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               52391                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  4958                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               165                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 50789                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     78                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2974                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    510                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  3286                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             16                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          472                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             51                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     52376                       # num instructions consuming a value
system.cpu.iew.wb_count                         49388                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.736960                       # average fanout of values written-back
system.cpu.iew.wb_producers                     38599                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.387996                       # insts written-back per cycle
system.cpu.iew.wb_sent                          49536                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    68630                       # number of integer regfile reads
system.cpu.int_regfile_writes                   42315                       # number of integer regfile writes
system.cpu.ipc                               0.178317                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.178317                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               600      1.18%      1.18% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 42911     84.22%     85.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.01%     85.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.04%     85.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 136      0.27%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  106      0.21%     85.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   46      0.09%     86.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 216      0.42%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 4876      9.57%     96.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1420      2.79%     98.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             125      0.25%     99.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            492      0.97%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  50954                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1283                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2553                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1184                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1291                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         110                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002159                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      57     51.82%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      8.18%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     60.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     11     10.00%     70.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    20     18.18%     88.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 7      6.36%     94.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                6      5.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  49181                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             181416                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        48204                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             58581                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      52390                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     50954                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   1                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            7465                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                38                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              1                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        10881                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         81913                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.622050                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.311224                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               61605     75.21%     75.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                6783      8.28%     83.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4840      5.91%     89.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3415      4.17%     93.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3144      3.84%     97.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                1422      1.74%     99.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                 410      0.50%     99.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 252      0.31%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  42      0.05%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           81913                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.400299                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads                13                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 4563                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2141                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   15996                       # number of misc regfile reads
system.cpu.numCycles                           127290                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1823                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.lookups                    4912                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4133                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               644                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 3153                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    2855                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             90.548684                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     207                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             166                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              163                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           84                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts            7440                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts               483                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples        80685                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.556733                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.408231                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0           64171     79.53%     79.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1            6689      8.29%     87.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2            3309      4.10%     91.92% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3             845      1.05%     92.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4            2716      3.37%     96.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5             319      0.40%     96.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            2192      2.72%     99.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7              85      0.11%     99.56% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8             359      0.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total        80685                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted                22698                       # Number of instructions committed
system.cpu.commit.opsCommitted                  44920                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                        5210                       # Number of memory references committed
system.cpu.commit.loads                          3584                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                       3793                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                       1149                       # Number of committed floating point instructions.
system.cpu.commit.integer                       44165                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   147                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          285      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu        38909     86.62%     87.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.01%     87.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.05%     87.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.30%     87.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     87.61% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.21%     87.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     87.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.10%     87.92% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.48%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     88.40% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead         3530      7.86%     96.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1160      2.58%     98.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           54      0.12%     98.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite          466      1.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total        44920                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples           359                       # number cycles where commit BW limit reached
system.cpu.decode.idleCycles                    55200                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                 18555                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                      4303                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                  3345                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                    510                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                 3012                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   214                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                  52718                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1091                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                        4401                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        1904                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            73                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            17                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    127289000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              54205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                          27984                       # Number of instructions fetch has processed
system.cpu.fetch.branches                        4912                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               3065                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                         26528                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                    1448                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                   76                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           379                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                      2180                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   518                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples              81913                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.669479                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.037169                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                    72711     88.77%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                      233      0.28%     89.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                     1122      1.37%     90.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                      304      0.37%     90.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                     1313      1.60%     92.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                      213      0.26%     92.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                     1410      1.72%     94.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                      183      0.22%     94.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                     4424      5.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total                81913                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.038589                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.219844                       # Number of inst fetches per cycle
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        2251                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    127289000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                          34                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                     979                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  16                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                    515                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    532                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    127289000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                    510                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                    56599                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                    6950                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            134                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                      6208                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 11512                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                  52562                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   5816                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   4743                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands               77544                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                      117670                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                    72572                       # Number of integer rename lookups
system.cpu.rename.fpLookups                      1384                       # Number of floating rename lookups
system.cpu.rename.committedMaps                 69233                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                     8305                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       4                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     16766                       # count of insts added to the skid buffer
system.cpu.rob.reads                           132530                       # The number of ROB reads
system.cpu.rob.writes                          105955                       # The number of ROB writes
system.cpu.thread_0.numInsts                    22698                       # Number of Instructions committed
system.cpu.thread_0.numOps                      44920                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.mem_ctrl.avgPriority_.cpu.inst::samples      2180.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      4234.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000080912750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            11                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            11                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                12131                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 171                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         6434                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        1627                       # Number of write requests accepted
system.mem_ctrl.readBursts                       6434                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      1627                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     222                       # Number of controller read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                   1425                       # Number of controller write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.avgRdQLen                        3.20                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.21                       # Average write queue length when enqueuing
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readPktSize::0                   2310                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                     25                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                    351                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                   1568                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2180                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                    28                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     8                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                   128                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                  1463                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1579                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     1191                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      652                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                      391                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                     1086                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                      318                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                      186                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                      144                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                      137                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                      230                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                     290                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       3                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       4                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      12                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      561.363636                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     731.587626                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              2     18.18%     18.18% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            4     36.36%     54.55% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            1      9.09%     63.64% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1      9.09%     72.73% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::896-1023            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1152-1279            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::2432-2559            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             11                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.545455                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.522306                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.934199                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 8     72.73%     72.73% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 3     27.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             11                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadWrQ                    14208                       # Total number of bytes read from write queue
system.mem_ctrl.bytesReadSys                   155826                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 12258                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBWSys                    1224.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      96.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.totGap                      127279000                       # Total gap between requests
system.mem_ctrl.avgGap                       15789.48                       # Average gap between requests
system.mem_ctrl.requestorReadBytes::.cpu.inst       139520                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorReadBytes::.cpu.data        14634                       # Per-requestor bytes read from memory
system.mem_ctrl.requestorWriteBytes::.cpu.data         1361                       # Per-requestor bytes write to memory
system.mem_ctrl.requestorReadRate::.cpu.inst 1096088428.693759918213                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorReadRate::.cpu.data 114966729.253902539611                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrl.requestorWriteRate::.cpu.data 10692204.353871898726                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrl.requestorReadAccesses::.cpu.inst         2180                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorReadAccesses::.cpu.data         4254                       # Per-requestor read serviced memory accesses
system.mem_ctrl.requestorWriteAccesses::.cpu.data         1627                       # Per-requestor write serviced memory accesses
system.mem_ctrl.requestorReadTotalLat::.cpu.inst     58104750                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorReadTotalLat::.cpu.data    178702750                       # Per-requestor read total memory access latency
system.mem_ctrl.requestorWriteTotalLat::.cpu.data   2279616000                       # Per-requestor write total memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.inst     26653.56                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorReadAvgLat::.cpu.data     42008.17                       # Per-requestor read average memory access latency
system.mem_ctrl.requestorWriteAvgLat::.cpu.data   1401116.16                       # Per-requestor write average memory access latency
system.mem_ctrl.dram.bytes_read::.cpu.inst       139392                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::.cpu.data        16306                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_read::total         155698                       # Number of bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::.cpu.inst       139392                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_inst_read::total       139392                       # Number of instructions bytes read from this memory
system.mem_ctrl.dram.bytes_written::.cpu.data        12258                       # Number of bytes written to this memory
system.mem_ctrl.dram.bytes_written::total        12258                       # Number of bytes written to this memory
system.mem_ctrl.dram.num_reads::.cpu.inst         2178                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::.cpu.data         4254                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_reads::total            6432                       # Number of read requests responded to by this memory
system.mem_ctrl.dram.num_writes::.cpu.data         1627                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.num_writes::total           1627                       # Number of write requests responded to by this memory
system.mem_ctrl.dram.bw_read::.cpu.inst    1095082843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::.cpu.data     128102193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_read::total        1223185036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::.cpu.inst   1095082843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_inst_read::total   1095082843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::.cpu.data     96300544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_write::total         96300544                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.inst   1095082843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::.cpu.data    224402737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.bw_total::total       1319485580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.dram.readBursts                  6212                       # Number of DRAM read bursts
system.mem_ctrl.dram.writeBursts                  182                       # Number of DRAM write bursts
system.mem_ctrl.dram.perBankRdBursts::0           503                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::1           477                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::2           821                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::3           207                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::4           171                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::5            28                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::6           449                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::7           140                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::8            30                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::9            16                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::10           61                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::11          322                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::12          356                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::13           45                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::14          254                       # Per bank write bursts
system.mem_ctrl.dram.perBankRdBursts::15         2332                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::0            56                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::1            32                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::2            37                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::3            21                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::4            30                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrl.dram.perBankWrBursts::15            6                       # Per bank write bursts
system.mem_ctrl.dram.totQLat                120332500                       # Total ticks spent queuing
system.mem_ctrl.dram.totBusLat               31060000                       # Total ticks spent in databus transfers
system.mem_ctrl.dram.totMemAccLat           236807500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.dram.avgQLat                 19370.98                       # Average queueing delay per DRAM burst
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.dram.avgMemAccLat            38120.98                       # Average memory access latency per DRAM burst
system.mem_ctrl.dram.readRowHits                 5473                       # Number of row buffer hits during reads
system.mem_ctrl.dram.writeRowHits                 176                       # Number of row buffer hits during writes
system.mem_ctrl.dram.readRowHitRate             88.10                       # Row buffer hit rate for reads
system.mem_ctrl.dram.writeRowHitRate            96.70                       # Row buffer hit rate for writes
system.mem_ctrl.dram.bytesPerActivate::samples          738                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::mean   549.810298                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::gmean   346.596538                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::stdev   413.978882                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::0-127          139     18.83%     18.83% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::128-255          133     18.02%     36.86% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::256-383           72      9.76%     46.61% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::384-511           36      4.88%     51.49% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::512-639           24      3.25%     54.74% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::640-767           20      2.71%     57.45% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::768-895           22      2.98%     60.43% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::896-1023           12      1.63%     62.06% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::1024-1151          280     37.94%    100.00% # Bytes accessed per row activation
system.mem_ctrl.dram.bytesPerActivate::total          738                       # Bytes accessed per row activation
system.mem_ctrl.dram.bytesRead                 397568                       # Total number of bytes read from DRAM
system.mem_ctrl.dram.bytesWritten               11648                       # Total number of bytes written to DRAM
system.mem_ctrl.dram.avgRdBW              3123.349229                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrl.dram.avgWrBW                91.508300                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.dram.busUtil                    25.12                       # Data bus utilization in percentage
system.mem_ctrl.dram.busUtilRead                24.40                       # Data bus utilization in percentage for reads
system.mem_ctrl.dram.busUtilWrite                0.71                       # Data bus utilization in percentage for writes
system.mem_ctrl.dram.pageHitRate                88.35                       # Row buffer hit rate, read and write combined
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    127289000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.dram.rank0.actEnergy          3063060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank0.preEnergy          1605285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank0.readEnergy        19963440                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank0.writeEnergy         918720                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank0.refreshEnergy 9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank0.actBackEnergy     56874030                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank0.preBackEnergy       985440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank0.totalEnergy       93244215                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank0.averagePower    732.539457                       # Core power per rank (mW)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE      2068250                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::REF      4160000                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT    121060750                       # Time in different power states
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.actEnergy          2256240                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.dram.rank1.preEnergy          1195425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.dram.rank1.readEnergy        24390240                       # Energy for read commands per rank (pJ)
system.mem_ctrl.dram.rank1.writeEnergy          31320                       # Energy for write commands per rank (pJ)
system.mem_ctrl.dram.rank1.refreshEnergy 9834240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.dram.rank1.actBackEnergy     53077830                       # Energy for active background per rank (pJ)
system.mem_ctrl.dram.rank1.preBackEnergy      4182240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.dram.rank1.totalEnergy       94967535                       # Total energy per rank (pJ)
system.mem_ctrl.dram.rank1.averagePower    746.078098                       # Core power per rank (mW)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE      9018750                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::REF      4160000                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT    114110250                       # Time in different power states
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    127289000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6434                       # Transaction distribution
system.membus.trans_dist::ReadResp               6432                       # Transaction distribution
system.membus.trans_dist::WriteReq               1627                       # Transaction distribution
system.membus.trans_dist::WriteResp              1627                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache_port::system.mem_ctrl.port         4358                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache_port::total         4358                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::system.mem_ctrl.port        11762                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache_port::total        11762                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  16120                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::system.mem_ctrl.port       139392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache_port::total       139392                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::system.mem_ctrl.port        28564                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache_port::total        28564                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  167956                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8061                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8061    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8061                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    127289000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             9688000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy           11520000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              9.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11613250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
