{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638214492722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 13:34:52 2021 " "Processing started: Mon Nov 29 13:34:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638214492723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638214492723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638214492723 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638214492765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1638214492958 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638214492958 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1638214492987 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1638214492987 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1638214493426 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638214493526 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "Node: mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_unit:CONTROL\|Jump mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "Latch control_unit:CONTROL\|Jump is being clocked by mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638214493548 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1638214493548 "|MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638214493554 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638214493580 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.530 " "Worst-case setup slack is 0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493666 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 iCLK  " "    0.530               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493666 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214493666 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.328 " "Worst-case hold slack is 0.328" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 iCLK  " "    0.328               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214493680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.143 " "Worst-case recovery slack is 17.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.143               0.000 iCLK  " "   17.143               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214493687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.189 " "Worst-case removal slack is 2.189" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.189               0.000 iCLK  " "    2.189               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214493694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.582 " "Worst-case minimum pulse width slack is 9.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.582               0.000 iCLK  " "    9.582               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214493701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214493701 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214495145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214495145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214495145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214495145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.174 ns " "Worst Case Available Settling Time: 36.174 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214495145 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214495145 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214495145 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.530 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.530" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495164 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495164 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214495164 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.530  " "Path #1: Setup slack is 0.530 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:ALUSrcreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:ALUSrcreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q " "To Node      : EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.072      3.072  R        clock network delay " "     3.072      3.072  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.232     uTco  ID_EX_register:ID_register\|N_Bit_Register:ALUSrcreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q " "     3.304      0.232     uTco  ID_EX_register:ID_register\|N_Bit_Register:ALUSrcreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.000 FF  CELL  ID_register\|ALUSrcreg\|\\G_NBit_Reg:0:RegI\|s_Q\|q " "     3.304      0.000 FF  CELL  ID_register\|ALUSrcreg\|\\G_NBit_Reg:0:RegI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.740      0.436 FF    IC  ALU_UNIT\|ADDER\|MUX2\|\\G_NBit_MUX1:1:MUXI1\|g_or_final\|o_F~0\|datab " "     3.740      0.436 FF    IC  ALU_UNIT\|ADDER\|MUX2\|\\G_NBit_MUX1:1:MUXI1\|g_or_final\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.163      0.423 FR  CELL  ALU_UNIT\|ADDER\|MUX2\|\\G_NBit_MUX1:1:MUXI1\|g_or_final\|o_F~0\|combout " "     4.163      0.423 FR  CELL  ALU_UNIT\|ADDER\|MUX2\|\\G_NBit_MUX1:1:MUXI1\|g_or_final\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.663      1.500 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|datac " "     5.663      1.500 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.950      0.287 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|combout " "     5.950      0.287 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.211      0.261 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~1\|dataa " "     6.211      0.261 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.628      0.417 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~1\|combout " "     6.628      0.417 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.859      0.231 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~1\|datad " "     6.859      0.231 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.014      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~1\|combout " "     7.014      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.271      0.257 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|dataa " "     7.271      0.257 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.671      0.400 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|combout " "     7.671      0.400 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.901      0.230 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~1\|datad " "     7.901      0.230 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.056      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~1\|combout " "     8.056      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.285      0.229 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:6:FULLADDERI\|g_orC\|o_F~0\|datad " "     8.285      0.229 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:6:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.440      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:6:FULLADDERI\|g_orC\|o_F~0\|combout " "     8.440      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:6:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.667      0.227 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~1\|datad " "     8.667      0.227 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.822      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~1\|combout " "     8.822      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.206      0.384 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|datad " "     9.206      0.384 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.361      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|combout " "     9.361      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.588      0.227 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~1\|datad " "     9.588      0.227 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.743      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~1\|combout " "     9.743      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.970      0.227 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|datad " "     9.970      0.227 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.125      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|combout " "    10.125      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.353      0.228 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~1\|datad " "    10.353      0.228 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.508      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~1\|combout " "    10.508      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.734      0.226 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~1\|datad " "    10.734      0.226 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.889      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~1\|combout " "    10.889      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.147      0.258 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|datab " "    11.147      0.258 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.549      0.402 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|combout " "    11.549      0.402 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.224      0.675 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~1\|datad " "    12.224      0.675 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.379      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~1\|combout " "    12.379      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.590      0.211 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|datad " "    12.590      0.211 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.745      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|combout " "    12.745      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.972      0.227 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|datad " "    12.972      0.227 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.127      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|combout " "    13.127      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.341      0.214 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|datad " "    13.341      0.214 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.496      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|combout " "    13.496      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.722      0.226 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|datad " "    13.722      0.226 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.877      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|combout " "    13.877      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.086      1.209 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|datad " "    15.086      1.209 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.241      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|combout " "    15.241      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.468      0.227 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|datad " "    15.468      0.227 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.623      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|combout " "    15.623      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.008      0.385 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|datad " "    16.008      0.385 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.163      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|combout " "    16.163      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.391      0.228 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|datad " "    16.391      0.228 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.546      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|combout " "    16.546      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.774      0.228 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|datad " "    16.774      0.228 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.929      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|combout " "    16.929      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.155      0.226 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|datad " "    17.155      0.226 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.310      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|combout " "    17.310      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.569      0.259 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|dataa " "    17.569      0.259 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.969      0.400 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|combout " "    17.969      0.400 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.228      0.259 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|dataa " "    18.228      0.259 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.628      0.400 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|combout " "    18.628      0.400 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.854      0.226 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|datad " "    18.854      0.226 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.009      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|combout " "    19.009      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.235      0.226 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|datad " "    19.235      0.226 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.390      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|combout " "    19.390      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.618      0.228 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:29:FULLADDERI\|g_orC\|o_F~0\|datad " "    19.618      0.228 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:29:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.773      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:29:FULLADDERI\|g_orC\|o_F~0\|combout " "    19.773      0.155 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:29:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.227 RR    IC  ALU_UNIT\|o_S\[31\]~298\|datad " "    20.000      0.227 RR    IC  ALU_UNIT\|o_S\[31\]~298\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.155      0.155 RR  CELL  ALU_UNIT\|o_S\[31\]~298\|combout " "    20.155      0.155 RR  CELL  ALU_UNIT\|o_S\[31\]~298\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.136      0.981 RR    IC  ALU_UNIT\|o_S\[31\]~299\|datad " "    21.136      0.981 RR    IC  ALU_UNIT\|o_S\[31\]~299\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.275      0.139 RF  CELL  ALU_UNIT\|o_S\[31\]~299\|combout " "    21.275      0.139 RF  CELL  ALU_UNIT\|o_S\[31\]~299\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.504      0.229 FF    IC  ALU_UNIT\|o_S\[31\]~300\|datad " "    21.504      0.229 FF    IC  ALU_UNIT\|o_S\[31\]~300\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.654      0.150 FR  CELL  ALU_UNIT\|o_S\[31\]~300\|combout " "    21.654      0.150 FR  CELL  ALU_UNIT\|o_S\[31\]~300\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.859      0.205 RR    IC  ALU_UNIT\|o_S\[31\]~303\|datad " "    21.859      0.205 RR    IC  ALU_UNIT\|o_S\[31\]~303\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.014      0.155 RR  CELL  ALU_UNIT\|o_S\[31\]~303\|combout " "    22.014      0.155 RR  CELL  ALU_UNIT\|o_S\[31\]~303\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.218      0.204 RR    IC  ALU_UNIT\|o_S\[31\]~304\|datad " "    22.218      0.204 RR    IC  ALU_UNIT\|o_S\[31\]~304\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.357      0.139 RF  CELL  ALU_UNIT\|o_S\[31\]~304\|combout " "    22.357      0.139 RF  CELL  ALU_UNIT\|o_S\[31\]~304\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.357      0.000 FF    IC  EX_register\|ALUOutreg\|\\G_NBit_Reg:31:RegI\|s_Q\|d " "    22.357      0.000 FF    IC  EX_register\|ALUOutreg\|\\G_NBit_Reg:31:RegI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.461      0.104 FF  CELL  EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q " "    22.461      0.104 FF  CELL  EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.961      2.961  R        clock network delay " "    22.961      2.961  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.993      0.032           clock pessimism removed " "    22.993      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.973     -0.020           clock uncertainty " "    22.973     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.991      0.018     uTsu  EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q " "    22.991      0.018     uTsu  EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.461 " "Data Arrival Time  :    22.461" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.991 " "Data Required Time :    22.991" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.530  " "Slack              :     0.530 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495165 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214495165 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.328 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.328" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214495176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.328  " "Path #1: Hold slack is 0.328 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_register:EX_register\|N_Bit_Register:readrtreg\|dffg:\\G_NBit_Reg:13:RegI\|s_Q " "From Node    : EX_MEM_register:EX_register\|N_Bit_Register:readrtreg\|dffg:\\G_NBit_Reg:13:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.967      2.967  R        clock network delay " "     2.967      2.967  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.199      0.232     uTco  EX_MEM_register:EX_register\|N_Bit_Register:readrtreg\|dffg:\\G_NBit_Reg:13:RegI\|s_Q " "     3.199      0.232     uTco  EX_MEM_register:EX_register\|N_Bit_Register:readrtreg\|dffg:\\G_NBit_Reg:13:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.199      0.000 RR  CELL  EX_register\|readrtreg\|\\G_NBit_Reg:13:RegI\|s_Q\|q " "     3.199      0.000 RR  CELL  EX_register\|readrtreg\|\\G_NBit_Reg:13:RegI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.894      0.695 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a10\|portadatain\[3\] " "     3.894      0.695 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a10\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.966      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0 " "     3.966      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.448      3.448  R        clock network delay " "     3.448      3.448  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.416     -0.032           clock pessimism removed " "     3.416     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.416      0.000           clock uncertainty " "     3.416      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.638      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0 " "     3.638      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.966 " "Data Arrival Time  :     3.966" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.638 " "Data Required Time :     3.638" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.328  " "Slack              :     0.328 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495176 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214495176 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.143 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214495179 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.143  " "Path #1: Recovery slack is 17.143 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6 " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.090      3.090  R        clock network delay " "     3.090      3.090  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.322      0.232     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6 " "     3.322      0.232     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.322      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.322      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.800      1.478 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.800      1.478 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.080      1.280 RF  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "     6.080      1.280 RF  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.293      3.293  R        clock network delay " "    23.293      3.293  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.301      0.008           clock pessimism removed " "    23.301      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.281     -0.020           clock uncertainty " "    23.281     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.223     -0.058     uTsu  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "    23.223     -0.058     uTsu  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.080 " "Data Arrival Time  :     6.080" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.223 " "Data Required Time :    23.223" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.143  " "Slack              :    17.143 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495179 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214495179 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.189 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.189" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214495182 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.189  " "Path #1: Removal slack is 2.189 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6 " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.977      2.977  R        clock network delay " "     2.977      2.977  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.209      0.232     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6 " "     3.209      0.232     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.209      0.000 FF  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.209      0.000 FF  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.600      1.391 FF    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.600      1.391 FF    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.766      1.166 FR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "     5.766      1.166 FR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.399      3.399  R        clock network delay " "     3.399      3.399  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.391     -0.008           clock pessimism removed " "     3.391     -0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.391      0.000           clock uncertainty " "     3.391      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.577      0.186      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "     3.577      0.186      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.766 " "Data Arrival Time  :     5.766" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.577 " "Data Required Time :     3.577" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.189  " "Slack              :     2.189 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214495182 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214495182 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638214495183 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638214495206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638214495684 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "Node: mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_unit:CONTROL\|Jump mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "Latch control_unit:CONTROL\|Jump is being clocked by mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638214495834 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1638214495834 "|MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.955 " "Worst-case setup slack is 1.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.955               0.000 iCLK  " "    1.955               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214495869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.334 " "Worst-case hold slack is 0.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 iCLK  " "    0.334               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214495882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.357 " "Worst-case recovery slack is 17.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.357               0.000 iCLK  " "   17.357               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214495890 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.969 " "Worst-case removal slack is 1.969" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.969               0.000 iCLK  " "    1.969               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214495896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.554 " "Worst-case minimum pulse width slack is 9.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.554               0.000 iCLK  " "    9.554               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214495902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214495902 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214497151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214497151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214497151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214497151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 36.480 ns " "Worst Case Available Settling Time: 36.480 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214497151 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214497151 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214497151 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.955 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.955" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497168 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497168 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214497168 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.955  " "Path #1: Setup slack is 1.955 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:ALUSrcreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:ALUSrcreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q " "To Node      : EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.790      2.790  R        clock network delay " "     2.790      2.790  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.003      0.213     uTco  ID_EX_register:ID_register\|N_Bit_Register:ALUSrcreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q " "     3.003      0.213     uTco  ID_EX_register:ID_register\|N_Bit_Register:ALUSrcreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.003      0.000 FF  CELL  ID_register\|ALUSrcreg\|\\G_NBit_Reg:0:RegI\|s_Q\|q " "     3.003      0.000 FF  CELL  ID_register\|ALUSrcreg\|\\G_NBit_Reg:0:RegI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.394      0.391 FF    IC  ALU_UNIT\|ADDER\|MUX2\|\\G_NBit_MUX1:1:MUXI1\|g_or_final\|o_F~0\|datab " "     3.394      0.391 FF    IC  ALU_UNIT\|ADDER\|MUX2\|\\G_NBit_MUX1:1:MUXI1\|g_or_final\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.771      0.377 FR  CELL  ALU_UNIT\|ADDER\|MUX2\|\\G_NBit_MUX1:1:MUXI1\|g_or_final\|o_F~0\|combout " "     3.771      0.377 FR  CELL  ALU_UNIT\|ADDER\|MUX2\|\\G_NBit_MUX1:1:MUXI1\|g_or_final\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.184      1.413 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|datac " "     5.184      1.413 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.449      0.265 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|combout " "     5.449      0.265 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.691      0.242 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~1\|dataa " "     5.691      0.242 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.071      0.380 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~1\|combout " "     6.071      0.380 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.284      0.213 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~1\|datad " "     6.284      0.213 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.428      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~1\|combout " "     6.428      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.667      0.239 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|dataa " "     6.667      0.239 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.034      0.367 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|combout " "     7.034      0.367 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.246      0.212 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~1\|datad " "     7.246      0.212 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.390      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~1\|combout " "     7.390      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.601      0.211 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:6:FULLADDERI\|g_orC\|o_F~0\|datad " "     7.601      0.211 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:6:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.745      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:6:FULLADDERI\|g_orC\|o_F~0\|combout " "     7.745      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:6:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.955      0.210 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~1\|datad " "     7.955      0.210 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.099      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~1\|combout " "     8.099      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.463      0.364 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|datad " "     8.463      0.364 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.607      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|combout " "     8.607      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.816      0.209 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~1\|datad " "     8.816      0.209 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.960      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~1\|combout " "     8.960      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.170      0.210 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|datad " "     9.170      0.210 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.314      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|combout " "     9.314      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.524      0.210 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~1\|datad " "     9.524      0.210 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.668      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~1\|combout " "     9.668      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.876      0.208 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~1\|datad " "     9.876      0.208 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.020      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~1\|combout " "    10.020      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.259      0.239 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|datab " "    10.259      0.239 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.628      0.369 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|combout " "    10.628      0.369 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.262      0.634 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~1\|datad " "    11.262      0.634 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.406      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~1\|combout " "    11.406      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.600      0.194 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|datad " "    11.600      0.194 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.744      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|combout " "    11.744      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.953      0.209 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|datad " "    11.953      0.209 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.097      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|combout " "    12.097      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.294      0.197 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|datad " "    12.294      0.197 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.438      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|combout " "    12.438      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.646      0.208 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|datad " "    12.646      0.208 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.790      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|combout " "    12.790      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.924      1.134 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|datad " "    13.924      1.134 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.068      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|combout " "    14.068      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.277      0.209 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|datad " "    14.277      0.209 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.421      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|combout " "    14.421      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.786      0.365 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|datad " "    14.786      0.365 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.930      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|combout " "    14.930      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.140      0.210 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|datad " "    15.140      0.210 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.284      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|combout " "    15.284      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.494      0.210 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|datad " "    15.494      0.210 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.638      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|combout " "    15.638      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.846      0.208 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|datad " "    15.846      0.208 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.990      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|combout " "    15.990      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.231      0.241 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|dataa " "    16.231      0.241 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.598      0.367 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|combout " "    16.598      0.367 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.838      0.240 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|dataa " "    16.838      0.240 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.205      0.367 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|combout " "    17.205      0.367 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.413      0.208 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|datad " "    17.413      0.208 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.557      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|combout " "    17.557      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.765      0.208 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|datad " "    17.765      0.208 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.909      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|combout " "    17.909      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.119      0.210 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:29:FULLADDERI\|g_orC\|o_F~0\|datad " "    18.119      0.210 RR    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:29:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.263      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:29:FULLADDERI\|g_orC\|o_F~0\|combout " "    18.263      0.144 RR  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:29:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.472      0.209 RR    IC  ALU_UNIT\|o_S\[31\]~298\|datad " "    18.472      0.209 RR    IC  ALU_UNIT\|o_S\[31\]~298\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.616      0.144 RR  CELL  ALU_UNIT\|o_S\[31\]~298\|combout " "    18.616      0.144 RR  CELL  ALU_UNIT\|o_S\[31\]~298\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.541      0.925 RR    IC  ALU_UNIT\|o_S\[31\]~299\|datad " "    19.541      0.925 RR    IC  ALU_UNIT\|o_S\[31\]~299\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.685      0.144 RR  CELL  ALU_UNIT\|o_S\[31\]~299\|combout " "    19.685      0.144 RR  CELL  ALU_UNIT\|o_S\[31\]~299\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.874      0.189 RR    IC  ALU_UNIT\|o_S\[31\]~300\|datad " "    19.874      0.189 RR    IC  ALU_UNIT\|o_S\[31\]~300\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.018      0.144 RR  CELL  ALU_UNIT\|o_S\[31\]~300\|combout " "    20.018      0.144 RR  CELL  ALU_UNIT\|o_S\[31\]~300\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.207      0.189 RR    IC  ALU_UNIT\|o_S\[31\]~303\|datad " "    20.207      0.189 RR    IC  ALU_UNIT\|o_S\[31\]~303\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.351      0.144 RR  CELL  ALU_UNIT\|o_S\[31\]~303\|combout " "    20.351      0.144 RR  CELL  ALU_UNIT\|o_S\[31\]~303\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.539      0.188 RR    IC  ALU_UNIT\|o_S\[31\]~304\|datad " "    20.539      0.188 RR    IC  ALU_UNIT\|o_S\[31\]~304\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.683      0.144 RR  CELL  ALU_UNIT\|o_S\[31\]~304\|combout " "    20.683      0.144 RR  CELL  ALU_UNIT\|o_S\[31\]~304\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.683      0.000 RR    IC  EX_register\|ALUOutreg\|\\G_NBit_Reg:31:RegI\|s_Q\|d " "    20.683      0.000 RR    IC  EX_register\|ALUOutreg\|\\G_NBit_Reg:31:RegI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.763      0.080 RR  CELL  EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q " "    20.763      0.080 RR  CELL  EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.691      2.691  R        clock network delay " "    22.691      2.691  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.719      0.028           clock pessimism removed " "    22.719      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.699     -0.020           clock uncertainty " "    22.699     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.718      0.019     uTsu  EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q " "    22.718      0.019     uTsu  EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    20.763 " "Data Arrival Time  :    20.763" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.718 " "Data Required Time :    22.718" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.955  " "Slack              :     1.955 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497169 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214497169 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214497181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.334  " "Path #1: Hold slack is 0.334 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_register:EX_register\|N_Bit_Register:readrtreg\|dffg:\\G_NBit_Reg:13:RegI\|s_Q " "From Node    : EX_MEM_register:EX_register\|N_Bit_Register:readrtreg\|dffg:\\G_NBit_Reg:13:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.696      2.696  R        clock network delay " "     2.696      2.696  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.909      0.213     uTco  EX_MEM_register:EX_register\|N_Bit_Register:readrtreg\|dffg:\\G_NBit_Reg:13:RegI\|s_Q " "     2.909      0.213     uTco  EX_MEM_register:EX_register\|N_Bit_Register:readrtreg\|dffg:\\G_NBit_Reg:13:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.909      0.000 RR  CELL  EX_register\|readrtreg\|\\G_NBit_Reg:13:RegI\|s_Q\|q " "     2.909      0.000 RR  CELL  EX_register\|readrtreg\|\\G_NBit_Reg:13:RegI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.559      0.650 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a10\|portadatain\[3\] " "     3.559      0.650 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a10\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.632      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0 " "     3.632      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.125      3.125  R        clock network delay " "     3.125      3.125  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.097     -0.028           clock pessimism removed " "     3.097     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.097      0.000           clock uncertainty " "     3.097      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0 " "     3.298      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.632 " "Data Arrival Time  :     3.632" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.298 " "Data Required Time :     3.298" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.334  " "Slack              :     0.334 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497181 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214497181 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.357 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214497184 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.357  " "Path #1: Recovery slack is 17.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6 " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.807      2.807  R        clock network delay " "     2.807      2.807  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.020      0.213     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6 " "     3.020      0.213     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.020      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.020      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.415      1.395 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.415      1.395 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.563      1.148 RF  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "     5.563      1.148 RF  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.982      2.982  R        clock network delay " "    22.982      2.982  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.989      0.007           clock pessimism removed " "    22.989      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.969     -0.020           clock uncertainty " "    22.969     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.920     -0.049     uTsu  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "    22.920     -0.049     uTsu  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.563 " "Data Arrival Time  :     5.563" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.920 " "Data Required Time :    22.920" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.357  " "Slack              :    17.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497184 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214497184 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.969 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.969" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214497186 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.969  " "Path #1: Removal slack is 1.969 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6 " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.706      2.706  R        clock network delay " "     2.706      2.706  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.919      0.213     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6 " "     2.919      0.213     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.919      0.000 FF  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     2.919      0.000 FF  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.164      1.245 FF    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     4.164      1.245 FF    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.213      1.049 FR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "     5.213      1.049 FR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.083      3.083  R        clock network delay " "     3.083      3.083  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076     -0.007           clock pessimism removed " "     3.076     -0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.076      0.000           clock uncertainty " "     3.076      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.244      0.168      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "     3.244      0.168      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.213 " "Data Arrival Time  :     5.213" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.244 " "Data Required Time :     3.244" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.969  " "Slack              :     1.969 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214497186 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214497186 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638214497188 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "Node: mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_unit:CONTROL\|Jump mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "Latch control_unit:CONTROL\|Jump is being clocked by mem:IMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638214497336 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1638214497336 "|MIPS_Processor|mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.332 " "Worst-case setup slack is 10.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.332               0.000 iCLK  " "   10.332               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214497354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.129 " "Worst-case hold slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 iCLK  " "    0.129               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214497373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.543 " "Worst-case recovery slack is 18.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.543               0.000 iCLK  " "   18.543               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214497381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.060 " "Worst-case removal slack is 1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.060               0.000 iCLK  " "    1.060               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214497388 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.372 " "Worst-case minimum pulse width slack is 9.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 iCLK  " "    9.372               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638214497395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638214497395 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214498762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214498762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214498762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214498762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.044 ns " "Worst Case Available Settling Time: 38.044 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214498762 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638214498762 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214498762 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.332 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.332" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498776 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498776 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214498776 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.332  " "Path #1: Setup slack is 10.332 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:ALUSrcreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:ALUSrcreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q " "To Node      : EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.646      1.646  R        clock network delay " "     1.646      1.646  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.751      0.105     uTco  ID_EX_register:ID_register\|N_Bit_Register:ALUSrcreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q " "     1.751      0.105     uTco  ID_EX_register:ID_register\|N_Bit_Register:ALUSrcreg\|dffg:\\G_NBit_Reg:0:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.751      0.000 FF  CELL  ID_register\|ALUSrcreg\|\\G_NBit_Reg:0:RegI\|s_Q\|q " "     1.751      0.000 FF  CELL  ID_register\|ALUSrcreg\|\\G_NBit_Reg:0:RegI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.963      0.212 FF    IC  ALU_UNIT\|ADDER\|MUX2\|\\G_NBit_MUX1:1:MUXI1\|g_or_final\|o_F~0\|datab " "     1.963      0.212 FF    IC  ALU_UNIT\|ADDER\|MUX2\|\\G_NBit_MUX1:1:MUXI1\|g_or_final\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.139      0.176 FF  CELL  ALU_UNIT\|ADDER\|MUX2\|\\G_NBit_MUX1:1:MUXI1\|g_or_final\|o_F~0\|combout " "     2.139      0.176 FF  CELL  ALU_UNIT\|ADDER\|MUX2\|\\G_NBit_MUX1:1:MUXI1\|g_or_final\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.927      0.788 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|datac " "     2.927      0.788 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.060      0.133 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|combout " "     3.060      0.133 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:1:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.209      0.149 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~1\|dataa " "     3.209      0.149 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.413      0.204 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~1\|combout " "     3.413      0.204 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:2:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.537      0.124 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~1\|datad " "     3.537      0.124 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.600      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~1\|combout " "     3.600      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:3:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.745      0.145 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|dataa " "     3.745      0.145 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.949      0.204 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|combout " "     3.949      0.204 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:4:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.072      0.123 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~1\|datad " "     4.072      0.123 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.135      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~1\|combout " "     4.135      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:5:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.257      0.122 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:6:FULLADDERI\|g_orC\|o_F~0\|datad " "     4.257      0.122 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:6:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.320      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:6:FULLADDERI\|g_orC\|o_F~0\|combout " "     4.320      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:6:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.440      0.120 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~1\|datad " "     4.440      0.120 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.503      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~1\|combout " "     4.503      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:7:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.695      0.192 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|datad " "     4.695      0.192 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.758      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|combout " "     4.758      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:8:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.876      0.118 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~1\|datad " "     4.876      0.118 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.939      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~1\|combout " "     4.939      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:9:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.059      0.120 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|datad " "     5.059      0.120 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.122      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|combout " "     5.122      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:10:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.242      0.120 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~1\|datad " "     5.242      0.120 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.305      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~1\|combout " "     5.305      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:11:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.424      0.119 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~1\|datad " "     5.424      0.119 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.487      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~1\|combout " "     5.487      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:12:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.631      0.144 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|datab " "     5.631      0.144 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.838      0.207 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|combout " "     5.838      0.207 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:13:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.197      0.359 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~1\|datad " "     6.197      0.359 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.260      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~1\|combout " "     6.260      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:14:FULLADDERI\|g_orC\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.375      0.115 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|datad " "     6.375      0.115 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.438      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|combout " "     6.438      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:15:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.557      0.119 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|datad " "     6.557      0.119 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.620      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|combout " "     6.620      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:16:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.736      0.116 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|datad " "     6.736      0.116 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.799      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|combout " "     6.799      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:17:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.918      0.119 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|datad " "     6.918      0.119 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.981      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|combout " "     6.981      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:18:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.625      0.644 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|datad " "     7.625      0.644 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.688      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|combout " "     7.688      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:19:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.807      0.119 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|datad " "     7.807      0.119 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.870      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|combout " "     7.870      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:20:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.064      0.194 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|datad " "     8.064      0.194 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.127      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|combout " "     8.127      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:21:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.249      0.122 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|datad " "     8.249      0.122 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.312      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|combout " "     8.312      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:22:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.433      0.121 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|datad " "     8.433      0.121 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.496      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|combout " "     8.496      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:23:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.615      0.119 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|datad " "     8.615      0.119 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.678      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|combout " "     8.678      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:24:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.827      0.149 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|dataa " "     8.827      0.149 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.031      0.204 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|combout " "     9.031      0.204 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:25:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.177      0.146 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|dataa " "     9.177      0.146 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.381      0.204 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|combout " "     9.381      0.204 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:26:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.499      0.118 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|datad " "     9.499      0.118 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.562      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|combout " "     9.562      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:27:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.681      0.119 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|datad " "     9.681      0.119 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.744      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|combout " "     9.744      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:28:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.865      0.121 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:29:FULLADDERI\|g_orC\|o_F~0\|datad " "     9.865      0.121 FF    IC  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:29:FULLADDERI\|g_orC\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.928      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:29:FULLADDERI\|g_orC\|o_F~0\|combout " "     9.928      0.063 FF  CELL  ALU_UNIT\|ADDER\|ADDER\|\\G_NBit_Adder:29:FULLADDERI\|g_orC\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.047      0.119 FF    IC  ALU_UNIT\|o_S\[31\]~298\|datad " "    10.047      0.119 FF    IC  ALU_UNIT\|o_S\[31\]~298\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.110      0.063 FF  CELL  ALU_UNIT\|o_S\[31\]~298\|combout " "    10.110      0.063 FF  CELL  ALU_UNIT\|o_S\[31\]~298\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.632      0.522 FF    IC  ALU_UNIT\|o_S\[31\]~299\|datad " "    10.632      0.522 FF    IC  ALU_UNIT\|o_S\[31\]~299\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.695      0.063 FF  CELL  ALU_UNIT\|o_S\[31\]~299\|combout " "    10.695      0.063 FF  CELL  ALU_UNIT\|o_S\[31\]~299\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.804      0.109 FF    IC  ALU_UNIT\|o_S\[31\]~300\|datad " "    10.804      0.109 FF    IC  ALU_UNIT\|o_S\[31\]~300\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.867      0.063 FF  CELL  ALU_UNIT\|o_S\[31\]~300\|combout " "    10.867      0.063 FF  CELL  ALU_UNIT\|o_S\[31\]~300\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.976      0.109 FF    IC  ALU_UNIT\|o_S\[31\]~303\|datad " "    10.976      0.109 FF    IC  ALU_UNIT\|o_S\[31\]~303\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.039      0.063 FF  CELL  ALU_UNIT\|o_S\[31\]~303\|combout " "    11.039      0.063 FF  CELL  ALU_UNIT\|o_S\[31\]~303\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.147      0.108 FF    IC  ALU_UNIT\|o_S\[31\]~304\|datad " "    11.147      0.108 FF    IC  ALU_UNIT\|o_S\[31\]~304\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.210      0.063 FF  CELL  ALU_UNIT\|o_S\[31\]~304\|combout " "    11.210      0.063 FF  CELL  ALU_UNIT\|o_S\[31\]~304\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.210      0.000 FF    IC  EX_register\|ALUOutreg\|\\G_NBit_Reg:31:RegI\|s_Q\|d " "    11.210      0.000 FF    IC  EX_register\|ALUOutreg\|\\G_NBit_Reg:31:RegI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.260      0.050 FF  CELL  EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q " "    11.260      0.050 FF  CELL  EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.585      1.585  R        clock network delay " "    21.585      1.585  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.605      0.020           clock pessimism removed " "    21.605      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.585     -0.020           clock uncertainty " "    21.585     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.592      0.007     uTsu  EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q " "    21.592      0.007     uTsu  EX_MEM_register:EX_register\|N_Bit_Register:ALUOutreg\|dffg:\\G_NBit_Reg:31:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.260 " "Data Arrival Time  :    11.260" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.592 " "Data Required Time :    21.592" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.332  " "Slack              :    10.332 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498777 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214498777 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.129 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.129" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214498788 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.129  " "Path #1: Hold slack is 0.129 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM_register:EX_register\|N_Bit_Register:readrtreg\|dffg:\\G_NBit_Reg:13:RegI\|s_Q " "From Node    : EX_MEM_register:EX_register\|N_Bit_Register:readrtreg\|dffg:\\G_NBit_Reg:13:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.591      1.591  R        clock network delay " "     1.591      1.591  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.105     uTco  EX_MEM_register:EX_register\|N_Bit_Register:readrtreg\|dffg:\\G_NBit_Reg:13:RegI\|s_Q " "     1.696      0.105     uTco  EX_MEM_register:EX_register\|N_Bit_Register:readrtreg\|dffg:\\G_NBit_Reg:13:RegI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.696      0.000 RR  CELL  EX_register\|readrtreg\|\\G_NBit_Reg:13:RegI\|s_Q\|q " "     1.696      0.000 RR  CELL  EX_register\|readrtreg\|\\G_NBit_Reg:13:RegI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.019      0.323 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a10\|portadatain\[3\] " "     2.019      0.323 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a10\|portadatain\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.055      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0 " "     2.055      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.842      1.842  R        clock network delay " "     1.842      1.842  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.822     -0.020           clock pessimism removed " "     1.822     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.822      0.000           clock uncertainty " "     1.822      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.926      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0 " "     1.926      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a10~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.055 " "Data Arrival Time  :     2.055" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.926 " "Data Required Time :     1.926" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.129  " "Slack              :     0.129 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498788 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214498788 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.543 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.543" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214498790 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.543  " "Path #1: Recovery slack is 18.543 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6 " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.659      1.659  R        clock network delay " "     1.659      1.659  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.764      0.105     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6 " "     1.764      0.105     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.764      0.000 FF  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.764      0.000 FF  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.557      0.793 FF    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.557      0.793 FF    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.168      0.611 FR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "     3.168      0.611 FR  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.751      1.751  R        clock network delay " "    21.751      1.751  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.756      0.005           clock pessimism removed " "    21.756      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.736     -0.020           clock uncertainty " "    21.736     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.711     -0.025     uTsu  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "    21.711     -0.025     uTsu  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.168 " "Data Arrival Time  :     3.168" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.711 " "Data Required Time :    21.711" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.543  " "Slack              :    18.543 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498790 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214498790 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.060 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.060" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214498792 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.060  " "Path #1: Removal slack is 1.060 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6 " "From Node    : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "To Node      : ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.597      1.597  R        clock network delay " "     1.597      1.597  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.702      0.105     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6 " "     1.702      0.105     uTco  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.702      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.702      0.000 RR  CELL  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.385      0.683 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.385      0.683 RR    IC  ID_register\|MemtoRegreg\|\\G_NBit_Reg:0:RegI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.965      0.580 RF  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "     2.965      0.580 RF  CELL  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.820      1.820  R        clock network delay " "     1.820      1.820  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.815     -0.005           clock pessimism removed " "     1.815     -0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.815      0.000           clock uncertainty " "     1.815      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.905      0.090      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0 " "     1.905      0.090      uTh  ID_EX_register:ID_register\|N_Bit_Register:MemtoRegreg\|dffg:\\G_NBit_Reg:0:RegI\|altshift_taps:s_Q_rtl_0\|shift_taps_gkm:auto_generated\|altsyncram_5961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.965 " "Data Arrival Time  :     2.965" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.905 " "Data Required Time :     1.905" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.060  " "Slack              :     1.060 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1638214498792 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638214498792 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638214499181 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638214499183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "755 " "Peak virtual memory: 755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638214499295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 13:34:59 2021 " "Processing ended: Mon Nov 29 13:34:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638214499295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638214499295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638214499295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638214499295 ""}
