Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Tue Dec 27 15:31:10 2016
| Host         : Shana-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7k160t-fbg676
| Speed File   : -2L  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: M1/clkdiv_reg[21]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: M2/clk1/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: M2/pulse_out_0/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: M2/pulse_out_2/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clock/adjust_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock/d_hour_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clock/d_min_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clock/d_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clock/m13_min/carry_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clock/m13_ms/clk_1s_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: clock/m13_sec/carry_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: clock/millisecond/clk_1ms_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clock/t_state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 138 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.559        0.000                      0                  372        0.098        0.000                      0                  372        4.600        0.000                       0                   266  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_100mhz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz          2.559        0.000                      0                  312        0.098        0.000                      0                  312        4.600        0.000                       0                   266  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_100mhz         clk_100mhz               3.668        0.000                      0                   60        0.352        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        2.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.559ns  (required time - arrival time)
  Source:                 M2/SW_OK_0/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        2.406ns  (logic 0.259ns (10.764%)  route 2.147ns (89.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.457     4.460    M2/clk
    SLICE_X10Y54         FDRE                                         r  M2/SW_OK_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.259     4.719 r  M2/SW_OK_0/Q
                         net (fo=79, routed)          2.147     6.866    M61/SW_OK[0]
    SLICE_X2Y51          FDCE                                         r  M61/GPIOf0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  M61/GPIOf0_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y51          FDCE (Setup_fdce_C_D)       -0.007     9.426    M61/GPIOf0_reg[0]
  -------------------------------------------------------------------
                         required time                          9.426    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  2.559    

Slack (MET) :             3.110ns  (required time - arrival time)
  Source:                 M6/GPIOf0_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/LED_P2S/buffer_0/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz rise@10.000ns - clk_100mhz fall@5.000ns)
  Data Path Delay:        1.860ns  (logic 0.357ns (19.198%)  route 1.503ns (80.802%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 14.136 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns = ( 9.514 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     5.627 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     7.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     8.003 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.511     9.514    M6/clk_100mhz_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  M6/GPIOf0_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y54          FDCE (Prop_fdce_C_Q)         0.228     9.742 f  M6/GPIOf0_reg[10]/Q
                         net (fo=1, routed)           0.535    10.278    M6/GPIOf0_reg_n_0_[10]
    SLICE_X2Y54          LUT6 (Prop_lut6_I2_O)        0.043    10.321 r  M6/LED_P2S_i_2/O
                         net (fo=1, routed)           0.332    10.653    M61/GPIOf0_reg[12]
    SLICE_X2Y51          LUT6 (Prop_lut6_I0_O)        0.043    10.696 r  M61/LED_P2S_i_1/O
                         net (fo=1, routed)           0.635    11.331    M6/LED_P2S/P_Data[0]
    SLICE_X0Y62          LUT6 (Prop_lut6_I0_O)        0.043    11.374 r  M6/LED_P2S/buffer_0_rstpot/O
                         net (fo=1, routed)           0.000    11.374    M6/LED_P2S/buffer_0_rstpot
    SLICE_X0Y62          FDRE                                         r  M6/LED_P2S/buffer_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521    10.521 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159    12.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.763 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.373    14.136    M6/LED_P2S/clk
    SLICE_X0Y62          FDRE                                         r  M6/LED_P2S/buffer_0/C
                         clock pessimism              0.349    14.485    
                         clock uncertainty           -0.035    14.450    
    SLICE_X0Y62          FDRE (Setup_fdre_C_D)        0.034    14.484    M6/LED_P2S/buffer_0
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                         -11.374    
  -------------------------------------------------------------------
                         slack                                  3.110    

Slack (MET) :             4.044ns  (required time - arrival time)
  Source:                 M2/SW_OK_7/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.259ns (28.090%)  route 0.663ns (71.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.457     4.460    M2/clk
    SLICE_X10Y54         FDRE                                         r  M2/SW_OK_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.259     4.719 r  M2/SW_OK_7/Q
                         net (fo=45, routed)          0.663     5.382    M61/SW_OK[7]
    SLICE_X2Y52          FDCE                                         r  M61/GPIOf0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  M61/GPIOf0_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)       -0.007     9.426    M61/GPIOf0_reg[7]
  -------------------------------------------------------------------
                         required time                          9.426    
                         arrival time                          -5.382    
  -------------------------------------------------------------------
                         slack                                  4.044    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 M2/SW_OK_1/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.931ns  (logic 0.259ns (27.832%)  route 0.672ns (72.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.457     4.460    M2/clk
    SLICE_X10Y54         FDRE                                         r  M2/SW_OK_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.259     4.719 r  M2/SW_OK_1/Q
                         net (fo=21, routed)          0.672     5.391    M61/SW_OK[1]
    SLICE_X2Y51          FDCE                                         r  M61/GPIOf0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  M61/GPIOf0_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y51          FDCE (Setup_fdce_C_D)        0.003     9.436    M61/GPIOf0_reg[1]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -5.391    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 M2/SW_OK_6/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.259ns (29.585%)  route 0.616ns (70.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.457     4.460    M2/clk
    SLICE_X10Y54         FDRE                                         r  M2/SW_OK_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.259     4.719 r  M2/SW_OK_6/Q
                         net (fo=45, routed)          0.616     5.336    M61/SW_OK[6]
    SLICE_X2Y52          FDCE                                         r  M61/GPIOf0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  M61/GPIOf0_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y52          FDCE (Setup_fdce_C_D)        0.001     9.434    M61/GPIOf0_reg[6]
  -------------------------------------------------------------------
                         required time                          9.434    
                         arrival time                          -5.336    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 M2/SW_OK_5/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.223ns (26.648%)  route 0.614ns (73.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.457     4.460    M2/clk
    SLICE_X9Y54          FDRE                                         r  M2/SW_OK_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.223     4.683 r  M2/SW_OK_5/Q
                         net (fo=37, routed)          0.614     5.297    M61/SW_OK[5]
    SLICE_X3Y51          FDCE                                         r  M61/GPIOf0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  M61/GPIOf0_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)       -0.027     9.406    M61/GPIOf0_reg[5]
  -------------------------------------------------------------------
                         required time                          9.406    
                         arrival time                          -5.297    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 M2/SW_OK_10/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[10]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.259ns (33.246%)  route 0.520ns (66.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.457     4.460    M2/clk
    SLICE_X8Y54          FDRE                                         r  M2/SW_OK_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.259     4.719 r  M2/SW_OK_10/Q
                         net (fo=2, routed)           0.520     5.239    M6/SW_OK[2]
    SLICE_X3Y54          FDCE                                         r  M6/GPIOf0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M6/clk_100mhz_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  M6/GPIOf0_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y54          FDCE (Setup_fdce_C_D)       -0.018     9.415    M6/GPIOf0_reg[10]
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -5.239    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 M2/SW_OK_9/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.773ns  (logic 0.259ns (33.495%)  route 0.514ns (66.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.457     4.460    M2/clk
    SLICE_X8Y53          FDRE                                         r  M2/SW_OK_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y53          FDRE (Prop_fdre_C_Q)         0.259     4.719 r  M2/SW_OK_9/Q
                         net (fo=2, routed)           0.514     5.233    M6/SW_OK[1]
    SLICE_X2Y51          FDCE                                         r  M6/GPIOf0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M6/clk_100mhz_IBUF_BUFG
    SLICE_X2Y51          FDCE                                         r  M6/GPIOf0_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y51          FDCE (Setup_fdce_C_D)        0.001     9.434    M6/GPIOf0_reg[9]
  -------------------------------------------------------------------
                         required time                          9.434    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 M2/SW_OK_8/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.223ns (29.921%)  route 0.522ns (70.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.457     4.460    M2/clk
    SLICE_X9Y52          FDRE                                         r  M2/SW_OK_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.223     4.683 r  M2/SW_OK_8/Q
                         net (fo=2, routed)           0.522     5.205    M6/SW_OK[0]
    SLICE_X3Y51          FDCE                                         r  M6/GPIOf0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M6/clk_100mhz_IBUF_BUFG
    SLICE_X3Y51          FDCE                                         r  M6/GPIOf0_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y51          FDCE (Setup_fdce_C_D)       -0.018     9.415    M6/GPIOf0_reg[8]
  -------------------------------------------------------------------
                         required time                          9.415    
                         arrival time                          -5.205    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 M2/SW_OK_15/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.259ns (35.684%)  route 0.467ns (64.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.457     4.460    M2/clk
    SLICE_X10Y53         FDRE                                         r  M2/SW_OK_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.259     4.719 r  M2/SW_OK_15/Q
                         net (fo=3, routed)           0.467     5.186    M6/SW_OK[7]
    SLICE_X2Y54          FDCE                                         r  M6/GPIOf0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M6/clk_100mhz_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  M6/GPIOf0_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y54          FDCE (Setup_fdce_C_D)        0.003     9.436    M6/GPIOf0_reg[15]
  -------------------------------------------------------------------
                         required time                          9.436    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                  4.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 M2/counter1_11/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/counter1_14/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.258ns (78.252%)  route 0.072ns (21.748%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.687     1.921    M2/clk
    SLICE_X11Y49         FDRE                                         r  M2/counter1_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  M2/counter1_11/Q
                         net (fo=4, routed)           0.071     2.092    M2/counter1[11]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.197 r  M2/Mcount_counter1_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.198    M2/Mcount_counter1_cy[11]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.251 r  M2/Mcount_counter1_cy<12>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.251    M2/Result[14]
    SLICE_X10Y50         FDRE                                         r  M2/counter1_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.855     2.328    M2/clk
    SLICE_X10Y50         FDRE                                         r  M2/counter1_14/C
                         clock pessimism             -0.267     2.061    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.092     2.153    M2/counter1_14
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 M2/counter1_11/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/counter1_13/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.265ns (78.704%)  route 0.072ns (21.296%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.687     1.921    M2/clk
    SLICE_X11Y49         FDRE                                         r  M2/counter1_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  M2/counter1_11/Q
                         net (fo=4, routed)           0.071     2.092    M2/counter1[11]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.197 r  M2/Mcount_counter1_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.198    M2/Mcount_counter1_cy[11]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.258 r  M2/Mcount_counter1_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.258    M2/Result[13]
    SLICE_X10Y50         FDRE                                         r  M2/counter1_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.855     2.328    M2/clk
    SLICE_X10Y50         FDRE                                         r  M2/counter1_13/C
                         clock pessimism             -0.267     2.061    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.092     2.153    M2/counter1_13
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 M2/counter1_11/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/counter1_15/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.272ns (79.138%)  route 0.072ns (20.862%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.687     1.921    M2/clk
    SLICE_X11Y49         FDRE                                         r  M2/counter1_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  M2/counter1_11/Q
                         net (fo=4, routed)           0.071     2.092    M2/counter1[11]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.197 r  M2/Mcount_counter1_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.198    M2/Mcount_counter1_cy[11]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     2.265 r  M2/Mcount_counter1_cy<12>_CARRY4/O[3]
                         net (fo=1, routed)           0.000     2.265    M2/Result[15]
    SLICE_X10Y50         FDRE                                         r  M2/counter1_15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.855     2.328    M2/clk
    SLICE_X10Y50         FDRE                                         r  M2/counter1_15/C
                         clock pessimism             -0.267     2.061    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.092     2.153    M2/counter1_15
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 M2/counter1_11/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/counter1_16/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.273ns (79.198%)  route 0.072ns (20.802%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.687     1.921    M2/clk
    SLICE_X11Y49         FDRE                                         r  M2/counter1_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  M2/counter1_11/Q
                         net (fo=4, routed)           0.071     2.092    M2/counter1[11]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.197 r  M2/Mcount_counter1_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.198    M2/Mcount_counter1_cy[11]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.225 r  M2/Mcount_counter1_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.225    M2/Mcount_counter1_cy[15]
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.266 r  M2/Mcount_counter1_cy<16>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.266    M2/Result[16]
    SLICE_X10Y51         FDRE                                         r  M2/counter1_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.855     2.328    M2/clk
    SLICE_X10Y51         FDRE                                         r  M2/counter1_16/C
                         clock pessimism             -0.267     2.061    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.092     2.153    M2/counter1_16
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.266    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 M3/XLXI_1/buffer_51/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_50/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.632     1.866    M3/XLXI_1/clk
    SLICE_X11Y61         FDRE                                         r  M3/XLXI_1/buffer_51/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.100     1.966 r  M3/XLXI_1/buffer_51/Q
                         net (fo=2, routed)           0.090     2.056    M3/XLXI_1/buffer[51]
    SLICE_X10Y61         LUT6 (Prop_lut6_I2_O)        0.028     2.084 r  M3/XLXI_1/buffer_50_rstpot/O
                         net (fo=1, routed)           0.000     2.084    M3/XLXI_1/buffer_50_rstpot
    SLICE_X10Y61         FDRE                                         r  M3/XLXI_1/buffer_50/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.852     2.325    M3/XLXI_1/clk
    SLICE_X10Y61         FDRE                                         r  M3/XLXI_1/buffer_50/C
                         clock pessimism             -0.448     1.877    
    SLICE_X10Y61         FDRE (Hold_fdre_C_D)         0.087     1.964    M3/XLXI_1/buffer_50
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 M6/LED_P2S/buffer_4/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/LED_P2S/buffer_3/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.336%)  route 0.068ns (34.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.662     1.896    M6/LED_P2S/clk
    SLICE_X1Y62          FDRE                                         r  M6/LED_P2S/buffer_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.100     1.996 r  M6/LED_P2S/buffer_4/Q
                         net (fo=2, routed)           0.068     2.064    M6/LED_P2S/buffer[4]
    SLICE_X0Y62          LUT5 (Prop_lut5_I1_O)        0.028     2.092 r  M6/LED_P2S/buffer_3_rstpot/O
                         net (fo=1, routed)           0.000     2.092    M6/LED_P2S/buffer_3_rstpot
    SLICE_X0Y62          FDRE                                         r  M6/LED_P2S/buffer_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.881     2.354    M6/LED_P2S/clk
    SLICE_X0Y62          FDRE                                         r  M6/LED_P2S/buffer_3/C
                         clock pessimism             -0.447     1.907    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.061     1.968    M6/LED_P2S/buffer_3
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 M2/counter1_11/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/counter1_18/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.285ns (79.898%)  route 0.072ns (20.102%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.687     1.921    M2/clk
    SLICE_X11Y49         FDRE                                         r  M2/counter1_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  M2/counter1_11/Q
                         net (fo=4, routed)           0.071     2.092    M2/counter1[11]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.197 r  M2/Mcount_counter1_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.198    M2/Mcount_counter1_cy[11]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.225 r  M2/Mcount_counter1_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.225    M2/Mcount_counter1_cy[15]
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.278 r  M2/Mcount_counter1_cy<16>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.278    M2/Result[18]
    SLICE_X10Y51         FDRE                                         r  M2/counter1_18/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.855     2.328    M2/clk
    SLICE_X10Y51         FDRE                                         r  M2/counter1_18/C
                         clock pessimism             -0.267     2.061    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.092     2.153    M2/counter1_18
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 M3/XLXI_1/buffer_4/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M3/XLXI_1/buffer_3/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.121%)  route 0.104ns (44.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.358ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.665     1.899    M3/XLXI_1/clk
    SLICE_X1Y56          FDRE                                         r  M3/XLXI_1/buffer_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.100     1.999 r  M3/XLXI_1/buffer_4/Q
                         net (fo=2, routed)           0.104     2.103    M3/XLXI_1/buffer[4]
    SLICE_X2Y56          LUT6 (Prop_lut6_I2_O)        0.028     2.131 r  M3/XLXI_1/buffer_3_rstpot/O
                         net (fo=1, routed)           0.000     2.131    M3/XLXI_1/buffer_3_rstpot
    SLICE_X2Y56          FDRE                                         r  M3/XLXI_1/buffer_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.885     2.358    M3/XLXI_1/clk
    SLICE_X2Y56          FDRE                                         r  M3/XLXI_1/buffer_3/C
                         clock pessimism             -0.445     1.913    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.087     2.000    M3/XLXI_1/buffer_3
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 M6/LED_P2S/buffer_15/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/LED_P2S/buffer_14/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.360%)  route 0.103ns (44.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.662     1.896    M6/LED_P2S/clk
    SLICE_X1Y62          FDRE                                         r  M6/LED_P2S/buffer_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.100     1.996 r  M6/LED_P2S/buffer_15/Q
                         net (fo=2, routed)           0.103     2.099    M6/LED_P2S/buffer[15]
    SLICE_X2Y62          LUT5 (Prop_lut5_I1_O)        0.028     2.127 r  M6/LED_P2S/buffer_14_rstpot/O
                         net (fo=1, routed)           0.000     2.127    M6/LED_P2S/buffer_14_rstpot
    SLICE_X2Y62          FDRE                                         r  M6/LED_P2S/buffer_14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.881     2.354    M6/LED_P2S/clk
    SLICE_X2Y62          FDRE                                         r  M6/LED_P2S/buffer_14/C
                         clock pessimism             -0.445     1.909    
    SLICE_X2Y62          FDRE (Hold_fdre_C_D)         0.087     1.996    M6/LED_P2S/buffer_14
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 M2/counter1_11/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M2/counter1_17/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.292ns (80.285%)  route 0.072ns (19.715%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.687     1.921    M2/clk
    SLICE_X11Y49         FDRE                                         r  M2/counter1_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y49         FDRE (Prop_fdre_C_Q)         0.100     2.021 r  M2/counter1_11/Q
                         net (fo=4, routed)           0.071     2.092    M2/counter1[11]
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.105     2.197 r  M2/Mcount_counter1_cy<8>_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     2.198    M2/Mcount_counter1_cy[11]
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.225 r  M2/Mcount_counter1_cy<12>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.225    M2/Mcount_counter1_cy[15]
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.285 r  M2/Mcount_counter1_cy<16>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.285    M2/Result[17]
    SLICE_X10Y51         FDRE                                         r  M2/counter1_17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.855     2.328    M2/clk
    SLICE_X10Y51         FDRE                                         r  M2/counter1_17/C
                         clock pessimism             -0.267     2.061    
    SLICE_X10Y51         FDRE (Hold_fdre_C_D)         0.092     2.153    M2/counter1_17
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X11Y52   M4/get_D_0/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X11Y58   M5/disp_data_reg[24]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X10Y55   M2/sw_temp_3/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X10Y55   M2/sw_temp_4/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X10Y55   M2/sw_temp_5/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X5Y54    M1/clkdiv_reg[5]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X5Y54    M1/clkdiv_reg[6]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X5Y54    M1/clkdiv_reg[7]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X5Y55    M1/clkdiv_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X11Y52   M4/get_D_0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X11Y52   M4/get_D_0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X11Y58   M5/disp_data_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X11Y58   M5/disp_data_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X10Y55   M2/sw_temp_3/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X10Y55   M2/sw_temp_3/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X10Y55   M2/sw_temp_4/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X10Y55   M2/sw_temp_4/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X10Y55   M2/sw_temp_5/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X10Y55   M2/sw_temp_5/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y54    M1/clkdiv_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y54    M1/clkdiv_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y54    M1/clkdiv_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y55    M1/clkdiv_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X5Y55    M1/clkdiv_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X9Y52    M2/CR/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X11Y47   M2/counter1_0/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X11Y47   M2/counter1_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X11Y49   M2/counter1_10/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X11Y49   M2/counter1_11/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :            0  Failing Endpoints,  Worst Slack        3.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.352ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[6]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.223ns (20.259%)  route 0.878ns (79.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.510     4.513    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.223     4.736 f  M2/rst/Q
                         net (fo=64, routed)          0.878     5.614    M61/rst
    SLICE_X2Y52          FDCE                                         f  M61/GPIOf0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  M61/GPIOf0_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y52          FDCE (Recov_fdce_C_CLR)     -0.151     9.282    M61/GPIOf0_reg[6]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[7]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.223ns (20.259%)  route 0.878ns (79.741%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.510     4.513    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.223     4.736 f  M2/rst/Q
                         net (fo=64, routed)          0.878     5.614    M61/rst
    SLICE_X2Y52          FDCE                                         f  M61/GPIOf0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X2Y52          FDCE                                         r  M61/GPIOf0_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y52          FDCE (Recov_fdce_C_CLR)     -0.151     9.282    M61/GPIOf0_reg[7]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -5.614    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[3]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.223ns (20.702%)  route 0.854ns (79.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.510     4.513    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.223     4.736 f  M2/rst/Q
                         net (fo=64, routed)          0.854     5.590    M61/rst
    SLICE_X2Y53          FDCE                                         f  M61/GPIOf0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  M61/GPIOf0_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y53          FDCE (Recov_fdce_C_CLR)     -0.151     9.282    M61/GPIOf0_reg[3]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.691ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M61/GPIOf0_reg[4]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.223ns (20.702%)  route 0.854ns (79.298%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.510     4.513    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.223     4.736 f  M2/rst/Q
                         net (fo=64, routed)          0.854     5.590    M61/rst
    SLICE_X2Y53          FDCE                                         f  M61/GPIOf0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M61/clk_100mhz_IBUF_BUFG
    SLICE_X2Y53          FDCE                                         r  M61/GPIOf0_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y53          FDCE (Recov_fdce_C_CLR)     -0.151     9.282    M61/GPIOf0_reg[4]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -5.590    
  -------------------------------------------------------------------
                         slack                                  3.691    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[10]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.223ns (24.955%)  route 0.671ns (75.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.510     4.513    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.223     4.736 f  M2/rst/Q
                         net (fo=64, routed)          0.671     5.407    M6/rst
    SLICE_X3Y54          FDCE                                         f  M6/GPIOf0_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M6/clk_100mhz_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  M6/GPIOf0_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y54          FDCE (Recov_fdce_C_CLR)     -0.208     9.225    M6/GPIOf0_reg[10]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[11]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.223ns (24.955%)  route 0.671ns (75.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.510     4.513    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.223     4.736 f  M2/rst/Q
                         net (fo=64, routed)          0.671     5.407    M6/rst
    SLICE_X3Y54          FDCE                                         f  M6/GPIOf0_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M6/clk_100mhz_IBUF_BUFG
    SLICE_X3Y54          FDCE                                         r  M6/GPIOf0_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X3Y54          FDCE (Recov_fdce_C_CLR)     -0.208     9.225    M6/GPIOf0_reg[11]
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[12]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.223ns (24.955%)  route 0.671ns (75.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.510     4.513    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.223     4.736 f  M2/rst/Q
                         net (fo=64, routed)          0.671     5.407    M6/rst
    SLICE_X2Y54          FDCE                                         f  M6/GPIOf0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M6/clk_100mhz_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  M6/GPIOf0_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y54          FDCE (Recov_fdce_C_CLR)     -0.151     9.282    M6/GPIOf0_reg[12]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[13]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.223ns (24.955%)  route 0.671ns (75.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.510     4.513    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.223     4.736 f  M2/rst/Q
                         net (fo=64, routed)          0.671     5.407    M6/rst
    SLICE_X2Y54          FDCE                                         f  M6/GPIOf0_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M6/clk_100mhz_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  M6/GPIOf0_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y54          FDCE (Recov_fdce_C_CLR)     -0.151     9.282    M6/GPIOf0_reg[13]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[14]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.223ns (24.955%)  route 0.671ns (75.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.510     4.513    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.223     4.736 f  M2/rst/Q
                         net (fo=64, routed)          0.671     5.407    M6/rst
    SLICE_X2Y54          FDCE                                         f  M6/GPIOf0_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M6/clk_100mhz_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  M6/GPIOf0_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y54          FDCE (Recov_fdce_C_CLR)     -0.151     9.282    M6/GPIOf0_reg[14]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M6/GPIOf0_reg[15]/CLR
                            (recovery check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_100mhz fall@5.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.223ns (24.955%)  route 0.671ns (75.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.140ns = ( 9.140 - 5.000 ) 
    Source Clock Delay      (SCD):    4.513ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.627     0.627 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.283     2.910    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.003 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.510     4.513    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.223     4.736 f  M2/rst/Q
                         net (fo=64, routed)          0.671     5.407    M6/rst
    SLICE_X2Y54          FDCE                                         f  M6/GPIOf0_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz fall edge)
                                                      5.000     5.000 f  
    AC18                                              0.000     5.000 f  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.521     5.521 f  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           2.159     7.680    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.763 f  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         1.377     9.140    M6/clk_100mhz_IBUF_BUFG
    SLICE_X2Y54          FDCE                                         r  M6/GPIOf0_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.328     9.468    
                         clock uncertainty           -0.035     9.433    
    SLICE_X2Y54          FDCE (Recov_fdce_C_CLR)     -0.151     9.282    M6/GPIOf0_reg[15]
  -------------------------------------------------------------------
                         required time                          9.282    
                         arrival time                          -5.407    
  -------------------------------------------------------------------
                         slack                                  3.875    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[0]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.811%)  route 0.196ns (66.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.665     1.899    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.100     1.999 f  M2/rst/Q
                         net (fo=64, routed)          0.196     2.195    M1/rst
    SLICE_X5Y53          FDCE                                         f  M1/clkdiv_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  M1/clkdiv_reg[0]/C
                         clock pessimism             -0.445     1.912    
    SLICE_X5Y53          FDCE (Remov_fdce_C_CLR)     -0.069     1.843    M1/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[1]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.811%)  route 0.196ns (66.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.665     1.899    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.100     1.999 f  M2/rst/Q
                         net (fo=64, routed)          0.196     2.195    M1/rst
    SLICE_X5Y53          FDCE                                         f  M1/clkdiv_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  M1/clkdiv_reg[1]/C
                         clock pessimism             -0.445     1.912    
    SLICE_X5Y53          FDCE (Remov_fdce_C_CLR)     -0.069     1.843    M1/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[2]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.811%)  route 0.196ns (66.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.665     1.899    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.100     1.999 f  M2/rst/Q
                         net (fo=64, routed)          0.196     2.195    M1/rst
    SLICE_X5Y53          FDCE                                         f  M1/clkdiv_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  M1/clkdiv_reg[2]/C
                         clock pessimism             -0.445     1.912    
    SLICE_X5Y53          FDCE (Remov_fdce_C_CLR)     -0.069     1.843    M1/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[3]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.100ns (33.811%)  route 0.196ns (66.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.665     1.899    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.100     1.999 f  M2/rst/Q
                         net (fo=64, routed)          0.196     2.195    M1/rst
    SLICE_X5Y53          FDCE                                         f  M1/clkdiv_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X5Y53          FDCE                                         r  M1/clkdiv_reg[3]/C
                         clock pessimism             -0.445     1.912    
    SLICE_X5Y53          FDCE (Remov_fdce_C_CLR)     -0.069     1.843    M1/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[4]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.593%)  route 0.238ns (70.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.665     1.899    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.100     1.999 f  M2/rst/Q
                         net (fo=64, routed)          0.238     2.237    M1/rst
    SLICE_X5Y54          FDCE                                         f  M1/clkdiv_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  M1/clkdiv_reg[4]/C
                         clock pessimism             -0.445     1.912    
    SLICE_X5Y54          FDCE (Remov_fdce_C_CLR)     -0.069     1.843    M1/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[5]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.593%)  route 0.238ns (70.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.665     1.899    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.100     1.999 f  M2/rst/Q
                         net (fo=64, routed)          0.238     2.237    M1/rst
    SLICE_X5Y54          FDCE                                         f  M1/clkdiv_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  M1/clkdiv_reg[5]/C
                         clock pessimism             -0.445     1.912    
    SLICE_X5Y54          FDCE (Remov_fdce_C_CLR)     -0.069     1.843    M1/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[6]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.593%)  route 0.238ns (70.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.665     1.899    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.100     1.999 f  M2/rst/Q
                         net (fo=64, routed)          0.238     2.237    M1/rst
    SLICE_X5Y54          FDCE                                         f  M1/clkdiv_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  M1/clkdiv_reg[6]/C
                         clock pessimism             -0.445     1.912    
    SLICE_X5Y54          FDCE (Remov_fdce_C_CLR)     -0.069     1.843    M1/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[7]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.100ns (29.593%)  route 0.238ns (70.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.665     1.899    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.100     1.999 f  M2/rst/Q
                         net (fo=64, routed)          0.238     2.237    M1/rst
    SLICE_X5Y54          FDCE                                         f  M1/clkdiv_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X5Y54          FDCE                                         r  M1/clkdiv_reg[7]/C
                         clock pessimism             -0.445     1.912    
    SLICE_X5Y54          FDCE (Remov_fdce_C_CLR)     -0.069     1.843    M1/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[10]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.100ns (26.590%)  route 0.276ns (73.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.665     1.899    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.100     1.999 f  M2/rst/Q
                         net (fo=64, routed)          0.276     2.275    M1/rst
    SLICE_X5Y55          FDCE                                         f  M1/clkdiv_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  M1/clkdiv_reg[10]/C
                         clock pessimism             -0.445     1.912    
    SLICE_X5Y55          FDCE (Remov_fdce_C_CLR)     -0.069     1.843    M1/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 M2/rst/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M1/clkdiv_reg[11]/CLR
                            (removal check against rising-edge clock clk_100mhz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz rise@0.000ns - clk_100mhz rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.100ns (26.590%)  route 0.276ns (73.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.134     0.134 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.074     1.208    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.234 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.665     1.899    M2/clk
    SLICE_X4Y52          FDRE                                         r  M2/rst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDRE (Prop_fdre_C_Q)         0.100     1.999 f  M2/rst/Q
                         net (fo=64, routed)          0.276     2.275    M1/rst
    SLICE_X5Y55          FDCE                                         f  M1/clkdiv_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.300     0.300 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.143     1.443    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.473 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=265, routed)         0.884     2.357    M1/clk_100mhz_IBUF_BUFG
    SLICE_X5Y55          FDCE                                         r  M1/clkdiv_reg[11]/C
                         clock pessimism             -0.445     1.912    
    SLICE_X5Y55          FDCE (Remov_fdce_C_CLR)     -0.069     1.843    M1/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.432    





