Search.setIndex({docnames:["auto_basic/display_info","auto_basic/index","auto_basic/merge_instance","auto_basic/merge_multiple_instances","auto_basic/sg_execution_times","auto_basic/wire_feedthrough","auto_openfpga/clock_tree_insertion","auto_openfpga/extract_configuration_order","auto_openfpga/index","auto_openfpga/rename_modules","auto_openfpga/sg_execution_times","auto_openfpga/tile_creation","auto_sample_verilog/basic_hierarchy","auto_sample_verilog/grid_example","auto_sample_verilog/index","example","index","introduction","introduction/getting_started","introduction/install","introduction/shell_interface","introduction/visualisation","reference/classes/bundle","reference/classes/cable","reference/classes/definition","reference/classes/element","reference/classes/index","reference/classes/innerpin","reference/classes/outerpin","reference/classes/pin","reference/index","reference/openfpga/index","reference/utility/generated/spydrnet_physical.util.get_attr","reference/utility/generated/spydrnet_physical.util.get_names","reference/utility/index"],envversion:{"sphinx.domains.c":2,"sphinx.domains.changeset":1,"sphinx.domains.citation":1,"sphinx.domains.cpp":4,"sphinx.domains.index":1,"sphinx.domains.javascript":2,"sphinx.domains.math":2,"sphinx.domains.python":3,"sphinx.domains.rst":2,"sphinx.domains.std":2,"sphinx.ext.intersphinx":1,"sphinx.ext.todo":2,"sphinx.ext.viewcode":1,sphinx:56},filenames:["auto_basic/display_info.rst","auto_basic/index.rst","auto_basic/merge_instance.rst","auto_basic/merge_multiple_instances.rst","auto_basic/sg_execution_times.rst","auto_basic/wire_feedthrough.rst","auto_openfpga/clock_tree_insertion.rst","auto_openfpga/extract_configuration_order.rst","auto_openfpga/index.rst","auto_openfpga/rename_modules.rst","auto_openfpga/sg_execution_times.rst","auto_openfpga/tile_creation.rst","auto_sample_verilog/basic_hierarchy.rst","auto_sample_verilog/grid_example.rst","auto_sample_verilog/index.rst","example.rst","index.rst","introduction.rst","introduction/getting_started.rst","introduction/install.rst","introduction/shell_interface.rst","introduction/visualisation.rst","reference/classes/bundle.rst","reference/classes/cable.rst","reference/classes/definition.rst","reference/classes/element.rst","reference/classes/index.rst","reference/classes/innerpin.rst","reference/classes/outerpin.rst","reference/classes/pin.rst","reference/index.rst","reference/openfpga/index.rst","reference/utility/generated/spydrnet_physical.util.get_attr.rst","reference/utility/generated/spydrnet_physical.util.get_names.rst","reference/utility/index.rst"],objects:{"spydrnet_physical.ir.bundle":{Bundle:[22,0,1,""]},"spydrnet_physical.ir.bundle.Bundle":{get_index:[22,1,1,""],get_verilog_index:[22,1,1,""],size:[22,2,1,""]},"spydrnet_physical.ir.cable":{Cable:[23,0,1,""]},"spydrnet_physical.ir.cable.Cable":{assign_cable:[23,1,1,""],connect_instance_port:[23,1,1,""],connect_port:[23,1,1,""],is_port_cable:[23,2,1,""],size:[23,2,1,""]},"spydrnet_physical.ir.definition":{Definition:[24,0,1,""]},"spydrnet_physical.ir.definition.Definition":{OptPins:[24,1,1,""],OptWires:[24,1,1,""],combine_cables:[24,1,1,""],create_feedthrough:[24,1,1,""],create_feedthrough_multiple:[24,1,1,""],create_feedthroughs_ports:[24,1,1,""],create_ft_ports:[24,1,1,""],duplicate_port:[24,1,1,""],remove_port:[24,1,1,""]},"spydrnet_physical.ir.element":{Element:[25,0,1,""]},"spydrnet_physical.ir.element.Element":{get_index:[25,2,1,""],get_verilog_index:[25,2,1,""]},"spydrnet_physical.ir.innerpin":{InnerPin:[27,0,1,""]},"spydrnet_physical.ir.innerpin.InnerPin":{index:[27,1,1,""]},"spydrnet_physical.ir.outerpin":{OuterPin:[28,0,1,""]},"spydrnet_physical.ir.outerpin.OuterPin":{get_index:[28,2,1,""],port:[28,2,1,""]},"spydrnet_physical.ir.pin":{Pin:[29,0,1,""]},"spydrnet_physical.util":{get_attr:[32,3,1,""],get_names:[33,3,1,""]}},objnames:{"0":["py","class","Python class"],"1":["py","method","Python method"],"2":["py","property","Python property"],"3":["py","function","Python function"]},objtypes:{"0":"py:class","1":"py:method","2":"py:property","3":"py:function"},terms:{"0":[0,2,3,4,5,6,7,9,10,11,12,13],"00":[4,10],"001":[2,3,4,6,7,9,10,11],"002":10,"014":[4,5],"023":[0,4],"038":4,"1":[0,12,13],"2":[0,13],"3":[0,13],"4":0,"class":[22,23,24,25,27,28,29],"default":[22,23,24,25,27,28,29],"do":[24,28],"export":19,"float":24,"function":[1,4,17,19,24,30],"import":[0,2,3,5,6,7,9,11,26],"int":[22,23],"new":24,"return":[22,23,24,25,27,28,32,33],"short":24,"true":[0,23,24],"try":0,As:28,For:[0,19],IN:[0,24],If:[24,26],The:[24,26],To:19,_:24,_dup:24,_ft_:24,_i_1:0,_in:24,_initial_design:5,_inst:0,_out:24,_output_bu:5,_output_wir:5,absorb:24,ad:24,add:[17,26],affili:0,after:20,alia:24,all:[0,1,8,24],allow:20,also:0,an:[0,26],analyz:26,ani:[23,24],api:16,ar:[24,26],arg:24,assign:[23,24],assign_c:23,associ:28,attr:32,attribut:32,auto_bas:4,auto_basic_jupyt:1,auto_basic_python:1,auto_openfpga:10,auto_openfpga_jupyt:8,auto_openfpga_python:8,base:[22,23,24,25,27,28,29],basic:15,basic_hierarchi:[5,14],becaus:0,beetween:[23,24],belong:23,between:0,bleed:19,block:24,bool:[23,24],browser:19,bu:24,bufg:0,bundl:26,bus_in:[5,12],bus_out:12,byu:0,c:0,cabl:[5,24,26,27,32,33],cable0:5,cable_nam:24,call:26,callabl:24,can:[0,24,26],cannot:28,ccl:0,ce:0,chain:[8,10],check:23,checked_previous_inst:0,child:0,children:0,circuit:26,click:[0,2,3,5,6,7,9,11],clk:0,clk_ibuf_bufg_inst:0,clk_ibuf_inst:0,clock_tree_insert:[6,10],clr:0,code:[0,1,2,3,5,6,7,8,9,11],com:19,combin:24,combine_c:24,command:[19,20],compos:5,configur:[8,10],connect:[0,5,19,23,24],connect_instance_port:23,connect_port:23,consid:[23,24],constraint:24,contain:33,copi:28,corrospond:28,count:0,crear:24,creat:[0,8,10,19,23,24,26],create_feedthrough:[5,24],create_feedthrough_multipl:24,create_feedthroughs_port:24,create_ft_port:24,create_librari:26,current:19,current_inst:0,current_netlist:0,custom:24,d:0,def:0,definit:[0,23,26,32,33],demonst:11,demonstr:[2,3,6,7,9],demostr:5,depth:0,design:[0,1,3,4,5,17],detail:19,develop:19,differ:24,direct:[0,24],directli:[19,28],displai:[1,4],display_info:[0,4],document:26,download:[0,1,2,3,5,6,7,8,9,11],driver:24,dry_run:24,dryrun:24,duplic:24,duplicate_port:24,each:[0,8,10,24],edf:26,edg:19,edif:26,element:[22,26,28],els:24,empti:26,enabl:0,enable_ibuf_inst:0,end:28,endmodul:[12,13],error:24,even:0,exampl:[0,2,3,5,6,7,8,9,11,16,26],exampleir:26,exceed:0,execut:[4,10],exist:24,expect:24,extend:[22,23,24,25,27,28,29],extrac:[8,10],extract:7,extract_configuration_ord:[7,10],fals:[23,24],fdce:0,feedthough:[5,24],feedthrough:[1,4,24],few:24,fig:26,file:[4,10,19,26],filter:[0,24],follow:[19,24,26],format:24,four_bit_count:26,fourbitcount:0,fpga:[8,10],fro:24,from:[0,1,2,3,4,6,8,9,10,19,24,28],ft:24,full:[0,2,3,5,6,7,9,11],galleri:[0,1,2,3,5,6,7,8,9,11],ganeshgor:19,gener:[0,1,2,3,5,6,7,8,9,11],genrat:[1,4],get:17,get_cabl:5,get_cable_nam:24,get_definit:0,get_index:[22,25,28],get_inst:[0,5],get_librari:0,get_pin:0,get_port_nam:24,get_verilog_index:[22,25],git:19,github:[0,19],given:[5,23,24],global:19,grid:[8,10],grid_exampl:14,group:[1,4],h:[8,10],have:28,hdi_primit:0,help:24,here:[0,2,3,5,6,7,9,11,26],hi:0,hierarchi:0,homogen:[8,10],how:[2,3,5,6,7,9,11],http:19,i0:0,i1:0,i2:0,i3:0,i4:0,i:0,ibuf:0,imag:0,in0:[12,13],in1:[12,13],in_coming_pin:0,inc_dec:0,inc_dec_ibuf_inst:0,indent:0,index:[16,22,25,27,28],indx:24,inform:[1,4,19],initi:5,initial_port:24,inner:28,inner_pin:[0,28],innerconnect:23,innerpin:[23,26,28],inport:24,input:[0,12,13],insert:[8,10],inspect:24,inst1:[5,24],inst2:5,inst_1_0:[5,12],inst_1_11:13,inst_1_12:13,inst_1_1:12,inst_1_21:13,inst_1_22:13,inst_2_0:[5,12],inst_2_11:13,inst_2_12:13,inst_2_1:[5,12],inst_2_21:13,inst_2_22:13,instal:[17,20],instanc:[0,1,4,23,24,28,32,33],instance_count:0,instances_list:24,instead:19,instn:24,inter0:13,inter1:13,interfac:17,intermedi:26,intern:[23,24],introduct:16,inv:0,ipynb:[0,2,3,5,6,7,9,11],ir:[22,23,24,25,26,27,28,29],is_downto:23,is_leaf:0,is_port_c:23,is_scalar:23,its:0,jensrestemei:0,jupyt:[0,1,2,3,5,6,7,8,9,11],just:24,kwarg:24,lambda:[0,24],larg:0,latest:19,level:0,librari:[0,26],libraries_definit:0,like:[19,20,26],list:[0,24,32,33],load:[20,24],load_example_netlist_by_nam:0,load_netlist_by_nam:5,local:19,locat:24,lower:23,lower_index:23,lut1:0,lut3:0,lut4:0,lut5:0,m:19,made:[24,26],mai:0,maximum:0,mb:[4,10],memori:26,merg:[1,4,24],merge_inst:[2,4],merge_multiple_inst:[3,4],method:24,mid11:13,mid12:13,mid21:13,mid22:13,minim:0,minut:[0,2,3,5,6,7,9,11],modifi:28,modul:[8,10,12,13,16,19],module1:[12,13],module2:[12,13],more:19,multipl:24,must:24,my_netlist:0,name:[0,23,24,33],need:24,netlist:[1,4,5,7,11,16,17,19,26],new_cable_nam:24,new_port:24,newli:24,next:[0,5],next_inst:0,no_driv:24,no_load:24,none:[0,23,24,28],note:0,notebook:[0,1,2,3,5,6,7,8,9,11],notimpl:[2,3,6,7,9,11],number:[0,23,27],o:0,object:[24,28,32,33],obtain:11,obuf:0,one:[19,24],onli:24,openfpga:[10,15,30],optim:24,optimis:24,option:24,optpin:24,optwir:24,order:[8,10,24],os:[2,3,5,6,7,9,11],other:24,out0:[12,13],out1:13,out:[0,2,3,6,7,9,11,12,13,24],out_going_pin:0,out_obuf:0,out_reg:0,outer:28,outerpin:26,outport:24,output1:5,output2:5,output:[0,12,13,24],outsid:0,overrid:24,overview:26,packag:19,page:16,paramet:[23,24,32,33],parent:27,pars:26,parser:26,part:28,pass:[24,32,33],path:[2,3,5,6,7,9,11],perform:[17,24],physic:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,27,28,29,30,31,32,33,34],pin2:0,pin:[24,26,28],pip:19,pleas:19,plugin:17,port:[0,23,24,28,32,33],port_nam:24,post:24,previous_inst:0,primit:0,primitives_librari:0,print:[0,2,3,6,7,9,11],print_connect:0,project:17,properti:[22,23,24,25,28,33],propperti:33,provid:[23,24],py:[0,2,3,4,5,6,7,9,10,11],python3:19,python:[0,1,2,3,5,6,7,8,9,11,20,22,25,26,28],q:0,quiet:24,rais:24,recurs:0,refer:[0,5,16],relat:[15,17,19],releas:19,remov:24,remove_port:24,renam:[8,10],rename_modul:[9,10],render:19,repo:19,repositori:0,repres:26,represent:[24,26],restructur:[7,15],revers:23,rst:0,rst_ibuf_inst:0,run:[0,2,3,5,6,7,9,11,19],s:0,same:26,sampl:16,scalar:[5,24],script:[0,2,3,5,6,7,9,11],sdn:[0,2,3,5,6,7,9,11,24,26],sdnphy:[2,3,5,6,7,9,11,20],search:16,second:[0,2,3,5,6,7,9,11],see:0,select:0,self:23,shell:17,show:26,simpl:26,simpler:0,singl:[1,4,24],size:[22,23],some:0,sourc:[0,1,2,3,5,6,7,8,9,11,22,23,24,25,27,28,29,32,33],specif:[24,32],sphinx:[0,1,2,3,5,6,7,8,9,11],spydrnet:[0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,17,18,19,20,21,22,23,24,25,27,28,29,30,31,32,33,34],spydrnet_phys:[2,3,5,6,7,9,11,19,22,23,24,25,27,28,29],start:17,str:[0,24,32,33],strcutur:11,sufffix:24,suffix:24,summari:30,svg:19,svgwrite:19,t:0,thei:24,thi:[2,3,5,6,7,11,22,23,24,25,26,27,28,29],through:24,tilabl:[8,10],tile:[8,10],tile_1__1_:13,tile_1__2_:13,tile_2__1_:13,tile_2__2_:13,tile_cr:[10,11],tileabl:6,time:[0,2,3,5,6,7,9,11],todo:[2,3,6,7,9,11],tool:[0,26],top:[5,12,13],top_inst:[0,5],total:[0,2,3,4,5,6,7,9,10,11],transform:[17,26],tree:[8,10],tupl:24,two:[1,4,24],type:[23,24,32,33],unchang:24,under:19,upper:23,us:[0,24,26],user:[19,28],util:[0,30],v:5,vector:[5,24],verilog:[8,10,16,22,25],version:19,visit:19,visual:17,wai:26,websock:19,websocket:19,what:0,which:[17,24],wire0:[5,12],wire:[0,5,12,13,23,24,27],wire_bu:12,wire_feedthrough:[4,5],without:24,work:0,would:26,x:0,you:[20,26],zip:[1,8]},titles:["Display Netlist Information Functions","Basic Restructuring Examples","Merging two instances in the design","Merging group of instances","Computation times","Genrating feedthrough from single instance","H-Tree insertion in FPGA Tilable grid","Extracing configuration chain order from each module","OpenFPGA Related Restructuring","Renaming Homogeneous FPGA Modules","Computation times","Creating FPGA Tiles from OpenFPGA verilog","basic_hierarchy","grid_example","Sample Verilog Netlists","Examples","SpyDrNet-Physical Documentation","Introduction","Getting Started","Install","Shell Interface","Visualization","Bundle","Cable","Definition","Element","SpyDrNet-Physical API Summary","InnerPin","OuterPin","Pin","API Reference","OpenFPGA Functions","spydrnet_physical.util.get_attr","spydrnet_physical.util.get_names","Utility Functions"],titleterms:{"function":[0,31,34],api:[26,30],basic:[1,26],basic_hierarchi:12,bundl:22,cabl:23,chain:7,comput:[4,10],configur:7,creat:11,definit:24,depend:19,design:2,displai:0,document:16,each:7,element:25,exampl:[1,15],extrac:7,feedthrough:5,fpga:[6,9,11],from:[5,7,11],genrat:5,get:18,get_attr:32,get_nam:33,grid:6,grid_exampl:13,group:3,h:6,homogen:9,indic:16,inform:0,innerpin:27,insert:6,instal:19,instanc:[2,3,5],interfac:20,introduct:17,merg:[2,3],modul:[7,9],netlist:[0,14],object:26,openfpga:[8,11,31],order:7,outerpin:28,overview:[22,23,24,25,27,28,29,31,34],physic:[16,26],pin:29,refer:30,relat:8,renam:9,restructur:[1,8],sampl:14,shell:20,singl:5,spydrnet:[16,26],spydrnet_phys:[32,33],start:18,summari:26,tabl:16,tilabl:6,tile:11,time:[4,10],tree:6,two:2,type:26,util:[32,33,34],verilog:[11,14],visual:21}})