LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY MEMORIA IS
	PORT(CLK, RST, WR : IN STD_LOGIC;
			ADDRESS: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			DATA_IN: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			P_IN_00, P_IN_01, P_IN_02, P_IN_03 : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			P_IN_04, P_IN_05, P_IN_06, P_IN_07 : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			P_IN_08, P_IN_09, P_IN_10, P_IN_11 : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			P_IN_12, P_IN_13, P_IN_14, P_IN_15 : IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			DATA_OUT: OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
			P_OUT_00, P_OUT_01, P_OUT_02, P_OUT_03 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
			P_OUT_04, P_OUT_05, P_OUT_06, P_OUT_07 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
			P_OUT_08, P_OUT_09, P_OUT_10, P_OUT_11 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0);
			P_OUT_12, P_OUT_13, P_OUT_14, P_OUT_15 : OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
	END ENTITY;
	
	
	ARCHITECTURE RTL OF MEMORIA IS
		COMPONENT mem_programa IS
			PORT(CLK: IN STD_LOGIC;
			ADDREES: IN STD_LOGIC_VECTOR(6 DOWNTO 0);
			DATA_OUT: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
			
		END COMPONENT mem_programa;
		
		
		COMPONENT mem_datos IS
			PORT(CLK, WR: IN STD_LOGIC;
			ADDREES: IN STD_LOGIC_VECTOR(6 DOWNTO 0);
			DATA_IN: IN STD_LOGIC_VECTOR(7 DOWNTO 0);
			DATA_OUT: OUT STD_LOGIC_VECTOR(7 DOWNTO 0));
			
		END COMPONENT mem_datos;