<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-bcmring › include › mach › memory_settings.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>memory_settings.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm">* Copyright 2004 - 2008 Broadcom Corporation.  All rights reserved.</span>
<span class="cm">*</span>
<span class="cm">* Unless you and Broadcom execute a separate written software license</span>
<span class="cm">* agreement governing use of this software, this software is licensed to you</span>
<span class="cm">* under the terms of the GNU General Public License version 2, available at</span>
<span class="cm">* http://www.broadcom.com/licenses/GPLv2.php (the &quot;GPL&quot;).</span>
<span class="cm">*</span>
<span class="cm">* Notwithstanding the above, under no circumstances may you combine this</span>
<span class="cm">* software in any way with any other Broadcom software provided under a</span>
<span class="cm">* license other than the GPL, without Broadcom&#39;s express prior written</span>
<span class="cm">* consent.</span>
<span class="cm">*****************************************************************************/</span>

<span class="cp">#ifndef MEMORY_SETTINGS_H</span>
<span class="cp">#define MEMORY_SETTINGS_H</span>

<span class="cm">/* ---- Include Files ---------------------------------------- */</span>
<span class="cm">/* ---- Constants and Types ---------------------------------- */</span>

<span class="cm">/* Memory devices */</span>
<span class="cm">/* NAND Flash timing for 166 MHz setting */</span>
<span class="cp">#define HW_CFG_NAND_tBTA  (5 &lt;&lt; 16)	</span><span class="cm">/* Bus turnaround cycle (n)        0-7  (30 ns) */</span><span class="cp"></span>
<span class="cp">#define HW_CFG_NAND_tWP   (4 &lt;&lt; 11)	</span><span class="cm">/* Write pulse width cycle (n+1)   0-31 (25 ns) */</span><span class="cp"></span>
<span class="cp">#define HW_CFG_NAND_tWR   (1 &lt;&lt; 9)	</span><span class="cm">/* Write recovery cycle (n+1)      0-3  (10 ns) */</span><span class="cp"></span>
<span class="cp">#define HW_CFG_NAND_tAS   (0 &lt;&lt; 7)	</span><span class="cm">/* Write address setup cycle (n+1) 0-3  ( 0 ns) */</span><span class="cp"></span>
<span class="cp">#define HW_CFG_NAND_tOE   (3 &lt;&lt; 5)	</span><span class="cm">/* Output enable delay cycle (n)   0-3  (15 ns) */</span><span class="cp"></span>
<span class="cp">#define HW_CFG_NAND_tRC   (7 &lt;&lt; 0)	</span><span class="cm">/* Read access cycle (n+2)         0-31 (50 ns) */</span><span class="cp"></span>

<span class="cp">#define HW_CFG_NAND_TCR (HW_CFG_NAND_tBTA \</span>
<span class="cp">	| HW_CFG_NAND_tWP  \</span>
<span class="cp">	| HW_CFG_NAND_tWR  \</span>
<span class="cp">	| HW_CFG_NAND_tAS  \</span>
<span class="cp">	| HW_CFG_NAND_tOE  \</span>
<span class="cp">	| HW_CFG_NAND_tRC)</span>

<span class="cm">/* NOR Flash timing for 166 MHz setting */</span>
<span class="cp">#define HW_CFG_NOR_TPRC_TWLC (0 &lt;&lt; 19)	</span><span class="cm">/* Page read access cycle / Burst write latency (n+2 / n+1) (max 25ns) */</span><span class="cp"></span>
<span class="cp">#define HW_CFG_NOR_TBTA      (0 &lt;&lt; 16)	</span><span class="cm">/* Bus turnaround cycle (n)                                 (DNA)      */</span><span class="cp"></span>
<span class="cp">#define HW_CFG_NOR_TWP       (6 &lt;&lt; 11)	</span><span class="cm">/* Write pulse width cycle (n+1)                            (35ns)     */</span><span class="cp"></span>
<span class="cp">#define HW_CFG_NOR_TWR       (0 &lt;&lt; 9)	</span><span class="cm">/* Write recovery cycle (n+1)                               (0ns)      */</span><span class="cp"></span>
<span class="cp">#define HW_CFG_NOR_TAS       (0 &lt;&lt; 7)	</span><span class="cm">/* Write address setup cycle (n+1)                          (0ns)      */</span><span class="cp"></span>
<span class="cp">#define HW_CFG_NOR_TOE       (0 &lt;&lt; 5)	</span><span class="cm">/* Output enable delay cycle (n)                            (max 25ns) */</span><span class="cp"></span>
<span class="cp">#define HW_CFG_NOR_TRC_TLC   (0x10 &lt;&lt; 0)	</span><span class="cm">/* Read access cycle / Burst read latency (n+2 / n+1)       (100ns)    */</span><span class="cp"></span>

<span class="cp">#define HW_CFG_FLASH0_TCR (HW_CFG_NOR_TPRC_TWLC \</span>
<span class="cp">	| HW_CFG_NOR_TBTA      \</span>
<span class="cp">	| HW_CFG_NOR_TWP       \</span>
<span class="cp">	| HW_CFG_NOR_TWR       \</span>
<span class="cp">	| HW_CFG_NOR_TAS       \</span>
<span class="cp">	| HW_CFG_NOR_TOE       \</span>
<span class="cp">	| HW_CFG_NOR_TRC_TLC)</span>

<span class="cp">#define HW_CFG_FLASH1_TCR    HW_CFG_FLASH0_TCR</span>
<span class="cp">#define HW_CFG_FLASH2_TCR    HW_CFG_FLASH0_TCR</span>

<span class="cm">/* SDRAM Settings */</span>
<span class="cm">/* #define HW_CFG_SDRAM_CAS_LATENCY        5    Default 5, Values [3..6] */</span>
<span class="cm">/* #define HW_CFG_SDRAM_CHIP_SELECT_CNT    1    Default 1, Vaules [1..2] */</span>
<span class="cm">/* #define HW_CFG_SDRAM_SPEED_GRADE        667  Default 667, Values [400,533,667,800] */</span>
<span class="cm">/* #define HW_CFG_SDRAM_WIDTH_BITS         16   Default 16, Vaules [8,16] */</span>
<span class="cp">#define HW_CFG_SDRAM_SIZE_BYTES         0x10000000	</span><span class="cm">/* Total memory, not per device size */</span><span class="cp"></span>

<span class="cm">/* ---- Variable Externs ------------------------------------- */</span>
<span class="cm">/* ---- Function Prototypes ---------------------------------- */</span>

<span class="cp">#endif </span><span class="cm">/* MEMORY_SETTINGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
