#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 15 13:46:22 2021
# Process ID: 12072
# Current directory: C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.runs/synth_1
# Command line: vivado.exe -log Ejercicio2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Ejercicio2.tcl
# Log file: C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.runs/synth_1/Ejercicio2.vds
# Journal file: C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Ejercicio2.tcl -notrace
Command: synth_design -top Ejercicio2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11684 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 357.762 ; gain = 99.168
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Ejercicio2' [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/Ejercicio2.vhd:40]
INFO: [Synth 8-3491] module 'sSegDisplay' declared at 'C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/sSegDisplay.vhd:39' bound to instance 'decoder' of component 'sSegDisplay' [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/Ejercicio2.vhd:67]
INFO: [Synth 8-638] synthesizing module 'sSegDisplay' [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/sSegDisplay.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sSegDisplay' (1#1) [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/sSegDisplay.vhd:46]
INFO: [Synth 8-3491] module 'BCD2_Counter' declared at 'C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/BCD2_Counter.vhd:34' bound to instance 'counter' of component 'BCD2_Counter' [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/Ejercicio2.vhd:68]
INFO: [Synth 8-638] synthesizing module 'BCD2_Counter' [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/BCD2_Counter.vhd:41]
INFO: [Synth 8-3491] module 'IC_74LS169' declared at 'C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/IC_74LS169.vhd:34' bound to instance 'count1' of component 'IC_74LS169' [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/BCD2_Counter.vhd:57]
INFO: [Synth 8-638] synthesizing module 'IC_74LS169' [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/IC_74LS169.vhd:47]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/IC_74LS169.vhd:56]
WARNING: [Synth 8-614] signal 'ep' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/IC_74LS169.vhd:56]
WARNING: [Synth 8-614] signal 'et' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/IC_74LS169.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'IC_74LS169' (2#1) [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/IC_74LS169.vhd:47]
INFO: [Synth 8-3491] module 'IC_74LS169' declared at 'C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/IC_74LS169.vhd:34' bound to instance 'count2' of component 'IC_74LS169' [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/BCD2_Counter.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'BCD2_Counter' (3#1) [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/BCD2_Counter.vhd:41]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/Ejercicio2.vhd:70]
WARNING: [Synth 8-614] signal 'dec_h' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/Ejercicio2.vhd:70]
WARNING: [Synth 8-614] signal 'un_h' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/Ejercicio2.vhd:70]
WARNING: [Synth 8-614] signal 'div_clock' is read in the process but is not in the sensitivity list [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/Ejercicio2.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'Ejercicio2' (4#1) [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/Ejercicio2.vhd:40]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.785 ; gain = 154.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.785 ; gain = 154.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.785 ; gain = 154.191
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/constrs_1/new/Ejercicio2.xdc]
Finished Parsing XDC File [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/constrs_1/new/Ejercicio2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/constrs_1/new/Ejercicio2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Ejercicio2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Ejercicio2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 749.949 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 749.949 ; gain = 491.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 749.949 ; gain = 491.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 749.949 ; gain = 491.355
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'IC_74LS169'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    zero |                       0000000001 |                             0000
                    nine |                       0000000010 |                             1001
                   eight |                       0000000100 |                             1000
                   seven |                       0000001000 |                             0111
                     six |                       0000010000 |                             0110
                    five |                       0000100000 |                             0101
                    four |                       0001000000 |                             0100
                   three |                       0010000000 |                             0011
                     two |                       0100000000 |                             0010
                     one |                       1000000000 |                             0001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'IC_74LS169'
WARNING: [Synth 8-327] inferring latch for variable 'u_d_reg' [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/Ejercicio2.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'div_clock_reg' [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/Ejercicio2.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.srcs/sources_1/new/Ejercicio2.vhd:74]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 749.949 ; gain = 491.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 20    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Ejercicio2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module sSegDisplay 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module IC_74LS169 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 749.949 ; gain = 491.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 753.180 ; gain = 494.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 753.328 ; gain = 494.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 773.000 ; gain = 514.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 773.000 ; gain = 514.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 773.000 ; gain = 514.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 773.000 ; gain = 514.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 773.000 ; gain = 514.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 773.000 ; gain = 514.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 773.000 ; gain = 514.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     3|
|4     |LUT2   |     1|
|5     |LUT3   |    41|
|6     |LUT4   |    16|
|7     |LUT5   |    16|
|8     |LUT6   |     4|
|9     |FDCE   |    32|
|10    |FDRE   |    48|
|11    |LD     |     3|
|12    |IBUF   |     1|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-------------+------+
|      |Instance   |Module       |Cells |
+------+-----------+-------------+------+
|1     |top        |             |   199|
|2     |  counter  |BCD2_Counter |    80|
|3     |    count1 |IC_74LS169   |    40|
|4     |    count2 |IC_74LS169_0 |    40|
|5     |  decoder  |sSegDisplay  |    41|
+------+-----------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 773.000 ; gain = 514.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 773.000 ; gain = 177.242
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 773.000 ; gain = 514.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 20 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 776.383 ; gain = 530.656
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/A01039835/Documents/GitHub/LabDigitales7/Practica7.runs/synth_1/Ejercicio2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Ejercicio2_utilization_synth.rpt -pb Ejercicio2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 776.383 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 15 13:46:53 2021...
