

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Sun Apr 17 00:16:23 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.600 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       43|  0.380 us|  0.430 us|   39|   44|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_53_1   |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_70_3   |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_87_4   |        4|        4|         2|          1|          1|     4|       yes|
        |- VITIS_LOOP_114_5  |       20|       20|         6|          5|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 2, States = { 6 7 }
  Pipeline-3 : II = 5, D = 6, States = { 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 8 7 
7 --> 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 18 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 12 
18 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_4"   --->   Operation 19 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start" [HLS_CISR_spmv_accel.c:17]   --->   Operation 30 'read' 'cmd_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %cmd_start_read, void %.loopexit, void" [HLS_CISR_spmv_accel.c:49]   --->   Operation 31 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln51 = store i32 0, i32 %max_row_id" [HLS_CISR_spmv_accel.c:51]   --->   Operation 32 'store' 'store_ln51' <Predicate = (cmd_start_read)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%br_ln53 = br void" [HLS_CISR_spmv_accel.c:53]   --->   Operation 33 'br' 'br_ln53' <Predicate = (cmd_start_read)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%slot_id = phi i3 %add_ln53, void %.split810, i3 0, void" [HLS_CISR_spmv_accel.c:53]   --->   Operation 34 'phi' 'slot_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.65ns)   --->   "%add_ln53 = add i3 %slot_id, i3 1" [HLS_CISR_spmv_accel.c:53]   --->   Operation 35 'add' 'add_ln53' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 36 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.13ns)   --->   "%icmp_ln53 = icmp_eq  i3 %slot_id, i3 4" [HLS_CISR_spmv_accel.c:53]   --->   Operation 37 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln53, void %.split8, void %.loopexit.loopexit" [HLS_CISR_spmv_accel.c:53]   --->   Operation 39 'br' 'br_ln53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%slot_id_cast = zext i3 %slot_id" [HLS_CISR_spmv_accel.c:53]   --->   Operation 40 'zext' 'slot_id_cast' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %slot_id, i1 0" [HLS_CISR_spmv_accel.c:62]   --->   Operation 41 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i4 %tmp_3" [HLS_CISR_spmv_accel.c:62]   --->   Operation 42 'zext' 'zext_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln62" [HLS_CISR_spmv_accel.c:62]   --->   Operation 43 'getelementptr' 'row_len_slot_arr_addr_2' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln62 = or i4 %tmp_3, i4 1" [HLS_CISR_spmv_accel.c:62]   --->   Operation 44 'or' 'or_ln62' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln62" [HLS_CISR_spmv_accel.c:62]   --->   Operation 45 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_4" [HLS_CISR_spmv_accel.c:62]   --->   Operation 46 'getelementptr' 'row_len_slot_arr_addr_3' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [HLS_CISR_spmv_accel.c:53]   --->   Operation 47 'specloopname' 'specloopname_ln53' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i3 %slot_id" [HLS_CISR_spmv_accel.c:55]   --->   Operation 48 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.30ns)   --->   "%switch_ln55 = switch i2 %trunc_ln55, void %branch27, i2 0, void %branch24, i2 1, void %branch25, i2 2, void %branch26" [HLS_CISR_spmv_accel.c:55]   --->   Operation 49 'switch' 'switch_ln55' <Predicate = (!icmp_ln53)> <Delay = 1.30>
ST_2 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 0, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:55]   --->   Operation 50 'store' 'store_ln55' <Predicate = (!icmp_ln53 & trunc_ln55 == 2)> <Delay = 1.58>
ST_2 : Operation 51 [1/1] (1.70ns)   --->   "%store_ln56 = store i32 0, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:56]   --->   Operation 51 'store' 'store_ln56' <Predicate = (!icmp_ln53 & trunc_ln55 == 2)> <Delay = 1.70>
ST_2 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:57]   --->   Operation 52 'store' 'store_ln57' <Predicate = (!icmp_ln53 & trunc_ln55 == 2)> <Delay = 1.58>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split810"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln53 & trunc_ln55 == 2)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 0, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:55]   --->   Operation 54 'store' 'store_ln55' <Predicate = (!icmp_ln53 & trunc_ln55 == 1)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (1.70ns)   --->   "%store_ln56 = store i32 0, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:56]   --->   Operation 55 'store' 'store_ln56' <Predicate = (!icmp_ln53 & trunc_ln55 == 1)> <Delay = 1.70>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:57]   --->   Operation 56 'store' 'store_ln57' <Predicate = (!icmp_ln53 & trunc_ln55 == 1)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split810"   --->   Operation 57 'br' 'br_ln0' <Predicate = (!icmp_ln53 & trunc_ln55 == 1)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 0, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:55]   --->   Operation 58 'store' 'store_ln55' <Predicate = (!icmp_ln53 & trunc_ln55 == 0)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.70ns)   --->   "%store_ln56 = store i32 0, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:56]   --->   Operation 59 'store' 'store_ln56' <Predicate = (!icmp_ln53 & trunc_ln55 == 0)> <Delay = 1.70>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:57]   --->   Operation 60 'store' 'store_ln57' <Predicate = (!icmp_ln53 & trunc_ln55 == 0)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split810"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln53 & trunc_ln55 == 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln55 = store i32 0, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:55]   --->   Operation 62 'store' 'store_ln55' <Predicate = (!icmp_ln53 & trunc_ln55 == 3)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (1.70ns)   --->   "%store_ln56 = store i32 0, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:56]   --->   Operation 63 'store' 'store_ln56' <Predicate = (!icmp_ln53 & trunc_ln55 == 3)> <Delay = 1.70>
ST_2 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln57 = store i32 0, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:57]   --->   Operation 64 'store' 'store_ln57' <Predicate = (!icmp_ln53 & trunc_ln55 == 3)> <Delay = 1.58>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split810"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln53 & trunc_ln55 == 3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%slot_row_id_addr = getelementptr i32 %slot_row_id, i64 0, i64 %slot_id_cast" [HLS_CISR_spmv_accel.c:58]   --->   Operation 66 'getelementptr' 'slot_row_id_addr' <Predicate = (!icmp_ln53)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 0, i2 %slot_row_id_addr" [HLS_CISR_spmv_accel.c:58]   --->   Operation 67 'store' 'store_ln58' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_2 : Operation 68 [1/1] (2.32ns)   --->   "%store_ln62 = store i32 0, i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:62]   --->   Operation 68 'store' 'store_ln62' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 69 [1/1] (2.32ns)   --->   "%store_ln62 = store i32 0, i3 %row_len_slot_arr_addr_3" [HLS_CISR_spmv_accel.c:62]   --->   Operation 69 'store' 'store_ln62' <Predicate = (!icmp_ln53)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (!icmp_ln53)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.47>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 71 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%slot_arr_row_len_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %slot_arr_row_len" [HLS_CISR_spmv_accel.c:75]   --->   Operation 72 'read' 'slot_arr_row_len_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (2.47ns)   --->   "%icmp_ln75 = icmp_eq  i32 %slot_arr_row_len_read, i32 4294967295" [HLS_CISR_spmv_accel.c:75]   --->   Operation 73 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (1.58ns)   --->   "%br_ln70 = br void" [HLS_CISR_spmv_accel.c:70]   --->   Operation 74 'br' 'br_ln70' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.96>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%slot_id_1 = phi i3 0, void %.loopexit, i3 %add_ln70, void %.split4._crit_edge" [HLS_CISR_spmv_accel.c:70]   --->   Operation 75 'phi' 'slot_id_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.65ns)   --->   "%add_ln70 = add i3 %slot_id_1, i3 1" [HLS_CISR_spmv_accel.c:70]   --->   Operation 76 'add' 'add_ln70' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.13ns)   --->   "%icmp_ln70 = icmp_eq  i3 %slot_id_1, i3 4" [HLS_CISR_spmv_accel.c:70]   --->   Operation 78 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 79 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %.split4, void %.preheader1.preheader" [HLS_CISR_spmv_accel.c:70]   --->   Operation 80 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i3 %slot_id_1" [HLS_CISR_spmv_accel.c:78]   --->   Operation 81 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln70 = shl i3 %slot_id_1, i3 1" [HLS_CISR_spmv_accel.c:70]   --->   Operation 82 'shl' 'shl_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [HLS_CISR_spmv_accel.c:70]   --->   Operation 83 'specloopname' 'specloopname_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%slot_counter_0_load = load i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:73]   --->   Operation 84 'load' 'slot_counter_0_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%slot_counter_1_load = load i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:73]   --->   Operation 85 'load' 'slot_counter_1_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%slot_counter_2_load = load i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:73]   --->   Operation 86 'load' 'slot_counter_2_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%slot_counter_3_load = load i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:73]   --->   Operation 87 'load' 'slot_counter_3_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.82ns)   --->   "%slot_row_count = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_counter_0_load, i32 %slot_counter_1_load, i32 %slot_counter_2_load, i32 %slot_counter_3_load, i2 %trunc_ln78" [HLS_CISR_spmv_accel.c:73]   --->   Operation 88 'mux' 'slot_row_count' <Predicate = (!icmp_ln70)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void, void %.split4._crit_edge" [HLS_CISR_spmv_accel.c:75]   --->   Operation 89 'br' 'br_ln75' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i32 %slot_row_count" [HLS_CISR_spmv_accel.c:78]   --->   Operation 90 'trunc' 'trunc_ln78_1' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (1.65ns)   --->   "%add_ln78 = add i3 %shl_ln70, i3 %trunc_ln78_1" [HLS_CISR_spmv_accel.c:78]   --->   Operation 91 'add' 'add_ln78' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i3 %add_ln78" [HLS_CISR_spmv_accel.c:78]   --->   Operation 92 'zext' 'zext_ln78' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln78" [HLS_CISR_spmv_accel.c:78]   --->   Operation 93 'getelementptr' 'row_len_slot_arr_addr' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.32ns)   --->   "%store_ln78 = store i32 %slot_arr_row_len_read, i3 %row_len_slot_arr_addr" [HLS_CISR_spmv_accel.c:78]   --->   Operation 94 'store' 'store_ln78' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_4 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln79 = add i32 %slot_row_count, i32 1" [HLS_CISR_spmv_accel.c:79]   --->   Operation 95 'add' 'add_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.30ns)   --->   "%switch_ln79 = switch i2 %trunc_ln78, void %branch23, i2 0, void %branch20, i2 1, void %branch21, i2 2, void %branch22" [HLS_CISR_spmv_accel.c:79]   --->   Operation 96 'switch' 'switch_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 1.30>
ST_4 : Operation 97 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 %add_ln79, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:79]   --->   Operation 97 'store' 'store_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 2)> <Delay = 1.58>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln79 = br void" [HLS_CISR_spmv_accel.c:79]   --->   Operation 98 'br' 'br_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 2)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 %add_ln79, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:79]   --->   Operation 99 'store' 'store_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 1)> <Delay = 1.58>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln79 = br void" [HLS_CISR_spmv_accel.c:79]   --->   Operation 100 'br' 'br_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 1)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 %add_ln79, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:79]   --->   Operation 101 'store' 'store_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 0)> <Delay = 1.58>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln79 = br void" [HLS_CISR_spmv_accel.c:79]   --->   Operation 102 'br' 'br_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 0)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (1.58ns)   --->   "%store_ln79 = store i32 %add_ln79, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:79]   --->   Operation 103 'store' 'store_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 3)> <Delay = 1.58>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln79 = br void" [HLS_CISR_spmv_accel.c:79]   --->   Operation 104 'br' 'br_ln79' <Predicate = (!icmp_ln70 & !icmp_ln75 & trunc_ln78 == 3)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln80 = br void %.split4._crit_edge" [HLS_CISR_spmv_accel.c:80]   --->   Operation 105 'br' 'br_ln80' <Predicate = (!icmp_ln70 & !icmp_ln75)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 106 'br' 'br_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 107 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 107 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 7.59>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%slot_id2 = phi i3 %add_ln87, void %.split2._crit_edge, i3 0, void %.preheader1.preheader" [HLS_CISR_spmv_accel.c:87]   --->   Operation 108 'phi' 'slot_id2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (1.65ns)   --->   "%add_ln87 = add i3 %slot_id2, i3 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 109 'add' 'add_ln87' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 110 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.13ns)   --->   "%icmp_ln87 = icmp_eq  i3 %slot_id2, i3 4" [HLS_CISR_spmv_accel.c:87]   --->   Operation 111 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 112 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split2, void %.preheader.preheader" [HLS_CISR_spmv_accel.c:87]   --->   Operation 113 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%slot_id2_cast = zext i3 %slot_id2" [HLS_CISR_spmv_accel.c:87]   --->   Operation 114 'zext' 'slot_id2_cast' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln96 = trunc i3 %slot_id2" [HLS_CISR_spmv_accel.c:96]   --->   Operation 115 'trunc' 'trunc_ln96' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln87 = shl i3 %slot_id2, i3 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 116 'shl' 'shl_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 117 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:93]   --->   Operation 118 'load' 'slot_row_counter_0_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:93]   --->   Operation 119 'load' 'slot_row_counter_1_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%slot_row_counter_2_load = load i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:93]   --->   Operation 120 'load' 'slot_row_counter_2_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%slot_row_counter_3_load = load i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:93]   --->   Operation 121 'load' 'slot_row_counter_3_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_counter_0_load, i32 %slot_row_counter_1_load, i32 %slot_row_counter_2_load, i32 %slot_row_counter_3_load, i2 %trunc_ln96" [HLS_CISR_spmv_accel.c:93]   --->   Operation 122 'mux' 'tmp' <Predicate = (!icmp_ln87)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (2.47ns)   --->   "%icmp_ln93 = icmp_eq  i32 %tmp, i32 0" [HLS_CISR_spmv_accel.c:93]   --->   Operation 123 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln87)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %.split2._crit_edge, void" [HLS_CISR_spmv_accel.c:93]   --->   Operation 124 'br' 'br_ln93' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%slot_row_len_id_0_load = load i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:96]   --->   Operation 125 'load' 'slot_row_len_id_0_load' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%slot_row_len_id_1_load = load i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:96]   --->   Operation 126 'load' 'slot_row_len_id_1_load' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%slot_row_len_id_2_load = load i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:96]   --->   Operation 127 'load' 'slot_row_len_id_2_load' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%slot_row_len_id_3_load = load i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:96]   --->   Operation 128 'load' 'slot_row_len_id_3_load' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_len_id_0_load, i32 %slot_row_len_id_1_load, i32 %slot_row_len_id_2_load, i32 %slot_row_len_id_3_load, i2 %trunc_ln96" [HLS_CISR_spmv_accel.c:96]   --->   Operation 129 'mux' 'tmp_1' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln96_1 = trunc i32 %tmp_1" [HLS_CISR_spmv_accel.c:96]   --->   Operation 130 'trunc' 'trunc_ln96_1' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.65ns)   --->   "%add_ln96 = add i3 %shl_ln87, i3 %trunc_ln96_1" [HLS_CISR_spmv_accel.c:96]   --->   Operation 131 'add' 'add_ln96' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i3 %add_ln96" [HLS_CISR_spmv_accel.c:96]   --->   Operation 132 'zext' 'zext_ln96' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln96" [HLS_CISR_spmv_accel.c:96]   --->   Operation 133 'getelementptr' 'row_len_slot_arr_addr_1' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:96]   --->   Operation 134 'load' 'row_len_slot_arr_load' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 135 [1/1] (2.55ns)   --->   "%add_ln97 = add i32 %tmp_1, i32 1" [HLS_CISR_spmv_accel.c:97]   --->   Operation 135 'add' 'add_ln97' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (1.30ns)   --->   "%switch_ln96 = switch i2 %trunc_ln96, void %branch15, i2 0, void %branch12, i2 1, void %branch13, i2 2, void %branch14" [HLS_CISR_spmv_accel.c:96]   --->   Operation 136 'switch' 'switch_ln96' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 1.30>
ST_6 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %add_ln97, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:97]   --->   Operation 137 'store' 'store_ln97' <Predicate = (!icmp_ln87 & icmp_ln93 & trunc_ln96 == 2)> <Delay = 1.58>
ST_6 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %add_ln97, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:97]   --->   Operation 138 'store' 'store_ln97' <Predicate = (!icmp_ln87 & icmp_ln93 & trunc_ln96 == 1)> <Delay = 1.58>
ST_6 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %add_ln97, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:97]   --->   Operation 139 'store' 'store_ln97' <Predicate = (!icmp_ln87 & icmp_ln93 & trunc_ln96 == 0)> <Delay = 1.58>
ST_6 : Operation 140 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %add_ln97, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:97]   --->   Operation 140 'store' 'store_ln97' <Predicate = (!icmp_ln87 & icmp_ln93 & trunc_ln96 == 3)> <Delay = 1.58>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%max_row_id_load = load i32 %max_row_id" [HLS_CISR_spmv_accel.c:100]   --->   Operation 141 'load' 'max_row_id_load' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%slot_row_id_addr_1 = getelementptr i32 %slot_row_id, i64 0, i64 %slot_id2_cast" [HLS_CISR_spmv_accel.c:100]   --->   Operation 142 'getelementptr' 'slot_row_id_addr_1' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln100 = store i32 %max_row_id_load, i2 %slot_row_id_addr_1" [HLS_CISR_spmv_accel.c:100]   --->   Operation 143 'store' 'store_ln100' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_6 : Operation 144 [1/1] (2.55ns)   --->   "%add_ln101 = add i32 %max_row_id_load, i32 1" [HLS_CISR_spmv_accel.c:101]   --->   Operation 144 'add' 'add_ln101' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (1.58ns)   --->   "%store_ln101 = store i32 %add_ln101, i32 %max_row_id" [HLS_CISR_spmv_accel.c:101]   --->   Operation 145 'store' 'store_ln101' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 1.58>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln103 = br void %.split2._crit_edge" [HLS_CISR_spmv_accel.c:103]   --->   Operation 146 'br' 'br_ln103' <Predicate = (!icmp_ln87 & icmp_ln93)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 147 'br' 'br_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.02>
ST_7 : Operation 148 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:96]   --->   Operation 148 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln93)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_7 : Operation 149 [1/1] (1.70ns)   --->   "%store_ln96 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:96]   --->   Operation 149 'store' 'store_ln96' <Predicate = (icmp_ln93 & trunc_ln96 == 2)> <Delay = 1.70>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 150 'br' 'br_ln0' <Predicate = (icmp_ln93 & trunc_ln96 == 2)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (1.70ns)   --->   "%store_ln96 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:96]   --->   Operation 151 'store' 'store_ln96' <Predicate = (icmp_ln93 & trunc_ln96 == 1)> <Delay = 1.70>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 152 'br' 'br_ln0' <Predicate = (icmp_ln93 & trunc_ln96 == 1)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (1.70ns)   --->   "%store_ln96 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:96]   --->   Operation 153 'store' 'store_ln96' <Predicate = (icmp_ln93 & trunc_ln96 == 0)> <Delay = 1.70>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 154 'br' 'br_ln0' <Predicate = (icmp_ln93 & trunc_ln96 == 0)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (1.70ns)   --->   "%store_ln96 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:96]   --->   Operation 155 'store' 'store_ln96' <Predicate = (icmp_ln93 & trunc_ln96 == 3)> <Delay = 1.70>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 156 'br' 'br_ln0' <Predicate = (icmp_ln93 & trunc_ln96 == 3)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 5.70>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%slot_data_arr_read = read i64 @_ssdm_op_Read.ap_auto.i64P0A, i64 %slot_data_arr" [HLS_CISR_spmv_accel.c:118]   --->   Operation 157 'read' 'slot_data_arr_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln118 = trunc i64 %slot_data_arr_read" [HLS_CISR_spmv_accel.c:118]   --->   Operation 158 'trunc' 'trunc_ln118' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%matrix_val = bitcast i32 %trunc_ln118" [HLS_CISR_spmv_accel.c:118]   --->   Operation 159 'bitcast' 'matrix_val' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%inp_vec_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %inp_vec" [HLS_CISR_spmv_accel.c:126]   --->   Operation 160 'read' 'inp_vec_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%bitcast_ln126 = bitcast i32 %inp_vec_read" [HLS_CISR_spmv_accel.c:126]   --->   Operation 161 'bitcast' 'bitcast_ln126' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 162 [4/4] (5.70ns)   --->   "%mul = fmul i32 %matrix_val, i32 %bitcast_ln126" [HLS_CISR_spmv_accel.c:126]   --->   Operation 162 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 7> <Delay = 5.70>
ST_9 : Operation 163 [3/4] (5.70ns)   --->   "%mul = fmul i32 %matrix_val, i32 %bitcast_ln126" [HLS_CISR_spmv_accel.c:126]   --->   Operation 163 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 164 [2/4] (5.70ns)   --->   "%mul = fmul i32 %matrix_val, i32 %bitcast_ln126" [HLS_CISR_spmv_accel.c:126]   --->   Operation 164 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 9> <Delay = 5.70>
ST_11 : Operation 165 [1/4] (5.70ns)   --->   "%mul = fmul i32 %matrix_val, i32 %bitcast_ln126" [HLS_CISR_spmv_accel.c:126]   --->   Operation 165 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (1.58ns)   --->   "%br_ln114 = br void %.preheader" [HLS_CISR_spmv_accel.c:114]   --->   Operation 166 'br' 'br_ln114' <Predicate = true> <Delay = 1.58>

State 12 <SV = 10> <Delay = 6.08>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%slot_id3 = phi i3 %add_ln114, void %.split15, i3 0, void %.preheader.preheader" [HLS_CISR_spmv_accel.c:114]   --->   Operation 167 'phi' 'slot_id3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.65ns)   --->   "%add_ln114 = add i3 %slot_id3, i3 1" [HLS_CISR_spmv_accel.c:114]   --->   Operation 168 'add' 'add_ln114' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 169 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (1.13ns)   --->   "%icmp_ln114 = icmp_eq  i3 %slot_id3, i3 4" [HLS_CISR_spmv_accel.c:114]   --->   Operation 170 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 171 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %.split, void" [HLS_CISR_spmv_accel.c:114]   --->   Operation 172 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i3 %slot_id3" [HLS_CISR_spmv_accel.c:127]   --->   Operation 173 'trunc' 'trunc_ln127' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load_1 = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:127]   --->   Operation 174 'load' 'slot_row_counter_0_load_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load_1 = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:127]   --->   Operation 175 'load' 'slot_row_counter_1_load_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%slot_row_counter_2_load_1 = load i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:127]   --->   Operation 176 'load' 'slot_row_counter_2_load_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%slot_row_counter_3_load_1 = load i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:127]   --->   Operation 177 'load' 'slot_row_counter_3_load_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (1.82ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_counter_0_load_1, i32 %slot_row_counter_1_load_1, i32 %slot_row_counter_2_load_1, i32 %slot_row_counter_3_load_1, i2 %trunc_ln127" [HLS_CISR_spmv_accel.c:127]   --->   Operation 178 'mux' 'tmp_2' <Predicate = (!icmp_ln114)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 179 [1/1] (2.55ns)   --->   "%add_ln127 = add i32 %tmp_2, i32 4294967295" [HLS_CISR_spmv_accel.c:127]   --->   Operation 179 'add' 'add_ln127' <Predicate = (!icmp_ln114)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 180 [1/1] (1.30ns)   --->   "%switch_ln127 = switch i2 %trunc_ln127, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10" [HLS_CISR_spmv_accel.c:127]   --->   Operation 180 'switch' 'switch_ln127' <Predicate = (!icmp_ln114)> <Delay = 1.30>
ST_12 : Operation 181 [1/1] (1.70ns)   --->   "%store_ln127 = store i32 %add_ln127, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:127]   --->   Operation 181 'store' 'store_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 2)> <Delay = 1.70>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln127 = br void %.split15" [HLS_CISR_spmv_accel.c:127]   --->   Operation 182 'br' 'br_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 2)> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (1.70ns)   --->   "%store_ln127 = store i32 %add_ln127, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:127]   --->   Operation 183 'store' 'store_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 1)> <Delay = 1.70>
ST_12 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln127 = br void %.split15" [HLS_CISR_spmv_accel.c:127]   --->   Operation 184 'br' 'br_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 1)> <Delay = 0.00>
ST_12 : Operation 185 [1/1] (1.70ns)   --->   "%store_ln127 = store i32 %add_ln127, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:127]   --->   Operation 185 'store' 'store_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 0)> <Delay = 1.70>
ST_12 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln127 = br void %.split15" [HLS_CISR_spmv_accel.c:127]   --->   Operation 186 'br' 'br_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 0)> <Delay = 0.00>
ST_12 : Operation 187 [1/1] (1.70ns)   --->   "%store_ln127 = store i32 %add_ln127, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:127]   --->   Operation 187 'store' 'store_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 3)> <Delay = 1.70>
ST_12 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln127 = br void %.split15" [HLS_CISR_spmv_accel.c:127]   --->   Operation 188 'br' 'br_ln127' <Predicate = (!icmp_ln114 & trunc_ln127 == 3)> <Delay = 0.00>
ST_12 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 189 'br' 'br_ln0' <Predicate = (!icmp_ln114)> <Delay = 0.00>

State 13 <SV = 11> <Delay = 7.25>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%output_vec_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %output_vec" [HLS_CISR_spmv_accel.c:126]   --->   Operation 190 'read' 'output_vec_read' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln126_1 = bitcast i32 %output_vec_read" [HLS_CISR_spmv_accel.c:126]   --->   Operation 191 'bitcast' 'bitcast_ln126_1' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_13 : Operation 192 [5/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln126_1, i32 %mul" [HLS_CISR_spmv_accel.c:126]   --->   Operation 192 'fadd' 'add' <Predicate = (!icmp_ln114)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 193 [4/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln126_1, i32 %mul" [HLS_CISR_spmv_accel.c:126]   --->   Operation 193 'fadd' 'add' <Predicate = (!icmp_ln114)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 194 [3/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln126_1, i32 %mul" [HLS_CISR_spmv_accel.c:126]   --->   Operation 194 'fadd' 'add' <Predicate = (!icmp_ln114)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 195 [2/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln126_1, i32 %mul" [HLS_CISR_spmv_accel.c:126]   --->   Operation 195 'fadd' 'add' <Predicate = (!icmp_ln114)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS_CISR_spmv_accel.c:114]   --->   Operation 196 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [1/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln126_1, i32 %mul" [HLS_CISR_spmv_accel.c:126]   --->   Operation 197 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "%bitcast_ln126_2 = bitcast i32 %add" [HLS_CISR_spmv_accel.c:126]   --->   Operation 198 'bitcast' 'bitcast_ln126_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 199 [1/1] (0.00ns)   --->   "%write_ln126 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_vec, i32 %bitcast_ln126_2" [HLS_CISR_spmv_accel.c:126]   --->   Operation 199 'write' 'write_ln126' <Predicate = true> <Delay = 0.00>

State 18 <SV = 11> <Delay = 0.00>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%ret_ln136 = ret" [HLS_CISR_spmv_accel.c:136]   --->   Operation 200 'ret' 'ret_ln136' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'store' operation ('store_ln51', HLS_CISR_spmv_accel.c:51) of constant 0 on static variable 'max_row_id' [38]  (1.59 ns)

 <State 2>: 3.45ns
The critical path consists of the following:
	'phi' operation ('slot_id', HLS_CISR_spmv_accel.c:53) with incoming values : ('add_ln53', HLS_CISR_spmv_accel.c:53) [41]  (0 ns)
	'getelementptr' operation ('slot_row_id_addr', HLS_CISR_spmv_accel.c:58) [79]  (0 ns)
	'store' operation ('store_ln58', HLS_CISR_spmv_accel.c:58) of constant 0 on array 'slot_row_id' [80]  (2.32 ns)
	blocking operation 1.13 ns on control path)

 <State 3>: 2.47ns
The critical path consists of the following:
	wire read on port 'slot_arr_row_len' (HLS_CISR_spmv_accel.c:75) [87]  (0 ns)
	'icmp' operation ('icmp_ln75', HLS_CISR_spmv_accel.c:75) [88]  (2.47 ns)

 <State 4>: 5.97ns
The critical path consists of the following:
	'phi' operation ('slot_id', HLS_CISR_spmv_accel.c:70) with incoming values : ('add_ln70', HLS_CISR_spmv_accel.c:70) [91]  (0 ns)
	'mux' operation ('slot_row_count', HLS_CISR_spmv_accel.c:73) [105]  (1.83 ns)
	'add' operation ('add_ln79', HLS_CISR_spmv_accel.c:79) [113]  (2.55 ns)
	'store' operation ('store_ln79', HLS_CISR_spmv_accel.c:79) of variable 'add_ln79', HLS_CISR_spmv_accel.c:79 on static variable 'slot_counter_2' [116]  (1.59 ns)

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('slot_id2', HLS_CISR_spmv_accel.c:87) with incoming values : ('add_ln87', HLS_CISR_spmv_accel.c:87) [134]  (1.59 ns)

 <State 6>: 7.6ns
The critical path consists of the following:
	'phi' operation ('slot_id2', HLS_CISR_spmv_accel.c:87) with incoming values : ('add_ln87', HLS_CISR_spmv_accel.c:87) [134]  (0 ns)
	'mux' operation ('tmp_1', HLS_CISR_spmv_accel.c:96) [157]  (1.83 ns)
	'add' operation ('add_ln97', HLS_CISR_spmv_accel.c:97) [163]  (2.55 ns)
	'store' operation ('store_ln97', HLS_CISR_spmv_accel.c:97) of variable 'add_ln97', HLS_CISR_spmv_accel.c:97 on static variable 'slot_row_len_id_2' [167]  (1.59 ns)
	blocking operation 1.63 ns on control path)

 <State 7>: 4.03ns
The critical path consists of the following:
	'load' operation ('row_len_slot_arr_load', HLS_CISR_spmv_accel.c:96) on array 'row_len_slot_arr' [162]  (2.32 ns)
	'store' operation ('store_ln96', HLS_CISR_spmv_accel.c:96) of variable 'row_len_slot_arr_load', HLS_CISR_spmv_accel.c:96 on static variable 'slot_row_counter_2' [166]  (1.71 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	wire read on port 'slot_data_arr' (HLS_CISR_spmv_accel.c:118) [191]  (0 ns)
	'fmul' operation ('mul', HLS_CISR_spmv_accel.c:126) [196]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', HLS_CISR_spmv_accel.c:126) [196]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', HLS_CISR_spmv_accel.c:126) [196]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', HLS_CISR_spmv_accel.c:126) [196]  (5.7 ns)

 <State 12>: 6.09ns
The critical path consists of the following:
	'phi' operation ('slot_id3', HLS_CISR_spmv_accel.c:114) with incoming values : ('add_ln114', HLS_CISR_spmv_accel.c:114) [199]  (0 ns)
	'mux' operation ('tmp_2', HLS_CISR_spmv_accel.c:127) [217]  (1.83 ns)
	'add' operation ('add_ln127', HLS_CISR_spmv_accel.c:127) [218]  (2.55 ns)
	'store' operation ('store_ln127', HLS_CISR_spmv_accel.c:127) of variable 'add_ln127', HLS_CISR_spmv_accel.c:127 on static variable 'slot_row_counter_2' [221]  (1.71 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	wire read on port 'output_vec' (HLS_CISR_spmv_accel.c:126) [207]  (0 ns)
	'fadd' operation ('add', HLS_CISR_spmv_accel.c:126) [209]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', HLS_CISR_spmv_accel.c:126) [209]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', HLS_CISR_spmv_accel.c:126) [209]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', HLS_CISR_spmv_accel.c:126) [209]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', HLS_CISR_spmv_accel.c:126) [209]  (7.26 ns)

 <State 18>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
