<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
"http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
<!-- 2022-04-14 Thu 13:47 -->
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>COA Module 3</title>
<meta name="author" content="Aryan Pandey" />
<meta name="generator" content="Org Mode" />
<style>
  #content { max-width: 60em; margin: auto; }
  .title  { text-align: center;
             margin-bottom: .2em; }
  .subtitle { text-align: center;
              font-size: medium;
              font-weight: bold;
              margin-top:0; }
  .todo   { font-family: monospace; color: red; }
  .done   { font-family: monospace; color: green; }
  .priority { font-family: monospace; color: orange; }
  .tag    { background-color: #eee; font-family: monospace;
            padding: 2px; font-size: 80%; font-weight: normal; }
  .timestamp { color: #bebebe; }
  .timestamp-kwd { color: #5f9ea0; }
  .org-right  { margin-left: auto; margin-right: 0px;  text-align: right; }
  .org-left   { margin-left: 0px;  margin-right: auto; text-align: left; }
  .org-center { margin-left: auto; margin-right: auto; text-align: center; }
  .underline { text-decoration: underline; }
  #postamble p, #preamble p { font-size: 90%; margin: .2em; }
  p.verse { margin-left: 3%; }
  pre {
    border: 1px solid #e6e6e6;
    border-radius: 3px;
    background-color: #f2f2f2;
    padding: 8pt;
    font-family: monospace;
    overflow: auto;
    margin: 1.2em;
  }
  pre.src {
    position: relative;
    overflow: auto;
  }
  pre.src:before {
    display: none;
    position: absolute;
    top: -8px;
    right: 12px;
    padding: 3px;
    color: #555;
    background-color: #f2f2f299;
  }
  pre.src:hover:before { display: inline; margin-top: 14px;}
  /* Languages per Org manual */
  pre.src-asymptote:before { content: 'Asymptote'; }
  pre.src-awk:before { content: 'Awk'; }
  pre.src-authinfo::before { content: 'Authinfo'; }
  pre.src-C:before { content: 'C'; }
  /* pre.src-C++ doesn't work in CSS */
  pre.src-clojure:before { content: 'Clojure'; }
  pre.src-css:before { content: 'CSS'; }
  pre.src-D:before { content: 'D'; }
  pre.src-ditaa:before { content: 'ditaa'; }
  pre.src-dot:before { content: 'Graphviz'; }
  pre.src-calc:before { content: 'Emacs Calc'; }
  pre.src-emacs-lisp:before { content: 'Emacs Lisp'; }
  pre.src-fortran:before { content: 'Fortran'; }
  pre.src-gnuplot:before { content: 'gnuplot'; }
  pre.src-haskell:before { content: 'Haskell'; }
  pre.src-hledger:before { content: 'hledger'; }
  pre.src-java:before { content: 'Java'; }
  pre.src-js:before { content: 'Javascript'; }
  pre.src-latex:before { content: 'LaTeX'; }
  pre.src-ledger:before { content: 'Ledger'; }
  pre.src-lisp:before { content: 'Lisp'; }
  pre.src-lilypond:before { content: 'Lilypond'; }
  pre.src-lua:before { content: 'Lua'; }
  pre.src-matlab:before { content: 'MATLAB'; }
  pre.src-mscgen:before { content: 'Mscgen'; }
  pre.src-ocaml:before { content: 'Objective Caml'; }
  pre.src-octave:before { content: 'Octave'; }
  pre.src-org:before { content: 'Org mode'; }
  pre.src-oz:before { content: 'OZ'; }
  pre.src-plantuml:before { content: 'Plantuml'; }
  pre.src-processing:before { content: 'Processing.js'; }
  pre.src-python:before { content: 'Python'; }
  pre.src-R:before { content: 'R'; }
  pre.src-ruby:before { content: 'Ruby'; }
  pre.src-sass:before { content: 'Sass'; }
  pre.src-scheme:before { content: 'Scheme'; }
  pre.src-screen:before { content: 'Gnu Screen'; }
  pre.src-sed:before { content: 'Sed'; }
  pre.src-sh:before { content: 'shell'; }
  pre.src-sql:before { content: 'SQL'; }
  pre.src-sqlite:before { content: 'SQLite'; }
  /* additional languages in org.el's org-babel-load-languages alist */
  pre.src-forth:before { content: 'Forth'; }
  pre.src-io:before { content: 'IO'; }
  pre.src-J:before { content: 'J'; }
  pre.src-makefile:before { content: 'Makefile'; }
  pre.src-maxima:before { content: 'Maxima'; }
  pre.src-perl:before { content: 'Perl'; }
  pre.src-picolisp:before { content: 'Pico Lisp'; }
  pre.src-scala:before { content: 'Scala'; }
  pre.src-shell:before { content: 'Shell Script'; }
  pre.src-ebnf2ps:before { content: 'ebfn2ps'; }
  /* additional language identifiers per "defun org-babel-execute"
       in ob-*.el */
  pre.src-cpp:before  { content: 'C++'; }
  pre.src-abc:before  { content: 'ABC'; }
  pre.src-coq:before  { content: 'Coq'; }
  pre.src-groovy:before  { content: 'Groovy'; }
  /* additional language identifiers from org-babel-shell-names in
     ob-shell.el: ob-shell is the only babel language using a lambda to put
     the execution function name together. */
  pre.src-bash:before  { content: 'bash'; }
  pre.src-csh:before  { content: 'csh'; }
  pre.src-ash:before  { content: 'ash'; }
  pre.src-dash:before  { content: 'dash'; }
  pre.src-ksh:before  { content: 'ksh'; }
  pre.src-mksh:before  { content: 'mksh'; }
  pre.src-posh:before  { content: 'posh'; }
  /* Additional Emacs modes also supported by the LaTeX listings package */
  pre.src-ada:before { content: 'Ada'; }
  pre.src-asm:before { content: 'Assembler'; }
  pre.src-caml:before { content: 'Caml'; }
  pre.src-delphi:before { content: 'Delphi'; }
  pre.src-html:before { content: 'HTML'; }
  pre.src-idl:before { content: 'IDL'; }
  pre.src-mercury:before { content: 'Mercury'; }
  pre.src-metapost:before { content: 'MetaPost'; }
  pre.src-modula-2:before { content: 'Modula-2'; }
  pre.src-pascal:before { content: 'Pascal'; }
  pre.src-ps:before { content: 'PostScript'; }
  pre.src-prolog:before { content: 'Prolog'; }
  pre.src-simula:before { content: 'Simula'; }
  pre.src-tcl:before { content: 'tcl'; }
  pre.src-tex:before { content: 'TeX'; }
  pre.src-plain-tex:before { content: 'Plain TeX'; }
  pre.src-verilog:before { content: 'Verilog'; }
  pre.src-vhdl:before { content: 'VHDL'; }
  pre.src-xml:before { content: 'XML'; }
  pre.src-nxml:before { content: 'XML'; }
  /* add a generic configuration mode; LaTeX export needs an additional
     (add-to-list 'org-latex-listings-langs '(conf " ")) in .emacs */
  pre.src-conf:before { content: 'Configuration File'; }

  table { border-collapse:collapse; }
  caption.t-above { caption-side: top; }
  caption.t-bottom { caption-side: bottom; }
  td, th { vertical-align:top;  }
  th.org-right  { text-align: center;  }
  th.org-left   { text-align: center;   }
  th.org-center { text-align: center; }
  td.org-right  { text-align: right;  }
  td.org-left   { text-align: left;   }
  td.org-center { text-align: center; }
  dt { font-weight: bold; }
  .footpara { display: inline; }
  .footdef  { margin-bottom: 1em; }
  .figure { padding: 1em; }
  .figure p { text-align: center; }
  .equation-container {
    display: table;
    text-align: center;
    width: 100%;
  }
  .equation {
    vertical-align: middle;
  }
  .equation-label {
    display: table-cell;
    text-align: right;
    vertical-align: middle;
  }
  .inlinetask {
    padding: 10px;
    border: 2px solid gray;
    margin: 10px;
    background: #ffffcc;
  }
  #org-div-home-and-up
   { text-align: right; font-size: 70%; white-space: nowrap; }
  textarea { overflow-x: auto; }
  .linenr { font-size: smaller }
  .code-highlighted { background-color: #ffff00; }
  .org-info-js_info-navigation { border-style: none; }
  #org-info-js_console-label
    { font-size: 10px; font-weight: bold; white-space: nowrap; }
  .org-info-js_search-highlight
    { background-color: #ffff00; color: #000000; font-weight: bold; }
  .org-svg { width: 90%; }
</style>
<link rel="stylesheet" type="text/css" href="../../worg.css"/>
<script type="text/x-mathjax-config">
    MathJax.Hub.Config({
        displayAlign: "center",
        displayIndent: "0em",

        "HTML-CSS": { scale: 100,
                        linebreaks: { automatic: "false" },
                        webFont: "TeX"
                       },
        SVG: {scale: 100,
              linebreaks: { automatic: "false" },
              font: "TeX"},
        NativeMML: {scale: 100},
        TeX: { equationNumbers: {autoNumber: "AMS"},
               MultLineWidth: "85%",
               TagSide: "right",
               TagIndent: ".8em"
             }
});
</script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.0/MathJax.js?config=TeX-AMS_HTML"></script>
</head>
<body>
<div id="content" class="content">
<h1 class="title">COA Module 3</h1>
<div id="table-of-contents" role="doc-toc">
<h2>Table of Contents</h2>
<div id="text-table-of-contents" role="doc-toc">
<ul>
<li><a href="#orgc1a1842">1. Control Units</a>
<ul>
<li><a href="#org0716894">1.1. Hardwired Control Unit Design Methods</a>
<ul>
<li><a href="#org248b22b">1.1.1. State Table Method</a></li>
<li><a href="#org4465c5a">1.1.2. Delay Element Method</a></li>
<li><a href="#org5ef30cf">1.1.3. Sequence Counter Method</a></li>
<li><a href="#org6be5843">1.1.4. PLA Method</a></li>
</ul>
</li>
<li><a href="#org734cba7">1.2. Soft Wired Unit Design Methods</a></li>
</ul>
</li>
<li><a href="#orgfeca2a1">2. Nano Programming</a></li>
<li><a href="#org740ea20">3. Flynn's Classification</a>
<ul>
<li><a href="#orge1285ed">3.1. Single Instruction Single Data (SISD)</a></li>
<li><a href="#orga0a984d">3.2. Single Instruction Multiple Data (SIMD)</a></li>
<li><a href="#org1ff18c7">3.3. Multiple Instruction Single Data (MISD)</a></li>
<li><a href="#org1be0f69">3.4. Multiple Instruction Multiple Data (MIMD)</a></li>
</ul>
</li>
<li><a href="#org5f8e61b">4. Instruction Pipeline</a>
<ul>
<li><a href="#orga65b585">4.1. Unpipelined approach</a></li>
</ul>
</li>
<li><a href="#org4f6ed3e">5. Pipeline Hazards</a>
<ul>
<li>
<ul>
<li><a href="#org16eaceb">5.0.1. Structural Hazards (Resource Conflicts)</a></li>
<li><a href="#orgc5f8d03">5.0.2. Data Hazards (Data Dependency Conflicts)</a></li>
<li><a href="#org503a084">5.0.3. Branch Difficulties (Control Hazards)</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
</div>
<div id="outline-container-orgc1a1842" class="outline-2">
<h2 id="orgc1a1842"><span class="section-number-2">1.</span> Control Units</h2>
<div class="outline-text-2" id="text-1">
</div>
<div id="outline-container-org0716894" class="outline-3">
<h3 id="org0716894"><span class="section-number-3">1.1.</span> Hardwired Control Unit Design Methods</h3>
<div class="outline-text-3" id="text-1-1">
<ul class="org-ul">
<li>Combinational logic ciruits</li>
<li>Generate a set of fixed sequences of control signals</li>
<li>Advantages
<ul class="org-ul">
<li>Higher speed of operation</li>
<li>Smaller space req on silicon wafer i.e. IC</li>
</ul></li>
<li>Disadvantages
<ul class="org-ul">
<li>Modification to the design are difficult</li>
</ul></li>
<li>Use in <a href="https://en.wikipedia.org/wiki/Reduced_instruction_set_computer">RISC Designs</a></li>
<li>Methods to implement hardwired control unit:
<ol class="org-ol">
<li><a href="#org248b22b">State Table Method</a></li>
<li><a href="#org4465c5a">Delay Element Method</a></li>
<li><a href="#org5ef30cf">Sequence Counter Method</a></li>
<li><a href="#org6be5843">PLA Method</a></li>
</ol></li>
</ul>
</div>
<div id="outline-container-org248b22b" class="outline-4">
<h4 id="org248b22b"><span class="section-number-4">1.1.1.</span> State Table Method</h4>
<div class="outline-text-4" id="text-1-1-1">
<ul class="org-ul">
<li>State table is combine to form a instruction</li>
<li>All instruction are considered as inputs</li>
<li>Each State with a set of microinstructions to be issued</li>
</ul>
</div>
</div>
<div id="outline-container-org4465c5a" class="outline-4">
<h4 id="org4465c5a"><span class="section-number-4">1.1.2.</span> Delay Element Method</h4>
<div class="outline-text-4" id="text-1-1-2">
<ul class="org-ul">
<li>Implemented using delay element i.e. D-flipflops</li>
<li>A flipflop give output logic '1' after specific event (t-state)
and output is used to generate control signals.</li>
</ul>
</div>
</div>
<div id="outline-container-org5ef30cf" class="outline-4">
<h4 id="org5ef30cf"><span class="section-number-4">1.1.3.</span> Sequence Counter Method</h4>
<div class="outline-text-4" id="text-1-1-3">
<ul class="org-ul">
<li>Counter keeps on incrementing and generating diff counts.</li>
<li>Counts are decoded using decoder</li>
<li>And the output is used as control signals</li>
</ul>
</div>
</div>
<div id="outline-container-org6be5843" class="outline-4">
<h4 id="org6be5843"><span class="section-number-4">1.1.4.</span> PLA Method</h4>
<div class="outline-text-4" id="text-1-1-4">
<ul class="org-ul">
<li>Programmable Logic Array</li>
<li>PLA is an array of AND gates as input and the OR gates as output.</li>
</ul>
</div>
</div>
</div>
<div id="outline-container-org734cba7" class="outline-3">
<h3 id="org734cba7"><span class="section-number-3">1.2.</span> Soft Wired Unit Design Methods</h3>
<div class="outline-text-3" id="text-1-2">
<ul class="org-ul">
<li>Micro programmed control unit generates control signals
based on microinstructions stored in control memory.</li>
<li>Each instruction loads the control signals in control register.</li>
<li>These control signals are given to microinstructions register,
decoded and then given to the individual components.</li>
</ul>
</div>
</div>
</div>
<div id="outline-container-orgfeca2a1" class="outline-2">
<h2 id="orgfeca2a1"><span class="section-number-2">2.</span> Nano Programming</h2>
<div class="outline-text-2" id="text-2">

<div id="org5074979" class="figure">
<p><img src="../../img/1649924110.jpg" alt="1649924110.jpg" />
</p>
</div>
<ul class="org-ul">
<li>Microprogram memory contains pointers to the actual microinstructions.</li>
<li>Microinstructions register points to the nanoinstruction memory.</li>
<li>Nanoinstruction memory contains actual mico-instruction.</li>
</ul>
</div>
</div>
<div id="outline-container-org740ea20" class="outline-2">
<h2 id="org740ea20"><span class="section-number-2">3.</span> Flynn's Classification</h2>
<div class="outline-text-2" id="text-3">
<ul class="org-ul">
<li>Classification based on no. of Instruction Streams (IS)
and Data Streams (DS) in the system.</li>
<li>Parallel processing intro four categories:
<ol class="org-ol">
<li><a href="#orge1285ed">Single Instruction Single Data (SISD)</a></li>
<li><a href="#orga0a984d">Single Instruction Multiple Data (SIMD)</a></li>
<li><a href="#org1ff18c7">Multiple Instruction Single Data (MISD)</a></li>
<li><a href="#org1be0f69">Multiple Instruction Multiple Data (MIMD)</a></li>
</ol></li>
</ul>
</div>
<div id="outline-container-orge1285ed" class="outline-3">
<h3 id="orge1285ed"><span class="section-number-3">3.1.</span> Single Instruction Single Data (SISD)</h3>
<div class="outline-text-3" id="text-3-1">
<ul class="org-ul">
<li>Single processor that executes one instruction
at a time on single data stored in the memory.</li>
</ul>
</div>
</div>
<div id="outline-container-orga0a984d" class="outline-3">
<h3 id="orga0a984d"><span class="section-number-3">3.2.</span> Single Instruction Multiple Data (SIMD)</h3>
<div class="outline-text-3" id="text-3-2">
<ul class="org-ul">
<li>Same instruction is given to multiple
processing elements, but diff data.</li>
</ul>
</div>
</div>
<div id="outline-container-org1ff18c7" class="outline-3">
<h3 id="org1ff18c7"><span class="section-number-3">3.3.</span> Multiple Instruction Single Data (MISD)</h3>
<div class="outline-text-3" id="text-3-3">
<ul class="org-ul">
<li>Multiple Instruction streams and hence multiple
control units to decode these instructions.</li>
<li>Each control unit takes a diff instruction from
the diff memory module in the same memory.</li>
</ul>
</div>
</div>
<div id="outline-container-org1be0f69" class="outline-3">
<h3 id="org1be0f69"><span class="section-number-3">3.4.</span> Multiple Instruction Multiple Data (MIMD)</h3>
<div class="outline-text-3" id="text-3-4">
<ul class="org-ul">
<li>Each processing element is having a diff set</li>
<li>of data and diff instruction.</li>
</ul>
</div>
</div>
</div>
<div id="outline-container-org5f8e61b" class="outline-2">
<h2 id="org5f8e61b"><span class="section-number-2">4.</span> Instruction Pipeline</h2>
<div class="outline-text-2" id="text-4">
<ul class="org-ul">
<li>Technique for overlapping the execution of several instructions to reduce
the execution time of a set of instructions.</li>
<li>Latency: The amount of time that a single operation takes to execute.</li>
<li>Throughput: The rate at which operations get executed.
In a non-pipelined processor,
\[Throughout=1/latency\]
In a pipelined processor,
\[Throughout>1/latency\]</li>
<li>Advantages
<ul class="org-ul">
<li>Rate at which instruction executes is increased</li>
</ul></li>
</ul>
</div>
<div id="outline-container-orga65b585" class="outline-3">
<h3 id="orga65b585"><span class="section-number-3">4.1.</span> Unpipelined approach</h3>
<div class="outline-text-3" id="text-4-1">
<ul class="org-ul">
<li>Processor fetches an instruction from memory.</li>
<li>Decodes it to determine what the instruction was.</li>
<li>Read inputs from register files and perfrom operation on them given by instruction.</li>
<li>Writes result back in register files.</li>
<li>(Instruction fetch, instruction decode, register read, instruction execution and register write-back)</li>
<li>Disadvantages
<ul class="org-ul">
<li>Most of hardware is idle waiting for others to complete their task.</li>
</ul></li>
</ul>
</div>
</div>
</div>
<div id="outline-container-org4f6ed3e" class="outline-2">
<h2 id="org4f6ed3e"><span class="section-number-2">5.</span> Pipeline Hazards</h2>
<div class="outline-text-2" id="text-5">
<ul class="org-ul">
<li>Pipelining increase processor performance  by incres. instruction</li>
<li>Several instructions are overlapped resulting the rate at which
instruction executes.</li>
<li>Type of conflicts
<ol class="org-ol">
<li><a href="#org16eaceb">Structural Hazards (Resource Conflicts)</a></li>
<li><a href="#orgc5f8d03">Data Hazards (Data Dependency Conflicts)</a></li>
<li><a href="#org503a084">Branch Difficulties (Control Hazards)</a></li>
</ol></li>
</ul>
</div>
<div id="outline-container-org16eaceb" class="outline-4">
<h4 id="org16eaceb"><span class="section-number-4">5.0.1.</span> Structural Hazards (Resource Conflicts)</h4>
<div class="outline-text-4" id="text-5-0-1">
<ul class="org-ul">
<li>Caused by access to memory by two instructions at the same time.</li>
<li>Can be resolved by using separate instruction and data memories.</li>
<li>Occurs when processor's hardware is not capable of execu all the instruction in the pipeline simultaneously.</li>
</ul>
</div>
</div>
<div id="outline-container-orgc5f8d03" class="outline-4">
<h4 id="orgc5f8d03"><span class="section-number-4">5.0.2.</span> Data Hazards (Data Dependency Conflicts)</h4>
<div class="outline-text-4" id="text-5-0-2">
<ul class="org-ul">
<li>Caused when an instruction depends on the result of a prev instruction,
but this result is not yet avail.</li>
</ul>
</div>
</div>
<div id="outline-container-org503a084" class="outline-4">
<h4 id="org503a084"><span class="section-number-4">5.0.3.</span> Branch Difficulties (Control Hazards)</h4>
<div class="outline-text-4" id="text-5-0-3">
<ul class="org-ul">
<li>To Be Edited.</li>
</ul>
</div>
</div>
</div>
</div>
<div id="postamble" class="status">
<p class="author">Author: Aryan Pandey</p>
<p class="date">Created: 2022-04-14 Thu 13:47</p>
<p class="validation"><a href="https://validator.w3.org/check?uri=referer">Validate</a></p>
</div>
</body>
</html>
