{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725991812704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725991812704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 13:10:12 2024 " "Processing started: Tue Sep 10 13:10:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725991812704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991812704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopBrain -c TopBrain " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopBrain -c TopBrain" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991812704 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725991812792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725991812792 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LEDSIGN ledsign TopBrain.v(9) " "Verilog HDL Declaration information at TopBrain.v(9): object \"LEDSIGN\" differs only in case from object \"ledsign\" in the same scope" {  } { { "TopBrain.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1725991816620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopBrain.v 1 1 " "Found 1 design units, including 1 entities, in source file TopBrain.v" { { "Info" "ISGN_ENTITY_NAME" "1 TopBrain " "Found entity 1: TopBrain" {  } { { "TopBrain.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare.v 1 1 " "Found 1 design units, including 1 entities, in source file compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARE " "Found entity 1: COMPARE" {  } { { "compare.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ContadorConEcho.v 1 1 " "Found 1 design units, including 1 entities, in source file ContadorConEcho.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorConEcho " "Found entity 1: ContadorConEcho" {  } { { "ContadorConEcho.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConEcho.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpu6050.v 1 1 " "Found 1 design units, including 1 entities, in source file mpu6050.v" { { "Info" "ISGN_ENTITY_NAME" "1 MPU6050 " "Found entity 1: MPU6050" {  } { { "mpu6050.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/mpu6050.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btnAntirebote.v 1 1 " "Found 1 design units, including 1 entities, in source file btnAntirebote.v" { { "Info" "ISGN_ENTITY_NAME" "1 btnAntirebote " "Found entity 1: btnAntirebote" {  } { { "btnAntirebote.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/btnAntirebote.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2cmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file i2cmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2CMASTER " "Found entity 1: I2CMASTER" {  } { { "i2cmaster.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/i2cmaster.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.v 1 1 " "Found 1 design units, including 1 entities, in source file FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 tamagotchi_fsm " "Found entity 1: tamagotchi_fsm" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816623 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Salida.v(19) " "Verilog HDL information at Salida.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "Salida.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/Salida.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725991816623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Salida.v 1 1 " "Found 1 design units, including 1 entities, in source file Salida.v" { { "Info" "ISGN_ENTITY_NAME" "1 Salida " "Found entity 1: Salida" {  } { { "Salida.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/Salida.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo_mpu6050.v 1 1 " "Found 1 design units, including 1 entities, in source file demo_mpu6050.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMO_MPU6050 " "Found entity 1: DEMO_MPU6050" {  } { { "demo_mpu6050.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/demo_mpu6050.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topBtn.v 1 1 " "Found 1 design units, including 1 entities, in source file topBtn.v" { { "Info" "ISGN_ENTITY_NAME" "1 topBtn " "Found entity 1: topBtn" {  } { { "topBtn.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/topBtn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ContadorConTrigger.v 1 1 " "Found 1 design units, including 1 entities, in source file ContadorConTrigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorConTrigger " "Found entity 1: ContadorConTrigger" {  } { { "ContadorConTrigger.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ContadorConTrigger.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btnRT.v 1 1 " "Found 1 design units, including 1 entities, in source file btnRT.v" { { "Info" "ISGN_ENTITY_NAME" "1 btnRT " "Found entity 1: btnRT" {  } { { "btnRT.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/btnRT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816624 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bucleEspera.v(177) " "Verilog HDL information at bucleEspera.v(177): always construct contains both blocking and non-blocking assignments" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 177 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725991816625 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bucleEspera.v(207) " "Verilog HDL information at bucleEspera.v(207): always construct contains both blocking and non-blocking assignments" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 207 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1725991816625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bucleEspera.v 1 1 " "Found 1 design units, including 1 entities, in source file bucleEspera.v" { { "Info" "ISGN_ENTITY_NAME" "1 bucleEspera " "Found entity 1: bucleEspera" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlLed.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlLed.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlLed " "Found entity 1: ControlLed" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ControlLed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725991816625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816625 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopBrain " "Elaborating entity \"TopBrain\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725991816650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "topBtn topBtn:U_topBtn " "Elaborating entity \"topBtn\" for hierarchy \"topBtn:U_topBtn\"" {  } { { "TopBrain.v" "U_topBtn" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btnAntirebote topBtn:U_topBtn\|btnAntirebote:B_heal " "Elaborating entity \"btnAntirebote\" for hierarchy \"topBtn:U_topBtn\|btnAntirebote:B_heal\"" {  } { { "topBtn.v" "B_heal" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/topBtn.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 btnAntirebote.v(31) " "Verilog HDL assignment warning at btnAntirebote.v(31): truncated value with size 32 to match size of target (16)" {  } { { "btnAntirebote.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/btnAntirebote.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816654 "|TopBrain|topBtn:U_topBtn|btnAntirebote:B_heal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btnRT topBtn:U_topBtn\|btnRT:B_rst " "Elaborating entity \"btnRT\" for hierarchy \"topBtn:U_topBtn\|btnRT:B_rst\"" {  } { { "topBtn.v" "B_rst" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/topBtn.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816654 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 btnRT.v(19) " "Verilog HDL assignment warning at btnRT.v(19): truncated value with size 32 to match size of target (12)" {  } { { "btnRT.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/btnRT.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816655 "|TopBrain|topBtn:U_topBtn|btnRT:B_rst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:U_top " "Elaborating entity \"top\" for hierarchy \"top:U_top\"" {  } { { "TopBrain.v" "U_top" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorConTrigger top:U_top\|ContadorConTrigger:U_trigger " "Elaborating entity \"ContadorConTrigger\" for hierarchy \"top:U_top\|ContadorConTrigger:U_trigger\"" {  } { { "top.v" "U_trigger" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorConEcho top:U_top\|ContadorConEcho:U_echo " "Elaborating entity \"ContadorConEcho\" for hierarchy \"top:U_top\|ContadorConEcho:U_echo\"" {  } { { "top.v" "U_echo" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlLed top:U_top\|ControlLed:U_led " "Elaborating entity \"ControlLed\" for hierarchy \"top:U_top\|ControlLed:U_led\"" {  } { { "top.v" "U_led" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816656 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "echo_duration ControlLed.v(18) " "Verilog HDL Always Construct warning at ControlLed.v(18): variable \"echo_duration\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ControlLed.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725991816657 "|TopBrain|top:U_top|ControlLed:U_led"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "echo_duration ControlLed.v(22) " "Verilog HDL Always Construct warning at ControlLed.v(22): variable \"echo_duration\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ControlLed.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1725991816657 "|TopBrain|top:U_top|ControlLed:U_led"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux ControlLed.v(17) " "Verilog HDL Always Construct warning at ControlLed.v(17): inferring latch(es) for variable \"aux\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ControlLed.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1725991816657 "|TopBrain|top:U_top|ControlLed:U_led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux ControlLed.v(17) " "Inferred latch for \"aux\" at ControlLed.v(17)" {  } { { "ControlLed.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/ControlLed.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991816657 "|TopBrain|top:U_top|ControlLed:U_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Salida top:U_top\|Salida:U_salida " "Elaborating entity \"Salida\" for hierarchy \"top:U_top\|Salida:U_salida\"" {  } { { "top.v" "U_salida" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEMO_MPU6050 DEMO_MPU6050:U_DEMO_MPU6050 " "Elaborating entity \"DEMO_MPU6050\" for hierarchy \"DEMO_MPU6050:U_DEMO_MPU6050\"" {  } { { "TopBrain.v" "U_DEMO_MPU6050" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816657 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 demo_mpu6050.v(102) " "Verilog HDL assignment warning at demo_mpu6050.v(102): truncated value with size 32 to match size of target (8)" {  } { { "demo_mpu6050.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/demo_mpu6050.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816658 "|TopBrain|DEMO_MPU6050:U_DEMO_MPU6050"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPU6050 DEMO_MPU6050:U_DEMO_MPU6050\|MPU6050:I_MPU6050_0 " "Elaborating entity \"MPU6050\" for hierarchy \"DEMO_MPU6050:U_DEMO_MPU6050\|MPU6050:I_MPU6050_0\"" {  } { { "demo_mpu6050.v" "I_MPU6050_0" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/demo_mpu6050.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 mpu6050.v(115) " "Verilog HDL assignment warning at mpu6050.v(115): truncated value with size 32 to match size of target (4)" {  } { { "mpu6050.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/mpu6050.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816658 "|TopBrain|DEMO_MPU6050:U_DEMO_MPU6050|MPU6050:I_MPU6050_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CMASTER DEMO_MPU6050:U_DEMO_MPU6050\|I2CMASTER:I_I2CMASTER_0 " "Elaborating entity \"I2CMASTER\" for hierarchy \"DEMO_MPU6050:U_DEMO_MPU6050\|I2CMASTER:I_I2CMASTER_0\"" {  } { { "demo_mpu6050.v" "I_I2CMASTER_0" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/demo_mpu6050.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816658 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i2cmaster.v(54) " "Verilog HDL assignment warning at i2cmaster.v(54): truncated value with size 32 to match size of target (4)" {  } { { "i2cmaster.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/i2cmaster.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816659 "|TopBrain|DEMO_MPU6050:U_DEMO_MPU6050|I2CMASTER:I_I2CMASTER_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARE DEMO_MPU6050:U_DEMO_MPU6050\|COMPARE:I_COMPARE_0 " "Elaborating entity \"COMPARE\" for hierarchy \"DEMO_MPU6050:U_DEMO_MPU6050\|COMPARE:I_COMPARE_0\"" {  } { { "demo_mpu6050.v" "I_COMPARE_0" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/demo_mpu6050.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tamagotchi_fsm tamagotchi_fsm:U_tamagotchi_fsm " "Elaborating entity \"tamagotchi_fsm\" for hierarchy \"tamagotchi_fsm:U_tamagotchi_fsm\"" {  } { { "TopBrain.v" "U_tamagotchi_fsm" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816660 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_salud FSM.v(23) " "Verilog HDL or VHDL warning at FSM.v(23): object \"timer_salud\" assigned a value but never read" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725991816660 "|TopBrain|tamagotchi_fsm:U_tamagotchi_fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_energia FSM.v(23) " "Verilog HDL or VHDL warning at FSM.v(23): object \"timer_energia\" assigned a value but never read" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725991816660 "|TopBrain|tamagotchi_fsm:U_tamagotchi_fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_hambre FSM.v(23) " "Verilog HDL or VHDL warning at FSM.v(23): object \"timer_hambre\" assigned a value but never read" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725991816660 "|TopBrain|tamagotchi_fsm:U_tamagotchi_fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "timer_diversion FSM.v(23) " "Verilog HDL or VHDL warning at FSM.v(23): object \"timer_diversion\" assigned a value but never read" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725991816660 "|TopBrain|tamagotchi_fsm:U_tamagotchi_fsm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn_press_count FSM.v(24) " "Verilog HDL or VHDL warning at FSM.v(24): object \"btn_press_count\" assigned a value but never read" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725991816660 "|TopBrain|tamagotchi_fsm:U_tamagotchi_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 FSM.v(61) " "Verilog HDL assignment warning at FSM.v(61): truncated value with size 32 to match size of target (23)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816661 "|TopBrain|tamagotchi_fsm:U_tamagotchi_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(163) " "Verilog HDL assignment warning at FSM.v(163): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816661 "|TopBrain|tamagotchi_fsm:U_tamagotchi_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(169) " "Verilog HDL assignment warning at FSM.v(169): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816661 "|TopBrain|tamagotchi_fsm:U_tamagotchi_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(187) " "Verilog HDL assignment warning at FSM.v(187): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816661 "|TopBrain|tamagotchi_fsm:U_tamagotchi_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(193) " "Verilog HDL assignment warning at FSM.v(193): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816661 "|TopBrain|tamagotchi_fsm:U_tamagotchi_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(199) " "Verilog HDL assignment warning at FSM.v(199): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816661 "|TopBrain|tamagotchi_fsm:U_tamagotchi_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(205) " "Verilog HDL assignment warning at FSM.v(205): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/FSM.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816662 "|TopBrain|tamagotchi_fsm:U_tamagotchi_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bucleEspera bucleEspera:U_bucleEspera " "Elaborating entity \"bucleEspera\" for hierarchy \"bucleEspera:U_bucleEspera\"" {  } { { "TopBrain.v" "U_bucleEspera" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991816669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 bucleEspera.v(157) " "Verilog HDL assignment warning at bucleEspera.v(157): truncated value with size 32 to match size of target (17)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bucleEspera.v(246) " "Verilog HDL assignment warning at bucleEspera.v(246): truncated value with size 32 to match size of target (3)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 bucleEspera.v(325) " "Verilog HDL assignment warning at bucleEspera.v(325): truncated value with size 32 to match size of target (7)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bucleEspera.v(329) " "Verilog HDL assignment warning at bucleEspera.v(329): truncated value with size 32 to match size of target (4)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bucleEspera.v(331) " "Verilog HDL assignment warning at bucleEspera.v(331): truncated value with size 32 to match size of target (4)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bucleEspera.v(267) " "Verilog HDL Case Statement information at bucleEspera.v(267): all case item expressions in this case statement are onehot" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 267 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bucleEspera.v(350) " "Verilog HDL assignment warning at bucleEspera.v(350): truncated value with size 32 to match size of target (8)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 bucleEspera.v(354) " "Verilog HDL assignment warning at bucleEspera.v(354): truncated value with size 32 to match size of target (8)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bucleEspera.v(365) " "Verilog HDL assignment warning at bucleEspera.v(365): truncated value with size 32 to match size of target (1)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bucleEspera.v(371) " "Verilog HDL assignment warning at bucleEspera.v(371): truncated value with size 32 to match size of target (4)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bucleEspera.v(346) " "Verilog HDL Case Statement information at bucleEspera.v(346): all case item expressions in this case statement are onehot" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 346 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 bucleEspera.v(384) " "Verilog HDL assignment warning at bucleEspera.v(384): truncated value with size 32 to match size of target (5)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bucleEspera.v(395) " "Verilog HDL assignment warning at bucleEspera.v(395): truncated value with size 32 to match size of target (1)" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.data_a 0 bucleEspera.v(92) " "Net \"config_memory.data_a\" at bucleEspera.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.waddr_a 0 bucleEspera.v(92) " "Net \"config_memory.waddr_a\" at bucleEspera.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.data_a 0 bucleEspera.v(93) " "Net \"cgram_addrs.data_a\" at bucleEspera.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.waddr_a 0 bucleEspera.v(93) " "Net \"cgram_addrs.waddr_a\" at bucleEspera.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "config_memory.we_a 0 bucleEspera.v(92) " "Net \"config_memory.we_a\" at bucleEspera.v(92) has no driver or initial value, using a default initial value '0'" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cgram_addrs.we_a 0 bucleEspera.v(93) " "Net \"cgram_addrs.we_a\" at bucleEspera.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "bucleEspera.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1725991816685 "|TopBrain|bucleEspera:U_bucleEspera"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bucleEspera:U_bucleEspera\|cgram_addrs " "RAM logic \"bucleEspera:U_bucleEspera\|cgram_addrs\" is uninferred due to inappropriate RAM size" {  } { { "bucleEspera.v" "cgram_addrs" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 93 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1725991817251 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "bucleEspera:U_bucleEspera\|config_memory " "RAM logic \"bucleEspera:U_bucleEspera\|config_memory\" is uninferred due to inappropriate RAM size" {  } { { "bucleEspera.v" "config_memory" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v" 92 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1725991817251 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1725991817251 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4 3 /home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/db/TopBrain.ram0_bucleEspera_bd9a9426.hdl.mif " "Memory depth (4) in the design file differs from memory depth (3) in the Memory Initialization File \"/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/db/TopBrain.ram0_bucleEspera_bd9a9426.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1725991817251 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "compare.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/compare.v" 8 -1 0 } } { "compare.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/compare.v" 10 -1 0 } } { "mpu6050.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/mpu6050.v" 48 -1 0 } } { "i2cmaster.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/i2cmaster.v" 20 -1 0 } } { "i2cmaster.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/i2cmaster.v" 17 -1 0 } } { "i2cmaster.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/i2cmaster.v" 50 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1725991817635 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1725991817635 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "TopBrain.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725991817854 "|TopBrain|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "an GND " "Pin \"an\" is stuck at GND" {  } { { "TopBrain.v" "" { Text "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725991817854 "|TopBrain|an"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725991817854 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725991817918 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725991819168 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.map.smsg " "Generated suppressed messages file /home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991819215 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725991819277 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725991819277 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "942 " "Implemented 942 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725991819359 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725991819359 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1725991819359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "910 " "Implemented 910 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725991819359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725991819359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "449 " "Peak virtual memory: 449 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725991819370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 13:10:19 2024 " "Processing ended: Tue Sep 10 13:10:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725991819370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725991819370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725991819370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725991819370 ""}
