$date
	Wed Apr 11 20:43:53 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var wire 1 " B $end
$var wire 1 # A $end
$scope module Nor_1 $end
$var wire 1 " B $end
$var wire 1 # A $end
$var reg 1 ! Q $end
$var real 1 $ Capacitance $end
$var integer 32 % Counter [31:0] $end
$var real 1 & Power $end
$var integer 32 ' Voltage [31:0] $end
$upscope $end
$scope module Tester_1 $end
$var reg 1 # A $end
$var reg 1 " B $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 '
r0 &
b0 %
r5e-011 $
0#
0"
x!
$end
#30000
1"
#60000
r5e-009 &
b1 %
0"
1#
1!
#90000
1"
#120000
r1e-008 &
b10 %
0!
