static int F_1 ( struct V_1 * V_2 , struct V_3 V_4 )\r\n{\r\nstruct V_5 * V_6 = & V_2 -> V_7 -> V_8 ;\r\nT_1 V_9 ;\r\nT_2 V_10 ;\r\nenum V_11 V_12 ;\r\nif ( ! F_2 ( V_4 ) ) {\r\nif ( V_4 . V_13 )\r\nV_6 -> V_14 = V_15 ;\r\nreturn 0 ;\r\n}\r\nif ( ! F_3 ( V_4 . V_16 , V_17 , V_17 / 2 ) )\r\ngoto V_18;\r\nV_19:\r\nF_4 ( 2 , L_1 ,\r\nV_6 -> V_14 , F_5 ( V_4 . V_16 ) , F_6 ( V_4 . V_20 ) ) ;\r\nif ( ! F_3 ( V_4 . V_16 , V_17 , V_17 / 2 ) )\r\nreturn 0 ;\r\nswitch ( V_6 -> V_14 ) {\r\ncase V_15 :\r\nif ( ! V_4 . V_20 )\r\nbreak;\r\nV_6 -> V_14 = V_21 ;\r\nV_6 -> V_22 = 1 ;\r\nF_7 ( & V_4 , V_23 ) ;\r\ngoto V_19;\r\ncase V_21 :\r\nif ( ! V_4 . V_20 && F_3 ( V_4 . V_16 , V_24 , V_17 / 2 ) ) {\r\nV_6 -> V_14 = V_25 ;\r\ngoto V_19;\r\n}\r\nif ( ! F_8 ( V_4 . V_16 , V_23 , V_17 / 2 ) )\r\nbreak;\r\nV_6 -> V_26 <<= 1 ;\r\nif ( ! V_4 . V_20 )\r\nV_6 -> V_26 |= 1 ;\r\nV_6 -> V_22 ++ ;\r\nV_6 -> V_14 = V_27 ;\r\nreturn 0 ;\r\ncase V_27 :\r\nif ( ! F_9 ( & V_4 , & V_2 -> V_7 -> V_28 ) )\r\nbreak;\r\nif ( V_6 -> V_22 == V_29 )\r\nV_6 -> V_14 = V_30 ;\r\nelse\r\nV_6 -> V_14 = V_21 ;\r\nF_7 ( & V_4 , V_31 ) ;\r\ngoto V_19;\r\ncase V_30 :\r\nif ( ! V_4 . V_20 && F_3 ( V_4 . V_16 , V_32 , V_17 / 2 ) ) {\r\nV_6 -> V_33 = true ;\r\nF_7 ( & V_4 , V_32 ) ;\r\n} else\r\nV_6 -> V_33 = false ;\r\nV_6 -> V_14 = V_21 ;\r\ngoto V_19;\r\ncase V_25 :\r\nif ( V_4 . V_20 )\r\nbreak;\r\nif ( V_6 -> V_33 && V_6 -> V_22 == V_34 ) {\r\nT_1 V_35 , V_36 , system ;\r\nif ( ! ( V_2 -> V_37 & V_38 ) ) {\r\nV_6 -> V_14 = V_15 ;\r\nreturn 0 ;\r\n}\r\nV_35 = ( V_6 -> V_26 & 0x0003F ) >> 0 ;\r\nV_36 = ( V_6 -> V_26 & 0x00FC0 ) >> 6 ;\r\nsystem = ( V_6 -> V_26 & 0x1F000 ) >> 12 ;\r\nV_9 = ( V_6 -> V_26 & 0x20000 ) ? 1 : 0 ;\r\nV_36 += ( V_6 -> V_26 & 0x01000 ) ? 0 : 0x40 ;\r\nV_10 = system << 16 | V_36 << 8 | V_35 ;\r\nV_12 = V_39 ;\r\n} else if ( ! V_6 -> V_33 && V_6 -> V_22 == V_40 ) {\r\nT_1 V_36 , system ;\r\nif ( ! ( V_2 -> V_37 & V_41 ) ) {\r\nV_6 -> V_14 = V_15 ;\r\nreturn 0 ;\r\n}\r\nV_36 = ( V_6 -> V_26 & 0x0003F ) >> 0 ;\r\nsystem = ( V_6 -> V_26 & 0x007C0 ) >> 6 ;\r\nV_9 = ( V_6 -> V_26 & 0x00800 ) ? 1 : 0 ;\r\nV_36 += ( V_6 -> V_26 & 0x01000 ) ? 0 : 0x40 ;\r\nV_10 = system << 8 | V_36 ;\r\nV_12 = V_42 ;\r\n} else if ( ! V_6 -> V_33 && V_6 -> V_22 == V_43 ) {\r\nT_1 V_36 , system ;\r\nif ( ! ( V_2 -> V_37 & V_44 ) ) {\r\nV_6 -> V_14 = V_15 ;\r\nreturn 0 ;\r\n}\r\nV_36 = ( V_6 -> V_26 & 0x0003F ) >> 0 ;\r\nsystem = ( V_6 -> V_26 & 0x02FC0 ) >> 6 ;\r\nV_9 = ( V_6 -> V_26 & 0x01000 ) ? 1 : 0 ;\r\nV_10 = system << 6 | V_36 ;\r\nV_12 = V_45 ;\r\n} else\r\nbreak;\r\nF_4 ( 1 , L_2 ,\r\nV_10 , V_12 , V_9 ) ;\r\nF_10 ( V_2 , V_12 , V_10 , V_9 ) ;\r\nV_6 -> V_14 = V_15 ;\r\nreturn 0 ;\r\n}\r\nV_18:\r\nF_4 ( 1 , L_3 ,\r\nV_6 -> V_14 , V_6 -> V_22 , F_5 ( V_4 . V_16 ) , F_6 ( V_4 . V_20 ) ) ;\r\nV_6 -> V_14 = V_15 ;\r\nreturn - V_46 ;\r\n}\r\nstatic int T_3 F_11 ( void )\r\n{\r\nF_12 ( & V_47 ) ;\r\nF_13 ( V_48 L_4 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void T_4 F_14 ( void )\r\n{\r\nF_15 ( & V_47 ) ;\r\n}
