/home/ayman/mgc/LeonardoSpectrum/bin/Linux/spectrum -file script.tcl 
-------------------------------------------------
LeonardoSpectrum Level 3 - 2018a.2 (Release Production Release, compiled Nov  1 2018 at 10:14:57)
Copyright 1990-2018 Mentor Graphics.  All rights reserved.
Portions copyright 1991-2018 Compuware Corporation

Checking Security ...
Reading library file `/home/ayman/mgc/LeonardoSpectrum/lib/tsmc035_typ.syn`...
Library version = 3.0 Release : Patch (a) : 09/13/04
Delays assume: Process=typical Temp= 27.0 C  Voltage=3.30 V  
Info: setting encoding to auto
Info, Working Directory is now '/media/sf_CNN_Accelerator/CNN/Leonardo/FinalCNN'
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/standard.vhd for unit standard
-- Loading package standard into library std
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Mux2.vhd into library work
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/std_1164.vhd for unit std_logic_1164
-- Loading package std_logic_1164 into library IEEE
-- Loading entity Mux2 into library work
-- Loading architecture Mux2Arch of Mux2 into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Mux4.vhd into library work
-- Loading entity Mux4 into library work
-- Loading architecture Mux4Arch of Mux4 into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Decoder.vhd into library work
"/media/sf_CNN_Accelerator/Utils/Decoder.vhd",line 3: Warning, math_real is not declared in library IEEE.
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/numeric_std.vhd for unit numeric_std
-- Loading package NUMERIC_STD into library IEEE
-- Loading entity Decoder into library work
-- Loading architecture DecoderArch of Decoder into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/FullAdder.vhd into library work
-- Loading entity FullAdder into library work
-- Loading architecture FullAdderArch of FullAdder into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/NBitAdder.vhd into library work
-- Loading entity NBitAdder into library work
-- Loading architecture NBitAdderArch of NBitAdder into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Reg.vhd into library work
-- Loading entity Reg into library work
-- Loading architecture RegArch of Reg into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Counter2.vhd into library work
-- Loading entity Counter2 into library work
-- Loading architecture Counter2Arch of Counter2 into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Counter.vhd into library work
-- Loading entity Counter into library work
-- Loading architecture CounterArch of Counter into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/TriState.vhd into library work
-- Loading entity Tristate into library work
-- Loading architecture TriStateArch of Tristate into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/ShiftRegister.vhd into library work
-- Loading entity ShiftReg into library work
-- Loading architecture ShiftRegArch of ShiftReg into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/ALUs/BoothStep.vhd into library work
-- Searching for SYNOPSYS package std_logic_unsigned..
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/syn_unsi.vhd for unit std_logic_unsigned
-- Searching for SYNOPSYS package std_logic_arith..
-- Reading file /home/ayman/mgc/LeonardoSpectrum/data/syn_arit.vhd for unit std_logic_arith
-- Loading package std_logic_arith into library IEEE
-- Loading package STD_LOGIC_UNSIGNED into library IEEE
-- Loading entity BoothStep into library work
-- Loading architecture BoothStepArch of BoothStep into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Types.vhd into library work
-- Loading package Types into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/Mux.vhd into library work
-- Loading entity Mux into library work
-- Loading architecture MuxArch of Mux into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/BinaryMux.vhd into library work
-- Loading entity BinaryMux into library work
-- Loading architecture BinaryMuxArch of BinaryMux into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/ALUs/Mul8x16.vhd into library work
-- Loading entity Mul8x16 into library work
-- Loading architecture Mul8x16Arch of Mul8x16 into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/TransitionDetector.vhd into library work
-- Loading entity TransitionDetector into library work
-- Loading architecture TransitionDetectorArch of TransitionDetector into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/RegUnit.vhd into library work
-- Loading entity RegUnit into library work
-- Loading architecture RegUnitArch of RegUnit into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/RegRow.vhd into library work
"/media/sf_CNN_Accelerator/CNN/RegRow.vhd",line 4: Warning, math_real is not declared in library IEEE.
-- Loading entity RegRow into library work
-- Loading architecture RegRowArch of RegRow into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/RegFile.vhd into library work
"/media/sf_CNN_Accelerator/CNN/RegFile.vhd",line 4: Warning, math_real is not declared in library IEEE.
-- Loading entity RegFile into library work
-- Loading architecture RegFileArch of RegFile into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNMuls.vhd into library work
-- Loading entity CNNMuls into library work
-- Loading architecture CNNMulsArch of CNNMuls into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd into library work
-- Loading entity SliceFilterController into library work
"/media/sf_CNN_Accelerator/CNN/ControlUnit/SliceFilterController.vhd",line 45: Info, Enumerated type fsmStateMachine with 7 elements encoded as onehot.
Encodings for fsmStateMachine values
        value    fsmStateMachine[6-0]
=====================================
      idleState  ------1
loadFilterWindowState  -----1-
     shiftState  ----1--
convReadColState  ---1---
       addState  --1----
      saveState  -1-----
       endState  1------

-- Loading architecture SliceFilterControllerArch of SliceFilterController into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/ControlUnit/FilterController.vhd into library work
-- Loading entity FilterController into library work
"/media/sf_CNN_Accelerator/CNN/ControlUnit/FilterController.vhd",line 32: Info, Enumerated type fsmStateMachine with 4 elements encoded as binary.
Encodings for fsmStateMachine values
        value    fsmStateMachine[1-0]
=====================================
      idleState  00
loadConfigState  01
   OneConvState  10
       endState  11

-- Loading architecture FilterControllerArch of FilterController into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/ControlUnit/LayerController.vhd into library work
-- Loading entity LayerController into library work
"/media/sf_CNN_Accelerator/CNN/ControlUnit/LayerController.vhd",line 29: Info, Enumerated type fsmStateMachine with 4 elements encoded as binary.
Encodings for fsmStateMachine values
        value    fsmStateMachine[1-0]
=====================================
      idleState  00
configurationState  01
convloveFilterState  10
       endState  11

-- Loading architecture LayerControllerArch of LayerController into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/ControlUnit/NetworkController.vhd into library work
-- Loading entity NetworkController into library work
"/media/sf_CNN_Accelerator/CNN/ControlUnit/NetworkController.vhd",line 29: Info, Enumerated type fsmStateMachine with 4 elements encoded as binary.
Encodings for fsmStateMachine values
        value    fsmStateMachine[1-0]
=====================================
      idleState  00
configurationState  01
layerExecuteState  10
       endState  11

-- Loading architecture NetworkControllerArch of NetworkController into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/ControlUnit/ControlUnit.vhd into library work
-- Loading entity ControlUnit into library work
-- Loading architecture ControlUnitArch of ControlUnit into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/MultiStepCounter.vhd into library work
-- Loading entity MultiStepCounter into library work
-- Loading architecture MultiStepCounterArch of MultiStepCounter into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/FullSubtractor.vhd into library work
-- Loading entity FullSubtractor into library work
-- Loading architecture Behavioral of FullSubtractor into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/NbitSubtractor.vhd into library work
-- Loading entity NBitSubtractor into library work
-- Loading architecture NBitSubtractorArch of NBitSubtractor into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/Utils/DownCounter.vhd into library work
-- Loading entity DownCounter into library work
-- Loading architecture DownCounterArch of DownCounter into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/Constants.vhd into library work
-- Loading package constants into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/WriteDMA.vhd into library work
-- Loading entity WriteDMA into library work
-- Loading architecture WriteDMAArch of WriteDMA into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/WriteLogic.vhd into library work
-- Loading entity WriteLogic into library work
"/media/sf_CNN_Accelerator/CNN/WriteLogic.vhd",line 62: Info, Enumerated type FSM with 5 elements encoded as onehot.
Encodings for FSM values
        value    FSM[4-0]
=========================
      idleState  ----1
    switchState  ---1-
      initState  --1--
       incState  -1---
     writeState  1----

-- Loading architecture WriteLogicArch of WriteLogic into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/DMA.vhd into library work
-- Loading entity DMA into library work
-- Loading architecture DMAArch of DMA into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/ReadLogic.vhd into library work
-- Loading entity ReadLogic into library work
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 52: Info, Enumerated type FSM with 4 elements encoded as binary.
Encodings for FSM values
        value    FSM[1-0]
=========================
      idleState  00
    switchState  01
  incFetchState  10
     fetchState  11

-- Loading architecture ReadLogicArch of ReadLogic into library work
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 92: Warning, signal zeros is never used.
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 35: Warning, input isFilter is never used.
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/DMAController.vhd into library work
-- Loading entity DMAController into library work
-- Loading architecture DMAControllerArch of DMAController into library work
"/media/sf_CNN_Accelerator/CNN/DMAController.vhd",line 91: Warning, signal readLogicRamAddress is never used.
"/media/sf_CNN_Accelerator/CNN/DMAController.vhd",line 91: Warning, signal readLogicRamAddress is never assigned a value.
"/media/sf_CNN_Accelerator/CNN/DMAController.vhd",line 91: Warning, signal writeLogicRamAddress is never used.
"/media/sf_CNN_Accelerator/CNN/DMAController.vhd",line 91: Warning, signal writeLogicRamAddress is never assigned a value.
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNShifter.vhd into library work
-- Loading entity CNNShifter into library work
-- Loading architecture CNNShifterArch of CNNShifter into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/Adder4Values.vhd into library work
-- Loading entity Adder4Values into library work
-- Loading architecture Adder4ValuesArch of Adder4Values into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/Adder8Values.vhd into library work
-- Loading entity Adder8Values into library work
-- Loading architecture Adder8ValuesArch of Adder8Values into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNAdders.vhd into library work
-- Loading entity CNNAdders into library work
-- Loading architecture CNNAddersArch of CNNAdders into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNCores.vhd into library work
-- Loading entity CNNCores into library work
-- Loading architecture CNNCoresArch of CNNCores into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/OutputBuffer.vhd into library work
-- Loading entity OutputBuffer into library work
-- Loading architecture OutputBufferArch of OutputBuffer into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/Config.vhd into library work
-- Loading entity Config into library work
-- Loading architecture ConfigArch of Config into library work
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNModule.vhd into library work
-- Loading entity CNNModule into library work
-- Loading architecture CNNModuleArch of CNNModule into library work
"/media/sf_CNN_Accelerator/CNN/CNNModule.vhd",line 51: Warning, signal dmaWindowFinish is never used.
"/media/sf_CNN_Accelerator/CNN/CNNModule.vhd",line 51: Warning, signal dmaWindowFinish is never assigned a value.
"/media/sf_CNN_Accelerator/CNN/CNNModule.vhd",line 51: Warning, signal dmaRamFinish is never used.
"/media/sf_CNN_Accelerator/CNN/CNNModule.vhd",line 51: Warning, signal dmaRamFinish is never assigned a value.
"/media/sf_CNN_Accelerator/CNN/CNNModule.vhd",line 55: Warning, signal weightsSize is never used.
"/media/sf_CNN_Accelerator/CNN/CNNModule.vhd",line 55: Warning, signal weightsSize is never assigned a value.
"/media/sf_CNN_Accelerator/CNN/CNNModule.vhd",line 59: Warning, signal writeDoneAll is never used.
"/media/sf_CNN_Accelerator/CNN/CNNModule.vhd",line 60: Warning, signal aluNumberFilter is never used.
"/media/sf_CNN_Accelerator/CNN/CNNModule.vhd",line 70: Warning, signal addToOutputBuffer is never used.
"/media/sf_CNN_Accelerator/CNN/CNNModule.vhd",line 75: Warning, signal Dangling2 is never used.
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/Ram.vhd into library work
-- Loading entity RAM into library work
-- Loading architecture RAMArch of RAM into library work
"/media/sf_CNN_Accelerator/CNN/Ram.vhd",line 14: Warning, input dataIn is never used.
-- Reading vhdl file /media/sf_CNN_Accelerator/CNN/CNNWithRAM.vhd into library work
-- Loading entity CNNWithRAM into library work
-- Loading architecture CNNWithRAMArch of CNNWithRAM into library work
"/media/sf_CNN_Accelerator/CNN/CNNWithRAM.vhd",line 36: Warning, signal MFCWrite2 is never used.
-- Compiling root entity CNNWithRAM(CNNWithRAMArch)
-- Compiling entity CNNModule_8_16_5_5_3_12_13(CNNModuleArch)
-- Compiling entity CNNCores_8_16_5_5_3(CNNCoresArch)
-- Compiling entity RegFile_8_16_5_5_3_3(RegFileArch)
-- Compiling entity Decoder_3(DecoderArch)
-- Compiling entity RegRow_8_16_5_3(RegRowArch)
-- Compiling entity RegUnit_8_16(RegUnitArch)
-- Compiling entity Mux2_16(Mux2Arch)
-- Compiling entity Reg_16(RegArch)
-- Compiling entity Reg_8(RegArch)
-- Compiling entity CNNMuls_25(CNNMulsArch)
-- Compiling entity Mul8x16(Mul8x16Arch)
-- Compiling entity Reg_33(RegArch)
-- Compiling entity BinaryMux_33(BinaryMuxArch)
-- Compiling entity BoothStep(BoothStepArch)
-- Compiling entity NBitAdder_24(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Compiling entity TransitionDetector(TransitionDetectorArch)
-- Compiling entity ShiftReg_3(ShiftRegArch)
-- Compiling entity Reg_1(RegArch)
-- Compiling entity CNNAdders_16(CNNAddersArch)
-- Compiling entity Adder8Values_16(Adder8ValuesArch)
-- Compiling entity Adder4Values_16(Adder4ValuesArch)
-- Compiling entity NBitAdder_16(NBitAdderArch)
-- Compiling entity CNNShifter_16(CNNShifterArch)
"/media/sf_CNN_Accelerator/CNN/CNNModule.vhd",line 50: Warning, decoderRow is not always assigned. Storage may be needed..
-- Compiling entity ControlUnit(ControlUnitArch)
-- Compiling entity NetworkController_2(NetworkControllerArch)
-- Compiling entity Counter_2(CounterArch)
-- Compiling entity Reg_2(RegArch)
-- Compiling entity NBitAdder_2(NBitAdderArch)
-- Compiling entity LayerController_3(LayerControllerArch)
-- Compiling entity Counter_3(CounterArch)
-- Compiling entity Reg_3(RegArch)
-- Compiling entity NBitAdder_3(NBitAdderArch)
-- Compiling entity FilterController_3(FilterControllerArch)
-- Compiling entity SliceFilterController_5(SliceFilterControllerArch)
-- Compiling entity Counter_5(CounterArch)
-- Compiling entity Reg_5(RegArch)
-- Compiling entity NBitAdder_5(NBitAdderArch)
-- Compiling entity NBitAdder_13(NBitAdderArch)
-- Compiling entity DMAController_12_13_8_16_5(DMAControllerArch)
-- Compiling entity Mux2_13(Mux2Arch)
-- Compiling entity Tristate_80(TriStateArch)
-- Compiling entity Tristate_16(TriStateArch)
-- Compiling entity ReadLogic_13_80_false(ReadLogicArch)
-- Compiling entity DMA_13_80(DMAArch)
-- Compiling entity MultiStepCounter_13(MultiStepCounterArch)
-- Compiling entity Reg_13(RegArch)
-- Compiling entity DownCounter_3(DownCounterArch)
-- Compiling entity NBitSubtractor_3(NBitSubtractorArch)
-- Compiling entity FullSubtractor(Behavioral)
-- Compiling entity Mux2_3(Mux2Arch)
"/media/sf_CNN_Accelerator/CNN/DMA.vhd",line 47: Warning, internalFinishedReading is not always assigned. Storage may be needed..
-- Compiling entity Counter2_13(Counter2Arch)
-- Compiling entity Counter2_3(Counter2Arch)
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 310: Info, others clause is never selected for synthesis.
-- Compiling entity ReadLogic_12_40_true(ReadLogicArch)
-- Compiling entity Mux2_12(Mux2Arch)
-- Compiling entity DMA_12_40(DMAArch)
-- Compiling entity MultiStepCounter_12(MultiStepCounterArch)
-- Compiling entity Reg_12(RegArch)
-- Compiling entity NBitAdder_12(NBitAdderArch)
-- Compiling entity Tristate_40(TriStateArch)
"/media/sf_CNN_Accelerator/CNN/DMA.vhd",line 47: Warning, internalFinishedReading is not always assigned. Storage may be needed..
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 310: Info, others clause is never selected for synthesis.
-- Compiling entity WriteLogic_13_16(WriteLogicArch)
-- Compiling entity WriteDMA_13_16(WriteDMAArch)
-- Compiling entity DownCounter_5(DownCounterArch)
-- Compiling entity NBitSubtractor_5(NBitSubtractorArch)
-- Compiling entity Mux2_5(Mux2Arch)
"/media/sf_CNN_Accelerator/CNN/WriteDMA.vhd",line 44: Warning, internalWriteComplete is not always assigned. Storage may be needed..
"/media/sf_CNN_Accelerator/CNN/WriteLogic.vhd",line 243: Info, others clause is never selected for synthesis.
-- Compiling entity OutputBuffer_40_484_16_8_9_6(OutputBufferArch)
-- Compiling entity Decoder_9(DecoderArch)
-- Compiling entity Mux_512(MuxArch)
-- Compiling entity Counter_9(CounterArch)
-- Compiling entity Reg_9(RegArch)
-- Compiling entity NBitAdder_9(NBitAdderArch)
-- Compiling entity Config_40(ConfigArch)
-- Compiling entity RAM_12_8_40(RAMArch)
-- Compiling entity RAM_13_16_80(RAMArch)
-- Compiling root entity CNNWithRAM(CNNWithRAMArch)
-- Compiling entity CNNModule_8_16_5_5_3_12_13(CNNModuleArch)
-- Compiling entity CNNCores_8_16_5_5_3(CNNCoresArch)
-- Compiling entity RegFile_8_16_5_5_3_3(RegFileArch)
-- Compiling entity Decoder_3(DecoderArch)
-- Info, replacing Decoder_3(DecoderArch)
-- Compiling entity RegRow_8_16_5_3(RegRowArch)
-- Compiling entity RegUnit_8_16(RegUnitArch)
-- Compiling entity Mux2_16(Mux2Arch)
-- Info, replacing Mux2_16(Mux2Arch)
-- Compiling entity Reg_16(RegArch)
-- Info, replacing Reg_16(RegArch)
-- Compiling entity Reg_8(RegArch)
-- Info, replacing Reg_8(RegArch)
-- Info, replacing RegUnit_8_16(RegUnitArch)
-- Info, replacing RegRow_8_16_5_3(RegRowArch)
-- Info, replacing RegFile_8_16_5_5_3_3(RegFileArch)
-- Compiling entity CNNMuls_25(CNNMulsArch)
-- Compiling entity Mul8x16(Mul8x16Arch)
-- Compiling entity Reg_33(RegArch)
-- Info, replacing Reg_33(RegArch)
-- Compiling entity BinaryMux_33(BinaryMuxArch)
-- Info, replacing BinaryMux_33(BinaryMuxArch)
-- Compiling entity BoothStep(BoothStepArch)
-- Compiling entity NBitAdder_24(NBitAdderArch)
-- Compiling entity FullAdder(FullAdderArch)
-- Info, replacing FullAdder(FullAdderArch)
-- Info, replacing NBitAdder_24(NBitAdderArch)
-- Info, replacing BoothStep(BoothStepArch)
-- Info, replacing Mul8x16(Mul8x16Arch)
-- Compiling entity TransitionDetector(TransitionDetectorArch)
-- Info, replacing TransitionDetector(TransitionDetectorArch)
-- Compiling entity ShiftReg_3(ShiftRegArch)
-- Info, replacing ShiftReg_3(ShiftRegArch)
-- Compiling entity Reg_1(RegArch)
-- Info, replacing Reg_1(RegArch)
-- Info, replacing CNNMuls_25(CNNMulsArch)
-- Compiling entity CNNAdders_16(CNNAddersArch)
-- Compiling entity Adder8Values_16(Adder8ValuesArch)
-- Compiling entity Adder4Values_16(Adder4ValuesArch)
-- Compiling entity NBitAdder_16(NBitAdderArch)
-- Info, replacing NBitAdder_16(NBitAdderArch)
-- Info, replacing Adder4Values_16(Adder4ValuesArch)
-- Info, replacing Adder8Values_16(Adder8ValuesArch)
-- Info, replacing CNNAdders_16(CNNAddersArch)
-- Compiling entity CNNShifter_16(CNNShifterArch)
-- Info, replacing CNNShifter_16(CNNShifterArch)
-- Info, replacing CNNCores_8_16_5_5_3(CNNCoresArch)
"/media/sf_CNN_Accelerator/CNN/CNNModule.vhd",line 50: Warning, decoderRow is not always assigned. Storage may be needed..
-- Compiling entity ControlUnit(ControlUnitArch)
-- Compiling entity NetworkController_2(NetworkControllerArch)
-- Compiling entity Counter_2(CounterArch)
-- Compiling entity Reg_2(RegArch)
-- Info, replacing Reg_2(RegArch)
-- Compiling entity NBitAdder_2(NBitAdderArch)
-- Info, replacing NBitAdder_2(NBitAdderArch)
-- Info, replacing Counter_2(CounterArch)
-- Info, replacing NetworkController_2(NetworkControllerArch)
-- Compiling entity LayerController_3(LayerControllerArch)
-- Compiling entity Counter_3(CounterArch)
-- Compiling entity Reg_3(RegArch)
-- Info, replacing Reg_3(RegArch)
-- Compiling entity NBitAdder_3(NBitAdderArch)
-- Info, replacing NBitAdder_3(NBitAdderArch)
-- Info, replacing Counter_3(CounterArch)
-- Info, replacing LayerController_3(LayerControllerArch)
-- Compiling entity FilterController_3(FilterControllerArch)
-- Info, replacing FilterController_3(FilterControllerArch)
-- Compiling entity SliceFilterController_5(SliceFilterControllerArch)
-- Compiling entity Counter_5(CounterArch)
-- Compiling entity Reg_5(RegArch)
-- Info, replacing Reg_5(RegArch)
-- Compiling entity NBitAdder_5(NBitAdderArch)
-- Info, replacing NBitAdder_5(NBitAdderArch)
-- Info, replacing Counter_5(CounterArch)
-- Info, replacing SliceFilterController_5(SliceFilterControllerArch)
-- Info, replacing ControlUnit(ControlUnitArch)
-- Compiling entity NBitAdder_13(NBitAdderArch)
-- Info, replacing NBitAdder_13(NBitAdderArch)
-- Compiling entity DMAController_12_13_8_16_5(DMAControllerArch)
-- Compiling entity Mux2_13(Mux2Arch)
-- Info, replacing Mux2_13(Mux2Arch)
-- Compiling entity Tristate_80(TriStateArch)
-- Info, replacing Tristate_80(TriStateArch)
-- Compiling entity Tristate_16(TriStateArch)
-- Info, replacing Tristate_16(TriStateArch)
-- Compiling entity ReadLogic_13_80_false(ReadLogicArch)
-- Compiling entity DMA_13_80(DMAArch)
-- Compiling entity MultiStepCounter_13(MultiStepCounterArch)
-- Compiling entity Reg_13(RegArch)
-- Info, replacing Reg_13(RegArch)
-- Info, replacing MultiStepCounter_13(MultiStepCounterArch)
-- Compiling entity DownCounter_3(DownCounterArch)
-- Compiling entity NBitSubtractor_3(NBitSubtractorArch)
-- Compiling entity FullSubtractor(Behavioral)
-- Info, replacing FullSubtractor(Behavioral)
-- Info, replacing NBitSubtractor_3(NBitSubtractorArch)
-- Compiling entity Mux2_3(Mux2Arch)
-- Info, replacing Mux2_3(Mux2Arch)
-- Info, replacing DownCounter_3(DownCounterArch)
"/media/sf_CNN_Accelerator/CNN/DMA.vhd",line 47: Warning, internalFinishedReading is not always assigned. Storage may be needed..
-- Info, replacing DMA_13_80(DMAArch)
-- Compiling entity Counter2_13(Counter2Arch)
-- Info, replacing Counter2_13(Counter2Arch)
-- Compiling entity Counter2_3(Counter2Arch)
-- Info, replacing Counter2_3(Counter2Arch)
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 310: Info, others clause is never selected for synthesis.
-- Info, replacing ReadLogic_13_80_false(ReadLogicArch)
-- Compiling entity ReadLogic_12_40_true(ReadLogicArch)
-- Compiling entity Mux2_12(Mux2Arch)
-- Info, replacing Mux2_12(Mux2Arch)
-- Compiling entity DMA_12_40(DMAArch)
-- Compiling entity MultiStepCounter_12(MultiStepCounterArch)
-- Compiling entity Reg_12(RegArch)
-- Info, replacing Reg_12(RegArch)
-- Compiling entity NBitAdder_12(NBitAdderArch)
-- Info, replacing NBitAdder_12(NBitAdderArch)
-- Info, replacing MultiStepCounter_12(MultiStepCounterArch)
-- Compiling entity Tristate_40(TriStateArch)
-- Info, replacing Tristate_40(TriStateArch)
"/media/sf_CNN_Accelerator/CNN/DMA.vhd",line 47: Warning, internalFinishedReading is not always assigned. Storage may be needed..
-- Info, replacing DMA_12_40(DMAArch)
"/media/sf_CNN_Accelerator/CNN/ReadLogic.vhd",line 310: Info, others clause is never selected for synthesis.
-- Info, replacing ReadLogic_12_40_true(ReadLogicArch)
-- Compiling entity WriteLogic_13_16(WriteLogicArch)
-- Compiling entity WriteDMA_13_16(WriteDMAArch)
-- Compiling entity DownCounter_5(DownCounterArch)
-- Compiling entity NBitSubtractor_5(NBitSubtractorArch)
-- Info, replacing NBitSubtractor_5(NBitSubtractorArch)
-- Compiling entity Mux2_5(Mux2Arch)
-- Info, replacing Mux2_5(Mux2Arch)
-- Info, replacing DownCounter_5(DownCounterArch)
"/media/sf_CNN_Accelerator/CNN/WriteDMA.vhd",line 44: Warning, internalWriteComplete is not always assigned. Storage may be needed..
-- Info, replacing WriteDMA_13_16(WriteDMAArch)
"/media/sf_CNN_Accelerator/CNN/WriteLogic.vhd",line 243: Info, others clause is never selected for synthesis.
-- Info, replacing WriteLogic_13_16(WriteLogicArch)
-- Info, replacing DMAController_12_13_8_16_5(DMAControllerArch)
-- Compiling entity OutputBuffer_40_484_16_8_9_6(OutputBufferArch)
-- Compiling entity Decoder_9(DecoderArch)
-- Info, replacing Decoder_9(DecoderArch)
-- Compiling entity Mux_512(MuxArch)
-- Info, replacing Mux_512(MuxArch)
-- Compiling entity Counter_9(CounterArch)
-- Compiling entity Reg_9(RegArch)
-- Info, replacing Reg_9(RegArch)
-- Compiling entity NBitAdder_9(NBitAdderArch)
-- Info, replacing NBitAdder_9(NBitAdderArch)
-- Info, replacing Counter_9(CounterArch)
-- Info, replacing OutputBuffer_40_484_16_8_9_6(OutputBufferArch)
-- Compiling entity Config_40(ConfigArch)
-- Info, replacing Config_40(ConfigArch)
-- Info, replacing CNNModule_8_16_5_5_3_12_13(CNNModuleArch)
-- Compiling entity RAM_12_8_40(RAMArch)
-- Info, replacing RAM_12_8_40(RAMArch)
-- Compiling entity RAM_13_16_80(RAMArch)
-- Info, replacing RAM_13_16_80(RAMArch)
-- Info, replacing CNNWithRAM(CNNWithRAMArch)
Info: setting sdf_type to combined
->set wire_table "" 
Session history will be logged to file '/media/sf_CNN_Accelerator/CNN/Leonardo/FinalCNN/leospec.his'
Info: setting wire_table to 
NO wire table is found
-- Optimizing netlist .work.Decoder_3.DecoderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Mux2_16.Mux2Arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Reg_16.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Reg_8.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.RegUnit_8_16.RegUnitArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.RegRow_8_16_5_3.RegRowArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.RegFile_8_16_5_5_3_3.RegFileArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.Reg_33.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.BinaryMux_33.BinaryMuxArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.FullAdder.FullAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.NBitAdder_24.NBitAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.BoothStep.BoothStepArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.Mul8x16.Mul8x16Arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.TransitionDetector.TransitionDetectorArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.ShiftReg_3.ShiftRegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Reg_1.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNMuls_25.CNNMulsArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.NBitAdder_16.NBitAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Adder4Values_16.Adder4ValuesArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Adder8Values_16.Adder8ValuesArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNAdders_16.CNNAddersArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNShifter_16.CNNShifterArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNCores_8_16_5_5_3.CNNCoresArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.Reg_2.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.NBitAdder_2.NBitAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Counter_2.CounterArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.NetworkController_2.NetworkControllerArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Reg_3.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.NBitAdder_3.NBitAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Counter_3.CounterArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.LayerController_3.LayerControllerArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.FilterController_3.FilterControllerArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.Reg_5.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.NBitAdder_5.NBitAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Counter_5.CounterArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.SliceFilterController_5.SliceFilterControllerArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.ControlUnit.ControlUnitArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.NBitAdder_13.NBitAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Mux2_13.Mux2Arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Tristate_80.TriStateArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Tristate_16.TriStateArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Reg_13.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.MultiStepCounter_13.MultiStepCounterArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.FullSubtractor.Behavioral
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.NBitSubtractor_3.NBitSubtractorArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Mux2_3.Mux2Arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.DownCounter_3.DownCounterArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.DMA_13_80.DMAArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.Counter2_13.Counter2Arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Counter2_3.Counter2Arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.ReadLogic_13_80_false.ReadLogicArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.Mux2_12.Mux2Arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Reg_12.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.NBitAdder_12.NBitAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.MultiStepCounter_12.MultiStepCounterArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Tristate_40.TriStateArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.DMA_12_40.DMAArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.ReadLogic_12_40_true.ReadLogicArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.NBitSubtractor_5.NBitSubtractorArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Mux2_5.Mux2Arch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.DownCounter_5.DownCounterArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.WriteDMA_13_16.WriteDMAArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.WriteLogic_13_16.WriteLogicArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.DMAController_12_13_8_16_5.DMAControllerArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Decoder_9.DecoderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.Mux_512.MuxArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:05 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.Reg_9.RegArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.NBitAdder_9.NBitAdderArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.Counter_9.CounterArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.OutputBuffer_40_484_16_8_9_6.OutputBufferArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.Config_40.ConfigArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNModule_8_16_5_5_3_12_13.CNNModuleArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
Re-checking DRC after adjustments
-- Optimizing netlist .work.RAM_12_8_40.RAMArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.RAM_13_16_80.RAMArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Optimizing netlist .work.CNNWithRAM.CNNWithRAMArch
-- Matching combinational logic..
-- Matching non-combinational logic..
-- Covering..
-- CPU Time used :   00:00 Mapping
-- Final Design Rule Check..
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
Re-checking DRC after adjustments
NO wire table is found
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format Verilog CNNWithRAM.v
-- Writing file CNNWithRAM.v
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format VHDL CNNWithRAM.vhd
-- Writing file CNNWithRAM.vhd
Info: setting novendor_constraint_file to FALSE
AutoWrite args are : -format SDF CNNWithRAM.sdf
-- Writing file CNNWithRAM.sdf
NO wire table is found
