<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="E:/Project/Artix7/verilog/sd_ddr_vga/sd_ddr_vga/sd_ddr_vga.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wdb" id="1">
         <top_modules>
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="8164090fs"></ZoomStartTime>
      <ZoomEndTime time="8171971fs"></ZoomEndTime>
      <Cursor1Time time="0fs"></Cursor1Time>
   </zoom_setting>
   <WVObjectSize size="10" />
   <wvobject db_ref_id="1" fp_name="ddr_2fifo_top_inst/clk_read" type="logic">
      <obj_property name="ElementShortName">ddr_2fifo_top_inst/clk_read</obj_property>
      <obj_property name="ObjectShortName">ddr_2fifo_top_inst/clk_read</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="ddr_2fifo_top_inst/frame_read_done" type="logic">
      <obj_property name="ElementShortName">ddr_2fifo_top_inst/frame_read_done</obj_property>
      <obj_property name="ObjectShortName">ddr_2fifo_top_inst/frame_read_done</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="ddr_2fifo_top_inst/rd_burst_data" type="array">
      <obj_property name="ElementShortName">ddr_2fifo_top_inst/rd_burst_data[255:0]</obj_property>
      <obj_property name="ObjectShortName">ddr_2fifo_top_inst/rd_burst_data[255:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="ddr_2fifo_top_inst/rd_burst_data_valid" type="logic">
      <obj_property name="ElementShortName">ddr_2fifo_top_inst/rd_burst_data_valid</obj_property>
      <obj_property name="ObjectShortName">ddr_2fifo_top_inst/rd_burst_data_valid</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="ddr_2fifo_top_inst/rd_burst_req" type="logic">
      <obj_property name="ElementShortName">ddr_2fifo_top_inst/rd_burst_req</obj_property>
      <obj_property name="ObjectShortName">ddr_2fifo_top_inst/rd_burst_req</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="ddr_2fifo_top_inst/sys_data_out" type="array">
      <obj_property name="ElementShortName">ddr_2fifo_top_inst/sys_data_out[255:0]</obj_property>
      <obj_property name="ObjectShortName">ddr_2fifo_top_inst/sys_data_out[255:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="ddr_2fifo_top_inst/sys_rd" type="logic">
      <obj_property name="ElementShortName">ddr_2fifo_top_inst/sys_rd</obj_property>
      <obj_property name="ObjectShortName">ddr_2fifo_top_inst/sys_rd</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="ddr_2fifo_top_inst/sys_we" type="logic">
      <obj_property name="ElementShortName">ddr_2fifo_top_inst/sys_we</obj_property>
      <obj_property name="ObjectShortName">ddr_2fifo_top_inst/sys_we</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="ddr_2fifo_top_inst/wr_burst_finish" type="logic">
      <obj_property name="ElementShortName">ddr_2fifo_top_inst/wr_burst_finish</obj_property>
      <obj_property name="ObjectShortName">ddr_2fifo_top_inst/wr_burst_finish</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="ddr_2fifo_top_inst/rd_burst_addr" type="array">
      <obj_property name="DisplayName">label</obj_property>
      <obj_property name="ElementShortName">ddr_2fifo_top_inst/rd_burst_addr[0:0]</obj_property>
      <obj_property name="ObjectShortName">ddr_2fifo_top_inst/rd_burst_addr[0:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <obj_property name="label">ddr_2fifo_top_inst/rd_burst_addr[28:0]</obj_property>
   </wvobject>
</wave_config>
