Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Jan 12 15:24:52 2025
| Host         : nb555 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.937        0.000                      0                 5979        0.041        0.000                      0                 5979        3.000        0.000                       0                  2913  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                        ------------       ----------      --------------
clk                          {0.000 5.000}      10.000          100.000         
  clkfbout_clock_generator   {0.000 25.000}     50.000          20.000          
  video_clk_clock_generator  {0.000 7.692}      15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                            3.000        0.000                       0                     1  
  clkfbout_clock_generator                                                                                                                                                    47.845        0.000                       0                     3  
  video_clk_clock_generator        2.937        0.000                      0                 5979        0.041        0.000                      0                 5979        7.192        0.000                       0                  2909  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                 From Clock                 To Clock                 
----------                 ----------                 --------                 
(none)                     clkfbout_clock_generator                              
(none)                     video_clk_clock_generator                             
(none)                                                video_clk_clock_generator  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_generator
  To Clock:  clkfbout_clock_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_generator
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clock_generator_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_clock_generator
  To Clock:  video_clk_clock_generator

Setup :            0  Failing Endpoints,  Worst Slack        2.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[7].sprite_inst/RGB_reg[R][0]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.757ns  (logic 1.366ns (11.618%)  route 10.391ns (88.382%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 13.856 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.620    -0.920    video_generator_inst/video_clk
    SLICE_X49Y78         FDRE                                         r  video_generator_inst/pos_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  video_generator_inst/pos_x_reg[9]/Q
                         net (fo=166, routed)         7.362     6.898    video_generator_inst/video_pos[X][9]
    SLICE_X65Y175        LUT2 (Prop_lut2_I1_O)        0.124     7.022 r  video_generator_inst/RGB[R][3]_i_15__44/O
                         net (fo=1, routed)           0.000     7.022    video_generator_inst/RGB[R][3]_i_15__44_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.479 f  video_generator_inst/RGB_reg[R][3]_i_4__39/CO[1]
                         net (fo=1, routed)           0.546     8.025    sprites[7].sprite_inst/RGB_reg[B][0]_1[0]
    SLICE_X65Y177        LUT6 (Prop_lut6_I2_O)        0.329     8.354 r  sprites[7].sprite_inst/RGB[R][3]_i_1__39/O
                         net (fo=13, routed)          2.483    10.838    sprites[7].sprite_inst/RGB[R][3]_i_1__39_n_0
    SLICE_X63Y138        FDRE                                         r  sprites[7].sprite_inst/RGB_reg[R][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.492    13.856    sprites[7].sprite_inst/video_clk
    SLICE_X63Y138        FDRE                                         r  sprites[7].sprite_inst/RGB_reg[R][0]/C
                         clock pessimism              0.480    14.336    
                         clock uncertainty           -0.132    14.204    
    SLICE_X63Y138        FDRE (Setup_fdre_C_R)       -0.429    13.775    sprites[7].sprite_inst/RGB_reg[R][0]
  -------------------------------------------------------------------
                         required time                         13.775    
                         arrival time                         -10.838    
  -------------------------------------------------------------------
                         slack                                  2.937    

Slack (MET) :             3.012ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[7].sprite_inst/transparent_reg/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        12.063ns  (logic 1.366ns (11.323%)  route 10.697ns (88.677%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 13.853 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.620    -0.920    video_generator_inst/video_clk
    SLICE_X49Y78         FDRE                                         r  video_generator_inst/pos_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  video_generator_inst/pos_x_reg[9]/Q
                         net (fo=166, routed)         7.362     6.898    video_generator_inst/video_pos[X][9]
    SLICE_X65Y175        LUT2 (Prop_lut2_I1_O)        0.124     7.022 r  video_generator_inst/RGB[R][3]_i_15__44/O
                         net (fo=1, routed)           0.000     7.022    video_generator_inst/RGB[R][3]_i_15__44_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.479 f  video_generator_inst/RGB_reg[R][3]_i_4__39/CO[1]
                         net (fo=1, routed)           0.546     8.025    sprites[7].sprite_inst/RGB_reg[B][0]_1[0]
    SLICE_X65Y177        LUT6 (Prop_lut6_I2_O)        0.329     8.354 r  sprites[7].sprite_inst/RGB[R][3]_i_1__39/O
                         net (fo=13, routed)          2.789    11.144    sprites[7].sprite_inst/xmp_rom_wrapper_inst_n_12
    SLICE_X62Y134        FDRE                                         r  sprites[7].sprite_inst/transparent_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.489    13.853    sprites[7].sprite_inst/video_clk
    SLICE_X62Y134        FDRE                                         r  sprites[7].sprite_inst/transparent_reg/C
                         clock pessimism              0.480    14.333    
                         clock uncertainty           -0.132    14.201    
    SLICE_X62Y134        FDRE (Setup_fdre_C_D)       -0.045    14.156    sprites[7].sprite_inst/transparent_reg
  -------------------------------------------------------------------
                         required time                         14.156    
                         arrival time                         -11.144    
  -------------------------------------------------------------------
                         slack                                  3.012    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[7].sprite_inst/RGB_reg[B][1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.630ns  (logic 1.366ns (11.745%)  route 10.264ns (88.255%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.620    -0.920    video_generator_inst/video_clk
    SLICE_X49Y78         FDRE                                         r  video_generator_inst/pos_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  video_generator_inst/pos_x_reg[9]/Q
                         net (fo=166, routed)         7.362     6.898    video_generator_inst/video_pos[X][9]
    SLICE_X65Y175        LUT2 (Prop_lut2_I1_O)        0.124     7.022 r  video_generator_inst/RGB[R][3]_i_15__44/O
                         net (fo=1, routed)           0.000     7.022    video_generator_inst/RGB[R][3]_i_15__44_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.479 f  video_generator_inst/RGB_reg[R][3]_i_4__39/CO[1]
                         net (fo=1, routed)           0.546     8.025    sprites[7].sprite_inst/RGB_reg[B][0]_1[0]
    SLICE_X65Y177        LUT6 (Prop_lut6_I2_O)        0.329     8.354 r  sprites[7].sprite_inst/RGB[R][3]_i_1__39/O
                         net (fo=13, routed)          2.356    10.711    sprites[7].sprite_inst/RGB[R][3]_i_1__39_n_0
    SLICE_X65Y135        FDRE                                         r  sprites[7].sprite_inst/RGB_reg[B][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.491    13.855    sprites[7].sprite_inst/video_clk
    SLICE_X65Y135        FDRE                                         r  sprites[7].sprite_inst/RGB_reg[B][1]/C
                         clock pessimism              0.480    14.335    
                         clock uncertainty           -0.132    14.203    
    SLICE_X65Y135        FDRE (Setup_fdre_C_R)       -0.429    13.774    sprites[7].sprite_inst/RGB_reg[B][1]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[7].sprite_inst/RGB_reg[B][2]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.630ns  (logic 1.366ns (11.745%)  route 10.264ns (88.255%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.620    -0.920    video_generator_inst/video_clk
    SLICE_X49Y78         FDRE                                         r  video_generator_inst/pos_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  video_generator_inst/pos_x_reg[9]/Q
                         net (fo=166, routed)         7.362     6.898    video_generator_inst/video_pos[X][9]
    SLICE_X65Y175        LUT2 (Prop_lut2_I1_O)        0.124     7.022 r  video_generator_inst/RGB[R][3]_i_15__44/O
                         net (fo=1, routed)           0.000     7.022    video_generator_inst/RGB[R][3]_i_15__44_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.479 f  video_generator_inst/RGB_reg[R][3]_i_4__39/CO[1]
                         net (fo=1, routed)           0.546     8.025    sprites[7].sprite_inst/RGB_reg[B][0]_1[0]
    SLICE_X65Y177        LUT6 (Prop_lut6_I2_O)        0.329     8.354 r  sprites[7].sprite_inst/RGB[R][3]_i_1__39/O
                         net (fo=13, routed)          2.356    10.711    sprites[7].sprite_inst/RGB[R][3]_i_1__39_n_0
    SLICE_X65Y135        FDRE                                         r  sprites[7].sprite_inst/RGB_reg[B][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.491    13.855    sprites[7].sprite_inst/video_clk
    SLICE_X65Y135        FDRE                                         r  sprites[7].sprite_inst/RGB_reg[B][2]/C
                         clock pessimism              0.480    14.335    
                         clock uncertainty           -0.132    14.203    
    SLICE_X65Y135        FDRE (Setup_fdre_C_R)       -0.429    13.774    sprites[7].sprite_inst/RGB_reg[B][2]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[7].sprite_inst/RGB_reg[G][1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.630ns  (logic 1.366ns (11.745%)  route 10.264ns (88.255%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 13.855 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.620    -0.920    video_generator_inst/video_clk
    SLICE_X49Y78         FDRE                                         r  video_generator_inst/pos_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  video_generator_inst/pos_x_reg[9]/Q
                         net (fo=166, routed)         7.362     6.898    video_generator_inst/video_pos[X][9]
    SLICE_X65Y175        LUT2 (Prop_lut2_I1_O)        0.124     7.022 r  video_generator_inst/RGB[R][3]_i_15__44/O
                         net (fo=1, routed)           0.000     7.022    video_generator_inst/RGB[R][3]_i_15__44_n_0
    SLICE_X65Y175        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.479 f  video_generator_inst/RGB_reg[R][3]_i_4__39/CO[1]
                         net (fo=1, routed)           0.546     8.025    sprites[7].sprite_inst/RGB_reg[B][0]_1[0]
    SLICE_X65Y177        LUT6 (Prop_lut6_I2_O)        0.329     8.354 r  sprites[7].sprite_inst/RGB[R][3]_i_1__39/O
                         net (fo=13, routed)          2.356    10.711    sprites[7].sprite_inst/RGB[R][3]_i_1__39_n_0
    SLICE_X65Y135        FDRE                                         r  sprites[7].sprite_inst/RGB_reg[G][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.491    13.855    sprites[7].sprite_inst/video_clk
    SLICE_X65Y135        FDRE                                         r  sprites[7].sprite_inst/RGB_reg[G][1]/C
                         clock pessimism              0.480    14.335    
                         clock uncertainty           -0.132    14.203    
    SLICE_X65Y135        FDRE (Setup_fdre_C_R)       -0.429    13.774    sprites[7].sprite_inst/RGB_reg[G][1]
  -------------------------------------------------------------------
                         required time                         13.774    
                         arrival time                         -10.711    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[5].sprite_inst/RGB_reg[B][1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.603ns  (logic 1.602ns (13.807%)  route 10.001ns (86.193%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.620    -0.920    video_generator_inst/video_clk
    SLICE_X47Y71         FDRE                                         r  video_generator_inst/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  video_generator_inst/pos_x_reg[2]/Q
                         net (fo=228, routed)         7.179     6.716    video_generator_inst/video_pos[X][2]
    SLICE_X70Y176        LUT2 (Prop_lut2_I0_O)        0.124     6.840 r  video_generator_inst/RGB[R][3]_i_26__24/O
                         net (fo=1, routed)           0.000     6.840    video_generator_inst/RGB[R][3]_i_26__24_n_0
    SLICE_X70Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.373 r  video_generator_inst/RGB_reg[R][3]_i_9__30/CO[3]
                         net (fo=1, routed)           0.000     7.373    video_generator_inst/RGB_reg[R][3]_i_9__30_n_0
    SLICE_X70Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.530 f  video_generator_inst/RGB_reg[R][3]_i_4__41/CO[1]
                         net (fo=1, routed)           0.347     7.877    sprites[5].sprite_inst/RGB_reg[B][0]_0[0]
    SLICE_X71Y177        LUT6 (Prop_lut6_I2_O)        0.332     8.209 r  sprites[5].sprite_inst/RGB[R][3]_i_1__41/O
                         net (fo=13, routed)          2.474    10.683    sprites[5].sprite_inst/RGB[R][3]_i_1__41_n_0
    SLICE_X67Y138        FDRE                                         r  sprites[5].sprite_inst/RGB_reg[B][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.493    13.857    sprites[5].sprite_inst/video_clk
    SLICE_X67Y138        FDRE                                         r  sprites[5].sprite_inst/RGB_reg[B][1]/C
                         clock pessimism              0.480    14.337    
                         clock uncertainty           -0.132    14.205    
    SLICE_X67Y138        FDRE (Setup_fdre_C_R)       -0.429    13.776    sprites[5].sprite_inst/RGB_reg[B][1]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[5].sprite_inst/RGB_reg[B][2]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.603ns  (logic 1.602ns (13.807%)  route 10.001ns (86.193%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.620    -0.920    video_generator_inst/video_clk
    SLICE_X47Y71         FDRE                                         r  video_generator_inst/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  video_generator_inst/pos_x_reg[2]/Q
                         net (fo=228, routed)         7.179     6.716    video_generator_inst/video_pos[X][2]
    SLICE_X70Y176        LUT2 (Prop_lut2_I0_O)        0.124     6.840 r  video_generator_inst/RGB[R][3]_i_26__24/O
                         net (fo=1, routed)           0.000     6.840    video_generator_inst/RGB[R][3]_i_26__24_n_0
    SLICE_X70Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.373 r  video_generator_inst/RGB_reg[R][3]_i_9__30/CO[3]
                         net (fo=1, routed)           0.000     7.373    video_generator_inst/RGB_reg[R][3]_i_9__30_n_0
    SLICE_X70Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.530 f  video_generator_inst/RGB_reg[R][3]_i_4__41/CO[1]
                         net (fo=1, routed)           0.347     7.877    sprites[5].sprite_inst/RGB_reg[B][0]_0[0]
    SLICE_X71Y177        LUT6 (Prop_lut6_I2_O)        0.332     8.209 r  sprites[5].sprite_inst/RGB[R][3]_i_1__41/O
                         net (fo=13, routed)          2.474    10.683    sprites[5].sprite_inst/RGB[R][3]_i_1__41_n_0
    SLICE_X67Y138        FDRE                                         r  sprites[5].sprite_inst/RGB_reg[B][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.493    13.857    sprites[5].sprite_inst/video_clk
    SLICE_X67Y138        FDRE                                         r  sprites[5].sprite_inst/RGB_reg[B][2]/C
                         clock pessimism              0.480    14.337    
                         clock uncertainty           -0.132    14.205    
    SLICE_X67Y138        FDRE (Setup_fdre_C_R)       -0.429    13.776    sprites[5].sprite_inst/RGB_reg[B][2]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 video_generator_inst/pos_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[5].sprite_inst/RGB_reg[G][1]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.603ns  (logic 1.602ns (13.807%)  route 10.001ns (86.193%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 13.857 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.920ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.620    -0.920    video_generator_inst/video_clk
    SLICE_X47Y71         FDRE                                         r  video_generator_inst/pos_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.464 f  video_generator_inst/pos_x_reg[2]/Q
                         net (fo=228, routed)         7.179     6.716    video_generator_inst/video_pos[X][2]
    SLICE_X70Y176        LUT2 (Prop_lut2_I0_O)        0.124     6.840 r  video_generator_inst/RGB[R][3]_i_26__24/O
                         net (fo=1, routed)           0.000     6.840    video_generator_inst/RGB[R][3]_i_26__24_n_0
    SLICE_X70Y176        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.373 r  video_generator_inst/RGB_reg[R][3]_i_9__30/CO[3]
                         net (fo=1, routed)           0.000     7.373    video_generator_inst/RGB_reg[R][3]_i_9__30_n_0
    SLICE_X70Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.530 f  video_generator_inst/RGB_reg[R][3]_i_4__41/CO[1]
                         net (fo=1, routed)           0.347     7.877    sprites[5].sprite_inst/RGB_reg[B][0]_0[0]
    SLICE_X71Y177        LUT6 (Prop_lut6_I2_O)        0.332     8.209 r  sprites[5].sprite_inst/RGB[R][3]_i_1__41/O
                         net (fo=13, routed)          2.474    10.683    sprites[5].sprite_inst/RGB[R][3]_i_1__41_n_0
    SLICE_X67Y138        FDRE                                         r  sprites[5].sprite_inst/RGB_reg[G][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.493    13.857    sprites[5].sprite_inst/video_clk
    SLICE_X67Y138        FDRE                                         r  sprites[5].sprite_inst/RGB_reg[G][1]/C
                         clock pessimism              0.480    14.337    
                         clock uncertainty           -0.132    14.205    
    SLICE_X67Y138        FDRE (Setup_fdre_C_R)       -0.429    13.776    sprites[5].sprite_inst/RGB_reg[G][1]
  -------------------------------------------------------------------
                         required time                         13.776    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 video_generator_inst/frame_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.492ns  (logic 0.932ns (8.110%)  route 10.560ns (91.890%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 14.121 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.621    -0.919    video_generator_inst/video_clk
    SLICE_X44Y71         FDRE                                         r  video_generator_inst/frame_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  video_generator_inst/frame_cnt_reg[3]/Q
                         net (fo=131, routed)         9.050     8.587    sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/frame[0]
    SLICE_X73Y179        LUT3 (Prop_lut3_I2_O)        0.124     8.711 r  sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst_i_5__41/O
                         net (fo=1, routed)           0.000     8.711    sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst_i_5__41_n_0
    SLICE_X73Y179        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     9.063 r  sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst_i_2__41/O[3]
                         net (fo=3, routed)           1.511    10.574    sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[11]
    RAMB36_X2Y39         RAMB36E1                                     r  sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.757    14.121    sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y39         RAMB36E1                                     r  sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
                         clock pessimism              0.480    14.602    
                         clock uncertainty           -0.132    14.470    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.748    13.722    sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 video_generator_inst/frame_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (video_clk_clock_generator rise@15.385ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        11.494ns  (logic 0.828ns (7.204%)  route 10.666ns (92.796%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 14.121 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.919ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.621    -0.919    video_generator_inst/video_clk
    SLICE_X44Y71         FDRE                                         r  video_generator_inst/frame_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.463 r  video_generator_inst/frame_cnt_reg[3]/Q
                         net (fo=131, routed)         9.050     8.587    sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/frame[0]
    SLICE_X73Y179        LUT3 (Prop_lut3_I2_O)        0.124     8.711 r  sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst_i_5__41/O
                         net (fo=1, routed)           0.000     8.711    sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst_i_5__41_n_0
    SLICE_X73Y179        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     8.959 r  sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst_i_2__41/O[2]
                         net (fo=3, routed)           1.616    10.575    sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[10]
    RAMB36_X2Y39         RAMB36E1                                     r  sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.757    14.121    sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y39         RAMB36E1                                     r  sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
                         clock pessimism              0.480    14.602    
                         clock uncertainty           -0.132    14.470    
    RAMB36_X2Y39         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.744    13.726    sprites[5].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1
  -------------------------------------------------------------------
                         required time                         13.726    
                         arrival time                         -10.575    
  -------------------------------------------------------------------
                         slack                                  3.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 pattern_generator_inst/VGA_RGB_D_reg[0][G][2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pattern_generator_inst/VGA_RGB_D_reg[1][G][2]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.482%)  route 0.235ns (62.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.571    -0.593    pattern_generator_inst/video_clk
    SLICE_X36Y99         FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[0][G][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  pattern_generator_inst/VGA_RGB_D_reg[0][G][2]/Q
                         net (fo=1, routed)           0.235    -0.217    pattern_generator_inst/VGA_RGB_D_reg[0][G][2]
    SLICE_X37Y101        FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[1][G][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.836    -0.837    pattern_generator_inst/video_clk
    SLICE_X37Y101        FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[1][G][2]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X37Y101        FDRE (Hold_fdre_C_D)         0.070    -0.258    pattern_generator_inst/VGA_RGB_D_reg[1][G][2]
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 pattern_generator_inst/VGA_RGB_D_reg[1][R][2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            pattern_generator_inst/VGA_RGB_reg[R][2]/D
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.524%)  route 0.197ns (48.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.571    -0.593    pattern_generator_inst/video_clk
    SLICE_X34Y99         FDRE                                         r  pattern_generator_inst/VGA_RGB_D_reg[1][R][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y99         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  pattern_generator_inst/VGA_RGB_D_reg[1][R][2]/Q
                         net (fo=1, routed)           0.197    -0.233    pattern_generator_inst/VGA_RGB_D_reg[1][R_n_0_][2]
    SLICE_X35Y101        LUT3 (Prop_lut3_I2_O)        0.045    -0.188 r  pattern_generator_inst/VGA_RGB[R][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.188    pattern_generator_inst/VGA_RGB[R][2]_i_1_n_0
    SLICE_X35Y101        FDRE                                         r  pattern_generator_inst/VGA_RGB_reg[R][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.836    -0.837    pattern_generator_inst/video_clk
    SLICE_X35Y101        FDRE                                         r  pattern_generator_inst/VGA_RGB_reg[R][2]/C
                         clock pessimism              0.509    -0.328    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.091    -0.237    pattern_generator_inst/VGA_RGB_reg[R][2]
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 sprites[20].sprite_inst/pos_delta_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[20].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.708%)  route 0.148ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.589    -0.575    sprites[20].sprite_inst/video_clk
    SLICE_X81Y74         FDRE                                         r  sprites[20].sprite_inst/pos_delta_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  sprites[20].sprite_inst/pos_delta_x_reg[1]/Q
                         net (fo=3, routed)           0.148    -0.286    sprites[20].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB18_X3Y29         RAMB18E1                                     r  sprites[20].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.901    -0.772    sprites[20].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y29         RAMB18E1                                     r  sprites[20].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
                         clock pessimism              0.253    -0.519    
    RAMB18_X3Y29         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.336    sprites[20].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 sprites[9].sprite_inst/pos_delta_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[9].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.138%)  route 0.165ns (53.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.577    -0.587    sprites[9].sprite_inst/video_clk
    SLICE_X73Y126        FDRE                                         r  sprites[9].sprite_inst/pos_delta_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  sprites[9].sprite_inst/pos_delta_x_reg[0]/Q
                         net (fo=3, routed)           0.165    -0.282    sprites[9].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[0]
    RAMB18_X2Y51         RAMB18E1                                     r  sprites[9].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.891    -0.782    sprites[9].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y51         RAMB18E1                                     r  sprites[9].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
                         clock pessimism              0.253    -0.529    
    RAMB18_X2Y51         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.346    sprites[9].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 sprites[15].sprite_inst/pos_delta_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.623%)  route 0.168ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.603    -0.561    sprites[15].sprite_inst/video_clk
    SLICE_X81Y97         FDRE                                         r  sprites[15].sprite_inst/pos_delta_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  sprites[15].sprite_inst/pos_delta_x_reg[1]/Q
                         net (fo=3, routed)           0.168    -0.252    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB36_X3Y19         RAMB36E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.917    -0.756    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y19         RAMB36E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
                         clock pessimism              0.253    -0.503    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.320    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 sprites[15].sprite_inst/pos_delta_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.476%)  route 0.169ns (54.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.603    -0.561    sprites[15].sprite_inst/video_clk
    SLICE_X81Y97         FDRE                                         r  sprites[15].sprite_inst/pos_delta_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  sprites[15].sprite_inst/pos_delta_x_reg[2]/Q
                         net (fo=3, routed)           0.169    -0.251    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[2]
    RAMB36_X3Y19         RAMB36E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.917    -0.756    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y19         RAMB36E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
                         clock pessimism              0.253    -0.503    
    RAMB36_X3Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.320    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sprites[21].sprite_inst/pos_delta_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[21].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.355%)  route 0.170ns (54.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.585    -0.579    sprites[21].sprite_inst/video_clk
    SLICE_X72Y77         FDRE                                         r  sprites[21].sprite_inst/pos_delta_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  sprites[21].sprite_inst/pos_delta_x_reg[1]/Q
                         net (fo=3, routed)           0.170    -0.268    sprites[21].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB36_X2Y15         RAMB36E1                                     r  sprites[21].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.897    -0.776    sprites[21].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y15         RAMB36E1                                     r  sprites[21].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
                         clock pessimism              0.253    -0.523    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.340    sprites[21].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 sprites[21].sprite_inst/pos_delta_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[21].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.855%)  route 0.173ns (55.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.585    -0.579    sprites[21].sprite_inst/video_clk
    SLICE_X72Y77         FDRE                                         r  sprites[21].sprite_inst/pos_delta_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  sprites[21].sprite_inst/pos_delta_x_reg[2]/Q
                         net (fo=3, routed)           0.173    -0.265    sprites[21].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[2]
    RAMB36_X2Y15         RAMB36E1                                     r  sprites[21].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.897    -0.776    sprites[21].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y15         RAMB36E1                                     r  sprites[21].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
                         clock pessimism              0.253    -0.523    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.340    sprites[21].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 sprites[13].sprite_inst/pos_delta_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[13].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.977%)  route 0.158ns (49.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.558    -0.606    sprites[13].sprite_inst/video_clk
    SLICE_X62Y136        FDRE                                         r  sprites[13].sprite_inst/pos_delta_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.442 r  sprites[13].sprite_inst/pos_delta_x_reg[0]/Q
                         net (fo=3, routed)           0.158    -0.284    sprites[13].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[0]
    RAMB36_X1Y27         RAMB36E1                                     r  sprites[13].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.873    -0.800    sprites[13].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X1Y27         RAMB36E1                                     r  sprites[13].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
                         clock pessimism              0.254    -0.546    
    RAMB36_X1Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.363    sprites[13].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 sprites[37].sprite_inst/pos_delta_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            sprites[37].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             video_clk_clock_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (video_clk_clock_generator rise@0.000ns - video_clk_clock_generator rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.837%)  route 0.159ns (49.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.640    -0.524    sprites[37].sprite_inst/video_clk
    SLICE_X8Y42          FDRE                                         r  sprites[37].sprite_inst/pos_delta_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  sprites[37].sprite_inst/pos_delta_x_reg[1]/Q
                         net (fo=3, routed)           0.159    -0.201    sprites[37].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[1]
    RAMB18_X0Y16         RAMB18E1                                     r  sprites[37].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.958    -0.715    sprites[37].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X0Y16         RAMB18E1                                     r  sprites[37].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
                         clock pessimism              0.251    -0.464    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.281    sprites[37].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.080    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_clock_generator
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y19     sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y18     sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y40     sprites[0].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y26     sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y25     sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X3Y48     sprites[10].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y32     sprites[11].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X1Y33     sprites[11].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y68     sprites[11].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y29     sprites[12].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y76     FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y76     FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y76     FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X45Y76     FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X46Y77     FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clock_generator
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_generator'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_generator fall edge)
                                                     25.000    25.000 f  
    E3                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438    25.438 f  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.918    clock_generator_inst/inst/clk_in1_clock_generator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163    22.755 f  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    23.298    clock_generator_inst/inst/clkfbout_clock_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.327 f  clock_generator_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.824    24.151    clock_generator_inst/inst/clkfbout_buf_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clock_generator'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/clkfbout_clock_generator
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clock_generator_inst/inst/clkfbout_buf_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clock_generator_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  video_clk_clock_generator
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.722ns  (logic 4.053ns (46.470%)  route 4.669ns (53.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.621    -0.919    video_clk
    SLICE_X66Y80         FDRE                                         r  VGA_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  VGA_R_reg[2]/Q
                         net (fo=1, routed)           4.669     4.268    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535     7.803 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.803    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.614ns  (logic 4.002ns (46.464%)  route 4.612ns (53.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.620    -0.920    video_clk
    SLICE_X64Y79         FDRE                                         r  VGA_G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  VGA_G_reg[3]/Q
                         net (fo=1, routed)           4.612     4.148    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546     7.694 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.694    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 3.994ns (46.892%)  route 4.524ns (53.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.619    -0.921    video_clk
    SLICE_X63Y79         FDRE                                         r  VGA_G_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.465 r  VGA_G_reg[0]/Q
                         net (fo=1, routed)           4.524     4.059    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538     7.597 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.597    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_HS_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_HS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.458ns  (logic 4.159ns (49.165%)  route 4.300ns (50.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.636    -0.904    video_clk
    SLICE_X36Y87         FDRE                                         r  VGA_HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.419    -0.485 r  VGA_HS_reg/Q
                         net (fo=1, routed)           4.300     3.815    VGA_HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.740     7.555 r  VGA_HS_OBUF_inst/O
                         net (fo=0)                   0.000     7.555    VGA_HS
    B11                                                               r  VGA_HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.471ns  (logic 4.001ns (47.225%)  route 4.471ns (52.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.620    -0.920    video_clk
    SLICE_X64Y79         FDRE                                         r  VGA_G_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  VGA_G_reg[1]/Q
                         net (fo=1, routed)           4.471     4.007    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545     7.552 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.552    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_G_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.449ns  (logic 4.064ns (48.102%)  route 4.385ns (51.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.620    -0.920    video_clk
    SLICE_X66Y79         FDRE                                         r  VGA_G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.402 r  VGA_G_reg[2]/Q
                         net (fo=1, routed)           4.385     3.983    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546     7.530 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.530    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.400ns  (logic 4.003ns (47.657%)  route 4.397ns (52.343%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.620    -0.920    video_clk
    SLICE_X64Y79         FDRE                                         r  VGA_B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  VGA_B_reg[0]/Q
                         net (fo=1, routed)           4.397     3.933    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547     7.480 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.480    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.007ns (48.270%)  route 4.294ns (51.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.620    -0.920    video_clk
    SLICE_X64Y79         FDRE                                         r  VGA_B_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.464 r  VGA_B_reg[1]/Q
                         net (fo=1, routed)           4.294     3.831    VGA_B_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551     7.382 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.382    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.232ns  (logic 4.070ns (49.433%)  route 4.163ns (50.567%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.621    -0.919    video_clk
    SLICE_X66Y80         FDRE                                         r  VGA_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y80         FDRE (Prop_fdre_C_Q)         0.518    -0.401 r  VGA_B_reg[3]/Q
                         net (fo=1, routed)           4.163     3.762    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552     7.314 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.314    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA_VS_reg/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA_VS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.204ns  (logic 4.021ns (49.017%)  route 4.183ns (50.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.630    -0.910    video_clk
    SLICE_X44Y85         FDRE                                         r  VGA_VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456    -0.454 r  VGA_VS_reg/Q
                         net (fo=1, routed)           4.183     3.729    VGA_VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     7.294 r  VGA_VS_OBUF_inst/O
                         net (fo=0)                   0.000     7.294    VGA_VS
    B12                                                               r  VGA_VS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dd_inst/segments_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.404ns (81.122%)  route 0.327ns (18.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.595    -0.569    dd_inst/video_clk
    SLICE_X6Y111         FDRE                                         r  dd_inst/segments_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y111         FDRE (Prop_fdre_C_Q)         0.164    -0.405 r  dd_inst/segments_reg[7]/Q
                         net (fo=1, routed)           0.327    -0.079    segments_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         1.240     1.161 r  segments_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.161    segments[7]
    H15                                                               r  segments[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/segments_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.358ns (61.636%)  route 0.845ns (38.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.570    -0.594    dd_inst/video_clk
    SLICE_X30Y91         FDRE                                         r  dd_inst/segments_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  dd_inst/segments_reg[2]/Q
                         net (fo=1, routed)           0.845     0.415    segments_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     1.609 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.609    segments[2]
    K16                                                               r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.433ns (64.383%)  route 0.793ns (35.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.571    -0.593    dd_inst/video_clk
    SLICE_X28Y91         FDSE                                         r  dd_inst/displays_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDSE (Prop_fdse_C_Q)         0.128    -0.465 r  dd_inst/displays_reg[4]/Q
                         net (fo=1, routed)           0.793     0.327    displays_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.305     1.632 r  displays_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.632    displays[4]
    P14                                                               r  displays[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.269ns  (logic 1.377ns (60.705%)  route 0.892ns (39.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.571    -0.593    dd_inst/video_clk
    SLICE_X28Y92         FDSE                                         r  dd_inst/displays_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  dd_inst/displays_reg[1]/Q
                         net (fo=1, routed)           0.892     0.439    displays_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     1.676 r  displays_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.676    displays[1]
    J18                                                               r  displays[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/segments_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.439ns (63.062%)  route 0.843ns (36.938%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.570    -0.594    dd_inst/video_clk
    SLICE_X30Y91         FDRE                                         r  dd_inst/segments_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y91         FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  dd_inst/segments_reg[6]/Q
                         net (fo=1, routed)           0.843     0.397    segments_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.291     1.688 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.688    segments[6]
    L18                                                               r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.377ns (59.960%)  route 0.920ns (40.040%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.571    -0.593    dd_inst/video_clk
    SLICE_X28Y91         FDSE                                         r  dd_inst/displays_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  dd_inst/displays_reg[0]/Q
                         net (fo=1, routed)           0.920     0.468    displays_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     1.704 r  displays_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.704    displays[0]
    J17                                                               r  displays[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/segments_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.415ns (59.919%)  route 0.946ns (40.081%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.570    -0.594    dd_inst/video_clk
    SLICE_X30Y90         FDRE                                         r  dd_inst/segments_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  dd_inst/segments_reg[3]/Q
                         net (fo=1, routed)           0.946     0.516    segments_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     1.767 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.767    segments[3]
    K13                                                               r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.394ns (59.045%)  route 0.967ns (40.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.571    -0.593    dd_inst/video_clk
    SLICE_X28Y91         FDSE                                         r  dd_inst/displays_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDSE (Prop_fdse_C_Q)         0.141    -0.452 r  dd_inst/displays_reg[3]/Q
                         net (fo=1, routed)           0.967     0.514    displays_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     1.767 r  displays_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.767    displays[3]
    J14                                                               r  displays[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/segments_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.384ns  (logic 1.398ns (58.658%)  route 0.986ns (41.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.570    -0.594    dd_inst/video_clk
    SLICE_X30Y90         FDRE                                         r  dd_inst/segments_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y90         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  dd_inst/segments_reg[4]/Q
                         net (fo=1, routed)           0.986     0.555    segments_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     1.790 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.790    segments[4]
    P15                                                               r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dd_inst/displays_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            displays[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.434ns (58.573%)  route 1.014ns (41.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.571    -0.593    dd_inst/video_clk
    SLICE_X28Y92         FDSE                                         r  dd_inst/displays_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDSE (Prop_fdse_C_Q)         0.128    -0.465 r  dd_inst/displays_reg[5]/Q
                         net (fo=1, routed)           1.014     0.549    displays_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.306     1.855 r  displays_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.855    displays[5]
    T14                                                               r  displays[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  video_clk_clock_generator

Max Delay           610 Endpoints
Min Delay           610 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.188ns  (logic 0.000ns (0.000%)  route 13.188ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)        13.188    13.188    sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X0Y39         RAMB36E1                                     r  sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.722    -1.298    sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X0Y39         RAMB36E1                                     r  sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.135ns  (logic 0.146ns (1.112%)  route 12.989ns (98.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         6.875     6.875    video_generator_inst/locked
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.146     7.021 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         6.114    13.135    sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X39Y75         FDRE                                         r  sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.501    -1.519    sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X39Y75         FDRE                                         r  sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][3]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.135ns  (logic 0.146ns (1.112%)  route 12.989ns (98.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         6.875     6.875    video_generator_inst/locked
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.146     7.021 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         6.114    13.135    sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X39Y75         FDRE                                         r  sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.501    -1.519    sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X39Y75         FDRE                                         r  sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][4]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][5]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.135ns  (logic 0.146ns (1.112%)  route 12.989ns (98.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         6.875     6.875    video_generator_inst/locked
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.146     7.021 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         6.114    13.135    sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X39Y75         FDRE                                         r  sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.501    -1.519    sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X39Y75         FDRE                                         r  sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][5]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][7]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.135ns  (logic 0.146ns (1.112%)  route 12.989ns (98.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         6.875     6.875    video_generator_inst/locked
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.146     7.021 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         6.114    13.135    sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X39Y75         FDRE                                         r  sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.501    -1.519    sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X39Y75         FDRE                                         r  sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][7]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][9]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        13.135ns  (logic 0.146ns (1.112%)  route 12.989ns (98.888%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         6.875     6.875    video_generator_inst/locked
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.146     7.021 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         6.114    13.135    sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X39Y75         FDRE                                         r  sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.501    -1.519    sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X39Y75         FDRE                                         r  sprites[40].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][9]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[38].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.978ns  (logic 0.146ns (1.125%)  route 12.832ns (98.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         6.875     6.875    video_generator_inst/locked
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.146     7.021 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         5.957    12.978    sprites[38].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X35Y76         FDRE                                         r  sprites[38].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.504    -1.516    sprites[38].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X35Y76         FDRE                                         r  sprites[38].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][11]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.912ns  (logic 0.000ns (0.000%)  route 12.912ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)        12.912    12.912    sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X0Y38         RAMB36E1                                     r  sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.721    -1.299    sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X0Y38         RAMB36E1                                     r  sprites[31].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.819ns  (logic 0.146ns (1.139%)  route 12.673ns (98.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         6.875     6.875    video_generator_inst/locked
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.146     7.021 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         5.798    12.819    sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X31Y76         FDRE                                         r  sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.505    -1.515    sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X31Y76         FDRE                                         r  sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][0]/C

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.787ns  (logic 0.146ns (1.142%)  route 12.641ns (98.858%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         6.875     6.875    video_generator_inst/locked
    SLICE_X46Y89         LUT1 (Prop_lut1_I0_O)        0.146     7.021 r  video_generator_inst/VGA_HS_i_1/O
                         net (fo=253, routed)         5.766    12.787    sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/rsta
    SLICE_X28Y78         FDRE                                         r  sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        1.509    -1.511    sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    SLICE_X28Y78         FDRE                                         r  sprites[47].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_douta_pipe.gen_stage.douta_pipe_reg[0][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.598ns  (logic 0.000ns (0.000%)  route 0.598ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.598     0.598    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y19         RAMB36E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.917    -0.756    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y19         RAMB36E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.000ns (0.000%)  route 0.606ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.606     0.606    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y20         RAMB36E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.910    -0.763    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y20         RAMB36E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[2].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.733ns  (logic 0.000ns (0.000%)  route 0.733ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.733     0.733    sprites[2].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y21         RAMB36E1                                     r  sprites[2].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.909    -0.764    sprites[2].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y21         RAMB36E1                                     r  sprites[2].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.000ns (0.000%)  route 0.761ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.761     0.761    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y36         RAMB18E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.916    -0.757    sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y36         RAMB18E1                                     r  sprites[15].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG
                            (rising edge-triggered cell RAMB18E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.000ns (0.000%)  route 0.761ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.761     0.761    sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB18_X3Y37         RAMB18E1                                     r  sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.916    -0.757    sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X3Y37         RAMB18E1                                     r  sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_2/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.000ns (0.000%)  route 0.776ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.776     0.776    sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y22         RAMB36E1                                     r  sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.905    -0.768    sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y22         RAMB36E1                                     r  sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.000ns (0.000%)  route 0.820ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.820     0.820    sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y23         RAMB36E1                                     r  sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.901    -0.772    sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y23         RAMB36E1                                     r  sprites[16].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.000ns (0.000%)  route 0.851ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.851     0.851    sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y17         RAMB36E1                                     r  sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.914    -0.759    sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y17         RAMB36E1                                     r  sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.000ns (0.000%)  route 0.891ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.891     0.891    sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X2Y18         RAMB36E1                                     r  sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.909    -0.764    sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X2Y18         RAMB36E1                                     r  sprites[25].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK

Slack:                    inf
  Source:                 clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            sprites[20].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG
                            (rising edge-triggered cell RAMB36E1 clocked by video_clk_clock_generator  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.000ns (0.000%)  route 0.977ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.428ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  clock_generator_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=241, routed)         0.977     0.977    sprites[20].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/lopt
    RAMB36_X3Y16         RAMB36E1                                     r  sprites[20].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/RSTREGARSTREG  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock video_clk_clock_generator rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_generator_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_generator_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clock_generator_inst/inst/clk_in1_clock_generator
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clock_generator_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clock_generator_inst/inst/video_clk_clock_generator
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clock_generator_inst/inst/clkout1_buf/O
                         net (fo=2907, routed)        0.909    -0.764    sprites[20].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB36_X3Y16         RAMB36E1                                     r  sprites[20].sprite_inst/xmp_rom_wrapper_inst/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.gen_rd_a_synth_template.gen_rf_narrow_pipe.douta_reg_reg_1/CLKARDCLK





