
PCBv3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010cac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001d50  08010e40  08010e40  00020e40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012b90  08012b90  00030210  2**0
                  CONTENTS
  4 .ARM          00000008  08012b90  08012b90  00022b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012b98  08012b98  00030210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012b98  08012b98  00022b98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012b9c  08012b9c  00022b9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  08012ba0  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b8  20000210  08012db0  00030210  2**3
                  ALLOC
 10 ._user_heap_stack 00006000  20000ac8  08012db0  00030ac8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030210  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00030240  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015eb0  00000000  00000000  00030283  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038db  00000000  00000000  00046133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013a0  00000000  00000000  00049a10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f04  00000000  00000000  0004adb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001df24  00000000  00000000  0004bcb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ad3f  00000000  00000000  00069bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a8d51  00000000  00000000  00084917  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006bbc  00000000  00000000  0012d668  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00134224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010e24 	.word	0x08010e24

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	08010e24 	.word	0x08010e24

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <strcmp>:
 8000280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000284:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000288:	2a01      	cmp	r2, #1
 800028a:	bf28      	it	cs
 800028c:	429a      	cmpcs	r2, r3
 800028e:	d0f7      	beq.n	8000280 <strcmp>
 8000290:	1ad0      	subs	r0, r2, r3
 8000292:	4770      	bx	lr

08000294 <__aeabi_drsub>:
 8000294:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000298:	e002      	b.n	80002a0 <__adddf3>
 800029a:	bf00      	nop

0800029c <__aeabi_dsub>:
 800029c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002a0 <__adddf3>:
 80002a0:	b530      	push	{r4, r5, lr}
 80002a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002aa:	ea94 0f05 	teq	r4, r5
 80002ae:	bf08      	it	eq
 80002b0:	ea90 0f02 	teqeq	r0, r2
 80002b4:	bf1f      	itttt	ne
 80002b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c6:	f000 80e2 	beq.w	800048e <__adddf3+0x1ee>
 80002ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002d2:	bfb8      	it	lt
 80002d4:	426d      	neglt	r5, r5
 80002d6:	dd0c      	ble.n	80002f2 <__adddf3+0x52>
 80002d8:	442c      	add	r4, r5
 80002da:	ea80 0202 	eor.w	r2, r0, r2
 80002de:	ea81 0303 	eor.w	r3, r1, r3
 80002e2:	ea82 0000 	eor.w	r0, r2, r0
 80002e6:	ea83 0101 	eor.w	r1, r3, r1
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	2d36      	cmp	r5, #54	; 0x36
 80002f4:	bf88      	it	hi
 80002f6:	bd30      	pophi	{r4, r5, pc}
 80002f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000300:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000304:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x70>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000314:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000318:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x84>
 800031e:	4252      	negs	r2, r2
 8000320:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000324:	ea94 0f05 	teq	r4, r5
 8000328:	f000 80a7 	beq.w	800047a <__adddf3+0x1da>
 800032c:	f1a4 0401 	sub.w	r4, r4, #1
 8000330:	f1d5 0e20 	rsbs	lr, r5, #32
 8000334:	db0d      	blt.n	8000352 <__adddf3+0xb2>
 8000336:	fa02 fc0e 	lsl.w	ip, r2, lr
 800033a:	fa22 f205 	lsr.w	r2, r2, r5
 800033e:	1880      	adds	r0, r0, r2
 8000340:	f141 0100 	adc.w	r1, r1, #0
 8000344:	fa03 f20e 	lsl.w	r2, r3, lr
 8000348:	1880      	adds	r0, r0, r2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	4159      	adcs	r1, r3
 8000350:	e00e      	b.n	8000370 <__adddf3+0xd0>
 8000352:	f1a5 0520 	sub.w	r5, r5, #32
 8000356:	f10e 0e20 	add.w	lr, lr, #32
 800035a:	2a01      	cmp	r2, #1
 800035c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000360:	bf28      	it	cs
 8000362:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	18c0      	adds	r0, r0, r3
 800036c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000370:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000374:	d507      	bpl.n	8000386 <__adddf3+0xe6>
 8000376:	f04f 0e00 	mov.w	lr, #0
 800037a:	f1dc 0c00 	rsbs	ip, ip, #0
 800037e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000382:	eb6e 0101 	sbc.w	r1, lr, r1
 8000386:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800038a:	d31b      	bcc.n	80003c4 <__adddf3+0x124>
 800038c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000390:	d30c      	bcc.n	80003ac <__adddf3+0x10c>
 8000392:	0849      	lsrs	r1, r1, #1
 8000394:	ea5f 0030 	movs.w	r0, r0, rrx
 8000398:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800039c:	f104 0401 	add.w	r4, r4, #1
 80003a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a8:	f080 809a 	bcs.w	80004e0 <__adddf3+0x240>
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003b0:	bf08      	it	eq
 80003b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b6:	f150 0000 	adcs.w	r0, r0, #0
 80003ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003be:	ea41 0105 	orr.w	r1, r1, r5
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c8:	4140      	adcs	r0, r0
 80003ca:	eb41 0101 	adc.w	r1, r1, r1
 80003ce:	3c01      	subs	r4, #1
 80003d0:	bf28      	it	cs
 80003d2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d6:	d2e9      	bcs.n	80003ac <__adddf3+0x10c>
 80003d8:	f091 0f00 	teq	r1, #0
 80003dc:	bf04      	itt	eq
 80003de:	4601      	moveq	r1, r0
 80003e0:	2000      	moveq	r0, #0
 80003e2:	fab1 f381 	clz	r3, r1
 80003e6:	bf08      	it	eq
 80003e8:	3320      	addeq	r3, #32
 80003ea:	f1a3 030b 	sub.w	r3, r3, #11
 80003ee:	f1b3 0220 	subs.w	r2, r3, #32
 80003f2:	da0c      	bge.n	800040e <__adddf3+0x16e>
 80003f4:	320c      	adds	r2, #12
 80003f6:	dd08      	ble.n	800040a <__adddf3+0x16a>
 80003f8:	f102 0c14 	add.w	ip, r2, #20
 80003fc:	f1c2 020c 	rsb	r2, r2, #12
 8000400:	fa01 f00c 	lsl.w	r0, r1, ip
 8000404:	fa21 f102 	lsr.w	r1, r1, r2
 8000408:	e00c      	b.n	8000424 <__adddf3+0x184>
 800040a:	f102 0214 	add.w	r2, r2, #20
 800040e:	bfd8      	it	le
 8000410:	f1c2 0c20 	rsble	ip, r2, #32
 8000414:	fa01 f102 	lsl.w	r1, r1, r2
 8000418:	fa20 fc0c 	lsr.w	ip, r0, ip
 800041c:	bfdc      	itt	le
 800041e:	ea41 010c 	orrle.w	r1, r1, ip
 8000422:	4090      	lslle	r0, r2
 8000424:	1ae4      	subs	r4, r4, r3
 8000426:	bfa2      	ittt	ge
 8000428:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800042c:	4329      	orrge	r1, r5
 800042e:	bd30      	popge	{r4, r5, pc}
 8000430:	ea6f 0404 	mvn.w	r4, r4
 8000434:	3c1f      	subs	r4, #31
 8000436:	da1c      	bge.n	8000472 <__adddf3+0x1d2>
 8000438:	340c      	adds	r4, #12
 800043a:	dc0e      	bgt.n	800045a <__adddf3+0x1ba>
 800043c:	f104 0414 	add.w	r4, r4, #20
 8000440:	f1c4 0220 	rsb	r2, r4, #32
 8000444:	fa20 f004 	lsr.w	r0, r0, r4
 8000448:	fa01 f302 	lsl.w	r3, r1, r2
 800044c:	ea40 0003 	orr.w	r0, r0, r3
 8000450:	fa21 f304 	lsr.w	r3, r1, r4
 8000454:	ea45 0103 	orr.w	r1, r5, r3
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	f1c4 040c 	rsb	r4, r4, #12
 800045e:	f1c4 0220 	rsb	r2, r4, #32
 8000462:	fa20 f002 	lsr.w	r0, r0, r2
 8000466:	fa01 f304 	lsl.w	r3, r1, r4
 800046a:	ea40 0003 	orr.w	r0, r0, r3
 800046e:	4629      	mov	r1, r5
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	fa21 f004 	lsr.w	r0, r1, r4
 8000476:	4629      	mov	r1, r5
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f094 0f00 	teq	r4, #0
 800047e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000482:	bf06      	itte	eq
 8000484:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000488:	3401      	addeq	r4, #1
 800048a:	3d01      	subne	r5, #1
 800048c:	e74e      	b.n	800032c <__adddf3+0x8c>
 800048e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000492:	bf18      	it	ne
 8000494:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000498:	d029      	beq.n	80004ee <__adddf3+0x24e>
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	d005      	beq.n	80004b2 <__adddf3+0x212>
 80004a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004aa:	bf04      	itt	eq
 80004ac:	4619      	moveq	r1, r3
 80004ae:	4610      	moveq	r0, r2
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	ea91 0f03 	teq	r1, r3
 80004b6:	bf1e      	ittt	ne
 80004b8:	2100      	movne	r1, #0
 80004ba:	2000      	movne	r0, #0
 80004bc:	bd30      	popne	{r4, r5, pc}
 80004be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004c2:	d105      	bne.n	80004d0 <__adddf3+0x230>
 80004c4:	0040      	lsls	r0, r0, #1
 80004c6:	4149      	adcs	r1, r1
 80004c8:	bf28      	it	cs
 80004ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d4:	bf3c      	itt	cc
 80004d6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004da:	bd30      	popcc	{r4, r5, pc}
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004e0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e8:	f04f 0000 	mov.w	r0, #0
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f2:	bf1a      	itte	ne
 80004f4:	4619      	movne	r1, r3
 80004f6:	4610      	movne	r0, r2
 80004f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004fc:	bf1c      	itt	ne
 80004fe:	460b      	movne	r3, r1
 8000500:	4602      	movne	r2, r0
 8000502:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000506:	bf06      	itte	eq
 8000508:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800050c:	ea91 0f03 	teqeq	r1, r3
 8000510:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	bf00      	nop

08000518 <__aeabi_ui2d>:
 8000518:	f090 0f00 	teq	r0, #0
 800051c:	bf04      	itt	eq
 800051e:	2100      	moveq	r1, #0
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000528:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052c:	f04f 0500 	mov.w	r5, #0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e750      	b.n	80003d8 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_i2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800054c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000550:	bf48      	it	mi
 8000552:	4240      	negmi	r0, r0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e73e      	b.n	80003d8 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_f2d>:
 800055c:	0042      	lsls	r2, r0, #1
 800055e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000562:	ea4f 0131 	mov.w	r1, r1, rrx
 8000566:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800056a:	bf1f      	itttt	ne
 800056c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000570:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000574:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000578:	4770      	bxne	lr
 800057a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057e:	bf08      	it	eq
 8000580:	4770      	bxeq	lr
 8000582:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000586:	bf04      	itt	eq
 8000588:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000594:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000598:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800059c:	e71c      	b.n	80003d8 <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_ul2d>:
 80005a0:	ea50 0201 	orrs.w	r2, r0, r1
 80005a4:	bf08      	it	eq
 80005a6:	4770      	bxeq	lr
 80005a8:	b530      	push	{r4, r5, lr}
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	e00a      	b.n	80005c6 <__aeabi_l2d+0x16>

080005b0 <__aeabi_l2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005be:	d502      	bpl.n	80005c6 <__aeabi_l2d+0x16>
 80005c0:	4240      	negs	r0, r0
 80005c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ca:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d2:	f43f aed8 	beq.w	8000386 <__adddf3+0xe6>
 80005d6:	f04f 0203 	mov.w	r2, #3
 80005da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005de:	bf18      	it	ne
 80005e0:	3203      	addne	r2, #3
 80005e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e6:	bf18      	it	ne
 80005e8:	3203      	addne	r2, #3
 80005ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ee:	f1c2 0320 	rsb	r3, r2, #32
 80005f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fe:	ea40 000e 	orr.w	r0, r0, lr
 8000602:	fa21 f102 	lsr.w	r1, r1, r2
 8000606:	4414      	add	r4, r2
 8000608:	e6bd      	b.n	8000386 <__adddf3+0xe6>
 800060a:	bf00      	nop

0800060c <__aeabi_dmul>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000612:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000616:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061a:	bf1d      	ittte	ne
 800061c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000620:	ea94 0f0c 	teqne	r4, ip
 8000624:	ea95 0f0c 	teqne	r5, ip
 8000628:	f000 f8de 	bleq	80007e8 <__aeabi_dmul+0x1dc>
 800062c:	442c      	add	r4, r5
 800062e:	ea81 0603 	eor.w	r6, r1, r3
 8000632:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000636:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063e:	bf18      	it	ne
 8000640:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000644:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000648:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800064c:	d038      	beq.n	80006c0 <__aeabi_dmul+0xb4>
 800064e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000652:	f04f 0500 	mov.w	r5, #0
 8000656:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000662:	f04f 0600 	mov.w	r6, #0
 8000666:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066a:	f09c 0f00 	teq	ip, #0
 800066e:	bf18      	it	ne
 8000670:	f04e 0e01 	orrne.w	lr, lr, #1
 8000674:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000678:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800067c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000680:	d204      	bcs.n	800068c <__aeabi_dmul+0x80>
 8000682:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000686:	416d      	adcs	r5, r5
 8000688:	eb46 0606 	adc.w	r6, r6, r6
 800068c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000690:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000694:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000698:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800069c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a4:	bf88      	it	hi
 80006a6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006aa:	d81e      	bhi.n	80006ea <__aeabi_dmul+0xde>
 80006ac:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006b0:	bf08      	it	eq
 80006b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b6:	f150 0000 	adcs.w	r0, r0, #0
 80006ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c4:	ea46 0101 	orr.w	r1, r6, r1
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d4:	bfc2      	ittt	gt
 80006d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006de:	bd70      	popgt	{r4, r5, r6, pc}
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e4:	f04f 0e00 	mov.w	lr, #0
 80006e8:	3c01      	subs	r4, #1
 80006ea:	f300 80ab 	bgt.w	8000844 <__aeabi_dmul+0x238>
 80006ee:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006f2:	bfde      	ittt	le
 80006f4:	2000      	movle	r0, #0
 80006f6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006fa:	bd70      	pople	{r4, r5, r6, pc}
 80006fc:	f1c4 0400 	rsb	r4, r4, #0
 8000700:	3c20      	subs	r4, #32
 8000702:	da35      	bge.n	8000770 <__aeabi_dmul+0x164>
 8000704:	340c      	adds	r4, #12
 8000706:	dc1b      	bgt.n	8000740 <__aeabi_dmul+0x134>
 8000708:	f104 0414 	add.w	r4, r4, #20
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f305 	lsl.w	r3, r0, r5
 8000714:	fa20 f004 	lsr.w	r0, r0, r4
 8000718:	fa01 f205 	lsl.w	r2, r1, r5
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000724:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000728:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800072c:	fa21 f604 	lsr.w	r6, r1, r4
 8000730:	eb42 0106 	adc.w	r1, r2, r6
 8000734:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000738:	bf08      	it	eq
 800073a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073e:	bd70      	pop	{r4, r5, r6, pc}
 8000740:	f1c4 040c 	rsb	r4, r4, #12
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f304 	lsl.w	r3, r0, r4
 800074c:	fa20 f005 	lsr.w	r0, r0, r5
 8000750:	fa01 f204 	lsl.w	r2, r1, r4
 8000754:	ea40 0002 	orr.w	r0, r0, r2
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	f141 0100 	adc.w	r1, r1, #0
 8000764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000768:	bf08      	it	eq
 800076a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076e:	bd70      	pop	{r4, r5, r6, pc}
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f205 	lsl.w	r2, r0, r5
 8000778:	ea4e 0e02 	orr.w	lr, lr, r2
 800077c:	fa20 f304 	lsr.w	r3, r0, r4
 8000780:	fa01 f205 	lsl.w	r2, r1, r5
 8000784:	ea43 0302 	orr.w	r3, r3, r2
 8000788:	fa21 f004 	lsr.w	r0, r1, r4
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000790:	fa21 f204 	lsr.w	r2, r1, r4
 8000794:	ea20 0002 	bic.w	r0, r0, r2
 8000798:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800079c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a0:	bf08      	it	eq
 80007a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a6:	bd70      	pop	{r4, r5, r6, pc}
 80007a8:	f094 0f00 	teq	r4, #0
 80007ac:	d10f      	bne.n	80007ce <__aeabi_dmul+0x1c2>
 80007ae:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007b2:	0040      	lsls	r0, r0, #1
 80007b4:	eb41 0101 	adc.w	r1, r1, r1
 80007b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007bc:	bf08      	it	eq
 80007be:	3c01      	subeq	r4, #1
 80007c0:	d0f7      	beq.n	80007b2 <__aeabi_dmul+0x1a6>
 80007c2:	ea41 0106 	orr.w	r1, r1, r6
 80007c6:	f095 0f00 	teq	r5, #0
 80007ca:	bf18      	it	ne
 80007cc:	4770      	bxne	lr
 80007ce:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007d2:	0052      	lsls	r2, r2, #1
 80007d4:	eb43 0303 	adc.w	r3, r3, r3
 80007d8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3d01      	subeq	r5, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1c6>
 80007e2:	ea43 0306 	orr.w	r3, r3, r6
 80007e6:	4770      	bx	lr
 80007e8:	ea94 0f0c 	teq	r4, ip
 80007ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f0:	bf18      	it	ne
 80007f2:	ea95 0f0c 	teqne	r5, ip
 80007f6:	d00c      	beq.n	8000812 <__aeabi_dmul+0x206>
 80007f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fc:	bf18      	it	ne
 80007fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000802:	d1d1      	bne.n	80007a8 <__aeabi_dmul+0x19c>
 8000804:	ea81 0103 	eor.w	r1, r1, r3
 8000808:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000816:	bf06      	itte	eq
 8000818:	4610      	moveq	r0, r2
 800081a:	4619      	moveq	r1, r3
 800081c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000820:	d019      	beq.n	8000856 <__aeabi_dmul+0x24a>
 8000822:	ea94 0f0c 	teq	r4, ip
 8000826:	d102      	bne.n	800082e <__aeabi_dmul+0x222>
 8000828:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800082c:	d113      	bne.n	8000856 <__aeabi_dmul+0x24a>
 800082e:	ea95 0f0c 	teq	r5, ip
 8000832:	d105      	bne.n	8000840 <__aeabi_dmul+0x234>
 8000834:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000838:	bf1c      	itt	ne
 800083a:	4610      	movne	r0, r2
 800083c:	4619      	movne	r1, r3
 800083e:	d10a      	bne.n	8000856 <__aeabi_dmul+0x24a>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800085a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085e:	bd70      	pop	{r4, r5, r6, pc}

08000860 <__aeabi_ddiv>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000866:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800086a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086e:	bf1d      	ittte	ne
 8000870:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000874:	ea94 0f0c 	teqne	r4, ip
 8000878:	ea95 0f0c 	teqne	r5, ip
 800087c:	f000 f8a7 	bleq	80009ce <__aeabi_ddiv+0x16e>
 8000880:	eba4 0405 	sub.w	r4, r4, r5
 8000884:	ea81 0e03 	eor.w	lr, r1, r3
 8000888:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800088c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000890:	f000 8088 	beq.w	80009a4 <__aeabi_ddiv+0x144>
 8000894:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000898:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800089c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b8:	429d      	cmp	r5, r3
 80008ba:	bf08      	it	eq
 80008bc:	4296      	cmpeq	r6, r2
 80008be:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008c2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c6:	d202      	bcs.n	80008ce <__aeabi_ddiv+0x6e>
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	1ab6      	subs	r6, r6, r2
 80008d0:	eb65 0503 	sbc.w	r5, r5, r3
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008de:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000902:	bf22      	ittt	cs
 8000904:	1ab6      	subcs	r6, r6, r2
 8000906:	4675      	movcs	r5, lr
 8000908:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	ebb6 0e02 	subs.w	lr, r6, r2
 8000916:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091a:	bf22      	ittt	cs
 800091c:	1ab6      	subcs	r6, r6, r2
 800091e:	4675      	movcs	r5, lr
 8000920:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800093c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000940:	d018      	beq.n	8000974 <__aeabi_ddiv+0x114>
 8000942:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000946:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000952:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000956:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095e:	d1c0      	bne.n	80008e2 <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	d10b      	bne.n	800097e <__aeabi_ddiv+0x11e>
 8000966:	ea41 0100 	orr.w	r1, r1, r0
 800096a:	f04f 0000 	mov.w	r0, #0
 800096e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000972:	e7b6      	b.n	80008e2 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000978:	bf04      	itt	eq
 800097a:	4301      	orreq	r1, r0
 800097c:	2000      	moveq	r0, #0
 800097e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000982:	bf88      	it	hi
 8000984:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000988:	f63f aeaf 	bhi.w	80006ea <__aeabi_dmul+0xde>
 800098c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000990:	bf04      	itt	eq
 8000992:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000996:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099a:	f150 0000 	adcs.w	r0, r0, #0
 800099e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
 80009a4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b0:	bfc2      	ittt	gt
 80009b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ba:	bd70      	popgt	{r4, r5, r6, pc}
 80009bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009c0:	f04f 0e00 	mov.w	lr, #0
 80009c4:	3c01      	subs	r4, #1
 80009c6:	e690      	b.n	80006ea <__aeabi_dmul+0xde>
 80009c8:	ea45 0e06 	orr.w	lr, r5, r6
 80009cc:	e68d      	b.n	80006ea <__aeabi_dmul+0xde>
 80009ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d2:	ea94 0f0c 	teq	r4, ip
 80009d6:	bf08      	it	eq
 80009d8:	ea95 0f0c 	teqeq	r5, ip
 80009dc:	f43f af3b 	beq.w	8000856 <__aeabi_dmul+0x24a>
 80009e0:	ea94 0f0c 	teq	r4, ip
 80009e4:	d10a      	bne.n	80009fc <__aeabi_ddiv+0x19c>
 80009e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ea:	f47f af34 	bne.w	8000856 <__aeabi_dmul+0x24a>
 80009ee:	ea95 0f0c 	teq	r5, ip
 80009f2:	f47f af25 	bne.w	8000840 <__aeabi_dmul+0x234>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e72c      	b.n	8000856 <__aeabi_dmul+0x24a>
 80009fc:	ea95 0f0c 	teq	r5, ip
 8000a00:	d106      	bne.n	8000a10 <__aeabi_ddiv+0x1b0>
 8000a02:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a06:	f43f aefd 	beq.w	8000804 <__aeabi_dmul+0x1f8>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e722      	b.n	8000856 <__aeabi_dmul+0x24a>
 8000a10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1a:	f47f aec5 	bne.w	80007a8 <__aeabi_dmul+0x19c>
 8000a1e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a22:	f47f af0d 	bne.w	8000840 <__aeabi_dmul+0x234>
 8000a26:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2a:	f47f aeeb 	bne.w	8000804 <__aeabi_dmul+0x1f8>
 8000a2e:	e712      	b.n	8000856 <__aeabi_dmul+0x24a>

08000a30 <__gedf2>:
 8000a30:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a34:	e006      	b.n	8000a44 <__cmpdf2+0x4>
 8000a36:	bf00      	nop

08000a38 <__ledf2>:
 8000a38:	f04f 0c01 	mov.w	ip, #1
 8000a3c:	e002      	b.n	8000a44 <__cmpdf2+0x4>
 8000a3e:	bf00      	nop

08000a40 <__cmpdf2>:
 8000a40:	f04f 0c01 	mov.w	ip, #1
 8000a44:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a48:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	bf18      	it	ne
 8000a56:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a5a:	d01b      	beq.n	8000a94 <__cmpdf2+0x54>
 8000a5c:	b001      	add	sp, #4
 8000a5e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a62:	bf0c      	ite	eq
 8000a64:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a68:	ea91 0f03 	teqne	r1, r3
 8000a6c:	bf02      	ittt	eq
 8000a6e:	ea90 0f02 	teqeq	r0, r2
 8000a72:	2000      	moveq	r0, #0
 8000a74:	4770      	bxeq	lr
 8000a76:	f110 0f00 	cmn.w	r0, #0
 8000a7a:	ea91 0f03 	teq	r1, r3
 8000a7e:	bf58      	it	pl
 8000a80:	4299      	cmppl	r1, r3
 8000a82:	bf08      	it	eq
 8000a84:	4290      	cmpeq	r0, r2
 8000a86:	bf2c      	ite	cs
 8000a88:	17d8      	asrcs	r0, r3, #31
 8000a8a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8e:	f040 0001 	orr.w	r0, r0, #1
 8000a92:	4770      	bx	lr
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__cmpdf2+0x64>
 8000a9e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aa2:	d107      	bne.n	8000ab4 <__cmpdf2+0x74>
 8000aa4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	d1d6      	bne.n	8000a5c <__cmpdf2+0x1c>
 8000aae:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ab2:	d0d3      	beq.n	8000a5c <__cmpdf2+0x1c>
 8000ab4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop

08000abc <__aeabi_cdrcmple>:
 8000abc:	4684      	mov	ip, r0
 8000abe:	4610      	mov	r0, r2
 8000ac0:	4662      	mov	r2, ip
 8000ac2:	468c      	mov	ip, r1
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4663      	mov	r3, ip
 8000ac8:	e000      	b.n	8000acc <__aeabi_cdcmpeq>
 8000aca:	bf00      	nop

08000acc <__aeabi_cdcmpeq>:
 8000acc:	b501      	push	{r0, lr}
 8000ace:	f7ff ffb7 	bl	8000a40 <__cmpdf2>
 8000ad2:	2800      	cmp	r0, #0
 8000ad4:	bf48      	it	mi
 8000ad6:	f110 0f00 	cmnmi.w	r0, #0
 8000ada:	bd01      	pop	{r0, pc}

08000adc <__aeabi_dcmpeq>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff fff4 	bl	8000acc <__aeabi_cdcmpeq>
 8000ae4:	bf0c      	ite	eq
 8000ae6:	2001      	moveq	r0, #1
 8000ae8:	2000      	movne	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmplt>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffea 	bl	8000acc <__aeabi_cdcmpeq>
 8000af8:	bf34      	ite	cc
 8000afa:	2001      	movcc	r0, #1
 8000afc:	2000      	movcs	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmple>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffe0 	bl	8000acc <__aeabi_cdcmpeq>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpge>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffce 	bl	8000abc <__aeabi_cdrcmple>
 8000b20:	bf94      	ite	ls
 8000b22:	2001      	movls	r0, #1
 8000b24:	2000      	movhi	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpgt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffc4 	bl	8000abc <__aeabi_cdrcmple>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmpun>:
 8000b40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b48:	d102      	bne.n	8000b50 <__aeabi_dcmpun+0x10>
 8000b4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4e:	d10a      	bne.n	8000b66 <__aeabi_dcmpun+0x26>
 8000b50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b58:	d102      	bne.n	8000b60 <__aeabi_dcmpun+0x20>
 8000b5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5e:	d102      	bne.n	8000b66 <__aeabi_dcmpun+0x26>
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	f04f 0001 	mov.w	r0, #1
 8000b6a:	4770      	bx	lr

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2uiz>:
 8000bbc:	004a      	lsls	r2, r1, #1
 8000bbe:	d211      	bcs.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc4:	d211      	bcs.n	8000bea <__aeabi_d2uiz+0x2e>
 8000bc6:	d50d      	bpl.n	8000be4 <__aeabi_d2uiz+0x28>
 8000bc8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bcc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bd0:	d40e      	bmi.n	8000bf0 <__aeabi_d2uiz+0x34>
 8000bd2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bda:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	4770      	bx	lr
 8000be4:	f04f 0000 	mov.w	r0, #0
 8000be8:	4770      	bx	lr
 8000bea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bee:	d102      	bne.n	8000bf6 <__aeabi_d2uiz+0x3a>
 8000bf0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf4:	4770      	bx	lr
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	4770      	bx	lr

08000bfc <__aeabi_d2f>:
 8000bfc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c00:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c04:	bf24      	itt	cs
 8000c06:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c0a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0e:	d90d      	bls.n	8000c2c <__aeabi_d2f+0x30>
 8000c10:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c14:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c18:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c1c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c20:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c24:	bf08      	it	eq
 8000c26:	f020 0001 	biceq.w	r0, r0, #1
 8000c2a:	4770      	bx	lr
 8000c2c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c30:	d121      	bne.n	8000c76 <__aeabi_d2f+0x7a>
 8000c32:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c36:	bfbc      	itt	lt
 8000c38:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	4770      	bxlt	lr
 8000c3e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c42:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c46:	f1c2 0218 	rsb	r2, r2, #24
 8000c4a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c52:	fa20 f002 	lsr.w	r0, r0, r2
 8000c56:	bf18      	it	ne
 8000c58:	f040 0001 	orrne.w	r0, r0, #1
 8000c5c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c60:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c64:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c68:	ea40 000c 	orr.w	r0, r0, ip
 8000c6c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c70:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c74:	e7cc      	b.n	8000c10 <__aeabi_d2f+0x14>
 8000c76:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c7a:	d107      	bne.n	8000c8c <__aeabi_d2f+0x90>
 8000c7c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c80:	bf1e      	ittt	ne
 8000c82:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c86:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c8a:	4770      	bxne	lr
 8000c8c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop

08000c9c <__aeabi_uldivmod>:
 8000c9c:	b953      	cbnz	r3, 8000cb4 <__aeabi_uldivmod+0x18>
 8000c9e:	b94a      	cbnz	r2, 8000cb4 <__aeabi_uldivmod+0x18>
 8000ca0:	2900      	cmp	r1, #0
 8000ca2:	bf08      	it	eq
 8000ca4:	2800      	cmpeq	r0, #0
 8000ca6:	bf1c      	itt	ne
 8000ca8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cac:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cb0:	f000 b9a6 	b.w	8001000 <__aeabi_idiv0>
 8000cb4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cbc:	f000 f83c 	bl	8000d38 <__udivmoddi4>
 8000cc0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc8:	b004      	add	sp, #16
 8000cca:	4770      	bx	lr

08000ccc <__aeabi_d2lz>:
 8000ccc:	b538      	push	{r3, r4, r5, lr}
 8000cce:	2200      	movs	r2, #0
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	4604      	mov	r4, r0
 8000cd4:	460d      	mov	r5, r1
 8000cd6:	f7ff ff0b 	bl	8000af0 <__aeabi_dcmplt>
 8000cda:	b928      	cbnz	r0, 8000ce8 <__aeabi_d2lz+0x1c>
 8000cdc:	4620      	mov	r0, r4
 8000cde:	4629      	mov	r1, r5
 8000ce0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce4:	f000 b80a 	b.w	8000cfc <__aeabi_d2ulz>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cee:	f000 f805 	bl	8000cfc <__aeabi_d2ulz>
 8000cf2:	4240      	negs	r0, r0
 8000cf4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf8:	bd38      	pop	{r3, r4, r5, pc}
 8000cfa:	bf00      	nop

08000cfc <__aeabi_d2ulz>:
 8000cfc:	b5d0      	push	{r4, r6, r7, lr}
 8000cfe:	4b0c      	ldr	r3, [pc, #48]	; (8000d30 <__aeabi_d2ulz+0x34>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	4606      	mov	r6, r0
 8000d04:	460f      	mov	r7, r1
 8000d06:	f7ff fc81 	bl	800060c <__aeabi_dmul>
 8000d0a:	f7ff ff57 	bl	8000bbc <__aeabi_d2uiz>
 8000d0e:	4604      	mov	r4, r0
 8000d10:	f7ff fc02 	bl	8000518 <__aeabi_ui2d>
 8000d14:	4b07      	ldr	r3, [pc, #28]	; (8000d34 <__aeabi_d2ulz+0x38>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	f7ff fc78 	bl	800060c <__aeabi_dmul>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	460b      	mov	r3, r1
 8000d20:	4630      	mov	r0, r6
 8000d22:	4639      	mov	r1, r7
 8000d24:	f7ff faba 	bl	800029c <__aeabi_dsub>
 8000d28:	f7ff ff48 	bl	8000bbc <__aeabi_d2uiz>
 8000d2c:	4621      	mov	r1, r4
 8000d2e:	bdd0      	pop	{r4, r6, r7, pc}
 8000d30:	3df00000 	.word	0x3df00000
 8000d34:	41f00000 	.word	0x41f00000

08000d38 <__udivmoddi4>:
 8000d38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d3c:	9e08      	ldr	r6, [sp, #32]
 8000d3e:	460d      	mov	r5, r1
 8000d40:	4604      	mov	r4, r0
 8000d42:	460f      	mov	r7, r1
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d14a      	bne.n	8000dde <__udivmoddi4+0xa6>
 8000d48:	428a      	cmp	r2, r1
 8000d4a:	4694      	mov	ip, r2
 8000d4c:	d965      	bls.n	8000e1a <__udivmoddi4+0xe2>
 8000d4e:	fab2 f382 	clz	r3, r2
 8000d52:	b143      	cbz	r3, 8000d66 <__udivmoddi4+0x2e>
 8000d54:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d58:	f1c3 0220 	rsb	r2, r3, #32
 8000d5c:	409f      	lsls	r7, r3
 8000d5e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d62:	4317      	orrs	r7, r2
 8000d64:	409c      	lsls	r4, r3
 8000d66:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d6a:	fa1f f58c 	uxth.w	r5, ip
 8000d6e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d72:	0c22      	lsrs	r2, r4, #16
 8000d74:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d78:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d7c:	fb01 f005 	mul.w	r0, r1, r5
 8000d80:	4290      	cmp	r0, r2
 8000d82:	d90a      	bls.n	8000d9a <__udivmoddi4+0x62>
 8000d84:	eb1c 0202 	adds.w	r2, ip, r2
 8000d88:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000d8c:	f080 811c 	bcs.w	8000fc8 <__udivmoddi4+0x290>
 8000d90:	4290      	cmp	r0, r2
 8000d92:	f240 8119 	bls.w	8000fc8 <__udivmoddi4+0x290>
 8000d96:	3902      	subs	r1, #2
 8000d98:	4462      	add	r2, ip
 8000d9a:	1a12      	subs	r2, r2, r0
 8000d9c:	b2a4      	uxth	r4, r4
 8000d9e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000da2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000daa:	fb00 f505 	mul.w	r5, r0, r5
 8000dae:	42a5      	cmp	r5, r4
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x90>
 8000db2:	eb1c 0404 	adds.w	r4, ip, r4
 8000db6:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dba:	f080 8107 	bcs.w	8000fcc <__udivmoddi4+0x294>
 8000dbe:	42a5      	cmp	r5, r4
 8000dc0:	f240 8104 	bls.w	8000fcc <__udivmoddi4+0x294>
 8000dc4:	4464      	add	r4, ip
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dcc:	1b64      	subs	r4, r4, r5
 8000dce:	2100      	movs	r1, #0
 8000dd0:	b11e      	cbz	r6, 8000dda <__udivmoddi4+0xa2>
 8000dd2:	40dc      	lsrs	r4, r3
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	e9c6 4300 	strd	r4, r3, [r6]
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d908      	bls.n	8000df4 <__udivmoddi4+0xbc>
 8000de2:	2e00      	cmp	r6, #0
 8000de4:	f000 80ed 	beq.w	8000fc2 <__udivmoddi4+0x28a>
 8000de8:	2100      	movs	r1, #0
 8000dea:	e9c6 0500 	strd	r0, r5, [r6]
 8000dee:	4608      	mov	r0, r1
 8000df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df4:	fab3 f183 	clz	r1, r3
 8000df8:	2900      	cmp	r1, #0
 8000dfa:	d149      	bne.n	8000e90 <__udivmoddi4+0x158>
 8000dfc:	42ab      	cmp	r3, r5
 8000dfe:	d302      	bcc.n	8000e06 <__udivmoddi4+0xce>
 8000e00:	4282      	cmp	r2, r0
 8000e02:	f200 80f8 	bhi.w	8000ff6 <__udivmoddi4+0x2be>
 8000e06:	1a84      	subs	r4, r0, r2
 8000e08:	eb65 0203 	sbc.w	r2, r5, r3
 8000e0c:	2001      	movs	r0, #1
 8000e0e:	4617      	mov	r7, r2
 8000e10:	2e00      	cmp	r6, #0
 8000e12:	d0e2      	beq.n	8000dda <__udivmoddi4+0xa2>
 8000e14:	e9c6 4700 	strd	r4, r7, [r6]
 8000e18:	e7df      	b.n	8000dda <__udivmoddi4+0xa2>
 8000e1a:	b902      	cbnz	r2, 8000e1e <__udivmoddi4+0xe6>
 8000e1c:	deff      	udf	#255	; 0xff
 8000e1e:	fab2 f382 	clz	r3, r2
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	f040 8090 	bne.w	8000f48 <__udivmoddi4+0x210>
 8000e28:	1a8a      	subs	r2, r1, r2
 8000e2a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e2e:	fa1f fe8c 	uxth.w	lr, ip
 8000e32:	2101      	movs	r1, #1
 8000e34:	fbb2 f5f7 	udiv	r5, r2, r7
 8000e38:	fb07 2015 	mls	r0, r7, r5, r2
 8000e3c:	0c22      	lsrs	r2, r4, #16
 8000e3e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e42:	fb0e f005 	mul.w	r0, lr, r5
 8000e46:	4290      	cmp	r0, r2
 8000e48:	d908      	bls.n	8000e5c <__udivmoddi4+0x124>
 8000e4a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e4e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e52:	d202      	bcs.n	8000e5a <__udivmoddi4+0x122>
 8000e54:	4290      	cmp	r0, r2
 8000e56:	f200 80cb 	bhi.w	8000ff0 <__udivmoddi4+0x2b8>
 8000e5a:	4645      	mov	r5, r8
 8000e5c:	1a12      	subs	r2, r2, r0
 8000e5e:	b2a4      	uxth	r4, r4
 8000e60:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e64:	fb07 2210 	mls	r2, r7, r0, r2
 8000e68:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e6c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e70:	45a6      	cmp	lr, r4
 8000e72:	d908      	bls.n	8000e86 <__udivmoddi4+0x14e>
 8000e74:	eb1c 0404 	adds.w	r4, ip, r4
 8000e78:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000e7c:	d202      	bcs.n	8000e84 <__udivmoddi4+0x14c>
 8000e7e:	45a6      	cmp	lr, r4
 8000e80:	f200 80bb 	bhi.w	8000ffa <__udivmoddi4+0x2c2>
 8000e84:	4610      	mov	r0, r2
 8000e86:	eba4 040e 	sub.w	r4, r4, lr
 8000e8a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e8e:	e79f      	b.n	8000dd0 <__udivmoddi4+0x98>
 8000e90:	f1c1 0720 	rsb	r7, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e9e:	fa05 f401 	lsl.w	r4, r5, r1
 8000ea2:	fa20 f307 	lsr.w	r3, r0, r7
 8000ea6:	40fd      	lsrs	r5, r7
 8000ea8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fbb5 f8f9 	udiv	r8, r5, r9
 8000eb2:	fa1f fe8c 	uxth.w	lr, ip
 8000eb6:	fb09 5518 	mls	r5, r9, r8, r5
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000ec0:	fb08 f50e 	mul.w	r5, r8, lr
 8000ec4:	42a5      	cmp	r5, r4
 8000ec6:	fa02 f201 	lsl.w	r2, r2, r1
 8000eca:	fa00 f001 	lsl.w	r0, r0, r1
 8000ece:	d90b      	bls.n	8000ee8 <__udivmoddi4+0x1b0>
 8000ed0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ed4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ed8:	f080 8088 	bcs.w	8000fec <__udivmoddi4+0x2b4>
 8000edc:	42a5      	cmp	r5, r4
 8000ede:	f240 8085 	bls.w	8000fec <__udivmoddi4+0x2b4>
 8000ee2:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee6:	4464      	add	r4, ip
 8000ee8:	1b64      	subs	r4, r4, r5
 8000eea:	b29d      	uxth	r5, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000ef8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000efc:	45a6      	cmp	lr, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1da>
 8000f00:	eb1c 0404 	adds.w	r4, ip, r4
 8000f04:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000f08:	d26c      	bcs.n	8000fe4 <__udivmoddi4+0x2ac>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	d96a      	bls.n	8000fe4 <__udivmoddi4+0x2ac>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	4464      	add	r4, ip
 8000f12:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f16:	fba3 9502 	umull	r9, r5, r3, r2
 8000f1a:	eba4 040e 	sub.w	r4, r4, lr
 8000f1e:	42ac      	cmp	r4, r5
 8000f20:	46c8      	mov	r8, r9
 8000f22:	46ae      	mov	lr, r5
 8000f24:	d356      	bcc.n	8000fd4 <__udivmoddi4+0x29c>
 8000f26:	d053      	beq.n	8000fd0 <__udivmoddi4+0x298>
 8000f28:	b156      	cbz	r6, 8000f40 <__udivmoddi4+0x208>
 8000f2a:	ebb0 0208 	subs.w	r2, r0, r8
 8000f2e:	eb64 040e 	sbc.w	r4, r4, lr
 8000f32:	fa04 f707 	lsl.w	r7, r4, r7
 8000f36:	40ca      	lsrs	r2, r1
 8000f38:	40cc      	lsrs	r4, r1
 8000f3a:	4317      	orrs	r7, r2
 8000f3c:	e9c6 7400 	strd	r7, r4, [r6]
 8000f40:	4618      	mov	r0, r3
 8000f42:	2100      	movs	r1, #0
 8000f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f48:	f1c3 0120 	rsb	r1, r3, #32
 8000f4c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f50:	fa20 f201 	lsr.w	r2, r0, r1
 8000f54:	fa25 f101 	lsr.w	r1, r5, r1
 8000f58:	409d      	lsls	r5, r3
 8000f5a:	432a      	orrs	r2, r5
 8000f5c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f60:	fa1f fe8c 	uxth.w	lr, ip
 8000f64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f68:	fb07 1510 	mls	r5, r7, r0, r1
 8000f6c:	0c11      	lsrs	r1, r2, #16
 8000f6e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f72:	fb00 f50e 	mul.w	r5, r0, lr
 8000f76:	428d      	cmp	r5, r1
 8000f78:	fa04 f403 	lsl.w	r4, r4, r3
 8000f7c:	d908      	bls.n	8000f90 <__udivmoddi4+0x258>
 8000f7e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f82:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f86:	d22f      	bcs.n	8000fe8 <__udivmoddi4+0x2b0>
 8000f88:	428d      	cmp	r5, r1
 8000f8a:	d92d      	bls.n	8000fe8 <__udivmoddi4+0x2b0>
 8000f8c:	3802      	subs	r0, #2
 8000f8e:	4461      	add	r1, ip
 8000f90:	1b49      	subs	r1, r1, r5
 8000f92:	b292      	uxth	r2, r2
 8000f94:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f98:	fb07 1115 	mls	r1, r7, r5, r1
 8000f9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fa0:	fb05 f10e 	mul.w	r1, r5, lr
 8000fa4:	4291      	cmp	r1, r2
 8000fa6:	d908      	bls.n	8000fba <__udivmoddi4+0x282>
 8000fa8:	eb1c 0202 	adds.w	r2, ip, r2
 8000fac:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000fb0:	d216      	bcs.n	8000fe0 <__udivmoddi4+0x2a8>
 8000fb2:	4291      	cmp	r1, r2
 8000fb4:	d914      	bls.n	8000fe0 <__udivmoddi4+0x2a8>
 8000fb6:	3d02      	subs	r5, #2
 8000fb8:	4462      	add	r2, ip
 8000fba:	1a52      	subs	r2, r2, r1
 8000fbc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000fc0:	e738      	b.n	8000e34 <__udivmoddi4+0xfc>
 8000fc2:	4631      	mov	r1, r6
 8000fc4:	4630      	mov	r0, r6
 8000fc6:	e708      	b.n	8000dda <__udivmoddi4+0xa2>
 8000fc8:	4639      	mov	r1, r7
 8000fca:	e6e6      	b.n	8000d9a <__udivmoddi4+0x62>
 8000fcc:	4610      	mov	r0, r2
 8000fce:	e6fb      	b.n	8000dc8 <__udivmoddi4+0x90>
 8000fd0:	4548      	cmp	r0, r9
 8000fd2:	d2a9      	bcs.n	8000f28 <__udivmoddi4+0x1f0>
 8000fd4:	ebb9 0802 	subs.w	r8, r9, r2
 8000fd8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000fdc:	3b01      	subs	r3, #1
 8000fde:	e7a3      	b.n	8000f28 <__udivmoddi4+0x1f0>
 8000fe0:	4645      	mov	r5, r8
 8000fe2:	e7ea      	b.n	8000fba <__udivmoddi4+0x282>
 8000fe4:	462b      	mov	r3, r5
 8000fe6:	e794      	b.n	8000f12 <__udivmoddi4+0x1da>
 8000fe8:	4640      	mov	r0, r8
 8000fea:	e7d1      	b.n	8000f90 <__udivmoddi4+0x258>
 8000fec:	46d0      	mov	r8, sl
 8000fee:	e77b      	b.n	8000ee8 <__udivmoddi4+0x1b0>
 8000ff0:	3d02      	subs	r5, #2
 8000ff2:	4462      	add	r2, ip
 8000ff4:	e732      	b.n	8000e5c <__udivmoddi4+0x124>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e70a      	b.n	8000e10 <__udivmoddi4+0xd8>
 8000ffa:	4464      	add	r4, ip
 8000ffc:	3802      	subs	r0, #2
 8000ffe:	e742      	b.n	8000e86 <__udivmoddi4+0x14e>

08001000 <__aeabi_idiv0>:
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <get_lat>:

/*
 * Function to extract latitude from a NMEA GGA sentence
 */
double get_lat(char *gga)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b0a6      	sub	sp, #152	; 0x98
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
	double latitude = 0.0;
 800100c:	f04f 0200 	mov.w	r2, #0
 8001010:	f04f 0300 	mov.w	r3, #0
 8001014:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90

	// Create a copy of the input string to avoid modifying the original
	char gga_cpy[128];
	strncpy(gga_cpy, gga, 128);
 8001018:	f107 030c 	add.w	r3, r7, #12
 800101c:	2280      	movs	r2, #128	; 0x80
 800101e:	6879      	ldr	r1, [r7, #4]
 8001020:	4618      	mov	r0, r3
 8001022:	f00b f8e6 	bl	800c1f2 <strncpy>

	// Use strtok to tokenize the copied string using ","
	char *token = strtok(gga_cpy, ",");
 8001026:	f107 030c 	add.w	r3, r7, #12
 800102a:	4919      	ldr	r1, [pc, #100]	; (8001090 <get_lat+0x8c>)
 800102c:	4618      	mov	r0, r3
 800102e:	f00b f8f3 	bl	800c218 <strtok>
 8001032:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c

	// Iterate through the tokens
	while (token != NULL)
 8001036:	e01b      	b.n	8001070 <get_lat+0x6c>
	{
		// Check if the token is "N" (North) or "S" (South)
		if ((strcmp(token, "N") == 0) || (strcmp(token, "S") == 0))
 8001038:	4916      	ldr	r1, [pc, #88]	; (8001094 <get_lat+0x90>)
 800103a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800103e:	f7ff f91f 	bl	8000280 <strcmp>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d017      	beq.n	8001078 <get_lat+0x74>
 8001048:	4913      	ldr	r1, [pc, #76]	; (8001098 <get_lat+0x94>)
 800104a:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800104e:	f7ff f917 	bl	8000280 <strcmp>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d00f      	beq.n	8001078 <get_lat+0x74>
			break;
		}
		else
		{
			// Convert the token to a floating-point number
			latitude = atof(token);
 8001058:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800105c:	f009 f9f1 	bl	800a442 <atof>
 8001060:	ed87 0b24 	vstr	d0, [r7, #144]	; 0x90
		}
		// Move to the next token
		token = strtok(NULL, ",");
 8001064:	490a      	ldr	r1, [pc, #40]	; (8001090 <get_lat+0x8c>)
 8001066:	2000      	movs	r0, #0
 8001068:	f00b f8d6 	bl	800c218 <strtok>
 800106c:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	while (token != NULL)
 8001070:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001074:	2b00      	cmp	r3, #0
 8001076:	d1df      	bne.n	8001038 <get_lat+0x34>
	}

		return latitude;
 8001078:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800107c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001080:	eeb0 0a47 	vmov.f32	s0, s14
 8001084:	eef0 0a67 	vmov.f32	s1, s15
 8001088:	3798      	adds	r7, #152	; 0x98
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	08010e40 	.word	0x08010e40
 8001094:	08010e44 	.word	0x08010e44
 8001098:	08010e48 	.word	0x08010e48

0800109c <get_lon>:

/*
 * Function to extract longitude from a NMEA GGA sentence
 */
double get_lon(char *gga)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b0a6      	sub	sp, #152	; 0x98
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
	double longitude = 0.0;
 80010a4:	f04f 0200 	mov.w	r2, #0
 80010a8:	f04f 0300 	mov.w	r3, #0
 80010ac:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90

	// Create a copy of the input string to avoid modifying the original
	char gga_cpy[128];
	strncpy(gga_cpy, gga, 128);
 80010b0:	f107 030c 	add.w	r3, r7, #12
 80010b4:	2280      	movs	r2, #128	; 0x80
 80010b6:	6879      	ldr	r1, [r7, #4]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f00b f89a 	bl	800c1f2 <strncpy>

	// Use strtok to tokenize the copied string using ","
	char *token = strtok(gga_cpy, ",");
 80010be:	f107 030c 	add.w	r3, r7, #12
 80010c2:	4919      	ldr	r1, [pc, #100]	; (8001128 <get_lon+0x8c>)
 80010c4:	4618      	mov	r0, r3
 80010c6:	f00b f8a7 	bl	800c218 <strtok>
 80010ca:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c

	// Iterate through the tokens
	while (token != NULL)
 80010ce:	e01b      	b.n	8001108 <get_lon+0x6c>
	{
		// Check if the token is "W" (West) or "E" (East)
		if ((strcmp(token, "W") == 0) || (strcmp(token, "E") == 0))
 80010d0:	4916      	ldr	r1, [pc, #88]	; (800112c <get_lon+0x90>)
 80010d2:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80010d6:	f7ff f8d3 	bl	8000280 <strcmp>
 80010da:	4603      	mov	r3, r0
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d017      	beq.n	8001110 <get_lon+0x74>
 80010e0:	4913      	ldr	r1, [pc, #76]	; (8001130 <get_lon+0x94>)
 80010e2:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80010e6:	f7ff f8cb 	bl	8000280 <strcmp>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d00f      	beq.n	8001110 <get_lon+0x74>
			break;
		}
		else
		{
			// Convert the token to a floating-point number
			longitude = atof(token);
 80010f0:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80010f4:	f009 f9a5 	bl	800a442 <atof>
 80010f8:	ed87 0b24 	vstr	d0, [r7, #144]	; 0x90
		}
		// Move to the next token
		token = strtok(NULL, ",");
 80010fc:	490a      	ldr	r1, [pc, #40]	; (8001128 <get_lon+0x8c>)
 80010fe:	2000      	movs	r0, #0
 8001100:	f00b f88a 	bl	800c218 <strtok>
 8001104:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	while (token != NULL)
 8001108:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800110c:	2b00      	cmp	r3, #0
 800110e:	d1df      	bne.n	80010d0 <get_lon+0x34>
	}

		return longitude;
 8001110:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8001114:	ec43 2b17 	vmov	d7, r2, r3
}
 8001118:	eeb0 0a47 	vmov.f32	s0, s14
 800111c:	eef0 0a67 	vmov.f32	s1, s15
 8001120:	3798      	adds	r7, #152	; 0x98
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	08010e40 	.word	0x08010e40
 800112c:	08010e4c 	.word	0x08010e4c
 8001130:	08010e50 	.word	0x08010e50

08001134 <get_time>:

/*
 * Function to extract and format time information from a NMEA GGA sentence
 */
void get_time(char *gga, char *time)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08a      	sub	sp, #40	; 0x28
 8001138:	af02      	add	r7, sp, #8
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	6039      	str	r1, [r7, #0]
	// Declare variables to store hours, minutes, and seconds
	int hours, minutes, seconds;

	// Find the first and second commas in the NMEA GGA sentence
	char *comma1 = strchr(gga, ',');
 800113e:	212c      	movs	r1, #44	; 0x2c
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	f00b f837 	bl	800c1b4 <strchr>
 8001146:	61f8      	str	r0, [r7, #28]
	char *comma2 = strchr(comma1 + 1, ',');
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	3301      	adds	r3, #1
 800114c:	212c      	movs	r1, #44	; 0x2c
 800114e:	4618      	mov	r0, r3
 8001150:	f00b f830 	bl	800c1b4 <strchr>
 8001154:	61b8      	str	r0, [r7, #24]

	// Calculate the length of the substring between the two commas
	size_t length = comma2 - (comma1 + 1);
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	3301      	adds	r3, #1
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	617b      	str	r3, [r7, #20]

	// Copy the substring between the commas to the 'time' variable
	strncpy(time, comma1 + 1, length);
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	3301      	adds	r3, #1
 8001164:	697a      	ldr	r2, [r7, #20]
 8001166:	4619      	mov	r1, r3
 8001168:	6838      	ldr	r0, [r7, #0]
 800116a:	f00b f842 	bl	800c1f2 <strncpy>

	// Add a null terminator to the 'time' string
	time[length] = '\0';
 800116e:	683a      	ldr	r2, [r7, #0]
 8001170:	697b      	ldr	r3, [r7, #20]
 8001172:	4413      	add	r3, r2
 8001174:	2200      	movs	r2, #0
 8001176:	701a      	strb	r2, [r3, #0]

	// Use sscanf to parse the time string and extract hours, minutes, and seconds
	sscanf(time, "%2d%2d%2d", &hours, &minutes, &seconds);
 8001178:	f107 010c 	add.w	r1, r7, #12
 800117c:	f107 0210 	add.w	r2, r7, #16
 8001180:	f107 0308 	add.w	r3, r7, #8
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	460b      	mov	r3, r1
 8001188:	490c      	ldr	r1, [pc, #48]	; (80011bc <get_time+0x88>)
 800118a:	6838      	ldr	r0, [r7, #0]
 800118c:	f00a f80c 	bl	800b1a8 <siscanf>

	// Adjust the hours to be EST from GMT
	hours -= 5;
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	3b05      	subs	r3, #5
 8001194:	613b      	str	r3, [r7, #16]

	// Check if the adjusted hours are negative and correct them
	if (hours < 0) {
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	2b00      	cmp	r3, #0
 800119a:	da02      	bge.n	80011a2 <get_time+0x6e>
		hours += 24;
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	3318      	adds	r3, #24
 80011a0:	613b      	str	r3, [r7, #16]
	}

	// Format the time as HH:MM:SS and store it back in the 'time' variable
	sprintf(time, "%02d:%02d:%02d\n", hours, minutes, seconds);
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	68f9      	ldr	r1, [r7, #12]
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	9300      	str	r3, [sp, #0]
 80011aa:	460b      	mov	r3, r1
 80011ac:	4904      	ldr	r1, [pc, #16]	; (80011c0 <get_time+0x8c>)
 80011ae:	6838      	ldr	r0, [r7, #0]
 80011b0:	f009 ffda 	bl	800b168 <siprintf>
}
 80011b4:	bf00      	nop
 80011b6:	3720      	adds	r7, #32
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	08010e54 	.word	0x08010e54
 80011c0:	08010e60 	.word	0x08010e60

080011c4 <get_alt>:

/*
 * Function to extract altitude in meters from GGA sentence
 */
double get_alt(char *gga)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b0a6      	sub	sp, #152	; 0x98
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
	double altitude = 0.0;
 80011cc:	f04f 0200 	mov.w	r2, #0
 80011d0:	f04f 0300 	mov.w	r3, #0
 80011d4:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90

	// Create a copy of the input string to avoid modifying the original
	char gga_cpy[128];
	strncpy(gga_cpy, gga, 128);
 80011d8:	f107 030c 	add.w	r3, r7, #12
 80011dc:	2280      	movs	r2, #128	; 0x80
 80011de:	6879      	ldr	r1, [r7, #4]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f00b f806 	bl	800c1f2 <strncpy>

	// Use strtok to tokenize the copied string using ","
	char *token = strtok(gga_cpy, ",");
 80011e6:	f107 030c 	add.w	r3, r7, #12
 80011ea:	4916      	ldr	r1, [pc, #88]	; (8001244 <get_alt+0x80>)
 80011ec:	4618      	mov	r0, r3
 80011ee:	f00b f813 	bl	800c218 <strtok>
 80011f2:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c

	// Iterate through the tokens
	while (token != NULL)
 80011f6:	e013      	b.n	8001220 <get_alt+0x5c>
	{
		// Check if the token is "M" (this represents meters in GGA sentence)
		if (strcmp(token, "M") == 0)
 80011f8:	4913      	ldr	r1, [pc, #76]	; (8001248 <get_alt+0x84>)
 80011fa:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 80011fe:	f7ff f83f 	bl	8000280 <strcmp>
 8001202:	4603      	mov	r3, r0
 8001204:	2b00      	cmp	r3, #0
 8001206:	d010      	beq.n	800122a <get_alt+0x66>
			break;
		}
		else
		{
			// Convert the token to a floating-point number
			altitude = atof(token);
 8001208:	f8d7 008c 	ldr.w	r0, [r7, #140]	; 0x8c
 800120c:	f009 f919 	bl	800a442 <atof>
 8001210:	ed87 0b24 	vstr	d0, [r7, #144]	; 0x90
		}

		// Move to the next token
		token = strtok(NULL, ",");
 8001214:	490b      	ldr	r1, [pc, #44]	; (8001244 <get_alt+0x80>)
 8001216:	2000      	movs	r0, #0
 8001218:	f00a fffe 	bl	800c218 <strtok>
 800121c:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
	while (token != NULL)
 8001220:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001224:	2b00      	cmp	r3, #0
 8001226:	d1e7      	bne.n	80011f8 <get_alt+0x34>
 8001228:	e000      	b.n	800122c <get_alt+0x68>
			break;
 800122a:	bf00      	nop
	}

		return altitude;
 800122c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8001230:	ec43 2b17 	vmov	d7, r2, r3
}
 8001234:	eeb0 0a47 	vmov.f32	s0, s14
 8001238:	eef0 0a67 	vmov.f32	s1, s15
 800123c:	3798      	adds	r7, #152	; 0x98
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	08010e40 	.word	0x08010e40
 8001248:	08010e70 	.word	0x08010e70

0800124c <ddm2dd>:

/*
 * Function to convert degrees and decimal minutes (DDM) to decimal degrees (DD)
 */
double ddm2dd(double ddm) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b088      	sub	sp, #32
 8001250:	af00      	add	r7, sp, #0
 8001252:	ed87 0b00 	vstr	d0, [r7]
	// Extract whole degrees from DDM format
    double degrees = floor(ddm / 100.0);
 8001256:	f04f 0200 	mov.w	r2, #0
 800125a:	4b1f      	ldr	r3, [pc, #124]	; (80012d8 <ddm2dd+0x8c>)
 800125c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001260:	f7ff fafe 	bl	8000860 <__aeabi_ddiv>
 8001264:	4602      	mov	r2, r0
 8001266:	460b      	mov	r3, r1
 8001268:	ec43 2b17 	vmov	d7, r2, r3
 800126c:	eeb0 0a47 	vmov.f32	s0, s14
 8001270:	eef0 0a67 	vmov.f32	s1, s15
 8001274:	f00e fdf8 	bl	800fe68 <floor>
 8001278:	ed87 0b06 	vstr	d0, [r7, #24]

    // Extract minutes from DDM format
    double minutes = ddm - degrees * 100.0;
 800127c:	f04f 0200 	mov.w	r2, #0
 8001280:	4b15      	ldr	r3, [pc, #84]	; (80012d8 <ddm2dd+0x8c>)
 8001282:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001286:	f7ff f9c1 	bl	800060c <__aeabi_dmul>
 800128a:	4602      	mov	r2, r0
 800128c:	460b      	mov	r3, r1
 800128e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001292:	f7ff f803 	bl	800029c <__aeabi_dsub>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // Calculate decimal degrees by combining whole degrees and minutes
    double dd = degrees + minutes / 60.0;
 800129e:	f04f 0200 	mov.w	r2, #0
 80012a2:	4b0e      	ldr	r3, [pc, #56]	; (80012dc <ddm2dd+0x90>)
 80012a4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80012a8:	f7ff fada 	bl	8000860 <__aeabi_ddiv>
 80012ac:	4602      	mov	r2, r0
 80012ae:	460b      	mov	r3, r1
 80012b0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80012b4:	f7fe fff4 	bl	80002a0 <__adddf3>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	e9c7 2302 	strd	r2, r3, [r7, #8]

    return dd;
 80012c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80012c4:	ec43 2b17 	vmov	d7, r2, r3
}
 80012c8:	eeb0 0a47 	vmov.f32	s0, s14
 80012cc:	eef0 0a67 	vmov.f32	s1, s15
 80012d0:	3720      	adds	r7, #32
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	40590000 	.word	0x40590000
 80012dc:	404e0000 	.word	0x404e0000

080012e0 <degreesToRadians>:

/*
 * Function to convert degrees to radians
 */
double degreesToRadians(double degrees) {
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	ed87 0b00 	vstr	d0, [r7]
    return degrees * M_PI / 180.0;
 80012ea:	a30e      	add	r3, pc, #56	; (adr r3, 8001324 <degreesToRadians+0x44>)
 80012ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80012f4:	f7ff f98a 	bl	800060c <__aeabi_dmul>
 80012f8:	4602      	mov	r2, r0
 80012fa:	460b      	mov	r3, r1
 80012fc:	4610      	mov	r0, r2
 80012fe:	4619      	mov	r1, r3
 8001300:	f04f 0200 	mov.w	r2, #0
 8001304:	4b06      	ldr	r3, [pc, #24]	; (8001320 <degreesToRadians+0x40>)
 8001306:	f7ff faab 	bl	8000860 <__aeabi_ddiv>
 800130a:	4602      	mov	r2, r0
 800130c:	460b      	mov	r3, r1
 800130e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001312:	eeb0 0a47 	vmov.f32	s0, s14
 8001316:	eef0 0a67 	vmov.f32	s1, s15
 800131a:	3708      	adds	r7, #8
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	40668000 	.word	0x40668000
 8001324:	54442d18 	.word	0x54442d18
 8001328:	400921fb 	.word	0x400921fb
 800132c:	00000000 	.word	0x00000000

08001330 <calculateDistance>:

/*
 * Function to calculate the distance between two coordinates using Haversine formula
 */
double calculateDistance(double lat1, double lon1, double lat2, double lon2) {
 8001330:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001334:	ed2d 8b02 	vpush	{d8}
 8001338:	b092      	sub	sp, #72	; 0x48
 800133a:	af00      	add	r7, sp, #0
 800133c:	ed87 0b06 	vstr	d0, [r7, #24]
 8001340:	ed87 1b04 	vstr	d1, [r7, #16]
 8001344:	ed87 2b02 	vstr	d2, [r7, #8]
 8001348:	ed87 3b00 	vstr	d3, [r7]
    // Convert latitude and longitude from degrees to radians
    lat1 = degreesToRadians(ddm2dd(lat1));
 800134c:	ed97 0b06 	vldr	d0, [r7, #24]
 8001350:	f7ff ff7c 	bl	800124c <ddm2dd>
 8001354:	eeb0 7a40 	vmov.f32	s14, s0
 8001358:	eef0 7a60 	vmov.f32	s15, s1
 800135c:	eeb0 0a47 	vmov.f32	s0, s14
 8001360:	eef0 0a67 	vmov.f32	s1, s15
 8001364:	f7ff ffbc 	bl	80012e0 <degreesToRadians>
 8001368:	ed87 0b06 	vstr	d0, [r7, #24]
    lon1 = degreesToRadians(ddm2dd(lon1));
 800136c:	ed97 0b04 	vldr	d0, [r7, #16]
 8001370:	f7ff ff6c 	bl	800124c <ddm2dd>
 8001374:	eeb0 7a40 	vmov.f32	s14, s0
 8001378:	eef0 7a60 	vmov.f32	s15, s1
 800137c:	eeb0 0a47 	vmov.f32	s0, s14
 8001380:	eef0 0a67 	vmov.f32	s1, s15
 8001384:	f7ff ffac 	bl	80012e0 <degreesToRadians>
 8001388:	ed87 0b04 	vstr	d0, [r7, #16]
    lat2 = degreesToRadians(ddm2dd(lat2));
 800138c:	ed97 0b02 	vldr	d0, [r7, #8]
 8001390:	f7ff ff5c 	bl	800124c <ddm2dd>
 8001394:	eeb0 7a40 	vmov.f32	s14, s0
 8001398:	eef0 7a60 	vmov.f32	s15, s1
 800139c:	eeb0 0a47 	vmov.f32	s0, s14
 80013a0:	eef0 0a67 	vmov.f32	s1, s15
 80013a4:	f7ff ff9c 	bl	80012e0 <degreesToRadians>
 80013a8:	ed87 0b02 	vstr	d0, [r7, #8]
    lon2 = degreesToRadians(ddm2dd(lon2));
 80013ac:	ed97 0b00 	vldr	d0, [r7]
 80013b0:	f7ff ff4c 	bl	800124c <ddm2dd>
 80013b4:	eeb0 7a40 	vmov.f32	s14, s0
 80013b8:	eef0 7a60 	vmov.f32	s15, s1
 80013bc:	eeb0 0a47 	vmov.f32	s0, s14
 80013c0:	eef0 0a67 	vmov.f32	s1, s15
 80013c4:	f7ff ff8c 	bl	80012e0 <degreesToRadians>
 80013c8:	ed87 0b00 	vstr	d0, [r7]

    // Haversine formula
    double dlat = lat2 - lat1;
 80013cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80013d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80013d4:	f7fe ff62 	bl	800029c <__aeabi_dsub>
 80013d8:	4602      	mov	r2, r0
 80013da:	460b      	mov	r3, r1
 80013dc:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    double dlon = lon2 - lon1;
 80013e0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80013e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80013e8:	f7fe ff58 	bl	800029c <__aeabi_dsub>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double a = sin(dlat/2) * sin(dlat/2) + cos(lat1) * cos(lat2) * sin(dlon/2) * sin(dlon/2);
 80013f4:	f04f 0200 	mov.w	r2, #0
 80013f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80013fc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001400:	f7ff fa2e 	bl	8000860 <__aeabi_ddiv>
 8001404:	4602      	mov	r2, r0
 8001406:	460b      	mov	r3, r1
 8001408:	ec43 2b17 	vmov	d7, r2, r3
 800140c:	eeb0 0a47 	vmov.f32	s0, s14
 8001410:	eef0 0a67 	vmov.f32	s1, s15
 8001414:	f00e fbf4 	bl	800fc00 <sin>
 8001418:	ec55 4b10 	vmov	r4, r5, d0
 800141c:	f04f 0200 	mov.w	r2, #0
 8001420:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001424:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8001428:	f7ff fa1a 	bl	8000860 <__aeabi_ddiv>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	ec43 2b17 	vmov	d7, r2, r3
 8001434:	eeb0 0a47 	vmov.f32	s0, s14
 8001438:	eef0 0a67 	vmov.f32	s1, s15
 800143c:	f00e fbe0 	bl	800fc00 <sin>
 8001440:	ec53 2b10 	vmov	r2, r3, d0
 8001444:	4620      	mov	r0, r4
 8001446:	4629      	mov	r1, r5
 8001448:	f7ff f8e0 	bl	800060c <__aeabi_dmul>
 800144c:	4602      	mov	r2, r0
 800144e:	460b      	mov	r3, r1
 8001450:	4614      	mov	r4, r2
 8001452:	461d      	mov	r5, r3
 8001454:	ed97 0b06 	vldr	d0, [r7, #24]
 8001458:	f00e fb72 	bl	800fb40 <cos>
 800145c:	ec59 8b10 	vmov	r8, r9, d0
 8001460:	ed97 0b02 	vldr	d0, [r7, #8]
 8001464:	f00e fb6c 	bl	800fb40 <cos>
 8001468:	ec53 2b10 	vmov	r2, r3, d0
 800146c:	4640      	mov	r0, r8
 800146e:	4649      	mov	r1, r9
 8001470:	f7ff f8cc 	bl	800060c <__aeabi_dmul>
 8001474:	4602      	mov	r2, r0
 8001476:	460b      	mov	r3, r1
 8001478:	4690      	mov	r8, r2
 800147a:	4699      	mov	r9, r3
 800147c:	f04f 0200 	mov.w	r2, #0
 8001480:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001484:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8001488:	f7ff f9ea 	bl	8000860 <__aeabi_ddiv>
 800148c:	4602      	mov	r2, r0
 800148e:	460b      	mov	r3, r1
 8001490:	ec43 2b17 	vmov	d7, r2, r3
 8001494:	eeb0 0a47 	vmov.f32	s0, s14
 8001498:	eef0 0a67 	vmov.f32	s1, s15
 800149c:	f00e fbb0 	bl	800fc00 <sin>
 80014a0:	ec53 2b10 	vmov	r2, r3, d0
 80014a4:	4640      	mov	r0, r8
 80014a6:	4649      	mov	r1, r9
 80014a8:	f7ff f8b0 	bl	800060c <__aeabi_dmul>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	4690      	mov	r8, r2
 80014b2:	4699      	mov	r9, r3
 80014b4:	f04f 0200 	mov.w	r2, #0
 80014b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014bc:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80014c0:	f7ff f9ce 	bl	8000860 <__aeabi_ddiv>
 80014c4:	4602      	mov	r2, r0
 80014c6:	460b      	mov	r3, r1
 80014c8:	ec43 2b17 	vmov	d7, r2, r3
 80014cc:	eeb0 0a47 	vmov.f32	s0, s14
 80014d0:	eef0 0a67 	vmov.f32	s1, s15
 80014d4:	f00e fb94 	bl	800fc00 <sin>
 80014d8:	ec53 2b10 	vmov	r2, r3, d0
 80014dc:	4640      	mov	r0, r8
 80014de:	4649      	mov	r1, r9
 80014e0:	f7ff f894 	bl	800060c <__aeabi_dmul>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	4620      	mov	r0, r4
 80014ea:	4629      	mov	r1, r5
 80014ec:	f7fe fed8 	bl	80002a0 <__adddf3>
 80014f0:	4602      	mov	r2, r0
 80014f2:	460b      	mov	r3, r1
 80014f4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    double c = 2 * atan2(sqrt(a), sqrt(1 - a));
 80014f8:	ed97 0b0c 	vldr	d0, [r7, #48]	; 0x30
 80014fc:	f00e f952 	bl	800f7a4 <sqrt>
 8001500:	eeb0 8a40 	vmov.f32	s16, s0
 8001504:	eef0 8a60 	vmov.f32	s17, s1
 8001508:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800150c:	f04f 0000 	mov.w	r0, #0
 8001510:	4921      	ldr	r1, [pc, #132]	; (8001598 <calculateDistance+0x268>)
 8001512:	f7fe fec3 	bl	800029c <__aeabi_dsub>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	ec43 2b17 	vmov	d7, r2, r3
 800151e:	eeb0 0a47 	vmov.f32	s0, s14
 8001522:	eef0 0a67 	vmov.f32	s1, s15
 8001526:	f00e f93d 	bl	800f7a4 <sqrt>
 800152a:	eeb0 7a40 	vmov.f32	s14, s0
 800152e:	eef0 7a60 	vmov.f32	s15, s1
 8001532:	eeb0 1a47 	vmov.f32	s2, s14
 8001536:	eef0 1a67 	vmov.f32	s3, s15
 800153a:	eeb0 0a48 	vmov.f32	s0, s16
 800153e:	eef0 0a68 	vmov.f32	s1, s17
 8001542:	f00e f865 	bl	800f610 <atan2>
 8001546:	ec51 0b10 	vmov	r0, r1, d0
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	f7fe fea7 	bl	80002a0 <__adddf3>
 8001552:	4602      	mov	r2, r0
 8001554:	460b      	mov	r3, r1
 8001556:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    double distance = RADIUS_OF_EARTH * c;
 800155a:	a30d      	add	r3, pc, #52	; (adr r3, 8001590 <calculateDistance+0x260>)
 800155c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001560:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001564:	f7ff f852 	bl	800060c <__aeabi_dmul>
 8001568:	4602      	mov	r2, r0
 800156a:	460b      	mov	r3, r1
 800156c:	e9c7 2308 	strd	r2, r3, [r7, #32]

    return distance;
 8001570:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001574:	ec43 2b17 	vmov	d7, r2, r3
}
 8001578:	eeb0 0a47 	vmov.f32	s0, s14
 800157c:	eef0 0a67 	vmov.f32	s1, s15
 8001580:	3748      	adds	r7, #72	; 0x48
 8001582:	46bd      	mov	sp, r7
 8001584:	ecbd 8b02 	vpop	{d8}
 8001588:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800158c:	f3af 8000 	nop.w
 8001590:	00000000 	.word	0x00000000
 8001594:	41584dae 	.word	0x41584dae
 8001598:	3ff00000 	.word	0x3ff00000

0800159c <I2C_Start>:
//    -- Automatically generate a STOP condition after all bytes have been transmitted 
// Direction = 0: Master requests a write transfer
// Direction = 1: Master requests a read transfer
//=============================================================================== 

int8_t I2C_Start(I2C_TypeDef * I2Cx, uint32_t DevAddress, uint8_t Size, uint8_t Direction) {	
 800159c:	b480      	push	{r7}
 800159e:	b087      	sub	sp, #28
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	4611      	mov	r1, r2
 80015a8:	461a      	mov	r2, r3
 80015aa:	460b      	mov	r3, r1
 80015ac:	71fb      	strb	r3, [r7, #7]
 80015ae:	4613      	mov	r3, r2
 80015b0:	71bb      	strb	r3, [r7, #6]
	
	// Direction = 0: Master requests a write transfer
	// Direction = 1: Master requests a read transfer
	
	uint32_t tmpreg = 0;
 80015b2:	2300      	movs	r3, #0
 80015b4:	617b      	str	r3, [r7, #20]
	
	// This bit is set by software, and cleared by hardware after the Start followed by the address
	// sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0.
	tmpreg = I2Cx->CR2;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	617b      	str	r3, [r7, #20]
	
	tmpreg &= (uint32_t)~((uint32_t)(I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | I2C_CR2_RD_WRN | I2C_CR2_START | I2C_CR2_STOP));
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	4b14      	ldr	r3, [pc, #80]	; (8001610 <I2C_Start+0x74>)
 80015c0:	4013      	ands	r3, r2
 80015c2:	617b      	str	r3, [r7, #20]
	
	if (Direction == READ_FROM_SLAVE)
 80015c4:	79bb      	ldrb	r3, [r7, #6]
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d104      	bne.n	80015d4 <I2C_Start+0x38>
		tmpreg |= I2C_CR2_RD_WRN;  // Read from Slave
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80015d0:	617b      	str	r3, [r7, #20]
 80015d2:	e003      	b.n	80015dc <I2C_Start+0x40>
	else
		tmpreg &= ~I2C_CR2_RD_WRN; // Write to Slave
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80015da:	617b      	str	r3, [r7, #20]
		
  tmpreg |= (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << 16 ) & I2C_CR2_NBYTES));
 80015dc:	68bb      	ldr	r3, [r7, #8]
 80015de:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	041b      	lsls	r3, r3, #16
 80015e6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80015ea:	4313      	orrs	r3, r2
 80015ec:	697a      	ldr	r2, [r7, #20]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	617b      	str	r3, [r7, #20]
	
	tmpreg |= I2C_CR2_START;
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015f8:	617b      	str	r3, [r7, #20]
	// RELOAD
	// 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART will follow).
	// 1: The transfer is not completed after the NBYTES data transfer (NBYTES will be reloaded).
	// tmpreg |= I2C_CR2_RELOAD;
	
	I2Cx->CR2 = tmpreg; 
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	697a      	ldr	r2, [r7, #20]
 80015fe:	605a      	str	r2, [r3, #4]
	
   	return 0;  // Success
 8001600:	2300      	movs	r3, #0
}
 8001602:	4618      	mov	r0, r3
 8001604:	371c      	adds	r7, #28
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	fc009800 	.word	0xfc009800

08001614 <I2C_Stop>:

//===============================================================================
//                           I2C Stop
//=============================================================================== 
void I2C_Stop(I2C_TypeDef * I2Cx){
 8001614:	b480      	push	{r7}
 8001616:	b083      	sub	sp, #12
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
	// Master: Generate STOP bit after the current byte has been transferred 
	I2Cx->CR2 |= I2C_CR2_STOP;								
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	685b      	ldr	r3, [r3, #4]
 8001620:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	605a      	str	r2, [r3, #4]
	// Wait until STOPF flag is reset
	while( (I2Cx->ISR & I2C_ISR_STOPF) == 0 ); 
 8001628:	bf00      	nop
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	699b      	ldr	r3, [r3, #24]
 800162e:	f003 0320 	and.w	r3, r3, #32
 8001632:	2b00      	cmp	r3, #0
 8001634:	d0f9      	beq.n	800162a <I2C_Stop+0x16>
}
 8001636:	bf00      	nop
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr

08001644 <I2C_WaitLineIdle>:

//===============================================================================
//                           Wait for the bus is ready
//=============================================================================== 
void I2C_WaitLineIdle(I2C_TypeDef * I2Cx){
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
	// Wait until I2C bus is ready
	while( (I2Cx->ISR & I2C_ISR_BUSY) == I2C_ISR_BUSY );	// If busy, wait
 800164c:	bf00      	nop
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	699b      	ldr	r3, [r3, #24]
 8001652:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001656:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800165a:	d0f8      	beq.n	800164e <I2C_WaitLineIdle+0xa>
}
 800165c:	bf00      	nop
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr

0800166a <I2C_SendData>:

//===============================================================================
//                           I2C Send Data
//=============================================================================== 
int8_t I2C_SendData(I2C_TypeDef * I2Cx, uint8_t DeviceAddress, uint8_t *pData, uint8_t Size) {
 800166a:	b580      	push	{r7, lr}
 800166c:	b086      	sub	sp, #24
 800166e:	af00      	add	r7, sp, #0
 8001670:	60f8      	str	r0, [r7, #12]
 8001672:	607a      	str	r2, [r7, #4]
 8001674:	461a      	mov	r2, r3
 8001676:	460b      	mov	r3, r1
 8001678:	72fb      	strb	r3, [r7, #11]
 800167a:	4613      	mov	r3, r2
 800167c:	72bb      	strb	r3, [r7, #10]
	int i;
	
	if (Size <= 0 || pData == NULL) 
 800167e:	7abb      	ldrb	r3, [r7, #10]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d002      	beq.n	800168a <I2C_SendData+0x20>
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d102      	bne.n	8001690 <I2C_SendData+0x26>
		return -1;
 800168a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800168e:	e040      	b.n	8001712 <I2C_SendData+0xa8>
	
	I2C_WaitLineIdle(I2Cx);
 8001690:	68f8      	ldr	r0, [r7, #12]
 8001692:	f7ff ffd7 	bl	8001644 <I2C_WaitLineIdle>
	
	if (I2C_Start(I2Cx, DeviceAddress, Size, WRITE_TO_SLAVE) < 0 )
 8001696:	7af9      	ldrb	r1, [r7, #11]
 8001698:	7aba      	ldrb	r2, [r7, #10]
 800169a:	2300      	movs	r3, #0
 800169c:	68f8      	ldr	r0, [r7, #12]
 800169e:	f7ff ff7d 	bl	800159c <I2C_Start>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	da02      	bge.n	80016ae <I2C_SendData+0x44>
		return -1;
 80016a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016ac:	e031      	b.n	8001712 <I2C_SendData+0xa8>
	// Send Data
	// Write the first data in DR register
	// while((I2Cx->ISR & I2C_ISR_TXE) == 0);
	// I2Cx->TXDR = pData[0] & I2C_TXDR_TXDATA;  

	for (i = 0; i < Size; i++) {
 80016ae:	2300      	movs	r3, #0
 80016b0:	617b      	str	r3, [r7, #20]
 80016b2:	e010      	b.n	80016d6 <I2C_SendData+0x6c>
		// TXE is set by hardware when the I2C_TXDR register is empty. It is cleared when the next
		// data to be sent is written in the I2C_TXDR register.
		while( (I2Cx->ISR & I2C_ISR_TXE) == 0 ); 
 80016b4:	bf00      	nop
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	699b      	ldr	r3, [r3, #24]
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d0f9      	beq.n	80016b6 <I2C_SendData+0x4c>
		// TXIS bit is set by hardware when the I2C_TXDR register is empty and the data to be
		// transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be
		// sent is written in the I2C_TXDR register.
		// The TXIS flag is not set when a NACK is received.
		// while((I2Cx->ISR & I2C_ISR_TXIS) == 0 );
		I2Cx->TXDR = pData[i] & I2C_TXDR_TXDATA;  // TXE is cleared by writing to the TXDR register.
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	687a      	ldr	r2, [r7, #4]
 80016c6:	4413      	add	r3, r2
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	461a      	mov	r2, r3
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	629a      	str	r2, [r3, #40]	; 0x28
	for (i = 0; i < Size; i++) {
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	3301      	adds	r3, #1
 80016d4:	617b      	str	r3, [r7, #20]
 80016d6:	7abb      	ldrb	r3, [r7, #10]
 80016d8:	697a      	ldr	r2, [r7, #20]
 80016da:	429a      	cmp	r2, r3
 80016dc:	dbea      	blt.n	80016b4 <I2C_SendData+0x4a>
	}
	
	// Wait until TC flag is set 
	while((I2Cx->ISR & I2C_ISR_TC) == 0 && (I2Cx->ISR & I2C_ISR_NACKF) == 0);
 80016de:	bf00      	nop
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d105      	bne.n	80016f8 <I2C_SendData+0x8e>
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	699b      	ldr	r3, [r3, #24]
 80016f0:	f003 0310 	and.w	r3, r3, #16
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d0f3      	beq.n	80016e0 <I2C_SendData+0x76>
	
	if ( (I2Cx->ISR & I2C_ISR_NACKF) != 0 )
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	f003 0310 	and.w	r3, r3, #16
 8001700:	2b00      	cmp	r3, #0
 8001702:	d002      	beq.n	800170a <I2C_SendData+0xa0>
		return -1;
 8001704:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001708:	e003      	b.n	8001712 <I2C_SendData+0xa8>

	I2C_Stop(I2Cx);
 800170a:	68f8      	ldr	r0, [r7, #12]
 800170c:	f7ff ff82 	bl	8001614 <I2C_Stop>
	return 0;
 8001710:	2300      	movs	r3, #0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3718      	adds	r7, #24
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}

0800171a <I2C1_EV_IRQHandler>:
	
	return 0;
}


void I2C1_EV_IRQHandler(void){
 800171a:	b480      	push	{r7}
 800171c:	af00      	add	r7, sp, #0
	// I2C1->ICR |= 
}
 800171e:	bf00      	nop
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void){
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
}
 800172c:	bf00      	nop
 800172e:	46bd      	mov	sp, r7
 8001730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001734:	4770      	bx	lr

08001736 <lis3dh_init>:

#define I2C_READ_BIT   (1)
#define I2C_WRITE_BIT  (0)
#define TIMEOUT_MS     (50)

HAL_StatusTypeDef lis3dh_init(lis3dh_t *lis3dh, I2C_HandleTypeDef *i2c, uint8_t *buf, uint16_t bufsize) {
 8001736:	b580      	push	{r7, lr}
 8001738:	b086      	sub	sp, #24
 800173a:	af00      	add	r7, sp, #0
 800173c:	60f8      	str	r0, [r7, #12]
 800173e:	60b9      	str	r1, [r7, #8]
 8001740:	607a      	str	r2, [r7, #4]
 8001742:	807b      	strh	r3, [r7, #2]
	HAL_StatusTypeDef status;

	lis3dh->i2c = i2c;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	68ba      	ldr	r2, [r7, #8]
 8001748:	601a      	str	r2, [r3, #0]
	lis3dh->i2c_addr = LIS3DH_ADDR << 1;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	2230      	movs	r2, #48	; 0x30
 800174e:	809a      	strh	r2, [r3, #4]
	lis3dh->buf = buf;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	619a      	str	r2, [r3, #24]
	lis3dh->bufsize = bufsize;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	887a      	ldrh	r2, [r7, #2]
 800175a:	829a      	strh	r2, [r3, #20]

	/* Let device wake up. */
	HAL_Delay(LID3DH_POWER_UP_MS);
 800175c:	200a      	movs	r0, #10
 800175e:	f001 fb1f 	bl	8002da0 <HAL_Delay>

	/* Check if device is ready */
	status = HAL_I2C_IsDeviceReady(lis3dh->i2c, lis3dh->i2c_addr, 1, TIMEOUT_MS);
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	6818      	ldr	r0, [r3, #0]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	8899      	ldrh	r1, [r3, #4]
 800176a:	2332      	movs	r3, #50	; 0x32
 800176c:	2201      	movs	r2, #1
 800176e:	f002 f939 	bl	80039e4 <HAL_I2C_IsDeviceReady>
 8001772:	4603      	mov	r3, r0
 8001774:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 8001776:	7dfb      	ldrb	r3, [r7, #23]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <lis3dh_init+0x4a>
 800177c:	7dfb      	ldrb	r3, [r7, #23]
 800177e:	e02b      	b.n	80017d8 <lis3dh_init+0xa2>

    /* Confirm the device identifies itself as expected. */
	status = lis3dh_read(lis3dh, REG_WHO_AM_I, 1);
 8001780:	2201      	movs	r2, #1
 8001782:	210f      	movs	r1, #15
 8001784:	68f8      	ldr	r0, [r7, #12]
 8001786:	f000 f849 	bl	800181c <lis3dh_read>
 800178a:	4603      	mov	r3, r0
 800178c:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 800178e:	7dfb      	ldrb	r3, [r7, #23]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d001      	beq.n	8001798 <lis3dh_init+0x62>
 8001794:	7dfb      	ldrb	r3, [r7, #23]
 8001796:	e01f      	b.n	80017d8 <lis3dh_init+0xa2>
	if (lis3dh->buf[0] != LIS3DH_DEVICE_ID) return HAL_ERROR;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	699b      	ldr	r3, [r3, #24]
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2b33      	cmp	r3, #51	; 0x33
 80017a0:	d001      	beq.n	80017a6 <lis3dh_init+0x70>
 80017a2:	2301      	movs	r3, #1
 80017a4:	e018      	b.n	80017d8 <lis3dh_init+0xa2>

	// Set power mode to operational; Enable all axes; Normal operation.
	status = lis3dh_write(lis3dh, REG_CTRL_REG1, DATA_RATE_NORM_1kHz344 | 0x07);
 80017a6:	2297      	movs	r2, #151	; 0x97
 80017a8:	2120      	movs	r1, #32
 80017aa:	68f8      	ldr	r0, [r7, #12]
 80017ac:	f000 f85d 	bl	800186a <lis3dh_write>
 80017b0:	4603      	mov	r3, r0
 80017b2:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 80017b4:	7dfb      	ldrb	r3, [r7, #23]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <lis3dh_init+0x88>
 80017ba:	7dfb      	ldrb	r3, [r7, #23]
 80017bc:	e00c      	b.n	80017d8 <lis3dh_init+0xa2>

	// High resolution; BDU enabled.
	status = lis3dh_write(lis3dh, REG_CTRL_REG4, 0x88);
 80017be:	2288      	movs	r2, #136	; 0x88
 80017c0:	2123      	movs	r1, #35	; 0x23
 80017c2:	68f8      	ldr	r0, [r7, #12]
 80017c4:	f000 f851 	bl	800186a <lis3dh_write>
 80017c8:	4603      	mov	r3, r0
 80017ca:	75fb      	strb	r3, [r7, #23]
	if (status != HAL_OK) return status;
 80017cc:	7dfb      	ldrb	r3, [r7, #23]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d001      	beq.n	80017d6 <lis3dh_init+0xa0>
 80017d2:	7dfb      	ldrb	r3, [r7, #23]
 80017d4:	e000      	b.n	80017d8 <lis3dh_init+0xa2>

	return status;
 80017d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3718      	adds	r7, #24
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <lis3dh_xyz_available>:

bool lis3dh_xyz_available(lis3dh_t *lis3dh) {
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
	/*
	 * Read STATUS_REG bit 2 (ZYXDA): New X, Y, Z data available.
	 */
	HAL_StatusTypeDef status;
	status = lis3dh_read(lis3dh, REG_STATUS_REG, 1);
 80017e8:	2201      	movs	r2, #1
 80017ea:	2127      	movs	r1, #39	; 0x27
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f000 f815 	bl	800181c <lis3dh_read>
 80017f2:	4603      	mov	r3, r0
 80017f4:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return false;
 80017f6:	7bfb      	ldrb	r3, [r7, #15]
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <lis3dh_xyz_available+0x20>
 80017fc:	2300      	movs	r3, #0
 80017fe:	e009      	b.n	8001814 <lis3dh_xyz_available+0x34>

	return (lis3dh->buf[0] & 2) > 0;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	699b      	ldr	r3, [r3, #24]
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	2b00      	cmp	r3, #0
 800180c:	bfcc      	ite	gt
 800180e:	2301      	movgt	r3, #1
 8001810:	2300      	movle	r3, #0
 8001812:	b2db      	uxtb	r3, r3
}
 8001814:	4618      	mov	r0, r3
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <lis3dh_read>:

HAL_StatusTypeDef lis3dh_read(lis3dh_t* lis3dh, uint16_t reg, uint16_t bufsize) {
 800181c:	b590      	push	{r4, r7, lr}
 800181e:	b087      	sub	sp, #28
 8001820:	af04      	add	r7, sp, #16
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	460b      	mov	r3, r1
 8001826:	807b      	strh	r3, [r7, #2]
 8001828:	4613      	mov	r3, r2
 800182a:	803b      	strh	r3, [r7, #0]
	if (bufsize > lis3dh->bufsize) return HAL_ERROR;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	8a9b      	ldrh	r3, [r3, #20]
 8001830:	883a      	ldrh	r2, [r7, #0]
 8001832:	429a      	cmp	r2, r3
 8001834:	d901      	bls.n	800183a <lis3dh_read+0x1e>
 8001836:	2301      	movs	r3, #1
 8001838:	e013      	b.n	8001862 <lis3dh_read+0x46>

	return HAL_I2C_Mem_Read(lis3dh->i2c, lis3dh->i2c_addr | I2C_READ_BIT, reg, 1, lis3dh->buf, bufsize, TIMEOUT_MS);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6818      	ldr	r0, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	889b      	ldrh	r3, [r3, #4]
 8001842:	f043 0301 	orr.w	r3, r3, #1
 8001846:	b299      	uxth	r1, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	887c      	ldrh	r4, [r7, #2]
 800184e:	2232      	movs	r2, #50	; 0x32
 8001850:	9202      	str	r2, [sp, #8]
 8001852:	883a      	ldrh	r2, [r7, #0]
 8001854:	9201      	str	r2, [sp, #4]
 8001856:	9300      	str	r3, [sp, #0]
 8001858:	2301      	movs	r3, #1
 800185a:	4622      	mov	r2, r4
 800185c:	f001 ffa8 	bl	80037b0 <HAL_I2C_Mem_Read>
 8001860:	4603      	mov	r3, r0
}
 8001862:	4618      	mov	r0, r3
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	bd90      	pop	{r4, r7, pc}

0800186a <lis3dh_write>:

HAL_StatusTypeDef lis3dh_write(lis3dh_t* lis3dh, uint16_t reg, uint8_t data) {
 800186a:	b580      	push	{r7, lr}
 800186c:	b086      	sub	sp, #24
 800186e:	af04      	add	r7, sp, #16
 8001870:	6078      	str	r0, [r7, #4]
 8001872:	460b      	mov	r3, r1
 8001874:	807b      	strh	r3, [r7, #2]
 8001876:	4613      	mov	r3, r2
 8001878:	707b      	strb	r3, [r7, #1]
	return HAL_I2C_Mem_Write(lis3dh->i2c, lis3dh->i2c_addr, reg, 1, &data, 1, TIMEOUT_MS);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6818      	ldr	r0, [r3, #0]
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	8899      	ldrh	r1, [r3, #4]
 8001882:	887a      	ldrh	r2, [r7, #2]
 8001884:	2332      	movs	r3, #50	; 0x32
 8001886:	9302      	str	r3, [sp, #8]
 8001888:	2301      	movs	r3, #1
 800188a:	9301      	str	r3, [sp, #4]
 800188c:	1c7b      	adds	r3, r7, #1
 800188e:	9300      	str	r3, [sp, #0]
 8001890:	2301      	movs	r3, #1
 8001892:	f001 fe79 	bl	8003588 <HAL_I2C_Mem_Write>
 8001896:	4603      	mov	r3, r0
}
 8001898:	4618      	mov	r0, r3
 800189a:	3708      	adds	r7, #8
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}

080018a0 <lis3dh_get_xyz>:

HAL_StatusTypeDef lis3dh_get_xyz(lis3dh_t* lis3dh) {
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b088      	sub	sp, #32
 80018a4:	af04      	add	r7, sp, #16
 80018a6:	6078      	str	r0, [r7, #4]
	if (lis3dh->bufsize < 2) return HAL_ERROR;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	8a9b      	ldrh	r3, [r3, #20]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d801      	bhi.n	80018b4 <lis3dh_get_xyz+0x14>
 80018b0:	2301      	movs	r3, #1
 80018b2:	e029      	b.n	8001908 <lis3dh_get_xyz+0x68>
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(
			lis3dh->i2c,
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6818      	ldr	r0, [r3, #0]
			lis3dh->i2c_addr | I2C_READ_BIT,
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	889b      	ldrh	r3, [r3, #4]
	HAL_StatusTypeDef status = HAL_I2C_Mem_Read(
 80018bc:	f043 0301 	orr.w	r3, r3, #1
 80018c0:	b299      	uxth	r1, r3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	2232      	movs	r2, #50	; 0x32
 80018c8:	9202      	str	r2, [sp, #8]
 80018ca:	2202      	movs	r2, #2
 80018cc:	9201      	str	r2, [sp, #4]
 80018ce:	9300      	str	r3, [sp, #0]
 80018d0:	2301      	movs	r3, #1
 80018d2:	22a8      	movs	r2, #168	; 0xa8
 80018d4:	f001 ff6c 	bl	80037b0 <HAL_I2C_Mem_Read>
 80018d8:	4603      	mov	r3, r0
 80018da:	73fb      	strb	r3, [r7, #15]
			1,
			lis3dh->buf,
			2,
			TIMEOUT_MS);

	if (status != HAL_OK) {
 80018dc:	7bfb      	ldrb	r3, [r7, #15]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d005      	beq.n	80018ee <lis3dh_get_xyz+0x4e>
		lis3dh->x = -1;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018e8:	609a      	str	r2, [r3, #8]
		return status;
 80018ea:	7bfb      	ldrb	r3, [r7, #15]
 80018ec:	e00c      	b.n	8001908 <lis3dh_get_xyz+0x68>
	}

	lis3dh->x = (int) (((int8_t) lis3dh->buf[1]) << 8) | lis3dh->buf[0];
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	699b      	ldr	r3, [r3, #24]
 80018f2:	3301      	adds	r3, #1
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	b25b      	sxtb	r3, r3
 80018f8:	021b      	lsls	r3, r3, #8
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	6992      	ldr	r2, [r2, #24]
 80018fe:	7812      	ldrb	r2, [r2, #0]
 8001900:	431a      	orrs	r2, r3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	609a      	str	r2, [r3, #8]

	return HAL_OK;
 8001906:	2300      	movs	r3, #0
}
 8001908:	4618      	mov	r0, r3
 800190a:	3710      	adds	r7, #16
 800190c:	46bd      	mov	sp, r7
 800190e:	bd80      	pop	{r7, pc}

08001910 <HAL_UART_RxCpltCallback>:
 * occurs, this function is called. It stores ASCII (integer representation)
 * into buffer. Once GGA sentence is found, latitude, longitude and time are
 * stored to global variables. Start another interrupt reception
 * once function is complete.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
    if (huart == &huart1) {
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	4a33      	ldr	r2, [pc, #204]	; (80019e8 <HAL_UART_RxCpltCallback+0xd8>)
 800191c:	4293      	cmp	r3, r2
 800191e:	d15f      	bne.n	80019e0 <HAL_UART_RxCpltCallback+0xd0>

        nmea_buf[i++] = nmea; //store character
 8001920:	4b32      	ldr	r3, [pc, #200]	; (80019ec <HAL_UART_RxCpltCallback+0xdc>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	1c5a      	adds	r2, r3, #1
 8001926:	b2d1      	uxtb	r1, r2
 8001928:	4a30      	ldr	r2, [pc, #192]	; (80019ec <HAL_UART_RxCpltCallback+0xdc>)
 800192a:	7011      	strb	r1, [r2, #0]
 800192c:	461a      	mov	r2, r3
 800192e:	4b30      	ldr	r3, [pc, #192]	; (80019f0 <HAL_UART_RxCpltCallback+0xe0>)
 8001930:	7819      	ldrb	r1, [r3, #0]
 8001932:	4b30      	ldr	r3, [pc, #192]	; (80019f4 <HAL_UART_RxCpltCallback+0xe4>)
 8001934:	5499      	strb	r1, [r3, r2]

        //check if sentence is complete or if buffer overflow occurs
        if (nmea == '\n' || i >= sizeof(nmea_buf) - 1) {
 8001936:	4b2e      	ldr	r3, [pc, #184]	; (80019f0 <HAL_UART_RxCpltCallback+0xe0>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	2b0a      	cmp	r3, #10
 800193c:	d003      	beq.n	8001946 <HAL_UART_RxCpltCallback+0x36>
 800193e:	4b2b      	ldr	r3, [pc, #172]	; (80019ec <HAL_UART_RxCpltCallback+0xdc>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b7e      	cmp	r3, #126	; 0x7e
 8001944:	d93d      	bls.n	80019c2 <HAL_UART_RxCpltCallback+0xb2>
        	if(nmea_buf[3]=='G' && nmea_buf[4]=='G' && nmea_buf[5] == 'A') //check for GGA sentence
 8001946:	4b2b      	ldr	r3, [pc, #172]	; (80019f4 <HAL_UART_RxCpltCallback+0xe4>)
 8001948:	78db      	ldrb	r3, [r3, #3]
 800194a:	2b47      	cmp	r3, #71	; 0x47
 800194c:	d131      	bne.n	80019b2 <HAL_UART_RxCpltCallback+0xa2>
 800194e:	4b29      	ldr	r3, [pc, #164]	; (80019f4 <HAL_UART_RxCpltCallback+0xe4>)
 8001950:	791b      	ldrb	r3, [r3, #4]
 8001952:	2b47      	cmp	r3, #71	; 0x47
 8001954:	d12d      	bne.n	80019b2 <HAL_UART_RxCpltCallback+0xa2>
 8001956:	4b27      	ldr	r3, [pc, #156]	; (80019f4 <HAL_UART_RxCpltCallback+0xe4>)
 8001958:	795b      	ldrb	r3, [r3, #5]
 800195a:	2b41      	cmp	r3, #65	; 0x41
 800195c:	d129      	bne.n	80019b2 <HAL_UART_RxCpltCallback+0xa2>
        	{
        		memcpy(nmea_gga, nmea_buf, 128); //copy general buffer to GGA buffer
 800195e:	4a26      	ldr	r2, [pc, #152]	; (80019f8 <HAL_UART_RxCpltCallback+0xe8>)
 8001960:	4b24      	ldr	r3, [pc, #144]	; (80019f4 <HAL_UART_RxCpltCallback+0xe4>)
 8001962:	4610      	mov	r0, r2
 8001964:	4619      	mov	r1, r3
 8001966:	2380      	movs	r3, #128	; 0x80
 8001968:	461a      	mov	r2, r3
 800196a:	f00a fd2f 	bl	800c3cc <memcpy>
        		cur_lat = get_lat(nmea_gga);
 800196e:	4822      	ldr	r0, [pc, #136]	; (80019f8 <HAL_UART_RxCpltCallback+0xe8>)
 8001970:	f7ff fb48 	bl	8001004 <get_lat>
 8001974:	eeb0 7a40 	vmov.f32	s14, s0
 8001978:	eef0 7a60 	vmov.f32	s15, s1
 800197c:	4b1f      	ldr	r3, [pc, #124]	; (80019fc <HAL_UART_RxCpltCallback+0xec>)
 800197e:	ed83 7b00 	vstr	d7, [r3]
        		cur_lon = get_lon(nmea_gga);
 8001982:	481d      	ldr	r0, [pc, #116]	; (80019f8 <HAL_UART_RxCpltCallback+0xe8>)
 8001984:	f7ff fb8a 	bl	800109c <get_lon>
 8001988:	eeb0 7a40 	vmov.f32	s14, s0
 800198c:	eef0 7a60 	vmov.f32	s15, s1
 8001990:	4b1b      	ldr	r3, [pc, #108]	; (8001a00 <HAL_UART_RxCpltCallback+0xf0>)
 8001992:	ed83 7b00 	vstr	d7, [r3]
        		get_time(nmea_gga, pre_time);
 8001996:	491b      	ldr	r1, [pc, #108]	; (8001a04 <HAL_UART_RxCpltCallback+0xf4>)
 8001998:	4817      	ldr	r0, [pc, #92]	; (80019f8 <HAL_UART_RxCpltCallback+0xe8>)
 800199a:	f7ff fbcb 	bl	8001134 <get_time>
        		alt = get_alt(nmea_gga);
 800199e:	4816      	ldr	r0, [pc, #88]	; (80019f8 <HAL_UART_RxCpltCallback+0xe8>)
 80019a0:	f7ff fc10 	bl	80011c4 <get_alt>
 80019a4:	eeb0 7a40 	vmov.f32	s14, s0
 80019a8:	eef0 7a60 	vmov.f32	s15, s1
 80019ac:	4b16      	ldr	r3, [pc, #88]	; (8001a08 <HAL_UART_RxCpltCallback+0xf8>)
 80019ae:	ed83 7b00 	vstr	d7, [r3]
        	}

            memset(nmea_buf, 0, sizeof(nmea_buf)); //clear general buffer
 80019b2:	2280      	movs	r2, #128	; 0x80
 80019b4:	2100      	movs	r1, #0
 80019b6:	480f      	ldr	r0, [pc, #60]	; (80019f4 <HAL_UART_RxCpltCallback+0xe4>)
 80019b8:	f00a fc8a 	bl	800c2d0 <memset>
            i = 0; //reset index
 80019bc:	4b0b      	ldr	r3, [pc, #44]	; (80019ec <HAL_UART_RxCpltCallback+0xdc>)
 80019be:	2200      	movs	r2, #0
 80019c0:	701a      	strb	r2, [r3, #0]
        }

        // Start next UART character reception
        HAL_UART_Receive_IT(&huart1, &nmea, 1);
 80019c2:	2201      	movs	r2, #1
 80019c4:	490a      	ldr	r1, [pc, #40]	; (80019f0 <HAL_UART_RxCpltCallback+0xe0>)
 80019c6:	4808      	ldr	r0, [pc, #32]	; (80019e8 <HAL_UART_RxCpltCallback+0xd8>)
 80019c8:	f004 fac2 	bl	8005f50 <HAL_UART_Receive_IT>
        if(status != HAL_OK)
 80019cc:	4b0f      	ldr	r3, [pc, #60]	; (8001a0c <HAL_UART_RxCpltCallback+0xfc>)
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d005      	beq.n	80019e0 <HAL_UART_RxCpltCallback+0xd0>
		{
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 80019d4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019d8:	480d      	ldr	r0, [pc, #52]	; (8001a10 <HAL_UART_RxCpltCallback+0x100>)
 80019da:	f001 fd1f 	bl	800341c <HAL_GPIO_TogglePin>
			while(1);
 80019de:	e7fe      	b.n	80019de <HAL_UART_RxCpltCallback+0xce>
		}
    }
}
 80019e0:	bf00      	nop
 80019e2:	3708      	adds	r7, #8
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bd80      	pop	{r7, pc}
 80019e8:	20000338 	.word	0x20000338
 80019ec:	20000521 	.word	0x20000521
 80019f0:	20000520 	.word	0x20000520
 80019f4:	20000420 	.word	0x20000420
 80019f8:	200004a0 	.word	0x200004a0
 80019fc:	200003e0 	.word	0x200003e0
 8001a00:	200003e8 	.word	0x200003e8
 8001a04:	2000040c 	.word	0x2000040c
 8001a08:	20000418 	.word	0x20000418
 8001a0c:	200003c0 	.word	0x200003c0
 8001a10:	48000400 	.word	0x48000400
 8001a14:	00000000 	.word	0x00000000

08001a18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a18:	b5b0      	push	{r4, r5, r7, lr}
 8001a1a:	f5ad 6d9d 	sub.w	sp, sp, #1256	; 0x4e8
 8001a1e:	af04      	add	r7, sp, #16
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001a20:	f001 f949 	bl	8002cb6 <HAL_Init>

	/* Configure the system clock */
	SystemClock_Config();
 8001a24:	f000 fa6a 	bl	8001efc <SystemClock_Config>

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001a28:	f000 fba8 	bl	800217c <MX_GPIO_Init>
	MX_I2C1_Init();
 8001a2c:	f000 fab4 	bl	8001f98 <MX_I2C1_Init>
	MX_I2C2_Init();
 8001a30:	f000 faf2 	bl	8002018 <MX_I2C2_Init>
	MX_SPI1_Init();
 8001a34:	f000 fb30 	bl	8002098 <MX_SPI1_Init>
	MX_USART1_UART_Init();
 8001a38:	f000 fb6c 	bl	8002114 <MX_USART1_UART_Init>
	MX_FATFS_Init();
 8001a3c:	f005 fd1a 	bl	8007474 <MX_FATFS_Init>

	// Allocate a buffer for reading data from the sensor.
	// Two bytes required to read X accelerometer data.
	uint8_t x_accel_buf[2] = { 0 };
 8001a40:	2300      	movs	r3, #0
 8001a42:	f8a7 34b8 	strh.w	r3, [r7, #1208]	; 0x4b8

	/* Buffer to write variables to display */
	char display_buf[16];

	/* Variables for state machine */
	uint8_t state = BELOW; //arbitrary starting point
 8001a46:	2301      	movs	r3, #1
 8001a48:	f887 34d7 	strb.w	r3, [r7, #1239]	; 0x4d7
	uint16_t steps = 0; //total steps
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	f8a7 34d4 	strh.w	r3, [r7, #1236]	; 0x4d4
	UINT bytesWrote;
	FRESULT fres;
	BYTE writedisplay_buf[35];
	char sd1[35]; //buffer for SD write, 35 characters always

	float total_distance = 0;
 8001a52:	f04f 0300 	mov.w	r3, #0
 8001a56:	f507 629a 	add.w	r2, r7, #1232	; 0x4d0
 8001a5a:	6013      	str	r3, [r2, #0]
	float new_distance;
	float miles;

	HAL_Delay(1000); //Allow for microSD to settle (initialize everything)
 8001a5c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a60:	f001 f99e 	bl	8002da0 <HAL_Delay>

	/* Create new file on MicroSD */
	fres = f_mount(&FatFs, "", 1); //1=mount now
 8001a64:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001a68:	2201      	movs	r2, #1
 8001a6a:	49b3      	ldr	r1, [pc, #716]	; (8001d38 <main+0x320>)
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f007 ff49 	bl	8009904 <f_mount>
 8001a72:	4603      	mov	r3, r0
 8001a74:	f887 34cb 	strb.w	r3, [r7, #1227]	; 0x4cb
	if(fres != FR_OK) {
 8001a78:	f897 34cb 	ldrb.w	r3, [r7, #1227]	; 0x4cb
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d004      	beq.n	8001a8a <main+0x72>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8001a80:	2140      	movs	r1, #64	; 0x40
 8001a82:	48ae      	ldr	r0, [pc, #696]	; (8001d3c <main+0x324>)
 8001a84:	f001 fcca 	bl	800341c <HAL_GPIO_TogglePin>
		while(1);
 8001a88:	e7fe      	b.n	8001a88 <main+0x70>
	}
	fres = f_open(&fil, "crds.txt", FA_CREATE_ALWAYS | FA_OPEN_ALWAYS);
 8001a8a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001a8e:	2218      	movs	r2, #24
 8001a90:	49ab      	ldr	r1, [pc, #684]	; (8001d40 <main+0x328>)
 8001a92:	4618      	mov	r0, r3
 8001a94:	f007 ff7c 	bl	8009990 <f_open>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	f887 34cb 	strb.w	r3, [r7, #1227]	; 0x4cb
	if(fres != FR_OK) {
 8001a9e:	f897 34cb 	ldrb.w	r3, [r7, #1227]	; 0x4cb
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d004      	beq.n	8001ab0 <main+0x98>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8001aa6:	2140      	movs	r1, #64	; 0x40
 8001aa8:	48a4      	ldr	r0, [pc, #656]	; (8001d3c <main+0x324>)
 8001aaa:	f001 fcb7 	bl	800341c <HAL_GPIO_TogglePin>
		while(1);
 8001aae:	e7fe      	b.n	8001aae <main+0x96>
	}
	fres = f_close(&fil);
 8001ab0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f008 fb11 	bl	800a0dc <f_close>
 8001aba:	4603      	mov	r3, r0
 8001abc:	f887 34cb 	strb.w	r3, [r7, #1227]	; 0x4cb
	if(fres != FR_OK) {
 8001ac0:	f897 34cb 	ldrb.w	r3, [r7, #1227]	; 0x4cb
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d004      	beq.n	8001ad2 <main+0xba>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8001ac8:	2140      	movs	r1, #64	; 0x40
 8001aca:	489c      	ldr	r0, [pc, #624]	; (8001d3c <main+0x324>)
 8001acc:	f001 fca6 	bl	800341c <HAL_GPIO_TogglePin>
		while(1);
 8001ad0:	e7fe      	b.n	8001ad0 <main+0xb8>
	}
	fres = f_mount(NULL, "", 0); //0=demount
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	4998      	ldr	r1, [pc, #608]	; (8001d38 <main+0x320>)
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	f007 ff14 	bl	8009904 <f_mount>
 8001adc:	4603      	mov	r3, r0
 8001ade:	f887 34cb 	strb.w	r3, [r7, #1227]	; 0x4cb
	if(fres != FR_OK) {
 8001ae2:	f897 34cb 	ldrb.w	r3, [r7, #1227]	; 0x4cb
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d004      	beq.n	8001af4 <main+0xdc>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8001aea:	2140      	movs	r1, #64	; 0x40
 8001aec:	4893      	ldr	r0, [pc, #588]	; (8001d3c <main+0x324>)
 8001aee:	f001 fc95 	bl	800341c <HAL_GPIO_TogglePin>
		while(1);
 8001af2:	e7fe      	b.n	8001af2 <main+0xda>
	}

	/* Initialize accelerometer */
	status = lis3dh_init(&lis3dh, &hi2c1, x_accel_buf, 2);
 8001af4:	f507 6297 	add.w	r2, r7, #1208	; 0x4b8
 8001af8:	2302      	movs	r3, #2
 8001afa:	4992      	ldr	r1, [pc, #584]	; (8001d44 <main+0x32c>)
 8001afc:	4892      	ldr	r0, [pc, #584]	; (8001d48 <main+0x330>)
 8001afe:	f7ff fe1a 	bl	8001736 <lis3dh_init>
 8001b02:	4603      	mov	r3, r0
 8001b04:	461a      	mov	r2, r3
 8001b06:	4b91      	ldr	r3, [pc, #580]	; (8001d4c <main+0x334>)
 8001b08:	701a      	strb	r2, [r3, #0]
	if (status != HAL_OK)
 8001b0a:	4b90      	ldr	r3, [pc, #576]	; (8001d4c <main+0x334>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d005      	beq.n	8001b1e <main+0x106>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8001b12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b16:	488e      	ldr	r0, [pc, #568]	; (8001d50 <main+0x338>)
 8001b18:	f001 fc80 	bl	800341c <HAL_GPIO_TogglePin>
		while(1);
 8001b1c:	e7fe      	b.n	8001b1c <main+0x104>
	}

	/* Preliminary display of Steps and distance */
	ssd1306_Init();
 8001b1e:	f000 fc1d 	bl	800235c <ssd1306_Init>
	ssd1306_SetCursor(2,0);
 8001b22:	2100      	movs	r1, #0
 8001b24:	2002      	movs	r0, #2
 8001b26:	f000 fde7 	bl	80026f8 <ssd1306_SetCursor>
	ssd1306_WriteString("Steps:", Font_11x18, White);
 8001b2a:	4a8a      	ldr	r2, [pc, #552]	; (8001d54 <main+0x33c>)
 8001b2c:	2301      	movs	r3, #1
 8001b2e:	ca06      	ldmia	r2, {r1, r2}
 8001b30:	4889      	ldr	r0, [pc, #548]	; (8001d58 <main+0x340>)
 8001b32:	f000 fdbb 	bl	80026ac <ssd1306_WriteString>
	ssd1306_SetCursor(2,20);
 8001b36:	2114      	movs	r1, #20
 8001b38:	2002      	movs	r0, #2
 8001b3a:	f000 fddd 	bl	80026f8 <ssd1306_SetCursor>
	ssd1306_WriteString("Distance:", Font_11x18, White);
 8001b3e:	4a85      	ldr	r2, [pc, #532]	; (8001d54 <main+0x33c>)
 8001b40:	2301      	movs	r3, #1
 8001b42:	ca06      	ldmia	r2, {r1, r2}
 8001b44:	4885      	ldr	r0, [pc, #532]	; (8001d5c <main+0x344>)
 8001b46:	f000 fdb1 	bl	80026ac <ssd1306_WriteString>
	ssd1306_UpdateScreen();
 8001b4a:	f000 fc9f 	bl	800248c <ssd1306_UpdateScreen>

	/* Start character interrupt interrupt */
	status = HAL_UART_Receive_IT(&huart1, &nmea, 1);
 8001b4e:	2201      	movs	r2, #1
 8001b50:	4983      	ldr	r1, [pc, #524]	; (8001d60 <main+0x348>)
 8001b52:	4884      	ldr	r0, [pc, #528]	; (8001d64 <main+0x34c>)
 8001b54:	f004 f9fc 	bl	8005f50 <HAL_UART_Receive_IT>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	461a      	mov	r2, r3
 8001b5c:	4b7b      	ldr	r3, [pc, #492]	; (8001d4c <main+0x334>)
 8001b5e:	701a      	strb	r2, [r3, #0]
	if(status != HAL_OK)
 8001b60:	4b7a      	ldr	r3, [pc, #488]	; (8001d4c <main+0x334>)
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d005      	beq.n	8001b74 <main+0x15c>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8001b68:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b6c:	4878      	ldr	r0, [pc, #480]	; (8001d50 <main+0x338>)
 8001b6e:	f001 fc55 	bl	800341c <HAL_GPIO_TogglePin>
		while(1);
 8001b72:	e7fe      	b.n	8001b72 <main+0x15a>
	}

	while (1)
	{
		/* Waits predetermined number of samples, then updates screen */
		for(int i = 0; i < NUM_SAMPLES; i++)
 8001b74:	2300      	movs	r3, #0
 8001b76:	f8c7 34cc 	str.w	r3, [r7, #1228]	; 0x4cc
 8001b7a:	e045      	b.n	8001c08 <main+0x1f0>
		{
			HAL_Delay(50); //20Hz sampling rate
 8001b7c:	2032      	movs	r0, #50	; 0x32
 8001b7e:	f001 f90f 	bl	8002da0 <HAL_Delay>

			/* State machine  */
			if(lis3dh_xyz_available(&lis3dh)) {
 8001b82:	4871      	ldr	r0, [pc, #452]	; (8001d48 <main+0x330>)
 8001b84:	f7ff fe2c 	bl	80017e0 <lis3dh_xyz_available>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d037      	beq.n	8001bfe <main+0x1e6>
				status = lis3dh_get_xyz(&lis3dh);
 8001b8e:	486e      	ldr	r0, [pc, #440]	; (8001d48 <main+0x330>)
 8001b90:	f7ff fe86 	bl	80018a0 <lis3dh_get_xyz>
 8001b94:	4603      	mov	r3, r0
 8001b96:	461a      	mov	r2, r3
 8001b98:	4b6c      	ldr	r3, [pc, #432]	; (8001d4c <main+0x334>)
 8001b9a:	701a      	strb	r2, [r3, #0]
				if(status != HAL_OK)
 8001b9c:	4b6b      	ldr	r3, [pc, #428]	; (8001d4c <main+0x334>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d005      	beq.n	8001bb0 <main+0x198>
				{
					HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8001ba4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001ba8:	4869      	ldr	r0, [pc, #420]	; (8001d50 <main+0x338>)
 8001baa:	f001 fc37 	bl	800341c <HAL_GPIO_TogglePin>
					while(1);
 8001bae:	e7fe      	b.n	8001bae <main+0x196>
				}

				x_accel = lis3dh.x; //get x acceleration
 8001bb0:	4b65      	ldr	r3, [pc, #404]	; (8001d48 <main+0x330>)
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	f8c7 34bc 	str.w	r3, [r7, #1212]	; 0x4bc

				switch(state) {
 8001bb8:	f897 34d7 	ldrb.w	r3, [r7, #1239]	; 0x4d7
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d002      	beq.n	8001bc6 <main+0x1ae>
 8001bc0:	2b01      	cmp	r3, #1
 8001bc2:	d00f      	beq.n	8001be4 <main+0x1cc>
 8001bc4:	e01b      	b.n	8001bfe <main+0x1e6>
					case TOP: //if in TOP state
						if(x_accel < THRESH_LOW) { //if acceleration drops below threshold
 8001bc6:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	; 0x4bc
 8001bca:	f243 4202 	movw	r2, #13314	; 0x3402
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	dc12      	bgt.n	8001bf8 <main+0x1e0>
							steps += 1; //add one step
 8001bd2:	f8b7 34d4 	ldrh.w	r3, [r7, #1236]	; 0x4d4
 8001bd6:	3301      	adds	r3, #1
 8001bd8:	f8a7 34d4 	strh.w	r3, [r7, #1236]	; 0x4d4
							state = BELOW; //change state
 8001bdc:	2301      	movs	r3, #1
 8001bde:	f887 34d7 	strb.w	r3, [r7, #1239]	; 0x4d7
						}
						break;
 8001be2:	e009      	b.n	8001bf8 <main+0x1e0>
					case BELOW: //if in BOTTOM state
						if(x_accel > THRESH_HIGH) { //if acceleration surpasses threshold
 8001be4:	f8d7 34bc 	ldr.w	r3, [r7, #1212]	; 0x4bc
 8001be8:	f243 7214 	movw	r2, #14100	; 0x3714
 8001bec:	4293      	cmp	r3, r2
 8001bee:	dd05      	ble.n	8001bfc <main+0x1e4>
							state = TOP; //change states
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	f887 34d7 	strb.w	r3, [r7, #1239]	; 0x4d7
						}
						break;
 8001bf6:	e001      	b.n	8001bfc <main+0x1e4>
						break;
 8001bf8:	bf00      	nop
 8001bfa:	e000      	b.n	8001bfe <main+0x1e6>
						break;
 8001bfc:	bf00      	nop
		for(int i = 0; i < NUM_SAMPLES; i++)
 8001bfe:	f8d7 34cc 	ldr.w	r3, [r7, #1228]	; 0x4cc
 8001c02:	3301      	adds	r3, #1
 8001c04:	f8c7 34cc 	str.w	r3, [r7, #1228]	; 0x4cc
 8001c08:	f8d7 34cc 	ldr.w	r3, [r7, #1228]	; 0x4cc
 8001c0c:	2bff      	cmp	r3, #255	; 0xff
 8001c0e:	ddb5      	ble.n	8001b7c <main+0x164>
				}
			}
		}

		/* Write Steps to display */
		ssd1306_SetCursor(70,0);
 8001c10:	2100      	movs	r1, #0
 8001c12:	2046      	movs	r0, #70	; 0x46
 8001c14:	f000 fd70 	bl	80026f8 <ssd1306_SetCursor>
		ssd1306_WriteString(itoa(steps,display_buf,10), Font_11x18, White);
 8001c18:	f8b7 34d4 	ldrh.w	r3, [r7, #1236]	; 0x4d4
 8001c1c:	f507 6195 	add.w	r1, r7, #1192	; 0x4a8
 8001c20:	220a      	movs	r2, #10
 8001c22:	4618      	mov	r0, r3
 8001c24:	f008 fc28 	bl	800a478 <itoa>
 8001c28:	4a4a      	ldr	r2, [pc, #296]	; (8001d54 <main+0x33c>)
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	ca06      	ldmia	r2, {r1, r2}
 8001c2e:	f000 fd3d 	bl	80026ac <ssd1306_WriteString>

		/* Chacks for GPS lock, lat and long will be zero in this case*/
		if((pre_lat == 0) && (pre_lon == 0)) {
 8001c32:	4b4d      	ldr	r3, [pc, #308]	; (8001d68 <main+0x350>)
 8001c34:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c38:	f04f 0200 	mov.w	r2, #0
 8001c3c:	f04f 0300 	mov.w	r3, #0
 8001c40:	f7fe ff4c 	bl	8000adc <__aeabi_dcmpeq>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d018      	beq.n	8001c7c <main+0x264>
 8001c4a:	4b48      	ldr	r3, [pc, #288]	; (8001d6c <main+0x354>)
 8001c4c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c50:	f04f 0200 	mov.w	r2, #0
 8001c54:	f04f 0300 	mov.w	r3, #0
 8001c58:	f7fe ff40 	bl	8000adc <__aeabi_dcmpeq>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d00c      	beq.n	8001c7c <main+0x264>
		  ssd1306_SetCursor(2,50);
 8001c62:	2132      	movs	r1, #50	; 0x32
 8001c64:	2002      	movs	r0, #2
 8001c66:	f000 fd47 	bl	80026f8 <ssd1306_SetCursor>
		  ssd1306_WriteString("Need GPS Lock", Font_7x10, White);
 8001c6a:	4a41      	ldr	r2, [pc, #260]	; (8001d70 <main+0x358>)
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	ca06      	ldmia	r2, {r1, r2}
 8001c70:	4840      	ldr	r0, [pc, #256]	; (8001d74 <main+0x35c>)
 8001c72:	f000 fd1b 	bl	80026ac <ssd1306_WriteString>
		  ssd1306_UpdateScreen();
 8001c76:	f000 fc09 	bl	800248c <ssd1306_UpdateScreen>
 8001c7a:	e111      	b.n	8001ea0 <main+0x488>
		}
		else {
			sprintf(sd1,"%fN,%fW,%s",pre_lat,pre_lon,pre_time); //write lat,long,time to sd card buffer
 8001c7c:	4b3a      	ldr	r3, [pc, #232]	; (8001d68 <main+0x350>)
 8001c7e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001c82:	4b3a      	ldr	r3, [pc, #232]	; (8001d6c <main+0x354>)
 8001c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c88:	463c      	mov	r4, r7
 8001c8a:	4d3b      	ldr	r5, [pc, #236]	; (8001d78 <main+0x360>)
 8001c8c:	9502      	str	r5, [sp, #8]
 8001c8e:	e9cd 2300 	strd	r2, r3, [sp]
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	4939      	ldr	r1, [pc, #228]	; (8001d7c <main+0x364>)
 8001c98:	4620      	mov	r0, r4
 8001c9a:	f009 fa65 	bl	800b168 <siprintf>

			fres = f_mount(&FatFs, "", 1); //1=mount now
 8001c9e:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001ca2:	2201      	movs	r2, #1
 8001ca4:	4924      	ldr	r1, [pc, #144]	; (8001d38 <main+0x320>)
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f007 fe2c 	bl	8009904 <f_mount>
 8001cac:	4603      	mov	r3, r0
 8001cae:	f887 34cb 	strb.w	r3, [r7, #1227]	; 0x4cb
			if(fres != FR_OK) {
 8001cb2:	f897 34cb 	ldrb.w	r3, [r7, #1227]	; 0x4cb
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d004      	beq.n	8001cc4 <main+0x2ac>
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8001cba:	2140      	movs	r1, #64	; 0x40
 8001cbc:	481f      	ldr	r0, [pc, #124]	; (8001d3c <main+0x324>)
 8001cbe:	f001 fbad 	bl	800341c <HAL_GPIO_TogglePin>
				while(1);
 8001cc2:	e7fe      	b.n	8001cc2 <main+0x2aa>
			}

			fres = f_open(&fil, "crds.txt", FA_WRITE | FA_OPEN_ALWAYS);
 8001cc4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001cc8:	2212      	movs	r2, #18
 8001cca:	491d      	ldr	r1, [pc, #116]	; (8001d40 <main+0x328>)
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f007 fe5f 	bl	8009990 <f_open>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	f887 34cb 	strb.w	r3, [r7, #1227]	; 0x4cb
			if(fres == FR_OK) {
 8001cd8:	f897 34cb 	ldrb.w	r3, [r7, #1227]	; 0x4cb
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d126      	bne.n	8001d2e <main+0x316>
				f_lseek(&fil, f_size(&fil)); //seek through file to find next line
 8001ce0:	f507 639b 	add.w	r3, r7, #1240	; 0x4d8
 8001ce4:	f2a3 438c 	subw	r3, r3, #1164	; 0x48c
 8001ce8:	68da      	ldr	r2, [r3, #12]
 8001cea:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001cee:	4611      	mov	r1, r2
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f008 fa1d 	bl	800a130 <f_lseek>
				strncpy((char*)writedisplay_buf, sd1, 35); //copy general string to required sd card buffer
 8001cf6:	4639      	mov	r1, r7
 8001cf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cfc:	2223      	movs	r2, #35	; 0x23
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f00a fa77 	bl	800c1f2 <strncpy>
				fres = f_write(&fil, writedisplay_buf, 35, &bytesWrote);
 8001d04:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001d08:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001d0c:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8001d10:	2223      	movs	r2, #35	; 0x23
 8001d12:	f007 fff9 	bl	8009d08 <f_write>
 8001d16:	4603      	mov	r3, r0
 8001d18:	f887 34cb 	strb.w	r3, [r7, #1227]	; 0x4cb
				if(fres != FR_OK) {
 8001d1c:	f897 34cb 	ldrb.w	r3, [r7, #1227]	; 0x4cb
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d02d      	beq.n	8001d80 <main+0x368>
					HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8001d24:	2140      	movs	r1, #64	; 0x40
 8001d26:	4805      	ldr	r0, [pc, #20]	; (8001d3c <main+0x324>)
 8001d28:	f001 fb78 	bl	800341c <HAL_GPIO_TogglePin>
					while(1);
 8001d2c:	e7fe      	b.n	8001d2c <main+0x314>
				}
			}
			else {
				HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_6);
 8001d2e:	2140      	movs	r1, #64	; 0x40
 8001d30:	4802      	ldr	r0, [pc, #8]	; (8001d3c <main+0x324>)
 8001d32:	f001 fb73 	bl	800341c <HAL_GPIO_TogglePin>
				while(1);
 8001d36:	e7fe      	b.n	8001d36 <main+0x31e>
 8001d38:	08010e74 	.word	0x08010e74
 8001d3c:	48000800 	.word	0x48000800
 8001d40:	08010e78 	.word	0x08010e78
 8001d44:	2000022c 	.word	0x2000022c
 8001d48:	200003c4 	.word	0x200003c4
 8001d4c:	200003c0 	.word	0x200003c0
 8001d50:	48000400 	.word	0x48000400
 8001d54:	20000008 	.word	0x20000008
 8001d58:	08010e84 	.word	0x08010e84
 8001d5c:	08010e8c 	.word	0x08010e8c
 8001d60:	20000520 	.word	0x20000520
 8001d64:	20000338 	.word	0x20000338
 8001d68:	200003f0 	.word	0x200003f0
 8001d6c:	200003f8 	.word	0x200003f8
 8001d70:	20000000 	.word	0x20000000
 8001d74:	08010e98 	.word	0x08010e98
 8001d78:	2000040c 	.word	0x2000040c
 8001d7c:	08010ea8 	.word	0x08010ea8
			}

			f_close(&fil); //close file
 8001d80:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001d84:	4618      	mov	r0, r3
 8001d86:	f008 f9a9 	bl	800a0dc <f_close>

			f_mount(NULL, "", 0); //dismout file
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	4950      	ldr	r1, [pc, #320]	; (8001ed0 <main+0x4b8>)
 8001d8e:	2000      	movs	r0, #0
 8001d90:	f007 fdb8 	bl	8009904 <f_mount>

			new_distance = calculateDistance(pre_lat, pre_lon, cur_lat, cur_lon);
 8001d94:	4b4f      	ldr	r3, [pc, #316]	; (8001ed4 <main+0x4bc>)
 8001d96:	ed93 7b00 	vldr	d7, [r3]
 8001d9a:	4b4f      	ldr	r3, [pc, #316]	; (8001ed8 <main+0x4c0>)
 8001d9c:	ed93 6b00 	vldr	d6, [r3]
 8001da0:	4b4e      	ldr	r3, [pc, #312]	; (8001edc <main+0x4c4>)
 8001da2:	ed93 5b00 	vldr	d5, [r3]
 8001da6:	4b4e      	ldr	r3, [pc, #312]	; (8001ee0 <main+0x4c8>)
 8001da8:	ed93 4b00 	vldr	d4, [r3]
 8001dac:	eeb0 3a44 	vmov.f32	s6, s8
 8001db0:	eef0 3a64 	vmov.f32	s7, s9
 8001db4:	eeb0 2a45 	vmov.f32	s4, s10
 8001db8:	eef0 2a65 	vmov.f32	s5, s11
 8001dbc:	eeb0 1a46 	vmov.f32	s2, s12
 8001dc0:	eef0 1a66 	vmov.f32	s3, s13
 8001dc4:	eeb0 0a47 	vmov.f32	s0, s14
 8001dc8:	eef0 0a67 	vmov.f32	s1, s15
 8001dcc:	f7ff fab0 	bl	8001330 <calculateDistance>
 8001dd0:	ec53 2b10 	vmov	r2, r3, d0
 8001dd4:	4610      	mov	r0, r2
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	f7fe ff10 	bl	8000bfc <__aeabi_d2f>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	f207 42c4 	addw	r2, r7, #1220	; 0x4c4
 8001de2:	6013      	str	r3, [r2, #0]
			if(new_distance > MIN_GPS_DISTANCE){ //prevent GPS drift when still
 8001de4:	f207 43c4 	addw	r3, r7, #1220	; 0x4c4
 8001de8:	edd3 7a00 	vldr	s15, [r3]
 8001dec:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8001df0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001df4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df8:	dd0d      	ble.n	8001e16 <main+0x3fe>
			  total_distance += new_distance;
 8001dfa:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8001dfe:	ed93 7a00 	vldr	s14, [r3]
 8001e02:	f207 43c4 	addw	r3, r7, #1220	; 0x4c4
 8001e06:	edd3 7a00 	vldr	s15, [r3]
 8001e0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e0e:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8001e12:	edc3 7a00 	vstr	s15, [r3]
			}
			if(total_distance < 400) //display meters
 8001e16:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8001e1a:	edd3 7a00 	vldr	s15, [r3]
 8001e1e:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001ee4 <main+0x4cc>
 8001e22:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e2a:	d50c      	bpl.n	8001e46 <main+0x42e>
			{
			  sprintf(display_buf,"%0.2f m     ",total_distance);
 8001e2c:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8001e30:	6818      	ldr	r0, [r3, #0]
 8001e32:	f7fe fb93 	bl	800055c <__aeabi_f2d>
 8001e36:	4602      	mov	r2, r0
 8001e38:	460b      	mov	r3, r1
 8001e3a:	f507 6095 	add.w	r0, r7, #1192	; 0x4a8
 8001e3e:	492a      	ldr	r1, [pc, #168]	; (8001ee8 <main+0x4d0>)
 8001e40:	f009 f992 	bl	800b168 <siprintf>
 8001e44:	e01f      	b.n	8001e86 <main+0x46e>
			}
			else{ //change from meters to miles
			  miles = total_distance / METERS_TO_MILES;
 8001e46:	f507 639a 	add.w	r3, r7, #1232	; 0x4d0
 8001e4a:	6818      	ldr	r0, [r3, #0]
 8001e4c:	f7fe fb86 	bl	800055c <__aeabi_f2d>
 8001e50:	a31d      	add	r3, pc, #116	; (adr r3, 8001ec8 <main+0x4b0>)
 8001e52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e56:	f7fe fd03 	bl	8000860 <__aeabi_ddiv>
 8001e5a:	4602      	mov	r2, r0
 8001e5c:	460b      	mov	r3, r1
 8001e5e:	4610      	mov	r0, r2
 8001e60:	4619      	mov	r1, r3
 8001e62:	f7fe fecb 	bl	8000bfc <__aeabi_d2f>
 8001e66:	4603      	mov	r3, r0
 8001e68:	f507 6298 	add.w	r2, r7, #1216	; 0x4c0
 8001e6c:	6013      	str	r3, [r2, #0]
			  sprintf(display_buf,"%0.2f Mi     ",miles);
 8001e6e:	f507 6398 	add.w	r3, r7, #1216	; 0x4c0
 8001e72:	6818      	ldr	r0, [r3, #0]
 8001e74:	f7fe fb72 	bl	800055c <__aeabi_f2d>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	f507 6095 	add.w	r0, r7, #1192	; 0x4a8
 8001e80:	491a      	ldr	r1, [pc, #104]	; (8001eec <main+0x4d4>)
 8001e82:	f009 f971 	bl	800b168 <siprintf>
			}
			ssd1306_SetCursor(2,40);
 8001e86:	2128      	movs	r1, #40	; 0x28
 8001e88:	2002      	movs	r0, #2
 8001e8a:	f000 fc35 	bl	80026f8 <ssd1306_SetCursor>
			ssd1306_WriteString(display_buf, Font_11x18, White);
 8001e8e:	4a18      	ldr	r2, [pc, #96]	; (8001ef0 <main+0x4d8>)
 8001e90:	f507 6095 	add.w	r0, r7, #1192	; 0x4a8
 8001e94:	2301      	movs	r3, #1
 8001e96:	ca06      	ldmia	r2, {r1, r2}
 8001e98:	f000 fc08 	bl	80026ac <ssd1306_WriteString>
			ssd1306_UpdateScreen();
 8001e9c:	f000 faf6 	bl	800248c <ssd1306_UpdateScreen>

		}
			/* update present values to past */
			pre_lat = cur_lat;
 8001ea0:	4b0e      	ldr	r3, [pc, #56]	; (8001edc <main+0x4c4>)
 8001ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea6:	490b      	ldr	r1, [pc, #44]	; (8001ed4 <main+0x4bc>)
 8001ea8:	e9c1 2300 	strd	r2, r3, [r1]
			pre_lon = cur_lon;
 8001eac:	4b0c      	ldr	r3, [pc, #48]	; (8001ee0 <main+0x4c8>)
 8001eae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eb2:	4909      	ldr	r1, [pc, #36]	; (8001ed8 <main+0x4c0>)
 8001eb4:	e9c1 2300 	strd	r2, r3, [r1]
			strcpy(pre_time, cur_time);
 8001eb8:	490e      	ldr	r1, [pc, #56]	; (8001ef4 <main+0x4dc>)
 8001eba:	480f      	ldr	r0, [pc, #60]	; (8001ef8 <main+0x4e0>)
 8001ebc:	f00a fa94 	bl	800c3e8 <strcpy>
		for(int i = 0; i < NUM_SAMPLES; i++)
 8001ec0:	e658      	b.n	8001b74 <main+0x15c>
 8001ec2:	bf00      	nop
 8001ec4:	f3af 8000 	nop.w
 8001ec8:	28f5c28f 	.word	0x28f5c28f
 8001ecc:	4099255c 	.word	0x4099255c
 8001ed0:	08010e74 	.word	0x08010e74
 8001ed4:	200003f0 	.word	0x200003f0
 8001ed8:	200003f8 	.word	0x200003f8
 8001edc:	200003e0 	.word	0x200003e0
 8001ee0:	200003e8 	.word	0x200003e8
 8001ee4:	43c80000 	.word	0x43c80000
 8001ee8:	08010eb4 	.word	0x08010eb4
 8001eec:	08010ec4 	.word	0x08010ec4
 8001ef0:	20000008 	.word	0x20000008
 8001ef4:	20000400 	.word	0x20000400
 8001ef8:	2000040c 	.word	0x2000040c

08001efc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b096      	sub	sp, #88	; 0x58
 8001f00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f02:	f107 0314 	add.w	r3, r7, #20
 8001f06:	2244      	movs	r2, #68	; 0x44
 8001f08:	2100      	movs	r1, #0
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f00a f9e0 	bl	800c2d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f10:	463b      	mov	r3, r7
 8001f12:	2200      	movs	r2, #0
 8001f14:	601a      	str	r2, [r3, #0]
 8001f16:	605a      	str	r2, [r3, #4]
 8001f18:	609a      	str	r2, [r3, #8]
 8001f1a:	60da      	str	r2, [r3, #12]
 8001f1c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001f1e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001f22:	f002 f9c7 	bl	80042b4 <HAL_PWREx_ControlVoltageScaling>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001f2c:	f000 f9a8 	bl	8002280 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f30:	2301      	movs	r3, #1
 8001f32:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f38:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001f42:	2301      	movs	r3, #1
 8001f44:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 20;
 8001f46:	2314      	movs	r3, #20
 8001f48:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001f4e:	2302      	movs	r3, #2
 8001f50:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f52:	f107 0314 	add.w	r3, r7, #20
 8001f56:	4618      	mov	r0, r3
 8001f58:	f002 fa02 	bl	8004360 <HAL_RCC_OscConfig>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001f62:	f000 f98d 	bl	8002280 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f66:	230f      	movs	r3, #15
 8001f68:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f76:	2300      	movs	r3, #0
 8001f78:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001f7a:	463b      	mov	r3, r7
 8001f7c:	2104      	movs	r1, #4
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f002 fe50 	bl	8004c24 <HAL_RCC_ClockConfig>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001f8a:	f000 f979 	bl	8002280 <Error_Handler>
  }
}
 8001f8e:	bf00      	nop
 8001f90:	3758      	adds	r7, #88	; 0x58
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
	...

08001f98 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f9c:	4b1b      	ldr	r3, [pc, #108]	; (800200c <MX_I2C1_Init+0x74>)
 8001f9e:	4a1c      	ldr	r2, [pc, #112]	; (8002010 <MX_I2C1_Init+0x78>)
 8001fa0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 8001fa2:	4b1a      	ldr	r3, [pc, #104]	; (800200c <MX_I2C1_Init+0x74>)
 8001fa4:	4a1b      	ldr	r2, [pc, #108]	; (8002014 <MX_I2C1_Init+0x7c>)
 8001fa6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001fa8:	4b18      	ldr	r3, [pc, #96]	; (800200c <MX_I2C1_Init+0x74>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fae:	4b17      	ldr	r3, [pc, #92]	; (800200c <MX_I2C1_Init+0x74>)
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fb4:	4b15      	ldr	r3, [pc, #84]	; (800200c <MX_I2C1_Init+0x74>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001fba:	4b14      	ldr	r3, [pc, #80]	; (800200c <MX_I2C1_Init+0x74>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001fc0:	4b12      	ldr	r3, [pc, #72]	; (800200c <MX_I2C1_Init+0x74>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fc6:	4b11      	ldr	r3, [pc, #68]	; (800200c <MX_I2C1_Init+0x74>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fcc:	4b0f      	ldr	r3, [pc, #60]	; (800200c <MX_I2C1_Init+0x74>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fd2:	480e      	ldr	r0, [pc, #56]	; (800200c <MX_I2C1_Init+0x74>)
 8001fd4:	f001 fa3c 	bl	8003450 <HAL_I2C_Init>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d001      	beq.n	8001fe2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001fde:	f000 f94f 	bl	8002280 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	4809      	ldr	r0, [pc, #36]	; (800200c <MX_I2C1_Init+0x74>)
 8001fe6:	f002 f8bf 	bl	8004168 <HAL_I2CEx_ConfigAnalogFilter>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001ff0:	f000 f946 	bl	8002280 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001ff4:	2100      	movs	r1, #0
 8001ff6:	4805      	ldr	r0, [pc, #20]	; (800200c <MX_I2C1_Init+0x74>)
 8001ff8:	f002 f901 	bl	80041fe <HAL_I2CEx_ConfigDigitalFilter>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002002:	f000 f93d 	bl	8002280 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	2000022c 	.word	0x2000022c
 8002010:	40005400 	.word	0x40005400
 8002014:	10909cec 	.word	0x10909cec

08002018 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800201c:	4b1b      	ldr	r3, [pc, #108]	; (800208c <MX_I2C2_Init+0x74>)
 800201e:	4a1c      	ldr	r2, [pc, #112]	; (8002090 <MX_I2C2_Init+0x78>)
 8002020:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 8002022:	4b1a      	ldr	r3, [pc, #104]	; (800208c <MX_I2C2_Init+0x74>)
 8002024:	4a1b      	ldr	r2, [pc, #108]	; (8002094 <MX_I2C2_Init+0x7c>)
 8002026:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8002028:	4b18      	ldr	r3, [pc, #96]	; (800208c <MX_I2C2_Init+0x74>)
 800202a:	2200      	movs	r2, #0
 800202c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800202e:	4b17      	ldr	r3, [pc, #92]	; (800208c <MX_I2C2_Init+0x74>)
 8002030:	2201      	movs	r2, #1
 8002032:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002034:	4b15      	ldr	r3, [pc, #84]	; (800208c <MX_I2C2_Init+0x74>)
 8002036:	2200      	movs	r2, #0
 8002038:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800203a:	4b14      	ldr	r3, [pc, #80]	; (800208c <MX_I2C2_Init+0x74>)
 800203c:	2200      	movs	r2, #0
 800203e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002040:	4b12      	ldr	r3, [pc, #72]	; (800208c <MX_I2C2_Init+0x74>)
 8002042:	2200      	movs	r2, #0
 8002044:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002046:	4b11      	ldr	r3, [pc, #68]	; (800208c <MX_I2C2_Init+0x74>)
 8002048:	2200      	movs	r2, #0
 800204a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800204c:	4b0f      	ldr	r3, [pc, #60]	; (800208c <MX_I2C2_Init+0x74>)
 800204e:	2200      	movs	r2, #0
 8002050:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002052:	480e      	ldr	r0, [pc, #56]	; (800208c <MX_I2C2_Init+0x74>)
 8002054:	f001 f9fc 	bl	8003450 <HAL_I2C_Init>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800205e:	f000 f90f 	bl	8002280 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002062:	2100      	movs	r1, #0
 8002064:	4809      	ldr	r0, [pc, #36]	; (800208c <MX_I2C2_Init+0x74>)
 8002066:	f002 f87f 	bl	8004168 <HAL_I2CEx_ConfigAnalogFilter>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8002070:	f000 f906 	bl	8002280 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8002074:	2100      	movs	r1, #0
 8002076:	4805      	ldr	r0, [pc, #20]	; (800208c <MX_I2C2_Init+0x74>)
 8002078:	f002 f8c1 	bl	80041fe <HAL_I2CEx_ConfigDigitalFilter>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8002082:	f000 f8fd 	bl	8002280 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002086:	bf00      	nop
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000280 	.word	0x20000280
 8002090:	40005800 	.word	0x40005800
 8002094:	10909cec 	.word	0x10909cec

08002098 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800209c:	4b1b      	ldr	r3, [pc, #108]	; (800210c <MX_SPI1_Init+0x74>)
 800209e:	4a1c      	ldr	r2, [pc, #112]	; (8002110 <MX_SPI1_Init+0x78>)
 80020a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80020a2:	4b1a      	ldr	r3, [pc, #104]	; (800210c <MX_SPI1_Init+0x74>)
 80020a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80020a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80020aa:	4b18      	ldr	r3, [pc, #96]	; (800210c <MX_SPI1_Init+0x74>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80020b0:	4b16      	ldr	r3, [pc, #88]	; (800210c <MX_SPI1_Init+0x74>)
 80020b2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80020b6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020b8:	4b14      	ldr	r3, [pc, #80]	; (800210c <MX_SPI1_Init+0x74>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020be:	4b13      	ldr	r3, [pc, #76]	; (800210c <MX_SPI1_Init+0x74>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80020c4:	4b11      	ldr	r3, [pc, #68]	; (800210c <MX_SPI1_Init+0x74>)
 80020c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020ca:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80020cc:	4b0f      	ldr	r3, [pc, #60]	; (800210c <MX_SPI1_Init+0x74>)
 80020ce:	2238      	movs	r2, #56	; 0x38
 80020d0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020d2:	4b0e      	ldr	r3, [pc, #56]	; (800210c <MX_SPI1_Init+0x74>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80020d8:	4b0c      	ldr	r3, [pc, #48]	; (800210c <MX_SPI1_Init+0x74>)
 80020da:	2200      	movs	r2, #0
 80020dc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020de:	4b0b      	ldr	r3, [pc, #44]	; (800210c <MX_SPI1_Init+0x74>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80020e4:	4b09      	ldr	r3, [pc, #36]	; (800210c <MX_SPI1_Init+0x74>)
 80020e6:	2207      	movs	r2, #7
 80020e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80020ea:	4b08      	ldr	r3, [pc, #32]	; (800210c <MX_SPI1_Init+0x74>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80020f0:	4b06      	ldr	r3, [pc, #24]	; (800210c <MX_SPI1_Init+0x74>)
 80020f2:	2208      	movs	r2, #8
 80020f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80020f6:	4805      	ldr	r0, [pc, #20]	; (800210c <MX_SPI1_Init+0x74>)
 80020f8:	f003 f93e 	bl	8005378 <HAL_SPI_Init>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002102:	f000 f8bd 	bl	8002280 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	200002d4 	.word	0x200002d4
 8002110:	40013000 	.word	0x40013000

08002114 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002118:	4b16      	ldr	r3, [pc, #88]	; (8002174 <MX_USART1_UART_Init+0x60>)
 800211a:	4a17      	ldr	r2, [pc, #92]	; (8002178 <MX_USART1_UART_Init+0x64>)
 800211c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800211e:	4b15      	ldr	r3, [pc, #84]	; (8002174 <MX_USART1_UART_Init+0x60>)
 8002120:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002124:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002126:	4b13      	ldr	r3, [pc, #76]	; (8002174 <MX_USART1_UART_Init+0x60>)
 8002128:	2200      	movs	r2, #0
 800212a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800212c:	4b11      	ldr	r3, [pc, #68]	; (8002174 <MX_USART1_UART_Init+0x60>)
 800212e:	2200      	movs	r2, #0
 8002130:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002132:	4b10      	ldr	r3, [pc, #64]	; (8002174 <MX_USART1_UART_Init+0x60>)
 8002134:	2200      	movs	r2, #0
 8002136:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002138:	4b0e      	ldr	r3, [pc, #56]	; (8002174 <MX_USART1_UART_Init+0x60>)
 800213a:	220c      	movs	r2, #12
 800213c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800213e:	4b0d      	ldr	r3, [pc, #52]	; (8002174 <MX_USART1_UART_Init+0x60>)
 8002140:	2200      	movs	r2, #0
 8002142:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002144:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <MX_USART1_UART_Init+0x60>)
 8002146:	2200      	movs	r2, #0
 8002148:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800214a:	4b0a      	ldr	r3, [pc, #40]	; (8002174 <MX_USART1_UART_Init+0x60>)
 800214c:	2200      	movs	r2, #0
 800214e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8002150:	4b08      	ldr	r3, [pc, #32]	; (8002174 <MX_USART1_UART_Init+0x60>)
 8002152:	2210      	movs	r2, #16
 8002154:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002156:	4b07      	ldr	r3, [pc, #28]	; (8002174 <MX_USART1_UART_Init+0x60>)
 8002158:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800215c:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800215e:	4805      	ldr	r0, [pc, #20]	; (8002174 <MX_USART1_UART_Init+0x60>)
 8002160:	f003 fea8 	bl	8005eb4 <HAL_UART_Init>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800216a:	f000 f889 	bl	8002280 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	20000338 	.word	0x20000338
 8002178:	40013800 	.word	0x40013800

0800217c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b08a      	sub	sp, #40	; 0x28
 8002180:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002182:	f107 0314 	add.w	r3, r7, #20
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	605a      	str	r2, [r3, #4]
 800218c:	609a      	str	r2, [r3, #8]
 800218e:	60da      	str	r2, [r3, #12]
 8002190:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002192:	4b38      	ldr	r3, [pc, #224]	; (8002274 <MX_GPIO_Init+0xf8>)
 8002194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002196:	4a37      	ldr	r2, [pc, #220]	; (8002274 <MX_GPIO_Init+0xf8>)
 8002198:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800219c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800219e:	4b35      	ldr	r3, [pc, #212]	; (8002274 <MX_GPIO_Init+0xf8>)
 80021a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a6:	613b      	str	r3, [r7, #16]
 80021a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021aa:	4b32      	ldr	r3, [pc, #200]	; (8002274 <MX_GPIO_Init+0xf8>)
 80021ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ae:	4a31      	ldr	r2, [pc, #196]	; (8002274 <MX_GPIO_Init+0xf8>)
 80021b0:	f043 0301 	orr.w	r3, r3, #1
 80021b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021b6:	4b2f      	ldr	r3, [pc, #188]	; (8002274 <MX_GPIO_Init+0xf8>)
 80021b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ba:	f003 0301 	and.w	r3, r3, #1
 80021be:	60fb      	str	r3, [r7, #12]
 80021c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021c2:	4b2c      	ldr	r3, [pc, #176]	; (8002274 <MX_GPIO_Init+0xf8>)
 80021c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021c6:	4a2b      	ldr	r2, [pc, #172]	; (8002274 <MX_GPIO_Init+0xf8>)
 80021c8:	f043 0302 	orr.w	r3, r3, #2
 80021cc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021ce:	4b29      	ldr	r3, [pc, #164]	; (8002274 <MX_GPIO_Init+0xf8>)
 80021d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	60bb      	str	r3, [r7, #8]
 80021d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021da:	4b26      	ldr	r3, [pc, #152]	; (8002274 <MX_GPIO_Init+0xf8>)
 80021dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021de:	4a25      	ldr	r2, [pc, #148]	; (8002274 <MX_GPIO_Init+0xf8>)
 80021e0:	f043 0304 	orr.w	r3, r3, #4
 80021e4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021e6:	4b23      	ldr	r3, [pc, #140]	; (8002274 <MX_GPIO_Init+0xf8>)
 80021e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ea:	f003 0304 	and.w	r3, r3, #4
 80021ee:	607b      	str	r3, [r7, #4]
 80021f0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 80021f2:	2200      	movs	r2, #0
 80021f4:	2110      	movs	r1, #16
 80021f6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021fa:	f001 f8f7 	bl	80033ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 80021fe:	2200      	movs	r2, #0
 8002200:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002204:	481c      	ldr	r0, [pc, #112]	; (8002278 <MX_GPIO_Init+0xfc>)
 8002206:	f001 f8f1 	bl	80033ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800220a:	2200      	movs	r2, #0
 800220c:	2140      	movs	r1, #64	; 0x40
 800220e:	481b      	ldr	r0, [pc, #108]	; (800227c <MX_GPIO_Init+0x100>)
 8002210:	f001 f8ec 	bl	80033ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002214:	2310      	movs	r3, #16
 8002216:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002218:	2301      	movs	r3, #1
 800221a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221c:	2300      	movs	r3, #0
 800221e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002220:	2300      	movs	r3, #0
 8002222:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002224:	f107 0314 	add.w	r3, r7, #20
 8002228:	4619      	mov	r1, r3
 800222a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800222e:	f000 ff6b 	bl	8003108 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002232:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002236:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002238:	2301      	movs	r3, #1
 800223a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002240:	2300      	movs	r3, #0
 8002242:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002244:	f107 0314 	add.w	r3, r7, #20
 8002248:	4619      	mov	r1, r3
 800224a:	480b      	ldr	r0, [pc, #44]	; (8002278 <MX_GPIO_Init+0xfc>)
 800224c:	f000 ff5c 	bl	8003108 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002250:	2340      	movs	r3, #64	; 0x40
 8002252:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002254:	2301      	movs	r3, #1
 8002256:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002258:	2300      	movs	r3, #0
 800225a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800225c:	2300      	movs	r3, #0
 800225e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4619      	mov	r1, r3
 8002266:	4805      	ldr	r0, [pc, #20]	; (800227c <MX_GPIO_Init+0x100>)
 8002268:	f000 ff4e 	bl	8003108 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800226c:	bf00      	nop
 800226e:	3728      	adds	r7, #40	; 0x28
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40021000 	.word	0x40021000
 8002278:	48000400 	.word	0x48000400
 800227c:	48000800 	.word	0x48000800

08002280 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002280:	b480      	push	{r7}
 8002282:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002284:	b672      	cpsid	i
}
 8002286:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002288:	e7fe      	b.n	8002288 <Error_Handler+0x8>

0800228a <ssd1306_Reset>:
#include <math.h>
#include <stdlib.h>
#include <string.h>  // For memcpy
#include "I2C.h"

void ssd1306_Reset(void) {
 800228a:	b480      	push	{r7}
 800228c:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 800228e:	bf00      	nop
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr

08002298 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002298:	b580      	push	{r7, lr}
 800229a:	b084      	sub	sp, #16
 800229c:	af00      	add	r7, sp, #0
 800229e:	4603      	mov	r3, r0
 80022a0:	71fb      	strb	r3, [r7, #7]
		uint8_t buffer[2];
		buffer[0] = 0x00;
 80022a2:	2300      	movs	r3, #0
 80022a4:	733b      	strb	r3, [r7, #12]
		buffer[1] = byte;
 80022a6:	79fb      	ldrb	r3, [r7, #7]
 80022a8:	737b      	strb	r3, [r7, #13]
		I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer, 2);
 80022aa:	f107 020c 	add.w	r2, r7, #12
 80022ae:	2302      	movs	r3, #2
 80022b0:	2178      	movs	r1, #120	; 0x78
 80022b2:	4803      	ldr	r0, [pc, #12]	; (80022c0 <ssd1306_WriteCommand+0x28>)
 80022b4:	f7ff f9d9 	bl	800166a <I2C_SendData>
}
 80022b8:	bf00      	nop
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}
 80022c0:	40005800 	.word	0x40005800

080022c4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80022c4:	b580      	push	{r7, lr}
 80022c6:	f5ad 6d82 	sub.w	sp, sp, #1040	; 0x410
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80022d0:	f2a3 430c 	subw	r3, r3, #1036	; 0x40c
 80022d4:	6018      	str	r0, [r3, #0]
 80022d6:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80022da:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 80022de:	6019      	str	r1, [r3, #0]
		int i;
		uint8_t buffer2[SSD1306_BUFFER_SIZE+1];
		buffer2[0] = 0x40;
 80022e0:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 80022e4:	f5a3 6381 	sub.w	r3, r3, #1032	; 0x408
 80022e8:	2240      	movs	r2, #64	; 0x40
 80022ea:	701a      	strb	r2, [r3, #0]
		for(i=0; i<buff_size;  i++)
 80022ec:	2300      	movs	r3, #0
 80022ee:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 80022f2:	e015      	b.n	8002320 <ssd1306_WriteData+0x5c>
			buffer2[i+1] = buffer[i];
 80022f4:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80022f8:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 80022fc:	f2a2 420c 	subw	r2, r2, #1036	; 0x40c
 8002300:	6812      	ldr	r2, [r2, #0]
 8002302:	441a      	add	r2, r3
 8002304:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002308:	3301      	adds	r3, #1
 800230a:	7811      	ldrb	r1, [r2, #0]
 800230c:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8002310:	f5a2 6281 	sub.w	r2, r2, #1032	; 0x408
 8002314:	54d1      	strb	r1, [r2, r3]
		for(i=0; i<buff_size;  i++)
 8002316:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 800231a:	3301      	adds	r3, #1
 800231c:	f8c7 340c 	str.w	r3, [r7, #1036]	; 0x40c
 8002320:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 8002324:	f507 6282 	add.w	r2, r7, #1040	; 0x410
 8002328:	f5a2 6282 	sub.w	r2, r2, #1040	; 0x410
 800232c:	6812      	ldr	r2, [r2, #0]
 800232e:	429a      	cmp	r2, r3
 8002330:	d8e0      	bhi.n	80022f4 <ssd1306_WriteData+0x30>
		I2C_SendData(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, buffer2, buff_size+1);
 8002332:	f507 6382 	add.w	r3, r7, #1040	; 0x410
 8002336:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	b2db      	uxtb	r3, r3
 800233e:	3301      	adds	r3, #1
 8002340:	b2db      	uxtb	r3, r3
 8002342:	f107 0208 	add.w	r2, r7, #8
 8002346:	2178      	movs	r1, #120	; 0x78
 8002348:	4803      	ldr	r0, [pc, #12]	; (8002358 <ssd1306_WriteData+0x94>)
 800234a:	f7ff f98e 	bl	800166a <I2C_SendData>
}
 800234e:	bf00      	nop
 8002350:	f507 6782 	add.w	r7, r7, #1040	; 0x410
 8002354:	46bd      	mov	sp, r7
 8002356:	bd80      	pop	{r7, pc}
 8002358:	40005800 	.word	0x40005800

0800235c <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
		volatile uint32_t i;
	
    // Reset OLED
    ssd1306_Reset();
 8002362:	f7ff ff92 	bl	800228a <ssd1306_Reset>

    // Wait for the screen to boot
	  for(i=0; i<100000; i++)
 8002366:	2300      	movs	r3, #0
 8002368:	607b      	str	r3, [r7, #4]
 800236a:	e002      	b.n	8002372 <ssd1306_Init+0x16>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	3301      	adds	r3, #1
 8002370:	607b      	str	r3, [r7, #4]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a31      	ldr	r2, [pc, #196]	; (800243c <ssd1306_Init+0xe0>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d9f8      	bls.n	800236c <ssd1306_Init+0x10>
			;

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800237a:	2000      	movs	r0, #0
 800237c:	f000 f9e8 	bl	8002750 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8002380:	2020      	movs	r0, #32
 8002382:	f7ff ff89 	bl	8002298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002386:	2000      	movs	r0, #0
 8002388:	f7ff ff86 	bl	8002298 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800238c:	20b0      	movs	r0, #176	; 0xb0
 800238e:	f7ff ff83 	bl	8002298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8002392:	20c8      	movs	r0, #200	; 0xc8
 8002394:	f7ff ff80 	bl	8002298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x00); //---set low column address
 8002398:	2000      	movs	r0, #0
 800239a:	f7ff ff7d 	bl	8002298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800239e:	2010      	movs	r0, #16
 80023a0:	f7ff ff7a 	bl	8002298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80023a4:	2040      	movs	r0, #64	; 0x40
 80023a6:	f7ff ff77 	bl	8002298 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80023aa:	20ff      	movs	r0, #255	; 0xff
 80023ac:	f000 f9bc 	bl	8002728 <ssd1306_SetContrast>

    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80023b0:	20a1      	movs	r0, #161	; 0xa1
 80023b2:	f7ff ff71 	bl	8002298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xA6); //--set normal color
 80023b6:	20a6      	movs	r0, #166	; 0xa6
 80023b8:	f7ff ff6e 	bl	8002298 <ssd1306_WriteCommand>

    // Set multiplex ratio.
    ssd1306_WriteCommand(0x3F); //for 64 height display
 80023bc:	203f      	movs	r0, #63	; 0x3f
 80023be:	f7ff ff6b 	bl	8002298 <ssd1306_WriteCommand>


    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80023c2:	20a4      	movs	r0, #164	; 0xa4
 80023c4:	f7ff ff68 	bl	8002298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80023c8:	20d3      	movs	r0, #211	; 0xd3
 80023ca:	f7ff ff65 	bl	8002298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80023ce:	2000      	movs	r0, #0
 80023d0:	f7ff ff62 	bl	8002298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80023d4:	20d5      	movs	r0, #213	; 0xd5
 80023d6:	f7ff ff5f 	bl	8002298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80023da:	20f0      	movs	r0, #240	; 0xf0
 80023dc:	f7ff ff5c 	bl	8002298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80023e0:	20d9      	movs	r0, #217	; 0xd9
 80023e2:	f7ff ff59 	bl	8002298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80023e6:	2022      	movs	r0, #34	; 0x22
 80023e8:	f7ff ff56 	bl	8002298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80023ec:	20da      	movs	r0, #218	; 0xda
 80023ee:	f7ff ff53 	bl	8002298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);// for 64 height display
 80023f2:	2012      	movs	r0, #18
 80023f4:	f7ff ff50 	bl	8002298 <ssd1306_WriteCommand>


    ssd1306_WriteCommand(0xDB); //--set vcomh
 80023f8:	20db      	movs	r0, #219	; 0xdb
 80023fa:	f7ff ff4d 	bl	8002298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80023fe:	2020      	movs	r0, #32
 8002400:	f7ff ff4a 	bl	8002298 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002404:	208d      	movs	r0, #141	; 0x8d
 8002406:	f7ff ff47 	bl	8002298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800240a:	2014      	movs	r0, #20
 800240c:	f7ff ff44 	bl	8002298 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002410:	2001      	movs	r0, #1
 8002412:	f000 f99d 	bl	8002750 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002416:	2000      	movs	r0, #0
 8002418:	f000 f814 	bl	8002444 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800241c:	f000 f836 	bl	800248c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002420:	4b07      	ldr	r3, [pc, #28]	; (8002440 <ssd1306_Init+0xe4>)
 8002422:	2200      	movs	r2, #0
 8002424:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002426:	4b06      	ldr	r3, [pc, #24]	; (8002440 <ssd1306_Init+0xe4>)
 8002428:	2200      	movs	r2, #0
 800242a:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800242c:	4b04      	ldr	r3, [pc, #16]	; (8002440 <ssd1306_Init+0xe4>)
 800242e:	2201      	movs	r2, #1
 8002430:	715a      	strb	r2, [r3, #5]
}
 8002432:	bf00      	nop
 8002434:	3708      	adds	r7, #8
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	0001869f 	.word	0x0001869f
 8002440:	20000924 	.word	0x20000924

08002444 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8002444:	b480      	push	{r7}
 8002446:	b085      	sub	sp, #20
 8002448:	af00      	add	r7, sp, #0
 800244a:	4603      	mov	r3, r0
 800244c:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800244e:	2300      	movs	r3, #0
 8002450:	60fb      	str	r3, [r7, #12]
 8002452:	e00d      	b.n	8002470 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8002454:	79fb      	ldrb	r3, [r7, #7]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d101      	bne.n	800245e <ssd1306_Fill+0x1a>
 800245a:	2100      	movs	r1, #0
 800245c:	e000      	b.n	8002460 <ssd1306_Fill+0x1c>
 800245e:	21ff      	movs	r1, #255	; 0xff
 8002460:	4a09      	ldr	r2, [pc, #36]	; (8002488 <ssd1306_Fill+0x44>)
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	4413      	add	r3, r2
 8002466:	460a      	mov	r2, r1
 8002468:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	3301      	adds	r3, #1
 800246e:	60fb      	str	r3, [r7, #12]
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002476:	d3ed      	bcc.n	8002454 <ssd1306_Fill+0x10>
    }
}
 8002478:	bf00      	nop
 800247a:	bf00      	nop
 800247c:	3714      	adds	r7, #20
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr
 8002486:	bf00      	nop
 8002488:	20000524 	.word	0x20000524

0800248c <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
		uint8_t i;
    for(i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002492:	2300      	movs	r3, #0
 8002494:	71fb      	strb	r3, [r7, #7]
 8002496:	e016      	b.n	80024c6 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002498:	79fb      	ldrb	r3, [r7, #7]
 800249a:	3b50      	subs	r3, #80	; 0x50
 800249c:	b2db      	uxtb	r3, r3
 800249e:	4618      	mov	r0, r3
 80024a0:	f7ff fefa 	bl	8002298 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00);
 80024a4:	2000      	movs	r0, #0
 80024a6:	f7ff fef7 	bl	8002298 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10);
 80024aa:	2010      	movs	r0, #16
 80024ac:	f7ff fef4 	bl	8002298 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80024b0:	79fb      	ldrb	r3, [r7, #7]
 80024b2:	01db      	lsls	r3, r3, #7
 80024b4:	4a08      	ldr	r2, [pc, #32]	; (80024d8 <ssd1306_UpdateScreen+0x4c>)
 80024b6:	4413      	add	r3, r2
 80024b8:	2180      	movs	r1, #128	; 0x80
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff ff02 	bl	80022c4 <ssd1306_WriteData>
    for(i = 0; i < SSD1306_HEIGHT/8; i++) {
 80024c0:	79fb      	ldrb	r3, [r7, #7]
 80024c2:	3301      	adds	r3, #1
 80024c4:	71fb      	strb	r3, [r7, #7]
 80024c6:	79fb      	ldrb	r3, [r7, #7]
 80024c8:	2b07      	cmp	r3, #7
 80024ca:	d9e5      	bls.n	8002498 <ssd1306_UpdateScreen+0xc>
    }
}
 80024cc:	bf00      	nop
 80024ce:	bf00      	nop
 80024d0:	3708      	adds	r7, #8
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000524 	.word	0x20000524

080024dc <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	4603      	mov	r3, r0
 80024e4:	71fb      	strb	r3, [r7, #7]
 80024e6:	460b      	mov	r3, r1
 80024e8:	71bb      	strb	r3, [r7, #6]
 80024ea:	4613      	mov	r3, r2
 80024ec:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80024ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	db48      	blt.n	8002588 <ssd1306_DrawPixel+0xac>
 80024f6:	79bb      	ldrb	r3, [r7, #6]
 80024f8:	2b3f      	cmp	r3, #63	; 0x3f
 80024fa:	d845      	bhi.n	8002588 <ssd1306_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }
    
    // Check if pixel should be inverted
    if(SSD1306.Inverted) {
 80024fc:	4b25      	ldr	r3, [pc, #148]	; (8002594 <ssd1306_DrawPixel+0xb8>)
 80024fe:	791b      	ldrb	r3, [r3, #4]
 8002500:	2b00      	cmp	r3, #0
 8002502:	d006      	beq.n	8002512 <ssd1306_DrawPixel+0x36>
        color = (SSD1306_COLOR)!color;
 8002504:	797b      	ldrb	r3, [r7, #5]
 8002506:	2b00      	cmp	r3, #0
 8002508:	bf0c      	ite	eq
 800250a:	2301      	moveq	r3, #1
 800250c:	2300      	movne	r3, #0
 800250e:	b2db      	uxtb	r3, r3
 8002510:	717b      	strb	r3, [r7, #5]
    }
    
    // Draw in the right color
    if(color == White) {
 8002512:	797b      	ldrb	r3, [r7, #5]
 8002514:	2b01      	cmp	r3, #1
 8002516:	d11a      	bne.n	800254e <ssd1306_DrawPixel+0x72>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002518:	79fa      	ldrb	r2, [r7, #7]
 800251a:	79bb      	ldrb	r3, [r7, #6]
 800251c:	08db      	lsrs	r3, r3, #3
 800251e:	b2d8      	uxtb	r0, r3
 8002520:	4603      	mov	r3, r0
 8002522:	01db      	lsls	r3, r3, #7
 8002524:	4413      	add	r3, r2
 8002526:	4a1c      	ldr	r2, [pc, #112]	; (8002598 <ssd1306_DrawPixel+0xbc>)
 8002528:	5cd3      	ldrb	r3, [r2, r3]
 800252a:	b25a      	sxtb	r2, r3
 800252c:	79bb      	ldrb	r3, [r7, #6]
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	2101      	movs	r1, #1
 8002534:	fa01 f303 	lsl.w	r3, r1, r3
 8002538:	b25b      	sxtb	r3, r3
 800253a:	4313      	orrs	r3, r2
 800253c:	b259      	sxtb	r1, r3
 800253e:	79fa      	ldrb	r2, [r7, #7]
 8002540:	4603      	mov	r3, r0
 8002542:	01db      	lsls	r3, r3, #7
 8002544:	4413      	add	r3, r2
 8002546:	b2c9      	uxtb	r1, r1
 8002548:	4a13      	ldr	r2, [pc, #76]	; (8002598 <ssd1306_DrawPixel+0xbc>)
 800254a:	54d1      	strb	r1, [r2, r3]
 800254c:	e01d      	b.n	800258a <ssd1306_DrawPixel+0xae>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800254e:	79fa      	ldrb	r2, [r7, #7]
 8002550:	79bb      	ldrb	r3, [r7, #6]
 8002552:	08db      	lsrs	r3, r3, #3
 8002554:	b2d8      	uxtb	r0, r3
 8002556:	4603      	mov	r3, r0
 8002558:	01db      	lsls	r3, r3, #7
 800255a:	4413      	add	r3, r2
 800255c:	4a0e      	ldr	r2, [pc, #56]	; (8002598 <ssd1306_DrawPixel+0xbc>)
 800255e:	5cd3      	ldrb	r3, [r2, r3]
 8002560:	b25a      	sxtb	r2, r3
 8002562:	79bb      	ldrb	r3, [r7, #6]
 8002564:	f003 0307 	and.w	r3, r3, #7
 8002568:	2101      	movs	r1, #1
 800256a:	fa01 f303 	lsl.w	r3, r1, r3
 800256e:	b25b      	sxtb	r3, r3
 8002570:	43db      	mvns	r3, r3
 8002572:	b25b      	sxtb	r3, r3
 8002574:	4013      	ands	r3, r2
 8002576:	b259      	sxtb	r1, r3
 8002578:	79fa      	ldrb	r2, [r7, #7]
 800257a:	4603      	mov	r3, r0
 800257c:	01db      	lsls	r3, r3, #7
 800257e:	4413      	add	r3, r2
 8002580:	b2c9      	uxtb	r1, r1
 8002582:	4a05      	ldr	r2, [pc, #20]	; (8002598 <ssd1306_DrawPixel+0xbc>)
 8002584:	54d1      	strb	r1, [r2, r3]
 8002586:	e000      	b.n	800258a <ssd1306_DrawPixel+0xae>
        return;
 8002588:	bf00      	nop
    }
}
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr
 8002594:	20000924 	.word	0x20000924
 8002598:	20000524 	.word	0x20000524

0800259c <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 800259c:	b590      	push	{r4, r7, lr}
 800259e:	b089      	sub	sp, #36	; 0x24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4604      	mov	r4, r0
 80025a4:	1d38      	adds	r0, r7, #4
 80025a6:	e880 0006 	stmia.w	r0, {r1, r2}
 80025aa:	461a      	mov	r2, r3
 80025ac:	4623      	mov	r3, r4
 80025ae:	73fb      	strb	r3, [r7, #15]
 80025b0:	4613      	mov	r3, r2
 80025b2:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 80025b4:	7bfb      	ldrb	r3, [r7, #15]
 80025b6:	2b1f      	cmp	r3, #31
 80025b8:	d902      	bls.n	80025c0 <ssd1306_WriteChar+0x24>
 80025ba:	7bfb      	ldrb	r3, [r7, #15]
 80025bc:	2b7e      	cmp	r3, #126	; 0x7e
 80025be:	d901      	bls.n	80025c4 <ssd1306_WriteChar+0x28>
        return 0;
 80025c0:	2300      	movs	r3, #0
 80025c2:	e06d      	b.n	80026a0 <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80025c4:	4b38      	ldr	r3, [pc, #224]	; (80026a8 <ssd1306_WriteChar+0x10c>)
 80025c6:	881b      	ldrh	r3, [r3, #0]
 80025c8:	461a      	mov	r2, r3
 80025ca:	793b      	ldrb	r3, [r7, #4]
 80025cc:	4413      	add	r3, r2
 80025ce:	2b80      	cmp	r3, #128	; 0x80
 80025d0:	dc06      	bgt.n	80025e0 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 80025d2:	4b35      	ldr	r3, [pc, #212]	; (80026a8 <ssd1306_WriteChar+0x10c>)
 80025d4:	885b      	ldrh	r3, [r3, #2]
 80025d6:	461a      	mov	r2, r3
 80025d8:	797b      	ldrb	r3, [r7, #5]
 80025da:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80025dc:	2b40      	cmp	r3, #64	; 0x40
 80025de:	dd01      	ble.n	80025e4 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80025e0:	2300      	movs	r3, #0
 80025e2:	e05d      	b.n	80026a0 <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 80025e4:	2300      	movs	r3, #0
 80025e6:	61fb      	str	r3, [r7, #28]
 80025e8:	e04c      	b.n	8002684 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80025ea:	68ba      	ldr	r2, [r7, #8]
 80025ec:	7bfb      	ldrb	r3, [r7, #15]
 80025ee:	3b20      	subs	r3, #32
 80025f0:	7979      	ldrb	r1, [r7, #5]
 80025f2:	fb01 f303 	mul.w	r3, r1, r3
 80025f6:	4619      	mov	r1, r3
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	440b      	add	r3, r1
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	4413      	add	r3, r2
 8002600:	881b      	ldrh	r3, [r3, #0]
 8002602:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002604:	2300      	movs	r3, #0
 8002606:	61bb      	str	r3, [r7, #24]
 8002608:	e034      	b.n	8002674 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 800260a:	697a      	ldr	r2, [r7, #20]
 800260c:	69bb      	ldr	r3, [r7, #24]
 800260e:	fa02 f303 	lsl.w	r3, r2, r3
 8002612:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002616:	2b00      	cmp	r3, #0
 8002618:	d012      	beq.n	8002640 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800261a:	4b23      	ldr	r3, [pc, #140]	; (80026a8 <ssd1306_WriteChar+0x10c>)
 800261c:	881b      	ldrh	r3, [r3, #0]
 800261e:	b2da      	uxtb	r2, r3
 8002620:	69bb      	ldr	r3, [r7, #24]
 8002622:	b2db      	uxtb	r3, r3
 8002624:	4413      	add	r3, r2
 8002626:	b2d8      	uxtb	r0, r3
 8002628:	4b1f      	ldr	r3, [pc, #124]	; (80026a8 <ssd1306_WriteChar+0x10c>)
 800262a:	885b      	ldrh	r3, [r3, #2]
 800262c:	b2da      	uxtb	r2, r3
 800262e:	69fb      	ldr	r3, [r7, #28]
 8002630:	b2db      	uxtb	r3, r3
 8002632:	4413      	add	r3, r2
 8002634:	b2db      	uxtb	r3, r3
 8002636:	7bba      	ldrb	r2, [r7, #14]
 8002638:	4619      	mov	r1, r3
 800263a:	f7ff ff4f 	bl	80024dc <ssd1306_DrawPixel>
 800263e:	e016      	b.n	800266e <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002640:	4b19      	ldr	r3, [pc, #100]	; (80026a8 <ssd1306_WriteChar+0x10c>)
 8002642:	881b      	ldrh	r3, [r3, #0]
 8002644:	b2da      	uxtb	r2, r3
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	b2db      	uxtb	r3, r3
 800264a:	4413      	add	r3, r2
 800264c:	b2d8      	uxtb	r0, r3
 800264e:	4b16      	ldr	r3, [pc, #88]	; (80026a8 <ssd1306_WriteChar+0x10c>)
 8002650:	885b      	ldrh	r3, [r3, #2]
 8002652:	b2da      	uxtb	r2, r3
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	b2db      	uxtb	r3, r3
 8002658:	4413      	add	r3, r2
 800265a:	b2d9      	uxtb	r1, r3
 800265c:	7bbb      	ldrb	r3, [r7, #14]
 800265e:	2b00      	cmp	r3, #0
 8002660:	bf0c      	ite	eq
 8002662:	2301      	moveq	r3, #1
 8002664:	2300      	movne	r3, #0
 8002666:	b2db      	uxtb	r3, r3
 8002668:	461a      	mov	r2, r3
 800266a:	f7ff ff37 	bl	80024dc <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 800266e:	69bb      	ldr	r3, [r7, #24]
 8002670:	3301      	adds	r3, #1
 8002672:	61bb      	str	r3, [r7, #24]
 8002674:	793b      	ldrb	r3, [r7, #4]
 8002676:	461a      	mov	r2, r3
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	4293      	cmp	r3, r2
 800267c:	d3c5      	bcc.n	800260a <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	3301      	adds	r3, #1
 8002682:	61fb      	str	r3, [r7, #28]
 8002684:	797b      	ldrb	r3, [r7, #5]
 8002686:	461a      	mov	r2, r3
 8002688:	69fb      	ldr	r3, [r7, #28]
 800268a:	4293      	cmp	r3, r2
 800268c:	d3ad      	bcc.n	80025ea <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 800268e:	4b06      	ldr	r3, [pc, #24]	; (80026a8 <ssd1306_WriteChar+0x10c>)
 8002690:	881a      	ldrh	r2, [r3, #0]
 8002692:	793b      	ldrb	r3, [r7, #4]
 8002694:	b29b      	uxth	r3, r3
 8002696:	4413      	add	r3, r2
 8002698:	b29a      	uxth	r2, r3
 800269a:	4b03      	ldr	r3, [pc, #12]	; (80026a8 <ssd1306_WriteChar+0x10c>)
 800269c:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 800269e:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3724      	adds	r7, #36	; 0x24
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd90      	pop	{r4, r7, pc}
 80026a8:	20000924 	.word	0x20000924

080026ac <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	60f8      	str	r0, [r7, #12]
 80026b4:	1d38      	adds	r0, r7, #4
 80026b6:	e880 0006 	stmia.w	r0, {r1, r2}
 80026ba:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 80026bc:	e012      	b.n	80026e4 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	7818      	ldrb	r0, [r3, #0]
 80026c2:	78fb      	ldrb	r3, [r7, #3]
 80026c4:	1d3a      	adds	r2, r7, #4
 80026c6:	ca06      	ldmia	r2, {r1, r2}
 80026c8:	f7ff ff68 	bl	800259c <ssd1306_WriteChar>
 80026cc:	4603      	mov	r3, r0
 80026ce:	461a      	mov	r2, r3
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d002      	beq.n	80026de <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	781b      	ldrb	r3, [r3, #0]
 80026dc:	e008      	b.n	80026f0 <ssd1306_WriteString+0x44>
        }
        
        // Next char
        str++;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	3301      	adds	r3, #1
 80026e2:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d1e8      	bne.n	80026be <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	781b      	ldrb	r3, [r3, #0]
}
 80026f0:	4618      	mov	r0, r3
 80026f2:	3710      	adds	r7, #16
 80026f4:	46bd      	mov	sp, r7
 80026f6:	bd80      	pop	{r7, pc}

080026f8 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	4603      	mov	r3, r0
 8002700:	460a      	mov	r2, r1
 8002702:	71fb      	strb	r3, [r7, #7]
 8002704:	4613      	mov	r3, r2
 8002706:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002708:	79fb      	ldrb	r3, [r7, #7]
 800270a:	b29a      	uxth	r2, r3
 800270c:	4b05      	ldr	r3, [pc, #20]	; (8002724 <ssd1306_SetCursor+0x2c>)
 800270e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002710:	79bb      	ldrb	r3, [r7, #6]
 8002712:	b29a      	uxth	r2, r3
 8002714:	4b03      	ldr	r3, [pc, #12]	; (8002724 <ssd1306_SetCursor+0x2c>)
 8002716:	805a      	strh	r2, [r3, #2]
}
 8002718:	bf00      	nop
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr
 8002724:	20000924 	.word	0x20000924

08002728 <ssd1306_SetContrast>:


void ssd1306_SetContrast(const uint8_t value) {
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	4603      	mov	r3, r0
 8002730:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002732:	2381      	movs	r3, #129	; 0x81
 8002734:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002736:	7bfb      	ldrb	r3, [r7, #15]
 8002738:	4618      	mov	r0, r3
 800273a:	f7ff fdad 	bl	8002298 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 800273e:	79fb      	ldrb	r3, [r7, #7]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff fda9 	bl	8002298 <ssd1306_WriteCommand>
}
 8002746:	bf00      	nop
 8002748:	3710      	adds	r7, #16
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
	...

08002750 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	4603      	mov	r3, r0
 8002758:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800275a:	79fb      	ldrb	r3, [r7, #7]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002760:	23af      	movs	r3, #175	; 0xaf
 8002762:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002764:	4b08      	ldr	r3, [pc, #32]	; (8002788 <ssd1306_SetDisplayOn+0x38>)
 8002766:	2201      	movs	r2, #1
 8002768:	719a      	strb	r2, [r3, #6]
 800276a:	e004      	b.n	8002776 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 800276c:	23ae      	movs	r3, #174	; 0xae
 800276e:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002770:	4b05      	ldr	r3, [pc, #20]	; (8002788 <ssd1306_SetDisplayOn+0x38>)
 8002772:	2200      	movs	r2, #0
 8002774:	719a      	strb	r2, [r3, #6]
    }
    ssd1306_WriteCommand(value);
 8002776:	7bfb      	ldrb	r3, [r7, #15]
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff fd8d 	bl	8002298 <ssd1306_WriteCommand>
}
 800277e:	bf00      	nop
 8002780:	3710      	adds	r7, #16
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	bf00      	nop
 8002788:	20000924 	.word	0x20000924

0800278c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002792:	4b0f      	ldr	r3, [pc, #60]	; (80027d0 <HAL_MspInit+0x44>)
 8002794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002796:	4a0e      	ldr	r2, [pc, #56]	; (80027d0 <HAL_MspInit+0x44>)
 8002798:	f043 0301 	orr.w	r3, r3, #1
 800279c:	6613      	str	r3, [r2, #96]	; 0x60
 800279e:	4b0c      	ldr	r3, [pc, #48]	; (80027d0 <HAL_MspInit+0x44>)
 80027a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027a2:	f003 0301 	and.w	r3, r3, #1
 80027a6:	607b      	str	r3, [r7, #4]
 80027a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027aa:	4b09      	ldr	r3, [pc, #36]	; (80027d0 <HAL_MspInit+0x44>)
 80027ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ae:	4a08      	ldr	r2, [pc, #32]	; (80027d0 <HAL_MspInit+0x44>)
 80027b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027b4:	6593      	str	r3, [r2, #88]	; 0x58
 80027b6:	4b06      	ldr	r3, [pc, #24]	; (80027d0 <HAL_MspInit+0x44>)
 80027b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027be:	603b      	str	r3, [r7, #0]
 80027c0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027c2:	bf00      	nop
 80027c4:	370c      	adds	r7, #12
 80027c6:	46bd      	mov	sp, r7
 80027c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	40021000 	.word	0x40021000

080027d4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b098      	sub	sp, #96	; 0x60
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027dc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80027e0:	2200      	movs	r2, #0
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	605a      	str	r2, [r3, #4]
 80027e6:	609a      	str	r2, [r3, #8]
 80027e8:	60da      	str	r2, [r3, #12]
 80027ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027ec:	f107 0318 	add.w	r3, r7, #24
 80027f0:	2234      	movs	r2, #52	; 0x34
 80027f2:	2100      	movs	r1, #0
 80027f4:	4618      	mov	r0, r3
 80027f6:	f009 fd6b 	bl	800c2d0 <memset>
  if(hi2c->Instance==I2C1)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a3e      	ldr	r2, [pc, #248]	; (80028f8 <HAL_I2C_MspInit+0x124>)
 8002800:	4293      	cmp	r3, r2
 8002802:	d138      	bne.n	8002876 <HAL_I2C_MspInit+0xa2>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002804:	2340      	movs	r3, #64	; 0x40
 8002806:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002808:	2300      	movs	r3, #0
 800280a:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800280c:	f107 0318 	add.w	r3, r7, #24
 8002810:	4618      	mov	r0, r3
 8002812:	f002 fc2b 	bl	800506c <HAL_RCCEx_PeriphCLKConfig>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800281c:	f7ff fd30 	bl	8002280 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002820:	4b36      	ldr	r3, [pc, #216]	; (80028fc <HAL_I2C_MspInit+0x128>)
 8002822:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002824:	4a35      	ldr	r2, [pc, #212]	; (80028fc <HAL_I2C_MspInit+0x128>)
 8002826:	f043 0301 	orr.w	r3, r3, #1
 800282a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800282c:	4b33      	ldr	r3, [pc, #204]	; (80028fc <HAL_I2C_MspInit+0x128>)
 800282e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002830:	f003 0301 	and.w	r3, r3, #1
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Accel_SCL_Pin|Accel_SDA_Pin;
 8002838:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800283c:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800283e:	2312      	movs	r3, #18
 8002840:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002842:	2300      	movs	r3, #0
 8002844:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002846:	2303      	movs	r3, #3
 8002848:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800284a:	2304      	movs	r3, #4
 800284c:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800284e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002852:	4619      	mov	r1, r3
 8002854:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002858:	f000 fc56 	bl	8003108 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800285c:	4b27      	ldr	r3, [pc, #156]	; (80028fc <HAL_I2C_MspInit+0x128>)
 800285e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002860:	4a26      	ldr	r2, [pc, #152]	; (80028fc <HAL_I2C_MspInit+0x128>)
 8002862:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002866:	6593      	str	r3, [r2, #88]	; 0x58
 8002868:	4b24      	ldr	r3, [pc, #144]	; (80028fc <HAL_I2C_MspInit+0x128>)
 800286a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800286c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002874:	e03b      	b.n	80028ee <HAL_I2C_MspInit+0x11a>
  else if(hi2c->Instance==I2C2)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4a21      	ldr	r2, [pc, #132]	; (8002900 <HAL_I2C_MspInit+0x12c>)
 800287c:	4293      	cmp	r3, r2
 800287e:	d136      	bne.n	80028ee <HAL_I2C_MspInit+0x11a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002880:	2380      	movs	r3, #128	; 0x80
 8002882:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002884:	2300      	movs	r3, #0
 8002886:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002888:	f107 0318 	add.w	r3, r7, #24
 800288c:	4618      	mov	r0, r3
 800288e:	f002 fbed 	bl	800506c <HAL_RCCEx_PeriphCLKConfig>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d001      	beq.n	800289c <HAL_I2C_MspInit+0xc8>
      Error_Handler();
 8002898:	f7ff fcf2 	bl	8002280 <Error_Handler>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800289c:	4b17      	ldr	r3, [pc, #92]	; (80028fc <HAL_I2C_MspInit+0x128>)
 800289e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028a0:	4a16      	ldr	r2, [pc, #88]	; (80028fc <HAL_I2C_MspInit+0x128>)
 80028a2:	f043 0302 	orr.w	r3, r3, #2
 80028a6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028a8:	4b14      	ldr	r3, [pc, #80]	; (80028fc <HAL_I2C_MspInit+0x128>)
 80028aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Disp_SCL_Pin|Disp_SDA_Pin;
 80028b4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80028b8:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028ba:	2312      	movs	r3, #18
 80028bc:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028c2:	2303      	movs	r3, #3
 80028c4:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80028c6:	2304      	movs	r3, #4
 80028c8:	65fb      	str	r3, [r7, #92]	; 0x5c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ca:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80028ce:	4619      	mov	r1, r3
 80028d0:	480c      	ldr	r0, [pc, #48]	; (8002904 <HAL_I2C_MspInit+0x130>)
 80028d2:	f000 fc19 	bl	8003108 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80028d6:	4b09      	ldr	r3, [pc, #36]	; (80028fc <HAL_I2C_MspInit+0x128>)
 80028d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028da:	4a08      	ldr	r2, [pc, #32]	; (80028fc <HAL_I2C_MspInit+0x128>)
 80028dc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80028e0:	6593      	str	r3, [r2, #88]	; 0x58
 80028e2:	4b06      	ldr	r3, [pc, #24]	; (80028fc <HAL_I2C_MspInit+0x128>)
 80028e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80028e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028ea:	60bb      	str	r3, [r7, #8]
 80028ec:	68bb      	ldr	r3, [r7, #8]
}
 80028ee:	bf00      	nop
 80028f0:	3760      	adds	r7, #96	; 0x60
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40005400 	.word	0x40005400
 80028fc:	40021000 	.word	0x40021000
 8002900:	40005800 	.word	0x40005800
 8002904:	48000400 	.word	0x48000400

08002908 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b08a      	sub	sp, #40	; 0x28
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002910:	f107 0314 	add.w	r3, r7, #20
 8002914:	2200      	movs	r2, #0
 8002916:	601a      	str	r2, [r3, #0]
 8002918:	605a      	str	r2, [r3, #4]
 800291a:	609a      	str	r2, [r3, #8]
 800291c:	60da      	str	r2, [r3, #12]
 800291e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a17      	ldr	r2, [pc, #92]	; (8002984 <HAL_SPI_MspInit+0x7c>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d128      	bne.n	800297c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800292a:	4b17      	ldr	r3, [pc, #92]	; (8002988 <HAL_SPI_MspInit+0x80>)
 800292c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800292e:	4a16      	ldr	r2, [pc, #88]	; (8002988 <HAL_SPI_MspInit+0x80>)
 8002930:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002934:	6613      	str	r3, [r2, #96]	; 0x60
 8002936:	4b14      	ldr	r3, [pc, #80]	; (8002988 <HAL_SPI_MspInit+0x80>)
 8002938:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800293a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800293e:	613b      	str	r3, [r7, #16]
 8002940:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002942:	4b11      	ldr	r3, [pc, #68]	; (8002988 <HAL_SPI_MspInit+0x80>)
 8002944:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002946:	4a10      	ldr	r2, [pc, #64]	; (8002988 <HAL_SPI_MspInit+0x80>)
 8002948:	f043 0301 	orr.w	r3, r3, #1
 800294c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800294e:	4b0e      	ldr	r3, [pc, #56]	; (8002988 <HAL_SPI_MspInit+0x80>)
 8002950:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002952:	f003 0301 	and.w	r3, r3, #1
 8002956:	60fb      	str	r3, [r7, #12]
 8002958:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin|SD_MISO_Pin|SD_MOSI_Pin;
 800295a:	23c2      	movs	r3, #194	; 0xc2
 800295c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800295e:	2302      	movs	r3, #2
 8002960:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002962:	2300      	movs	r3, #0
 8002964:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002966:	2303      	movs	r3, #3
 8002968:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800296a:	2305      	movs	r3, #5
 800296c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800296e:	f107 0314 	add.w	r3, r7, #20
 8002972:	4619      	mov	r1, r3
 8002974:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002978:	f000 fbc6 	bl	8003108 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800297c:	bf00      	nop
 800297e:	3728      	adds	r7, #40	; 0x28
 8002980:	46bd      	mov	sp, r7
 8002982:	bd80      	pop	{r7, pc}
 8002984:	40013000 	.word	0x40013000
 8002988:	40021000 	.word	0x40021000

0800298c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b096      	sub	sp, #88	; 0x58
 8002990:	af00      	add	r7, sp, #0
 8002992:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002994:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002998:	2200      	movs	r2, #0
 800299a:	601a      	str	r2, [r3, #0]
 800299c:	605a      	str	r2, [r3, #4]
 800299e:	609a      	str	r2, [r3, #8]
 80029a0:	60da      	str	r2, [r3, #12]
 80029a2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029a4:	f107 0310 	add.w	r3, r7, #16
 80029a8:	2234      	movs	r2, #52	; 0x34
 80029aa:	2100      	movs	r1, #0
 80029ac:	4618      	mov	r0, r3
 80029ae:	f009 fc8f 	bl	800c2d0 <memset>
  if(huart->Instance==USART1)
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a22      	ldr	r2, [pc, #136]	; (8002a40 <HAL_UART_MspInit+0xb4>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d13d      	bne.n	8002a38 <HAL_UART_MspInit+0xac>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80029bc:	2301      	movs	r3, #1
 80029be:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80029c0:	2300      	movs	r3, #0
 80029c2:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80029c4:	f107 0310 	add.w	r3, r7, #16
 80029c8:	4618      	mov	r0, r3
 80029ca:	f002 fb4f 	bl	800506c <HAL_RCCEx_PeriphCLKConfig>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80029d4:	f7ff fc54 	bl	8002280 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029d8:	4b1a      	ldr	r3, [pc, #104]	; (8002a44 <HAL_UART_MspInit+0xb8>)
 80029da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029dc:	4a19      	ldr	r2, [pc, #100]	; (8002a44 <HAL_UART_MspInit+0xb8>)
 80029de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029e2:	6613      	str	r3, [r2, #96]	; 0x60
 80029e4:	4b17      	ldr	r3, [pc, #92]	; (8002a44 <HAL_UART_MspInit+0xb8>)
 80029e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029ec:	60fb      	str	r3, [r7, #12]
 80029ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029f0:	4b14      	ldr	r3, [pc, #80]	; (8002a44 <HAL_UART_MspInit+0xb8>)
 80029f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029f4:	4a13      	ldr	r2, [pc, #76]	; (8002a44 <HAL_UART_MspInit+0xb8>)
 80029f6:	f043 0302 	orr.w	r3, r3, #2
 80029fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029fc:	4b11      	ldr	r3, [pc, #68]	; (8002a44 <HAL_UART_MspInit+0xb8>)
 80029fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a00:	f003 0302 	and.w	r3, r3, #2
 8002a04:	60bb      	str	r3, [r7, #8]
 8002a06:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 8002a08:	23c0      	movs	r3, #192	; 0xc0
 8002a0a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a0c:	2302      	movs	r3, #2
 8002a0e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a10:	2300      	movs	r3, #0
 8002a12:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a14:	2303      	movs	r3, #3
 8002a16:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a18:	2307      	movs	r3, #7
 8002a1a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a1c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002a20:	4619      	mov	r1, r3
 8002a22:	4809      	ldr	r0, [pc, #36]	; (8002a48 <HAL_UART_MspInit+0xbc>)
 8002a24:	f000 fb70 	bl	8003108 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002a28:	2200      	movs	r2, #0
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	2025      	movs	r0, #37	; 0x25
 8002a2e:	f000 fab6 	bl	8002f9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a32:	2025      	movs	r0, #37	; 0x25
 8002a34:	f000 facf 	bl	8002fd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002a38:	bf00      	nop
 8002a3a:	3758      	adds	r7, #88	; 0x58
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40013800 	.word	0x40013800
 8002a44:	40021000 	.word	0x40021000
 8002a48:	48000400 	.word	0x48000400

08002a4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002a50:	e7fe      	b.n	8002a50 <NMI_Handler+0x4>

08002a52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a52:	b480      	push	{r7}
 8002a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a56:	e7fe      	b.n	8002a56 <HardFault_Handler+0x4>

08002a58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a5c:	e7fe      	b.n	8002a5c <MemManage_Handler+0x4>

08002a5e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a5e:	b480      	push	{r7}
 8002a60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a62:	e7fe      	b.n	8002a62 <BusFault_Handler+0x4>

08002a64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a64:	b480      	push	{r7}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a68:	e7fe      	b.n	8002a68 <UsageFault_Handler+0x4>

08002a6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a6a:	b480      	push	{r7}
 8002a6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a6e:	bf00      	nop
 8002a70:	46bd      	mov	sp, r7
 8002a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a76:	4770      	bx	lr

08002a78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a7c:	bf00      	nop
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a84:	4770      	bx	lr

08002a86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a86:	b480      	push	{r7}
 8002a88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a8a:	bf00      	nop
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a98:	f000 f962 	bl	8002d60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a9c:	bf00      	nop
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002aa4:	4802      	ldr	r0, [pc, #8]	; (8002ab0 <USART1_IRQHandler+0x10>)
 8002aa6:	f003 fa9f 	bl	8005fe8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	20000338 	.word	0x20000338

08002ab4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	af00      	add	r7, sp, #0
  return 1;
 8002ab8:	2301      	movs	r3, #1
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <_kill>:

int _kill(int pid, int sig)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
 8002acc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ace:	f009 fc51 	bl	800c374 <__errno>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2216      	movs	r2, #22
 8002ad6:	601a      	str	r2, [r3, #0]
  return -1;
 8002ad8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3708      	adds	r7, #8
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <_exit>:

void _exit (int status)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002aec:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f7ff ffe7 	bl	8002ac4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002af6:	e7fe      	b.n	8002af6 <_exit+0x12>

08002af8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b086      	sub	sp, #24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]
 8002b08:	e00a      	b.n	8002b20 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b0a:	f3af 8000 	nop.w
 8002b0e:	4601      	mov	r1, r0
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	1c5a      	adds	r2, r3, #1
 8002b14:	60ba      	str	r2, [r7, #8]
 8002b16:	b2ca      	uxtb	r2, r1
 8002b18:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	3301      	adds	r3, #1
 8002b1e:	617b      	str	r3, [r7, #20]
 8002b20:	697a      	ldr	r2, [r7, #20]
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	429a      	cmp	r2, r3
 8002b26:	dbf0      	blt.n	8002b0a <_read+0x12>
  }

  return len;
 8002b28:	687b      	ldr	r3, [r7, #4]
}
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	3718      	adds	r7, #24
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	bd80      	pop	{r7, pc}

08002b32 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b32:	b580      	push	{r7, lr}
 8002b34:	b086      	sub	sp, #24
 8002b36:	af00      	add	r7, sp, #0
 8002b38:	60f8      	str	r0, [r7, #12]
 8002b3a:	60b9      	str	r1, [r7, #8]
 8002b3c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b3e:	2300      	movs	r3, #0
 8002b40:	617b      	str	r3, [r7, #20]
 8002b42:	e009      	b.n	8002b58 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	1c5a      	adds	r2, r3, #1
 8002b48:	60ba      	str	r2, [r7, #8]
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b52:	697b      	ldr	r3, [r7, #20]
 8002b54:	3301      	adds	r3, #1
 8002b56:	617b      	str	r3, [r7, #20]
 8002b58:	697a      	ldr	r2, [r7, #20]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	dbf1      	blt.n	8002b44 <_write+0x12>
  }
  return len;
 8002b60:	687b      	ldr	r3, [r7, #4]
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3718      	adds	r7, #24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <_close>:

int _close(int file)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	b083      	sub	sp, #12
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b72:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b80:	4770      	bx	lr

08002b82 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b82:	b480      	push	{r7}
 8002b84:	b083      	sub	sp, #12
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	6078      	str	r0, [r7, #4]
 8002b8a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b92:	605a      	str	r2, [r3, #4]
  return 0;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	370c      	adds	r7, #12
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr

08002ba2 <_isatty>:

int _isatty(int file)
{
 8002ba2:	b480      	push	{r7}
 8002ba4:	b083      	sub	sp, #12
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002baa:	2301      	movs	r3, #1
}
 8002bac:	4618      	mov	r0, r3
 8002bae:	370c      	adds	r7, #12
 8002bb0:	46bd      	mov	sp, r7
 8002bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb6:	4770      	bx	lr

08002bb8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	60f8      	str	r0, [r7, #12]
 8002bc0:	60b9      	str	r1, [r7, #8]
 8002bc2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002bc4:	2300      	movs	r3, #0
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	3714      	adds	r7, #20
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
	...

08002bd4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b086      	sub	sp, #24
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bdc:	4a14      	ldr	r2, [pc, #80]	; (8002c30 <_sbrk+0x5c>)
 8002bde:	4b15      	ldr	r3, [pc, #84]	; (8002c34 <_sbrk+0x60>)
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002be4:	697b      	ldr	r3, [r7, #20]
 8002be6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002be8:	4b13      	ldr	r3, [pc, #76]	; (8002c38 <_sbrk+0x64>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d102      	bne.n	8002bf6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002bf0:	4b11      	ldr	r3, [pc, #68]	; (8002c38 <_sbrk+0x64>)
 8002bf2:	4a12      	ldr	r2, [pc, #72]	; (8002c3c <_sbrk+0x68>)
 8002bf4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bf6:	4b10      	ldr	r3, [pc, #64]	; (8002c38 <_sbrk+0x64>)
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4413      	add	r3, r2
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d207      	bcs.n	8002c14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002c04:	f009 fbb6 	bl	800c374 <__errno>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	220c      	movs	r2, #12
 8002c0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c12:	e009      	b.n	8002c28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c14:	4b08      	ldr	r3, [pc, #32]	; (8002c38 <_sbrk+0x64>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c1a:	4b07      	ldr	r3, [pc, #28]	; (8002c38 <_sbrk+0x64>)
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4413      	add	r3, r2
 8002c22:	4a05      	ldr	r2, [pc, #20]	; (8002c38 <_sbrk+0x64>)
 8002c24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c26:	68fb      	ldr	r3, [r7, #12]
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3718      	adds	r7, #24
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	2000a000 	.word	0x2000a000
 8002c34:	00004000 	.word	0x00004000
 8002c38:	2000092c 	.word	0x2000092c
 8002c3c:	20000ac8 	.word	0x20000ac8

08002c40 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002c40:	b480      	push	{r7}
 8002c42:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002c44:	4b06      	ldr	r3, [pc, #24]	; (8002c60 <SystemInit+0x20>)
 8002c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c4a:	4a05      	ldr	r2, [pc, #20]	; (8002c60 <SystemInit+0x20>)
 8002c4c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c50:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002c54:	bf00      	nop
 8002c56:	46bd      	mov	sp, r7
 8002c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	e000ed00 	.word	0xe000ed00

08002c64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002c64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c9c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002c68:	f7ff ffea 	bl	8002c40 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002c6c:	480c      	ldr	r0, [pc, #48]	; (8002ca0 <LoopForever+0x6>)
  ldr r1, =_edata
 8002c6e:	490d      	ldr	r1, [pc, #52]	; (8002ca4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002c70:	4a0d      	ldr	r2, [pc, #52]	; (8002ca8 <LoopForever+0xe>)
  movs r3, #0
 8002c72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002c74:	e002      	b.n	8002c7c <LoopCopyDataInit>

08002c76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002c76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002c78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002c7a:	3304      	adds	r3, #4

08002c7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002c7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002c7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002c80:	d3f9      	bcc.n	8002c76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002c82:	4a0a      	ldr	r2, [pc, #40]	; (8002cac <LoopForever+0x12>)
  ldr r4, =_ebss
 8002c84:	4c0a      	ldr	r4, [pc, #40]	; (8002cb0 <LoopForever+0x16>)
  movs r3, #0
 8002c86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002c88:	e001      	b.n	8002c8e <LoopFillZerobss>

08002c8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002c8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002c8c:	3204      	adds	r2, #4

08002c8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002c8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002c90:	d3fb      	bcc.n	8002c8a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002c92:	f009 fb75 	bl	800c380 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002c96:	f7fe febf 	bl	8001a18 <main>

08002c9a <LoopForever>:

LoopForever:
    b LoopForever
 8002c9a:	e7fe      	b.n	8002c9a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002c9c:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8002ca0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ca4:	20000210 	.word	0x20000210
  ldr r2, =_sidata
 8002ca8:	08012ba0 	.word	0x08012ba0
  ldr r2, =_sbss
 8002cac:	20000210 	.word	0x20000210
  ldr r4, =_ebss
 8002cb0:	20000ac8 	.word	0x20000ac8

08002cb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002cb4:	e7fe      	b.n	8002cb4 <ADC1_2_IRQHandler>

08002cb6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cb6:	b580      	push	{r7, lr}
 8002cb8:	b082      	sub	sp, #8
 8002cba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cc0:	2003      	movs	r0, #3
 8002cc2:	f000 f961 	bl	8002f88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002cc6:	200f      	movs	r0, #15
 8002cc8:	f000 f80e 	bl	8002ce8 <HAL_InitTick>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d002      	beq.n	8002cd8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	71fb      	strb	r3, [r7, #7]
 8002cd6:	e001      	b.n	8002cdc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002cd8:	f7ff fd58 	bl	800278c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002cdc:	79fb      	ldrb	r3, [r7, #7]
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002cf4:	4b17      	ldr	r3, [pc, #92]	; (8002d54 <HAL_InitTick+0x6c>)
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d023      	beq.n	8002d44 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002cfc:	4b16      	ldr	r3, [pc, #88]	; (8002d58 <HAL_InitTick+0x70>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	4b14      	ldr	r3, [pc, #80]	; (8002d54 <HAL_InitTick+0x6c>)
 8002d02:	781b      	ldrb	r3, [r3, #0]
 8002d04:	4619      	mov	r1, r3
 8002d06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002d0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002d0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d12:	4618      	mov	r0, r3
 8002d14:	f000 f96d 	bl	8002ff2 <HAL_SYSTICK_Config>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d10f      	bne.n	8002d3e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	2b0f      	cmp	r3, #15
 8002d22:	d809      	bhi.n	8002d38 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002d24:	2200      	movs	r2, #0
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002d2c:	f000 f937 	bl	8002f9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002d30:	4a0a      	ldr	r2, [pc, #40]	; (8002d5c <HAL_InitTick+0x74>)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6013      	str	r3, [r2, #0]
 8002d36:	e007      	b.n	8002d48 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	73fb      	strb	r3, [r7, #15]
 8002d3c:	e004      	b.n	8002d48 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	73fb      	strb	r3, [r7, #15]
 8002d42:	e001      	b.n	8002d48 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002d48:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3710      	adds	r7, #16
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	20000018 	.word	0x20000018
 8002d58:	20000010 	.word	0x20000010
 8002d5c:	20000014 	.word	0x20000014

08002d60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d60:	b480      	push	{r7}
 8002d62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d64:	4b06      	ldr	r3, [pc, #24]	; (8002d80 <HAL_IncTick+0x20>)
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	461a      	mov	r2, r3
 8002d6a:	4b06      	ldr	r3, [pc, #24]	; (8002d84 <HAL_IncTick+0x24>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	4413      	add	r3, r2
 8002d70:	4a04      	ldr	r2, [pc, #16]	; (8002d84 <HAL_IncTick+0x24>)
 8002d72:	6013      	str	r3, [r2, #0]
}
 8002d74:	bf00      	nop
 8002d76:	46bd      	mov	sp, r7
 8002d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7c:	4770      	bx	lr
 8002d7e:	bf00      	nop
 8002d80:	20000018 	.word	0x20000018
 8002d84:	20000930 	.word	0x20000930

08002d88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d8c:	4b03      	ldr	r3, [pc, #12]	; (8002d9c <HAL_GetTick+0x14>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	20000930 	.word	0x20000930

08002da0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002da8:	f7ff ffee 	bl	8002d88 <HAL_GetTick>
 8002dac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002db8:	d005      	beq.n	8002dc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002dba:	4b0a      	ldr	r3, [pc, #40]	; (8002de4 <HAL_Delay+0x44>)
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002dc6:	bf00      	nop
 8002dc8:	f7ff ffde 	bl	8002d88 <HAL_GetTick>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	1ad3      	subs	r3, r2, r3
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d8f7      	bhi.n	8002dc8 <HAL_Delay+0x28>
  {
  }
}
 8002dd8:	bf00      	nop
 8002dda:	bf00      	nop
 8002ddc:	3710      	adds	r7, #16
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	20000018 	.word	0x20000018

08002de8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b085      	sub	sp, #20
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f003 0307 	and.w	r3, r3, #7
 8002df6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002df8:	4b0c      	ldr	r3, [pc, #48]	; (8002e2c <__NVIC_SetPriorityGrouping+0x44>)
 8002dfa:	68db      	ldr	r3, [r3, #12]
 8002dfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e04:	4013      	ands	r3, r2
 8002e06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e0c:	68bb      	ldr	r3, [r7, #8]
 8002e0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e1a:	4a04      	ldr	r2, [pc, #16]	; (8002e2c <__NVIC_SetPriorityGrouping+0x44>)
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	60d3      	str	r3, [r2, #12]
}
 8002e20:	bf00      	nop
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr
 8002e2c:	e000ed00 	.word	0xe000ed00

08002e30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002e30:	b480      	push	{r7}
 8002e32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002e34:	4b04      	ldr	r3, [pc, #16]	; (8002e48 <__NVIC_GetPriorityGrouping+0x18>)
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	0a1b      	lsrs	r3, r3, #8
 8002e3a:	f003 0307 	and.w	r3, r3, #7
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr
 8002e48:	e000ed00 	.word	0xe000ed00

08002e4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	4603      	mov	r3, r0
 8002e54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	db0b      	blt.n	8002e76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e5e:	79fb      	ldrb	r3, [r7, #7]
 8002e60:	f003 021f 	and.w	r2, r3, #31
 8002e64:	4907      	ldr	r1, [pc, #28]	; (8002e84 <__NVIC_EnableIRQ+0x38>)
 8002e66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e6a:	095b      	lsrs	r3, r3, #5
 8002e6c:	2001      	movs	r0, #1
 8002e6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002e72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002e76:	bf00      	nop
 8002e78:	370c      	adds	r7, #12
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e80:	4770      	bx	lr
 8002e82:	bf00      	nop
 8002e84:	e000e100 	.word	0xe000e100

08002e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	4603      	mov	r3, r0
 8002e90:	6039      	str	r1, [r7, #0]
 8002e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	db0a      	blt.n	8002eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	b2da      	uxtb	r2, r3
 8002ea0:	490c      	ldr	r1, [pc, #48]	; (8002ed4 <__NVIC_SetPriority+0x4c>)
 8002ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ea6:	0112      	lsls	r2, r2, #4
 8002ea8:	b2d2      	uxtb	r2, r2
 8002eaa:	440b      	add	r3, r1
 8002eac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002eb0:	e00a      	b.n	8002ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	b2da      	uxtb	r2, r3
 8002eb6:	4908      	ldr	r1, [pc, #32]	; (8002ed8 <__NVIC_SetPriority+0x50>)
 8002eb8:	79fb      	ldrb	r3, [r7, #7]
 8002eba:	f003 030f 	and.w	r3, r3, #15
 8002ebe:	3b04      	subs	r3, #4
 8002ec0:	0112      	lsls	r2, r2, #4
 8002ec2:	b2d2      	uxtb	r2, r2
 8002ec4:	440b      	add	r3, r1
 8002ec6:	761a      	strb	r2, [r3, #24]
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed2:	4770      	bx	lr
 8002ed4:	e000e100 	.word	0xe000e100
 8002ed8:	e000ed00 	.word	0xe000ed00

08002edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b089      	sub	sp, #36	; 0x24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	f1c3 0307 	rsb	r3, r3, #7
 8002ef6:	2b04      	cmp	r3, #4
 8002ef8:	bf28      	it	cs
 8002efa:	2304      	movcs	r3, #4
 8002efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	3304      	adds	r3, #4
 8002f02:	2b06      	cmp	r3, #6
 8002f04:	d902      	bls.n	8002f0c <NVIC_EncodePriority+0x30>
 8002f06:	69fb      	ldr	r3, [r7, #28]
 8002f08:	3b03      	subs	r3, #3
 8002f0a:	e000      	b.n	8002f0e <NVIC_EncodePriority+0x32>
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	43da      	mvns	r2, r3
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	401a      	ands	r2, r3
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002f24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f2e:	43d9      	mvns	r1, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f34:	4313      	orrs	r3, r2
         );
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3724      	adds	r7, #36	; 0x24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
	...

08002f44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	3b01      	subs	r3, #1
 8002f50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002f54:	d301      	bcc.n	8002f5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002f56:	2301      	movs	r3, #1
 8002f58:	e00f      	b.n	8002f7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002f5a:	4a0a      	ldr	r2, [pc, #40]	; (8002f84 <SysTick_Config+0x40>)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f62:	210f      	movs	r1, #15
 8002f64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f68:	f7ff ff8e 	bl	8002e88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f6c:	4b05      	ldr	r3, [pc, #20]	; (8002f84 <SysTick_Config+0x40>)
 8002f6e:	2200      	movs	r2, #0
 8002f70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f72:	4b04      	ldr	r3, [pc, #16]	; (8002f84 <SysTick_Config+0x40>)
 8002f74:	2207      	movs	r2, #7
 8002f76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3708      	adds	r7, #8
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}
 8002f82:	bf00      	nop
 8002f84:	e000e010 	.word	0xe000e010

08002f88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f90:	6878      	ldr	r0, [r7, #4]
 8002f92:	f7ff ff29 	bl	8002de8 <__NVIC_SetPriorityGrouping>
}
 8002f96:	bf00      	nop
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b086      	sub	sp, #24
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	60b9      	str	r1, [r7, #8]
 8002fa8:	607a      	str	r2, [r7, #4]
 8002faa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002fac:	2300      	movs	r3, #0
 8002fae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002fb0:	f7ff ff3e 	bl	8002e30 <__NVIC_GetPriorityGrouping>
 8002fb4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	68b9      	ldr	r1, [r7, #8]
 8002fba:	6978      	ldr	r0, [r7, #20]
 8002fbc:	f7ff ff8e 	bl	8002edc <NVIC_EncodePriority>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002fc6:	4611      	mov	r1, r2
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff ff5d 	bl	8002e88 <__NVIC_SetPriority>
}
 8002fce:	bf00      	nop
 8002fd0:	3718      	adds	r7, #24
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}

08002fd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fd6:	b580      	push	{r7, lr}
 8002fd8:	b082      	sub	sp, #8
 8002fda:	af00      	add	r7, sp, #0
 8002fdc:	4603      	mov	r3, r0
 8002fde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7ff ff31 	bl	8002e4c <__NVIC_EnableIRQ>
}
 8002fea:	bf00      	nop
 8002fec:	3708      	adds	r7, #8
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}

08002ff2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ff2:	b580      	push	{r7, lr}
 8002ff4:	b082      	sub	sp, #8
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ffa:	6878      	ldr	r0, [r7, #4]
 8002ffc:	f7ff ffa2 	bl	8002f44 <SysTick_Config>
 8003000:	4603      	mov	r3, r0
}
 8003002:	4618      	mov	r0, r3
 8003004:	3708      	adds	r7, #8
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}

0800300a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800300a:	b480      	push	{r7}
 800300c:	b085      	sub	sp, #20
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003012:	2300      	movs	r3, #0
 8003014:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800301c:	b2db      	uxtb	r3, r3
 800301e:	2b02      	cmp	r3, #2
 8003020:	d008      	beq.n	8003034 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2204      	movs	r2, #4
 8003026:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003030:	2301      	movs	r3, #1
 8003032:	e022      	b.n	800307a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	681a      	ldr	r2, [r3, #0]
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f022 020e 	bic.w	r2, r2, #14
 8003042:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f022 0201 	bic.w	r2, r2, #1
 8003052:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003058:	f003 021c 	and.w	r2, r3, #28
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003060:	2101      	movs	r1, #1
 8003062:	fa01 f202 	lsl.w	r2, r1, r2
 8003066:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2201      	movs	r2, #1
 800306c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003078:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800307a:	4618      	mov	r0, r3
 800307c:	3714      	adds	r7, #20
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr

08003086 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003086:	b580      	push	{r7, lr}
 8003088:	b084      	sub	sp, #16
 800308a:	af00      	add	r7, sp, #0
 800308c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800308e:	2300      	movs	r3, #0
 8003090:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003098:	b2db      	uxtb	r3, r3
 800309a:	2b02      	cmp	r3, #2
 800309c:	d005      	beq.n	80030aa <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2204      	movs	r2, #4
 80030a2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	73fb      	strb	r3, [r7, #15]
 80030a8:	e029      	b.n	80030fe <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f022 020e 	bic.w	r2, r2, #14
 80030b8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 0201 	bic.w	r2, r2, #1
 80030c8:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030ce:	f003 021c 	and.w	r2, r3, #28
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d6:	2101      	movs	r1, #1
 80030d8:	fa01 f202 	lsl.w	r2, r1, r2
 80030dc:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d003      	beq.n	80030fe <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	4798      	blx	r3
    }
  }
  return status;
 80030fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003100:	4618      	mov	r0, r3
 8003102:	3710      	adds	r7, #16
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003108:	b480      	push	{r7}
 800310a:	b087      	sub	sp, #28
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
 8003110:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003112:	2300      	movs	r3, #0
 8003114:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003116:	e14e      	b.n	80033b6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	2101      	movs	r1, #1
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	fa01 f303 	lsl.w	r3, r1, r3
 8003124:	4013      	ands	r3, r2
 8003126:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2b00      	cmp	r3, #0
 800312c:	f000 8140 	beq.w	80033b0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f003 0303 	and.w	r3, r3, #3
 8003138:	2b01      	cmp	r3, #1
 800313a:	d005      	beq.n	8003148 <HAL_GPIO_Init+0x40>
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f003 0303 	and.w	r3, r3, #3
 8003144:	2b02      	cmp	r3, #2
 8003146:	d130      	bne.n	80031aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	005b      	lsls	r3, r3, #1
 8003152:	2203      	movs	r2, #3
 8003154:	fa02 f303 	lsl.w	r3, r2, r3
 8003158:	43db      	mvns	r3, r3
 800315a:	693a      	ldr	r2, [r7, #16]
 800315c:	4013      	ands	r3, r2
 800315e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	68da      	ldr	r2, [r3, #12]
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	fa02 f303 	lsl.w	r3, r2, r3
 800316c:	693a      	ldr	r2, [r7, #16]
 800316e:	4313      	orrs	r3, r2
 8003170:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	693a      	ldr	r2, [r7, #16]
 8003176:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800317e:	2201      	movs	r2, #1
 8003180:	697b      	ldr	r3, [r7, #20]
 8003182:	fa02 f303 	lsl.w	r3, r2, r3
 8003186:	43db      	mvns	r3, r3
 8003188:	693a      	ldr	r2, [r7, #16]
 800318a:	4013      	ands	r3, r2
 800318c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	091b      	lsrs	r3, r3, #4
 8003194:	f003 0201 	and.w	r2, r3, #1
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	fa02 f303 	lsl.w	r3, r2, r3
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	4313      	orrs	r3, r2
 80031a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	693a      	ldr	r2, [r7, #16]
 80031a8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f003 0303 	and.w	r3, r3, #3
 80031b2:	2b03      	cmp	r3, #3
 80031b4:	d017      	beq.n	80031e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68db      	ldr	r3, [r3, #12]
 80031ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	005b      	lsls	r3, r3, #1
 80031c0:	2203      	movs	r2, #3
 80031c2:	fa02 f303 	lsl.w	r3, r2, r3
 80031c6:	43db      	mvns	r3, r3
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	4013      	ands	r3, r2
 80031cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	689a      	ldr	r2, [r3, #8]
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	fa02 f303 	lsl.w	r3, r2, r3
 80031da:	693a      	ldr	r2, [r7, #16]
 80031dc:	4313      	orrs	r3, r2
 80031de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f003 0303 	and.w	r3, r3, #3
 80031ee:	2b02      	cmp	r3, #2
 80031f0:	d123      	bne.n	800323a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	08da      	lsrs	r2, r3, #3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	3208      	adds	r2, #8
 80031fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	f003 0307 	and.w	r3, r3, #7
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	220f      	movs	r2, #15
 800320a:	fa02 f303 	lsl.w	r3, r2, r3
 800320e:	43db      	mvns	r3, r3
 8003210:	693a      	ldr	r2, [r7, #16]
 8003212:	4013      	ands	r3, r2
 8003214:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	691a      	ldr	r2, [r3, #16]
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	f003 0307 	and.w	r3, r3, #7
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	fa02 f303 	lsl.w	r3, r2, r3
 8003226:	693a      	ldr	r2, [r7, #16]
 8003228:	4313      	orrs	r3, r2
 800322a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	08da      	lsrs	r2, r3, #3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	3208      	adds	r2, #8
 8003234:	6939      	ldr	r1, [r7, #16]
 8003236:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	005b      	lsls	r3, r3, #1
 8003244:	2203      	movs	r2, #3
 8003246:	fa02 f303 	lsl.w	r3, r2, r3
 800324a:	43db      	mvns	r3, r3
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	4013      	ands	r3, r2
 8003250:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f003 0203 	and.w	r2, r3, #3
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	005b      	lsls	r3, r3, #1
 800325e:	fa02 f303 	lsl.w	r3, r2, r3
 8003262:	693a      	ldr	r2, [r7, #16]
 8003264:	4313      	orrs	r3, r2
 8003266:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800326e:	683b      	ldr	r3, [r7, #0]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003276:	2b00      	cmp	r3, #0
 8003278:	f000 809a 	beq.w	80033b0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800327c:	4b55      	ldr	r3, [pc, #340]	; (80033d4 <HAL_GPIO_Init+0x2cc>)
 800327e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003280:	4a54      	ldr	r2, [pc, #336]	; (80033d4 <HAL_GPIO_Init+0x2cc>)
 8003282:	f043 0301 	orr.w	r3, r3, #1
 8003286:	6613      	str	r3, [r2, #96]	; 0x60
 8003288:	4b52      	ldr	r3, [pc, #328]	; (80033d4 <HAL_GPIO_Init+0x2cc>)
 800328a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	60bb      	str	r3, [r7, #8]
 8003292:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003294:	4a50      	ldr	r2, [pc, #320]	; (80033d8 <HAL_GPIO_Init+0x2d0>)
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	089b      	lsrs	r3, r3, #2
 800329a:	3302      	adds	r3, #2
 800329c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	f003 0303 	and.w	r3, r3, #3
 80032a8:	009b      	lsls	r3, r3, #2
 80032aa:	220f      	movs	r2, #15
 80032ac:	fa02 f303 	lsl.w	r3, r2, r3
 80032b0:	43db      	mvns	r3, r3
 80032b2:	693a      	ldr	r2, [r7, #16]
 80032b4:	4013      	ands	r3, r2
 80032b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80032be:	d013      	beq.n	80032e8 <HAL_GPIO_Init+0x1e0>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a46      	ldr	r2, [pc, #280]	; (80033dc <HAL_GPIO_Init+0x2d4>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d00d      	beq.n	80032e4 <HAL_GPIO_Init+0x1dc>
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	4a45      	ldr	r2, [pc, #276]	; (80033e0 <HAL_GPIO_Init+0x2d8>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d007      	beq.n	80032e0 <HAL_GPIO_Init+0x1d8>
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	4a44      	ldr	r2, [pc, #272]	; (80033e4 <HAL_GPIO_Init+0x2dc>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d101      	bne.n	80032dc <HAL_GPIO_Init+0x1d4>
 80032d8:	2303      	movs	r3, #3
 80032da:	e006      	b.n	80032ea <HAL_GPIO_Init+0x1e2>
 80032dc:	2307      	movs	r3, #7
 80032de:	e004      	b.n	80032ea <HAL_GPIO_Init+0x1e2>
 80032e0:	2302      	movs	r3, #2
 80032e2:	e002      	b.n	80032ea <HAL_GPIO_Init+0x1e2>
 80032e4:	2301      	movs	r3, #1
 80032e6:	e000      	b.n	80032ea <HAL_GPIO_Init+0x1e2>
 80032e8:	2300      	movs	r3, #0
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	f002 0203 	and.w	r2, r2, #3
 80032f0:	0092      	lsls	r2, r2, #2
 80032f2:	4093      	lsls	r3, r2
 80032f4:	693a      	ldr	r2, [r7, #16]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80032fa:	4937      	ldr	r1, [pc, #220]	; (80033d8 <HAL_GPIO_Init+0x2d0>)
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	089b      	lsrs	r3, r3, #2
 8003300:	3302      	adds	r3, #2
 8003302:	693a      	ldr	r2, [r7, #16]
 8003304:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003308:	4b37      	ldr	r3, [pc, #220]	; (80033e8 <HAL_GPIO_Init+0x2e0>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	43db      	mvns	r3, r3
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	4013      	ands	r3, r2
 8003316:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d003      	beq.n	800332c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003324:	693a      	ldr	r2, [r7, #16]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	4313      	orrs	r3, r2
 800332a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800332c:	4a2e      	ldr	r2, [pc, #184]	; (80033e8 <HAL_GPIO_Init+0x2e0>)
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003332:	4b2d      	ldr	r3, [pc, #180]	; (80033e8 <HAL_GPIO_Init+0x2e0>)
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	43db      	mvns	r3, r3
 800333c:	693a      	ldr	r2, [r7, #16]
 800333e:	4013      	ands	r3, r2
 8003340:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d003      	beq.n	8003356 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	4313      	orrs	r3, r2
 8003354:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003356:	4a24      	ldr	r2, [pc, #144]	; (80033e8 <HAL_GPIO_Init+0x2e0>)
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800335c:	4b22      	ldr	r3, [pc, #136]	; (80033e8 <HAL_GPIO_Init+0x2e0>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	43db      	mvns	r3, r3
 8003366:	693a      	ldr	r2, [r7, #16]
 8003368:	4013      	ands	r3, r2
 800336a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d003      	beq.n	8003380 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	4313      	orrs	r3, r2
 800337e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003380:	4a19      	ldr	r2, [pc, #100]	; (80033e8 <HAL_GPIO_Init+0x2e0>)
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003386:	4b18      	ldr	r3, [pc, #96]	; (80033e8 <HAL_GPIO_Init+0x2e0>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	43db      	mvns	r3, r3
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	4013      	ands	r3, r2
 8003394:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d003      	beq.n	80033aa <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80033aa:	4a0f      	ldr	r2, [pc, #60]	; (80033e8 <HAL_GPIO_Init+0x2e0>)
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	3301      	adds	r3, #1
 80033b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	fa22 f303 	lsr.w	r3, r2, r3
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	f47f aea9 	bne.w	8003118 <HAL_GPIO_Init+0x10>
  }
}
 80033c6:	bf00      	nop
 80033c8:	bf00      	nop
 80033ca:	371c      	adds	r7, #28
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	40021000 	.word	0x40021000
 80033d8:	40010000 	.word	0x40010000
 80033dc:	48000400 	.word	0x48000400
 80033e0:	48000800 	.word	0x48000800
 80033e4:	48000c00 	.word	0x48000c00
 80033e8:	40010400 	.word	0x40010400

080033ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	460b      	mov	r3, r1
 80033f6:	807b      	strh	r3, [r7, #2]
 80033f8:	4613      	mov	r3, r2
 80033fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80033fc:	787b      	ldrb	r3, [r7, #1]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d003      	beq.n	800340a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003402:	887a      	ldrh	r2, [r7, #2]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003408:	e002      	b.n	8003410 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800340a:	887a      	ldrh	r2, [r7, #2]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800341c:	b480      	push	{r7}
 800341e:	b085      	sub	sp, #20
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	460b      	mov	r3, r1
 8003426:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	695b      	ldr	r3, [r3, #20]
 800342c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800342e:	887a      	ldrh	r2, [r7, #2]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	4013      	ands	r3, r2
 8003434:	041a      	lsls	r2, r3, #16
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	43d9      	mvns	r1, r3
 800343a:	887b      	ldrh	r3, [r7, #2]
 800343c:	400b      	ands	r3, r1
 800343e:	431a      	orrs	r2, r3
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	619a      	str	r2, [r3, #24]
}
 8003444:	bf00      	nop
 8003446:	3714      	adds	r7, #20
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b082      	sub	sp, #8
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d101      	bne.n	8003462 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e08d      	b.n	800357e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d106      	bne.n	800347c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2200      	movs	r2, #0
 8003472:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f7ff f9ac 	bl	80027d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2224      	movs	r2, #36	; 0x24
 8003480:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f022 0201 	bic.w	r2, r2, #1
 8003492:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685a      	ldr	r2, [r3, #4]
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80034a0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	689a      	ldr	r2, [r3, #8]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034b0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d107      	bne.n	80034ca <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	689a      	ldr	r2, [r3, #8]
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034c6:	609a      	str	r2, [r3, #8]
 80034c8:	e006      	b.n	80034d8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	689a      	ldr	r2, [r3, #8]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80034d6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d108      	bne.n	80034f2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685a      	ldr	r2, [r3, #4]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034ee:	605a      	str	r2, [r3, #4]
 80034f0:	e007      	b.n	8003502 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	685a      	ldr	r2, [r3, #4]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003500:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	685b      	ldr	r3, [r3, #4]
 8003508:	687a      	ldr	r2, [r7, #4]
 800350a:	6812      	ldr	r2, [r2, #0]
 800350c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003510:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003514:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	68da      	ldr	r2, [r3, #12]
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003524:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	691a      	ldr	r2, [r3, #16]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	695b      	ldr	r3, [r3, #20]
 800352e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	699b      	ldr	r3, [r3, #24]
 8003536:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	430a      	orrs	r2, r1
 800353e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	69d9      	ldr	r1, [r3, #28]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6a1a      	ldr	r2, [r3, #32]
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	430a      	orrs	r2, r1
 800354e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f042 0201 	orr.w	r2, r2, #1
 800355e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2220      	movs	r2, #32
 800356a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2200      	movs	r2, #0
 8003572:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	2200      	movs	r2, #0
 8003578:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800357c:	2300      	movs	r3, #0
}
 800357e:	4618      	mov	r0, r3
 8003580:	3708      	adds	r7, #8
 8003582:	46bd      	mov	sp, r7
 8003584:	bd80      	pop	{r7, pc}
	...

08003588 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003588:	b580      	push	{r7, lr}
 800358a:	b088      	sub	sp, #32
 800358c:	af02      	add	r7, sp, #8
 800358e:	60f8      	str	r0, [r7, #12]
 8003590:	4608      	mov	r0, r1
 8003592:	4611      	mov	r1, r2
 8003594:	461a      	mov	r2, r3
 8003596:	4603      	mov	r3, r0
 8003598:	817b      	strh	r3, [r7, #10]
 800359a:	460b      	mov	r3, r1
 800359c:	813b      	strh	r3, [r7, #8]
 800359e:	4613      	mov	r3, r2
 80035a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	2b20      	cmp	r3, #32
 80035ac:	f040 80f9 	bne.w	80037a2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80035b0:	6a3b      	ldr	r3, [r7, #32]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d002      	beq.n	80035bc <HAL_I2C_Mem_Write+0x34>
 80035b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d105      	bne.n	80035c8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035c2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e0ed      	b.n	80037a4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80035ce:	2b01      	cmp	r3, #1
 80035d0:	d101      	bne.n	80035d6 <HAL_I2C_Mem_Write+0x4e>
 80035d2:	2302      	movs	r3, #2
 80035d4:	e0e6      	b.n	80037a4 <HAL_I2C_Mem_Write+0x21c>
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	2201      	movs	r2, #1
 80035da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80035de:	f7ff fbd3 	bl	8002d88 <HAL_GetTick>
 80035e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	9300      	str	r3, [sp, #0]
 80035e8:	2319      	movs	r3, #25
 80035ea:	2201      	movs	r2, #1
 80035ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035f0:	68f8      	ldr	r0, [r7, #12]
 80035f2:	f000 fbcd 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 80035f6:	4603      	mov	r3, r0
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d001      	beq.n	8003600 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e0d1      	b.n	80037a4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2221      	movs	r2, #33	; 0x21
 8003604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2240      	movs	r2, #64	; 0x40
 800360c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6a3a      	ldr	r2, [r7, #32]
 800361a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003620:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2200      	movs	r2, #0
 8003626:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003628:	88f8      	ldrh	r0, [r7, #6]
 800362a:	893a      	ldrh	r2, [r7, #8]
 800362c:	8979      	ldrh	r1, [r7, #10]
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	9301      	str	r3, [sp, #4]
 8003632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003634:	9300      	str	r3, [sp, #0]
 8003636:	4603      	mov	r3, r0
 8003638:	68f8      	ldr	r0, [r7, #12]
 800363a:	f000 fadd 	bl	8003bf8 <I2C_RequestMemoryWrite>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d005      	beq.n	8003650 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	2200      	movs	r2, #0
 8003648:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e0a9      	b.n	80037a4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003654:	b29b      	uxth	r3, r3
 8003656:	2bff      	cmp	r3, #255	; 0xff
 8003658:	d90e      	bls.n	8003678 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	22ff      	movs	r2, #255	; 0xff
 800365e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003664:	b2da      	uxtb	r2, r3
 8003666:	8979      	ldrh	r1, [r7, #10]
 8003668:	2300      	movs	r3, #0
 800366a:	9300      	str	r3, [sp, #0]
 800366c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003670:	68f8      	ldr	r0, [r7, #12]
 8003672:	f000 fd47 	bl	8004104 <I2C_TransferConfig>
 8003676:	e00f      	b.n	8003698 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800367c:	b29a      	uxth	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003686:	b2da      	uxtb	r2, r3
 8003688:	8979      	ldrh	r1, [r7, #10]
 800368a:	2300      	movs	r3, #0
 800368c:	9300      	str	r3, [sp, #0]
 800368e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f000 fd36 	bl	8004104 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003698:	697a      	ldr	r2, [r7, #20]
 800369a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800369c:	68f8      	ldr	r0, [r7, #12]
 800369e:	f000 fbc6 	bl	8003e2e <I2C_WaitOnTXISFlagUntilTimeout>
 80036a2:	4603      	mov	r3, r0
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d001      	beq.n	80036ac <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e07b      	b.n	80037a4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b0:	781a      	ldrb	r2, [r3, #0]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036bc:	1c5a      	adds	r2, r3, #1
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036c6:	b29b      	uxth	r3, r3
 80036c8:	3b01      	subs	r3, #1
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036d4:	3b01      	subs	r3, #1
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d034      	beq.n	8003750 <HAL_I2C_Mem_Write+0x1c8>
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d130      	bne.n	8003750 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	9300      	str	r3, [sp, #0]
 80036f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036f4:	2200      	movs	r2, #0
 80036f6:	2180      	movs	r1, #128	; 0x80
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f000 fb49 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d001      	beq.n	8003708 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e04d      	b.n	80037a4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800370c:	b29b      	uxth	r3, r3
 800370e:	2bff      	cmp	r3, #255	; 0xff
 8003710:	d90e      	bls.n	8003730 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	22ff      	movs	r2, #255	; 0xff
 8003716:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800371c:	b2da      	uxtb	r2, r3
 800371e:	8979      	ldrh	r1, [r7, #10]
 8003720:	2300      	movs	r3, #0
 8003722:	9300      	str	r3, [sp, #0]
 8003724:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003728:	68f8      	ldr	r0, [r7, #12]
 800372a:	f000 fceb 	bl	8004104 <I2C_TransferConfig>
 800372e:	e00f      	b.n	8003750 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003734:	b29a      	uxth	r2, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800373e:	b2da      	uxtb	r2, r3
 8003740:	8979      	ldrh	r1, [r7, #10]
 8003742:	2300      	movs	r3, #0
 8003744:	9300      	str	r3, [sp, #0]
 8003746:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 fcda 	bl	8004104 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003754:	b29b      	uxth	r3, r3
 8003756:	2b00      	cmp	r3, #0
 8003758:	d19e      	bne.n	8003698 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800375a:	697a      	ldr	r2, [r7, #20]
 800375c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800375e:	68f8      	ldr	r0, [r7, #12]
 8003760:	f000 fbac 	bl	8003ebc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d001      	beq.n	800376e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e01a      	b.n	80037a4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2220      	movs	r2, #32
 8003774:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	6859      	ldr	r1, [r3, #4]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	4b0a      	ldr	r3, [pc, #40]	; (80037ac <HAL_I2C_Mem_Write+0x224>)
 8003782:	400b      	ands	r3, r1
 8003784:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2220      	movs	r2, #32
 800378a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2200      	movs	r2, #0
 8003792:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800379e:	2300      	movs	r3, #0
 80037a0:	e000      	b.n	80037a4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80037a2:	2302      	movs	r3, #2
  }
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3718      	adds	r7, #24
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	fe00e800 	.word	0xfe00e800

080037b0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b088      	sub	sp, #32
 80037b4:	af02      	add	r7, sp, #8
 80037b6:	60f8      	str	r0, [r7, #12]
 80037b8:	4608      	mov	r0, r1
 80037ba:	4611      	mov	r1, r2
 80037bc:	461a      	mov	r2, r3
 80037be:	4603      	mov	r3, r0
 80037c0:	817b      	strh	r3, [r7, #10]
 80037c2:	460b      	mov	r3, r1
 80037c4:	813b      	strh	r3, [r7, #8]
 80037c6:	4613      	mov	r3, r2
 80037c8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2b20      	cmp	r3, #32
 80037d4:	f040 80fd 	bne.w	80039d2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80037d8:	6a3b      	ldr	r3, [r7, #32]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d002      	beq.n	80037e4 <HAL_I2C_Mem_Read+0x34>
 80037de:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d105      	bne.n	80037f0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037ea:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e0f1      	b.n	80039d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80037f6:	2b01      	cmp	r3, #1
 80037f8:	d101      	bne.n	80037fe <HAL_I2C_Mem_Read+0x4e>
 80037fa:	2302      	movs	r3, #2
 80037fc:	e0ea      	b.n	80039d4 <HAL_I2C_Mem_Read+0x224>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2201      	movs	r2, #1
 8003802:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003806:	f7ff fabf 	bl	8002d88 <HAL_GetTick>
 800380a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800380c:	697b      	ldr	r3, [r7, #20]
 800380e:	9300      	str	r3, [sp, #0]
 8003810:	2319      	movs	r3, #25
 8003812:	2201      	movs	r2, #1
 8003814:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f000 fab9 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e0d5      	b.n	80039d4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2222      	movs	r2, #34	; 0x22
 800382c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2240      	movs	r2, #64	; 0x40
 8003834:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2200      	movs	r2, #0
 800383c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6a3a      	ldr	r2, [r7, #32]
 8003842:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003848:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2200      	movs	r2, #0
 800384e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003850:	88f8      	ldrh	r0, [r7, #6]
 8003852:	893a      	ldrh	r2, [r7, #8]
 8003854:	8979      	ldrh	r1, [r7, #10]
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	9301      	str	r3, [sp, #4]
 800385a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800385c:	9300      	str	r3, [sp, #0]
 800385e:	4603      	mov	r3, r0
 8003860:	68f8      	ldr	r0, [r7, #12]
 8003862:	f000 fa1d 	bl	8003ca0 <I2C_RequestMemoryRead>
 8003866:	4603      	mov	r3, r0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d005      	beq.n	8003878 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	2200      	movs	r2, #0
 8003870:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e0ad      	b.n	80039d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800387c:	b29b      	uxth	r3, r3
 800387e:	2bff      	cmp	r3, #255	; 0xff
 8003880:	d90e      	bls.n	80038a0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	22ff      	movs	r2, #255	; 0xff
 8003886:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800388c:	b2da      	uxtb	r2, r3
 800388e:	8979      	ldrh	r1, [r7, #10]
 8003890:	4b52      	ldr	r3, [pc, #328]	; (80039dc <HAL_I2C_Mem_Read+0x22c>)
 8003892:	9300      	str	r3, [sp, #0]
 8003894:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003898:	68f8      	ldr	r0, [r7, #12]
 800389a:	f000 fc33 	bl	8004104 <I2C_TransferConfig>
 800389e:	e00f      	b.n	80038c0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038a4:	b29a      	uxth	r2, r3
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ae:	b2da      	uxtb	r2, r3
 80038b0:	8979      	ldrh	r1, [r7, #10]
 80038b2:	4b4a      	ldr	r3, [pc, #296]	; (80039dc <HAL_I2C_Mem_Read+0x22c>)
 80038b4:	9300      	str	r3, [sp, #0]
 80038b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038ba:	68f8      	ldr	r0, [r7, #12]
 80038bc:	f000 fc22 	bl	8004104 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038c6:	2200      	movs	r2, #0
 80038c8:	2104      	movs	r1, #4
 80038ca:	68f8      	ldr	r0, [r7, #12]
 80038cc:	f000 fa60 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d001      	beq.n	80038da <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e07c      	b.n	80039d4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e4:	b2d2      	uxtb	r2, r2
 80038e6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ec:	1c5a      	adds	r2, r3, #1
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038f6:	3b01      	subs	r3, #1
 80038f8:	b29a      	uxth	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003902:	b29b      	uxth	r3, r3
 8003904:	3b01      	subs	r3, #1
 8003906:	b29a      	uxth	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003910:	b29b      	uxth	r3, r3
 8003912:	2b00      	cmp	r3, #0
 8003914:	d034      	beq.n	8003980 <HAL_I2C_Mem_Read+0x1d0>
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800391a:	2b00      	cmp	r3, #0
 800391c:	d130      	bne.n	8003980 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	9300      	str	r3, [sp, #0]
 8003922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003924:	2200      	movs	r2, #0
 8003926:	2180      	movs	r1, #128	; 0x80
 8003928:	68f8      	ldr	r0, [r7, #12]
 800392a:	f000 fa31 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	d001      	beq.n	8003938 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e04d      	b.n	80039d4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800393c:	b29b      	uxth	r3, r3
 800393e:	2bff      	cmp	r3, #255	; 0xff
 8003940:	d90e      	bls.n	8003960 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	22ff      	movs	r2, #255	; 0xff
 8003946:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800394c:	b2da      	uxtb	r2, r3
 800394e:	8979      	ldrh	r1, [r7, #10]
 8003950:	2300      	movs	r3, #0
 8003952:	9300      	str	r3, [sp, #0]
 8003954:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f000 fbd3 	bl	8004104 <I2C_TransferConfig>
 800395e:	e00f      	b.n	8003980 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003964:	b29a      	uxth	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800396e:	b2da      	uxtb	r2, r3
 8003970:	8979      	ldrh	r1, [r7, #10]
 8003972:	2300      	movs	r3, #0
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800397a:	68f8      	ldr	r0, [r7, #12]
 800397c:	f000 fbc2 	bl	8004104 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003984:	b29b      	uxth	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	d19a      	bne.n	80038c0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800398a:	697a      	ldr	r2, [r7, #20]
 800398c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800398e:	68f8      	ldr	r0, [r7, #12]
 8003990:	f000 fa94 	bl	8003ebc <I2C_WaitOnSTOPFlagUntilTimeout>
 8003994:	4603      	mov	r3, r0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d001      	beq.n	800399e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800399a:	2301      	movs	r3, #1
 800399c:	e01a      	b.n	80039d4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	2220      	movs	r2, #32
 80039a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	6859      	ldr	r1, [r3, #4]
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	4b0b      	ldr	r3, [pc, #44]	; (80039e0 <HAL_I2C_Mem_Read+0x230>)
 80039b2:	400b      	ands	r3, r1
 80039b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2220      	movs	r2, #32
 80039ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2200      	movs	r2, #0
 80039c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80039ce:	2300      	movs	r3, #0
 80039d0:	e000      	b.n	80039d4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80039d2:	2302      	movs	r3, #2
  }
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3718      	adds	r7, #24
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	80002400 	.word	0x80002400
 80039e0:	fe00e800 	.word	0xfe00e800

080039e4 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b08a      	sub	sp, #40	; 0x28
 80039e8:	af02      	add	r7, sp, #8
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	607a      	str	r2, [r7, #4]
 80039ee:	603b      	str	r3, [r7, #0]
 80039f0:	460b      	mov	r3, r1
 80039f2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80039f4:	2300      	movs	r3, #0
 80039f6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039fe:	b2db      	uxtb	r3, r3
 8003a00:	2b20      	cmp	r3, #32
 8003a02:	f040 80f3 	bne.w	8003bec <HAL_I2C_IsDeviceReady+0x208>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003a10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a14:	d101      	bne.n	8003a1a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8003a16:	2302      	movs	r3, #2
 8003a18:	e0e9      	b.n	8003bee <HAL_I2C_IsDeviceReady+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a20:	2b01      	cmp	r3, #1
 8003a22:	d101      	bne.n	8003a28 <HAL_I2C_IsDeviceReady+0x44>
 8003a24:	2302      	movs	r3, #2
 8003a26:	e0e2      	b.n	8003bee <HAL_I2C_IsDeviceReady+0x20a>
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2224      	movs	r2, #36	; 0x24
 8003a34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d107      	bne.n	8003a56 <HAL_I2C_IsDeviceReady+0x72>
 8003a46:	897b      	ldrh	r3, [r7, #10]
 8003a48:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a4c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003a50:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003a54:	e006      	b.n	8003a64 <HAL_I2C_IsDeviceReady+0x80>
 8003a56:	897b      	ldrh	r3, [r7, #10]
 8003a58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a5c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003a60:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8003a64:	68fa      	ldr	r2, [r7, #12]
 8003a66:	6812      	ldr	r2, [r2, #0]
 8003a68:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003a6a:	f7ff f98d 	bl	8002d88 <HAL_GetTick>
 8003a6e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	699b      	ldr	r3, [r3, #24]
 8003a76:	f003 0320 	and.w	r3, r3, #32
 8003a7a:	2b20      	cmp	r3, #32
 8003a7c:	bf0c      	ite	eq
 8003a7e:	2301      	moveq	r3, #1
 8003a80:	2300      	movne	r3, #0
 8003a82:	b2db      	uxtb	r3, r3
 8003a84:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	f003 0310 	and.w	r3, r3, #16
 8003a90:	2b10      	cmp	r3, #16
 8003a92:	bf0c      	ite	eq
 8003a94:	2301      	moveq	r3, #1
 8003a96:	2300      	movne	r3, #0
 8003a98:	b2db      	uxtb	r3, r3
 8003a9a:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003a9c:	e034      	b.n	8003b08 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003aa4:	d01a      	beq.n	8003adc <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003aa6:	f7ff f96f 	bl	8002d88 <HAL_GetTick>
 8003aaa:	4602      	mov	r2, r0
 8003aac:	69bb      	ldr	r3, [r7, #24]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	683a      	ldr	r2, [r7, #0]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d302      	bcc.n	8003abc <HAL_I2C_IsDeviceReady+0xd8>
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d10f      	bne.n	8003adc <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2220      	movs	r2, #32
 8003ac0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ac8:	f043 0220 	orr.w	r2, r3, #32
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8003ad8:	2301      	movs	r3, #1
 8003ada:	e088      	b.n	8003bee <HAL_I2C_IsDeviceReady+0x20a>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	699b      	ldr	r3, [r3, #24]
 8003ae2:	f003 0320 	and.w	r3, r3, #32
 8003ae6:	2b20      	cmp	r3, #32
 8003ae8:	bf0c      	ite	eq
 8003aea:	2301      	moveq	r3, #1
 8003aec:	2300      	movne	r3, #0
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	699b      	ldr	r3, [r3, #24]
 8003af8:	f003 0310 	and.w	r3, r3, #16
 8003afc:	2b10      	cmp	r3, #16
 8003afe:	bf0c      	ite	eq
 8003b00:	2301      	moveq	r3, #1
 8003b02:	2300      	movne	r3, #0
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003b08:	7ffb      	ldrb	r3, [r7, #31]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d102      	bne.n	8003b14 <HAL_I2C_IsDeviceReady+0x130>
 8003b0e:	7fbb      	ldrb	r3, [r7, #30]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d0c4      	beq.n	8003a9e <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	f003 0310 	and.w	r3, r3, #16
 8003b1e:	2b10      	cmp	r3, #16
 8003b20:	d01a      	beq.n	8003b58 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003b22:	69bb      	ldr	r3, [r7, #24]
 8003b24:	9300      	str	r3, [sp, #0]
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	2120      	movs	r1, #32
 8003b2c:	68f8      	ldr	r0, [r7, #12]
 8003b2e:	f000 f92f 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003b32:	4603      	mov	r3, r0
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d001      	beq.n	8003b3c <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8003b38:	2301      	movs	r3, #1
 8003b3a:	e058      	b.n	8003bee <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2220      	movs	r2, #32
 8003b42:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2220      	movs	r2, #32
 8003b48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8003b54:	2300      	movs	r3, #0
 8003b56:	e04a      	b.n	8003bee <HAL_I2C_IsDeviceReady+0x20a>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003b58:	69bb      	ldr	r3, [r7, #24]
 8003b5a:	9300      	str	r3, [sp, #0]
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	2120      	movs	r1, #32
 8003b62:	68f8      	ldr	r0, [r7, #12]
 8003b64:	f000 f914 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003b68:	4603      	mov	r3, r0
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	d001      	beq.n	8003b72 <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	e03d      	b.n	8003bee <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	2210      	movs	r2, #16
 8003b78:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	2220      	movs	r2, #32
 8003b80:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	687a      	ldr	r2, [r7, #4]
 8003b86:	429a      	cmp	r2, r3
 8003b88:	d118      	bne.n	8003bbc <HAL_I2C_IsDeviceReady+0x1d8>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	685a      	ldr	r2, [r3, #4]
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003b98:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	9300      	str	r3, [sp, #0]
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	2120      	movs	r1, #32
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	f000 f8f3 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d001      	beq.n	8003bb4 <HAL_I2C_IsDeviceReady+0x1d0>
        {
          return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e01c      	b.n	8003bee <HAL_I2C_IsDeviceReady+0x20a>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8003bbc:	697b      	ldr	r3, [r7, #20]
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	687a      	ldr	r2, [r7, #4]
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	f63f af39 	bhi.w	8003a3e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2220      	movs	r2, #32
 8003bd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bd8:	f043 0220 	orr.w	r2, r3, #32
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8003be8:	2301      	movs	r3, #1
 8003bea:	e000      	b.n	8003bee <HAL_I2C_IsDeviceReady+0x20a>
  }
  else
  {
    return HAL_BUSY;
 8003bec:	2302      	movs	r3, #2
  }
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3720      	adds	r7, #32
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
	...

08003bf8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b086      	sub	sp, #24
 8003bfc:	af02      	add	r7, sp, #8
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	4608      	mov	r0, r1
 8003c02:	4611      	mov	r1, r2
 8003c04:	461a      	mov	r2, r3
 8003c06:	4603      	mov	r3, r0
 8003c08:	817b      	strh	r3, [r7, #10]
 8003c0a:	460b      	mov	r3, r1
 8003c0c:	813b      	strh	r3, [r7, #8]
 8003c0e:	4613      	mov	r3, r2
 8003c10:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003c12:	88fb      	ldrh	r3, [r7, #6]
 8003c14:	b2da      	uxtb	r2, r3
 8003c16:	8979      	ldrh	r1, [r7, #10]
 8003c18:	4b20      	ldr	r3, [pc, #128]	; (8003c9c <I2C_RequestMemoryWrite+0xa4>)
 8003c1a:	9300      	str	r3, [sp, #0]
 8003c1c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003c20:	68f8      	ldr	r0, [r7, #12]
 8003c22:	f000 fa6f 	bl	8004104 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c26:	69fa      	ldr	r2, [r7, #28]
 8003c28:	69b9      	ldr	r1, [r7, #24]
 8003c2a:	68f8      	ldr	r0, [r7, #12]
 8003c2c:	f000 f8ff 	bl	8003e2e <I2C_WaitOnTXISFlagUntilTimeout>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d001      	beq.n	8003c3a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e02c      	b.n	8003c94 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003c3a:	88fb      	ldrh	r3, [r7, #6]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d105      	bne.n	8003c4c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c40:	893b      	ldrh	r3, [r7, #8]
 8003c42:	b2da      	uxtb	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	629a      	str	r2, [r3, #40]	; 0x28
 8003c4a:	e015      	b.n	8003c78 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003c4c:	893b      	ldrh	r3, [r7, #8]
 8003c4e:	0a1b      	lsrs	r3, r3, #8
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	b2da      	uxtb	r2, r3
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c5a:	69fa      	ldr	r2, [r7, #28]
 8003c5c:	69b9      	ldr	r1, [r7, #24]
 8003c5e:	68f8      	ldr	r0, [r7, #12]
 8003c60:	f000 f8e5 	bl	8003e2e <I2C_WaitOnTXISFlagUntilTimeout>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d001      	beq.n	8003c6e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e012      	b.n	8003c94 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003c6e:	893b      	ldrh	r3, [r7, #8]
 8003c70:	b2da      	uxtb	r2, r3
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	9300      	str	r3, [sp, #0]
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	2180      	movs	r1, #128	; 0x80
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f000 f884 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d001      	beq.n	8003c92 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e000      	b.n	8003c94 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003c92:	2300      	movs	r3, #0
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3710      	adds	r7, #16
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	80002000 	.word	0x80002000

08003ca0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b086      	sub	sp, #24
 8003ca4:	af02      	add	r7, sp, #8
 8003ca6:	60f8      	str	r0, [r7, #12]
 8003ca8:	4608      	mov	r0, r1
 8003caa:	4611      	mov	r1, r2
 8003cac:	461a      	mov	r2, r3
 8003cae:	4603      	mov	r3, r0
 8003cb0:	817b      	strh	r3, [r7, #10]
 8003cb2:	460b      	mov	r3, r1
 8003cb4:	813b      	strh	r3, [r7, #8]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003cba:	88fb      	ldrh	r3, [r7, #6]
 8003cbc:	b2da      	uxtb	r2, r3
 8003cbe:	8979      	ldrh	r1, [r7, #10]
 8003cc0:	4b20      	ldr	r3, [pc, #128]	; (8003d44 <I2C_RequestMemoryRead+0xa4>)
 8003cc2:	9300      	str	r3, [sp, #0]
 8003cc4:	2300      	movs	r3, #0
 8003cc6:	68f8      	ldr	r0, [r7, #12]
 8003cc8:	f000 fa1c 	bl	8004104 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ccc:	69fa      	ldr	r2, [r7, #28]
 8003cce:	69b9      	ldr	r1, [r7, #24]
 8003cd0:	68f8      	ldr	r0, [r7, #12]
 8003cd2:	f000 f8ac 	bl	8003e2e <I2C_WaitOnTXISFlagUntilTimeout>
 8003cd6:	4603      	mov	r3, r0
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d001      	beq.n	8003ce0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003cdc:	2301      	movs	r3, #1
 8003cde:	e02c      	b.n	8003d3a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ce0:	88fb      	ldrh	r3, [r7, #6]
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d105      	bne.n	8003cf2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ce6:	893b      	ldrh	r3, [r7, #8]
 8003ce8:	b2da      	uxtb	r2, r3
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	629a      	str	r2, [r3, #40]	; 0x28
 8003cf0:	e015      	b.n	8003d1e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003cf2:	893b      	ldrh	r3, [r7, #8]
 8003cf4:	0a1b      	lsrs	r3, r3, #8
 8003cf6:	b29b      	uxth	r3, r3
 8003cf8:	b2da      	uxtb	r2, r3
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d00:	69fa      	ldr	r2, [r7, #28]
 8003d02:	69b9      	ldr	r1, [r7, #24]
 8003d04:	68f8      	ldr	r0, [r7, #12]
 8003d06:	f000 f892 	bl	8003e2e <I2C_WaitOnTXISFlagUntilTimeout>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d001      	beq.n	8003d14 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e012      	b.n	8003d3a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003d14:	893b      	ldrh	r3, [r7, #8]
 8003d16:	b2da      	uxtb	r2, r3
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	9300      	str	r3, [sp, #0]
 8003d22:	69bb      	ldr	r3, [r7, #24]
 8003d24:	2200      	movs	r2, #0
 8003d26:	2140      	movs	r1, #64	; 0x40
 8003d28:	68f8      	ldr	r0, [r7, #12]
 8003d2a:	f000 f831 	bl	8003d90 <I2C_WaitOnFlagUntilTimeout>
 8003d2e:	4603      	mov	r3, r0
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d001      	beq.n	8003d38 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e000      	b.n	8003d3a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003d38:	2300      	movs	r3, #0
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	80002000 	.word	0x80002000

08003d48 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b083      	sub	sp, #12
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d103      	bne.n	8003d66 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2200      	movs	r2, #0
 8003d64:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	699b      	ldr	r3, [r3, #24]
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b01      	cmp	r3, #1
 8003d72:	d007      	beq.n	8003d84 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	699a      	ldr	r2, [r3, #24]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f042 0201 	orr.w	r2, r2, #1
 8003d82:	619a      	str	r2, [r3, #24]
  }
}
 8003d84:	bf00      	nop
 8003d86:	370c      	adds	r7, #12
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d8e:	4770      	bx	lr

08003d90 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	603b      	str	r3, [r7, #0]
 8003d9c:	4613      	mov	r3, r2
 8003d9e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003da0:	e031      	b.n	8003e06 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003da8:	d02d      	beq.n	8003e06 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003daa:	f7fe ffed 	bl	8002d88 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	69bb      	ldr	r3, [r7, #24]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	683a      	ldr	r2, [r7, #0]
 8003db6:	429a      	cmp	r2, r3
 8003db8:	d302      	bcc.n	8003dc0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d122      	bne.n	8003e06 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	699a      	ldr	r2, [r3, #24]
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	68ba      	ldr	r2, [r7, #8]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	bf0c      	ite	eq
 8003dd0:	2301      	moveq	r3, #1
 8003dd2:	2300      	movne	r3, #0
 8003dd4:	b2db      	uxtb	r3, r3
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	79fb      	ldrb	r3, [r7, #7]
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d113      	bne.n	8003e06 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de2:	f043 0220 	orr.w	r2, r3, #32
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2220      	movs	r2, #32
 8003dee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e00f      	b.n	8003e26 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	699a      	ldr	r2, [r3, #24]
 8003e0c:	68bb      	ldr	r3, [r7, #8]
 8003e0e:	4013      	ands	r3, r2
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	429a      	cmp	r2, r3
 8003e14:	bf0c      	ite	eq
 8003e16:	2301      	moveq	r3, #1
 8003e18:	2300      	movne	r3, #0
 8003e1a:	b2db      	uxtb	r3, r3
 8003e1c:	461a      	mov	r2, r3
 8003e1e:	79fb      	ldrb	r3, [r7, #7]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d0be      	beq.n	8003da2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e24:	2300      	movs	r3, #0
}
 8003e26:	4618      	mov	r0, r3
 8003e28:	3710      	adds	r7, #16
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	bd80      	pop	{r7, pc}

08003e2e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003e2e:	b580      	push	{r7, lr}
 8003e30:	b084      	sub	sp, #16
 8003e32:	af00      	add	r7, sp, #0
 8003e34:	60f8      	str	r0, [r7, #12]
 8003e36:	60b9      	str	r1, [r7, #8]
 8003e38:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003e3a:	e033      	b.n	8003ea4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	68b9      	ldr	r1, [r7, #8]
 8003e40:	68f8      	ldr	r0, [r7, #12]
 8003e42:	f000 f87f 	bl	8003f44 <I2C_IsErrorOccurred>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d001      	beq.n	8003e50 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e031      	b.n	8003eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003e56:	d025      	beq.n	8003ea4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e58:	f7fe ff96 	bl	8002d88 <HAL_GetTick>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	1ad3      	subs	r3, r2, r3
 8003e62:	68ba      	ldr	r2, [r7, #8]
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d302      	bcc.n	8003e6e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d11a      	bne.n	8003ea4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	699b      	ldr	r3, [r3, #24]
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b02      	cmp	r3, #2
 8003e7a:	d013      	beq.n	8003ea4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e80:	f043 0220 	orr.w	r2, r3, #32
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2220      	movs	r2, #32
 8003e8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e007      	b.n	8003eb4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	699b      	ldr	r3, [r3, #24]
 8003eaa:	f003 0302 	and.w	r3, r3, #2
 8003eae:	2b02      	cmp	r3, #2
 8003eb0:	d1c4      	bne.n	8003e3c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003eb2:	2300      	movs	r3, #0
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	3710      	adds	r7, #16
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b084      	sub	sp, #16
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	60b9      	str	r1, [r7, #8]
 8003ec6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ec8:	e02f      	b.n	8003f2a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003eca:	687a      	ldr	r2, [r7, #4]
 8003ecc:	68b9      	ldr	r1, [r7, #8]
 8003ece:	68f8      	ldr	r0, [r7, #12]
 8003ed0:	f000 f838 	bl	8003f44 <I2C_IsErrorOccurred>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003eda:	2301      	movs	r3, #1
 8003edc:	e02d      	b.n	8003f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ede:	f7fe ff53 	bl	8002d88 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	68ba      	ldr	r2, [r7, #8]
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d302      	bcc.n	8003ef4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d11a      	bne.n	8003f2a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	f003 0320 	and.w	r3, r3, #32
 8003efe:	2b20      	cmp	r3, #32
 8003f00:	d013      	beq.n	8003f2a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f06:	f043 0220 	orr.w	r2, r3, #32
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2220      	movs	r2, #32
 8003f12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	2200      	movs	r2, #0
 8003f22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e007      	b.n	8003f3a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	699b      	ldr	r3, [r3, #24]
 8003f30:	f003 0320 	and.w	r3, r3, #32
 8003f34:	2b20      	cmp	r3, #32
 8003f36:	d1c8      	bne.n	8003eca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003f38:	2300      	movs	r3, #0
}
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	3710      	adds	r7, #16
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	bd80      	pop	{r7, pc}
	...

08003f44 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b08a      	sub	sp, #40	; 0x28
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	60f8      	str	r0, [r7, #12]
 8003f4c:	60b9      	str	r1, [r7, #8]
 8003f4e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f50:	2300      	movs	r3, #0
 8003f52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	f003 0310 	and.w	r3, r3, #16
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d068      	beq.n	8004042 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2210      	movs	r2, #16
 8003f76:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003f78:	e049      	b.n	800400e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003f7a:	68bb      	ldr	r3, [r7, #8]
 8003f7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003f80:	d045      	beq.n	800400e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003f82:	f7fe ff01 	bl	8002d88 <HAL_GetTick>
 8003f86:	4602      	mov	r2, r0
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	1ad3      	subs	r3, r2, r3
 8003f8c:	68ba      	ldr	r2, [r7, #8]
 8003f8e:	429a      	cmp	r2, r3
 8003f90:	d302      	bcc.n	8003f98 <I2C_IsErrorOccurred+0x54>
 8003f92:	68bb      	ldr	r3, [r7, #8]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d13a      	bne.n	800400e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fa2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003faa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	699b      	ldr	r3, [r3, #24]
 8003fb2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003fb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fba:	d121      	bne.n	8004000 <I2C_IsErrorOccurred+0xbc>
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fc2:	d01d      	beq.n	8004000 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003fc4:	7cfb      	ldrb	r3, [r7, #19]
 8003fc6:	2b20      	cmp	r3, #32
 8003fc8:	d01a      	beq.n	8004000 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	685a      	ldr	r2, [r3, #4]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003fd8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003fda:	f7fe fed5 	bl	8002d88 <HAL_GetTick>
 8003fde:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003fe0:	e00e      	b.n	8004000 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003fe2:	f7fe fed1 	bl	8002d88 <HAL_GetTick>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	1ad3      	subs	r3, r2, r3
 8003fec:	2b19      	cmp	r3, #25
 8003fee:	d907      	bls.n	8004000 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003ff0:	6a3b      	ldr	r3, [r7, #32]
 8003ff2:	f043 0320 	orr.w	r3, r3, #32
 8003ff6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003ff8:	2301      	movs	r3, #1
 8003ffa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8003ffe:	e006      	b.n	800400e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	699b      	ldr	r3, [r3, #24]
 8004006:	f003 0320 	and.w	r3, r3, #32
 800400a:	2b20      	cmp	r3, #32
 800400c:	d1e9      	bne.n	8003fe2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	699b      	ldr	r3, [r3, #24]
 8004014:	f003 0320 	and.w	r3, r3, #32
 8004018:	2b20      	cmp	r3, #32
 800401a:	d003      	beq.n	8004024 <I2C_IsErrorOccurred+0xe0>
 800401c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004020:	2b00      	cmp	r3, #0
 8004022:	d0aa      	beq.n	8003f7a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004024:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004028:	2b00      	cmp	r3, #0
 800402a:	d103      	bne.n	8004034 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2220      	movs	r2, #32
 8004032:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004034:	6a3b      	ldr	r3, [r7, #32]
 8004036:	f043 0304 	orr.w	r3, r3, #4
 800403a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	699b      	ldr	r3, [r3, #24]
 8004048:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004050:	2b00      	cmp	r3, #0
 8004052:	d00b      	beq.n	800406c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004054:	6a3b      	ldr	r3, [r7, #32]
 8004056:	f043 0301 	orr.w	r3, r3, #1
 800405a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004064:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00b      	beq.n	800408e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004076:	6a3b      	ldr	r3, [r7, #32]
 8004078:	f043 0308 	orr.w	r3, r3, #8
 800407c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004086:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004094:	2b00      	cmp	r3, #0
 8004096:	d00b      	beq.n	80040b0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004098:	6a3b      	ldr	r3, [r7, #32]
 800409a:	f043 0302 	orr.w	r3, r3, #2
 800409e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80040b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d01c      	beq.n	80040f2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80040b8:	68f8      	ldr	r0, [r7, #12]
 80040ba:	f7ff fe45 	bl	8003d48 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	6859      	ldr	r1, [r3, #4]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681a      	ldr	r2, [r3, #0]
 80040c8:	4b0d      	ldr	r3, [pc, #52]	; (8004100 <I2C_IsErrorOccurred+0x1bc>)
 80040ca:	400b      	ands	r3, r1
 80040cc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80040d2:	6a3b      	ldr	r3, [r7, #32]
 80040d4:	431a      	orrs	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	2220      	movs	r2, #32
 80040de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	2200      	movs	r2, #0
 80040ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80040f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80040f6:	4618      	mov	r0, r3
 80040f8:	3728      	adds	r7, #40	; 0x28
 80040fa:	46bd      	mov	sp, r7
 80040fc:	bd80      	pop	{r7, pc}
 80040fe:	bf00      	nop
 8004100:	fe00e800 	.word	0xfe00e800

08004104 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004104:	b480      	push	{r7}
 8004106:	b087      	sub	sp, #28
 8004108:	af00      	add	r7, sp, #0
 800410a:	60f8      	str	r0, [r7, #12]
 800410c:	607b      	str	r3, [r7, #4]
 800410e:	460b      	mov	r3, r1
 8004110:	817b      	strh	r3, [r7, #10]
 8004112:	4613      	mov	r3, r2
 8004114:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004116:	897b      	ldrh	r3, [r7, #10]
 8004118:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800411c:	7a7b      	ldrb	r3, [r7, #9]
 800411e:	041b      	lsls	r3, r3, #16
 8004120:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004124:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800412a:	6a3b      	ldr	r3, [r7, #32]
 800412c:	4313      	orrs	r3, r2
 800412e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004132:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	685a      	ldr	r2, [r3, #4]
 800413a:	6a3b      	ldr	r3, [r7, #32]
 800413c:	0d5b      	lsrs	r3, r3, #21
 800413e:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004142:	4b08      	ldr	r3, [pc, #32]	; (8004164 <I2C_TransferConfig+0x60>)
 8004144:	430b      	orrs	r3, r1
 8004146:	43db      	mvns	r3, r3
 8004148:	ea02 0103 	and.w	r1, r2, r3
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	697a      	ldr	r2, [r7, #20]
 8004152:	430a      	orrs	r2, r1
 8004154:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004156:	bf00      	nop
 8004158:	371c      	adds	r7, #28
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop
 8004164:	03ff63ff 	.word	0x03ff63ff

08004168 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b20      	cmp	r3, #32
 800417c:	d138      	bne.n	80041f0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004184:	2b01      	cmp	r3, #1
 8004186:	d101      	bne.n	800418c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004188:	2302      	movs	r3, #2
 800418a:	e032      	b.n	80041f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2224      	movs	r2, #36	; 0x24
 8004198:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	681a      	ldr	r2, [r3, #0]
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f022 0201 	bic.w	r2, r2, #1
 80041aa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80041ba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	6819      	ldr	r1, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	683a      	ldr	r2, [r7, #0]
 80041c8:	430a      	orrs	r2, r1
 80041ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	681a      	ldr	r2, [r3, #0]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f042 0201 	orr.w	r2, r2, #1
 80041da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2220      	movs	r2, #32
 80041e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80041ec:	2300      	movs	r3, #0
 80041ee:	e000      	b.n	80041f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80041f0:	2302      	movs	r3, #2
  }
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	370c      	adds	r7, #12
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr

080041fe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80041fe:	b480      	push	{r7}
 8004200:	b085      	sub	sp, #20
 8004202:	af00      	add	r7, sp, #0
 8004204:	6078      	str	r0, [r7, #4]
 8004206:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b20      	cmp	r3, #32
 8004212:	d139      	bne.n	8004288 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800421a:	2b01      	cmp	r3, #1
 800421c:	d101      	bne.n	8004222 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800421e:	2302      	movs	r3, #2
 8004220:	e033      	b.n	800428a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2201      	movs	r2, #1
 8004226:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2224      	movs	r2, #36	; 0x24
 800422e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	681a      	ldr	r2, [r3, #0]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f022 0201 	bic.w	r2, r2, #1
 8004240:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004250:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	021b      	lsls	r3, r3, #8
 8004256:	68fa      	ldr	r2, [r7, #12]
 8004258:	4313      	orrs	r3, r2
 800425a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	681a      	ldr	r2, [r3, #0]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f042 0201 	orr.w	r2, r2, #1
 8004272:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2220      	movs	r2, #32
 8004278:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004284:	2300      	movs	r3, #0
 8004286:	e000      	b.n	800428a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004288:	2302      	movs	r3, #2
  }
}
 800428a:	4618      	mov	r0, r3
 800428c:	3714      	adds	r7, #20
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
	...

08004298 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004298:	b480      	push	{r7}
 800429a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800429c:	4b04      	ldr	r3, [pc, #16]	; (80042b0 <HAL_PWREx_GetVoltageRange+0x18>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	46bd      	mov	sp, r7
 80042a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ac:	4770      	bx	lr
 80042ae:	bf00      	nop
 80042b0:	40007000 	.word	0x40007000

080042b4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b085      	sub	sp, #20
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042c2:	d130      	bne.n	8004326 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80042c4:	4b23      	ldr	r3, [pc, #140]	; (8004354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80042cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042d0:	d038      	beq.n	8004344 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80042d2:	4b20      	ldr	r3, [pc, #128]	; (8004354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80042da:	4a1e      	ldr	r2, [pc, #120]	; (8004354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80042dc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042e0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80042e2:	4b1d      	ldr	r3, [pc, #116]	; (8004358 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	2232      	movs	r2, #50	; 0x32
 80042e8:	fb02 f303 	mul.w	r3, r2, r3
 80042ec:	4a1b      	ldr	r2, [pc, #108]	; (800435c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80042ee:	fba2 2303 	umull	r2, r3, r2, r3
 80042f2:	0c9b      	lsrs	r3, r3, #18
 80042f4:	3301      	adds	r3, #1
 80042f6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80042f8:	e002      	b.n	8004300 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	3b01      	subs	r3, #1
 80042fe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004300:	4b14      	ldr	r3, [pc, #80]	; (8004354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004302:	695b      	ldr	r3, [r3, #20]
 8004304:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004308:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800430c:	d102      	bne.n	8004314 <HAL_PWREx_ControlVoltageScaling+0x60>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d1f2      	bne.n	80042fa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004314:	4b0f      	ldr	r3, [pc, #60]	; (8004354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004316:	695b      	ldr	r3, [r3, #20]
 8004318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800431c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004320:	d110      	bne.n	8004344 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e00f      	b.n	8004346 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004326:	4b0b      	ldr	r3, [pc, #44]	; (8004354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800432e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004332:	d007      	beq.n	8004344 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004334:	4b07      	ldr	r3, [pc, #28]	; (8004354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800433c:	4a05      	ldr	r2, [pc, #20]	; (8004354 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800433e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004342:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	3714      	adds	r7, #20
 800434a:	46bd      	mov	sp, r7
 800434c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004350:	4770      	bx	lr
 8004352:	bf00      	nop
 8004354:	40007000 	.word	0x40007000
 8004358:	20000010 	.word	0x20000010
 800435c:	431bde83 	.word	0x431bde83

08004360 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b08a      	sub	sp, #40	; 0x28
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d102      	bne.n	8004374 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800436e:	2301      	movs	r3, #1
 8004370:	f000 bc4f 	b.w	8004c12 <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004374:	4b97      	ldr	r3, [pc, #604]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	f003 030c 	and.w	r3, r3, #12
 800437c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800437e:	4b95      	ldr	r3, [pc, #596]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	f003 0303 	and.w	r3, r3, #3
 8004386:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0310 	and.w	r3, r3, #16
 8004390:	2b00      	cmp	r3, #0
 8004392:	f000 80e6 	beq.w	8004562 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004396:	6a3b      	ldr	r3, [r7, #32]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d007      	beq.n	80043ac <HAL_RCC_OscConfig+0x4c>
 800439c:	6a3b      	ldr	r3, [r7, #32]
 800439e:	2b0c      	cmp	r3, #12
 80043a0:	f040 808d 	bne.w	80044be <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	f040 8089 	bne.w	80044be <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80043ac:	4b89      	ldr	r3, [pc, #548]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0302 	and.w	r3, r3, #2
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d006      	beq.n	80043c6 <HAL_RCC_OscConfig+0x66>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d102      	bne.n	80043c6 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	f000 bc26 	b.w	8004c12 <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80043ca:	4b82      	ldr	r3, [pc, #520]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 0308 	and.w	r3, r3, #8
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d004      	beq.n	80043e0 <HAL_RCC_OscConfig+0x80>
 80043d6:	4b7f      	ldr	r3, [pc, #508]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043de:	e005      	b.n	80043ec <HAL_RCC_OscConfig+0x8c>
 80043e0:	4b7c      	ldr	r3, [pc, #496]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80043e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80043e6:	091b      	lsrs	r3, r3, #4
 80043e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d224      	bcs.n	800443a <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f4:	4618      	mov	r0, r3
 80043f6:	f000 fdd9 	bl	8004fac <RCC_SetFlashLatencyFromMSIRange>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d002      	beq.n	8004406 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	f000 bc06 	b.w	8004c12 <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004406:	4b73      	ldr	r3, [pc, #460]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a72      	ldr	r2, [pc, #456]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 800440c:	f043 0308 	orr.w	r3, r3, #8
 8004410:	6013      	str	r3, [r2, #0]
 8004412:	4b70      	ldr	r3, [pc, #448]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441e:	496d      	ldr	r1, [pc, #436]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004420:	4313      	orrs	r3, r2
 8004422:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004424:	4b6b      	ldr	r3, [pc, #428]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6a1b      	ldr	r3, [r3, #32]
 8004430:	021b      	lsls	r3, r3, #8
 8004432:	4968      	ldr	r1, [pc, #416]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004434:	4313      	orrs	r3, r2
 8004436:	604b      	str	r3, [r1, #4]
 8004438:	e025      	b.n	8004486 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800443a:	4b66      	ldr	r3, [pc, #408]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4a65      	ldr	r2, [pc, #404]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004440:	f043 0308 	orr.w	r3, r3, #8
 8004444:	6013      	str	r3, [r2, #0]
 8004446:	4b63      	ldr	r3, [pc, #396]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004452:	4960      	ldr	r1, [pc, #384]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004454:	4313      	orrs	r3, r2
 8004456:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004458:	4b5e      	ldr	r3, [pc, #376]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a1b      	ldr	r3, [r3, #32]
 8004464:	021b      	lsls	r3, r3, #8
 8004466:	495b      	ldr	r1, [pc, #364]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004468:	4313      	orrs	r3, r2
 800446a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800446c:	6a3b      	ldr	r3, [r7, #32]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d109      	bne.n	8004486 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004476:	4618      	mov	r0, r3
 8004478:	f000 fd98 	bl	8004fac <RCC_SetFlashLatencyFromMSIRange>
 800447c:	4603      	mov	r3, r0
 800447e:	2b00      	cmp	r3, #0
 8004480:	d001      	beq.n	8004486 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8004482:	2301      	movs	r3, #1
 8004484:	e3c5      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004486:	f000 fccd 	bl	8004e24 <HAL_RCC_GetSysClockFreq>
 800448a:	4602      	mov	r2, r0
 800448c:	4b51      	ldr	r3, [pc, #324]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	091b      	lsrs	r3, r3, #4
 8004492:	f003 030f 	and.w	r3, r3, #15
 8004496:	4950      	ldr	r1, [pc, #320]	; (80045d8 <HAL_RCC_OscConfig+0x278>)
 8004498:	5ccb      	ldrb	r3, [r1, r3]
 800449a:	f003 031f 	and.w	r3, r3, #31
 800449e:	fa22 f303 	lsr.w	r3, r2, r3
 80044a2:	4a4e      	ldr	r2, [pc, #312]	; (80045dc <HAL_RCC_OscConfig+0x27c>)
 80044a4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80044a6:	4b4e      	ldr	r3, [pc, #312]	; (80045e0 <HAL_RCC_OscConfig+0x280>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4618      	mov	r0, r3
 80044ac:	f7fe fc1c 	bl	8002ce8 <HAL_InitTick>
 80044b0:	4603      	mov	r3, r0
 80044b2:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 80044b4:	7dfb      	ldrb	r3, [r7, #23]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d052      	beq.n	8004560 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 80044ba:	7dfb      	ldrb	r3, [r7, #23]
 80044bc:	e3a9      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d032      	beq.n	800452c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80044c6:	4b43      	ldr	r3, [pc, #268]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4a42      	ldr	r2, [pc, #264]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80044cc:	f043 0301 	orr.w	r3, r3, #1
 80044d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80044d2:	f7fe fc59 	bl	8002d88 <HAL_GetTick>
 80044d6:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044d8:	e008      	b.n	80044ec <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80044da:	f7fe fc55 	bl	8002d88 <HAL_GetTick>
 80044de:	4602      	mov	r2, r0
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	1ad3      	subs	r3, r2, r3
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d901      	bls.n	80044ec <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 80044e8:	2303      	movs	r3, #3
 80044ea:	e392      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044ec:	4b39      	ldr	r3, [pc, #228]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0302 	and.w	r3, r3, #2
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d0f0      	beq.n	80044da <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80044f8:	4b36      	ldr	r3, [pc, #216]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4a35      	ldr	r2, [pc, #212]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80044fe:	f043 0308 	orr.w	r3, r3, #8
 8004502:	6013      	str	r3, [r2, #0]
 8004504:	4b33      	ldr	r3, [pc, #204]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004510:	4930      	ldr	r1, [pc, #192]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004512:	4313      	orrs	r3, r2
 8004514:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004516:	4b2f      	ldr	r3, [pc, #188]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6a1b      	ldr	r3, [r3, #32]
 8004522:	021b      	lsls	r3, r3, #8
 8004524:	492b      	ldr	r1, [pc, #172]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004526:	4313      	orrs	r3, r2
 8004528:	604b      	str	r3, [r1, #4]
 800452a:	e01a      	b.n	8004562 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800452c:	4b29      	ldr	r3, [pc, #164]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	4a28      	ldr	r2, [pc, #160]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004532:	f023 0301 	bic.w	r3, r3, #1
 8004536:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004538:	f7fe fc26 	bl	8002d88 <HAL_GetTick>
 800453c:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004540:	f7fe fc22 	bl	8002d88 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	69bb      	ldr	r3, [r7, #24]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e35f      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004552:	4b20      	ldr	r3, [pc, #128]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d1f0      	bne.n	8004540 <HAL_RCC_OscConfig+0x1e0>
 800455e:	e000      	b.n	8004562 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004560:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f003 0301 	and.w	r3, r3, #1
 800456a:	2b00      	cmp	r3, #0
 800456c:	d073      	beq.n	8004656 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800456e:	6a3b      	ldr	r3, [r7, #32]
 8004570:	2b08      	cmp	r3, #8
 8004572:	d005      	beq.n	8004580 <HAL_RCC_OscConfig+0x220>
 8004574:	6a3b      	ldr	r3, [r7, #32]
 8004576:	2b0c      	cmp	r3, #12
 8004578:	d10e      	bne.n	8004598 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	2b03      	cmp	r3, #3
 800457e:	d10b      	bne.n	8004598 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004580:	4b14      	ldr	r3, [pc, #80]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d063      	beq.n	8004654 <HAL_RCC_OscConfig+0x2f4>
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d15f      	bne.n	8004654 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e33c      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045a0:	d106      	bne.n	80045b0 <HAL_RCC_OscConfig+0x250>
 80045a2:	4b0c      	ldr	r3, [pc, #48]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4a0b      	ldr	r2, [pc, #44]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80045a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045ac:	6013      	str	r3, [r2, #0]
 80045ae:	e025      	b.n	80045fc <HAL_RCC_OscConfig+0x29c>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80045b8:	d114      	bne.n	80045e4 <HAL_RCC_OscConfig+0x284>
 80045ba:	4b06      	ldr	r3, [pc, #24]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a05      	ldr	r2, [pc, #20]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80045c0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80045c4:	6013      	str	r3, [r2, #0]
 80045c6:	4b03      	ldr	r3, [pc, #12]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	4a02      	ldr	r2, [pc, #8]	; (80045d4 <HAL_RCC_OscConfig+0x274>)
 80045cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045d0:	6013      	str	r3, [r2, #0]
 80045d2:	e013      	b.n	80045fc <HAL_RCC_OscConfig+0x29c>
 80045d4:	40021000 	.word	0x40021000
 80045d8:	080123b8 	.word	0x080123b8
 80045dc:	20000010 	.word	0x20000010
 80045e0:	20000014 	.word	0x20000014
 80045e4:	4b8f      	ldr	r3, [pc, #572]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a8e      	ldr	r2, [pc, #568]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80045ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80045ee:	6013      	str	r3, [r2, #0]
 80045f0:	4b8c      	ldr	r3, [pc, #560]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a8b      	ldr	r2, [pc, #556]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80045f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80045fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d013      	beq.n	800462c <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004604:	f7fe fbc0 	bl	8002d88 <HAL_GetTick>
 8004608:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800460a:	e008      	b.n	800461e <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800460c:	f7fe fbbc 	bl	8002d88 <HAL_GetTick>
 8004610:	4602      	mov	r2, r0
 8004612:	69bb      	ldr	r3, [r7, #24]
 8004614:	1ad3      	subs	r3, r2, r3
 8004616:	2b64      	cmp	r3, #100	; 0x64
 8004618:	d901      	bls.n	800461e <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 800461a:	2303      	movs	r3, #3
 800461c:	e2f9      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800461e:	4b81      	ldr	r3, [pc, #516]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004626:	2b00      	cmp	r3, #0
 8004628:	d0f0      	beq.n	800460c <HAL_RCC_OscConfig+0x2ac>
 800462a:	e014      	b.n	8004656 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800462c:	f7fe fbac 	bl	8002d88 <HAL_GetTick>
 8004630:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004632:	e008      	b.n	8004646 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004634:	f7fe fba8 	bl	8002d88 <HAL_GetTick>
 8004638:	4602      	mov	r2, r0
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	1ad3      	subs	r3, r2, r3
 800463e:	2b64      	cmp	r3, #100	; 0x64
 8004640:	d901      	bls.n	8004646 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e2e5      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004646:	4b77      	ldr	r3, [pc, #476]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d1f0      	bne.n	8004634 <HAL_RCC_OscConfig+0x2d4>
 8004652:	e000      	b.n	8004656 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004654:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b00      	cmp	r3, #0
 8004660:	d060      	beq.n	8004724 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004662:	6a3b      	ldr	r3, [r7, #32]
 8004664:	2b04      	cmp	r3, #4
 8004666:	d005      	beq.n	8004674 <HAL_RCC_OscConfig+0x314>
 8004668:	6a3b      	ldr	r3, [r7, #32]
 800466a:	2b0c      	cmp	r3, #12
 800466c:	d119      	bne.n	80046a2 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	2b02      	cmp	r3, #2
 8004672:	d116      	bne.n	80046a2 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004674:	4b6b      	ldr	r3, [pc, #428]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800467c:	2b00      	cmp	r3, #0
 800467e:	d005      	beq.n	800468c <HAL_RCC_OscConfig+0x32c>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d101      	bne.n	800468c <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8004688:	2301      	movs	r3, #1
 800468a:	e2c2      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800468c:	4b65      	ldr	r3, [pc, #404]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	691b      	ldr	r3, [r3, #16]
 8004698:	061b      	lsls	r3, r3, #24
 800469a:	4962      	ldr	r1, [pc, #392]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 800469c:	4313      	orrs	r3, r2
 800469e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046a0:	e040      	b.n	8004724 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d023      	beq.n	80046f2 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80046aa:	4b5e      	ldr	r3, [pc, #376]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a5d      	ldr	r2, [pc, #372]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046b4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b6:	f7fe fb67 	bl	8002d88 <HAL_GetTick>
 80046ba:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046bc:	e008      	b.n	80046d0 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80046be:	f7fe fb63 	bl	8002d88 <HAL_GetTick>
 80046c2:	4602      	mov	r2, r0
 80046c4:	69bb      	ldr	r3, [r7, #24]
 80046c6:	1ad3      	subs	r3, r2, r3
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	d901      	bls.n	80046d0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 80046cc:	2303      	movs	r3, #3
 80046ce:	e2a0      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80046d0:	4b54      	ldr	r3, [pc, #336]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d0f0      	beq.n	80046be <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046dc:	4b51      	ldr	r3, [pc, #324]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	061b      	lsls	r3, r3, #24
 80046ea:	494e      	ldr	r1, [pc, #312]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046ec:	4313      	orrs	r3, r2
 80046ee:	604b      	str	r3, [r1, #4]
 80046f0:	e018      	b.n	8004724 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046f2:	4b4c      	ldr	r3, [pc, #304]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	4a4b      	ldr	r2, [pc, #300]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80046f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80046fc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046fe:	f7fe fb43 	bl	8002d88 <HAL_GetTick>
 8004702:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004704:	e008      	b.n	8004718 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004706:	f7fe fb3f 	bl	8002d88 <HAL_GetTick>
 800470a:	4602      	mov	r2, r0
 800470c:	69bb      	ldr	r3, [r7, #24]
 800470e:	1ad3      	subs	r3, r2, r3
 8004710:	2b02      	cmp	r3, #2
 8004712:	d901      	bls.n	8004718 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8004714:	2303      	movs	r3, #3
 8004716:	e27c      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004718:	4b42      	ldr	r3, [pc, #264]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004720:	2b00      	cmp	r3, #0
 8004722:	d1f0      	bne.n	8004706 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f003 0308 	and.w	r3, r3, #8
 800472c:	2b00      	cmp	r3, #0
 800472e:	f000 8082 	beq.w	8004836 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	695b      	ldr	r3, [r3, #20]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d05f      	beq.n	80047fa <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 800473a:	4b3a      	ldr	r3, [pc, #232]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 800473c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004740:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	699a      	ldr	r2, [r3, #24]
 8004746:	693b      	ldr	r3, [r7, #16]
 8004748:	f003 0310 	and.w	r3, r3, #16
 800474c:	429a      	cmp	r2, r3
 800474e:	d037      	beq.n	80047c0 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004750:	693b      	ldr	r3, [r7, #16]
 8004752:	f003 0302 	and.w	r3, r3, #2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d006      	beq.n	8004768 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8004760:	2b00      	cmp	r3, #0
 8004762:	d101      	bne.n	8004768 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8004764:	2301      	movs	r3, #1
 8004766:	e254      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8004768:	693b      	ldr	r3, [r7, #16]
 800476a:	f003 0301 	and.w	r3, r3, #1
 800476e:	2b00      	cmp	r3, #0
 8004770:	d01b      	beq.n	80047aa <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8004772:	4b2c      	ldr	r3, [pc, #176]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004774:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004778:	4a2a      	ldr	r2, [pc, #168]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 800477a:	f023 0301 	bic.w	r3, r3, #1
 800477e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004782:	f7fe fb01 	bl	8002d88 <HAL_GetTick>
 8004786:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004788:	e008      	b.n	800479c <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800478a:	f7fe fafd 	bl	8002d88 <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b11      	cmp	r3, #17
 8004796:	d901      	bls.n	800479c <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	e23a      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800479c:	4b21      	ldr	r3, [pc, #132]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 800479e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047a2:	f003 0302 	and.w	r3, r3, #2
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d1ef      	bne.n	800478a <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 80047aa:	4b1e      	ldr	r3, [pc, #120]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80047ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047b0:	f023 0210 	bic.w	r2, r3, #16
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	491a      	ldr	r1, [pc, #104]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80047ba:	4313      	orrs	r3, r2
 80047bc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047c0:	4b18      	ldr	r3, [pc, #96]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80047c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047c6:	4a17      	ldr	r2, [pc, #92]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80047c8:	f043 0301 	orr.w	r3, r3, #1
 80047cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047d0:	f7fe fada 	bl	8002d88 <HAL_GetTick>
 80047d4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047d6:	e008      	b.n	80047ea <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047d8:	f7fe fad6 	bl	8002d88 <HAL_GetTick>
 80047dc:	4602      	mov	r2, r0
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	1ad3      	subs	r3, r2, r3
 80047e2:	2b11      	cmp	r3, #17
 80047e4:	d901      	bls.n	80047ea <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e213      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047ea:	4b0e      	ldr	r3, [pc, #56]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80047ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047f0:	f003 0302 	and.w	r3, r3, #2
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d0ef      	beq.n	80047d8 <HAL_RCC_OscConfig+0x478>
 80047f8:	e01d      	b.n	8004836 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047fa:	4b0a      	ldr	r3, [pc, #40]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 80047fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004800:	4a08      	ldr	r2, [pc, #32]	; (8004824 <HAL_RCC_OscConfig+0x4c4>)
 8004802:	f023 0301 	bic.w	r3, r3, #1
 8004806:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800480a:	f7fe fabd 	bl	8002d88 <HAL_GetTick>
 800480e:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004810:	e00a      	b.n	8004828 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004812:	f7fe fab9 	bl	8002d88 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	2b11      	cmp	r3, #17
 800481e:	d903      	bls.n	8004828 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e1f6      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
 8004824:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004828:	4ba9      	ldr	r3, [pc, #676]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 800482a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800482e:	f003 0302 	and.w	r3, r3, #2
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1ed      	bne.n	8004812 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0304 	and.w	r3, r3, #4
 800483e:	2b00      	cmp	r3, #0
 8004840:	f000 80bd 	beq.w	80049be <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004844:	2300      	movs	r3, #0
 8004846:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800484a:	4ba1      	ldr	r3, [pc, #644]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 800484c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800484e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d10e      	bne.n	8004874 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004856:	4b9e      	ldr	r3, [pc, #632]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 8004858:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800485a:	4a9d      	ldr	r2, [pc, #628]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 800485c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004860:	6593      	str	r3, [r2, #88]	; 0x58
 8004862:	4b9b      	ldr	r3, [pc, #620]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 8004864:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004866:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800486a:	60fb      	str	r3, [r7, #12]
 800486c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800486e:	2301      	movs	r3, #1
 8004870:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004874:	4b97      	ldr	r3, [pc, #604]	; (8004ad4 <HAL_RCC_OscConfig+0x774>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800487c:	2b00      	cmp	r3, #0
 800487e:	d118      	bne.n	80048b2 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004880:	4b94      	ldr	r3, [pc, #592]	; (8004ad4 <HAL_RCC_OscConfig+0x774>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	4a93      	ldr	r2, [pc, #588]	; (8004ad4 <HAL_RCC_OscConfig+0x774>)
 8004886:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800488a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800488c:	f7fe fa7c 	bl	8002d88 <HAL_GetTick>
 8004890:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004892:	e008      	b.n	80048a6 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004894:	f7fe fa78 	bl	8002d88 <HAL_GetTick>
 8004898:	4602      	mov	r2, r0
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	1ad3      	subs	r3, r2, r3
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d901      	bls.n	80048a6 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 80048a2:	2303      	movs	r3, #3
 80048a4:	e1b5      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80048a6:	4b8b      	ldr	r3, [pc, #556]	; (8004ad4 <HAL_RCC_OscConfig+0x774>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d0f0      	beq.n	8004894 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f003 0301 	and.w	r3, r3, #1
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d02c      	beq.n	8004918 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 80048be:	4b84      	ldr	r3, [pc, #528]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 80048c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048c4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048d0:	497f      	ldr	r1, [pc, #508]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 80048d2:	4313      	orrs	r3, r2
 80048d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	f003 0304 	and.w	r3, r3, #4
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d010      	beq.n	8004906 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80048e4:	4b7a      	ldr	r3, [pc, #488]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 80048e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048ea:	4a79      	ldr	r2, [pc, #484]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 80048ec:	f043 0304 	orr.w	r3, r3, #4
 80048f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80048f4:	4b76      	ldr	r3, [pc, #472]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 80048f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048fa:	4a75      	ldr	r2, [pc, #468]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 80048fc:	f043 0301 	orr.w	r3, r3, #1
 8004900:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004904:	e018      	b.n	8004938 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004906:	4b72      	ldr	r3, [pc, #456]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 8004908:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800490c:	4a70      	ldr	r2, [pc, #448]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 800490e:	f043 0301 	orr.w	r3, r3, #1
 8004912:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004916:	e00f      	b.n	8004938 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8004918:	4b6d      	ldr	r3, [pc, #436]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 800491a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800491e:	4a6c      	ldr	r2, [pc, #432]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 8004920:	f023 0301 	bic.w	r3, r3, #1
 8004924:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8004928:	4b69      	ldr	r3, [pc, #420]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 800492a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800492e:	4a68      	ldr	r2, [pc, #416]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 8004930:	f023 0304 	bic.w	r3, r3, #4
 8004934:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d016      	beq.n	800496e <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004940:	f7fe fa22 	bl	8002d88 <HAL_GetTick>
 8004944:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004946:	e00a      	b.n	800495e <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004948:	f7fe fa1e 	bl	8002d88 <HAL_GetTick>
 800494c:	4602      	mov	r2, r0
 800494e:	69bb      	ldr	r3, [r7, #24]
 8004950:	1ad3      	subs	r3, r2, r3
 8004952:	f241 3288 	movw	r2, #5000	; 0x1388
 8004956:	4293      	cmp	r3, r2
 8004958:	d901      	bls.n	800495e <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e159      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800495e:	4b5c      	ldr	r3, [pc, #368]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 8004960:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004964:	f003 0302 	and.w	r3, r3, #2
 8004968:	2b00      	cmp	r3, #0
 800496a:	d0ed      	beq.n	8004948 <HAL_RCC_OscConfig+0x5e8>
 800496c:	e01d      	b.n	80049aa <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800496e:	f7fe fa0b 	bl	8002d88 <HAL_GetTick>
 8004972:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004974:	e00a      	b.n	800498c <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004976:	f7fe fa07 	bl	8002d88 <HAL_GetTick>
 800497a:	4602      	mov	r2, r0
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	1ad3      	subs	r3, r2, r3
 8004980:	f241 3288 	movw	r2, #5000	; 0x1388
 8004984:	4293      	cmp	r3, r2
 8004986:	d901      	bls.n	800498c <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8004988:	2303      	movs	r3, #3
 800498a:	e142      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800498c:	4b50      	ldr	r3, [pc, #320]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 800498e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004992:	f003 0302 	and.w	r3, r3, #2
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1ed      	bne.n	8004976 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 800499a:	4b4d      	ldr	r3, [pc, #308]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 800499c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80049a0:	4a4b      	ldr	r2, [pc, #300]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 80049a2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049a6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d105      	bne.n	80049be <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049b2:	4b47      	ldr	r3, [pc, #284]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 80049b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049b6:	4a46      	ldr	r2, [pc, #280]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 80049b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049bc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 0320 	and.w	r3, r3, #32
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d03c      	beq.n	8004a44 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d01c      	beq.n	8004a0c <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80049d2:	4b3f      	ldr	r3, [pc, #252]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 80049d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049d8:	4a3d      	ldr	r2, [pc, #244]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 80049da:	f043 0301 	orr.w	r3, r3, #1
 80049de:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049e2:	f7fe f9d1 	bl	8002d88 <HAL_GetTick>
 80049e6:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049e8:	e008      	b.n	80049fc <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049ea:	f7fe f9cd 	bl	8002d88 <HAL_GetTick>
 80049ee:	4602      	mov	r2, r0
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	1ad3      	subs	r3, r2, r3
 80049f4:	2b02      	cmp	r3, #2
 80049f6:	d901      	bls.n	80049fc <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 80049f8:	2303      	movs	r3, #3
 80049fa:	e10a      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049fc:	4b34      	ldr	r3, [pc, #208]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 80049fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a02:	f003 0302 	and.w	r3, r3, #2
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d0ef      	beq.n	80049ea <HAL_RCC_OscConfig+0x68a>
 8004a0a:	e01b      	b.n	8004a44 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004a0c:	4b30      	ldr	r3, [pc, #192]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 8004a0e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a12:	4a2f      	ldr	r2, [pc, #188]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 8004a14:	f023 0301 	bic.w	r3, r3, #1
 8004a18:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a1c:	f7fe f9b4 	bl	8002d88 <HAL_GetTick>
 8004a20:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a22:	e008      	b.n	8004a36 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004a24:	f7fe f9b0 	bl	8002d88 <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e0ed      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004a36:	4b26      	ldr	r3, [pc, #152]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 8004a38:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a3c:	f003 0302 	and.w	r3, r3, #2
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d1ef      	bne.n	8004a24 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f000 80e1 	beq.w	8004c10 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	f040 80b5 	bne.w	8004bc2 <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004a58:	4b1d      	ldr	r3, [pc, #116]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a5e:	69fb      	ldr	r3, [r7, #28]
 8004a60:	f003 0203 	and.w	r2, r3, #3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a68:	429a      	cmp	r2, r3
 8004a6a:	d124      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a76:	3b01      	subs	r3, #1
 8004a78:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a7a:	429a      	cmp	r2, r3
 8004a7c:	d11b      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a88:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d113      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004a8e:	69fb      	ldr	r3, [r7, #28]
 8004a90:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a98:	085b      	lsrs	r3, r3, #1
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d109      	bne.n	8004ab6 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aac:	085b      	lsrs	r3, r3, #1
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d05f      	beq.n	8004b76 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004ab6:	6a3b      	ldr	r3, [r7, #32]
 8004ab8:	2b0c      	cmp	r3, #12
 8004aba:	d05a      	beq.n	8004b72 <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004abc:	4b04      	ldr	r3, [pc, #16]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a03      	ldr	r2, [pc, #12]	; (8004ad0 <HAL_RCC_OscConfig+0x770>)
 8004ac2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ac6:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004ac8:	f7fe f95e 	bl	8002d88 <HAL_GetTick>
 8004acc:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ace:	e00c      	b.n	8004aea <HAL_RCC_OscConfig+0x78a>
 8004ad0:	40021000 	.word	0x40021000
 8004ad4:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ad8:	f7fe f956 	bl	8002d88 <HAL_GetTick>
 8004adc:	4602      	mov	r2, r0
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	1ad3      	subs	r3, r2, r3
 8004ae2:	2b02      	cmp	r3, #2
 8004ae4:	d901      	bls.n	8004aea <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e093      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004aea:	4b4c      	ldr	r3, [pc, #304]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1f0      	bne.n	8004ad8 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004af6:	4b49      	ldr	r3, [pc, #292]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004af8:	68da      	ldr	r2, [r3, #12]
 8004afa:	4b49      	ldr	r3, [pc, #292]	; (8004c20 <HAL_RCC_OscConfig+0x8c0>)
 8004afc:	4013      	ands	r3, r2
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8004b02:	687a      	ldr	r2, [r7, #4]
 8004b04:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b06:	3a01      	subs	r2, #1
 8004b08:	0112      	lsls	r2, r2, #4
 8004b0a:	4311      	orrs	r1, r2
 8004b0c:	687a      	ldr	r2, [r7, #4]
 8004b0e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004b10:	0212      	lsls	r2, r2, #8
 8004b12:	4311      	orrs	r1, r2
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004b18:	0852      	lsrs	r2, r2, #1
 8004b1a:	3a01      	subs	r2, #1
 8004b1c:	0552      	lsls	r2, r2, #21
 8004b1e:	4311      	orrs	r1, r2
 8004b20:	687a      	ldr	r2, [r7, #4]
 8004b22:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004b24:	0852      	lsrs	r2, r2, #1
 8004b26:	3a01      	subs	r2, #1
 8004b28:	0652      	lsls	r2, r2, #25
 8004b2a:	430a      	orrs	r2, r1
 8004b2c:	493b      	ldr	r1, [pc, #236]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004b32:	4b3a      	ldr	r3, [pc, #232]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a39      	ldr	r2, [pc, #228]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004b38:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b3c:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b3e:	4b37      	ldr	r3, [pc, #220]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	4a36      	ldr	r2, [pc, #216]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004b44:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b48:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b4a:	f7fe f91d 	bl	8002d88 <HAL_GetTick>
 8004b4e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b50:	e008      	b.n	8004b64 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b52:	f7fe f919 	bl	8002d88 <HAL_GetTick>
 8004b56:	4602      	mov	r2, r0
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	1ad3      	subs	r3, r2, r3
 8004b5c:	2b02      	cmp	r3, #2
 8004b5e:	d901      	bls.n	8004b64 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8004b60:	2303      	movs	r3, #3
 8004b62:	e056      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b64:	4b2d      	ldr	r3, [pc, #180]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d0f0      	beq.n	8004b52 <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b70:	e04e      	b.n	8004c10 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	e04d      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004b76:	4b29      	ldr	r3, [pc, #164]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d146      	bne.n	8004c10 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004b82:	4b26      	ldr	r3, [pc, #152]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a25      	ldr	r2, [pc, #148]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004b88:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b8c:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004b8e:	4b23      	ldr	r3, [pc, #140]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004b90:	68db      	ldr	r3, [r3, #12]
 8004b92:	4a22      	ldr	r2, [pc, #136]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004b94:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004b98:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004b9a:	f7fe f8f5 	bl	8002d88 <HAL_GetTick>
 8004b9e:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ba0:	e008      	b.n	8004bb4 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ba2:	f7fe f8f1 	bl	8002d88 <HAL_GetTick>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	69bb      	ldr	r3, [r7, #24]
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	2b02      	cmp	r3, #2
 8004bae:	d901      	bls.n	8004bb4 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8004bb0:	2303      	movs	r3, #3
 8004bb2:	e02e      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bb4:	4b19      	ldr	r3, [pc, #100]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d0f0      	beq.n	8004ba2 <HAL_RCC_OscConfig+0x842>
 8004bc0:	e026      	b.n	8004c10 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004bc2:	6a3b      	ldr	r3, [r7, #32]
 8004bc4:	2b0c      	cmp	r3, #12
 8004bc6:	d021      	beq.n	8004c0c <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bc8:	4b14      	ldr	r3, [pc, #80]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a13      	ldr	r2, [pc, #76]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004bce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bd2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd4:	f7fe f8d8 	bl	8002d88 <HAL_GetTick>
 8004bd8:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bdc:	f7fe f8d4 	bl	8002d88 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	69bb      	ldr	r3, [r7, #24]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b02      	cmp	r3, #2
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e011      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004bee:	4b0b      	ldr	r3, [pc, #44]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1f0      	bne.n	8004bdc <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 8004bfa:	4b08      	ldr	r3, [pc, #32]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	4a07      	ldr	r2, [pc, #28]	; (8004c1c <HAL_RCC_OscConfig+0x8bc>)
 8004c00:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004c04:	f023 0303 	bic.w	r3, r3, #3
 8004c08:	60d3      	str	r3, [r2, #12]
 8004c0a:	e001      	b.n	8004c10 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e000      	b.n	8004c12 <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3728      	adds	r7, #40	; 0x28
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	40021000 	.word	0x40021000
 8004c20:	f99f808c 	.word	0xf99f808c

08004c24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
 8004c2c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d101      	bne.n	8004c38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e0e7      	b.n	8004e08 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c38:	4b75      	ldr	r3, [pc, #468]	; (8004e10 <HAL_RCC_ClockConfig+0x1ec>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f003 0307 	and.w	r3, r3, #7
 8004c40:	683a      	ldr	r2, [r7, #0]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d910      	bls.n	8004c68 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c46:	4b72      	ldr	r3, [pc, #456]	; (8004e10 <HAL_RCC_ClockConfig+0x1ec>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f023 0207 	bic.w	r2, r3, #7
 8004c4e:	4970      	ldr	r1, [pc, #448]	; (8004e10 <HAL_RCC_ClockConfig+0x1ec>)
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c56:	4b6e      	ldr	r3, [pc, #440]	; (8004e10 <HAL_RCC_ClockConfig+0x1ec>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f003 0307 	and.w	r3, r3, #7
 8004c5e:	683a      	ldr	r2, [r7, #0]
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d001      	beq.n	8004c68 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004c64:	2301      	movs	r3, #1
 8004c66:	e0cf      	b.n	8004e08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0302 	and.w	r3, r3, #2
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d010      	beq.n	8004c96 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	689a      	ldr	r2, [r3, #8]
 8004c78:	4b66      	ldr	r3, [pc, #408]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004c7a:	689b      	ldr	r3, [r3, #8]
 8004c7c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d908      	bls.n	8004c96 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c84:	4b63      	ldr	r3, [pc, #396]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004c86:	689b      	ldr	r3, [r3, #8]
 8004c88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	4960      	ldr	r1, [pc, #384]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004c92:	4313      	orrs	r3, r2
 8004c94:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d04c      	beq.n	8004d3c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	2b03      	cmp	r3, #3
 8004ca8:	d107      	bne.n	8004cba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004caa:	4b5a      	ldr	r3, [pc, #360]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d121      	bne.n	8004cfa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e0a6      	b.n	8004e08 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	2b02      	cmp	r3, #2
 8004cc0:	d107      	bne.n	8004cd2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004cc2:	4b54      	ldr	r3, [pc, #336]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d115      	bne.n	8004cfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e09a      	b.n	8004e08 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	685b      	ldr	r3, [r3, #4]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d107      	bne.n	8004cea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cda:	4b4e      	ldr	r3, [pc, #312]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f003 0302 	and.w	r3, r3, #2
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d109      	bne.n	8004cfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	e08e      	b.n	8004e08 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004cea:	4b4a      	ldr	r3, [pc, #296]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d101      	bne.n	8004cfa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e086      	b.n	8004e08 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cfa:	4b46      	ldr	r3, [pc, #280]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	f023 0203 	bic.w	r2, r3, #3
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	685b      	ldr	r3, [r3, #4]
 8004d06:	4943      	ldr	r1, [pc, #268]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004d08:	4313      	orrs	r3, r2
 8004d0a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d0c:	f7fe f83c 	bl	8002d88 <HAL_GetTick>
 8004d10:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d12:	e00a      	b.n	8004d2a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d14:	f7fe f838 	bl	8002d88 <HAL_GetTick>
 8004d18:	4602      	mov	r2, r0
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d901      	bls.n	8004d2a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004d26:	2303      	movs	r3, #3
 8004d28:	e06e      	b.n	8004e08 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d2a:	4b3a      	ldr	r3, [pc, #232]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	f003 020c 	and.w	r2, r3, #12
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	429a      	cmp	r2, r3
 8004d3a:	d1eb      	bne.n	8004d14 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f003 0302 	and.w	r3, r3, #2
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d010      	beq.n	8004d6a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	689a      	ldr	r2, [r3, #8]
 8004d4c:	4b31      	ldr	r3, [pc, #196]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004d4e:	689b      	ldr	r3, [r3, #8]
 8004d50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d208      	bcs.n	8004d6a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d58:	4b2e      	ldr	r3, [pc, #184]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	492b      	ldr	r1, [pc, #172]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004d66:	4313      	orrs	r3, r2
 8004d68:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d6a:	4b29      	ldr	r3, [pc, #164]	; (8004e10 <HAL_RCC_ClockConfig+0x1ec>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f003 0307 	and.w	r3, r3, #7
 8004d72:	683a      	ldr	r2, [r7, #0]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d210      	bcs.n	8004d9a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d78:	4b25      	ldr	r3, [pc, #148]	; (8004e10 <HAL_RCC_ClockConfig+0x1ec>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f023 0207 	bic.w	r2, r3, #7
 8004d80:	4923      	ldr	r1, [pc, #140]	; (8004e10 <HAL_RCC_ClockConfig+0x1ec>)
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d88:	4b21      	ldr	r3, [pc, #132]	; (8004e10 <HAL_RCC_ClockConfig+0x1ec>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0307 	and.w	r3, r3, #7
 8004d90:	683a      	ldr	r2, [r7, #0]
 8004d92:	429a      	cmp	r2, r3
 8004d94:	d001      	beq.n	8004d9a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e036      	b.n	8004e08 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f003 0304 	and.w	r3, r3, #4
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d008      	beq.n	8004db8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004da6:	4b1b      	ldr	r3, [pc, #108]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004da8:	689b      	ldr	r3, [r3, #8]
 8004daa:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	68db      	ldr	r3, [r3, #12]
 8004db2:	4918      	ldr	r1, [pc, #96]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004db4:	4313      	orrs	r3, r2
 8004db6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f003 0308 	and.w	r3, r3, #8
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d009      	beq.n	8004dd8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dc4:	4b13      	ldr	r3, [pc, #76]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	691b      	ldr	r3, [r3, #16]
 8004dd0:	00db      	lsls	r3, r3, #3
 8004dd2:	4910      	ldr	r1, [pc, #64]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004dd8:	f000 f824 	bl	8004e24 <HAL_RCC_GetSysClockFreq>
 8004ddc:	4602      	mov	r2, r0
 8004dde:	4b0d      	ldr	r3, [pc, #52]	; (8004e14 <HAL_RCC_ClockConfig+0x1f0>)
 8004de0:	689b      	ldr	r3, [r3, #8]
 8004de2:	091b      	lsrs	r3, r3, #4
 8004de4:	f003 030f 	and.w	r3, r3, #15
 8004de8:	490b      	ldr	r1, [pc, #44]	; (8004e18 <HAL_RCC_ClockConfig+0x1f4>)
 8004dea:	5ccb      	ldrb	r3, [r1, r3]
 8004dec:	f003 031f 	and.w	r3, r3, #31
 8004df0:	fa22 f303 	lsr.w	r3, r2, r3
 8004df4:	4a09      	ldr	r2, [pc, #36]	; (8004e1c <HAL_RCC_ClockConfig+0x1f8>)
 8004df6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004df8:	4b09      	ldr	r3, [pc, #36]	; (8004e20 <HAL_RCC_ClockConfig+0x1fc>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	f7fd ff73 	bl	8002ce8 <HAL_InitTick>
 8004e02:	4603      	mov	r3, r0
 8004e04:	72fb      	strb	r3, [r7, #11]

  return status;
 8004e06:	7afb      	ldrb	r3, [r7, #11]
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	3710      	adds	r7, #16
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	bd80      	pop	{r7, pc}
 8004e10:	40022000 	.word	0x40022000
 8004e14:	40021000 	.word	0x40021000
 8004e18:	080123b8 	.word	0x080123b8
 8004e1c:	20000010 	.word	0x20000010
 8004e20:	20000014 	.word	0x20000014

08004e24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b089      	sub	sp, #36	; 0x24
 8004e28:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	61fb      	str	r3, [r7, #28]
 8004e2e:	2300      	movs	r3, #0
 8004e30:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e32:	4b3e      	ldr	r3, [pc, #248]	; (8004f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	f003 030c 	and.w	r3, r3, #12
 8004e3a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e3c:	4b3b      	ldr	r3, [pc, #236]	; (8004f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	f003 0303 	and.w	r3, r3, #3
 8004e44:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d005      	beq.n	8004e58 <HAL_RCC_GetSysClockFreq+0x34>
 8004e4c:	693b      	ldr	r3, [r7, #16]
 8004e4e:	2b0c      	cmp	r3, #12
 8004e50:	d121      	bne.n	8004e96 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d11e      	bne.n	8004e96 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004e58:	4b34      	ldr	r3, [pc, #208]	; (8004f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0308 	and.w	r3, r3, #8
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d107      	bne.n	8004e74 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004e64:	4b31      	ldr	r3, [pc, #196]	; (8004f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8004e66:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004e6a:	0a1b      	lsrs	r3, r3, #8
 8004e6c:	f003 030f 	and.w	r3, r3, #15
 8004e70:	61fb      	str	r3, [r7, #28]
 8004e72:	e005      	b.n	8004e80 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004e74:	4b2d      	ldr	r3, [pc, #180]	; (8004f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	091b      	lsrs	r3, r3, #4
 8004e7a:	f003 030f 	and.w	r3, r3, #15
 8004e7e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004e80:	4a2b      	ldr	r2, [pc, #172]	; (8004f30 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004e82:	69fb      	ldr	r3, [r7, #28]
 8004e84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e88:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d10d      	bne.n	8004eac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004e90:	69fb      	ldr	r3, [r7, #28]
 8004e92:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004e94:	e00a      	b.n	8004eac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	2b04      	cmp	r3, #4
 8004e9a:	d102      	bne.n	8004ea2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e9c:	4b25      	ldr	r3, [pc, #148]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x110>)
 8004e9e:	61bb      	str	r3, [r7, #24]
 8004ea0:	e004      	b.n	8004eac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004ea2:	693b      	ldr	r3, [r7, #16]
 8004ea4:	2b08      	cmp	r3, #8
 8004ea6:	d101      	bne.n	8004eac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004ea8:	4b23      	ldr	r3, [pc, #140]	; (8004f38 <HAL_RCC_GetSysClockFreq+0x114>)
 8004eaa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004eac:	693b      	ldr	r3, [r7, #16]
 8004eae:	2b0c      	cmp	r3, #12
 8004eb0:	d134      	bne.n	8004f1c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004eb2:	4b1e      	ldr	r3, [pc, #120]	; (8004f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	f003 0303 	and.w	r3, r3, #3
 8004eba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d003      	beq.n	8004eca <HAL_RCC_GetSysClockFreq+0xa6>
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	2b03      	cmp	r3, #3
 8004ec6:	d003      	beq.n	8004ed0 <HAL_RCC_GetSysClockFreq+0xac>
 8004ec8:	e005      	b.n	8004ed6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004eca:	4b1a      	ldr	r3, [pc, #104]	; (8004f34 <HAL_RCC_GetSysClockFreq+0x110>)
 8004ecc:	617b      	str	r3, [r7, #20]
      break;
 8004ece:	e005      	b.n	8004edc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004ed0:	4b19      	ldr	r3, [pc, #100]	; (8004f38 <HAL_RCC_GetSysClockFreq+0x114>)
 8004ed2:	617b      	str	r3, [r7, #20]
      break;
 8004ed4:	e002      	b.n	8004edc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	617b      	str	r3, [r7, #20]
      break;
 8004eda:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004edc:	4b13      	ldr	r3, [pc, #76]	; (8004f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8004ede:	68db      	ldr	r3, [r3, #12]
 8004ee0:	091b      	lsrs	r3, r3, #4
 8004ee2:	f003 0307 	and.w	r3, r3, #7
 8004ee6:	3301      	adds	r3, #1
 8004ee8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004eea:	4b10      	ldr	r3, [pc, #64]	; (8004f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8004eec:	68db      	ldr	r3, [r3, #12]
 8004eee:	0a1b      	lsrs	r3, r3, #8
 8004ef0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ef4:	697a      	ldr	r2, [r7, #20]
 8004ef6:	fb03 f202 	mul.w	r2, r3, r2
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f00:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f02:	4b0a      	ldr	r3, [pc, #40]	; (8004f2c <HAL_RCC_GetSysClockFreq+0x108>)
 8004f04:	68db      	ldr	r3, [r3, #12]
 8004f06:	0e5b      	lsrs	r3, r3, #25
 8004f08:	f003 0303 	and.w	r3, r3, #3
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	005b      	lsls	r3, r3, #1
 8004f10:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004f12:	697a      	ldr	r2, [r7, #20]
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f1a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004f1c:	69bb      	ldr	r3, [r7, #24]
}
 8004f1e:	4618      	mov	r0, r3
 8004f20:	3724      	adds	r7, #36	; 0x24
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	40021000 	.word	0x40021000
 8004f30:	080123d0 	.word	0x080123d0
 8004f34:	00f42400 	.word	0x00f42400
 8004f38:	007a1200 	.word	0x007a1200

08004f3c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f40:	4b03      	ldr	r3, [pc, #12]	; (8004f50 <HAL_RCC_GetHCLKFreq+0x14>)
 8004f42:	681b      	ldr	r3, [r3, #0]
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	20000010 	.word	0x20000010

08004f54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004f58:	f7ff fff0 	bl	8004f3c <HAL_RCC_GetHCLKFreq>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	4b06      	ldr	r3, [pc, #24]	; (8004f78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f60:	689b      	ldr	r3, [r3, #8]
 8004f62:	0a1b      	lsrs	r3, r3, #8
 8004f64:	f003 0307 	and.w	r3, r3, #7
 8004f68:	4904      	ldr	r1, [pc, #16]	; (8004f7c <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f6a:	5ccb      	ldrb	r3, [r1, r3]
 8004f6c:	f003 031f 	and.w	r3, r3, #31
 8004f70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	40021000 	.word	0x40021000
 8004f7c:	080123c8 	.word	0x080123c8

08004f80 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004f84:	f7ff ffda 	bl	8004f3c <HAL_RCC_GetHCLKFreq>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	4b06      	ldr	r3, [pc, #24]	; (8004fa4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004f8c:	689b      	ldr	r3, [r3, #8]
 8004f8e:	0adb      	lsrs	r3, r3, #11
 8004f90:	f003 0307 	and.w	r3, r3, #7
 8004f94:	4904      	ldr	r1, [pc, #16]	; (8004fa8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004f96:	5ccb      	ldrb	r3, [r1, r3]
 8004f98:	f003 031f 	and.w	r3, r3, #31
 8004f9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	bd80      	pop	{r7, pc}
 8004fa4:	40021000 	.word	0x40021000
 8004fa8:	080123c8 	.word	0x080123c8

08004fac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b086      	sub	sp, #24
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004fb8:	4b2a      	ldr	r3, [pc, #168]	; (8005064 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fbc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d003      	beq.n	8004fcc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004fc4:	f7ff f968 	bl	8004298 <HAL_PWREx_GetVoltageRange>
 8004fc8:	6178      	str	r0, [r7, #20]
 8004fca:	e014      	b.n	8004ff6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fcc:	4b25      	ldr	r3, [pc, #148]	; (8005064 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fd0:	4a24      	ldr	r2, [pc, #144]	; (8005064 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fd2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fd6:	6593      	str	r3, [r2, #88]	; 0x58
 8004fd8:	4b22      	ldr	r3, [pc, #136]	; (8005064 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fda:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fdc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fe0:	60fb      	str	r3, [r7, #12]
 8004fe2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004fe4:	f7ff f958 	bl	8004298 <HAL_PWREx_GetVoltageRange>
 8004fe8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004fea:	4b1e      	ldr	r3, [pc, #120]	; (8005064 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004fec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fee:	4a1d      	ldr	r2, [pc, #116]	; (8005064 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004ff0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ff4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004ffc:	d10b      	bne.n	8005016 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2b80      	cmp	r3, #128	; 0x80
 8005002:	d919      	bls.n	8005038 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2ba0      	cmp	r3, #160	; 0xa0
 8005008:	d902      	bls.n	8005010 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800500a:	2302      	movs	r3, #2
 800500c:	613b      	str	r3, [r7, #16]
 800500e:	e013      	b.n	8005038 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005010:	2301      	movs	r3, #1
 8005012:	613b      	str	r3, [r7, #16]
 8005014:	e010      	b.n	8005038 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2b80      	cmp	r3, #128	; 0x80
 800501a:	d902      	bls.n	8005022 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800501c:	2303      	movs	r3, #3
 800501e:	613b      	str	r3, [r7, #16]
 8005020:	e00a      	b.n	8005038 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2b80      	cmp	r3, #128	; 0x80
 8005026:	d102      	bne.n	800502e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005028:	2302      	movs	r3, #2
 800502a:	613b      	str	r3, [r7, #16]
 800502c:	e004      	b.n	8005038 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	2b70      	cmp	r3, #112	; 0x70
 8005032:	d101      	bne.n	8005038 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005034:	2301      	movs	r3, #1
 8005036:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005038:	4b0b      	ldr	r3, [pc, #44]	; (8005068 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	f023 0207 	bic.w	r2, r3, #7
 8005040:	4909      	ldr	r1, [pc, #36]	; (8005068 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	4313      	orrs	r3, r2
 8005046:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005048:	4b07      	ldr	r3, [pc, #28]	; (8005068 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0307 	and.w	r3, r3, #7
 8005050:	693a      	ldr	r2, [r7, #16]
 8005052:	429a      	cmp	r2, r3
 8005054:	d001      	beq.n	800505a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005056:	2301      	movs	r3, #1
 8005058:	e000      	b.n	800505c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800505a:	2300      	movs	r3, #0
}
 800505c:	4618      	mov	r0, r3
 800505e:	3718      	adds	r7, #24
 8005060:	46bd      	mov	sp, r7
 8005062:	bd80      	pop	{r7, pc}
 8005064:	40021000 	.word	0x40021000
 8005068:	40022000 	.word	0x40022000

0800506c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b086      	sub	sp, #24
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005074:	2300      	movs	r3, #0
 8005076:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005078:	2300      	movs	r3, #0
 800507a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005084:	2b00      	cmp	r3, #0
 8005086:	f000 809e 	beq.w	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800508a:	2300      	movs	r3, #0
 800508c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800508e:	4b46      	ldr	r3, [pc, #280]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005090:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d101      	bne.n	800509e <HAL_RCCEx_PeriphCLKConfig+0x32>
 800509a:	2301      	movs	r3, #1
 800509c:	e000      	b.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0x34>
 800509e:	2300      	movs	r3, #0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d00d      	beq.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80050a4:	4b40      	ldr	r3, [pc, #256]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80050a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050a8:	4a3f      	ldr	r2, [pc, #252]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80050aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050ae:	6593      	str	r3, [r2, #88]	; 0x58
 80050b0:	4b3d      	ldr	r3, [pc, #244]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80050b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050b8:	60bb      	str	r3, [r7, #8]
 80050ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050bc:	2301      	movs	r3, #1
 80050be:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80050c0:	4b3a      	ldr	r3, [pc, #232]	; (80051ac <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a39      	ldr	r2, [pc, #228]	; (80051ac <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80050c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80050cc:	f7fd fe5c 	bl	8002d88 <HAL_GetTick>
 80050d0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80050d2:	e009      	b.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050d4:	f7fd fe58 	bl	8002d88 <HAL_GetTick>
 80050d8:	4602      	mov	r2, r0
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	1ad3      	subs	r3, r2, r3
 80050de:	2b02      	cmp	r3, #2
 80050e0:	d902      	bls.n	80050e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 80050e2:	2303      	movs	r3, #3
 80050e4:	74fb      	strb	r3, [r7, #19]
        break;
 80050e6:	e005      	b.n	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80050e8:	4b30      	ldr	r3, [pc, #192]	; (80051ac <HAL_RCCEx_PeriphCLKConfig+0x140>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d0ef      	beq.n	80050d4 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 80050f4:	7cfb      	ldrb	r3, [r7, #19]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d15a      	bne.n	80051b0 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80050fa:	4b2b      	ldr	r3, [pc, #172]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 80050fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005100:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005104:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	2b00      	cmp	r3, #0
 800510a:	d01e      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0xde>
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005110:	697a      	ldr	r2, [r7, #20]
 8005112:	429a      	cmp	r2, r3
 8005114:	d019      	beq.n	800514a <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005116:	4b24      	ldr	r3, [pc, #144]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005118:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800511c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005120:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005122:	4b21      	ldr	r3, [pc, #132]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005124:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005128:	4a1f      	ldr	r2, [pc, #124]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800512a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800512e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005132:	4b1d      	ldr	r3, [pc, #116]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005134:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005138:	4a1b      	ldr	r2, [pc, #108]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800513a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800513e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005142:	4a19      	ldr	r2, [pc, #100]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800514a:	697b      	ldr	r3, [r7, #20]
 800514c:	f003 0301 	and.w	r3, r3, #1
 8005150:	2b00      	cmp	r3, #0
 8005152:	d016      	beq.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005154:	f7fd fe18 	bl	8002d88 <HAL_GetTick>
 8005158:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800515a:	e00b      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800515c:	f7fd fe14 	bl	8002d88 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	f241 3288 	movw	r2, #5000	; 0x1388
 800516a:	4293      	cmp	r3, r2
 800516c:	d902      	bls.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 800516e:	2303      	movs	r3, #3
 8005170:	74fb      	strb	r3, [r7, #19]
            break;
 8005172:	e006      	b.n	8005182 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005174:	4b0c      	ldr	r3, [pc, #48]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005176:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800517a:	f003 0302 	and.w	r3, r3, #2
 800517e:	2b00      	cmp	r3, #0
 8005180:	d0ec      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8005182:	7cfb      	ldrb	r3, [r7, #19]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d10b      	bne.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005188:	4b07      	ldr	r3, [pc, #28]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 800518a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800518e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005196:	4904      	ldr	r1, [pc, #16]	; (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8005198:	4313      	orrs	r3, r2
 800519a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800519e:	e009      	b.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80051a0:	7cfb      	ldrb	r3, [r7, #19]
 80051a2:	74bb      	strb	r3, [r7, #18]
 80051a4:	e006      	b.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x148>
 80051a6:	bf00      	nop
 80051a8:	40021000 	.word	0x40021000
 80051ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051b0:	7cfb      	ldrb	r3, [r7, #19]
 80051b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80051b4:	7c7b      	ldrb	r3, [r7, #17]
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d105      	bne.n	80051c6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051ba:	4b6e      	ldr	r3, [pc, #440]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80051bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80051be:	4a6d      	ldr	r2, [pc, #436]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80051c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051c4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0301 	and.w	r3, r3, #1
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00a      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80051d2:	4b68      	ldr	r3, [pc, #416]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80051d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051d8:	f023 0203 	bic.w	r2, r3, #3
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	685b      	ldr	r3, [r3, #4]
 80051e0:	4964      	ldr	r1, [pc, #400]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80051e2:	4313      	orrs	r3, r2
 80051e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0302 	and.w	r3, r3, #2
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00a      	beq.n	800520a <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80051f4:	4b5f      	ldr	r3, [pc, #380]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80051f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051fa:	f023 020c 	bic.w	r2, r3, #12
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	495c      	ldr	r1, [pc, #368]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005204:	4313      	orrs	r3, r2
 8005206:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f003 0304 	and.w	r3, r3, #4
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00a      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005216:	4b57      	ldr	r3, [pc, #348]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005218:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800521c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	68db      	ldr	r3, [r3, #12]
 8005224:	4953      	ldr	r1, [pc, #332]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005226:	4313      	orrs	r3, r2
 8005228:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 0320 	and.w	r3, r3, #32
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00a      	beq.n	800524e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005238:	4b4e      	ldr	r3, [pc, #312]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800523a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800523e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	691b      	ldr	r3, [r3, #16]
 8005246:	494b      	ldr	r1, [pc, #300]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005248:	4313      	orrs	r3, r2
 800524a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00a      	beq.n	8005270 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800525a:	4b46      	ldr	r3, [pc, #280]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800525c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005260:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6a1b      	ldr	r3, [r3, #32]
 8005268:	4942      	ldr	r1, [pc, #264]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800526a:	4313      	orrs	r3, r2
 800526c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005278:	2b00      	cmp	r3, #0
 800527a:	d00a      	beq.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800527c:	4b3d      	ldr	r3, [pc, #244]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800527e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005282:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528a:	493a      	ldr	r1, [pc, #232]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800528c:	4313      	orrs	r3, r2
 800528e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800529a:	2b00      	cmp	r3, #0
 800529c:	d00a      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800529e:	4b35      	ldr	r3, [pc, #212]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80052a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052a4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	695b      	ldr	r3, [r3, #20]
 80052ac:	4931      	ldr	r1, [pc, #196]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80052ae:	4313      	orrs	r3, r2
 80052b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d00a      	beq.n	80052d6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80052c0:	4b2c      	ldr	r3, [pc, #176]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80052c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052c6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	699b      	ldr	r3, [r3, #24]
 80052ce:	4929      	ldr	r1, [pc, #164]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80052d0:	4313      	orrs	r3, r2
 80052d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d00a      	beq.n	80052f8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80052e2:	4b24      	ldr	r3, [pc, #144]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80052e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	69db      	ldr	r3, [r3, #28]
 80052f0:	4920      	ldr	r1, [pc, #128]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 80052f2:	4313      	orrs	r3, r2
 80052f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005300:	2b00      	cmp	r3, #0
 8005302:	d015      	beq.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005304:	4b1b      	ldr	r3, [pc, #108]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005306:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800530a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005312:	4918      	ldr	r1, [pc, #96]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005314:	4313      	orrs	r3, r2
 8005316:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800531e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005322:	d105      	bne.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005324:	4b13      	ldr	r3, [pc, #76]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005326:	68db      	ldr	r3, [r3, #12]
 8005328:	4a12      	ldr	r2, [pc, #72]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800532a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800532e:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005338:	2b00      	cmp	r3, #0
 800533a:	d015      	beq.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800533c:	4b0d      	ldr	r3, [pc, #52]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800533e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005342:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800534a:	490a      	ldr	r1, [pc, #40]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800534c:	4313      	orrs	r3, r2
 800534e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005356:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800535a:	d105      	bne.n	8005368 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800535c:	4b05      	ldr	r3, [pc, #20]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800535e:	68db      	ldr	r3, [r3, #12]
 8005360:	4a04      	ldr	r2, [pc, #16]	; (8005374 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8005362:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005366:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005368:	7cbb      	ldrb	r3, [r7, #18]
}
 800536a:	4618      	mov	r0, r3
 800536c:	3718      	adds	r7, #24
 800536e:	46bd      	mov	sp, r7
 8005370:	bd80      	pop	{r7, pc}
 8005372:	bf00      	nop
 8005374:	40021000 	.word	0x40021000

08005378 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d101      	bne.n	800538a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e095      	b.n	80054b6 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800538e:	2b00      	cmp	r3, #0
 8005390:	d108      	bne.n	80053a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800539a:	d009      	beq.n	80053b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2200      	movs	r2, #0
 80053a0:	61da      	str	r2, [r3, #28]
 80053a2:	e005      	b.n	80053b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2200      	movs	r2, #0
 80053a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2200      	movs	r2, #0
 80053ae:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2200      	movs	r2, #0
 80053b4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d106      	bne.n	80053d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7fd fa9c 	bl	8002908 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2202      	movs	r2, #2
 80053d4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053e6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	68db      	ldr	r3, [r3, #12]
 80053ec:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053f0:	d902      	bls.n	80053f8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80053f2:	2300      	movs	r3, #0
 80053f4:	60fb      	str	r3, [r7, #12]
 80053f6:	e002      	b.n	80053fe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80053f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80053fc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8005406:	d007      	beq.n	8005418 <HAL_SPI_Init+0xa0>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	68db      	ldr	r3, [r3, #12]
 800540c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005410:	d002      	beq.n	8005418 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685b      	ldr	r3, [r3, #4]
 800541c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	689b      	ldr	r3, [r3, #8]
 8005424:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005428:	431a      	orrs	r2, r3
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	691b      	ldr	r3, [r3, #16]
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	431a      	orrs	r2, r3
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	695b      	ldr	r3, [r3, #20]
 8005438:	f003 0301 	and.w	r3, r3, #1
 800543c:	431a      	orrs	r2, r3
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005446:	431a      	orrs	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	69db      	ldr	r3, [r3, #28]
 800544c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005450:	431a      	orrs	r2, r3
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	6a1b      	ldr	r3, [r3, #32]
 8005456:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800545a:	ea42 0103 	orr.w	r1, r2, r3
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005462:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	430a      	orrs	r2, r1
 800546c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	699b      	ldr	r3, [r3, #24]
 8005472:	0c1b      	lsrs	r3, r3, #16
 8005474:	f003 0204 	and.w	r2, r3, #4
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547c:	f003 0310 	and.w	r3, r3, #16
 8005480:	431a      	orrs	r2, r3
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005486:	f003 0308 	and.w	r3, r3, #8
 800548a:	431a      	orrs	r2, r3
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	68db      	ldr	r3, [r3, #12]
 8005490:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005494:	ea42 0103 	orr.w	r1, r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	430a      	orrs	r2, r1
 80054a4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80054b4:	2300      	movs	r3, #0
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3710      	adds	r7, #16
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}

080054be <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80054be:	b580      	push	{r7, lr}
 80054c0:	b088      	sub	sp, #32
 80054c2:	af00      	add	r7, sp, #0
 80054c4:	60f8      	str	r0, [r7, #12]
 80054c6:	60b9      	str	r1, [r7, #8]
 80054c8:	603b      	str	r3, [r7, #0]
 80054ca:	4613      	mov	r3, r2
 80054cc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80054ce:	2300      	movs	r3, #0
 80054d0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d101      	bne.n	80054e0 <HAL_SPI_Transmit+0x22>
 80054dc:	2302      	movs	r3, #2
 80054de:	e15f      	b.n	80057a0 <HAL_SPI_Transmit+0x2e2>
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2201      	movs	r2, #1
 80054e4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80054e8:	f7fd fc4e 	bl	8002d88 <HAL_GetTick>
 80054ec:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80054ee:	88fb      	ldrh	r3, [r7, #6]
 80054f0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80054f8:	b2db      	uxtb	r3, r3
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d002      	beq.n	8005504 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80054fe:	2302      	movs	r3, #2
 8005500:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005502:	e148      	b.n	8005796 <HAL_SPI_Transmit+0x2d8>
  }

  if ((pData == NULL) || (Size == 0U))
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d002      	beq.n	8005510 <HAL_SPI_Transmit+0x52>
 800550a:	88fb      	ldrh	r3, [r7, #6]
 800550c:	2b00      	cmp	r3, #0
 800550e:	d102      	bne.n	8005516 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005510:	2301      	movs	r3, #1
 8005512:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005514:	e13f      	b.n	8005796 <HAL_SPI_Transmit+0x2d8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2203      	movs	r2, #3
 800551a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	2200      	movs	r2, #0
 8005522:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	68ba      	ldr	r2, [r7, #8]
 8005528:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	88fa      	ldrh	r2, [r7, #6]
 800552e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	88fa      	ldrh	r2, [r7, #6]
 8005534:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2200      	movs	r2, #0
 800553a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2200      	movs	r2, #0
 8005540:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2200      	movs	r2, #0
 8005548:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2200      	movs	r2, #0
 8005550:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2200      	movs	r2, #0
 8005556:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005560:	d10f      	bne.n	8005582 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005570:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005580:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800558c:	2b40      	cmp	r3, #64	; 0x40
 800558e:	d007      	beq.n	80055a0 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681a      	ldr	r2, [r3, #0]
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800559e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	68db      	ldr	r3, [r3, #12]
 80055a4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80055a8:	d94f      	bls.n	800564a <HAL_SPI_Transmit+0x18c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	685b      	ldr	r3, [r3, #4]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d002      	beq.n	80055b8 <HAL_SPI_Transmit+0xfa>
 80055b2:	8afb      	ldrh	r3, [r7, #22]
 80055b4:	2b01      	cmp	r3, #1
 80055b6:	d142      	bne.n	800563e <HAL_SPI_Transmit+0x180>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055bc:	881a      	ldrh	r2, [r3, #0]
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055c8:	1c9a      	adds	r2, r3, #2
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80055d2:	b29b      	uxth	r3, r3
 80055d4:	3b01      	subs	r3, #1
 80055d6:	b29a      	uxth	r2, r3
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80055dc:	e02f      	b.n	800563e <HAL_SPI_Transmit+0x180>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	f003 0302 	and.w	r3, r3, #2
 80055e8:	2b02      	cmp	r3, #2
 80055ea:	d112      	bne.n	8005612 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f0:	881a      	ldrh	r2, [r3, #0]
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055fc:	1c9a      	adds	r2, r3, #2
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005606:	b29b      	uxth	r3, r3
 8005608:	3b01      	subs	r3, #1
 800560a:	b29a      	uxth	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005610:	e015      	b.n	800563e <HAL_SPI_Transmit+0x180>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005612:	f7fd fbb9 	bl	8002d88 <HAL_GetTick>
 8005616:	4602      	mov	r2, r0
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	1ad3      	subs	r3, r2, r3
 800561c:	683a      	ldr	r2, [r7, #0]
 800561e:	429a      	cmp	r2, r3
 8005620:	d803      	bhi.n	800562a <HAL_SPI_Transmit+0x16c>
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005628:	d102      	bne.n	8005630 <HAL_SPI_Transmit+0x172>
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d106      	bne.n	800563e <HAL_SPI_Transmit+0x180>
        {
          errorcode = HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2201      	movs	r2, #1
 8005638:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 800563c:	e0ab      	b.n	8005796 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005642:	b29b      	uxth	r3, r3
 8005644:	2b00      	cmp	r3, #0
 8005646:	d1ca      	bne.n	80055de <HAL_SPI_Transmit+0x120>
 8005648:	e080      	b.n	800574c <HAL_SPI_Transmit+0x28e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d002      	beq.n	8005658 <HAL_SPI_Transmit+0x19a>
 8005652:	8afb      	ldrh	r3, [r7, #22]
 8005654:	2b01      	cmp	r3, #1
 8005656:	d174      	bne.n	8005742 <HAL_SPI_Transmit+0x284>
    {
      if (hspi->TxXferCount > 1U)
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800565c:	b29b      	uxth	r3, r3
 800565e:	2b01      	cmp	r3, #1
 8005660:	d912      	bls.n	8005688 <HAL_SPI_Transmit+0x1ca>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005666:	881a      	ldrh	r2, [r3, #0]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005672:	1c9a      	adds	r2, r3, #2
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800567c:	b29b      	uxth	r3, r3
 800567e:	3b02      	subs	r3, #2
 8005680:	b29a      	uxth	r2, r3
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005686:	e05c      	b.n	8005742 <HAL_SPI_Transmit+0x284>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	330c      	adds	r3, #12
 8005692:	7812      	ldrb	r2, [r2, #0]
 8005694:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800569a:	1c5a      	adds	r2, r3, #1
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056a4:	b29b      	uxth	r3, r3
 80056a6:	3b01      	subs	r3, #1
 80056a8:	b29a      	uxth	r2, r3
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80056ae:	e048      	b.n	8005742 <HAL_SPI_Transmit+0x284>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f003 0302 	and.w	r3, r3, #2
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	d12b      	bne.n	8005716 <HAL_SPI_Transmit+0x258>
      {
        if (hspi->TxXferCount > 1U)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d912      	bls.n	80056ee <HAL_SPI_Transmit+0x230>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056cc:	881a      	ldrh	r2, [r3, #0]
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056d8:	1c9a      	adds	r2, r3, #2
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80056e2:	b29b      	uxth	r3, r3
 80056e4:	3b02      	subs	r3, #2
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 80056ec:	e029      	b.n	8005742 <HAL_SPI_Transmit+0x284>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	330c      	adds	r3, #12
 80056f8:	7812      	ldrb	r2, [r2, #0]
 80056fa:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005700:	1c5a      	adds	r2, r3, #1
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800570a:	b29b      	uxth	r3, r3
 800570c:	3b01      	subs	r3, #1
 800570e:	b29a      	uxth	r2, r3
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005714:	e015      	b.n	8005742 <HAL_SPI_Transmit+0x284>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005716:	f7fd fb37 	bl	8002d88 <HAL_GetTick>
 800571a:	4602      	mov	r2, r0
 800571c:	69bb      	ldr	r3, [r7, #24]
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	683a      	ldr	r2, [r7, #0]
 8005722:	429a      	cmp	r2, r3
 8005724:	d803      	bhi.n	800572e <HAL_SPI_Transmit+0x270>
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800572c:	d102      	bne.n	8005734 <HAL_SPI_Transmit+0x276>
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d106      	bne.n	8005742 <HAL_SPI_Transmit+0x284>
        {
          errorcode = HAL_TIMEOUT;
 8005734:	2303      	movs	r3, #3
 8005736:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
          goto error;
 8005740:	e029      	b.n	8005796 <HAL_SPI_Transmit+0x2d8>
    while (hspi->TxXferCount > 0U)
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005746:	b29b      	uxth	r3, r3
 8005748:	2b00      	cmp	r3, #0
 800574a:	d1b1      	bne.n	80056b0 <HAL_SPI_Transmit+0x1f2>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800574c:	69ba      	ldr	r2, [r7, #24]
 800574e:	6839      	ldr	r1, [r7, #0]
 8005750:	68f8      	ldr	r0, [r7, #12]
 8005752:	f000 fb69 	bl	8005e28 <SPI_EndRxTxTransaction>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d002      	beq.n	8005762 <HAL_SPI_Transmit+0x2a4>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	2220      	movs	r2, #32
 8005760:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	2b00      	cmp	r3, #0
 8005768:	d10a      	bne.n	8005780 <HAL_SPI_Transmit+0x2c2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800576a:	2300      	movs	r3, #0
 800576c:	613b      	str	r3, [r7, #16]
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	613b      	str	r3, [r7, #16]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	613b      	str	r3, [r7, #16]
 800577e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005784:	2b00      	cmp	r3, #0
 8005786:	d002      	beq.n	800578e <HAL_SPI_Transmit+0x2d0>
  {
    errorcode = HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	77fb      	strb	r3, [r7, #31]
 800578c:	e003      	b.n	8005796 <HAL_SPI_Transmit+0x2d8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	2201      	movs	r2, #1
 8005792:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800579e:	7ffb      	ldrb	r3, [r7, #31]
}
 80057a0:	4618      	mov	r0, r3
 80057a2:	3720      	adds	r7, #32
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}

080057a8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b08a      	sub	sp, #40	; 0x28
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	60f8      	str	r0, [r7, #12]
 80057b0:	60b9      	str	r1, [r7, #8]
 80057b2:	607a      	str	r2, [r7, #4]
 80057b4:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80057b6:	2301      	movs	r3, #1
 80057b8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80057ba:	2300      	movs	r3, #0
 80057bc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80057c6:	2b01      	cmp	r3, #1
 80057c8:	d101      	bne.n	80057ce <HAL_SPI_TransmitReceive+0x26>
 80057ca:	2302      	movs	r3, #2
 80057cc:	e20a      	b.n	8005be4 <HAL_SPI_TransmitReceive+0x43c>
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2201      	movs	r2, #1
 80057d2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057d6:	f7fd fad7 	bl	8002d88 <HAL_GetTick>
 80057da:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80057e2:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80057ea:	887b      	ldrh	r3, [r7, #2]
 80057ec:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80057ee:	887b      	ldrh	r3, [r7, #2]
 80057f0:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80057f2:	7efb      	ldrb	r3, [r7, #27]
 80057f4:	2b01      	cmp	r3, #1
 80057f6:	d00e      	beq.n	8005816 <HAL_SPI_TransmitReceive+0x6e>
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80057fe:	d106      	bne.n	800580e <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d102      	bne.n	800580e <HAL_SPI_TransmitReceive+0x66>
 8005808:	7efb      	ldrb	r3, [r7, #27]
 800580a:	2b04      	cmp	r3, #4
 800580c:	d003      	beq.n	8005816 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800580e:	2302      	movs	r3, #2
 8005810:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005814:	e1e0      	b.n	8005bd8 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	2b00      	cmp	r3, #0
 800581a:	d005      	beq.n	8005828 <HAL_SPI_TransmitReceive+0x80>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d002      	beq.n	8005828 <HAL_SPI_TransmitReceive+0x80>
 8005822:	887b      	ldrh	r3, [r7, #2]
 8005824:	2b00      	cmp	r3, #0
 8005826:	d103      	bne.n	8005830 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005828:	2301      	movs	r3, #1
 800582a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800582e:	e1d3      	b.n	8005bd8 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005836:	b2db      	uxtb	r3, r3
 8005838:	2b04      	cmp	r3, #4
 800583a:	d003      	beq.n	8005844 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2205      	movs	r2, #5
 8005840:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	2200      	movs	r2, #0
 8005848:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	687a      	ldr	r2, [r7, #4]
 800584e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	887a      	ldrh	r2, [r7, #2]
 8005854:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	887a      	ldrh	r2, [r7, #2]
 800585c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	68ba      	ldr	r2, [r7, #8]
 8005864:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	887a      	ldrh	r2, [r7, #2]
 800586a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	887a      	ldrh	r2, [r7, #2]
 8005870:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	2200      	movs	r2, #0
 8005876:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2200      	movs	r2, #0
 800587c:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005886:	d802      	bhi.n	800588e <HAL_SPI_TransmitReceive+0xe6>
 8005888:	8a3b      	ldrh	r3, [r7, #16]
 800588a:	2b01      	cmp	r3, #1
 800588c:	d908      	bls.n	80058a0 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	685a      	ldr	r2, [r3, #4]
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800589c:	605a      	str	r2, [r3, #4]
 800589e:	e007      	b.n	80058b0 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	685a      	ldr	r2, [r3, #4]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80058ae:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ba:	2b40      	cmp	r3, #64	; 0x40
 80058bc:	d007      	beq.n	80058ce <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	681a      	ldr	r2, [r3, #0]
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058cc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	68db      	ldr	r3, [r3, #12]
 80058d2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80058d6:	f240 8081 	bls.w	80059dc <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	685b      	ldr	r3, [r3, #4]
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d002      	beq.n	80058e8 <HAL_SPI_TransmitReceive+0x140>
 80058e2:	8a7b      	ldrh	r3, [r7, #18]
 80058e4:	2b01      	cmp	r3, #1
 80058e6:	d16d      	bne.n	80059c4 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ec:	881a      	ldrh	r2, [r3, #0]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f8:	1c9a      	adds	r2, r3, #2
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005902:	b29b      	uxth	r3, r3
 8005904:	3b01      	subs	r3, #1
 8005906:	b29a      	uxth	r2, r3
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800590c:	e05a      	b.n	80059c4 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	689b      	ldr	r3, [r3, #8]
 8005914:	f003 0302 	and.w	r3, r3, #2
 8005918:	2b02      	cmp	r3, #2
 800591a:	d11b      	bne.n	8005954 <HAL_SPI_TransmitReceive+0x1ac>
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005920:	b29b      	uxth	r3, r3
 8005922:	2b00      	cmp	r3, #0
 8005924:	d016      	beq.n	8005954 <HAL_SPI_TransmitReceive+0x1ac>
 8005926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005928:	2b01      	cmp	r3, #1
 800592a:	d113      	bne.n	8005954 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005930:	881a      	ldrh	r2, [r3, #0]
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800593c:	1c9a      	adds	r2, r3, #2
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005946:	b29b      	uxth	r3, r3
 8005948:	3b01      	subs	r3, #1
 800594a:	b29a      	uxth	r2, r3
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005950:	2300      	movs	r3, #0
 8005952:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	f003 0301 	and.w	r3, r3, #1
 800595e:	2b01      	cmp	r3, #1
 8005960:	d11c      	bne.n	800599c <HAL_SPI_TransmitReceive+0x1f4>
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005968:	b29b      	uxth	r3, r3
 800596a:	2b00      	cmp	r3, #0
 800596c:	d016      	beq.n	800599c <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	68da      	ldr	r2, [r3, #12]
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005978:	b292      	uxth	r2, r2
 800597a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005980:	1c9a      	adds	r2, r3, #2
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800598c:	b29b      	uxth	r3, r3
 800598e:	3b01      	subs	r3, #1
 8005990:	b29a      	uxth	r2, r3
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005998:	2301      	movs	r3, #1
 800599a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800599c:	f7fd f9f4 	bl	8002d88 <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	69fb      	ldr	r3, [r7, #28]
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059a8:	429a      	cmp	r2, r3
 80059aa:	d80b      	bhi.n	80059c4 <HAL_SPI_TransmitReceive+0x21c>
 80059ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059ae:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80059b2:	d007      	beq.n	80059c4 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 80059b4:	2303      	movs	r3, #3
 80059b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2201      	movs	r2, #1
 80059be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 80059c2:	e109      	b.n	8005bd8 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d19f      	bne.n	800590e <HAL_SPI_TransmitReceive+0x166>
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059d4:	b29b      	uxth	r3, r3
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d199      	bne.n	800590e <HAL_SPI_TransmitReceive+0x166>
 80059da:	e0e3      	b.n	8005ba4 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	685b      	ldr	r3, [r3, #4]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d003      	beq.n	80059ec <HAL_SPI_TransmitReceive+0x244>
 80059e4:	8a7b      	ldrh	r3, [r7, #18]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	f040 80cf 	bne.w	8005b8a <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	2b01      	cmp	r3, #1
 80059f4:	d912      	bls.n	8005a1c <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059fa:	881a      	ldrh	r2, [r3, #0]
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a06:	1c9a      	adds	r2, r3, #2
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	3b02      	subs	r3, #2
 8005a14:	b29a      	uxth	r2, r3
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a1a:	e0b6      	b.n	8005b8a <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	330c      	adds	r3, #12
 8005a26:	7812      	ldrb	r2, [r2, #0]
 8005a28:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a2e:	1c5a      	adds	r2, r3, #1
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	b29a      	uxth	r2, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a42:	e0a2      	b.n	8005b8a <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	f003 0302 	and.w	r3, r3, #2
 8005a4e:	2b02      	cmp	r3, #2
 8005a50:	d134      	bne.n	8005abc <HAL_SPI_TransmitReceive+0x314>
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d02f      	beq.n	8005abc <HAL_SPI_TransmitReceive+0x314>
 8005a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a5e:	2b01      	cmp	r3, #1
 8005a60:	d12c      	bne.n	8005abc <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d912      	bls.n	8005a92 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a70:	881a      	ldrh	r2, [r3, #0]
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a7c:	1c9a      	adds	r2, r3, #2
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a86:	b29b      	uxth	r3, r3
 8005a88:	3b02      	subs	r3, #2
 8005a8a:	b29a      	uxth	r2, r3
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a90:	e012      	b.n	8005ab8 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	330c      	adds	r3, #12
 8005a9c:	7812      	ldrb	r2, [r2, #0]
 8005a9e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aa4:	1c5a      	adds	r2, r3, #1
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005ab8:	2300      	movs	r3, #0
 8005aba:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	f003 0301 	and.w	r3, r3, #1
 8005ac6:	2b01      	cmp	r3, #1
 8005ac8:	d148      	bne.n	8005b5c <HAL_SPI_TransmitReceive+0x3b4>
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005ad0:	b29b      	uxth	r3, r3
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d042      	beq.n	8005b5c <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005adc:	b29b      	uxth	r3, r3
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d923      	bls.n	8005b2a <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	68da      	ldr	r2, [r3, #12]
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aec:	b292      	uxth	r2, r2
 8005aee:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005af4:	1c9a      	adds	r2, r3, #2
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b00:	b29b      	uxth	r3, r3
 8005b02:	3b02      	subs	r3, #2
 8005b04:	b29a      	uxth	r2, r3
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d81f      	bhi.n	8005b58 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	685a      	ldr	r2, [r3, #4]
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b26:	605a      	str	r2, [r3, #4]
 8005b28:	e016      	b.n	8005b58 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f103 020c 	add.w	r2, r3, #12
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b36:	7812      	ldrb	r2, [r2, #0]
 8005b38:	b2d2      	uxtb	r2, r2
 8005b3a:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b40:	1c5a      	adds	r2, r3, #1
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b4c:	b29b      	uxth	r3, r3
 8005b4e:	3b01      	subs	r3, #1
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b58:	2301      	movs	r3, #1
 8005b5a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005b5c:	f7fd f914 	bl	8002d88 <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	69fb      	ldr	r3, [r7, #28]
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d803      	bhi.n	8005b74 <HAL_SPI_TransmitReceive+0x3cc>
 8005b6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b6e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005b72:	d102      	bne.n	8005b7a <HAL_SPI_TransmitReceive+0x3d2>
 8005b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d107      	bne.n	8005b8a <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8005b7a:	2303      	movs	r3, #3
 8005b7c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2201      	movs	r2, #1
 8005b84:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8005b88:	e026      	b.n	8005bd8 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005b8e:	b29b      	uxth	r3, r3
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	f47f af57 	bne.w	8005a44 <HAL_SPI_TransmitReceive+0x29c>
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b9c:	b29b      	uxth	r3, r3
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	f47f af50 	bne.w	8005a44 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ba4:	69fa      	ldr	r2, [r7, #28]
 8005ba6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ba8:	68f8      	ldr	r0, [r7, #12]
 8005baa:	f000 f93d 	bl	8005e28 <SPI_EndRxTxTransaction>
 8005bae:	4603      	mov	r3, r0
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d005      	beq.n	8005bc0 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2220      	movs	r2, #32
 8005bbe:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d003      	beq.n	8005bd0 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8005bc8:	2301      	movs	r3, #1
 8005bca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8005bce:	e003      	b.n	8005bd8 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	2201      	movs	r2, #1
 8005bd4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2200      	movs	r2, #0
 8005bdc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005be0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3728      	adds	r7, #40	; 0x28
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b088      	sub	sp, #32
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	60b9      	str	r1, [r7, #8]
 8005bf6:	603b      	str	r3, [r7, #0]
 8005bf8:	4613      	mov	r3, r2
 8005bfa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005bfc:	f7fd f8c4 	bl	8002d88 <HAL_GetTick>
 8005c00:	4602      	mov	r2, r0
 8005c02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c04:	1a9b      	subs	r3, r3, r2
 8005c06:	683a      	ldr	r2, [r7, #0]
 8005c08:	4413      	add	r3, r2
 8005c0a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005c0c:	f7fd f8bc 	bl	8002d88 <HAL_GetTick>
 8005c10:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005c12:	4b39      	ldr	r3, [pc, #228]	; (8005cf8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	015b      	lsls	r3, r3, #5
 8005c18:	0d1b      	lsrs	r3, r3, #20
 8005c1a:	69fa      	ldr	r2, [r7, #28]
 8005c1c:	fb02 f303 	mul.w	r3, r2, r3
 8005c20:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c22:	e054      	b.n	8005cce <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005c2a:	d050      	beq.n	8005cce <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c2c:	f7fd f8ac 	bl	8002d88 <HAL_GetTick>
 8005c30:	4602      	mov	r2, r0
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	69fa      	ldr	r2, [r7, #28]
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d902      	bls.n	8005c42 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d13d      	bne.n	8005cbe <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	685a      	ldr	r2, [r3, #4]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005c50:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c5a:	d111      	bne.n	8005c80 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	689b      	ldr	r3, [r3, #8]
 8005c60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c64:	d004      	beq.n	8005c70 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c6e:	d107      	bne.n	8005c80 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c7e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c88:	d10f      	bne.n	8005caa <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c98:	601a      	str	r2, [r3, #0]
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	681a      	ldr	r2, [r3, #0]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ca8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2201      	movs	r2, #1
 8005cae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005cba:	2303      	movs	r3, #3
 8005cbc:	e017      	b.n	8005cee <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d101      	bne.n	8005cc8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	3b01      	subs	r3, #1
 8005ccc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	689a      	ldr	r2, [r3, #8]
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	4013      	ands	r3, r2
 8005cd8:	68ba      	ldr	r2, [r7, #8]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	bf0c      	ite	eq
 8005cde:	2301      	moveq	r3, #1
 8005ce0:	2300      	movne	r3, #0
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	461a      	mov	r2, r3
 8005ce6:	79fb      	ldrb	r3, [r7, #7]
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d19b      	bne.n	8005c24 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005cec:	2300      	movs	r3, #0
}
 8005cee:	4618      	mov	r0, r3
 8005cf0:	3720      	adds	r7, #32
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd80      	pop	{r7, pc}
 8005cf6:	bf00      	nop
 8005cf8:	20000010 	.word	0x20000010

08005cfc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b08a      	sub	sp, #40	; 0x28
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]
 8005d08:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005d0e:	f7fd f83b 	bl	8002d88 <HAL_GetTick>
 8005d12:	4602      	mov	r2, r0
 8005d14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d16:	1a9b      	subs	r3, r3, r2
 8005d18:	683a      	ldr	r2, [r7, #0]
 8005d1a:	4413      	add	r3, r2
 8005d1c:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8005d1e:	f7fd f833 	bl	8002d88 <HAL_GetTick>
 8005d22:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	330c      	adds	r3, #12
 8005d2a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005d2c:	4b3d      	ldr	r3, [pc, #244]	; (8005e24 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	4613      	mov	r3, r2
 8005d32:	009b      	lsls	r3, r3, #2
 8005d34:	4413      	add	r3, r2
 8005d36:	00da      	lsls	r2, r3, #3
 8005d38:	1ad3      	subs	r3, r2, r3
 8005d3a:	0d1b      	lsrs	r3, r3, #20
 8005d3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d3e:	fb02 f303 	mul.w	r3, r2, r3
 8005d42:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8005d44:	e060      	b.n	8005e08 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005d4c:	d107      	bne.n	8005d5e <SPI_WaitFifoStateUntilTimeout+0x62>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d104      	bne.n	8005d5e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8005d54:	69fb      	ldr	r3, [r7, #28]
 8005d56:	781b      	ldrb	r3, [r3, #0]
 8005d58:	b2db      	uxtb	r3, r3
 8005d5a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8005d5c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005d64:	d050      	beq.n	8005e08 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005d66:	f7fd f80f 	bl	8002d88 <HAL_GetTick>
 8005d6a:	4602      	mov	r2, r0
 8005d6c:	6a3b      	ldr	r3, [r7, #32]
 8005d6e:	1ad3      	subs	r3, r2, r3
 8005d70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d72:	429a      	cmp	r2, r3
 8005d74:	d902      	bls.n	8005d7c <SPI_WaitFifoStateUntilTimeout+0x80>
 8005d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d13d      	bne.n	8005df8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	685a      	ldr	r2, [r3, #4]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d8a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	685b      	ldr	r3, [r3, #4]
 8005d90:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d94:	d111      	bne.n	8005dba <SPI_WaitFifoStateUntilTimeout+0xbe>
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d9e:	d004      	beq.n	8005daa <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005da8:	d107      	bne.n	8005dba <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005db8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dbe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005dc2:	d10f      	bne.n	8005de4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	681a      	ldr	r2, [r3, #0]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005dd2:	601a      	str	r2, [r3, #0]
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005de2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2201      	movs	r2, #1
 8005de8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2200      	movs	r2, #0
 8005df0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005df4:	2303      	movs	r3, #3
 8005df6:	e010      	b.n	8005e1a <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005df8:	69bb      	ldr	r3, [r7, #24]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d101      	bne.n	8005e02 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8005dfe:	2300      	movs	r3, #0
 8005e00:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	3b01      	subs	r3, #1
 8005e06:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	689a      	ldr	r2, [r3, #8]
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	4013      	ands	r3, r2
 8005e12:	687a      	ldr	r2, [r7, #4]
 8005e14:	429a      	cmp	r2, r3
 8005e16:	d196      	bne.n	8005d46 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8005e18:	2300      	movs	r3, #0
}
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	3728      	adds	r7, #40	; 0x28
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	bd80      	pop	{r7, pc}
 8005e22:	bf00      	nop
 8005e24:	20000010 	.word	0x20000010

08005e28 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b086      	sub	sp, #24
 8005e2c:	af02      	add	r7, sp, #8
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	9300      	str	r3, [sp, #0]
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	2200      	movs	r2, #0
 8005e3c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005e40:	68f8      	ldr	r0, [r7, #12]
 8005e42:	f7ff ff5b 	bl	8005cfc <SPI_WaitFifoStateUntilTimeout>
 8005e46:	4603      	mov	r3, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d007      	beq.n	8005e5c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e50:	f043 0220 	orr.w	r2, r3, #32
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005e58:	2303      	movs	r3, #3
 8005e5a:	e027      	b.n	8005eac <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	9300      	str	r3, [sp, #0]
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	2200      	movs	r2, #0
 8005e64:	2180      	movs	r1, #128	; 0x80
 8005e66:	68f8      	ldr	r0, [r7, #12]
 8005e68:	f7ff fec0 	bl	8005bec <SPI_WaitFlagStateUntilTimeout>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d007      	beq.n	8005e82 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e76:	f043 0220 	orr.w	r2, r3, #32
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e014      	b.n	8005eac <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	9300      	str	r3, [sp, #0]
 8005e86:	68bb      	ldr	r3, [r7, #8]
 8005e88:	2200      	movs	r2, #0
 8005e8a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005e8e:	68f8      	ldr	r0, [r7, #12]
 8005e90:	f7ff ff34 	bl	8005cfc <SPI_WaitFifoStateUntilTimeout>
 8005e94:	4603      	mov	r3, r0
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d007      	beq.n	8005eaa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e9e:	f043 0220 	orr.w	r2, r3, #32
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005ea6:	2303      	movs	r3, #3
 8005ea8:	e000      	b.n	8005eac <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005eaa:	2300      	movs	r3, #0
}
 8005eac:	4618      	mov	r0, r3
 8005eae:	3710      	adds	r7, #16
 8005eb0:	46bd      	mov	sp, r7
 8005eb2:	bd80      	pop	{r7, pc}

08005eb4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005eb4:	b580      	push	{r7, lr}
 8005eb6:	b082      	sub	sp, #8
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d101      	bne.n	8005ec6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e040      	b.n	8005f48 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d106      	bne.n	8005edc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005ed6:	6878      	ldr	r0, [r7, #4]
 8005ed8:	f7fc fd58 	bl	800298c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	2224      	movs	r2, #36	; 0x24
 8005ee0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	681a      	ldr	r2, [r3, #0]
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f022 0201 	bic.w	r2, r2, #1
 8005ef0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d002      	beq.n	8005f00 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fdd8 	bl	8006ab0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 fb7b 	bl	80065fc <UART_SetConfig>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d101      	bne.n	8005f10 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	e01b      	b.n	8005f48 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	685a      	ldr	r2, [r3, #4]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005f1e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	689a      	ldr	r2, [r3, #8]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005f2e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f042 0201 	orr.w	r2, r2, #1
 8005f3e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f000 fe57 	bl	8006bf4 <UART_CheckIdleState>
 8005f46:	4603      	mov	r3, r0
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3708      	adds	r7, #8
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}

08005f50 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005f50:	b580      	push	{r7, lr}
 8005f52:	b08a      	sub	sp, #40	; 0x28
 8005f54:	af00      	add	r7, sp, #0
 8005f56:	60f8      	str	r0, [r7, #12]
 8005f58:	60b9      	str	r1, [r7, #8]
 8005f5a:	4613      	mov	r3, r2
 8005f5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005f64:	2b20      	cmp	r3, #32
 8005f66:	d137      	bne.n	8005fd8 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8005f68:	68bb      	ldr	r3, [r7, #8]
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d002      	beq.n	8005f74 <HAL_UART_Receive_IT+0x24>
 8005f6e:	88fb      	ldrh	r3, [r7, #6]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d101      	bne.n	8005f78 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e030      	b.n	8005fda <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a18      	ldr	r2, [pc, #96]	; (8005fe4 <HAL_UART_Receive_IT+0x94>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d01f      	beq.n	8005fc8 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d018      	beq.n	8005fc8 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f9c:	697b      	ldr	r3, [r7, #20]
 8005f9e:	e853 3f00 	ldrex	r3, [r3]
 8005fa2:	613b      	str	r3, [r7, #16]
   return(result);
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005faa:	627b      	str	r3, [r7, #36]	; 0x24
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	461a      	mov	r2, r3
 8005fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fb4:	623b      	str	r3, [r7, #32]
 8005fb6:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb8:	69f9      	ldr	r1, [r7, #28]
 8005fba:	6a3a      	ldr	r2, [r7, #32]
 8005fbc:	e841 2300 	strex	r3, r2, [r1]
 8005fc0:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fc2:	69bb      	ldr	r3, [r7, #24]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d1e6      	bne.n	8005f96 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005fc8:	88fb      	ldrh	r3, [r7, #6]
 8005fca:	461a      	mov	r2, r3
 8005fcc:	68b9      	ldr	r1, [r7, #8]
 8005fce:	68f8      	ldr	r0, [r7, #12]
 8005fd0:	f000 ff20 	bl	8006e14 <UART_Start_Receive_IT>
 8005fd4:	4603      	mov	r3, r0
 8005fd6:	e000      	b.n	8005fda <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005fd8:	2302      	movs	r3, #2
  }
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3728      	adds	r7, #40	; 0x28
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	40008000 	.word	0x40008000

08005fe8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b0ba      	sub	sp, #232	; 0xe8
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	69db      	ldr	r3, [r3, #28]
 8005ff6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800600e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8006012:	f640 030f 	movw	r3, #2063	; 0x80f
 8006016:	4013      	ands	r3, r2
 8006018:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800601c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006020:	2b00      	cmp	r3, #0
 8006022:	d115      	bne.n	8006050 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006024:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006028:	f003 0320 	and.w	r3, r3, #32
 800602c:	2b00      	cmp	r3, #0
 800602e:	d00f      	beq.n	8006050 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006030:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006034:	f003 0320 	and.w	r3, r3, #32
 8006038:	2b00      	cmp	r3, #0
 800603a:	d009      	beq.n	8006050 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006040:	2b00      	cmp	r3, #0
 8006042:	f000 82ae 	beq.w	80065a2 <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	4798      	blx	r3
      }
      return;
 800604e:	e2a8      	b.n	80065a2 <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006050:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006054:	2b00      	cmp	r3, #0
 8006056:	f000 8117 	beq.w	8006288 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800605a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800605e:	f003 0301 	and.w	r3, r3, #1
 8006062:	2b00      	cmp	r3, #0
 8006064:	d106      	bne.n	8006074 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8006066:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800606a:	4b85      	ldr	r3, [pc, #532]	; (8006280 <HAL_UART_IRQHandler+0x298>)
 800606c:	4013      	ands	r3, r2
 800606e:	2b00      	cmp	r3, #0
 8006070:	f000 810a 	beq.w	8006288 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006078:	f003 0301 	and.w	r3, r3, #1
 800607c:	2b00      	cmp	r3, #0
 800607e:	d011      	beq.n	80060a4 <HAL_UART_IRQHandler+0xbc>
 8006080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006084:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006088:	2b00      	cmp	r3, #0
 800608a:	d00b      	beq.n	80060a4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	2201      	movs	r2, #1
 8006092:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800609a:	f043 0201 	orr.w	r2, r3, #1
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060a8:	f003 0302 	and.w	r3, r3, #2
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d011      	beq.n	80060d4 <HAL_UART_IRQHandler+0xec>
 80060b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060b4:	f003 0301 	and.w	r3, r3, #1
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d00b      	beq.n	80060d4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	2202      	movs	r2, #2
 80060c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80060ca:	f043 0204 	orr.w	r2, r3, #4
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80060d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80060d8:	f003 0304 	and.w	r3, r3, #4
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d011      	beq.n	8006104 <HAL_UART_IRQHandler+0x11c>
 80060e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d00b      	beq.n	8006104 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	2204      	movs	r2, #4
 80060f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80060fa:	f043 0202 	orr.w	r2, r3, #2
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006104:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006108:	f003 0308 	and.w	r3, r3, #8
 800610c:	2b00      	cmp	r3, #0
 800610e:	d017      	beq.n	8006140 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006110:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006114:	f003 0320 	and.w	r3, r3, #32
 8006118:	2b00      	cmp	r3, #0
 800611a:	d105      	bne.n	8006128 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800611c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006120:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006124:	2b00      	cmp	r3, #0
 8006126:	d00b      	beq.n	8006140 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	2208      	movs	r2, #8
 800612e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006136:	f043 0208 	orr.w	r2, r3, #8
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8006140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006144:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006148:	2b00      	cmp	r3, #0
 800614a:	d012      	beq.n	8006172 <HAL_UART_IRQHandler+0x18a>
 800614c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006150:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006154:	2b00      	cmp	r3, #0
 8006156:	d00c      	beq.n	8006172 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006160:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006168:	f043 0220 	orr.w	r2, r3, #32
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006178:	2b00      	cmp	r3, #0
 800617a:	f000 8214 	beq.w	80065a6 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800617e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006182:	f003 0320 	and.w	r3, r3, #32
 8006186:	2b00      	cmp	r3, #0
 8006188:	d00d      	beq.n	80061a6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800618a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800618e:	f003 0320 	and.w	r3, r3, #32
 8006192:	2b00      	cmp	r3, #0
 8006194:	d007      	beq.n	80061a6 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800619a:	2b00      	cmp	r3, #0
 800619c:	d003      	beq.n	80061a6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80061ac:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061ba:	2b40      	cmp	r3, #64	; 0x40
 80061bc:	d005      	beq.n	80061ca <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80061be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80061c2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d04f      	beq.n	800626a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 fee8 	bl	8006fa0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	689b      	ldr	r3, [r3, #8]
 80061d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061da:	2b40      	cmp	r3, #64	; 0x40
 80061dc:	d141      	bne.n	8006262 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	3308      	adds	r3, #8
 80061e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80061ec:	e853 3f00 	ldrex	r3, [r3]
 80061f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80061f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80061f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80061fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	3308      	adds	r3, #8
 8006206:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800620a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800620e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006212:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006216:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800621a:	e841 2300 	strex	r3, r2, [r1]
 800621e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006222:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d1d9      	bne.n	80061de <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800622e:	2b00      	cmp	r3, #0
 8006230:	d013      	beq.n	800625a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006236:	4a13      	ldr	r2, [pc, #76]	; (8006284 <HAL_UART_IRQHandler+0x29c>)
 8006238:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800623e:	4618      	mov	r0, r3
 8006240:	f7fc ff21 	bl	8003086 <HAL_DMA_Abort_IT>
 8006244:	4603      	mov	r3, r0
 8006246:	2b00      	cmp	r3, #0
 8006248:	d017      	beq.n	800627a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800624e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006250:	687a      	ldr	r2, [r7, #4]
 8006252:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006254:	4610      	mov	r0, r2
 8006256:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006258:	e00f      	b.n	800627a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800625a:	6878      	ldr	r0, [r7, #4]
 800625c:	f000 f9b8 	bl	80065d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006260:	e00b      	b.n	800627a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f9b4 	bl	80065d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006268:	e007      	b.n	800627a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 f9b0 	bl	80065d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	2200      	movs	r2, #0
 8006274:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8006278:	e195      	b.n	80065a6 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800627a:	bf00      	nop
    return;
 800627c:	e193      	b.n	80065a6 <HAL_UART_IRQHandler+0x5be>
 800627e:	bf00      	nop
 8006280:	04000120 	.word	0x04000120
 8006284:	08007069 	.word	0x08007069

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800628c:	2b01      	cmp	r3, #1
 800628e:	f040 814e 	bne.w	800652e <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006292:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006296:	f003 0310 	and.w	r3, r3, #16
 800629a:	2b00      	cmp	r3, #0
 800629c:	f000 8147 	beq.w	800652e <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80062a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80062a4:	f003 0310 	and.w	r3, r3, #16
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	f000 8140 	beq.w	800652e <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	2210      	movs	r2, #16
 80062b4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062c0:	2b40      	cmp	r3, #64	; 0x40
 80062c2:	f040 80b8 	bne.w	8006436 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	685b      	ldr	r3, [r3, #4]
 80062ce:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80062d2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	f000 8167 	beq.w	80065aa <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80062e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80062e6:	429a      	cmp	r2, r3
 80062e8:	f080 815f 	bcs.w	80065aa <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80062f2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f003 0320 	and.w	r3, r3, #32
 8006302:	2b00      	cmp	r3, #0
 8006304:	f040 8086 	bne.w	8006414 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006310:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006314:	e853 3f00 	ldrex	r3, [r3]
 8006318:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800631c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006320:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006324:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	461a      	mov	r2, r3
 800632e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006332:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006336:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800633e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006342:	e841 2300 	strex	r3, r2, [r1]
 8006346:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800634a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800634e:	2b00      	cmp	r3, #0
 8006350:	d1da      	bne.n	8006308 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	3308      	adds	r3, #8
 8006358:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800635a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800635c:	e853 3f00 	ldrex	r3, [r3]
 8006360:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006362:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006364:	f023 0301 	bic.w	r3, r3, #1
 8006368:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	3308      	adds	r3, #8
 8006372:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006376:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800637a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800637c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800637e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006382:	e841 2300 	strex	r3, r2, [r1]
 8006386:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006388:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800638a:	2b00      	cmp	r3, #0
 800638c:	d1e1      	bne.n	8006352 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	3308      	adds	r3, #8
 8006394:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006396:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006398:	e853 3f00 	ldrex	r3, [r3]
 800639c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800639e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80063a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80063a4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	3308      	adds	r3, #8
 80063ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80063b2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80063b4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063b6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80063b8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80063ba:	e841 2300 	strex	r3, r2, [r1]
 80063be:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80063c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d1e3      	bne.n	800638e <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2220      	movs	r2, #32
 80063ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80063dc:	e853 3f00 	ldrex	r3, [r3]
 80063e0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80063e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80063e4:	f023 0310 	bic.w	r3, r3, #16
 80063e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	461a      	mov	r2, r3
 80063f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80063f6:	65bb      	str	r3, [r7, #88]	; 0x58
 80063f8:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063fa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80063fc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80063fe:	e841 2300 	strex	r3, r2, [r1]
 8006402:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006404:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006406:	2b00      	cmp	r3, #0
 8006408:	d1e4      	bne.n	80063d4 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800640e:	4618      	mov	r0, r3
 8006410:	f7fc fdfb 	bl	800300a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2202      	movs	r2, #2
 8006418:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006426:	b29b      	uxth	r3, r3
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	b29b      	uxth	r3, r3
 800642c:	4619      	mov	r1, r3
 800642e:	6878      	ldr	r0, [r7, #4]
 8006430:	f000 f8d8 	bl	80065e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006434:	e0b9      	b.n	80065aa <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006442:	b29b      	uxth	r3, r3
 8006444:	1ad3      	subs	r3, r2, r3
 8006446:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8006450:	b29b      	uxth	r3, r3
 8006452:	2b00      	cmp	r3, #0
 8006454:	f000 80ab 	beq.w	80065ae <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8006458:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800645c:	2b00      	cmp	r3, #0
 800645e:	f000 80a6 	beq.w	80065ae <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800646a:	e853 3f00 	ldrex	r3, [r3]
 800646e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006470:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006472:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006476:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	461a      	mov	r2, r3
 8006480:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006484:	647b      	str	r3, [r7, #68]	; 0x44
 8006486:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006488:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800648a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800648c:	e841 2300 	strex	r3, r2, [r1]
 8006490:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006492:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006494:	2b00      	cmp	r3, #0
 8006496:	d1e4      	bne.n	8006462 <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	3308      	adds	r3, #8
 800649e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064a2:	e853 3f00 	ldrex	r3, [r3]
 80064a6:	623b      	str	r3, [r7, #32]
   return(result);
 80064a8:	6a3b      	ldr	r3, [r7, #32]
 80064aa:	f023 0301 	bic.w	r3, r3, #1
 80064ae:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	3308      	adds	r3, #8
 80064b8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80064bc:	633a      	str	r2, [r7, #48]	; 0x30
 80064be:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064c0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80064c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80064c4:	e841 2300 	strex	r3, r2, [r1]
 80064c8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80064ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d1e3      	bne.n	8006498 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2220      	movs	r2, #32
 80064d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ea:	693b      	ldr	r3, [r7, #16]
 80064ec:	e853 3f00 	ldrex	r3, [r3]
 80064f0:	60fb      	str	r3, [r7, #12]
   return(result);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f023 0310 	bic.w	r3, r3, #16
 80064f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	461a      	mov	r2, r3
 8006502:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006506:	61fb      	str	r3, [r7, #28]
 8006508:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800650a:	69b9      	ldr	r1, [r7, #24]
 800650c:	69fa      	ldr	r2, [r7, #28]
 800650e:	e841 2300 	strex	r3, r2, [r1]
 8006512:	617b      	str	r3, [r7, #20]
   return(result);
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d1e4      	bne.n	80064e4 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2202      	movs	r2, #2
 800651e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006520:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006524:	4619      	mov	r1, r3
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 f85c 	bl	80065e4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800652c:	e03f      	b.n	80065ae <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800652e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006532:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006536:	2b00      	cmp	r3, #0
 8006538:	d00e      	beq.n	8006558 <HAL_UART_IRQHandler+0x570>
 800653a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800653e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006542:	2b00      	cmp	r3, #0
 8006544:	d008      	beq.n	8006558 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800654e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006550:	6878      	ldr	r0, [r7, #4]
 8006552:	f000 ff85 	bl	8007460 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006556:	e02d      	b.n	80065b4 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006558:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800655c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006560:	2b00      	cmp	r3, #0
 8006562:	d00e      	beq.n	8006582 <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006564:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006568:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800656c:	2b00      	cmp	r3, #0
 800656e:	d008      	beq.n	8006582 <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006574:	2b00      	cmp	r3, #0
 8006576:	d01c      	beq.n	80065b2 <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800657c:	6878      	ldr	r0, [r7, #4]
 800657e:	4798      	blx	r3
    }
    return;
 8006580:	e017      	b.n	80065b2 <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006586:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800658a:	2b00      	cmp	r3, #0
 800658c:	d012      	beq.n	80065b4 <HAL_UART_IRQHandler+0x5cc>
 800658e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006592:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006596:	2b00      	cmp	r3, #0
 8006598:	d00c      	beq.n	80065b4 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f000 fd7a 	bl	8007094 <UART_EndTransmit_IT>
    return;
 80065a0:	e008      	b.n	80065b4 <HAL_UART_IRQHandler+0x5cc>
      return;
 80065a2:	bf00      	nop
 80065a4:	e006      	b.n	80065b4 <HAL_UART_IRQHandler+0x5cc>
    return;
 80065a6:	bf00      	nop
 80065a8:	e004      	b.n	80065b4 <HAL_UART_IRQHandler+0x5cc>
      return;
 80065aa:	bf00      	nop
 80065ac:	e002      	b.n	80065b4 <HAL_UART_IRQHandler+0x5cc>
      return;
 80065ae:	bf00      	nop
 80065b0:	e000      	b.n	80065b4 <HAL_UART_IRQHandler+0x5cc>
    return;
 80065b2:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80065b4:	37e8      	adds	r7, #232	; 0xe8
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}
 80065ba:	bf00      	nop

080065bc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80065bc:	b480      	push	{r7}
 80065be:	b083      	sub	sp, #12
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80065c4:	bf00      	nop
 80065c6:	370c      	adds	r7, #12
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b083      	sub	sp, #12
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80065d8:	bf00      	nop
 80065da:	370c      	adds	r7, #12
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr

080065e4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b083      	sub	sp, #12
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	460b      	mov	r3, r1
 80065ee:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80065f0:	bf00      	nop
 80065f2:	370c      	adds	r7, #12
 80065f4:	46bd      	mov	sp, r7
 80065f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065fa:	4770      	bx	lr

080065fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80065fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006600:	b08a      	sub	sp, #40	; 0x28
 8006602:	af00      	add	r7, sp, #0
 8006604:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006606:	2300      	movs	r3, #0
 8006608:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	689a      	ldr	r2, [r3, #8]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	691b      	ldr	r3, [r3, #16]
 8006614:	431a      	orrs	r2, r3
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	695b      	ldr	r3, [r3, #20]
 800661a:	431a      	orrs	r2, r3
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	69db      	ldr	r3, [r3, #28]
 8006620:	4313      	orrs	r3, r2
 8006622:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	4b9e      	ldr	r3, [pc, #632]	; (80068a4 <UART_SetConfig+0x2a8>)
 800662c:	4013      	ands	r3, r2
 800662e:	68fa      	ldr	r2, [r7, #12]
 8006630:	6812      	ldr	r2, [r2, #0]
 8006632:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006634:	430b      	orrs	r3, r1
 8006636:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	685b      	ldr	r3, [r3, #4]
 800663e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	68da      	ldr	r2, [r3, #12]
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	430a      	orrs	r2, r1
 800664c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	699b      	ldr	r3, [r3, #24]
 8006652:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4a93      	ldr	r2, [pc, #588]	; (80068a8 <UART_SetConfig+0x2ac>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d004      	beq.n	8006668 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6a1b      	ldr	r3, [r3, #32]
 8006662:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006664:	4313      	orrs	r3, r2
 8006666:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	689b      	ldr	r3, [r3, #8]
 800666e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006678:	430a      	orrs	r2, r1
 800667a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a8a      	ldr	r2, [pc, #552]	; (80068ac <UART_SetConfig+0x2b0>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d126      	bne.n	80066d4 <UART_SetConfig+0xd8>
 8006686:	4b8a      	ldr	r3, [pc, #552]	; (80068b0 <UART_SetConfig+0x2b4>)
 8006688:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800668c:	f003 0303 	and.w	r3, r3, #3
 8006690:	2b03      	cmp	r3, #3
 8006692:	d81b      	bhi.n	80066cc <UART_SetConfig+0xd0>
 8006694:	a201      	add	r2, pc, #4	; (adr r2, 800669c <UART_SetConfig+0xa0>)
 8006696:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800669a:	bf00      	nop
 800669c:	080066ad 	.word	0x080066ad
 80066a0:	080066bd 	.word	0x080066bd
 80066a4:	080066b5 	.word	0x080066b5
 80066a8:	080066c5 	.word	0x080066c5
 80066ac:	2301      	movs	r3, #1
 80066ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066b2:	e0ab      	b.n	800680c <UART_SetConfig+0x210>
 80066b4:	2302      	movs	r3, #2
 80066b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066ba:	e0a7      	b.n	800680c <UART_SetConfig+0x210>
 80066bc:	2304      	movs	r3, #4
 80066be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066c2:	e0a3      	b.n	800680c <UART_SetConfig+0x210>
 80066c4:	2308      	movs	r3, #8
 80066c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066ca:	e09f      	b.n	800680c <UART_SetConfig+0x210>
 80066cc:	2310      	movs	r3, #16
 80066ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80066d2:	e09b      	b.n	800680c <UART_SetConfig+0x210>
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a76      	ldr	r2, [pc, #472]	; (80068b4 <UART_SetConfig+0x2b8>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d138      	bne.n	8006750 <UART_SetConfig+0x154>
 80066de:	4b74      	ldr	r3, [pc, #464]	; (80068b0 <UART_SetConfig+0x2b4>)
 80066e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80066e4:	f003 030c 	and.w	r3, r3, #12
 80066e8:	2b0c      	cmp	r3, #12
 80066ea:	d82d      	bhi.n	8006748 <UART_SetConfig+0x14c>
 80066ec:	a201      	add	r2, pc, #4	; (adr r2, 80066f4 <UART_SetConfig+0xf8>)
 80066ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066f2:	bf00      	nop
 80066f4:	08006729 	.word	0x08006729
 80066f8:	08006749 	.word	0x08006749
 80066fc:	08006749 	.word	0x08006749
 8006700:	08006749 	.word	0x08006749
 8006704:	08006739 	.word	0x08006739
 8006708:	08006749 	.word	0x08006749
 800670c:	08006749 	.word	0x08006749
 8006710:	08006749 	.word	0x08006749
 8006714:	08006731 	.word	0x08006731
 8006718:	08006749 	.word	0x08006749
 800671c:	08006749 	.word	0x08006749
 8006720:	08006749 	.word	0x08006749
 8006724:	08006741 	.word	0x08006741
 8006728:	2300      	movs	r3, #0
 800672a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800672e:	e06d      	b.n	800680c <UART_SetConfig+0x210>
 8006730:	2302      	movs	r3, #2
 8006732:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006736:	e069      	b.n	800680c <UART_SetConfig+0x210>
 8006738:	2304      	movs	r3, #4
 800673a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800673e:	e065      	b.n	800680c <UART_SetConfig+0x210>
 8006740:	2308      	movs	r3, #8
 8006742:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006746:	e061      	b.n	800680c <UART_SetConfig+0x210>
 8006748:	2310      	movs	r3, #16
 800674a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800674e:	e05d      	b.n	800680c <UART_SetConfig+0x210>
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4a58      	ldr	r2, [pc, #352]	; (80068b8 <UART_SetConfig+0x2bc>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d125      	bne.n	80067a6 <UART_SetConfig+0x1aa>
 800675a:	4b55      	ldr	r3, [pc, #340]	; (80068b0 <UART_SetConfig+0x2b4>)
 800675c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006760:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006764:	2b30      	cmp	r3, #48	; 0x30
 8006766:	d016      	beq.n	8006796 <UART_SetConfig+0x19a>
 8006768:	2b30      	cmp	r3, #48	; 0x30
 800676a:	d818      	bhi.n	800679e <UART_SetConfig+0x1a2>
 800676c:	2b20      	cmp	r3, #32
 800676e:	d00a      	beq.n	8006786 <UART_SetConfig+0x18a>
 8006770:	2b20      	cmp	r3, #32
 8006772:	d814      	bhi.n	800679e <UART_SetConfig+0x1a2>
 8006774:	2b00      	cmp	r3, #0
 8006776:	d002      	beq.n	800677e <UART_SetConfig+0x182>
 8006778:	2b10      	cmp	r3, #16
 800677a:	d008      	beq.n	800678e <UART_SetConfig+0x192>
 800677c:	e00f      	b.n	800679e <UART_SetConfig+0x1a2>
 800677e:	2300      	movs	r3, #0
 8006780:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006784:	e042      	b.n	800680c <UART_SetConfig+0x210>
 8006786:	2302      	movs	r3, #2
 8006788:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800678c:	e03e      	b.n	800680c <UART_SetConfig+0x210>
 800678e:	2304      	movs	r3, #4
 8006790:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006794:	e03a      	b.n	800680c <UART_SetConfig+0x210>
 8006796:	2308      	movs	r3, #8
 8006798:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800679c:	e036      	b.n	800680c <UART_SetConfig+0x210>
 800679e:	2310      	movs	r3, #16
 80067a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067a4:	e032      	b.n	800680c <UART_SetConfig+0x210>
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4a3f      	ldr	r2, [pc, #252]	; (80068a8 <UART_SetConfig+0x2ac>)
 80067ac:	4293      	cmp	r3, r2
 80067ae:	d12a      	bne.n	8006806 <UART_SetConfig+0x20a>
 80067b0:	4b3f      	ldr	r3, [pc, #252]	; (80068b0 <UART_SetConfig+0x2b4>)
 80067b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067b6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80067ba:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80067be:	d01a      	beq.n	80067f6 <UART_SetConfig+0x1fa>
 80067c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80067c4:	d81b      	bhi.n	80067fe <UART_SetConfig+0x202>
 80067c6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067ca:	d00c      	beq.n	80067e6 <UART_SetConfig+0x1ea>
 80067cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067d0:	d815      	bhi.n	80067fe <UART_SetConfig+0x202>
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d003      	beq.n	80067de <UART_SetConfig+0x1e2>
 80067d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80067da:	d008      	beq.n	80067ee <UART_SetConfig+0x1f2>
 80067dc:	e00f      	b.n	80067fe <UART_SetConfig+0x202>
 80067de:	2300      	movs	r3, #0
 80067e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067e4:	e012      	b.n	800680c <UART_SetConfig+0x210>
 80067e6:	2302      	movs	r3, #2
 80067e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067ec:	e00e      	b.n	800680c <UART_SetConfig+0x210>
 80067ee:	2304      	movs	r3, #4
 80067f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067f4:	e00a      	b.n	800680c <UART_SetConfig+0x210>
 80067f6:	2308      	movs	r3, #8
 80067f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80067fc:	e006      	b.n	800680c <UART_SetConfig+0x210>
 80067fe:	2310      	movs	r3, #16
 8006800:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006804:	e002      	b.n	800680c <UART_SetConfig+0x210>
 8006806:	2310      	movs	r3, #16
 8006808:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	4a25      	ldr	r2, [pc, #148]	; (80068a8 <UART_SetConfig+0x2ac>)
 8006812:	4293      	cmp	r3, r2
 8006814:	f040 808a 	bne.w	800692c <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006818:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800681c:	2b08      	cmp	r3, #8
 800681e:	d824      	bhi.n	800686a <UART_SetConfig+0x26e>
 8006820:	a201      	add	r2, pc, #4	; (adr r2, 8006828 <UART_SetConfig+0x22c>)
 8006822:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006826:	bf00      	nop
 8006828:	0800684d 	.word	0x0800684d
 800682c:	0800686b 	.word	0x0800686b
 8006830:	08006855 	.word	0x08006855
 8006834:	0800686b 	.word	0x0800686b
 8006838:	0800685b 	.word	0x0800685b
 800683c:	0800686b 	.word	0x0800686b
 8006840:	0800686b 	.word	0x0800686b
 8006844:	0800686b 	.word	0x0800686b
 8006848:	08006863 	.word	0x08006863
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800684c:	f7fe fb82 	bl	8004f54 <HAL_RCC_GetPCLK1Freq>
 8006850:	61f8      	str	r0, [r7, #28]
        break;
 8006852:	e010      	b.n	8006876 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006854:	4b19      	ldr	r3, [pc, #100]	; (80068bc <UART_SetConfig+0x2c0>)
 8006856:	61fb      	str	r3, [r7, #28]
        break;
 8006858:	e00d      	b.n	8006876 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800685a:	f7fe fae3 	bl	8004e24 <HAL_RCC_GetSysClockFreq>
 800685e:	61f8      	str	r0, [r7, #28]
        break;
 8006860:	e009      	b.n	8006876 <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006862:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006866:	61fb      	str	r3, [r7, #28]
        break;
 8006868:	e005      	b.n	8006876 <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 800686a:	2300      	movs	r3, #0
 800686c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800686e:	2301      	movs	r3, #1
 8006870:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006874:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006876:	69fb      	ldr	r3, [r7, #28]
 8006878:	2b00      	cmp	r3, #0
 800687a:	f000 8109 	beq.w	8006a90 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	685a      	ldr	r2, [r3, #4]
 8006882:	4613      	mov	r3, r2
 8006884:	005b      	lsls	r3, r3, #1
 8006886:	4413      	add	r3, r2
 8006888:	69fa      	ldr	r2, [r7, #28]
 800688a:	429a      	cmp	r2, r3
 800688c:	d305      	bcc.n	800689a <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006894:	69fa      	ldr	r2, [r7, #28]
 8006896:	429a      	cmp	r2, r3
 8006898:	d912      	bls.n	80068c0 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80068a0:	e0f6      	b.n	8006a90 <UART_SetConfig+0x494>
 80068a2:	bf00      	nop
 80068a4:	efff69f3 	.word	0xefff69f3
 80068a8:	40008000 	.word	0x40008000
 80068ac:	40013800 	.word	0x40013800
 80068b0:	40021000 	.word	0x40021000
 80068b4:	40004400 	.word	0x40004400
 80068b8:	40004800 	.word	0x40004800
 80068bc:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80068c0:	69fb      	ldr	r3, [r7, #28]
 80068c2:	2200      	movs	r2, #0
 80068c4:	461c      	mov	r4, r3
 80068c6:	4615      	mov	r5, r2
 80068c8:	f04f 0200 	mov.w	r2, #0
 80068cc:	f04f 0300 	mov.w	r3, #0
 80068d0:	022b      	lsls	r3, r5, #8
 80068d2:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80068d6:	0222      	lsls	r2, r4, #8
 80068d8:	68f9      	ldr	r1, [r7, #12]
 80068da:	6849      	ldr	r1, [r1, #4]
 80068dc:	0849      	lsrs	r1, r1, #1
 80068de:	2000      	movs	r0, #0
 80068e0:	4688      	mov	r8, r1
 80068e2:	4681      	mov	r9, r0
 80068e4:	eb12 0a08 	adds.w	sl, r2, r8
 80068e8:	eb43 0b09 	adc.w	fp, r3, r9
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	603b      	str	r3, [r7, #0]
 80068f4:	607a      	str	r2, [r7, #4]
 80068f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80068fa:	4650      	mov	r0, sl
 80068fc:	4659      	mov	r1, fp
 80068fe:	f7fa f9cd 	bl	8000c9c <__aeabi_uldivmod>
 8006902:	4602      	mov	r2, r0
 8006904:	460b      	mov	r3, r1
 8006906:	4613      	mov	r3, r2
 8006908:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800690a:	69bb      	ldr	r3, [r7, #24]
 800690c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006910:	d308      	bcc.n	8006924 <UART_SetConfig+0x328>
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006918:	d204      	bcs.n	8006924 <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	69ba      	ldr	r2, [r7, #24]
 8006920:	60da      	str	r2, [r3, #12]
 8006922:	e0b5      	b.n	8006a90 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800692a:	e0b1      	b.n	8006a90 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800692c:	68fb      	ldr	r3, [r7, #12]
 800692e:	69db      	ldr	r3, [r3, #28]
 8006930:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006934:	d15d      	bne.n	80069f2 <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8006936:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800693a:	2b08      	cmp	r3, #8
 800693c:	d827      	bhi.n	800698e <UART_SetConfig+0x392>
 800693e:	a201      	add	r2, pc, #4	; (adr r2, 8006944 <UART_SetConfig+0x348>)
 8006940:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006944:	08006969 	.word	0x08006969
 8006948:	08006971 	.word	0x08006971
 800694c:	08006979 	.word	0x08006979
 8006950:	0800698f 	.word	0x0800698f
 8006954:	0800697f 	.word	0x0800697f
 8006958:	0800698f 	.word	0x0800698f
 800695c:	0800698f 	.word	0x0800698f
 8006960:	0800698f 	.word	0x0800698f
 8006964:	08006987 	.word	0x08006987
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006968:	f7fe faf4 	bl	8004f54 <HAL_RCC_GetPCLK1Freq>
 800696c:	61f8      	str	r0, [r7, #28]
        break;
 800696e:	e014      	b.n	800699a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006970:	f7fe fb06 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 8006974:	61f8      	str	r0, [r7, #28]
        break;
 8006976:	e010      	b.n	800699a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006978:	4b4c      	ldr	r3, [pc, #304]	; (8006aac <UART_SetConfig+0x4b0>)
 800697a:	61fb      	str	r3, [r7, #28]
        break;
 800697c:	e00d      	b.n	800699a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800697e:	f7fe fa51 	bl	8004e24 <HAL_RCC_GetSysClockFreq>
 8006982:	61f8      	str	r0, [r7, #28]
        break;
 8006984:	e009      	b.n	800699a <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006986:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800698a:	61fb      	str	r3, [r7, #28]
        break;
 800698c:	e005      	b.n	800699a <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 800698e:	2300      	movs	r3, #0
 8006990:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006992:	2301      	movs	r3, #1
 8006994:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006998:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800699a:	69fb      	ldr	r3, [r7, #28]
 800699c:	2b00      	cmp	r3, #0
 800699e:	d077      	beq.n	8006a90 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80069a0:	69fb      	ldr	r3, [r7, #28]
 80069a2:	005a      	lsls	r2, r3, #1
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	085b      	lsrs	r3, r3, #1
 80069aa:	441a      	add	r2, r3
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80069b4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80069b6:	69bb      	ldr	r3, [r7, #24]
 80069b8:	2b0f      	cmp	r3, #15
 80069ba:	d916      	bls.n	80069ea <UART_SetConfig+0x3ee>
 80069bc:	69bb      	ldr	r3, [r7, #24]
 80069be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80069c2:	d212      	bcs.n	80069ea <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	f023 030f 	bic.w	r3, r3, #15
 80069cc:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	085b      	lsrs	r3, r3, #1
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	f003 0307 	and.w	r3, r3, #7
 80069d8:	b29a      	uxth	r2, r3
 80069da:	8afb      	ldrh	r3, [r7, #22]
 80069dc:	4313      	orrs	r3, r2
 80069de:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	8afa      	ldrh	r2, [r7, #22]
 80069e6:	60da      	str	r2, [r3, #12]
 80069e8:	e052      	b.n	8006a90 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
 80069ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80069f0:	e04e      	b.n	8006a90 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 80069f2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80069f6:	2b08      	cmp	r3, #8
 80069f8:	d827      	bhi.n	8006a4a <UART_SetConfig+0x44e>
 80069fa:	a201      	add	r2, pc, #4	; (adr r2, 8006a00 <UART_SetConfig+0x404>)
 80069fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a00:	08006a25 	.word	0x08006a25
 8006a04:	08006a2d 	.word	0x08006a2d
 8006a08:	08006a35 	.word	0x08006a35
 8006a0c:	08006a4b 	.word	0x08006a4b
 8006a10:	08006a3b 	.word	0x08006a3b
 8006a14:	08006a4b 	.word	0x08006a4b
 8006a18:	08006a4b 	.word	0x08006a4b
 8006a1c:	08006a4b 	.word	0x08006a4b
 8006a20:	08006a43 	.word	0x08006a43
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006a24:	f7fe fa96 	bl	8004f54 <HAL_RCC_GetPCLK1Freq>
 8006a28:	61f8      	str	r0, [r7, #28]
        break;
 8006a2a:	e014      	b.n	8006a56 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006a2c:	f7fe faa8 	bl	8004f80 <HAL_RCC_GetPCLK2Freq>
 8006a30:	61f8      	str	r0, [r7, #28]
        break;
 8006a32:	e010      	b.n	8006a56 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006a34:	4b1d      	ldr	r3, [pc, #116]	; (8006aac <UART_SetConfig+0x4b0>)
 8006a36:	61fb      	str	r3, [r7, #28]
        break;
 8006a38:	e00d      	b.n	8006a56 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006a3a:	f7fe f9f3 	bl	8004e24 <HAL_RCC_GetSysClockFreq>
 8006a3e:	61f8      	str	r0, [r7, #28]
        break;
 8006a40:	e009      	b.n	8006a56 <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006a42:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006a46:	61fb      	str	r3, [r7, #28]
        break;
 8006a48:	e005      	b.n	8006a56 <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006a54:	bf00      	nop
    }

    if (pclk != 0U)
 8006a56:	69fb      	ldr	r3, [r7, #28]
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d019      	beq.n	8006a90 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	085a      	lsrs	r2, r3, #1
 8006a62:	69fb      	ldr	r3, [r7, #28]
 8006a64:	441a      	add	r2, r3
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	685b      	ldr	r3, [r3, #4]
 8006a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a6e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006a70:	69bb      	ldr	r3, [r7, #24]
 8006a72:	2b0f      	cmp	r3, #15
 8006a74:	d909      	bls.n	8006a8a <UART_SetConfig+0x48e>
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006a7c:	d205      	bcs.n	8006a8a <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	b29a      	uxth	r2, r3
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	60da      	str	r2, [r3, #12]
 8006a88:	e002      	b.n	8006a90 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2200      	movs	r2, #0
 8006a94:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8006a9c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8006aa0:	4618      	mov	r0, r3
 8006aa2:	3728      	adds	r7, #40	; 0x28
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006aaa:	bf00      	nop
 8006aac:	00f42400 	.word	0x00f42400

08006ab0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006abc:	f003 0308 	and.w	r3, r3, #8
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d00a      	beq.n	8006ada <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	430a      	orrs	r2, r1
 8006ad8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ade:	f003 0301 	and.w	r3, r3, #1
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00a      	beq.n	8006afc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	430a      	orrs	r2, r1
 8006afa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b00:	f003 0302 	and.w	r3, r3, #2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d00a      	beq.n	8006b1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	430a      	orrs	r2, r1
 8006b1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b22:	f003 0304 	and.w	r3, r3, #4
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d00a      	beq.n	8006b40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	685b      	ldr	r3, [r3, #4]
 8006b30:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	430a      	orrs	r2, r1
 8006b3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b44:	f003 0310 	and.w	r3, r3, #16
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d00a      	beq.n	8006b62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	689b      	ldr	r3, [r3, #8]
 8006b52:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	430a      	orrs	r2, r1
 8006b60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b66:	f003 0320 	and.w	r3, r3, #32
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d00a      	beq.n	8006b84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	689b      	ldr	r3, [r3, #8]
 8006b74:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	430a      	orrs	r2, r1
 8006b82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d01a      	beq.n	8006bc6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006baa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006bae:	d10a      	bne.n	8006bc6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	430a      	orrs	r2, r1
 8006bc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d00a      	beq.n	8006be8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	685b      	ldr	r3, [r3, #4]
 8006bd8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	430a      	orrs	r2, r1
 8006be6:	605a      	str	r2, [r3, #4]
  }
}
 8006be8:	bf00      	nop
 8006bea:	370c      	adds	r7, #12
 8006bec:	46bd      	mov	sp, r7
 8006bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf2:	4770      	bx	lr

08006bf4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b098      	sub	sp, #96	; 0x60
 8006bf8:	af02      	add	r7, sp, #8
 8006bfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006c04:	f7fc f8c0 	bl	8002d88 <HAL_GetTick>
 8006c08:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f003 0308 	and.w	r3, r3, #8
 8006c14:	2b08      	cmp	r3, #8
 8006c16:	d12e      	bne.n	8006c76 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c18:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c1c:	9300      	str	r3, [sp, #0]
 8006c1e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c20:	2200      	movs	r2, #0
 8006c22:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006c26:	6878      	ldr	r0, [r7, #4]
 8006c28:	f000 f88c 	bl	8006d44 <UART_WaitOnFlagUntilTimeout>
 8006c2c:	4603      	mov	r3, r0
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d021      	beq.n	8006c76 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006c3a:	e853 3f00 	ldrex	r3, [r3]
 8006c3e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006c46:	653b      	str	r3, [r7, #80]	; 0x50
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	461a      	mov	r2, r3
 8006c4e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c50:	647b      	str	r3, [r7, #68]	; 0x44
 8006c52:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c54:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006c56:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006c58:	e841 2300 	strex	r3, r2, [r1]
 8006c5c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006c5e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d1e6      	bne.n	8006c32 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2220      	movs	r2, #32
 8006c68:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006c72:	2303      	movs	r3, #3
 8006c74:	e062      	b.n	8006d3c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 0304 	and.w	r3, r3, #4
 8006c80:	2b04      	cmp	r3, #4
 8006c82:	d149      	bne.n	8006d18 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006c84:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006c88:	9300      	str	r3, [sp, #0]
 8006c8a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f000 f856 	bl	8006d44 <UART_WaitOnFlagUntilTimeout>
 8006c98:	4603      	mov	r3, r0
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d03c      	beq.n	8006d18 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca6:	e853 3f00 	ldrex	r3, [r3]
 8006caa:	623b      	str	r3, [r7, #32]
   return(result);
 8006cac:	6a3b      	ldr	r3, [r7, #32]
 8006cae:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006cb2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	461a      	mov	r2, r3
 8006cba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cbc:	633b      	str	r3, [r7, #48]	; 0x30
 8006cbe:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cc0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006cc2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006cc4:	e841 2300 	strex	r3, r2, [r1]
 8006cc8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d1e6      	bne.n	8006c9e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	3308      	adds	r3, #8
 8006cd6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	e853 3f00 	ldrex	r3, [r3]
 8006cde:	60fb      	str	r3, [r7, #12]
   return(result);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f023 0301 	bic.w	r3, r3, #1
 8006ce6:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	3308      	adds	r3, #8
 8006cee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006cf0:	61fa      	str	r2, [r7, #28]
 8006cf2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cf4:	69b9      	ldr	r1, [r7, #24]
 8006cf6:	69fa      	ldr	r2, [r7, #28]
 8006cf8:	e841 2300 	strex	r3, r2, [r1]
 8006cfc:	617b      	str	r3, [r7, #20]
   return(result);
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d1e5      	bne.n	8006cd0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2220      	movs	r2, #32
 8006d08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006d14:	2303      	movs	r3, #3
 8006d16:	e011      	b.n	8006d3c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	2220      	movs	r2, #32
 8006d1c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	2220      	movs	r2, #32
 8006d22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2200      	movs	r2, #0
 8006d2a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8006d3a:	2300      	movs	r3, #0
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3758      	adds	r7, #88	; 0x58
 8006d40:	46bd      	mov	sp, r7
 8006d42:	bd80      	pop	{r7, pc}

08006d44 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b084      	sub	sp, #16
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	603b      	str	r3, [r7, #0]
 8006d50:	4613      	mov	r3, r2
 8006d52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006d54:	e049      	b.n	8006dea <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006d56:	69bb      	ldr	r3, [r7, #24]
 8006d58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006d5c:	d045      	beq.n	8006dea <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006d5e:	f7fc f813 	bl	8002d88 <HAL_GetTick>
 8006d62:	4602      	mov	r2, r0
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	1ad3      	subs	r3, r2, r3
 8006d68:	69ba      	ldr	r2, [r7, #24]
 8006d6a:	429a      	cmp	r2, r3
 8006d6c:	d302      	bcc.n	8006d74 <UART_WaitOnFlagUntilTimeout+0x30>
 8006d6e:	69bb      	ldr	r3, [r7, #24]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d101      	bne.n	8006d78 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006d74:	2303      	movs	r3, #3
 8006d76:	e048      	b.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f003 0304 	and.w	r3, r3, #4
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d031      	beq.n	8006dea <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	69db      	ldr	r3, [r3, #28]
 8006d8c:	f003 0308 	and.w	r3, r3, #8
 8006d90:	2b08      	cmp	r3, #8
 8006d92:	d110      	bne.n	8006db6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	2208      	movs	r2, #8
 8006d9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006d9c:	68f8      	ldr	r0, [r7, #12]
 8006d9e:	f000 f8ff 	bl	8006fa0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2208      	movs	r2, #8
 8006da6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2200      	movs	r2, #0
 8006dae:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e029      	b.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	69db      	ldr	r3, [r3, #28]
 8006dbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006dc0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dc4:	d111      	bne.n	8006dea <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006dce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006dd0:	68f8      	ldr	r0, [r7, #12]
 8006dd2:	f000 f8e5 	bl	8006fa0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	2220      	movs	r2, #32
 8006dda:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8006de6:	2303      	movs	r3, #3
 8006de8:	e00f      	b.n	8006e0a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	69da      	ldr	r2, [r3, #28]
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	4013      	ands	r3, r2
 8006df4:	68ba      	ldr	r2, [r7, #8]
 8006df6:	429a      	cmp	r2, r3
 8006df8:	bf0c      	ite	eq
 8006dfa:	2301      	moveq	r3, #1
 8006dfc:	2300      	movne	r3, #0
 8006dfe:	b2db      	uxtb	r3, r3
 8006e00:	461a      	mov	r2, r3
 8006e02:	79fb      	ldrb	r3, [r7, #7]
 8006e04:	429a      	cmp	r2, r3
 8006e06:	d0a6      	beq.n	8006d56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006e08:	2300      	movs	r3, #0
}
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	3710      	adds	r7, #16
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}
	...

08006e14 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e14:	b480      	push	{r7}
 8006e16:	b097      	sub	sp, #92	; 0x5c
 8006e18:	af00      	add	r7, sp, #0
 8006e1a:	60f8      	str	r0, [r7, #12]
 8006e1c:	60b9      	str	r1, [r7, #8]
 8006e1e:	4613      	mov	r3, r2
 8006e20:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	68ba      	ldr	r2, [r7, #8]
 8006e26:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	88fa      	ldrh	r2, [r7, #6]
 8006e2c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	88fa      	ldrh	r2, [r7, #6]
 8006e34:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e46:	d10e      	bne.n	8006e66 <UART_Start_Receive_IT+0x52>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	691b      	ldr	r3, [r3, #16]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d105      	bne.n	8006e5c <UART_Start_Receive_IT+0x48>
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f240 12ff 	movw	r2, #511	; 0x1ff
 8006e56:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006e5a:	e02d      	b.n	8006eb8 <UART_Start_Receive_IT+0xa4>
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	22ff      	movs	r2, #255	; 0xff
 8006e60:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006e64:	e028      	b.n	8006eb8 <UART_Start_Receive_IT+0xa4>
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	689b      	ldr	r3, [r3, #8]
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d10d      	bne.n	8006e8a <UART_Start_Receive_IT+0x76>
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	691b      	ldr	r3, [r3, #16]
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d104      	bne.n	8006e80 <UART_Start_Receive_IT+0x6c>
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	22ff      	movs	r2, #255	; 0xff
 8006e7a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006e7e:	e01b      	b.n	8006eb8 <UART_Start_Receive_IT+0xa4>
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	227f      	movs	r2, #127	; 0x7f
 8006e84:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006e88:	e016      	b.n	8006eb8 <UART_Start_Receive_IT+0xa4>
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006e92:	d10d      	bne.n	8006eb0 <UART_Start_Receive_IT+0x9c>
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	691b      	ldr	r3, [r3, #16]
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d104      	bne.n	8006ea6 <UART_Start_Receive_IT+0x92>
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	227f      	movs	r2, #127	; 0x7f
 8006ea0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006ea4:	e008      	b.n	8006eb8 <UART_Start_Receive_IT+0xa4>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	223f      	movs	r2, #63	; 0x3f
 8006eaa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006eae:	e003      	b.n	8006eb8 <UART_Start_Receive_IT+0xa4>
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2222      	movs	r2, #34	; 0x22
 8006ec4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3308      	adds	r3, #8
 8006ece:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ed0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ed2:	e853 3f00 	ldrex	r3, [r3]
 8006ed6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eda:	f043 0301 	orr.w	r3, r3, #1
 8006ede:	657b      	str	r3, [r7, #84]	; 0x54
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	3308      	adds	r3, #8
 8006ee6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006ee8:	64ba      	str	r2, [r7, #72]	; 0x48
 8006eea:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eec:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006eee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ef0:	e841 2300 	strex	r3, r2, [r1]
 8006ef4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006ef6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d1e5      	bne.n	8006ec8 <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f04:	d107      	bne.n	8006f16 <UART_Start_Receive_IT+0x102>
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	691b      	ldr	r3, [r3, #16]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d103      	bne.n	8006f16 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	4a21      	ldr	r2, [pc, #132]	; (8006f98 <UART_Start_Receive_IT+0x184>)
 8006f12:	669a      	str	r2, [r3, #104]	; 0x68
 8006f14:	e002      	b.n	8006f1c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	4a20      	ldr	r2, [pc, #128]	; (8006f9c <UART_Start_Receive_IT+0x188>)
 8006f1a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	691b      	ldr	r3, [r3, #16]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d019      	beq.n	8006f58 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f2c:	e853 3f00 	ldrex	r3, [r3]
 8006f30:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f34:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8006f38:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	461a      	mov	r2, r3
 8006f40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006f42:	637b      	str	r3, [r7, #52]	; 0x34
 8006f44:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f46:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006f48:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006f4a:	e841 2300 	strex	r3, r2, [r1]
 8006f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006f50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d1e6      	bne.n	8006f24 <UART_Start_Receive_IT+0x110>
 8006f56:	e018      	b.n	8006f8a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	e853 3f00 	ldrex	r3, [r3]
 8006f64:	613b      	str	r3, [r7, #16]
   return(result);
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	f043 0320 	orr.w	r3, r3, #32
 8006f6c:	653b      	str	r3, [r7, #80]	; 0x50
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	461a      	mov	r2, r3
 8006f74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f76:	623b      	str	r3, [r7, #32]
 8006f78:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f7a:	69f9      	ldr	r1, [r7, #28]
 8006f7c:	6a3a      	ldr	r2, [r7, #32]
 8006f7e:	e841 2300 	strex	r3, r2, [r1]
 8006f82:	61bb      	str	r3, [r7, #24]
   return(result);
 8006f84:	69bb      	ldr	r3, [r7, #24]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d1e6      	bne.n	8006f58 <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8006f8a:	2300      	movs	r3, #0
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	375c      	adds	r7, #92	; 0x5c
 8006f90:	46bd      	mov	sp, r7
 8006f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f96:	4770      	bx	lr
 8006f98:	080072a5 	.word	0x080072a5
 8006f9c:	080070e9 	.word	0x080070e9

08006fa0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b095      	sub	sp, #84	; 0x54
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006fb0:	e853 3f00 	ldrex	r3, [r3]
 8006fb4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006fb8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006fbc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	461a      	mov	r2, r3
 8006fc4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006fc6:	643b      	str	r3, [r7, #64]	; 0x40
 8006fc8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fca:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006fcc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006fce:	e841 2300 	strex	r3, r2, [r1]
 8006fd2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d1e6      	bne.n	8006fa8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	3308      	adds	r3, #8
 8006fe0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fe2:	6a3b      	ldr	r3, [r7, #32]
 8006fe4:	e853 3f00 	ldrex	r3, [r3]
 8006fe8:	61fb      	str	r3, [r7, #28]
   return(result);
 8006fea:	69fb      	ldr	r3, [r7, #28]
 8006fec:	f023 0301 	bic.w	r3, r3, #1
 8006ff0:	64bb      	str	r3, [r7, #72]	; 0x48
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	3308      	adds	r3, #8
 8006ff8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ffa:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ffc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ffe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007000:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007002:	e841 2300 	strex	r3, r2, [r1]
 8007006:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800700a:	2b00      	cmp	r3, #0
 800700c:	d1e5      	bne.n	8006fda <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007012:	2b01      	cmp	r3, #1
 8007014:	d118      	bne.n	8007048 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	e853 3f00 	ldrex	r3, [r3]
 8007022:	60bb      	str	r3, [r7, #8]
   return(result);
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	f023 0310 	bic.w	r3, r3, #16
 800702a:	647b      	str	r3, [r7, #68]	; 0x44
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	461a      	mov	r2, r3
 8007032:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007034:	61bb      	str	r3, [r7, #24]
 8007036:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007038:	6979      	ldr	r1, [r7, #20]
 800703a:	69ba      	ldr	r2, [r7, #24]
 800703c:	e841 2300 	strex	r3, r2, [r1]
 8007040:	613b      	str	r3, [r7, #16]
   return(result);
 8007042:	693b      	ldr	r3, [r7, #16]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d1e6      	bne.n	8007016 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2220      	movs	r2, #32
 800704c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2200      	movs	r2, #0
 8007054:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	2200      	movs	r2, #0
 800705a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800705c:	bf00      	nop
 800705e:	3754      	adds	r7, #84	; 0x54
 8007060:	46bd      	mov	sp, r7
 8007062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007066:	4770      	bx	lr

08007068 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b084      	sub	sp, #16
 800706c:	af00      	add	r7, sp, #0
 800706e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007074:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2200      	movs	r2, #0
 800707a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	2200      	movs	r2, #0
 8007082:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007086:	68f8      	ldr	r0, [r7, #12]
 8007088:	f7ff faa2 	bl	80065d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800708c:	bf00      	nop
 800708e:	3710      	adds	r7, #16
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}

08007094 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b088      	sub	sp, #32
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	e853 3f00 	ldrex	r3, [r3]
 80070a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070b0:	61fb      	str	r3, [r7, #28]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	461a      	mov	r2, r3
 80070b8:	69fb      	ldr	r3, [r7, #28]
 80070ba:	61bb      	str	r3, [r7, #24]
 80070bc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070be:	6979      	ldr	r1, [r7, #20]
 80070c0:	69ba      	ldr	r2, [r7, #24]
 80070c2:	e841 2300 	strex	r3, r2, [r1]
 80070c6:	613b      	str	r3, [r7, #16]
   return(result);
 80070c8:	693b      	ldr	r3, [r7, #16]
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d1e6      	bne.n	800709c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	2220      	movs	r2, #32
 80070d2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	2200      	movs	r2, #0
 80070d8:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f7ff fa6e 	bl	80065bc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80070e0:	bf00      	nop
 80070e2:	3720      	adds	r7, #32
 80070e4:	46bd      	mov	sp, r7
 80070e6:	bd80      	pop	{r7, pc}

080070e8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b09c      	sub	sp, #112	; 0x70
 80070ec:	af00      	add	r7, sp, #0
 80070ee:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80070f6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007100:	2b22      	cmp	r3, #34	; 0x22
 8007102:	f040 80be 	bne.w	8007282 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800710c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8007110:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8007114:	b2d9      	uxtb	r1, r3
 8007116:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800711a:	b2da      	uxtb	r2, r3
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007120:	400a      	ands	r2, r1
 8007122:	b2d2      	uxtb	r2, r2
 8007124:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800712a:	1c5a      	adds	r2, r3, #1
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007136:	b29b      	uxth	r3, r3
 8007138:	3b01      	subs	r3, #1
 800713a:	b29a      	uxth	r2, r3
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007148:	b29b      	uxth	r3, r3
 800714a:	2b00      	cmp	r3, #0
 800714c:	f040 80a3 	bne.w	8007296 <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007156:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007158:	e853 3f00 	ldrex	r3, [r3]
 800715c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800715e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007160:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007164:	66bb      	str	r3, [r7, #104]	; 0x68
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	461a      	mov	r2, r3
 800716c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800716e:	65bb      	str	r3, [r7, #88]	; 0x58
 8007170:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007172:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007174:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007176:	e841 2300 	strex	r3, r2, [r1]
 800717a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800717c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800717e:	2b00      	cmp	r3, #0
 8007180:	d1e6      	bne.n	8007150 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	3308      	adds	r3, #8
 8007188:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800718a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800718c:	e853 3f00 	ldrex	r3, [r3]
 8007190:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007192:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007194:	f023 0301 	bic.w	r3, r3, #1
 8007198:	667b      	str	r3, [r7, #100]	; 0x64
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	3308      	adds	r3, #8
 80071a0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80071a2:	647a      	str	r2, [r7, #68]	; 0x44
 80071a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80071a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80071aa:	e841 2300 	strex	r3, r2, [r1]
 80071ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80071b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1e5      	bne.n	8007182 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2220      	movs	r2, #32
 80071ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2200      	movs	r2, #0
 80071c2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2200      	movs	r2, #0
 80071c8:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	4a34      	ldr	r2, [pc, #208]	; (80072a0 <UART_RxISR_8BIT+0x1b8>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d01f      	beq.n	8007214 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d018      	beq.n	8007214 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ea:	e853 3f00 	ldrex	r3, [r3]
 80071ee:	623b      	str	r3, [r7, #32]
   return(result);
 80071f0:	6a3b      	ldr	r3, [r7, #32]
 80071f2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80071f6:	663b      	str	r3, [r7, #96]	; 0x60
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	461a      	mov	r2, r3
 80071fe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007200:	633b      	str	r3, [r7, #48]	; 0x30
 8007202:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007204:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007206:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007208:	e841 2300 	strex	r3, r2, [r1]
 800720c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800720e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007210:	2b00      	cmp	r3, #0
 8007212:	d1e6      	bne.n	80071e2 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007218:	2b01      	cmp	r3, #1
 800721a:	d12e      	bne.n	800727a <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2200      	movs	r2, #0
 8007220:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007228:	693b      	ldr	r3, [r7, #16]
 800722a:	e853 3f00 	ldrex	r3, [r3]
 800722e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f023 0310 	bic.w	r3, r3, #16
 8007236:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	461a      	mov	r2, r3
 800723e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007240:	61fb      	str	r3, [r7, #28]
 8007242:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007244:	69b9      	ldr	r1, [r7, #24]
 8007246:	69fa      	ldr	r2, [r7, #28]
 8007248:	e841 2300 	strex	r3, r2, [r1]
 800724c:	617b      	str	r3, [r7, #20]
   return(result);
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d1e6      	bne.n	8007222 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	69db      	ldr	r3, [r3, #28]
 800725a:	f003 0310 	and.w	r3, r3, #16
 800725e:	2b10      	cmp	r3, #16
 8007260:	d103      	bne.n	800726a <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	2210      	movs	r2, #16
 8007268:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8007270:	4619      	mov	r1, r3
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f7ff f9b6 	bl	80065e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007278:	e00d      	b.n	8007296 <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f7fa fb48 	bl	8001910 <HAL_UART_RxCpltCallback>
}
 8007280:	e009      	b.n	8007296 <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	8b1b      	ldrh	r3, [r3, #24]
 8007288:	b29a      	uxth	r2, r3
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f042 0208 	orr.w	r2, r2, #8
 8007292:	b292      	uxth	r2, r2
 8007294:	831a      	strh	r2, [r3, #24]
}
 8007296:	bf00      	nop
 8007298:	3770      	adds	r7, #112	; 0x70
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop
 80072a0:	40008000 	.word	0x40008000

080072a4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b09c      	sub	sp, #112	; 0x70
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80072b2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80072bc:	2b22      	cmp	r3, #34	; 0x22
 80072be:	f040 80be 	bne.w	800743e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80072c8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072d0:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80072d2:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 80072d6:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 80072da:	4013      	ands	r3, r2
 80072dc:	b29a      	uxth	r2, r3
 80072de:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80072e0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072e6:	1c9a      	adds	r2, r3, #2
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80072f2:	b29b      	uxth	r3, r3
 80072f4:	3b01      	subs	r3, #1
 80072f6:	b29a      	uxth	r2, r3
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007304:	b29b      	uxth	r3, r3
 8007306:	2b00      	cmp	r3, #0
 8007308:	f040 80a3 	bne.w	8007452 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007312:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007314:	e853 3f00 	ldrex	r3, [r3]
 8007318:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800731a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800731c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007320:	667b      	str	r3, [r7, #100]	; 0x64
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	461a      	mov	r2, r3
 8007328:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800732a:	657b      	str	r3, [r7, #84]	; 0x54
 800732c:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800732e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8007330:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007332:	e841 2300 	strex	r3, r2, [r1]
 8007336:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8007338:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800733a:	2b00      	cmp	r3, #0
 800733c:	d1e6      	bne.n	800730c <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	3308      	adds	r3, #8
 8007344:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007346:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007348:	e853 3f00 	ldrex	r3, [r3]
 800734c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800734e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007350:	f023 0301 	bic.w	r3, r3, #1
 8007354:	663b      	str	r3, [r7, #96]	; 0x60
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	3308      	adds	r3, #8
 800735c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800735e:	643a      	str	r2, [r7, #64]	; 0x40
 8007360:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007362:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007364:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007366:	e841 2300 	strex	r3, r2, [r1]
 800736a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800736c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800736e:	2b00      	cmp	r3, #0
 8007370:	d1e5      	bne.n	800733e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	2220      	movs	r2, #32
 8007376:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2200      	movs	r2, #0
 800737e:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2200      	movs	r2, #0
 8007384:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a34      	ldr	r2, [pc, #208]	; (800745c <UART_RxISR_16BIT+0x1b8>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d01f      	beq.n	80073d0 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800739a:	2b00      	cmp	r3, #0
 800739c:	d018      	beq.n	80073d0 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a4:	6a3b      	ldr	r3, [r7, #32]
 80073a6:	e853 3f00 	ldrex	r3, [r3]
 80073aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80073ac:	69fb      	ldr	r3, [r7, #28]
 80073ae:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80073b2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	461a      	mov	r2, r3
 80073ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80073bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80073be:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80073c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80073c4:	e841 2300 	strex	r3, r2, [r1]
 80073c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80073ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d1e6      	bne.n	800739e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80073d4:	2b01      	cmp	r3, #1
 80073d6:	d12e      	bne.n	8007436 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2200      	movs	r2, #0
 80073dc:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	e853 3f00 	ldrex	r3, [r3]
 80073ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80073ec:	68bb      	ldr	r3, [r7, #8]
 80073ee:	f023 0310 	bic.w	r3, r3, #16
 80073f2:	65bb      	str	r3, [r7, #88]	; 0x58
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	461a      	mov	r2, r3
 80073fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80073fc:	61bb      	str	r3, [r7, #24]
 80073fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007400:	6979      	ldr	r1, [r7, #20]
 8007402:	69ba      	ldr	r2, [r7, #24]
 8007404:	e841 2300 	strex	r3, r2, [r1]
 8007408:	613b      	str	r3, [r7, #16]
   return(result);
 800740a:	693b      	ldr	r3, [r7, #16]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d1e6      	bne.n	80073de <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	69db      	ldr	r3, [r3, #28]
 8007416:	f003 0310 	and.w	r3, r3, #16
 800741a:	2b10      	cmp	r3, #16
 800741c:	d103      	bne.n	8007426 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	2210      	movs	r2, #16
 8007424:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800742c:	4619      	mov	r1, r3
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f7ff f8d8 	bl	80065e4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007434:	e00d      	b.n	8007452 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f7fa fa6a 	bl	8001910 <HAL_UART_RxCpltCallback>
}
 800743c:	e009      	b.n	8007452 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	8b1b      	ldrh	r3, [r3, #24]
 8007444:	b29a      	uxth	r2, r3
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f042 0208 	orr.w	r2, r2, #8
 800744e:	b292      	uxth	r2, r2
 8007450:	831a      	strh	r2, [r3, #24]
}
 8007452:	bf00      	nop
 8007454:	3770      	adds	r7, #112	; 0x70
 8007456:	46bd      	mov	sp, r7
 8007458:	bd80      	pop	{r7, pc}
 800745a:	bf00      	nop
 800745c:	40008000 	.word	0x40008000

08007460 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007460:	b480      	push	{r7}
 8007462:	b083      	sub	sp, #12
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007468:	bf00      	nop
 800746a:	370c      	adds	r7, #12
 800746c:	46bd      	mov	sp, r7
 800746e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007472:	4770      	bx	lr

08007474 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8007478:	4904      	ldr	r1, [pc, #16]	; (800748c <MX_FATFS_Init+0x18>)
 800747a:	4805      	ldr	r0, [pc, #20]	; (8007490 <MX_FATFS_Init+0x1c>)
 800747c:	f002 ffd2 	bl	800a424 <FATFS_LinkDriver>
 8007480:	4603      	mov	r3, r0
 8007482:	461a      	mov	r2, r3
 8007484:	4b03      	ldr	r3, [pc, #12]	; (8007494 <MX_FATFS_Init+0x20>)
 8007486:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8007488:	bf00      	nop
 800748a:	bd80      	pop	{r7, pc}
 800748c:	20000938 	.word	0x20000938
 8007490:	2000001c 	.word	0x2000001c
 8007494:	20000934 	.word	0x20000934

08007498 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	af00      	add	r7, sp, #0
 800749e:	4603      	mov	r3, r0
 80074a0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    //Stat = STA_NOINIT;
    //return Stat;
	return USER_SPI_initialize(pdrv); //ADD THIS LINE
 80074a2:	79fb      	ldrb	r3, [r7, #7]
 80074a4:	4618      	mov	r0, r3
 80074a6:	f000 f9d1 	bl	800784c <USER_SPI_initialize>
 80074aa:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 80074ac:	4618      	mov	r0, r3
 80074ae:	3708      	adds	r7, #8
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}

080074b4 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80074b4:	b580      	push	{r7, lr}
 80074b6:	b082      	sub	sp, #8
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	4603      	mov	r3, r0
 80074bc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    //Stat = STA_NOINIT;
    //return Stat;
    return USER_SPI_status(pdrv); //ADD THIS LINE
 80074be:	79fb      	ldrb	r3, [r7, #7]
 80074c0:	4618      	mov	r0, r3
 80074c2:	f000 faaf 	bl	8007a24 <USER_SPI_status>
 80074c6:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 80074c8:	4618      	mov	r0, r3
 80074ca:	3708      	adds	r7, #8
 80074cc:	46bd      	mov	sp, r7
 80074ce:	bd80      	pop	{r7, pc}

080074d0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b084      	sub	sp, #16
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60b9      	str	r1, [r7, #8]
 80074d8:	607a      	str	r2, [r7, #4]
 80074da:	603b      	str	r3, [r7, #0]
 80074dc:	4603      	mov	r3, r0
 80074de:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
    return USER_SPI_read(pdrv, buff, sector, count); //ADD THIS LINE
 80074e0:	7bf8      	ldrb	r0, [r7, #15]
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	687a      	ldr	r2, [r7, #4]
 80074e6:	68b9      	ldr	r1, [r7, #8]
 80074e8:	f000 fab2 	bl	8007a50 <USER_SPI_read>
 80074ec:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 80074ee:	4618      	mov	r0, r3
 80074f0:	3710      	adds	r7, #16
 80074f2:	46bd      	mov	sp, r7
 80074f4:	bd80      	pop	{r7, pc}

080074f6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80074f6:	b580      	push	{r7, lr}
 80074f8:	b084      	sub	sp, #16
 80074fa:	af00      	add	r7, sp, #0
 80074fc:	60b9      	str	r1, [r7, #8]
 80074fe:	607a      	str	r2, [r7, #4]
 8007500:	603b      	str	r3, [r7, #0]
 8007502:	4603      	mov	r3, r0
 8007504:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    //return RES_OK;
    return USER_SPI_write(pdrv, buff, sector, count); //ADD THIS LINE
 8007506:	7bf8      	ldrb	r0, [r7, #15]
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	687a      	ldr	r2, [r7, #4]
 800750c:	68b9      	ldr	r1, [r7, #8]
 800750e:	f000 fb05 	bl	8007b1c <USER_SPI_write>
 8007512:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8007514:	4618      	mov	r0, r3
 8007516:	3710      	adds	r7, #16
 8007518:	46bd      	mov	sp, r7
 800751a:	bd80      	pop	{r7, pc}

0800751c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b082      	sub	sp, #8
 8007520:	af00      	add	r7, sp, #0
 8007522:	4603      	mov	r3, r0
 8007524:	603a      	str	r2, [r7, #0]
 8007526:	71fb      	strb	r3, [r7, #7]
 8007528:	460b      	mov	r3, r1
 800752a:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    //DRESULT res = RES_ERROR;
    //return res;
    return USER_SPI_ioctl(pdrv, cmd, buff); //ADD THIS LINE
 800752c:	79b9      	ldrb	r1, [r7, #6]
 800752e:	79fb      	ldrb	r3, [r7, #7]
 8007530:	683a      	ldr	r2, [r7, #0]
 8007532:	4618      	mov	r0, r3
 8007534:	f000 fb6e 	bl	8007c14 <USER_SPI_ioctl>
 8007538:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800753a:	4618      	mov	r0, r3
 800753c:	3708      	adds	r7, #8
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
	...

08007544 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800754c:	f7fb fc1c 	bl	8002d88 <HAL_GetTick>
 8007550:	4603      	mov	r3, r0
 8007552:	4a04      	ldr	r2, [pc, #16]	; (8007564 <SPI_Timer_On+0x20>)
 8007554:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8007556:	4a04      	ldr	r2, [pc, #16]	; (8007568 <SPI_Timer_On+0x24>)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6013      	str	r3, [r2, #0]
}
 800755c:	bf00      	nop
 800755e:	3708      	adds	r7, #8
 8007560:	46bd      	mov	sp, r7
 8007562:	bd80      	pop	{r7, pc}
 8007564:	20000940 	.word	0x20000940
 8007568:	20000944 	.word	0x20000944

0800756c <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800756c:	b580      	push	{r7, lr}
 800756e:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8007570:	f7fb fc0a 	bl	8002d88 <HAL_GetTick>
 8007574:	4602      	mov	r2, r0
 8007576:	4b06      	ldr	r3, [pc, #24]	; (8007590 <SPI_Timer_Status+0x24>)
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	1ad2      	subs	r2, r2, r3
 800757c:	4b05      	ldr	r3, [pc, #20]	; (8007594 <SPI_Timer_Status+0x28>)
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	429a      	cmp	r2, r3
 8007582:	bf34      	ite	cc
 8007584:	2301      	movcc	r3, #1
 8007586:	2300      	movcs	r3, #0
 8007588:	b2db      	uxtb	r3, r3
}
 800758a:	4618      	mov	r0, r3
 800758c:	bd80      	pop	{r7, pc}
 800758e:	bf00      	nop
 8007590:	20000940 	.word	0x20000940
 8007594:	20000944 	.word	0x20000944

08007598 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b086      	sub	sp, #24
 800759c:	af02      	add	r7, sp, #8
 800759e:	4603      	mov	r3, r0
 80075a0:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80075a2:	f107 020f 	add.w	r2, r7, #15
 80075a6:	1df9      	adds	r1, r7, #7
 80075a8:	2332      	movs	r3, #50	; 0x32
 80075aa:	9300      	str	r3, [sp, #0]
 80075ac:	2301      	movs	r3, #1
 80075ae:	4804      	ldr	r0, [pc, #16]	; (80075c0 <xchg_spi+0x28>)
 80075b0:	f7fe f8fa 	bl	80057a8 <HAL_SPI_TransmitReceive>
    return rxDat;
 80075b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80075b6:	4618      	mov	r0, r3
 80075b8:	3710      	adds	r7, #16
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}
 80075be:	bf00      	nop
 80075c0:	200002d4 	.word	0x200002d4

080075c4 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80075c4:	b590      	push	{r4, r7, lr}
 80075c6:	b085      	sub	sp, #20
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80075ce:	2300      	movs	r3, #0
 80075d0:	60fb      	str	r3, [r7, #12]
 80075d2:	e00a      	b.n	80075ea <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	18d4      	adds	r4, r2, r3
 80075da:	20ff      	movs	r0, #255	; 0xff
 80075dc:	f7ff ffdc 	bl	8007598 <xchg_spi>
 80075e0:	4603      	mov	r3, r0
 80075e2:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	3301      	adds	r3, #1
 80075e8:	60fb      	str	r3, [r7, #12]
 80075ea:	68fa      	ldr	r2, [r7, #12]
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	429a      	cmp	r2, r3
 80075f0:	d3f0      	bcc.n	80075d4 <rcvr_spi_multi+0x10>
	}
}
 80075f2:	bf00      	nop
 80075f4:	bf00      	nop
 80075f6:	3714      	adds	r7, #20
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd90      	pop	{r4, r7, pc}

080075fc <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b082      	sub	sp, #8
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	b29a      	uxth	r2, r3
 800760a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800760e:	6879      	ldr	r1, [r7, #4]
 8007610:	4803      	ldr	r0, [pc, #12]	; (8007620 <xmit_spi_multi+0x24>)
 8007612:	f7fd ff54 	bl	80054be <HAL_SPI_Transmit>
}
 8007616:	bf00      	nop
 8007618:	3708      	adds	r7, #8
 800761a:	46bd      	mov	sp, r7
 800761c:	bd80      	pop	{r7, pc}
 800761e:	bf00      	nop
 8007620:	200002d4 	.word	0x200002d4

08007624 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8007624:	b580      	push	{r7, lr}
 8007626:	b086      	sub	sp, #24
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800762c:	f7fb fbac 	bl	8002d88 <HAL_GetTick>
 8007630:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8007636:	20ff      	movs	r0, #255	; 0xff
 8007638:	f7ff ffae 	bl	8007598 <xchg_spi>
 800763c:	4603      	mov	r3, r0
 800763e:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8007640:	7bfb      	ldrb	r3, [r7, #15]
 8007642:	2bff      	cmp	r3, #255	; 0xff
 8007644:	d007      	beq.n	8007656 <wait_ready+0x32>
 8007646:	f7fb fb9f 	bl	8002d88 <HAL_GetTick>
 800764a:	4602      	mov	r2, r0
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	1ad3      	subs	r3, r2, r3
 8007650:	693a      	ldr	r2, [r7, #16]
 8007652:	429a      	cmp	r2, r3
 8007654:	d8ef      	bhi.n	8007636 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8007656:	7bfb      	ldrb	r3, [r7, #15]
 8007658:	2bff      	cmp	r3, #255	; 0xff
 800765a:	bf0c      	ite	eq
 800765c:	2301      	moveq	r3, #1
 800765e:	2300      	movne	r3, #0
 8007660:	b2db      	uxtb	r3, r3
}
 8007662:	4618      	mov	r0, r3
 8007664:	3718      	adds	r7, #24
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}

0800766a <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800766a:	b580      	push	{r7, lr}
 800766c:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800766e:	2201      	movs	r2, #1
 8007670:	2110      	movs	r1, #16
 8007672:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007676:	f7fb feb9 	bl	80033ec <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800767a:	20ff      	movs	r0, #255	; 0xff
 800767c:	f7ff ff8c 	bl	8007598 <xchg_spi>

}
 8007680:	bf00      	nop
 8007682:	bd80      	pop	{r7, pc}

08007684 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8007684:	b580      	push	{r7, lr}
 8007686:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8007688:	2200      	movs	r2, #0
 800768a:	2110      	movs	r1, #16
 800768c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007690:	f7fb feac 	bl	80033ec <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8007694:	20ff      	movs	r0, #255	; 0xff
 8007696:	f7ff ff7f 	bl	8007598 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800769a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800769e:	f7ff ffc1 	bl	8007624 <wait_ready>
 80076a2:	4603      	mov	r3, r0
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d001      	beq.n	80076ac <spiselect+0x28>
 80076a8:	2301      	movs	r3, #1
 80076aa:	e002      	b.n	80076b2 <spiselect+0x2e>

	despiselect();
 80076ac:	f7ff ffdd 	bl	800766a <despiselect>
	return 0;	/* Timeout */
 80076b0:	2300      	movs	r3, #0
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	bd80      	pop	{r7, pc}

080076b6 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 80076b6:	b580      	push	{r7, lr}
 80076b8:	b084      	sub	sp, #16
 80076ba:	af00      	add	r7, sp, #0
 80076bc:	6078      	str	r0, [r7, #4]
 80076be:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 80076c0:	20c8      	movs	r0, #200	; 0xc8
 80076c2:	f7ff ff3f 	bl	8007544 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 80076c6:	20ff      	movs	r0, #255	; 0xff
 80076c8:	f7ff ff66 	bl	8007598 <xchg_spi>
 80076cc:	4603      	mov	r3, r0
 80076ce:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 80076d0:	7bfb      	ldrb	r3, [r7, #15]
 80076d2:	2bff      	cmp	r3, #255	; 0xff
 80076d4:	d104      	bne.n	80076e0 <rcvr_datablock+0x2a>
 80076d6:	f7ff ff49 	bl	800756c <SPI_Timer_Status>
 80076da:	4603      	mov	r3, r0
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d1f2      	bne.n	80076c6 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 80076e0:	7bfb      	ldrb	r3, [r7, #15]
 80076e2:	2bfe      	cmp	r3, #254	; 0xfe
 80076e4:	d001      	beq.n	80076ea <rcvr_datablock+0x34>
 80076e6:	2300      	movs	r3, #0
 80076e8:	e00a      	b.n	8007700 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 80076ea:	6839      	ldr	r1, [r7, #0]
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	f7ff ff69 	bl	80075c4 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 80076f2:	20ff      	movs	r0, #255	; 0xff
 80076f4:	f7ff ff50 	bl	8007598 <xchg_spi>
 80076f8:	20ff      	movs	r0, #255	; 0xff
 80076fa:	f7ff ff4d 	bl	8007598 <xchg_spi>

	return 1;						/* Function succeeded */
 80076fe:	2301      	movs	r3, #1
}
 8007700:	4618      	mov	r0, r3
 8007702:	3710      	adds	r7, #16
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}

08007708 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b084      	sub	sp, #16
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	460b      	mov	r3, r1
 8007712:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8007714:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8007718:	f7ff ff84 	bl	8007624 <wait_ready>
 800771c:	4603      	mov	r3, r0
 800771e:	2b00      	cmp	r3, #0
 8007720:	d101      	bne.n	8007726 <xmit_datablock+0x1e>
 8007722:	2300      	movs	r3, #0
 8007724:	e01e      	b.n	8007764 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8007726:	78fb      	ldrb	r3, [r7, #3]
 8007728:	4618      	mov	r0, r3
 800772a:	f7ff ff35 	bl	8007598 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800772e:	78fb      	ldrb	r3, [r7, #3]
 8007730:	2bfd      	cmp	r3, #253	; 0xfd
 8007732:	d016      	beq.n	8007762 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8007734:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007738:	6878      	ldr	r0, [r7, #4]
 800773a:	f7ff ff5f 	bl	80075fc <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800773e:	20ff      	movs	r0, #255	; 0xff
 8007740:	f7ff ff2a 	bl	8007598 <xchg_spi>
 8007744:	20ff      	movs	r0, #255	; 0xff
 8007746:	f7ff ff27 	bl	8007598 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800774a:	20ff      	movs	r0, #255	; 0xff
 800774c:	f7ff ff24 	bl	8007598 <xchg_spi>
 8007750:	4603      	mov	r3, r0
 8007752:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8007754:	7bfb      	ldrb	r3, [r7, #15]
 8007756:	f003 031f 	and.w	r3, r3, #31
 800775a:	2b05      	cmp	r3, #5
 800775c:	d001      	beq.n	8007762 <xmit_datablock+0x5a>
 800775e:	2300      	movs	r3, #0
 8007760:	e000      	b.n	8007764 <xmit_datablock+0x5c>
	}
	return 1;
 8007762:	2301      	movs	r3, #1
}
 8007764:	4618      	mov	r0, r3
 8007766:	3710      	adds	r7, #16
 8007768:	46bd      	mov	sp, r7
 800776a:	bd80      	pop	{r7, pc}

0800776c <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b084      	sub	sp, #16
 8007770:	af00      	add	r7, sp, #0
 8007772:	4603      	mov	r3, r0
 8007774:	6039      	str	r1, [r7, #0]
 8007776:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8007778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800777c:	2b00      	cmp	r3, #0
 800777e:	da0e      	bge.n	800779e <send_cmd+0x32>
		cmd &= 0x7F;
 8007780:	79fb      	ldrb	r3, [r7, #7]
 8007782:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007786:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8007788:	2100      	movs	r1, #0
 800778a:	2037      	movs	r0, #55	; 0x37
 800778c:	f7ff ffee 	bl	800776c <send_cmd>
 8007790:	4603      	mov	r3, r0
 8007792:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8007794:	7bbb      	ldrb	r3, [r7, #14]
 8007796:	2b01      	cmp	r3, #1
 8007798:	d901      	bls.n	800779e <send_cmd+0x32>
 800779a:	7bbb      	ldrb	r3, [r7, #14]
 800779c:	e051      	b.n	8007842 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800779e:	79fb      	ldrb	r3, [r7, #7]
 80077a0:	2b0c      	cmp	r3, #12
 80077a2:	d008      	beq.n	80077b6 <send_cmd+0x4a>
		despiselect();
 80077a4:	f7ff ff61 	bl	800766a <despiselect>
		if (!spiselect()) return 0xFF;
 80077a8:	f7ff ff6c 	bl	8007684 <spiselect>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d101      	bne.n	80077b6 <send_cmd+0x4a>
 80077b2:	23ff      	movs	r3, #255	; 0xff
 80077b4:	e045      	b.n	8007842 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 80077b6:	79fb      	ldrb	r3, [r7, #7]
 80077b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	4618      	mov	r0, r3
 80077c0:	f7ff feea 	bl	8007598 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	0e1b      	lsrs	r3, r3, #24
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	4618      	mov	r0, r3
 80077cc:	f7ff fee4 	bl	8007598 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	0c1b      	lsrs	r3, r3, #16
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	4618      	mov	r0, r3
 80077d8:	f7ff fede 	bl	8007598 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	0a1b      	lsrs	r3, r3, #8
 80077e0:	b2db      	uxtb	r3, r3
 80077e2:	4618      	mov	r0, r3
 80077e4:	f7ff fed8 	bl	8007598 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	b2db      	uxtb	r3, r3
 80077ec:	4618      	mov	r0, r3
 80077ee:	f7ff fed3 	bl	8007598 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 80077f2:	2301      	movs	r3, #1
 80077f4:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 80077f6:	79fb      	ldrb	r3, [r7, #7]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d101      	bne.n	8007800 <send_cmd+0x94>
 80077fc:	2395      	movs	r3, #149	; 0x95
 80077fe:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8007800:	79fb      	ldrb	r3, [r7, #7]
 8007802:	2b08      	cmp	r3, #8
 8007804:	d101      	bne.n	800780a <send_cmd+0x9e>
 8007806:	2387      	movs	r3, #135	; 0x87
 8007808:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800780a:	7bfb      	ldrb	r3, [r7, #15]
 800780c:	4618      	mov	r0, r3
 800780e:	f7ff fec3 	bl	8007598 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8007812:	79fb      	ldrb	r3, [r7, #7]
 8007814:	2b0c      	cmp	r3, #12
 8007816:	d102      	bne.n	800781e <send_cmd+0xb2>
 8007818:	20ff      	movs	r0, #255	; 0xff
 800781a:	f7ff febd 	bl	8007598 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800781e:	230a      	movs	r3, #10
 8007820:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8007822:	20ff      	movs	r0, #255	; 0xff
 8007824:	f7ff feb8 	bl	8007598 <xchg_spi>
 8007828:	4603      	mov	r3, r0
 800782a:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800782c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007830:	2b00      	cmp	r3, #0
 8007832:	da05      	bge.n	8007840 <send_cmd+0xd4>
 8007834:	7bfb      	ldrb	r3, [r7, #15]
 8007836:	3b01      	subs	r3, #1
 8007838:	73fb      	strb	r3, [r7, #15]
 800783a:	7bfb      	ldrb	r3, [r7, #15]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d1f0      	bne.n	8007822 <send_cmd+0xb6>

	return res;							/* Return received response */
 8007840:	7bbb      	ldrb	r3, [r7, #14]
}
 8007842:	4618      	mov	r0, r3
 8007844:	3710      	adds	r7, #16
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}
	...

0800784c <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800784c:	b590      	push	{r4, r7, lr}
 800784e:	b085      	sub	sp, #20
 8007850:	af00      	add	r7, sp, #0
 8007852:	4603      	mov	r3, r0
 8007854:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8007856:	79fb      	ldrb	r3, [r7, #7]
 8007858:	2b00      	cmp	r3, #0
 800785a:	d001      	beq.n	8007860 <USER_SPI_initialize+0x14>
 800785c:	2301      	movs	r3, #1
 800785e:	e0d6      	b.n	8007a0e <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8007860:	4b6d      	ldr	r3, [pc, #436]	; (8007a18 <USER_SPI_initialize+0x1cc>)
 8007862:	781b      	ldrb	r3, [r3, #0]
 8007864:	b2db      	uxtb	r3, r3
 8007866:	f003 0302 	and.w	r3, r3, #2
 800786a:	2b00      	cmp	r3, #0
 800786c:	d003      	beq.n	8007876 <USER_SPI_initialize+0x2a>
 800786e:	4b6a      	ldr	r3, [pc, #424]	; (8007a18 <USER_SPI_initialize+0x1cc>)
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	b2db      	uxtb	r3, r3
 8007874:	e0cb      	b.n	8007a0e <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8007876:	4b69      	ldr	r3, [pc, #420]	; (8007a1c <USER_SPI_initialize+0x1d0>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8007880:	4b66      	ldr	r3, [pc, #408]	; (8007a1c <USER_SPI_initialize+0x1d0>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8007888:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800788a:	230a      	movs	r3, #10
 800788c:	73fb      	strb	r3, [r7, #15]
 800788e:	e005      	b.n	800789c <USER_SPI_initialize+0x50>
 8007890:	20ff      	movs	r0, #255	; 0xff
 8007892:	f7ff fe81 	bl	8007598 <xchg_spi>
 8007896:	7bfb      	ldrb	r3, [r7, #15]
 8007898:	3b01      	subs	r3, #1
 800789a:	73fb      	strb	r3, [r7, #15]
 800789c:	7bfb      	ldrb	r3, [r7, #15]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1f6      	bne.n	8007890 <USER_SPI_initialize+0x44>

	ty = 0;
 80078a2:	2300      	movs	r3, #0
 80078a4:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 80078a6:	2100      	movs	r1, #0
 80078a8:	2000      	movs	r0, #0
 80078aa:	f7ff ff5f 	bl	800776c <send_cmd>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	f040 808b 	bne.w	80079cc <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 80078b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80078ba:	f7ff fe43 	bl	8007544 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 80078be:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80078c2:	2008      	movs	r0, #8
 80078c4:	f7ff ff52 	bl	800776c <send_cmd>
 80078c8:	4603      	mov	r3, r0
 80078ca:	2b01      	cmp	r3, #1
 80078cc:	d151      	bne.n	8007972 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 80078ce:	2300      	movs	r3, #0
 80078d0:	73fb      	strb	r3, [r7, #15]
 80078d2:	e00d      	b.n	80078f0 <USER_SPI_initialize+0xa4>
 80078d4:	7bfc      	ldrb	r4, [r7, #15]
 80078d6:	20ff      	movs	r0, #255	; 0xff
 80078d8:	f7ff fe5e 	bl	8007598 <xchg_spi>
 80078dc:	4603      	mov	r3, r0
 80078de:	461a      	mov	r2, r3
 80078e0:	f104 0310 	add.w	r3, r4, #16
 80078e4:	443b      	add	r3, r7
 80078e6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80078ea:	7bfb      	ldrb	r3, [r7, #15]
 80078ec:	3301      	adds	r3, #1
 80078ee:	73fb      	strb	r3, [r7, #15]
 80078f0:	7bfb      	ldrb	r3, [r7, #15]
 80078f2:	2b03      	cmp	r3, #3
 80078f4:	d9ee      	bls.n	80078d4 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 80078f6:	7abb      	ldrb	r3, [r7, #10]
 80078f8:	2b01      	cmp	r3, #1
 80078fa:	d167      	bne.n	80079cc <USER_SPI_initialize+0x180>
 80078fc:	7afb      	ldrb	r3, [r7, #11]
 80078fe:	2baa      	cmp	r3, #170	; 0xaa
 8007900:	d164      	bne.n	80079cc <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8007902:	bf00      	nop
 8007904:	f7ff fe32 	bl	800756c <SPI_Timer_Status>
 8007908:	4603      	mov	r3, r0
 800790a:	2b00      	cmp	r3, #0
 800790c:	d007      	beq.n	800791e <USER_SPI_initialize+0xd2>
 800790e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8007912:	20a9      	movs	r0, #169	; 0xa9
 8007914:	f7ff ff2a 	bl	800776c <send_cmd>
 8007918:	4603      	mov	r3, r0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d1f2      	bne.n	8007904 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800791e:	f7ff fe25 	bl	800756c <SPI_Timer_Status>
 8007922:	4603      	mov	r3, r0
 8007924:	2b00      	cmp	r3, #0
 8007926:	d051      	beq.n	80079cc <USER_SPI_initialize+0x180>
 8007928:	2100      	movs	r1, #0
 800792a:	203a      	movs	r0, #58	; 0x3a
 800792c:	f7ff ff1e 	bl	800776c <send_cmd>
 8007930:	4603      	mov	r3, r0
 8007932:	2b00      	cmp	r3, #0
 8007934:	d14a      	bne.n	80079cc <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8007936:	2300      	movs	r3, #0
 8007938:	73fb      	strb	r3, [r7, #15]
 800793a:	e00d      	b.n	8007958 <USER_SPI_initialize+0x10c>
 800793c:	7bfc      	ldrb	r4, [r7, #15]
 800793e:	20ff      	movs	r0, #255	; 0xff
 8007940:	f7ff fe2a 	bl	8007598 <xchg_spi>
 8007944:	4603      	mov	r3, r0
 8007946:	461a      	mov	r2, r3
 8007948:	f104 0310 	add.w	r3, r4, #16
 800794c:	443b      	add	r3, r7
 800794e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8007952:	7bfb      	ldrb	r3, [r7, #15]
 8007954:	3301      	adds	r3, #1
 8007956:	73fb      	strb	r3, [r7, #15]
 8007958:	7bfb      	ldrb	r3, [r7, #15]
 800795a:	2b03      	cmp	r3, #3
 800795c:	d9ee      	bls.n	800793c <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800795e:	7a3b      	ldrb	r3, [r7, #8]
 8007960:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007964:	2b00      	cmp	r3, #0
 8007966:	d001      	beq.n	800796c <USER_SPI_initialize+0x120>
 8007968:	230c      	movs	r3, #12
 800796a:	e000      	b.n	800796e <USER_SPI_initialize+0x122>
 800796c:	2304      	movs	r3, #4
 800796e:	737b      	strb	r3, [r7, #13]
 8007970:	e02c      	b.n	80079cc <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8007972:	2100      	movs	r1, #0
 8007974:	20a9      	movs	r0, #169	; 0xa9
 8007976:	f7ff fef9 	bl	800776c <send_cmd>
 800797a:	4603      	mov	r3, r0
 800797c:	2b01      	cmp	r3, #1
 800797e:	d804      	bhi.n	800798a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8007980:	2302      	movs	r3, #2
 8007982:	737b      	strb	r3, [r7, #13]
 8007984:	23a9      	movs	r3, #169	; 0xa9
 8007986:	73bb      	strb	r3, [r7, #14]
 8007988:	e003      	b.n	8007992 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800798a:	2301      	movs	r3, #1
 800798c:	737b      	strb	r3, [r7, #13]
 800798e:	2301      	movs	r3, #1
 8007990:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8007992:	bf00      	nop
 8007994:	f7ff fdea 	bl	800756c <SPI_Timer_Status>
 8007998:	4603      	mov	r3, r0
 800799a:	2b00      	cmp	r3, #0
 800799c:	d007      	beq.n	80079ae <USER_SPI_initialize+0x162>
 800799e:	7bbb      	ldrb	r3, [r7, #14]
 80079a0:	2100      	movs	r1, #0
 80079a2:	4618      	mov	r0, r3
 80079a4:	f7ff fee2 	bl	800776c <send_cmd>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d1f2      	bne.n	8007994 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 80079ae:	f7ff fddd 	bl	800756c <SPI_Timer_Status>
 80079b2:	4603      	mov	r3, r0
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d007      	beq.n	80079c8 <USER_SPI_initialize+0x17c>
 80079b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80079bc:	2010      	movs	r0, #16
 80079be:	f7ff fed5 	bl	800776c <send_cmd>
 80079c2:	4603      	mov	r3, r0
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d001      	beq.n	80079cc <USER_SPI_initialize+0x180>
				ty = 0;
 80079c8:	2300      	movs	r3, #0
 80079ca:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 80079cc:	4a14      	ldr	r2, [pc, #80]	; (8007a20 <USER_SPI_initialize+0x1d4>)
 80079ce:	7b7b      	ldrb	r3, [r7, #13]
 80079d0:	7013      	strb	r3, [r2, #0]
	despiselect();
 80079d2:	f7ff fe4a 	bl	800766a <despiselect>

	if (ty) {			/* OK */
 80079d6:	7b7b      	ldrb	r3, [r7, #13]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d012      	beq.n	8007a02 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 80079dc:	4b0f      	ldr	r3, [pc, #60]	; (8007a1c <USER_SPI_initialize+0x1d0>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 80079e6:	4b0d      	ldr	r3, [pc, #52]	; (8007a1c <USER_SPI_initialize+0x1d0>)
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f042 0210 	orr.w	r2, r2, #16
 80079ee:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 80079f0:	4b09      	ldr	r3, [pc, #36]	; (8007a18 <USER_SPI_initialize+0x1cc>)
 80079f2:	781b      	ldrb	r3, [r3, #0]
 80079f4:	b2db      	uxtb	r3, r3
 80079f6:	f023 0301 	bic.w	r3, r3, #1
 80079fa:	b2da      	uxtb	r2, r3
 80079fc:	4b06      	ldr	r3, [pc, #24]	; (8007a18 <USER_SPI_initialize+0x1cc>)
 80079fe:	701a      	strb	r2, [r3, #0]
 8007a00:	e002      	b.n	8007a08 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8007a02:	4b05      	ldr	r3, [pc, #20]	; (8007a18 <USER_SPI_initialize+0x1cc>)
 8007a04:	2201      	movs	r2, #1
 8007a06:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8007a08:	4b03      	ldr	r3, [pc, #12]	; (8007a18 <USER_SPI_initialize+0x1cc>)
 8007a0a:	781b      	ldrb	r3, [r3, #0]
 8007a0c:	b2db      	uxtb	r3, r3
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3714      	adds	r7, #20
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd90      	pop	{r4, r7, pc}
 8007a16:	bf00      	nop
 8007a18:	20000030 	.word	0x20000030
 8007a1c:	200002d4 	.word	0x200002d4
 8007a20:	2000093c 	.word	0x2000093c

08007a24 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	4603      	mov	r3, r0
 8007a2c:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8007a2e:	79fb      	ldrb	r3, [r7, #7]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d001      	beq.n	8007a38 <USER_SPI_status+0x14>
 8007a34:	2301      	movs	r3, #1
 8007a36:	e002      	b.n	8007a3e <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8007a38:	4b04      	ldr	r3, [pc, #16]	; (8007a4c <USER_SPI_status+0x28>)
 8007a3a:	781b      	ldrb	r3, [r3, #0]
 8007a3c:	b2db      	uxtb	r3, r3
}
 8007a3e:	4618      	mov	r0, r3
 8007a40:	370c      	adds	r7, #12
 8007a42:	46bd      	mov	sp, r7
 8007a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a48:	4770      	bx	lr
 8007a4a:	bf00      	nop
 8007a4c:	20000030 	.word	0x20000030

08007a50 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8007a50:	b580      	push	{r7, lr}
 8007a52:	b084      	sub	sp, #16
 8007a54:	af00      	add	r7, sp, #0
 8007a56:	60b9      	str	r1, [r7, #8]
 8007a58:	607a      	str	r2, [r7, #4]
 8007a5a:	603b      	str	r3, [r7, #0]
 8007a5c:	4603      	mov	r3, r0
 8007a5e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007a60:	7bfb      	ldrb	r3, [r7, #15]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d102      	bne.n	8007a6c <USER_SPI_read+0x1c>
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d101      	bne.n	8007a70 <USER_SPI_read+0x20>
 8007a6c:	2304      	movs	r3, #4
 8007a6e:	e04d      	b.n	8007b0c <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007a70:	4b28      	ldr	r3, [pc, #160]	; (8007b14 <USER_SPI_read+0xc4>)
 8007a72:	781b      	ldrb	r3, [r3, #0]
 8007a74:	b2db      	uxtb	r3, r3
 8007a76:	f003 0301 	and.w	r3, r3, #1
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d001      	beq.n	8007a82 <USER_SPI_read+0x32>
 8007a7e:	2303      	movs	r3, #3
 8007a80:	e044      	b.n	8007b0c <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8007a82:	4b25      	ldr	r3, [pc, #148]	; (8007b18 <USER_SPI_read+0xc8>)
 8007a84:	781b      	ldrb	r3, [r3, #0]
 8007a86:	f003 0308 	and.w	r3, r3, #8
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d102      	bne.n	8007a94 <USER_SPI_read+0x44>
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	025b      	lsls	r3, r3, #9
 8007a92:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	2b01      	cmp	r3, #1
 8007a98:	d111      	bne.n	8007abe <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8007a9a:	6879      	ldr	r1, [r7, #4]
 8007a9c:	2011      	movs	r0, #17
 8007a9e:	f7ff fe65 	bl	800776c <send_cmd>
 8007aa2:	4603      	mov	r3, r0
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d129      	bne.n	8007afc <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8007aa8:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007aac:	68b8      	ldr	r0, [r7, #8]
 8007aae:	f7ff fe02 	bl	80076b6 <rcvr_datablock>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d021      	beq.n	8007afc <USER_SPI_read+0xac>
			count = 0;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	603b      	str	r3, [r7, #0]
 8007abc:	e01e      	b.n	8007afc <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8007abe:	6879      	ldr	r1, [r7, #4]
 8007ac0:	2012      	movs	r0, #18
 8007ac2:	f7ff fe53 	bl	800776c <send_cmd>
 8007ac6:	4603      	mov	r3, r0
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d117      	bne.n	8007afc <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8007acc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007ad0:	68b8      	ldr	r0, [r7, #8]
 8007ad2:	f7ff fdf0 	bl	80076b6 <rcvr_datablock>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d00a      	beq.n	8007af2 <USER_SPI_read+0xa2>
				buff += 512;
 8007adc:	68bb      	ldr	r3, [r7, #8]
 8007ade:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007ae2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007ae4:	683b      	ldr	r3, [r7, #0]
 8007ae6:	3b01      	subs	r3, #1
 8007ae8:	603b      	str	r3, [r7, #0]
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d1ed      	bne.n	8007acc <USER_SPI_read+0x7c>
 8007af0:	e000      	b.n	8007af4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8007af2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8007af4:	2100      	movs	r1, #0
 8007af6:	200c      	movs	r0, #12
 8007af8:	f7ff fe38 	bl	800776c <send_cmd>
		}
	}
	despiselect();
 8007afc:	f7ff fdb5 	bl	800766a <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	bf14      	ite	ne
 8007b06:	2301      	movne	r3, #1
 8007b08:	2300      	moveq	r3, #0
 8007b0a:	b2db      	uxtb	r3, r3
}
 8007b0c:	4618      	mov	r0, r3
 8007b0e:	3710      	adds	r7, #16
 8007b10:	46bd      	mov	sp, r7
 8007b12:	bd80      	pop	{r7, pc}
 8007b14:	20000030 	.word	0x20000030
 8007b18:	2000093c 	.word	0x2000093c

08007b1c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b084      	sub	sp, #16
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	60b9      	str	r1, [r7, #8]
 8007b24:	607a      	str	r2, [r7, #4]
 8007b26:	603b      	str	r3, [r7, #0]
 8007b28:	4603      	mov	r3, r0
 8007b2a:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8007b2c:	7bfb      	ldrb	r3, [r7, #15]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d102      	bne.n	8007b38 <USER_SPI_write+0x1c>
 8007b32:	683b      	ldr	r3, [r7, #0]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d101      	bne.n	8007b3c <USER_SPI_write+0x20>
 8007b38:	2304      	movs	r3, #4
 8007b3a:	e063      	b.n	8007c04 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8007b3c:	4b33      	ldr	r3, [pc, #204]	; (8007c0c <USER_SPI_write+0xf0>)
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	f003 0301 	and.w	r3, r3, #1
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d001      	beq.n	8007b4e <USER_SPI_write+0x32>
 8007b4a:	2303      	movs	r3, #3
 8007b4c:	e05a      	b.n	8007c04 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8007b4e:	4b2f      	ldr	r3, [pc, #188]	; (8007c0c <USER_SPI_write+0xf0>)
 8007b50:	781b      	ldrb	r3, [r3, #0]
 8007b52:	b2db      	uxtb	r3, r3
 8007b54:	f003 0304 	and.w	r3, r3, #4
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d001      	beq.n	8007b60 <USER_SPI_write+0x44>
 8007b5c:	2302      	movs	r3, #2
 8007b5e:	e051      	b.n	8007c04 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8007b60:	4b2b      	ldr	r3, [pc, #172]	; (8007c10 <USER_SPI_write+0xf4>)
 8007b62:	781b      	ldrb	r3, [r3, #0]
 8007b64:	f003 0308 	and.w	r3, r3, #8
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d102      	bne.n	8007b72 <USER_SPI_write+0x56>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	025b      	lsls	r3, r3, #9
 8007b70:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	2b01      	cmp	r3, #1
 8007b76:	d110      	bne.n	8007b9a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8007b78:	6879      	ldr	r1, [r7, #4]
 8007b7a:	2018      	movs	r0, #24
 8007b7c:	f7ff fdf6 	bl	800776c <send_cmd>
 8007b80:	4603      	mov	r3, r0
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d136      	bne.n	8007bf4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8007b86:	21fe      	movs	r1, #254	; 0xfe
 8007b88:	68b8      	ldr	r0, [r7, #8]
 8007b8a:	f7ff fdbd 	bl	8007708 <xmit_datablock>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d02f      	beq.n	8007bf4 <USER_SPI_write+0xd8>
			count = 0;
 8007b94:	2300      	movs	r3, #0
 8007b96:	603b      	str	r3, [r7, #0]
 8007b98:	e02c      	b.n	8007bf4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8007b9a:	4b1d      	ldr	r3, [pc, #116]	; (8007c10 <USER_SPI_write+0xf4>)
 8007b9c:	781b      	ldrb	r3, [r3, #0]
 8007b9e:	f003 0306 	and.w	r3, r3, #6
 8007ba2:	2b00      	cmp	r3, #0
 8007ba4:	d003      	beq.n	8007bae <USER_SPI_write+0x92>
 8007ba6:	6839      	ldr	r1, [r7, #0]
 8007ba8:	2097      	movs	r0, #151	; 0x97
 8007baa:	f7ff fddf 	bl	800776c <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8007bae:	6879      	ldr	r1, [r7, #4]
 8007bb0:	2019      	movs	r0, #25
 8007bb2:	f7ff fddb 	bl	800776c <send_cmd>
 8007bb6:	4603      	mov	r3, r0
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d11b      	bne.n	8007bf4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8007bbc:	21fc      	movs	r1, #252	; 0xfc
 8007bbe:	68b8      	ldr	r0, [r7, #8]
 8007bc0:	f7ff fda2 	bl	8007708 <xmit_datablock>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d00a      	beq.n	8007be0 <USER_SPI_write+0xc4>
				buff += 512;
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007bd0:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8007bd2:	683b      	ldr	r3, [r7, #0]
 8007bd4:	3b01      	subs	r3, #1
 8007bd6:	603b      	str	r3, [r7, #0]
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d1ee      	bne.n	8007bbc <USER_SPI_write+0xa0>
 8007bde:	e000      	b.n	8007be2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8007be0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8007be2:	21fd      	movs	r1, #253	; 0xfd
 8007be4:	2000      	movs	r0, #0
 8007be6:	f7ff fd8f 	bl	8007708 <xmit_datablock>
 8007bea:	4603      	mov	r3, r0
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d101      	bne.n	8007bf4 <USER_SPI_write+0xd8>
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8007bf4:	f7ff fd39 	bl	800766a <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8007bf8:	683b      	ldr	r3, [r7, #0]
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	bf14      	ite	ne
 8007bfe:	2301      	movne	r3, #1
 8007c00:	2300      	moveq	r3, #0
 8007c02:	b2db      	uxtb	r3, r3
}
 8007c04:	4618      	mov	r0, r3
 8007c06:	3710      	adds	r7, #16
 8007c08:	46bd      	mov	sp, r7
 8007c0a:	bd80      	pop	{r7, pc}
 8007c0c:	20000030 	.word	0x20000030
 8007c10:	2000093c 	.word	0x2000093c

08007c14 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	b08c      	sub	sp, #48	; 0x30
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	4603      	mov	r3, r0
 8007c1c:	603a      	str	r2, [r7, #0]
 8007c1e:	71fb      	strb	r3, [r7, #7]
 8007c20:	460b      	mov	r3, r1
 8007c22:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8007c24:	79fb      	ldrb	r3, [r7, #7]
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d001      	beq.n	8007c2e <USER_SPI_ioctl+0x1a>
 8007c2a:	2304      	movs	r3, #4
 8007c2c:	e15a      	b.n	8007ee4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8007c2e:	4baf      	ldr	r3, [pc, #700]	; (8007eec <USER_SPI_ioctl+0x2d8>)
 8007c30:	781b      	ldrb	r3, [r3, #0]
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	f003 0301 	and.w	r3, r3, #1
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d001      	beq.n	8007c40 <USER_SPI_ioctl+0x2c>
 8007c3c:	2303      	movs	r3, #3
 8007c3e:	e151      	b.n	8007ee4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8007c40:	2301      	movs	r3, #1
 8007c42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8007c46:	79bb      	ldrb	r3, [r7, #6]
 8007c48:	2b04      	cmp	r3, #4
 8007c4a:	f200 8136 	bhi.w	8007eba <USER_SPI_ioctl+0x2a6>
 8007c4e:	a201      	add	r2, pc, #4	; (adr r2, 8007c54 <USER_SPI_ioctl+0x40>)
 8007c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c54:	08007c69 	.word	0x08007c69
 8007c58:	08007c7d 	.word	0x08007c7d
 8007c5c:	08007ebb 	.word	0x08007ebb
 8007c60:	08007d29 	.word	0x08007d29
 8007c64:	08007e1f 	.word	0x08007e1f
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8007c68:	f7ff fd0c 	bl	8007684 <spiselect>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	f000 8127 	beq.w	8007ec2 <USER_SPI_ioctl+0x2ae>
 8007c74:	2300      	movs	r3, #0
 8007c76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8007c7a:	e122      	b.n	8007ec2 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8007c7c:	2100      	movs	r1, #0
 8007c7e:	2009      	movs	r0, #9
 8007c80:	f7ff fd74 	bl	800776c <send_cmd>
 8007c84:	4603      	mov	r3, r0
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	f040 811d 	bne.w	8007ec6 <USER_SPI_ioctl+0x2b2>
 8007c8c:	f107 030c 	add.w	r3, r7, #12
 8007c90:	2110      	movs	r1, #16
 8007c92:	4618      	mov	r0, r3
 8007c94:	f7ff fd0f 	bl	80076b6 <rcvr_datablock>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	f000 8113 	beq.w	8007ec6 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8007ca0:	7b3b      	ldrb	r3, [r7, #12]
 8007ca2:	099b      	lsrs	r3, r3, #6
 8007ca4:	b2db      	uxtb	r3, r3
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d111      	bne.n	8007cce <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8007caa:	7d7b      	ldrb	r3, [r7, #21]
 8007cac:	461a      	mov	r2, r3
 8007cae:	7d3b      	ldrb	r3, [r7, #20]
 8007cb0:	021b      	lsls	r3, r3, #8
 8007cb2:	4413      	add	r3, r2
 8007cb4:	461a      	mov	r2, r3
 8007cb6:	7cfb      	ldrb	r3, [r7, #19]
 8007cb8:	041b      	lsls	r3, r3, #16
 8007cba:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8007cbe:	4413      	add	r3, r2
 8007cc0:	3301      	adds	r3, #1
 8007cc2:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8007cc4:	69fb      	ldr	r3, [r7, #28]
 8007cc6:	029a      	lsls	r2, r3, #10
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	601a      	str	r2, [r3, #0]
 8007ccc:	e028      	b.n	8007d20 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8007cce:	7c7b      	ldrb	r3, [r7, #17]
 8007cd0:	f003 030f 	and.w	r3, r3, #15
 8007cd4:	b2da      	uxtb	r2, r3
 8007cd6:	7dbb      	ldrb	r3, [r7, #22]
 8007cd8:	09db      	lsrs	r3, r3, #7
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	4413      	add	r3, r2
 8007cde:	b2da      	uxtb	r2, r3
 8007ce0:	7d7b      	ldrb	r3, [r7, #21]
 8007ce2:	005b      	lsls	r3, r3, #1
 8007ce4:	b2db      	uxtb	r3, r3
 8007ce6:	f003 0306 	and.w	r3, r3, #6
 8007cea:	b2db      	uxtb	r3, r3
 8007cec:	4413      	add	r3, r2
 8007cee:	b2db      	uxtb	r3, r3
 8007cf0:	3302      	adds	r3, #2
 8007cf2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8007cf6:	7d3b      	ldrb	r3, [r7, #20]
 8007cf8:	099b      	lsrs	r3, r3, #6
 8007cfa:	b2db      	uxtb	r3, r3
 8007cfc:	461a      	mov	r2, r3
 8007cfe:	7cfb      	ldrb	r3, [r7, #19]
 8007d00:	009b      	lsls	r3, r3, #2
 8007d02:	441a      	add	r2, r3
 8007d04:	7cbb      	ldrb	r3, [r7, #18]
 8007d06:	029b      	lsls	r3, r3, #10
 8007d08:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007d0c:	4413      	add	r3, r2
 8007d0e:	3301      	adds	r3, #1
 8007d10:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8007d12:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007d16:	3b09      	subs	r3, #9
 8007d18:	69fa      	ldr	r2, [r7, #28]
 8007d1a:	409a      	lsls	r2, r3
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8007d20:	2300      	movs	r3, #0
 8007d22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8007d26:	e0ce      	b.n	8007ec6 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8007d28:	4b71      	ldr	r3, [pc, #452]	; (8007ef0 <USER_SPI_ioctl+0x2dc>)
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	f003 0304 	and.w	r3, r3, #4
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d031      	beq.n	8007d98 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8007d34:	2100      	movs	r1, #0
 8007d36:	208d      	movs	r0, #141	; 0x8d
 8007d38:	f7ff fd18 	bl	800776c <send_cmd>
 8007d3c:	4603      	mov	r3, r0
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	f040 80c3 	bne.w	8007eca <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8007d44:	20ff      	movs	r0, #255	; 0xff
 8007d46:	f7ff fc27 	bl	8007598 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8007d4a:	f107 030c 	add.w	r3, r7, #12
 8007d4e:	2110      	movs	r1, #16
 8007d50:	4618      	mov	r0, r3
 8007d52:	f7ff fcb0 	bl	80076b6 <rcvr_datablock>
 8007d56:	4603      	mov	r3, r0
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	f000 80b6 	beq.w	8007eca <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8007d5e:	2330      	movs	r3, #48	; 0x30
 8007d60:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8007d64:	e007      	b.n	8007d76 <USER_SPI_ioctl+0x162>
 8007d66:	20ff      	movs	r0, #255	; 0xff
 8007d68:	f7ff fc16 	bl	8007598 <xchg_spi>
 8007d6c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007d70:	3b01      	subs	r3, #1
 8007d72:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8007d76:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	d1f3      	bne.n	8007d66 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8007d7e:	7dbb      	ldrb	r3, [r7, #22]
 8007d80:	091b      	lsrs	r3, r3, #4
 8007d82:	b2db      	uxtb	r3, r3
 8007d84:	461a      	mov	r2, r3
 8007d86:	2310      	movs	r3, #16
 8007d88:	fa03 f202 	lsl.w	r2, r3, r2
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8007d90:	2300      	movs	r3, #0
 8007d92:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8007d96:	e098      	b.n	8007eca <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8007d98:	2100      	movs	r1, #0
 8007d9a:	2009      	movs	r0, #9
 8007d9c:	f7ff fce6 	bl	800776c <send_cmd>
 8007da0:	4603      	mov	r3, r0
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	f040 8091 	bne.w	8007eca <USER_SPI_ioctl+0x2b6>
 8007da8:	f107 030c 	add.w	r3, r7, #12
 8007dac:	2110      	movs	r1, #16
 8007dae:	4618      	mov	r0, r3
 8007db0:	f7ff fc81 	bl	80076b6 <rcvr_datablock>
 8007db4:	4603      	mov	r3, r0
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	f000 8087 	beq.w	8007eca <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8007dbc:	4b4c      	ldr	r3, [pc, #304]	; (8007ef0 <USER_SPI_ioctl+0x2dc>)
 8007dbe:	781b      	ldrb	r3, [r3, #0]
 8007dc0:	f003 0302 	and.w	r3, r3, #2
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d012      	beq.n	8007dee <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8007dc8:	7dbb      	ldrb	r3, [r7, #22]
 8007dca:	005b      	lsls	r3, r3, #1
 8007dcc:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8007dd0:	7dfa      	ldrb	r2, [r7, #23]
 8007dd2:	09d2      	lsrs	r2, r2, #7
 8007dd4:	b2d2      	uxtb	r2, r2
 8007dd6:	4413      	add	r3, r2
 8007dd8:	1c5a      	adds	r2, r3, #1
 8007dda:	7e7b      	ldrb	r3, [r7, #25]
 8007ddc:	099b      	lsrs	r3, r3, #6
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	3b01      	subs	r3, #1
 8007de2:	fa02 f303 	lsl.w	r3, r2, r3
 8007de6:	461a      	mov	r2, r3
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	601a      	str	r2, [r3, #0]
 8007dec:	e013      	b.n	8007e16 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8007dee:	7dbb      	ldrb	r3, [r7, #22]
 8007df0:	109b      	asrs	r3, r3, #2
 8007df2:	b29b      	uxth	r3, r3
 8007df4:	f003 031f 	and.w	r3, r3, #31
 8007df8:	3301      	adds	r3, #1
 8007dfa:	7dfa      	ldrb	r2, [r7, #23]
 8007dfc:	00d2      	lsls	r2, r2, #3
 8007dfe:	f002 0218 	and.w	r2, r2, #24
 8007e02:	7df9      	ldrb	r1, [r7, #23]
 8007e04:	0949      	lsrs	r1, r1, #5
 8007e06:	b2c9      	uxtb	r1, r1
 8007e08:	440a      	add	r2, r1
 8007e0a:	3201      	adds	r2, #1
 8007e0c:	fb02 f303 	mul.w	r3, r2, r3
 8007e10:	461a      	mov	r2, r3
 8007e12:	683b      	ldr	r3, [r7, #0]
 8007e14:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8007e16:	2300      	movs	r3, #0
 8007e18:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8007e1c:	e055      	b.n	8007eca <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007e1e:	4b34      	ldr	r3, [pc, #208]	; (8007ef0 <USER_SPI_ioctl+0x2dc>)
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	f003 0306 	and.w	r3, r3, #6
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d051      	beq.n	8007ece <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007e2a:	f107 020c 	add.w	r2, r7, #12
 8007e2e:	79fb      	ldrb	r3, [r7, #7]
 8007e30:	210b      	movs	r1, #11
 8007e32:	4618      	mov	r0, r3
 8007e34:	f7ff feee 	bl	8007c14 <USER_SPI_ioctl>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d149      	bne.n	8007ed2 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007e3e:	7b3b      	ldrb	r3, [r7, #12]
 8007e40:	099b      	lsrs	r3, r3, #6
 8007e42:	b2db      	uxtb	r3, r3
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d104      	bne.n	8007e52 <USER_SPI_ioctl+0x23e>
 8007e48:	7dbb      	ldrb	r3, [r7, #22]
 8007e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d041      	beq.n	8007ed6 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8007e52:	683b      	ldr	r3, [r7, #0]
 8007e54:	623b      	str	r3, [r7, #32]
 8007e56:	6a3b      	ldr	r3, [r7, #32]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e5c:	6a3b      	ldr	r3, [r7, #32]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8007e62:	4b23      	ldr	r3, [pc, #140]	; (8007ef0 <USER_SPI_ioctl+0x2dc>)
 8007e64:	781b      	ldrb	r3, [r3, #0]
 8007e66:	f003 0308 	and.w	r3, r3, #8
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d105      	bne.n	8007e7a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8007e6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e70:	025b      	lsls	r3, r3, #9
 8007e72:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e76:	025b      	lsls	r3, r3, #9
 8007e78:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8007e7a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e7c:	2020      	movs	r0, #32
 8007e7e:	f7ff fc75 	bl	800776c <send_cmd>
 8007e82:	4603      	mov	r3, r0
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d128      	bne.n	8007eda <USER_SPI_ioctl+0x2c6>
 8007e88:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007e8a:	2021      	movs	r0, #33	; 0x21
 8007e8c:	f7ff fc6e 	bl	800776c <send_cmd>
 8007e90:	4603      	mov	r3, r0
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d121      	bne.n	8007eda <USER_SPI_ioctl+0x2c6>
 8007e96:	2100      	movs	r1, #0
 8007e98:	2026      	movs	r0, #38	; 0x26
 8007e9a:	f7ff fc67 	bl	800776c <send_cmd>
 8007e9e:	4603      	mov	r3, r0
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d11a      	bne.n	8007eda <USER_SPI_ioctl+0x2c6>
 8007ea4:	f247 5030 	movw	r0, #30000	; 0x7530
 8007ea8:	f7ff fbbc 	bl	8007624 <wait_ready>
 8007eac:	4603      	mov	r3, r0
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d013      	beq.n	8007eda <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8007eb8:	e00f      	b.n	8007eda <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8007eba:	2304      	movs	r3, #4
 8007ebc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8007ec0:	e00c      	b.n	8007edc <USER_SPI_ioctl+0x2c8>
		break;
 8007ec2:	bf00      	nop
 8007ec4:	e00a      	b.n	8007edc <USER_SPI_ioctl+0x2c8>
		break;
 8007ec6:	bf00      	nop
 8007ec8:	e008      	b.n	8007edc <USER_SPI_ioctl+0x2c8>
		break;
 8007eca:	bf00      	nop
 8007ecc:	e006      	b.n	8007edc <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8007ece:	bf00      	nop
 8007ed0:	e004      	b.n	8007edc <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8007ed2:	bf00      	nop
 8007ed4:	e002      	b.n	8007edc <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8007ed6:	bf00      	nop
 8007ed8:	e000      	b.n	8007edc <USER_SPI_ioctl+0x2c8>
		break;
 8007eda:	bf00      	nop
	}

	despiselect();
 8007edc:	f7ff fbc5 	bl	800766a <despiselect>

	return res;
 8007ee0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3730      	adds	r7, #48	; 0x30
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}
 8007eec:	20000030 	.word	0x20000030
 8007ef0:	2000093c 	.word	0x2000093c

08007ef4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b084      	sub	sp, #16
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	4603      	mov	r3, r0
 8007efc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8007efe:	79fb      	ldrb	r3, [r7, #7]
 8007f00:	4a08      	ldr	r2, [pc, #32]	; (8007f24 <disk_status+0x30>)
 8007f02:	009b      	lsls	r3, r3, #2
 8007f04:	4413      	add	r3, r2
 8007f06:	685b      	ldr	r3, [r3, #4]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	79fa      	ldrb	r2, [r7, #7]
 8007f0c:	4905      	ldr	r1, [pc, #20]	; (8007f24 <disk_status+0x30>)
 8007f0e:	440a      	add	r2, r1
 8007f10:	7a12      	ldrb	r2, [r2, #8]
 8007f12:	4610      	mov	r0, r2
 8007f14:	4798      	blx	r3
 8007f16:	4603      	mov	r3, r0
 8007f18:	73fb      	strb	r3, [r7, #15]
  return stat;
 8007f1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f1c:	4618      	mov	r0, r3
 8007f1e:	3710      	adds	r7, #16
 8007f20:	46bd      	mov	sp, r7
 8007f22:	bd80      	pop	{r7, pc}
 8007f24:	20000970 	.word	0x20000970

08007f28 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	b084      	sub	sp, #16
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	4603      	mov	r3, r0
 8007f30:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8007f32:	2300      	movs	r3, #0
 8007f34:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8007f36:	79fb      	ldrb	r3, [r7, #7]
 8007f38:	4a0d      	ldr	r2, [pc, #52]	; (8007f70 <disk_initialize+0x48>)
 8007f3a:	5cd3      	ldrb	r3, [r2, r3]
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d111      	bne.n	8007f64 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8007f40:	79fb      	ldrb	r3, [r7, #7]
 8007f42:	4a0b      	ldr	r2, [pc, #44]	; (8007f70 <disk_initialize+0x48>)
 8007f44:	2101      	movs	r1, #1
 8007f46:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8007f48:	79fb      	ldrb	r3, [r7, #7]
 8007f4a:	4a09      	ldr	r2, [pc, #36]	; (8007f70 <disk_initialize+0x48>)
 8007f4c:	009b      	lsls	r3, r3, #2
 8007f4e:	4413      	add	r3, r2
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	79fa      	ldrb	r2, [r7, #7]
 8007f56:	4906      	ldr	r1, [pc, #24]	; (8007f70 <disk_initialize+0x48>)
 8007f58:	440a      	add	r2, r1
 8007f5a:	7a12      	ldrb	r2, [r2, #8]
 8007f5c:	4610      	mov	r0, r2
 8007f5e:	4798      	blx	r3
 8007f60:	4603      	mov	r3, r0
 8007f62:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007f64:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3710      	adds	r7, #16
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}
 8007f6e:	bf00      	nop
 8007f70:	20000970 	.word	0x20000970

08007f74 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007f74:	b590      	push	{r4, r7, lr}
 8007f76:	b087      	sub	sp, #28
 8007f78:	af00      	add	r7, sp, #0
 8007f7a:	60b9      	str	r1, [r7, #8]
 8007f7c:	607a      	str	r2, [r7, #4]
 8007f7e:	603b      	str	r3, [r7, #0]
 8007f80:	4603      	mov	r3, r0
 8007f82:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007f84:	7bfb      	ldrb	r3, [r7, #15]
 8007f86:	4a0a      	ldr	r2, [pc, #40]	; (8007fb0 <disk_read+0x3c>)
 8007f88:	009b      	lsls	r3, r3, #2
 8007f8a:	4413      	add	r3, r2
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	689c      	ldr	r4, [r3, #8]
 8007f90:	7bfb      	ldrb	r3, [r7, #15]
 8007f92:	4a07      	ldr	r2, [pc, #28]	; (8007fb0 <disk_read+0x3c>)
 8007f94:	4413      	add	r3, r2
 8007f96:	7a18      	ldrb	r0, [r3, #8]
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	687a      	ldr	r2, [r7, #4]
 8007f9c:	68b9      	ldr	r1, [r7, #8]
 8007f9e:	47a0      	blx	r4
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	75fb      	strb	r3, [r7, #23]
  return res;
 8007fa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fa6:	4618      	mov	r0, r3
 8007fa8:	371c      	adds	r7, #28
 8007faa:	46bd      	mov	sp, r7
 8007fac:	bd90      	pop	{r4, r7, pc}
 8007fae:	bf00      	nop
 8007fb0:	20000970 	.word	0x20000970

08007fb4 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007fb4:	b590      	push	{r4, r7, lr}
 8007fb6:	b087      	sub	sp, #28
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	60b9      	str	r1, [r7, #8]
 8007fbc:	607a      	str	r2, [r7, #4]
 8007fbe:	603b      	str	r3, [r7, #0]
 8007fc0:	4603      	mov	r3, r0
 8007fc2:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007fc4:	7bfb      	ldrb	r3, [r7, #15]
 8007fc6:	4a0a      	ldr	r2, [pc, #40]	; (8007ff0 <disk_write+0x3c>)
 8007fc8:	009b      	lsls	r3, r3, #2
 8007fca:	4413      	add	r3, r2
 8007fcc:	685b      	ldr	r3, [r3, #4]
 8007fce:	68dc      	ldr	r4, [r3, #12]
 8007fd0:	7bfb      	ldrb	r3, [r7, #15]
 8007fd2:	4a07      	ldr	r2, [pc, #28]	; (8007ff0 <disk_write+0x3c>)
 8007fd4:	4413      	add	r3, r2
 8007fd6:	7a18      	ldrb	r0, [r3, #8]
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	687a      	ldr	r2, [r7, #4]
 8007fdc:	68b9      	ldr	r1, [r7, #8]
 8007fde:	47a0      	blx	r4
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	75fb      	strb	r3, [r7, #23]
  return res;
 8007fe4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	371c      	adds	r7, #28
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd90      	pop	{r4, r7, pc}
 8007fee:	bf00      	nop
 8007ff0:	20000970 	.word	0x20000970

08007ff4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	603a      	str	r2, [r7, #0]
 8007ffe:	71fb      	strb	r3, [r7, #7]
 8008000:	460b      	mov	r3, r1
 8008002:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8008004:	79fb      	ldrb	r3, [r7, #7]
 8008006:	4a09      	ldr	r2, [pc, #36]	; (800802c <disk_ioctl+0x38>)
 8008008:	009b      	lsls	r3, r3, #2
 800800a:	4413      	add	r3, r2
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	691b      	ldr	r3, [r3, #16]
 8008010:	79fa      	ldrb	r2, [r7, #7]
 8008012:	4906      	ldr	r1, [pc, #24]	; (800802c <disk_ioctl+0x38>)
 8008014:	440a      	add	r2, r1
 8008016:	7a10      	ldrb	r0, [r2, #8]
 8008018:	79b9      	ldrb	r1, [r7, #6]
 800801a:	683a      	ldr	r2, [r7, #0]
 800801c:	4798      	blx	r3
 800801e:	4603      	mov	r3, r0
 8008020:	73fb      	strb	r3, [r7, #15]
  return res;
 8008022:	7bfb      	ldrb	r3, [r7, #15]
}
 8008024:	4618      	mov	r0, r3
 8008026:	3710      	adds	r7, #16
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}
 800802c:	20000970 	.word	0x20000970

08008030 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8008030:	b480      	push	{r7}
 8008032:	b085      	sub	sp, #20
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	3301      	adds	r3, #1
 800803c:	781b      	ldrb	r3, [r3, #0]
 800803e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8008040:	89fb      	ldrh	r3, [r7, #14]
 8008042:	021b      	lsls	r3, r3, #8
 8008044:	b21a      	sxth	r2, r3
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	781b      	ldrb	r3, [r3, #0]
 800804a:	b21b      	sxth	r3, r3
 800804c:	4313      	orrs	r3, r2
 800804e:	b21b      	sxth	r3, r3
 8008050:	81fb      	strh	r3, [r7, #14]
	return rv;
 8008052:	89fb      	ldrh	r3, [r7, #14]
}
 8008054:	4618      	mov	r0, r3
 8008056:	3714      	adds	r7, #20
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8008060:	b480      	push	{r7}
 8008062:	b085      	sub	sp, #20
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	3303      	adds	r3, #3
 800806c:	781b      	ldrb	r3, [r3, #0]
 800806e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	021b      	lsls	r3, r3, #8
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	3202      	adds	r2, #2
 8008078:	7812      	ldrb	r2, [r2, #0]
 800807a:	4313      	orrs	r3, r2
 800807c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	021b      	lsls	r3, r3, #8
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	3201      	adds	r2, #1
 8008086:	7812      	ldrb	r2, [r2, #0]
 8008088:	4313      	orrs	r3, r2
 800808a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	021b      	lsls	r3, r3, #8
 8008090:	687a      	ldr	r2, [r7, #4]
 8008092:	7812      	ldrb	r2, [r2, #0]
 8008094:	4313      	orrs	r3, r2
 8008096:	60fb      	str	r3, [r7, #12]
	return rv;
 8008098:	68fb      	ldr	r3, [r7, #12]
}
 800809a:	4618      	mov	r0, r3
 800809c:	3714      	adds	r7, #20
 800809e:	46bd      	mov	sp, r7
 80080a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a4:	4770      	bx	lr

080080a6 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80080a6:	b480      	push	{r7}
 80080a8:	b083      	sub	sp, #12
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
 80080ae:	460b      	mov	r3, r1
 80080b0:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	1c5a      	adds	r2, r3, #1
 80080b6:	607a      	str	r2, [r7, #4]
 80080b8:	887a      	ldrh	r2, [r7, #2]
 80080ba:	b2d2      	uxtb	r2, r2
 80080bc:	701a      	strb	r2, [r3, #0]
 80080be:	887b      	ldrh	r3, [r7, #2]
 80080c0:	0a1b      	lsrs	r3, r3, #8
 80080c2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	1c5a      	adds	r2, r3, #1
 80080c8:	607a      	str	r2, [r7, #4]
 80080ca:	887a      	ldrh	r2, [r7, #2]
 80080cc:	b2d2      	uxtb	r2, r2
 80080ce:	701a      	strb	r2, [r3, #0]
}
 80080d0:	bf00      	nop
 80080d2:	370c      	adds	r7, #12
 80080d4:	46bd      	mov	sp, r7
 80080d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080da:	4770      	bx	lr

080080dc <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80080dc:	b480      	push	{r7}
 80080de:	b083      	sub	sp, #12
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	1c5a      	adds	r2, r3, #1
 80080ea:	607a      	str	r2, [r7, #4]
 80080ec:	683a      	ldr	r2, [r7, #0]
 80080ee:	b2d2      	uxtb	r2, r2
 80080f0:	701a      	strb	r2, [r3, #0]
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	0a1b      	lsrs	r3, r3, #8
 80080f6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	1c5a      	adds	r2, r3, #1
 80080fc:	607a      	str	r2, [r7, #4]
 80080fe:	683a      	ldr	r2, [r7, #0]
 8008100:	b2d2      	uxtb	r2, r2
 8008102:	701a      	strb	r2, [r3, #0]
 8008104:	683b      	ldr	r3, [r7, #0]
 8008106:	0a1b      	lsrs	r3, r3, #8
 8008108:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	1c5a      	adds	r2, r3, #1
 800810e:	607a      	str	r2, [r7, #4]
 8008110:	683a      	ldr	r2, [r7, #0]
 8008112:	b2d2      	uxtb	r2, r2
 8008114:	701a      	strb	r2, [r3, #0]
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	0a1b      	lsrs	r3, r3, #8
 800811a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	1c5a      	adds	r2, r3, #1
 8008120:	607a      	str	r2, [r7, #4]
 8008122:	683a      	ldr	r2, [r7, #0]
 8008124:	b2d2      	uxtb	r2, r2
 8008126:	701a      	strb	r2, [r3, #0]
}
 8008128:	bf00      	nop
 800812a:	370c      	adds	r7, #12
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr

08008134 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008134:	b480      	push	{r7}
 8008136:	b087      	sub	sp, #28
 8008138:	af00      	add	r7, sp, #0
 800813a:	60f8      	str	r0, [r7, #12]
 800813c:	60b9      	str	r1, [r7, #8]
 800813e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d00d      	beq.n	800816a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800814e:	693a      	ldr	r2, [r7, #16]
 8008150:	1c53      	adds	r3, r2, #1
 8008152:	613b      	str	r3, [r7, #16]
 8008154:	697b      	ldr	r3, [r7, #20]
 8008156:	1c59      	adds	r1, r3, #1
 8008158:	6179      	str	r1, [r7, #20]
 800815a:	7812      	ldrb	r2, [r2, #0]
 800815c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	3b01      	subs	r3, #1
 8008162:	607b      	str	r3, [r7, #4]
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	2b00      	cmp	r3, #0
 8008168:	d1f1      	bne.n	800814e <mem_cpy+0x1a>
	}
}
 800816a:	bf00      	nop
 800816c:	371c      	adds	r7, #28
 800816e:	46bd      	mov	sp, r7
 8008170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008174:	4770      	bx	lr

08008176 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8008176:	b480      	push	{r7}
 8008178:	b087      	sub	sp, #28
 800817a:	af00      	add	r7, sp, #0
 800817c:	60f8      	str	r0, [r7, #12]
 800817e:	60b9      	str	r1, [r7, #8]
 8008180:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8008186:	697b      	ldr	r3, [r7, #20]
 8008188:	1c5a      	adds	r2, r3, #1
 800818a:	617a      	str	r2, [r7, #20]
 800818c:	68ba      	ldr	r2, [r7, #8]
 800818e:	b2d2      	uxtb	r2, r2
 8008190:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	3b01      	subs	r3, #1
 8008196:	607b      	str	r3, [r7, #4]
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d1f3      	bne.n	8008186 <mem_set+0x10>
}
 800819e:	bf00      	nop
 80081a0:	bf00      	nop
 80081a2:	371c      	adds	r7, #28
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr

080081ac <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80081ac:	b480      	push	{r7}
 80081ae:	b089      	sub	sp, #36	; 0x24
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	60f8      	str	r0, [r7, #12]
 80081b4:	60b9      	str	r1, [r7, #8]
 80081b6:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	61fb      	str	r3, [r7, #28]
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80081c0:	2300      	movs	r3, #0
 80081c2:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80081c4:	69fb      	ldr	r3, [r7, #28]
 80081c6:	1c5a      	adds	r2, r3, #1
 80081c8:	61fa      	str	r2, [r7, #28]
 80081ca:	781b      	ldrb	r3, [r3, #0]
 80081cc:	4619      	mov	r1, r3
 80081ce:	69bb      	ldr	r3, [r7, #24]
 80081d0:	1c5a      	adds	r2, r3, #1
 80081d2:	61ba      	str	r2, [r7, #24]
 80081d4:	781b      	ldrb	r3, [r3, #0]
 80081d6:	1acb      	subs	r3, r1, r3
 80081d8:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	3b01      	subs	r3, #1
 80081de:	607b      	str	r3, [r7, #4]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d002      	beq.n	80081ec <mem_cmp+0x40>
 80081e6:	697b      	ldr	r3, [r7, #20]
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d0eb      	beq.n	80081c4 <mem_cmp+0x18>

	return r;
 80081ec:	697b      	ldr	r3, [r7, #20]
}
 80081ee:	4618      	mov	r0, r3
 80081f0:	3724      	adds	r7, #36	; 0x24
 80081f2:	46bd      	mov	sp, r7
 80081f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f8:	4770      	bx	lr

080081fa <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80081fa:	b480      	push	{r7}
 80081fc:	b083      	sub	sp, #12
 80081fe:	af00      	add	r7, sp, #0
 8008200:	6078      	str	r0, [r7, #4]
 8008202:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8008204:	e002      	b.n	800820c <chk_chr+0x12>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	3301      	adds	r3, #1
 800820a:	607b      	str	r3, [r7, #4]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	781b      	ldrb	r3, [r3, #0]
 8008210:	2b00      	cmp	r3, #0
 8008212:	d005      	beq.n	8008220 <chk_chr+0x26>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	461a      	mov	r2, r3
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	4293      	cmp	r3, r2
 800821e:	d1f2      	bne.n	8008206 <chk_chr+0xc>
	return *str;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	781b      	ldrb	r3, [r3, #0]
}
 8008224:	4618      	mov	r0, r3
 8008226:	370c      	adds	r7, #12
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008230:	b480      	push	{r7}
 8008232:	b085      	sub	sp, #20
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800823a:	2300      	movs	r3, #0
 800823c:	60bb      	str	r3, [r7, #8]
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	60fb      	str	r3, [r7, #12]
 8008242:	e029      	b.n	8008298 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8008244:	4a27      	ldr	r2, [pc, #156]	; (80082e4 <chk_lock+0xb4>)
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	011b      	lsls	r3, r3, #4
 800824a:	4413      	add	r3, r2
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	2b00      	cmp	r3, #0
 8008250:	d01d      	beq.n	800828e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008252:	4a24      	ldr	r2, [pc, #144]	; (80082e4 <chk_lock+0xb4>)
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	011b      	lsls	r3, r3, #4
 8008258:	4413      	add	r3, r2
 800825a:	681a      	ldr	r2, [r3, #0]
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	429a      	cmp	r2, r3
 8008262:	d116      	bne.n	8008292 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8008264:	4a1f      	ldr	r2, [pc, #124]	; (80082e4 <chk_lock+0xb4>)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	011b      	lsls	r3, r3, #4
 800826a:	4413      	add	r3, r2
 800826c:	3304      	adds	r3, #4
 800826e:	681a      	ldr	r2, [r3, #0]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8008274:	429a      	cmp	r2, r3
 8008276:	d10c      	bne.n	8008292 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8008278:	4a1a      	ldr	r2, [pc, #104]	; (80082e4 <chk_lock+0xb4>)
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	011b      	lsls	r3, r3, #4
 800827e:	4413      	add	r3, r2
 8008280:	3308      	adds	r3, #8
 8008282:	681a      	ldr	r2, [r3, #0]
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8008288:	429a      	cmp	r2, r3
 800828a:	d102      	bne.n	8008292 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800828c:	e007      	b.n	800829e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800828e:	2301      	movs	r3, #1
 8008290:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	3301      	adds	r3, #1
 8008296:	60fb      	str	r3, [r7, #12]
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	2b01      	cmp	r3, #1
 800829c:	d9d2      	bls.n	8008244 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	2b02      	cmp	r3, #2
 80082a2:	d109      	bne.n	80082b8 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d102      	bne.n	80082b0 <chk_lock+0x80>
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	2b02      	cmp	r3, #2
 80082ae:	d101      	bne.n	80082b4 <chk_lock+0x84>
 80082b0:	2300      	movs	r3, #0
 80082b2:	e010      	b.n	80082d6 <chk_lock+0xa6>
 80082b4:	2312      	movs	r3, #18
 80082b6:	e00e      	b.n	80082d6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d108      	bne.n	80082d0 <chk_lock+0xa0>
 80082be:	4a09      	ldr	r2, [pc, #36]	; (80082e4 <chk_lock+0xb4>)
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	011b      	lsls	r3, r3, #4
 80082c4:	4413      	add	r3, r2
 80082c6:	330c      	adds	r3, #12
 80082c8:	881b      	ldrh	r3, [r3, #0]
 80082ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80082ce:	d101      	bne.n	80082d4 <chk_lock+0xa4>
 80082d0:	2310      	movs	r3, #16
 80082d2:	e000      	b.n	80082d6 <chk_lock+0xa6>
 80082d4:	2300      	movs	r3, #0
}
 80082d6:	4618      	mov	r0, r3
 80082d8:	3714      	adds	r7, #20
 80082da:	46bd      	mov	sp, r7
 80082dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e0:	4770      	bx	lr
 80082e2:	bf00      	nop
 80082e4:	20000950 	.word	0x20000950

080082e8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80082e8:	b480      	push	{r7}
 80082ea:	b083      	sub	sp, #12
 80082ec:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80082ee:	2300      	movs	r3, #0
 80082f0:	607b      	str	r3, [r7, #4]
 80082f2:	e002      	b.n	80082fa <enq_lock+0x12>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	3301      	adds	r3, #1
 80082f8:	607b      	str	r3, [r7, #4]
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2b01      	cmp	r3, #1
 80082fe:	d806      	bhi.n	800830e <enq_lock+0x26>
 8008300:	4a09      	ldr	r2, [pc, #36]	; (8008328 <enq_lock+0x40>)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	011b      	lsls	r3, r3, #4
 8008306:	4413      	add	r3, r2
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d1f2      	bne.n	80082f4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	2b02      	cmp	r3, #2
 8008312:	bf14      	ite	ne
 8008314:	2301      	movne	r3, #1
 8008316:	2300      	moveq	r3, #0
 8008318:	b2db      	uxtb	r3, r3
}
 800831a:	4618      	mov	r0, r3
 800831c:	370c      	adds	r7, #12
 800831e:	46bd      	mov	sp, r7
 8008320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008324:	4770      	bx	lr
 8008326:	bf00      	nop
 8008328:	20000950 	.word	0x20000950

0800832c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800832c:	b480      	push	{r7}
 800832e:	b085      	sub	sp, #20
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008336:	2300      	movs	r3, #0
 8008338:	60fb      	str	r3, [r7, #12]
 800833a:	e01f      	b.n	800837c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800833c:	4a41      	ldr	r2, [pc, #260]	; (8008444 <inc_lock+0x118>)
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	011b      	lsls	r3, r3, #4
 8008342:	4413      	add	r3, r2
 8008344:	681a      	ldr	r2, [r3, #0]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	429a      	cmp	r2, r3
 800834c:	d113      	bne.n	8008376 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800834e:	4a3d      	ldr	r2, [pc, #244]	; (8008444 <inc_lock+0x118>)
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	011b      	lsls	r3, r3, #4
 8008354:	4413      	add	r3, r2
 8008356:	3304      	adds	r3, #4
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800835e:	429a      	cmp	r2, r3
 8008360:	d109      	bne.n	8008376 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8008362:	4a38      	ldr	r2, [pc, #224]	; (8008444 <inc_lock+0x118>)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	011b      	lsls	r3, r3, #4
 8008368:	4413      	add	r3, r2
 800836a:	3308      	adds	r3, #8
 800836c:	681a      	ldr	r2, [r3, #0]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8008372:	429a      	cmp	r2, r3
 8008374:	d006      	beq.n	8008384 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	3301      	adds	r3, #1
 800837a:	60fb      	str	r3, [r7, #12]
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2b01      	cmp	r3, #1
 8008380:	d9dc      	bls.n	800833c <inc_lock+0x10>
 8008382:	e000      	b.n	8008386 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8008384:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2b02      	cmp	r3, #2
 800838a:	d132      	bne.n	80083f2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800838c:	2300      	movs	r3, #0
 800838e:	60fb      	str	r3, [r7, #12]
 8008390:	e002      	b.n	8008398 <inc_lock+0x6c>
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	3301      	adds	r3, #1
 8008396:	60fb      	str	r3, [r7, #12]
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2b01      	cmp	r3, #1
 800839c:	d806      	bhi.n	80083ac <inc_lock+0x80>
 800839e:	4a29      	ldr	r2, [pc, #164]	; (8008444 <inc_lock+0x118>)
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	011b      	lsls	r3, r3, #4
 80083a4:	4413      	add	r3, r2
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d1f2      	bne.n	8008392 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2b02      	cmp	r3, #2
 80083b0:	d101      	bne.n	80083b6 <inc_lock+0x8a>
 80083b2:	2300      	movs	r3, #0
 80083b4:	e040      	b.n	8008438 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	681a      	ldr	r2, [r3, #0]
 80083ba:	4922      	ldr	r1, [pc, #136]	; (8008444 <inc_lock+0x118>)
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	011b      	lsls	r3, r3, #4
 80083c0:	440b      	add	r3, r1
 80083c2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	689a      	ldr	r2, [r3, #8]
 80083c8:	491e      	ldr	r1, [pc, #120]	; (8008444 <inc_lock+0x118>)
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	011b      	lsls	r3, r3, #4
 80083ce:	440b      	add	r3, r1
 80083d0:	3304      	adds	r3, #4
 80083d2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	695a      	ldr	r2, [r3, #20]
 80083d8:	491a      	ldr	r1, [pc, #104]	; (8008444 <inc_lock+0x118>)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	011b      	lsls	r3, r3, #4
 80083de:	440b      	add	r3, r1
 80083e0:	3308      	adds	r3, #8
 80083e2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80083e4:	4a17      	ldr	r2, [pc, #92]	; (8008444 <inc_lock+0x118>)
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	011b      	lsls	r3, r3, #4
 80083ea:	4413      	add	r3, r2
 80083ec:	330c      	adds	r3, #12
 80083ee:	2200      	movs	r2, #0
 80083f0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d009      	beq.n	800840c <inc_lock+0xe0>
 80083f8:	4a12      	ldr	r2, [pc, #72]	; (8008444 <inc_lock+0x118>)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	011b      	lsls	r3, r3, #4
 80083fe:	4413      	add	r3, r2
 8008400:	330c      	adds	r3, #12
 8008402:	881b      	ldrh	r3, [r3, #0]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d001      	beq.n	800840c <inc_lock+0xe0>
 8008408:	2300      	movs	r3, #0
 800840a:	e015      	b.n	8008438 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800840c:	683b      	ldr	r3, [r7, #0]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d108      	bne.n	8008424 <inc_lock+0xf8>
 8008412:	4a0c      	ldr	r2, [pc, #48]	; (8008444 <inc_lock+0x118>)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	011b      	lsls	r3, r3, #4
 8008418:	4413      	add	r3, r2
 800841a:	330c      	adds	r3, #12
 800841c:	881b      	ldrh	r3, [r3, #0]
 800841e:	3301      	adds	r3, #1
 8008420:	b29a      	uxth	r2, r3
 8008422:	e001      	b.n	8008428 <inc_lock+0xfc>
 8008424:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008428:	4906      	ldr	r1, [pc, #24]	; (8008444 <inc_lock+0x118>)
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	011b      	lsls	r3, r3, #4
 800842e:	440b      	add	r3, r1
 8008430:	330c      	adds	r3, #12
 8008432:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	3301      	adds	r3, #1
}
 8008438:	4618      	mov	r0, r3
 800843a:	3714      	adds	r7, #20
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr
 8008444:	20000950 	.word	0x20000950

08008448 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8008448:	b480      	push	{r7}
 800844a:	b085      	sub	sp, #20
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	3b01      	subs	r3, #1
 8008454:	607b      	str	r3, [r7, #4]
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	2b01      	cmp	r3, #1
 800845a:	d825      	bhi.n	80084a8 <dec_lock+0x60>
		n = Files[i].ctr;
 800845c:	4a17      	ldr	r2, [pc, #92]	; (80084bc <dec_lock+0x74>)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	011b      	lsls	r3, r3, #4
 8008462:	4413      	add	r3, r2
 8008464:	330c      	adds	r3, #12
 8008466:	881b      	ldrh	r3, [r3, #0]
 8008468:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800846a:	89fb      	ldrh	r3, [r7, #14]
 800846c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008470:	d101      	bne.n	8008476 <dec_lock+0x2e>
 8008472:	2300      	movs	r3, #0
 8008474:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8008476:	89fb      	ldrh	r3, [r7, #14]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d002      	beq.n	8008482 <dec_lock+0x3a>
 800847c:	89fb      	ldrh	r3, [r7, #14]
 800847e:	3b01      	subs	r3, #1
 8008480:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8008482:	4a0e      	ldr	r2, [pc, #56]	; (80084bc <dec_lock+0x74>)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	011b      	lsls	r3, r3, #4
 8008488:	4413      	add	r3, r2
 800848a:	330c      	adds	r3, #12
 800848c:	89fa      	ldrh	r2, [r7, #14]
 800848e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8008490:	89fb      	ldrh	r3, [r7, #14]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d105      	bne.n	80084a2 <dec_lock+0x5a>
 8008496:	4a09      	ldr	r2, [pc, #36]	; (80084bc <dec_lock+0x74>)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	011b      	lsls	r3, r3, #4
 800849c:	4413      	add	r3, r2
 800849e:	2200      	movs	r2, #0
 80084a0:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80084a2:	2300      	movs	r3, #0
 80084a4:	737b      	strb	r3, [r7, #13]
 80084a6:	e001      	b.n	80084ac <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80084a8:	2302      	movs	r3, #2
 80084aa:	737b      	strb	r3, [r7, #13]
	}
	return res;
 80084ac:	7b7b      	ldrb	r3, [r7, #13]
}
 80084ae:	4618      	mov	r0, r3
 80084b0:	3714      	adds	r7, #20
 80084b2:	46bd      	mov	sp, r7
 80084b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b8:	4770      	bx	lr
 80084ba:	bf00      	nop
 80084bc:	20000950 	.word	0x20000950

080084c0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b085      	sub	sp, #20
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 80084c8:	2300      	movs	r3, #0
 80084ca:	60fb      	str	r3, [r7, #12]
 80084cc:	e010      	b.n	80084f0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 80084ce:	4a0d      	ldr	r2, [pc, #52]	; (8008504 <clear_lock+0x44>)
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	011b      	lsls	r3, r3, #4
 80084d4:	4413      	add	r3, r2
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	687a      	ldr	r2, [r7, #4]
 80084da:	429a      	cmp	r2, r3
 80084dc:	d105      	bne.n	80084ea <clear_lock+0x2a>
 80084de:	4a09      	ldr	r2, [pc, #36]	; (8008504 <clear_lock+0x44>)
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	011b      	lsls	r3, r3, #4
 80084e4:	4413      	add	r3, r2
 80084e6:	2200      	movs	r2, #0
 80084e8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	3301      	adds	r3, #1
 80084ee:	60fb      	str	r3, [r7, #12]
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	2b01      	cmp	r3, #1
 80084f4:	d9eb      	bls.n	80084ce <clear_lock+0xe>
	}
}
 80084f6:	bf00      	nop
 80084f8:	bf00      	nop
 80084fa:	3714      	adds	r7, #20
 80084fc:	46bd      	mov	sp, r7
 80084fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008502:	4770      	bx	lr
 8008504:	20000950 	.word	0x20000950

08008508 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b086      	sub	sp, #24
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8008510:	2300      	movs	r3, #0
 8008512:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	78db      	ldrb	r3, [r3, #3]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d034      	beq.n	8008586 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008520:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	7858      	ldrb	r0, [r3, #1]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800852c:	2301      	movs	r3, #1
 800852e:	697a      	ldr	r2, [r7, #20]
 8008530:	f7ff fd40 	bl	8007fb4 <disk_write>
 8008534:	4603      	mov	r3, r0
 8008536:	2b00      	cmp	r3, #0
 8008538:	d002      	beq.n	8008540 <sync_window+0x38>
			res = FR_DISK_ERR;
 800853a:	2301      	movs	r3, #1
 800853c:	73fb      	strb	r3, [r7, #15]
 800853e:	e022      	b.n	8008586 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	2200      	movs	r2, #0
 8008544:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6a1b      	ldr	r3, [r3, #32]
 800854a:	697a      	ldr	r2, [r7, #20]
 800854c:	1ad2      	subs	r2, r2, r3
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	699b      	ldr	r3, [r3, #24]
 8008552:	429a      	cmp	r2, r3
 8008554:	d217      	bcs.n	8008586 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	789b      	ldrb	r3, [r3, #2]
 800855a:	613b      	str	r3, [r7, #16]
 800855c:	e010      	b.n	8008580 <sync_window+0x78>
					wsect += fs->fsize;
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	699b      	ldr	r3, [r3, #24]
 8008562:	697a      	ldr	r2, [r7, #20]
 8008564:	4413      	add	r3, r2
 8008566:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	7858      	ldrb	r0, [r3, #1]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008572:	2301      	movs	r3, #1
 8008574:	697a      	ldr	r2, [r7, #20]
 8008576:	f7ff fd1d 	bl	8007fb4 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	3b01      	subs	r3, #1
 800857e:	613b      	str	r3, [r7, #16]
 8008580:	693b      	ldr	r3, [r7, #16]
 8008582:	2b01      	cmp	r3, #1
 8008584:	d8eb      	bhi.n	800855e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8008586:	7bfb      	ldrb	r3, [r7, #15]
}
 8008588:	4618      	mov	r0, r3
 800858a:	3718      	adds	r7, #24
 800858c:	46bd      	mov	sp, r7
 800858e:	bd80      	pop	{r7, pc}

08008590 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8008590:	b580      	push	{r7, lr}
 8008592:	b084      	sub	sp, #16
 8008594:	af00      	add	r7, sp, #0
 8008596:	6078      	str	r0, [r7, #4]
 8008598:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800859a:	2300      	movs	r3, #0
 800859c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085a2:	683a      	ldr	r2, [r7, #0]
 80085a4:	429a      	cmp	r2, r3
 80085a6:	d01b      	beq.n	80085e0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f7ff ffad 	bl	8008508 <sync_window>
 80085ae:	4603      	mov	r3, r0
 80085b0:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 80085b2:	7bfb      	ldrb	r3, [r7, #15]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d113      	bne.n	80085e0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	7858      	ldrb	r0, [r3, #1]
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80085c2:	2301      	movs	r3, #1
 80085c4:	683a      	ldr	r2, [r7, #0]
 80085c6:	f7ff fcd5 	bl	8007f74 <disk_read>
 80085ca:	4603      	mov	r3, r0
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d004      	beq.n	80085da <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 80085d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80085d4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	683a      	ldr	r2, [r7, #0]
 80085de:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 80085e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80085e2:	4618      	mov	r0, r3
 80085e4:	3710      	adds	r7, #16
 80085e6:	46bd      	mov	sp, r7
 80085e8:	bd80      	pop	{r7, pc}
	...

080085ec <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b084      	sub	sp, #16
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f7ff ff87 	bl	8008508 <sync_window>
 80085fa:	4603      	mov	r3, r0
 80085fc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80085fe:	7bfb      	ldrb	r3, [r7, #15]
 8008600:	2b00      	cmp	r3, #0
 8008602:	d158      	bne.n	80086b6 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	781b      	ldrb	r3, [r3, #0]
 8008608:	2b03      	cmp	r3, #3
 800860a:	d148      	bne.n	800869e <sync_fs+0xb2>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	791b      	ldrb	r3, [r3, #4]
 8008610:	2b01      	cmp	r3, #1
 8008612:	d144      	bne.n	800869e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	3330      	adds	r3, #48	; 0x30
 8008618:	f44f 7200 	mov.w	r2, #512	; 0x200
 800861c:	2100      	movs	r1, #0
 800861e:	4618      	mov	r0, r3
 8008620:	f7ff fda9 	bl	8008176 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	3330      	adds	r3, #48	; 0x30
 8008628:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800862c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8008630:	4618      	mov	r0, r3
 8008632:	f7ff fd38 	bl	80080a6 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	3330      	adds	r3, #48	; 0x30
 800863a:	4921      	ldr	r1, [pc, #132]	; (80086c0 <sync_fs+0xd4>)
 800863c:	4618      	mov	r0, r3
 800863e:	f7ff fd4d 	bl	80080dc <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	3330      	adds	r3, #48	; 0x30
 8008646:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800864a:	491e      	ldr	r1, [pc, #120]	; (80086c4 <sync_fs+0xd8>)
 800864c:	4618      	mov	r0, r3
 800864e:	f7ff fd45 	bl	80080dc <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	3330      	adds	r3, #48	; 0x30
 8008656:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	691b      	ldr	r3, [r3, #16]
 800865e:	4619      	mov	r1, r3
 8008660:	4610      	mov	r0, r2
 8008662:	f7ff fd3b 	bl	80080dc <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	3330      	adds	r3, #48	; 0x30
 800866a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	68db      	ldr	r3, [r3, #12]
 8008672:	4619      	mov	r1, r3
 8008674:	4610      	mov	r0, r2
 8008676:	f7ff fd31 	bl	80080dc <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	69db      	ldr	r3, [r3, #28]
 800867e:	1c5a      	adds	r2, r3, #1
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	7858      	ldrb	r0, [r3, #1]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008692:	2301      	movs	r3, #1
 8008694:	f7ff fc8e 	bl	8007fb4 <disk_write>
			fs->fsi_flag = 0;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2200      	movs	r2, #0
 800869c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	785b      	ldrb	r3, [r3, #1]
 80086a2:	2200      	movs	r2, #0
 80086a4:	2100      	movs	r1, #0
 80086a6:	4618      	mov	r0, r3
 80086a8:	f7ff fca4 	bl	8007ff4 <disk_ioctl>
 80086ac:	4603      	mov	r3, r0
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d001      	beq.n	80086b6 <sync_fs+0xca>
 80086b2:	2301      	movs	r3, #1
 80086b4:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 80086b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80086b8:	4618      	mov	r0, r3
 80086ba:	3710      	adds	r7, #16
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}
 80086c0:	41615252 	.word	0x41615252
 80086c4:	61417272 	.word	0x61417272

080086c8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 80086c8:	b480      	push	{r7}
 80086ca:	b083      	sub	sp, #12
 80086cc:	af00      	add	r7, sp, #0
 80086ce:	6078      	str	r0, [r7, #4]
 80086d0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	3b02      	subs	r3, #2
 80086d6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	695b      	ldr	r3, [r3, #20]
 80086dc:	3b02      	subs	r3, #2
 80086de:	683a      	ldr	r2, [r7, #0]
 80086e0:	429a      	cmp	r2, r3
 80086e2:	d301      	bcc.n	80086e8 <clust2sect+0x20>
 80086e4:	2300      	movs	r3, #0
 80086e6:	e008      	b.n	80086fa <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	895b      	ldrh	r3, [r3, #10]
 80086ec:	461a      	mov	r2, r3
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	fb03 f202 	mul.w	r2, r3, r2
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086f8:	4413      	add	r3, r2
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	370c      	adds	r7, #12
 80086fe:	46bd      	mov	sp, r7
 8008700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008704:	4770      	bx	lr

08008706 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8008706:	b580      	push	{r7, lr}
 8008708:	b086      	sub	sp, #24
 800870a:	af00      	add	r7, sp, #0
 800870c:	6078      	str	r0, [r7, #4]
 800870e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8008716:	683b      	ldr	r3, [r7, #0]
 8008718:	2b01      	cmp	r3, #1
 800871a:	d904      	bls.n	8008726 <get_fat+0x20>
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	695b      	ldr	r3, [r3, #20]
 8008720:	683a      	ldr	r2, [r7, #0]
 8008722:	429a      	cmp	r2, r3
 8008724:	d302      	bcc.n	800872c <get_fat+0x26>
		val = 1;	/* Internal error */
 8008726:	2301      	movs	r3, #1
 8008728:	617b      	str	r3, [r7, #20]
 800872a:	e08f      	b.n	800884c <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800872c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008730:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	781b      	ldrb	r3, [r3, #0]
 8008736:	2b03      	cmp	r3, #3
 8008738:	d062      	beq.n	8008800 <get_fat+0xfa>
 800873a:	2b03      	cmp	r3, #3
 800873c:	dc7c      	bgt.n	8008838 <get_fat+0x132>
 800873e:	2b01      	cmp	r3, #1
 8008740:	d002      	beq.n	8008748 <get_fat+0x42>
 8008742:	2b02      	cmp	r3, #2
 8008744:	d042      	beq.n	80087cc <get_fat+0xc6>
 8008746:	e077      	b.n	8008838 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	60fb      	str	r3, [r7, #12]
 800874c:	68fb      	ldr	r3, [r7, #12]
 800874e:	085b      	lsrs	r3, r3, #1
 8008750:	68fa      	ldr	r2, [r7, #12]
 8008752:	4413      	add	r3, r2
 8008754:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	6a1a      	ldr	r2, [r3, #32]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	0a5b      	lsrs	r3, r3, #9
 800875e:	4413      	add	r3, r2
 8008760:	4619      	mov	r1, r3
 8008762:	6938      	ldr	r0, [r7, #16]
 8008764:	f7ff ff14 	bl	8008590 <move_window>
 8008768:	4603      	mov	r3, r0
 800876a:	2b00      	cmp	r3, #0
 800876c:	d167      	bne.n	800883e <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	1c5a      	adds	r2, r3, #1
 8008772:	60fa      	str	r2, [r7, #12]
 8008774:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008778:	693a      	ldr	r2, [r7, #16]
 800877a:	4413      	add	r3, r2
 800877c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8008780:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008782:	693b      	ldr	r3, [r7, #16]
 8008784:	6a1a      	ldr	r2, [r3, #32]
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	0a5b      	lsrs	r3, r3, #9
 800878a:	4413      	add	r3, r2
 800878c:	4619      	mov	r1, r3
 800878e:	6938      	ldr	r0, [r7, #16]
 8008790:	f7ff fefe 	bl	8008590 <move_window>
 8008794:	4603      	mov	r3, r0
 8008796:	2b00      	cmp	r3, #0
 8008798:	d153      	bne.n	8008842 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80087a0:	693a      	ldr	r2, [r7, #16]
 80087a2:	4413      	add	r3, r2
 80087a4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80087a8:	021b      	lsls	r3, r3, #8
 80087aa:	461a      	mov	r2, r3
 80087ac:	68bb      	ldr	r3, [r7, #8]
 80087ae:	4313      	orrs	r3, r2
 80087b0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	f003 0301 	and.w	r3, r3, #1
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d002      	beq.n	80087c2 <get_fat+0xbc>
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	091b      	lsrs	r3, r3, #4
 80087c0:	e002      	b.n	80087c8 <get_fat+0xc2>
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087c8:	617b      	str	r3, [r7, #20]
			break;
 80087ca:	e03f      	b.n	800884c <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80087cc:	693b      	ldr	r3, [r7, #16]
 80087ce:	6a1a      	ldr	r2, [r3, #32]
 80087d0:	683b      	ldr	r3, [r7, #0]
 80087d2:	0a1b      	lsrs	r3, r3, #8
 80087d4:	4413      	add	r3, r2
 80087d6:	4619      	mov	r1, r3
 80087d8:	6938      	ldr	r0, [r7, #16]
 80087da:	f7ff fed9 	bl	8008590 <move_window>
 80087de:	4603      	mov	r3, r0
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d130      	bne.n	8008846 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80087e4:	693b      	ldr	r3, [r7, #16]
 80087e6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	005b      	lsls	r3, r3, #1
 80087ee:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 80087f2:	4413      	add	r3, r2
 80087f4:	4618      	mov	r0, r3
 80087f6:	f7ff fc1b 	bl	8008030 <ld_word>
 80087fa:	4603      	mov	r3, r0
 80087fc:	617b      	str	r3, [r7, #20]
			break;
 80087fe:	e025      	b.n	800884c <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8008800:	693b      	ldr	r3, [r7, #16]
 8008802:	6a1a      	ldr	r2, [r3, #32]
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	09db      	lsrs	r3, r3, #7
 8008808:	4413      	add	r3, r2
 800880a:	4619      	mov	r1, r3
 800880c:	6938      	ldr	r0, [r7, #16]
 800880e:	f7ff febf 	bl	8008590 <move_window>
 8008812:	4603      	mov	r3, r0
 8008814:	2b00      	cmp	r3, #0
 8008816:	d118      	bne.n	800884a <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	009b      	lsls	r3, r3, #2
 8008822:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008826:	4413      	add	r3, r2
 8008828:	4618      	mov	r0, r3
 800882a:	f7ff fc19 	bl	8008060 <ld_dword>
 800882e:	4603      	mov	r3, r0
 8008830:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8008834:	617b      	str	r3, [r7, #20]
			break;
 8008836:	e009      	b.n	800884c <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8008838:	2301      	movs	r3, #1
 800883a:	617b      	str	r3, [r7, #20]
 800883c:	e006      	b.n	800884c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800883e:	bf00      	nop
 8008840:	e004      	b.n	800884c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8008842:	bf00      	nop
 8008844:	e002      	b.n	800884c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8008846:	bf00      	nop
 8008848:	e000      	b.n	800884c <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800884a:	bf00      	nop
		}
	}

	return val;
 800884c:	697b      	ldr	r3, [r7, #20]
}
 800884e:	4618      	mov	r0, r3
 8008850:	3718      	adds	r7, #24
 8008852:	46bd      	mov	sp, r7
 8008854:	bd80      	pop	{r7, pc}

08008856 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8008856:	b590      	push	{r4, r7, lr}
 8008858:	b089      	sub	sp, #36	; 0x24
 800885a:	af00      	add	r7, sp, #0
 800885c:	60f8      	str	r0, [r7, #12]
 800885e:	60b9      	str	r1, [r7, #8]
 8008860:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8008862:	2302      	movs	r3, #2
 8008864:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8008866:	68bb      	ldr	r3, [r7, #8]
 8008868:	2b01      	cmp	r3, #1
 800886a:	f240 80d9 	bls.w	8008a20 <put_fat+0x1ca>
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	695b      	ldr	r3, [r3, #20]
 8008872:	68ba      	ldr	r2, [r7, #8]
 8008874:	429a      	cmp	r2, r3
 8008876:	f080 80d3 	bcs.w	8008a20 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	781b      	ldrb	r3, [r3, #0]
 800887e:	2b03      	cmp	r3, #3
 8008880:	f000 8096 	beq.w	80089b0 <put_fat+0x15a>
 8008884:	2b03      	cmp	r3, #3
 8008886:	f300 80cb 	bgt.w	8008a20 <put_fat+0x1ca>
 800888a:	2b01      	cmp	r3, #1
 800888c:	d002      	beq.n	8008894 <put_fat+0x3e>
 800888e:	2b02      	cmp	r3, #2
 8008890:	d06e      	beq.n	8008970 <put_fat+0x11a>
 8008892:	e0c5      	b.n	8008a20 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8008894:	68bb      	ldr	r3, [r7, #8]
 8008896:	61bb      	str	r3, [r7, #24]
 8008898:	69bb      	ldr	r3, [r7, #24]
 800889a:	085b      	lsrs	r3, r3, #1
 800889c:	69ba      	ldr	r2, [r7, #24]
 800889e:	4413      	add	r3, r2
 80088a0:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	6a1a      	ldr	r2, [r3, #32]
 80088a6:	69bb      	ldr	r3, [r7, #24]
 80088a8:	0a5b      	lsrs	r3, r3, #9
 80088aa:	4413      	add	r3, r2
 80088ac:	4619      	mov	r1, r3
 80088ae:	68f8      	ldr	r0, [r7, #12]
 80088b0:	f7ff fe6e 	bl	8008590 <move_window>
 80088b4:	4603      	mov	r3, r0
 80088b6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80088b8:	7ffb      	ldrb	r3, [r7, #31]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	f040 80a9 	bne.w	8008a12 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80088c6:	69bb      	ldr	r3, [r7, #24]
 80088c8:	1c59      	adds	r1, r3, #1
 80088ca:	61b9      	str	r1, [r7, #24]
 80088cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80088d0:	4413      	add	r3, r2
 80088d2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80088d4:	68bb      	ldr	r3, [r7, #8]
 80088d6:	f003 0301 	and.w	r3, r3, #1
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d00d      	beq.n	80088fa <put_fat+0xa4>
 80088de:	697b      	ldr	r3, [r7, #20]
 80088e0:	781b      	ldrb	r3, [r3, #0]
 80088e2:	b25b      	sxtb	r3, r3
 80088e4:	f003 030f 	and.w	r3, r3, #15
 80088e8:	b25a      	sxtb	r2, r3
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	b2db      	uxtb	r3, r3
 80088ee:	011b      	lsls	r3, r3, #4
 80088f0:	b25b      	sxtb	r3, r3
 80088f2:	4313      	orrs	r3, r2
 80088f4:	b25b      	sxtb	r3, r3
 80088f6:	b2db      	uxtb	r3, r3
 80088f8:	e001      	b.n	80088fe <put_fat+0xa8>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	b2db      	uxtb	r3, r3
 80088fe:	697a      	ldr	r2, [r7, #20]
 8008900:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	2201      	movs	r2, #1
 8008906:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	6a1a      	ldr	r2, [r3, #32]
 800890c:	69bb      	ldr	r3, [r7, #24]
 800890e:	0a5b      	lsrs	r3, r3, #9
 8008910:	4413      	add	r3, r2
 8008912:	4619      	mov	r1, r3
 8008914:	68f8      	ldr	r0, [r7, #12]
 8008916:	f7ff fe3b 	bl	8008590 <move_window>
 800891a:	4603      	mov	r3, r0
 800891c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800891e:	7ffb      	ldrb	r3, [r7, #31]
 8008920:	2b00      	cmp	r3, #0
 8008922:	d178      	bne.n	8008a16 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800892a:	69bb      	ldr	r3, [r7, #24]
 800892c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008930:	4413      	add	r3, r2
 8008932:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8008934:	68bb      	ldr	r3, [r7, #8]
 8008936:	f003 0301 	and.w	r3, r3, #1
 800893a:	2b00      	cmp	r3, #0
 800893c:	d003      	beq.n	8008946 <put_fat+0xf0>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	091b      	lsrs	r3, r3, #4
 8008942:	b2db      	uxtb	r3, r3
 8008944:	e00e      	b.n	8008964 <put_fat+0x10e>
 8008946:	697b      	ldr	r3, [r7, #20]
 8008948:	781b      	ldrb	r3, [r3, #0]
 800894a:	b25b      	sxtb	r3, r3
 800894c:	f023 030f 	bic.w	r3, r3, #15
 8008950:	b25a      	sxtb	r2, r3
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	0a1b      	lsrs	r3, r3, #8
 8008956:	b25b      	sxtb	r3, r3
 8008958:	f003 030f 	and.w	r3, r3, #15
 800895c:	b25b      	sxtb	r3, r3
 800895e:	4313      	orrs	r3, r2
 8008960:	b25b      	sxtb	r3, r3
 8008962:	b2db      	uxtb	r3, r3
 8008964:	697a      	ldr	r2, [r7, #20]
 8008966:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2201      	movs	r2, #1
 800896c:	70da      	strb	r2, [r3, #3]
			break;
 800896e:	e057      	b.n	8008a20 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6a1a      	ldr	r2, [r3, #32]
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	0a1b      	lsrs	r3, r3, #8
 8008978:	4413      	add	r3, r2
 800897a:	4619      	mov	r1, r3
 800897c:	68f8      	ldr	r0, [r7, #12]
 800897e:	f7ff fe07 	bl	8008590 <move_window>
 8008982:	4603      	mov	r3, r0
 8008984:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8008986:	7ffb      	ldrb	r3, [r7, #31]
 8008988:	2b00      	cmp	r3, #0
 800898a:	d146      	bne.n	8008a1a <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	005b      	lsls	r3, r3, #1
 8008996:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800899a:	4413      	add	r3, r2
 800899c:	687a      	ldr	r2, [r7, #4]
 800899e:	b292      	uxth	r2, r2
 80089a0:	4611      	mov	r1, r2
 80089a2:	4618      	mov	r0, r3
 80089a4:	f7ff fb7f 	bl	80080a6 <st_word>
			fs->wflag = 1;
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	2201      	movs	r2, #1
 80089ac:	70da      	strb	r2, [r3, #3]
			break;
 80089ae:	e037      	b.n	8008a20 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	6a1a      	ldr	r2, [r3, #32]
 80089b4:	68bb      	ldr	r3, [r7, #8]
 80089b6:	09db      	lsrs	r3, r3, #7
 80089b8:	4413      	add	r3, r2
 80089ba:	4619      	mov	r1, r3
 80089bc:	68f8      	ldr	r0, [r7, #12]
 80089be:	f7ff fde7 	bl	8008590 <move_window>
 80089c2:	4603      	mov	r3, r0
 80089c4:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80089c6:	7ffb      	ldrb	r3, [r7, #31]
 80089c8:	2b00      	cmp	r3, #0
 80089ca:	d128      	bne.n	8008a1e <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80089d8:	68bb      	ldr	r3, [r7, #8]
 80089da:	009b      	lsls	r3, r3, #2
 80089dc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80089e0:	4413      	add	r3, r2
 80089e2:	4618      	mov	r0, r3
 80089e4:	f7ff fb3c 	bl	8008060 <ld_dword>
 80089e8:	4603      	mov	r3, r0
 80089ea:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80089ee:	4323      	orrs	r3, r4
 80089f0:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80089f8:	68bb      	ldr	r3, [r7, #8]
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8008a00:	4413      	add	r3, r2
 8008a02:	6879      	ldr	r1, [r7, #4]
 8008a04:	4618      	mov	r0, r3
 8008a06:	f7ff fb69 	bl	80080dc <st_dword>
			fs->wflag = 1;
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	2201      	movs	r2, #1
 8008a0e:	70da      	strb	r2, [r3, #3]
			break;
 8008a10:	e006      	b.n	8008a20 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008a12:	bf00      	nop
 8008a14:	e004      	b.n	8008a20 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008a16:	bf00      	nop
 8008a18:	e002      	b.n	8008a20 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008a1a:	bf00      	nop
 8008a1c:	e000      	b.n	8008a20 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8008a1e:	bf00      	nop
		}
	}
	return res;
 8008a20:	7ffb      	ldrb	r3, [r7, #31]
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3724      	adds	r7, #36	; 0x24
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd90      	pop	{r4, r7, pc}

08008a2a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8008a2a:	b580      	push	{r7, lr}
 8008a2c:	b088      	sub	sp, #32
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	60f8      	str	r0, [r7, #12]
 8008a32:	60b9      	str	r1, [r7, #8]
 8008a34:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8008a36:	2300      	movs	r3, #0
 8008a38:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	2b01      	cmp	r3, #1
 8008a44:	d904      	bls.n	8008a50 <remove_chain+0x26>
 8008a46:	69bb      	ldr	r3, [r7, #24]
 8008a48:	695b      	ldr	r3, [r3, #20]
 8008a4a:	68ba      	ldr	r2, [r7, #8]
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d301      	bcc.n	8008a54 <remove_chain+0x2a>
 8008a50:	2302      	movs	r3, #2
 8008a52:	e04b      	b.n	8008aec <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d00c      	beq.n	8008a74 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8008a5a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008a5e:	6879      	ldr	r1, [r7, #4]
 8008a60:	69b8      	ldr	r0, [r7, #24]
 8008a62:	f7ff fef8 	bl	8008856 <put_fat>
 8008a66:	4603      	mov	r3, r0
 8008a68:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8008a6a:	7ffb      	ldrb	r3, [r7, #31]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d001      	beq.n	8008a74 <remove_chain+0x4a>
 8008a70:	7ffb      	ldrb	r3, [r7, #31]
 8008a72:	e03b      	b.n	8008aec <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8008a74:	68b9      	ldr	r1, [r7, #8]
 8008a76:	68f8      	ldr	r0, [r7, #12]
 8008a78:	f7ff fe45 	bl	8008706 <get_fat>
 8008a7c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d031      	beq.n	8008ae8 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8008a84:	697b      	ldr	r3, [r7, #20]
 8008a86:	2b01      	cmp	r3, #1
 8008a88:	d101      	bne.n	8008a8e <remove_chain+0x64>
 8008a8a:	2302      	movs	r3, #2
 8008a8c:	e02e      	b.n	8008aec <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8008a8e:	697b      	ldr	r3, [r7, #20]
 8008a90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008a94:	d101      	bne.n	8008a9a <remove_chain+0x70>
 8008a96:	2301      	movs	r3, #1
 8008a98:	e028      	b.n	8008aec <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	68b9      	ldr	r1, [r7, #8]
 8008a9e:	69b8      	ldr	r0, [r7, #24]
 8008aa0:	f7ff fed9 	bl	8008856 <put_fat>
 8008aa4:	4603      	mov	r3, r0
 8008aa6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8008aa8:	7ffb      	ldrb	r3, [r7, #31]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d001      	beq.n	8008ab2 <remove_chain+0x88>
 8008aae:	7ffb      	ldrb	r3, [r7, #31]
 8008ab0:	e01c      	b.n	8008aec <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8008ab2:	69bb      	ldr	r3, [r7, #24]
 8008ab4:	691a      	ldr	r2, [r3, #16]
 8008ab6:	69bb      	ldr	r3, [r7, #24]
 8008ab8:	695b      	ldr	r3, [r3, #20]
 8008aba:	3b02      	subs	r3, #2
 8008abc:	429a      	cmp	r2, r3
 8008abe:	d20b      	bcs.n	8008ad8 <remove_chain+0xae>
			fs->free_clst++;
 8008ac0:	69bb      	ldr	r3, [r7, #24]
 8008ac2:	691b      	ldr	r3, [r3, #16]
 8008ac4:	1c5a      	adds	r2, r3, #1
 8008ac6:	69bb      	ldr	r3, [r7, #24]
 8008ac8:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8008aca:	69bb      	ldr	r3, [r7, #24]
 8008acc:	791b      	ldrb	r3, [r3, #4]
 8008ace:	f043 0301 	orr.w	r3, r3, #1
 8008ad2:	b2da      	uxtb	r2, r3
 8008ad4:	69bb      	ldr	r3, [r7, #24]
 8008ad6:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8008adc:	69bb      	ldr	r3, [r7, #24]
 8008ade:	695b      	ldr	r3, [r3, #20]
 8008ae0:	68ba      	ldr	r2, [r7, #8]
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d3c6      	bcc.n	8008a74 <remove_chain+0x4a>
 8008ae6:	e000      	b.n	8008aea <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8008ae8:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8008aea:	2300      	movs	r3, #0
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	3720      	adds	r7, #32
 8008af0:	46bd      	mov	sp, r7
 8008af2:	bd80      	pop	{r7, pc}

08008af4 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b088      	sub	sp, #32
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
 8008afc:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d10d      	bne.n	8008b26 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8008b0a:	693b      	ldr	r3, [r7, #16]
 8008b0c:	68db      	ldr	r3, [r3, #12]
 8008b0e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8008b10:	69bb      	ldr	r3, [r7, #24]
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d004      	beq.n	8008b20 <create_chain+0x2c>
 8008b16:	693b      	ldr	r3, [r7, #16]
 8008b18:	695b      	ldr	r3, [r3, #20]
 8008b1a:	69ba      	ldr	r2, [r7, #24]
 8008b1c:	429a      	cmp	r2, r3
 8008b1e:	d31b      	bcc.n	8008b58 <create_chain+0x64>
 8008b20:	2301      	movs	r3, #1
 8008b22:	61bb      	str	r3, [r7, #24]
 8008b24:	e018      	b.n	8008b58 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8008b26:	6839      	ldr	r1, [r7, #0]
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f7ff fdec 	bl	8008706 <get_fat>
 8008b2e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	2b01      	cmp	r3, #1
 8008b34:	d801      	bhi.n	8008b3a <create_chain+0x46>
 8008b36:	2301      	movs	r3, #1
 8008b38:	e070      	b.n	8008c1c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008b40:	d101      	bne.n	8008b46 <create_chain+0x52>
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	e06a      	b.n	8008c1c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8008b46:	693b      	ldr	r3, [r7, #16]
 8008b48:	695b      	ldr	r3, [r3, #20]
 8008b4a:	68fa      	ldr	r2, [r7, #12]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d201      	bcs.n	8008b54 <create_chain+0x60>
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	e063      	b.n	8008c1c <create_chain+0x128>
		scl = clst;
 8008b54:	683b      	ldr	r3, [r7, #0]
 8008b56:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8008b58:	69bb      	ldr	r3, [r7, #24]
 8008b5a:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8008b5c:	69fb      	ldr	r3, [r7, #28]
 8008b5e:	3301      	adds	r3, #1
 8008b60:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	695b      	ldr	r3, [r3, #20]
 8008b66:	69fa      	ldr	r2, [r7, #28]
 8008b68:	429a      	cmp	r2, r3
 8008b6a:	d307      	bcc.n	8008b7c <create_chain+0x88>
				ncl = 2;
 8008b6c:	2302      	movs	r3, #2
 8008b6e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8008b70:	69fa      	ldr	r2, [r7, #28]
 8008b72:	69bb      	ldr	r3, [r7, #24]
 8008b74:	429a      	cmp	r2, r3
 8008b76:	d901      	bls.n	8008b7c <create_chain+0x88>
 8008b78:	2300      	movs	r3, #0
 8008b7a:	e04f      	b.n	8008c1c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8008b7c:	69f9      	ldr	r1, [r7, #28]
 8008b7e:	6878      	ldr	r0, [r7, #4]
 8008b80:	f7ff fdc1 	bl	8008706 <get_fat>
 8008b84:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d00e      	beq.n	8008baa <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	2b01      	cmp	r3, #1
 8008b90:	d003      	beq.n	8008b9a <create_chain+0xa6>
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008b98:	d101      	bne.n	8008b9e <create_chain+0xaa>
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	e03e      	b.n	8008c1c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8008b9e:	69fa      	ldr	r2, [r7, #28]
 8008ba0:	69bb      	ldr	r3, [r7, #24]
 8008ba2:	429a      	cmp	r2, r3
 8008ba4:	d1da      	bne.n	8008b5c <create_chain+0x68>
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	e038      	b.n	8008c1c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8008baa:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8008bac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008bb0:	69f9      	ldr	r1, [r7, #28]
 8008bb2:	6938      	ldr	r0, [r7, #16]
 8008bb4:	f7ff fe4f 	bl	8008856 <put_fat>
 8008bb8:	4603      	mov	r3, r0
 8008bba:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8008bbc:	7dfb      	ldrb	r3, [r7, #23]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d109      	bne.n	8008bd6 <create_chain+0xe2>
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d006      	beq.n	8008bd6 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8008bc8:	69fa      	ldr	r2, [r7, #28]
 8008bca:	6839      	ldr	r1, [r7, #0]
 8008bcc:	6938      	ldr	r0, [r7, #16]
 8008bce:	f7ff fe42 	bl	8008856 <put_fat>
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8008bd6:	7dfb      	ldrb	r3, [r7, #23]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d116      	bne.n	8008c0a <create_chain+0x116>
		fs->last_clst = ncl;
 8008bdc:	693b      	ldr	r3, [r7, #16]
 8008bde:	69fa      	ldr	r2, [r7, #28]
 8008be0:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8008be2:	693b      	ldr	r3, [r7, #16]
 8008be4:	691a      	ldr	r2, [r3, #16]
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	695b      	ldr	r3, [r3, #20]
 8008bea:	3b02      	subs	r3, #2
 8008bec:	429a      	cmp	r2, r3
 8008bee:	d804      	bhi.n	8008bfa <create_chain+0x106>
 8008bf0:	693b      	ldr	r3, [r7, #16]
 8008bf2:	691b      	ldr	r3, [r3, #16]
 8008bf4:	1e5a      	subs	r2, r3, #1
 8008bf6:	693b      	ldr	r3, [r7, #16]
 8008bf8:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8008bfa:	693b      	ldr	r3, [r7, #16]
 8008bfc:	791b      	ldrb	r3, [r3, #4]
 8008bfe:	f043 0301 	orr.w	r3, r3, #1
 8008c02:	b2da      	uxtb	r2, r3
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	711a      	strb	r2, [r3, #4]
 8008c08:	e007      	b.n	8008c1a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8008c0a:	7dfb      	ldrb	r3, [r7, #23]
 8008c0c:	2b01      	cmp	r3, #1
 8008c0e:	d102      	bne.n	8008c16 <create_chain+0x122>
 8008c10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008c14:	e000      	b.n	8008c18 <create_chain+0x124>
 8008c16:	2301      	movs	r3, #1
 8008c18:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8008c1a:	69fb      	ldr	r3, [r7, #28]
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	3720      	adds	r7, #32
 8008c20:	46bd      	mov	sp, r7
 8008c22:	bd80      	pop	{r7, pc}

08008c24 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8008c24:	b580      	push	{r7, lr}
 8008c26:	b086      	sub	sp, #24
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
 8008c2c:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8008c34:	683b      	ldr	r3, [r7, #0]
 8008c36:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008c3a:	d204      	bcs.n	8008c46 <dir_sdi+0x22>
 8008c3c:	683b      	ldr	r3, [r7, #0]
 8008c3e:	f003 031f 	and.w	r3, r3, #31
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d001      	beq.n	8008c4a <dir_sdi+0x26>
		return FR_INT_ERR;
 8008c46:	2302      	movs	r3, #2
 8008c48:	e063      	b.n	8008d12 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	683a      	ldr	r2, [r7, #0]
 8008c4e:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d106      	bne.n	8008c6a <dir_sdi+0x46>
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	2b02      	cmp	r3, #2
 8008c62:	d902      	bls.n	8008c6a <dir_sdi+0x46>
		clst = fs->dirbase;
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c68:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8008c6a:	697b      	ldr	r3, [r7, #20]
 8008c6c:	2b00      	cmp	r3, #0
 8008c6e:	d10c      	bne.n	8008c8a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	095b      	lsrs	r3, r3, #5
 8008c74:	693a      	ldr	r2, [r7, #16]
 8008c76:	8912      	ldrh	r2, [r2, #8]
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d301      	bcc.n	8008c80 <dir_sdi+0x5c>
 8008c7c:	2302      	movs	r3, #2
 8008c7e:	e048      	b.n	8008d12 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8008c80:	693b      	ldr	r3, [r7, #16]
 8008c82:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	61da      	str	r2, [r3, #28]
 8008c88:	e029      	b.n	8008cde <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	895b      	ldrh	r3, [r3, #10]
 8008c8e:	025b      	lsls	r3, r3, #9
 8008c90:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008c92:	e019      	b.n	8008cc8 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	6979      	ldr	r1, [r7, #20]
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f7ff fd34 	bl	8008706 <get_fat>
 8008c9e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008ca0:	697b      	ldr	r3, [r7, #20]
 8008ca2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008ca6:	d101      	bne.n	8008cac <dir_sdi+0x88>
 8008ca8:	2301      	movs	r3, #1
 8008caa:	e032      	b.n	8008d12 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8008cac:	697b      	ldr	r3, [r7, #20]
 8008cae:	2b01      	cmp	r3, #1
 8008cb0:	d904      	bls.n	8008cbc <dir_sdi+0x98>
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	695b      	ldr	r3, [r3, #20]
 8008cb6:	697a      	ldr	r2, [r7, #20]
 8008cb8:	429a      	cmp	r2, r3
 8008cba:	d301      	bcc.n	8008cc0 <dir_sdi+0x9c>
 8008cbc:	2302      	movs	r3, #2
 8008cbe:	e028      	b.n	8008d12 <dir_sdi+0xee>
			ofs -= csz;
 8008cc0:	683a      	ldr	r2, [r7, #0]
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	1ad3      	subs	r3, r2, r3
 8008cc6:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8008cc8:	683a      	ldr	r2, [r7, #0]
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	429a      	cmp	r2, r3
 8008cce:	d2e1      	bcs.n	8008c94 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8008cd0:	6979      	ldr	r1, [r7, #20]
 8008cd2:	6938      	ldr	r0, [r7, #16]
 8008cd4:	f7ff fcf8 	bl	80086c8 <clust2sect>
 8008cd8:	4602      	mov	r2, r0
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	697a      	ldr	r2, [r7, #20]
 8008ce2:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	69db      	ldr	r3, [r3, #28]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d101      	bne.n	8008cf0 <dir_sdi+0xcc>
 8008cec:	2302      	movs	r3, #2
 8008cee:	e010      	b.n	8008d12 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	69da      	ldr	r2, [r3, #28]
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	0a5b      	lsrs	r3, r3, #9
 8008cf8:	441a      	add	r2, r3
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d0a:	441a      	add	r2, r3
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008d10:	2300      	movs	r3, #0
}
 8008d12:	4618      	mov	r0, r3
 8008d14:	3718      	adds	r7, #24
 8008d16:	46bd      	mov	sp, r7
 8008d18:	bd80      	pop	{r7, pc}

08008d1a <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8008d1a:	b580      	push	{r7, lr}
 8008d1c:	b086      	sub	sp, #24
 8008d1e:	af00      	add	r7, sp, #0
 8008d20:	6078      	str	r0, [r7, #4]
 8008d22:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	695b      	ldr	r3, [r3, #20]
 8008d2e:	3320      	adds	r3, #32
 8008d30:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	69db      	ldr	r3, [r3, #28]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	d003      	beq.n	8008d42 <dir_next+0x28>
 8008d3a:	68bb      	ldr	r3, [r7, #8]
 8008d3c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008d40:	d301      	bcc.n	8008d46 <dir_next+0x2c>
 8008d42:	2304      	movs	r3, #4
 8008d44:	e0aa      	b.n	8008e9c <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	f040 8098 	bne.w	8008e82 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	69db      	ldr	r3, [r3, #28]
 8008d56:	1c5a      	adds	r2, r3, #1
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	699b      	ldr	r3, [r3, #24]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d10b      	bne.n	8008d7c <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	095b      	lsrs	r3, r3, #5
 8008d68:	68fa      	ldr	r2, [r7, #12]
 8008d6a:	8912      	ldrh	r2, [r2, #8]
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	f0c0 8088 	bcc.w	8008e82 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2200      	movs	r2, #0
 8008d76:	61da      	str	r2, [r3, #28]
 8008d78:	2304      	movs	r3, #4
 8008d7a:	e08f      	b.n	8008e9c <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8008d7c:	68bb      	ldr	r3, [r7, #8]
 8008d7e:	0a5b      	lsrs	r3, r3, #9
 8008d80:	68fa      	ldr	r2, [r7, #12]
 8008d82:	8952      	ldrh	r2, [r2, #10]
 8008d84:	3a01      	subs	r2, #1
 8008d86:	4013      	ands	r3, r2
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d17a      	bne.n	8008e82 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8008d8c:	687a      	ldr	r2, [r7, #4]
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	699b      	ldr	r3, [r3, #24]
 8008d92:	4619      	mov	r1, r3
 8008d94:	4610      	mov	r0, r2
 8008d96:	f7ff fcb6 	bl	8008706 <get_fat>
 8008d9a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8008d9c:	697b      	ldr	r3, [r7, #20]
 8008d9e:	2b01      	cmp	r3, #1
 8008da0:	d801      	bhi.n	8008da6 <dir_next+0x8c>
 8008da2:	2302      	movs	r3, #2
 8008da4:	e07a      	b.n	8008e9c <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008dac:	d101      	bne.n	8008db2 <dir_next+0x98>
 8008dae:	2301      	movs	r3, #1
 8008db0:	e074      	b.n	8008e9c <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	695b      	ldr	r3, [r3, #20]
 8008db6:	697a      	ldr	r2, [r7, #20]
 8008db8:	429a      	cmp	r2, r3
 8008dba:	d358      	bcc.n	8008e6e <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d104      	bne.n	8008dcc <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	2200      	movs	r2, #0
 8008dc6:	61da      	str	r2, [r3, #28]
 8008dc8:	2304      	movs	r3, #4
 8008dca:	e067      	b.n	8008e9c <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8008dcc:	687a      	ldr	r2, [r7, #4]
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	699b      	ldr	r3, [r3, #24]
 8008dd2:	4619      	mov	r1, r3
 8008dd4:	4610      	mov	r0, r2
 8008dd6:	f7ff fe8d 	bl	8008af4 <create_chain>
 8008dda:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8008ddc:	697b      	ldr	r3, [r7, #20]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d101      	bne.n	8008de6 <dir_next+0xcc>
 8008de2:	2307      	movs	r3, #7
 8008de4:	e05a      	b.n	8008e9c <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8008de6:	697b      	ldr	r3, [r7, #20]
 8008de8:	2b01      	cmp	r3, #1
 8008dea:	d101      	bne.n	8008df0 <dir_next+0xd6>
 8008dec:	2302      	movs	r3, #2
 8008dee:	e055      	b.n	8008e9c <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8008df0:	697b      	ldr	r3, [r7, #20]
 8008df2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008df6:	d101      	bne.n	8008dfc <dir_next+0xe2>
 8008df8:	2301      	movs	r3, #1
 8008dfa:	e04f      	b.n	8008e9c <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8008dfc:	68f8      	ldr	r0, [r7, #12]
 8008dfe:	f7ff fb83 	bl	8008508 <sync_window>
 8008e02:	4603      	mov	r3, r0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d001      	beq.n	8008e0c <dir_next+0xf2>
 8008e08:	2301      	movs	r3, #1
 8008e0a:	e047      	b.n	8008e9c <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	3330      	adds	r3, #48	; 0x30
 8008e10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008e14:	2100      	movs	r1, #0
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7ff f9ad 	bl	8008176 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	613b      	str	r3, [r7, #16]
 8008e20:	6979      	ldr	r1, [r7, #20]
 8008e22:	68f8      	ldr	r0, [r7, #12]
 8008e24:	f7ff fc50 	bl	80086c8 <clust2sect>
 8008e28:	4602      	mov	r2, r0
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	62da      	str	r2, [r3, #44]	; 0x2c
 8008e2e:	e012      	b.n	8008e56 <dir_next+0x13c>
						fs->wflag = 1;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	2201      	movs	r2, #1
 8008e34:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8008e36:	68f8      	ldr	r0, [r7, #12]
 8008e38:	f7ff fb66 	bl	8008508 <sync_window>
 8008e3c:	4603      	mov	r3, r0
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d001      	beq.n	8008e46 <dir_next+0x12c>
 8008e42:	2301      	movs	r3, #1
 8008e44:	e02a      	b.n	8008e9c <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8008e46:	693b      	ldr	r3, [r7, #16]
 8008e48:	3301      	adds	r3, #1
 8008e4a:	613b      	str	r3, [r7, #16]
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e50:	1c5a      	adds	r2, r3, #1
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	62da      	str	r2, [r3, #44]	; 0x2c
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	895b      	ldrh	r3, [r3, #10]
 8008e5a:	461a      	mov	r2, r3
 8008e5c:	693b      	ldr	r3, [r7, #16]
 8008e5e:	4293      	cmp	r3, r2
 8008e60:	d3e6      	bcc.n	8008e30 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e66:	693b      	ldr	r3, [r7, #16]
 8008e68:	1ad2      	subs	r2, r2, r3
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	697a      	ldr	r2, [r7, #20]
 8008e72:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008e74:	6979      	ldr	r1, [r7, #20]
 8008e76:	68f8      	ldr	r0, [r7, #12]
 8008e78:	f7ff fc26 	bl	80086c8 <clust2sect>
 8008e7c:	4602      	mov	r2, r0
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	68ba      	ldr	r2, [r7, #8]
 8008e86:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008e8e:	68bb      	ldr	r3, [r7, #8]
 8008e90:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e94:	441a      	add	r2, r3
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8008e9a:	2300      	movs	r3, #0
}
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	3718      	adds	r7, #24
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}

08008ea4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b086      	sub	sp, #24
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
 8008eac:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008eb4:	2100      	movs	r1, #0
 8008eb6:	6878      	ldr	r0, [r7, #4]
 8008eb8:	f7ff feb4 	bl	8008c24 <dir_sdi>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008ec0:	7dfb      	ldrb	r3, [r7, #23]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d12b      	bne.n	8008f1e <dir_alloc+0x7a>
		n = 0;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	69db      	ldr	r3, [r3, #28]
 8008ece:	4619      	mov	r1, r3
 8008ed0:	68f8      	ldr	r0, [r7, #12]
 8008ed2:	f7ff fb5d 	bl	8008590 <move_window>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008eda:	7dfb      	ldrb	r3, [r7, #23]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d11d      	bne.n	8008f1c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	6a1b      	ldr	r3, [r3, #32]
 8008ee4:	781b      	ldrb	r3, [r3, #0]
 8008ee6:	2be5      	cmp	r3, #229	; 0xe5
 8008ee8:	d004      	beq.n	8008ef4 <dir_alloc+0x50>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6a1b      	ldr	r3, [r3, #32]
 8008eee:	781b      	ldrb	r3, [r3, #0]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d107      	bne.n	8008f04 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8008ef4:	693b      	ldr	r3, [r7, #16]
 8008ef6:	3301      	adds	r3, #1
 8008ef8:	613b      	str	r3, [r7, #16]
 8008efa:	693a      	ldr	r2, [r7, #16]
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	429a      	cmp	r2, r3
 8008f00:	d102      	bne.n	8008f08 <dir_alloc+0x64>
 8008f02:	e00c      	b.n	8008f1e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8008f04:	2300      	movs	r3, #0
 8008f06:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008f08:	2101      	movs	r1, #1
 8008f0a:	6878      	ldr	r0, [r7, #4]
 8008f0c:	f7ff ff05 	bl	8008d1a <dir_next>
 8008f10:	4603      	mov	r3, r0
 8008f12:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8008f14:	7dfb      	ldrb	r3, [r7, #23]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d0d7      	beq.n	8008eca <dir_alloc+0x26>
 8008f1a:	e000      	b.n	8008f1e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008f1c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008f1e:	7dfb      	ldrb	r3, [r7, #23]
 8008f20:	2b04      	cmp	r3, #4
 8008f22:	d101      	bne.n	8008f28 <dir_alloc+0x84>
 8008f24:	2307      	movs	r3, #7
 8008f26:	75fb      	strb	r3, [r7, #23]
	return res;
 8008f28:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3718      	adds	r7, #24
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}

08008f32 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008f32:	b580      	push	{r7, lr}
 8008f34:	b084      	sub	sp, #16
 8008f36:	af00      	add	r7, sp, #0
 8008f38:	6078      	str	r0, [r7, #4]
 8008f3a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008f3c:	683b      	ldr	r3, [r7, #0]
 8008f3e:	331a      	adds	r3, #26
 8008f40:	4618      	mov	r0, r3
 8008f42:	f7ff f875 	bl	8008030 <ld_word>
 8008f46:	4603      	mov	r3, r0
 8008f48:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	781b      	ldrb	r3, [r3, #0]
 8008f4e:	2b03      	cmp	r3, #3
 8008f50:	d109      	bne.n	8008f66 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008f52:	683b      	ldr	r3, [r7, #0]
 8008f54:	3314      	adds	r3, #20
 8008f56:	4618      	mov	r0, r3
 8008f58:	f7ff f86a 	bl	8008030 <ld_word>
 8008f5c:	4603      	mov	r3, r0
 8008f5e:	041b      	lsls	r3, r3, #16
 8008f60:	68fa      	ldr	r2, [r7, #12]
 8008f62:	4313      	orrs	r3, r2
 8008f64:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008f66:	68fb      	ldr	r3, [r7, #12]
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	3710      	adds	r7, #16
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bd80      	pop	{r7, pc}

08008f70 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b084      	sub	sp, #16
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	60f8      	str	r0, [r7, #12]
 8008f78:	60b9      	str	r1, [r7, #8]
 8008f7a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	331a      	adds	r3, #26
 8008f80:	687a      	ldr	r2, [r7, #4]
 8008f82:	b292      	uxth	r2, r2
 8008f84:	4611      	mov	r1, r2
 8008f86:	4618      	mov	r0, r3
 8008f88:	f7ff f88d 	bl	80080a6 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	781b      	ldrb	r3, [r3, #0]
 8008f90:	2b03      	cmp	r3, #3
 8008f92:	d109      	bne.n	8008fa8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	f103 0214 	add.w	r2, r3, #20
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	0c1b      	lsrs	r3, r3, #16
 8008f9e:	b29b      	uxth	r3, r3
 8008fa0:	4619      	mov	r1, r3
 8008fa2:	4610      	mov	r0, r2
 8008fa4:	f7ff f87f 	bl	80080a6 <st_word>
	}
}
 8008fa8:	bf00      	nop
 8008faa:	3710      	adds	r7, #16
 8008fac:	46bd      	mov	sp, r7
 8008fae:	bd80      	pop	{r7, pc}

08008fb0 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b086      	sub	sp, #24
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8008fbe:	2100      	movs	r1, #0
 8008fc0:	6878      	ldr	r0, [r7, #4]
 8008fc2:	f7ff fe2f 	bl	8008c24 <dir_sdi>
 8008fc6:	4603      	mov	r3, r0
 8008fc8:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8008fca:	7dfb      	ldrb	r3, [r7, #23]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d001      	beq.n	8008fd4 <dir_find+0x24>
 8008fd0:	7dfb      	ldrb	r3, [r7, #23]
 8008fd2:	e03e      	b.n	8009052 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	69db      	ldr	r3, [r3, #28]
 8008fd8:	4619      	mov	r1, r3
 8008fda:	6938      	ldr	r0, [r7, #16]
 8008fdc:	f7ff fad8 	bl	8008590 <move_window>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8008fe4:	7dfb      	ldrb	r3, [r7, #23]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d12f      	bne.n	800904a <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	6a1b      	ldr	r3, [r3, #32]
 8008fee:	781b      	ldrb	r3, [r3, #0]
 8008ff0:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8008ff2:	7bfb      	ldrb	r3, [r7, #15]
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d102      	bne.n	8008ffe <dir_find+0x4e>
 8008ff8:	2304      	movs	r3, #4
 8008ffa:	75fb      	strb	r3, [r7, #23]
 8008ffc:	e028      	b.n	8009050 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6a1b      	ldr	r3, [r3, #32]
 8009002:	330b      	adds	r3, #11
 8009004:	781b      	ldrb	r3, [r3, #0]
 8009006:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800900a:	b2da      	uxtb	r2, r3
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	6a1b      	ldr	r3, [r3, #32]
 8009014:	330b      	adds	r3, #11
 8009016:	781b      	ldrb	r3, [r3, #0]
 8009018:	f003 0308 	and.w	r3, r3, #8
 800901c:	2b00      	cmp	r3, #0
 800901e:	d10a      	bne.n	8009036 <dir_find+0x86>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	6a18      	ldr	r0, [r3, #32]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	3324      	adds	r3, #36	; 0x24
 8009028:	220b      	movs	r2, #11
 800902a:	4619      	mov	r1, r3
 800902c:	f7ff f8be 	bl	80081ac <mem_cmp>
 8009030:	4603      	mov	r3, r0
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00b      	beq.n	800904e <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8009036:	2100      	movs	r1, #0
 8009038:	6878      	ldr	r0, [r7, #4]
 800903a:	f7ff fe6e 	bl	8008d1a <dir_next>
 800903e:	4603      	mov	r3, r0
 8009040:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8009042:	7dfb      	ldrb	r3, [r7, #23]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d0c5      	beq.n	8008fd4 <dir_find+0x24>
 8009048:	e002      	b.n	8009050 <dir_find+0xa0>
		if (res != FR_OK) break;
 800904a:	bf00      	nop
 800904c:	e000      	b.n	8009050 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800904e:	bf00      	nop

	return res;
 8009050:	7dfb      	ldrb	r3, [r7, #23]
}
 8009052:	4618      	mov	r0, r3
 8009054:	3718      	adds	r7, #24
 8009056:	46bd      	mov	sp, r7
 8009058:	bd80      	pop	{r7, pc}

0800905a <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800905a:	b580      	push	{r7, lr}
 800905c:	b084      	sub	sp, #16
 800905e:	af00      	add	r7, sp, #0
 8009060:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8009068:	2101      	movs	r1, #1
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f7ff ff1a 	bl	8008ea4 <dir_alloc>
 8009070:	4603      	mov	r3, r0
 8009072:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8009074:	7bfb      	ldrb	r3, [r7, #15]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d11c      	bne.n	80090b4 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	69db      	ldr	r3, [r3, #28]
 800907e:	4619      	mov	r1, r3
 8009080:	68b8      	ldr	r0, [r7, #8]
 8009082:	f7ff fa85 	bl	8008590 <move_window>
 8009086:	4603      	mov	r3, r0
 8009088:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800908a:	7bfb      	ldrb	r3, [r7, #15]
 800908c:	2b00      	cmp	r3, #0
 800908e:	d111      	bne.n	80090b4 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	6a1b      	ldr	r3, [r3, #32]
 8009094:	2220      	movs	r2, #32
 8009096:	2100      	movs	r1, #0
 8009098:	4618      	mov	r0, r3
 800909a:	f7ff f86c 	bl	8008176 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6a18      	ldr	r0, [r3, #32]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	3324      	adds	r3, #36	; 0x24
 80090a6:	220b      	movs	r2, #11
 80090a8:	4619      	mov	r1, r3
 80090aa:	f7ff f843 	bl	8008134 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	2201      	movs	r2, #1
 80090b2:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80090b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80090b6:	4618      	mov	r0, r3
 80090b8:	3710      	adds	r7, #16
 80090ba:	46bd      	mov	sp, r7
 80090bc:	bd80      	pop	{r7, pc}
	...

080090c0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	b088      	sub	sp, #32
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
 80090c8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	60fb      	str	r3, [r7, #12]
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	3324      	adds	r3, #36	; 0x24
 80090d4:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80090d6:	220b      	movs	r2, #11
 80090d8:	2120      	movs	r1, #32
 80090da:	68b8      	ldr	r0, [r7, #8]
 80090dc:	f7ff f84b 	bl	8008176 <mem_set>
	si = i = 0; ni = 8;
 80090e0:	2300      	movs	r3, #0
 80090e2:	613b      	str	r3, [r7, #16]
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	61fb      	str	r3, [r7, #28]
 80090e8:	2308      	movs	r3, #8
 80090ea:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80090ec:	69fb      	ldr	r3, [r7, #28]
 80090ee:	1c5a      	adds	r2, r3, #1
 80090f0:	61fa      	str	r2, [r7, #28]
 80090f2:	68fa      	ldr	r2, [r7, #12]
 80090f4:	4413      	add	r3, r2
 80090f6:	781b      	ldrb	r3, [r3, #0]
 80090f8:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80090fa:	7efb      	ldrb	r3, [r7, #27]
 80090fc:	2b20      	cmp	r3, #32
 80090fe:	d94e      	bls.n	800919e <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8009100:	7efb      	ldrb	r3, [r7, #27]
 8009102:	2b2f      	cmp	r3, #47	; 0x2f
 8009104:	d006      	beq.n	8009114 <create_name+0x54>
 8009106:	7efb      	ldrb	r3, [r7, #27]
 8009108:	2b5c      	cmp	r3, #92	; 0x5c
 800910a:	d110      	bne.n	800912e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800910c:	e002      	b.n	8009114 <create_name+0x54>
 800910e:	69fb      	ldr	r3, [r7, #28]
 8009110:	3301      	adds	r3, #1
 8009112:	61fb      	str	r3, [r7, #28]
 8009114:	68fa      	ldr	r2, [r7, #12]
 8009116:	69fb      	ldr	r3, [r7, #28]
 8009118:	4413      	add	r3, r2
 800911a:	781b      	ldrb	r3, [r3, #0]
 800911c:	2b2f      	cmp	r3, #47	; 0x2f
 800911e:	d0f6      	beq.n	800910e <create_name+0x4e>
 8009120:	68fa      	ldr	r2, [r7, #12]
 8009122:	69fb      	ldr	r3, [r7, #28]
 8009124:	4413      	add	r3, r2
 8009126:	781b      	ldrb	r3, [r3, #0]
 8009128:	2b5c      	cmp	r3, #92	; 0x5c
 800912a:	d0f0      	beq.n	800910e <create_name+0x4e>
			break;
 800912c:	e038      	b.n	80091a0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800912e:	7efb      	ldrb	r3, [r7, #27]
 8009130:	2b2e      	cmp	r3, #46	; 0x2e
 8009132:	d003      	beq.n	800913c <create_name+0x7c>
 8009134:	693a      	ldr	r2, [r7, #16]
 8009136:	697b      	ldr	r3, [r7, #20]
 8009138:	429a      	cmp	r2, r3
 800913a:	d30c      	bcc.n	8009156 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800913c:	697b      	ldr	r3, [r7, #20]
 800913e:	2b0b      	cmp	r3, #11
 8009140:	d002      	beq.n	8009148 <create_name+0x88>
 8009142:	7efb      	ldrb	r3, [r7, #27]
 8009144:	2b2e      	cmp	r3, #46	; 0x2e
 8009146:	d001      	beq.n	800914c <create_name+0x8c>
 8009148:	2306      	movs	r3, #6
 800914a:	e044      	b.n	80091d6 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800914c:	2308      	movs	r3, #8
 800914e:	613b      	str	r3, [r7, #16]
 8009150:	230b      	movs	r3, #11
 8009152:	617b      	str	r3, [r7, #20]
			continue;
 8009154:	e022      	b.n	800919c <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8009156:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800915a:	2b00      	cmp	r3, #0
 800915c:	da04      	bge.n	8009168 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800915e:	7efb      	ldrb	r3, [r7, #27]
 8009160:	3b80      	subs	r3, #128	; 0x80
 8009162:	4a1f      	ldr	r2, [pc, #124]	; (80091e0 <create_name+0x120>)
 8009164:	5cd3      	ldrb	r3, [r2, r3]
 8009166:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8009168:	7efb      	ldrb	r3, [r7, #27]
 800916a:	4619      	mov	r1, r3
 800916c:	481d      	ldr	r0, [pc, #116]	; (80091e4 <create_name+0x124>)
 800916e:	f7ff f844 	bl	80081fa <chk_chr>
 8009172:	4603      	mov	r3, r0
 8009174:	2b00      	cmp	r3, #0
 8009176:	d001      	beq.n	800917c <create_name+0xbc>
 8009178:	2306      	movs	r3, #6
 800917a:	e02c      	b.n	80091d6 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800917c:	7efb      	ldrb	r3, [r7, #27]
 800917e:	2b60      	cmp	r3, #96	; 0x60
 8009180:	d905      	bls.n	800918e <create_name+0xce>
 8009182:	7efb      	ldrb	r3, [r7, #27]
 8009184:	2b7a      	cmp	r3, #122	; 0x7a
 8009186:	d802      	bhi.n	800918e <create_name+0xce>
 8009188:	7efb      	ldrb	r3, [r7, #27]
 800918a:	3b20      	subs	r3, #32
 800918c:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800918e:	693b      	ldr	r3, [r7, #16]
 8009190:	1c5a      	adds	r2, r3, #1
 8009192:	613a      	str	r2, [r7, #16]
 8009194:	68ba      	ldr	r2, [r7, #8]
 8009196:	4413      	add	r3, r2
 8009198:	7efa      	ldrb	r2, [r7, #27]
 800919a:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800919c:	e7a6      	b.n	80090ec <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800919e:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80091a0:	68fa      	ldr	r2, [r7, #12]
 80091a2:	69fb      	ldr	r3, [r7, #28]
 80091a4:	441a      	add	r2, r3
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80091aa:	693b      	ldr	r3, [r7, #16]
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d101      	bne.n	80091b4 <create_name+0xf4>
 80091b0:	2306      	movs	r3, #6
 80091b2:	e010      	b.n	80091d6 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80091b4:	68bb      	ldr	r3, [r7, #8]
 80091b6:	781b      	ldrb	r3, [r3, #0]
 80091b8:	2be5      	cmp	r3, #229	; 0xe5
 80091ba:	d102      	bne.n	80091c2 <create_name+0x102>
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	2205      	movs	r2, #5
 80091c0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80091c2:	7efb      	ldrb	r3, [r7, #27]
 80091c4:	2b20      	cmp	r3, #32
 80091c6:	d801      	bhi.n	80091cc <create_name+0x10c>
 80091c8:	2204      	movs	r2, #4
 80091ca:	e000      	b.n	80091ce <create_name+0x10e>
 80091cc:	2200      	movs	r2, #0
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	330b      	adds	r3, #11
 80091d2:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80091d4:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80091d6:	4618      	mov	r0, r3
 80091d8:	3720      	adds	r7, #32
 80091da:	46bd      	mov	sp, r7
 80091dc:	bd80      	pop	{r7, pc}
 80091de:	bf00      	nop
 80091e0:	08012400 	.word	0x08012400
 80091e4:	08010ed4 	.word	0x08010ed4

080091e8 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b086      	sub	sp, #24
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
 80091f0:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80091f6:	693b      	ldr	r3, [r7, #16]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80091fc:	e002      	b.n	8009204 <follow_path+0x1c>
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	3301      	adds	r3, #1
 8009202:	603b      	str	r3, [r7, #0]
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	781b      	ldrb	r3, [r3, #0]
 8009208:	2b2f      	cmp	r3, #47	; 0x2f
 800920a:	d0f8      	beq.n	80091fe <follow_path+0x16>
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	781b      	ldrb	r3, [r3, #0]
 8009210:	2b5c      	cmp	r3, #92	; 0x5c
 8009212:	d0f4      	beq.n	80091fe <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	2200      	movs	r2, #0
 8009218:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	781b      	ldrb	r3, [r3, #0]
 800921e:	2b1f      	cmp	r3, #31
 8009220:	d80a      	bhi.n	8009238 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	2280      	movs	r2, #128	; 0x80
 8009226:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800922a:	2100      	movs	r1, #0
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f7ff fcf9 	bl	8008c24 <dir_sdi>
 8009232:	4603      	mov	r3, r0
 8009234:	75fb      	strb	r3, [r7, #23]
 8009236:	e043      	b.n	80092c0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8009238:	463b      	mov	r3, r7
 800923a:	4619      	mov	r1, r3
 800923c:	6878      	ldr	r0, [r7, #4]
 800923e:	f7ff ff3f 	bl	80090c0 <create_name>
 8009242:	4603      	mov	r3, r0
 8009244:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009246:	7dfb      	ldrb	r3, [r7, #23]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d134      	bne.n	80092b6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800924c:	6878      	ldr	r0, [r7, #4]
 800924e:	f7ff feaf 	bl	8008fb0 <dir_find>
 8009252:	4603      	mov	r3, r0
 8009254:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800925c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800925e:	7dfb      	ldrb	r3, [r7, #23]
 8009260:	2b00      	cmp	r3, #0
 8009262:	d00a      	beq.n	800927a <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8009264:	7dfb      	ldrb	r3, [r7, #23]
 8009266:	2b04      	cmp	r3, #4
 8009268:	d127      	bne.n	80092ba <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800926a:	7afb      	ldrb	r3, [r7, #11]
 800926c:	f003 0304 	and.w	r3, r3, #4
 8009270:	2b00      	cmp	r3, #0
 8009272:	d122      	bne.n	80092ba <follow_path+0xd2>
 8009274:	2305      	movs	r3, #5
 8009276:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8009278:	e01f      	b.n	80092ba <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800927a:	7afb      	ldrb	r3, [r7, #11]
 800927c:	f003 0304 	and.w	r3, r3, #4
 8009280:	2b00      	cmp	r3, #0
 8009282:	d11c      	bne.n	80092be <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8009284:	693b      	ldr	r3, [r7, #16]
 8009286:	799b      	ldrb	r3, [r3, #6]
 8009288:	f003 0310 	and.w	r3, r3, #16
 800928c:	2b00      	cmp	r3, #0
 800928e:	d102      	bne.n	8009296 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8009290:	2305      	movs	r3, #5
 8009292:	75fb      	strb	r3, [r7, #23]
 8009294:	e014      	b.n	80092c0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	695b      	ldr	r3, [r3, #20]
 80092a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092a4:	4413      	add	r3, r2
 80092a6:	4619      	mov	r1, r3
 80092a8:	68f8      	ldr	r0, [r7, #12]
 80092aa:	f7ff fe42 	bl	8008f32 <ld_clust>
 80092ae:	4602      	mov	r2, r0
 80092b0:	693b      	ldr	r3, [r7, #16]
 80092b2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80092b4:	e7c0      	b.n	8009238 <follow_path+0x50>
			if (res != FR_OK) break;
 80092b6:	bf00      	nop
 80092b8:	e002      	b.n	80092c0 <follow_path+0xd8>
				break;
 80092ba:	bf00      	nop
 80092bc:	e000      	b.n	80092c0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80092be:	bf00      	nop
			}
		}
	}

	return res;
 80092c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	3718      	adds	r7, #24
 80092c6:	46bd      	mov	sp, r7
 80092c8:	bd80      	pop	{r7, pc}

080092ca <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80092ca:	b480      	push	{r7}
 80092cc:	b087      	sub	sp, #28
 80092ce:	af00      	add	r7, sp, #0
 80092d0:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80092d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80092d6:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d031      	beq.n	8009344 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	617b      	str	r3, [r7, #20]
 80092e6:	e002      	b.n	80092ee <get_ldnumber+0x24>
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	3301      	adds	r3, #1
 80092ec:	617b      	str	r3, [r7, #20]
 80092ee:	697b      	ldr	r3, [r7, #20]
 80092f0:	781b      	ldrb	r3, [r3, #0]
 80092f2:	2b20      	cmp	r3, #32
 80092f4:	d903      	bls.n	80092fe <get_ldnumber+0x34>
 80092f6:	697b      	ldr	r3, [r7, #20]
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	2b3a      	cmp	r3, #58	; 0x3a
 80092fc:	d1f4      	bne.n	80092e8 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 80092fe:	697b      	ldr	r3, [r7, #20]
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	2b3a      	cmp	r3, #58	; 0x3a
 8009304:	d11c      	bne.n	8009340 <get_ldnumber+0x76>
			tp = *path;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	1c5a      	adds	r2, r3, #1
 8009310:	60fa      	str	r2, [r7, #12]
 8009312:	781b      	ldrb	r3, [r3, #0]
 8009314:	3b30      	subs	r3, #48	; 0x30
 8009316:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	2b09      	cmp	r3, #9
 800931c:	d80e      	bhi.n	800933c <get_ldnumber+0x72>
 800931e:	68fa      	ldr	r2, [r7, #12]
 8009320:	697b      	ldr	r3, [r7, #20]
 8009322:	429a      	cmp	r2, r3
 8009324:	d10a      	bne.n	800933c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8009326:	68bb      	ldr	r3, [r7, #8]
 8009328:	2b00      	cmp	r3, #0
 800932a:	d107      	bne.n	800933c <get_ldnumber+0x72>
					vol = (int)i;
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	3301      	adds	r3, #1
 8009334:	617b      	str	r3, [r7, #20]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	697a      	ldr	r2, [r7, #20]
 800933a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800933c:	693b      	ldr	r3, [r7, #16]
 800933e:	e002      	b.n	8009346 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8009340:	2300      	movs	r3, #0
 8009342:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8009344:	693b      	ldr	r3, [r7, #16]
}
 8009346:	4618      	mov	r0, r3
 8009348:	371c      	adds	r7, #28
 800934a:	46bd      	mov	sp, r7
 800934c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009350:	4770      	bx	lr
	...

08009354 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8009354:	b580      	push	{r7, lr}
 8009356:	b082      	sub	sp, #8
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]
 800935c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2200      	movs	r2, #0
 8009362:	70da      	strb	r2, [r3, #3]
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800936a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800936c:	6839      	ldr	r1, [r7, #0]
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f7ff f90e 	bl	8008590 <move_window>
 8009374:	4603      	mov	r3, r0
 8009376:	2b00      	cmp	r3, #0
 8009378:	d001      	beq.n	800937e <check_fs+0x2a>
 800937a:	2304      	movs	r3, #4
 800937c:	e038      	b.n	80093f0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	3330      	adds	r3, #48	; 0x30
 8009382:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009386:	4618      	mov	r0, r3
 8009388:	f7fe fe52 	bl	8008030 <ld_word>
 800938c:	4603      	mov	r3, r0
 800938e:	461a      	mov	r2, r3
 8009390:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8009394:	429a      	cmp	r2, r3
 8009396:	d001      	beq.n	800939c <check_fs+0x48>
 8009398:	2303      	movs	r3, #3
 800939a:	e029      	b.n	80093f0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80093a2:	2be9      	cmp	r3, #233	; 0xe9
 80093a4:	d009      	beq.n	80093ba <check_fs+0x66>
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80093ac:	2beb      	cmp	r3, #235	; 0xeb
 80093ae:	d11e      	bne.n	80093ee <check_fs+0x9a>
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80093b6:	2b90      	cmp	r3, #144	; 0x90
 80093b8:	d119      	bne.n	80093ee <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	3330      	adds	r3, #48	; 0x30
 80093be:	3336      	adds	r3, #54	; 0x36
 80093c0:	4618      	mov	r0, r3
 80093c2:	f7fe fe4d 	bl	8008060 <ld_dword>
 80093c6:	4603      	mov	r3, r0
 80093c8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80093cc:	4a0a      	ldr	r2, [pc, #40]	; (80093f8 <check_fs+0xa4>)
 80093ce:	4293      	cmp	r3, r2
 80093d0:	d101      	bne.n	80093d6 <check_fs+0x82>
 80093d2:	2300      	movs	r3, #0
 80093d4:	e00c      	b.n	80093f0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	3330      	adds	r3, #48	; 0x30
 80093da:	3352      	adds	r3, #82	; 0x52
 80093dc:	4618      	mov	r0, r3
 80093de:	f7fe fe3f 	bl	8008060 <ld_dword>
 80093e2:	4603      	mov	r3, r0
 80093e4:	4a05      	ldr	r2, [pc, #20]	; (80093fc <check_fs+0xa8>)
 80093e6:	4293      	cmp	r3, r2
 80093e8:	d101      	bne.n	80093ee <check_fs+0x9a>
 80093ea:	2300      	movs	r3, #0
 80093ec:	e000      	b.n	80093f0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80093ee:	2302      	movs	r3, #2
}
 80093f0:	4618      	mov	r0, r3
 80093f2:	3708      	adds	r7, #8
 80093f4:	46bd      	mov	sp, r7
 80093f6:	bd80      	pop	{r7, pc}
 80093f8:	00544146 	.word	0x00544146
 80093fc:	33544146 	.word	0x33544146

08009400 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b096      	sub	sp, #88	; 0x58
 8009404:	af00      	add	r7, sp, #0
 8009406:	60f8      	str	r0, [r7, #12]
 8009408:	60b9      	str	r1, [r7, #8]
 800940a:	4613      	mov	r3, r2
 800940c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	2200      	movs	r2, #0
 8009412:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8009414:	68f8      	ldr	r0, [r7, #12]
 8009416:	f7ff ff58 	bl	80092ca <get_ldnumber>
 800941a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800941c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800941e:	2b00      	cmp	r3, #0
 8009420:	da01      	bge.n	8009426 <find_volume+0x26>
 8009422:	230b      	movs	r3, #11
 8009424:	e22d      	b.n	8009882 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8009426:	4aa1      	ldr	r2, [pc, #644]	; (80096ac <find_volume+0x2ac>)
 8009428:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800942a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800942e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8009430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009432:	2b00      	cmp	r3, #0
 8009434:	d101      	bne.n	800943a <find_volume+0x3a>
 8009436:	230c      	movs	r3, #12
 8009438:	e223      	b.n	8009882 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800943a:	68bb      	ldr	r3, [r7, #8]
 800943c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800943e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8009440:	79fb      	ldrb	r3, [r7, #7]
 8009442:	f023 0301 	bic.w	r3, r3, #1
 8009446:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8009448:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800944a:	781b      	ldrb	r3, [r3, #0]
 800944c:	2b00      	cmp	r3, #0
 800944e:	d01a      	beq.n	8009486 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8009450:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009452:	785b      	ldrb	r3, [r3, #1]
 8009454:	4618      	mov	r0, r3
 8009456:	f7fe fd4d 	bl	8007ef4 <disk_status>
 800945a:	4603      	mov	r3, r0
 800945c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8009460:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009464:	f003 0301 	and.w	r3, r3, #1
 8009468:	2b00      	cmp	r3, #0
 800946a:	d10c      	bne.n	8009486 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800946c:	79fb      	ldrb	r3, [r7, #7]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d007      	beq.n	8009482 <find_volume+0x82>
 8009472:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009476:	f003 0304 	and.w	r3, r3, #4
 800947a:	2b00      	cmp	r3, #0
 800947c:	d001      	beq.n	8009482 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800947e:	230a      	movs	r3, #10
 8009480:	e1ff      	b.n	8009882 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 8009482:	2300      	movs	r3, #0
 8009484:	e1fd      	b.n	8009882 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8009486:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009488:	2200      	movs	r2, #0
 800948a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800948c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800948e:	b2da      	uxtb	r2, r3
 8009490:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009492:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8009494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009496:	785b      	ldrb	r3, [r3, #1]
 8009498:	4618      	mov	r0, r3
 800949a:	f7fe fd45 	bl	8007f28 <disk_initialize>
 800949e:	4603      	mov	r3, r0
 80094a0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80094a4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80094a8:	f003 0301 	and.w	r3, r3, #1
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d001      	beq.n	80094b4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80094b0:	2303      	movs	r3, #3
 80094b2:	e1e6      	b.n	8009882 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80094b4:	79fb      	ldrb	r3, [r7, #7]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d007      	beq.n	80094ca <find_volume+0xca>
 80094ba:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80094be:	f003 0304 	and.w	r3, r3, #4
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d001      	beq.n	80094ca <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80094c6:	230a      	movs	r3, #10
 80094c8:	e1db      	b.n	8009882 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80094ca:	2300      	movs	r3, #0
 80094cc:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80094ce:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80094d0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80094d2:	f7ff ff3f 	bl	8009354 <check_fs>
 80094d6:	4603      	mov	r3, r0
 80094d8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80094dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80094e0:	2b02      	cmp	r3, #2
 80094e2:	d149      	bne.n	8009578 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80094e4:	2300      	movs	r3, #0
 80094e6:	643b      	str	r3, [r7, #64]	; 0x40
 80094e8:	e01e      	b.n	8009528 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80094ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ec:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80094f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80094f2:	011b      	lsls	r3, r3, #4
 80094f4:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80094f8:	4413      	add	r3, r2
 80094fa:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80094fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80094fe:	3304      	adds	r3, #4
 8009500:	781b      	ldrb	r3, [r3, #0]
 8009502:	2b00      	cmp	r3, #0
 8009504:	d006      	beq.n	8009514 <find_volume+0x114>
 8009506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009508:	3308      	adds	r3, #8
 800950a:	4618      	mov	r0, r3
 800950c:	f7fe fda8 	bl	8008060 <ld_dword>
 8009510:	4602      	mov	r2, r0
 8009512:	e000      	b.n	8009516 <find_volume+0x116>
 8009514:	2200      	movs	r2, #0
 8009516:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009518:	009b      	lsls	r3, r3, #2
 800951a:	3358      	adds	r3, #88	; 0x58
 800951c:	443b      	add	r3, r7
 800951e:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8009522:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009524:	3301      	adds	r3, #1
 8009526:	643b      	str	r3, [r7, #64]	; 0x40
 8009528:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800952a:	2b03      	cmp	r3, #3
 800952c:	d9dd      	bls.n	80094ea <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800952e:	2300      	movs	r3, #0
 8009530:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8009532:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009534:	2b00      	cmp	r3, #0
 8009536:	d002      	beq.n	800953e <find_volume+0x13e>
 8009538:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800953a:	3b01      	subs	r3, #1
 800953c:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800953e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	3358      	adds	r3, #88	; 0x58
 8009544:	443b      	add	r3, r7
 8009546:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800954a:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800954c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800954e:	2b00      	cmp	r3, #0
 8009550:	d005      	beq.n	800955e <find_volume+0x15e>
 8009552:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009554:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009556:	f7ff fefd 	bl	8009354 <check_fs>
 800955a:	4603      	mov	r3, r0
 800955c:	e000      	b.n	8009560 <find_volume+0x160>
 800955e:	2303      	movs	r3, #3
 8009560:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8009564:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009568:	2b01      	cmp	r3, #1
 800956a:	d905      	bls.n	8009578 <find_volume+0x178>
 800956c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800956e:	3301      	adds	r3, #1
 8009570:	643b      	str	r3, [r7, #64]	; 0x40
 8009572:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009574:	2b03      	cmp	r3, #3
 8009576:	d9e2      	bls.n	800953e <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8009578:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800957c:	2b04      	cmp	r3, #4
 800957e:	d101      	bne.n	8009584 <find_volume+0x184>
 8009580:	2301      	movs	r3, #1
 8009582:	e17e      	b.n	8009882 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8009584:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009588:	2b01      	cmp	r3, #1
 800958a:	d901      	bls.n	8009590 <find_volume+0x190>
 800958c:	230d      	movs	r3, #13
 800958e:	e178      	b.n	8009882 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8009590:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009592:	3330      	adds	r3, #48	; 0x30
 8009594:	330b      	adds	r3, #11
 8009596:	4618      	mov	r0, r3
 8009598:	f7fe fd4a 	bl	8008030 <ld_word>
 800959c:	4603      	mov	r3, r0
 800959e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80095a2:	d001      	beq.n	80095a8 <find_volume+0x1a8>
 80095a4:	230d      	movs	r3, #13
 80095a6:	e16c      	b.n	8009882 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80095a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095aa:	3330      	adds	r3, #48	; 0x30
 80095ac:	3316      	adds	r3, #22
 80095ae:	4618      	mov	r0, r3
 80095b0:	f7fe fd3e 	bl	8008030 <ld_word>
 80095b4:	4603      	mov	r3, r0
 80095b6:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80095b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d106      	bne.n	80095cc <find_volume+0x1cc>
 80095be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095c0:	3330      	adds	r3, #48	; 0x30
 80095c2:	3324      	adds	r3, #36	; 0x24
 80095c4:	4618      	mov	r0, r3
 80095c6:	f7fe fd4b 	bl	8008060 <ld_dword>
 80095ca:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80095cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80095d0:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80095d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095d4:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80095d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095da:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80095dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095de:	789b      	ldrb	r3, [r3, #2]
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	d005      	beq.n	80095f0 <find_volume+0x1f0>
 80095e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095e6:	789b      	ldrb	r3, [r3, #2]
 80095e8:	2b02      	cmp	r3, #2
 80095ea:	d001      	beq.n	80095f0 <find_volume+0x1f0>
 80095ec:	230d      	movs	r3, #13
 80095ee:	e148      	b.n	8009882 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80095f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095f2:	789b      	ldrb	r3, [r3, #2]
 80095f4:	461a      	mov	r2, r3
 80095f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80095f8:	fb02 f303 	mul.w	r3, r2, r3
 80095fc:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80095fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009600:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009604:	b29a      	uxth	r2, r3
 8009606:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009608:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800960a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800960c:	895b      	ldrh	r3, [r3, #10]
 800960e:	2b00      	cmp	r3, #0
 8009610:	d008      	beq.n	8009624 <find_volume+0x224>
 8009612:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009614:	895b      	ldrh	r3, [r3, #10]
 8009616:	461a      	mov	r2, r3
 8009618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800961a:	895b      	ldrh	r3, [r3, #10]
 800961c:	3b01      	subs	r3, #1
 800961e:	4013      	ands	r3, r2
 8009620:	2b00      	cmp	r3, #0
 8009622:	d001      	beq.n	8009628 <find_volume+0x228>
 8009624:	230d      	movs	r3, #13
 8009626:	e12c      	b.n	8009882 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8009628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800962a:	3330      	adds	r3, #48	; 0x30
 800962c:	3311      	adds	r3, #17
 800962e:	4618      	mov	r0, r3
 8009630:	f7fe fcfe 	bl	8008030 <ld_word>
 8009634:	4603      	mov	r3, r0
 8009636:	461a      	mov	r2, r3
 8009638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800963a:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800963c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800963e:	891b      	ldrh	r3, [r3, #8]
 8009640:	f003 030f 	and.w	r3, r3, #15
 8009644:	b29b      	uxth	r3, r3
 8009646:	2b00      	cmp	r3, #0
 8009648:	d001      	beq.n	800964e <find_volume+0x24e>
 800964a:	230d      	movs	r3, #13
 800964c:	e119      	b.n	8009882 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800964e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009650:	3330      	adds	r3, #48	; 0x30
 8009652:	3313      	adds	r3, #19
 8009654:	4618      	mov	r0, r3
 8009656:	f7fe fceb 	bl	8008030 <ld_word>
 800965a:	4603      	mov	r3, r0
 800965c:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800965e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009660:	2b00      	cmp	r3, #0
 8009662:	d106      	bne.n	8009672 <find_volume+0x272>
 8009664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009666:	3330      	adds	r3, #48	; 0x30
 8009668:	3320      	adds	r3, #32
 800966a:	4618      	mov	r0, r3
 800966c:	f7fe fcf8 	bl	8008060 <ld_dword>
 8009670:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8009672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009674:	3330      	adds	r3, #48	; 0x30
 8009676:	330e      	adds	r3, #14
 8009678:	4618      	mov	r0, r3
 800967a:	f7fe fcd9 	bl	8008030 <ld_word>
 800967e:	4603      	mov	r3, r0
 8009680:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8009682:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8009684:	2b00      	cmp	r3, #0
 8009686:	d101      	bne.n	800968c <find_volume+0x28c>
 8009688:	230d      	movs	r3, #13
 800968a:	e0fa      	b.n	8009882 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800968c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800968e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009690:	4413      	add	r3, r2
 8009692:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009694:	8912      	ldrh	r2, [r2, #8]
 8009696:	0912      	lsrs	r2, r2, #4
 8009698:	b292      	uxth	r2, r2
 800969a:	4413      	add	r3, r2
 800969c:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800969e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80096a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a2:	429a      	cmp	r2, r3
 80096a4:	d204      	bcs.n	80096b0 <find_volume+0x2b0>
 80096a6:	230d      	movs	r3, #13
 80096a8:	e0eb      	b.n	8009882 <find_volume+0x482>
 80096aa:	bf00      	nop
 80096ac:	20000948 	.word	0x20000948
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80096b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80096b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096b4:	1ad3      	subs	r3, r2, r3
 80096b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80096b8:	8952      	ldrh	r2, [r2, #10]
 80096ba:	fbb3 f3f2 	udiv	r3, r3, r2
 80096be:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80096c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d101      	bne.n	80096ca <find_volume+0x2ca>
 80096c6:	230d      	movs	r3, #13
 80096c8:	e0db      	b.n	8009882 <find_volume+0x482>
		fmt = FS_FAT32;
 80096ca:	2303      	movs	r3, #3
 80096cc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80096d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096d2:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d802      	bhi.n	80096e0 <find_volume+0x2e0>
 80096da:	2302      	movs	r3, #2
 80096dc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80096e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096e2:	f640 72f5 	movw	r2, #4085	; 0xff5
 80096e6:	4293      	cmp	r3, r2
 80096e8:	d802      	bhi.n	80096f0 <find_volume+0x2f0>
 80096ea:	2301      	movs	r3, #1
 80096ec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80096f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096f2:	1c9a      	adds	r2, r3, #2
 80096f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096f6:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80096f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096fa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80096fc:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80096fe:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8009700:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009702:	441a      	add	r2, r3
 8009704:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009706:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8009708:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800970a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800970c:	441a      	add	r2, r3
 800970e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009710:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8009712:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009716:	2b03      	cmp	r3, #3
 8009718:	d11e      	bne.n	8009758 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800971a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800971c:	3330      	adds	r3, #48	; 0x30
 800971e:	332a      	adds	r3, #42	; 0x2a
 8009720:	4618      	mov	r0, r3
 8009722:	f7fe fc85 	bl	8008030 <ld_word>
 8009726:	4603      	mov	r3, r0
 8009728:	2b00      	cmp	r3, #0
 800972a:	d001      	beq.n	8009730 <find_volume+0x330>
 800972c:	230d      	movs	r3, #13
 800972e:	e0a8      	b.n	8009882 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009732:	891b      	ldrh	r3, [r3, #8]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d001      	beq.n	800973c <find_volume+0x33c>
 8009738:	230d      	movs	r3, #13
 800973a:	e0a2      	b.n	8009882 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800973c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800973e:	3330      	adds	r3, #48	; 0x30
 8009740:	332c      	adds	r3, #44	; 0x2c
 8009742:	4618      	mov	r0, r3
 8009744:	f7fe fc8c 	bl	8008060 <ld_dword>
 8009748:	4602      	mov	r2, r0
 800974a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800974c:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800974e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009750:	695b      	ldr	r3, [r3, #20]
 8009752:	009b      	lsls	r3, r3, #2
 8009754:	647b      	str	r3, [r7, #68]	; 0x44
 8009756:	e01f      	b.n	8009798 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8009758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800975a:	891b      	ldrh	r3, [r3, #8]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d101      	bne.n	8009764 <find_volume+0x364>
 8009760:	230d      	movs	r3, #13
 8009762:	e08e      	b.n	8009882 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009766:	6a1a      	ldr	r2, [r3, #32]
 8009768:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800976a:	441a      	add	r2, r3
 800976c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800976e:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009770:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009774:	2b02      	cmp	r3, #2
 8009776:	d103      	bne.n	8009780 <find_volume+0x380>
 8009778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800977a:	695b      	ldr	r3, [r3, #20]
 800977c:	005b      	lsls	r3, r3, #1
 800977e:	e00a      	b.n	8009796 <find_volume+0x396>
 8009780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009782:	695a      	ldr	r2, [r3, #20]
 8009784:	4613      	mov	r3, r2
 8009786:	005b      	lsls	r3, r3, #1
 8009788:	4413      	add	r3, r2
 800978a:	085a      	lsrs	r2, r3, #1
 800978c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800978e:	695b      	ldr	r3, [r3, #20]
 8009790:	f003 0301 	and.w	r3, r3, #1
 8009794:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8009796:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009798:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800979a:	699a      	ldr	r2, [r3, #24]
 800979c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800979e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80097a2:	0a5b      	lsrs	r3, r3, #9
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d201      	bcs.n	80097ac <find_volume+0x3ac>
 80097a8:	230d      	movs	r3, #13
 80097aa:	e06a      	b.n	8009882 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80097ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097ae:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80097b2:	611a      	str	r2, [r3, #16]
 80097b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097b6:	691a      	ldr	r2, [r3, #16]
 80097b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097ba:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80097bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097be:	2280      	movs	r2, #128	; 0x80
 80097c0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80097c2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80097c6:	2b03      	cmp	r3, #3
 80097c8:	d149      	bne.n	800985e <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80097ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097cc:	3330      	adds	r3, #48	; 0x30
 80097ce:	3330      	adds	r3, #48	; 0x30
 80097d0:	4618      	mov	r0, r3
 80097d2:	f7fe fc2d 	bl	8008030 <ld_word>
 80097d6:	4603      	mov	r3, r0
 80097d8:	2b01      	cmp	r3, #1
 80097da:	d140      	bne.n	800985e <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80097dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80097de:	3301      	adds	r3, #1
 80097e0:	4619      	mov	r1, r3
 80097e2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80097e4:	f7fe fed4 	bl	8008590 <move_window>
 80097e8:	4603      	mov	r3, r0
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d137      	bne.n	800985e <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80097ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097f0:	2200      	movs	r2, #0
 80097f2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80097f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097f6:	3330      	adds	r3, #48	; 0x30
 80097f8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80097fc:	4618      	mov	r0, r3
 80097fe:	f7fe fc17 	bl	8008030 <ld_word>
 8009802:	4603      	mov	r3, r0
 8009804:	461a      	mov	r2, r3
 8009806:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800980a:	429a      	cmp	r2, r3
 800980c:	d127      	bne.n	800985e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800980e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009810:	3330      	adds	r3, #48	; 0x30
 8009812:	4618      	mov	r0, r3
 8009814:	f7fe fc24 	bl	8008060 <ld_dword>
 8009818:	4603      	mov	r3, r0
 800981a:	4a1c      	ldr	r2, [pc, #112]	; (800988c <find_volume+0x48c>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d11e      	bne.n	800985e <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009820:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009822:	3330      	adds	r3, #48	; 0x30
 8009824:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009828:	4618      	mov	r0, r3
 800982a:	f7fe fc19 	bl	8008060 <ld_dword>
 800982e:	4603      	mov	r3, r0
 8009830:	4a17      	ldr	r2, [pc, #92]	; (8009890 <find_volume+0x490>)
 8009832:	4293      	cmp	r3, r2
 8009834:	d113      	bne.n	800985e <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8009836:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009838:	3330      	adds	r3, #48	; 0x30
 800983a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800983e:	4618      	mov	r0, r3
 8009840:	f7fe fc0e 	bl	8008060 <ld_dword>
 8009844:	4602      	mov	r2, r0
 8009846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009848:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800984a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800984c:	3330      	adds	r3, #48	; 0x30
 800984e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009852:	4618      	mov	r0, r3
 8009854:	f7fe fc04 	bl	8008060 <ld_dword>
 8009858:	4602      	mov	r2, r0
 800985a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800985c:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800985e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009860:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009864:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009866:	4b0b      	ldr	r3, [pc, #44]	; (8009894 <find_volume+0x494>)
 8009868:	881b      	ldrh	r3, [r3, #0]
 800986a:	3301      	adds	r3, #1
 800986c:	b29a      	uxth	r2, r3
 800986e:	4b09      	ldr	r3, [pc, #36]	; (8009894 <find_volume+0x494>)
 8009870:	801a      	strh	r2, [r3, #0]
 8009872:	4b08      	ldr	r3, [pc, #32]	; (8009894 <find_volume+0x494>)
 8009874:	881a      	ldrh	r2, [r3, #0]
 8009876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009878:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800987a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800987c:	f7fe fe20 	bl	80084c0 <clear_lock>
#endif
	return FR_OK;
 8009880:	2300      	movs	r3, #0
}
 8009882:	4618      	mov	r0, r3
 8009884:	3758      	adds	r7, #88	; 0x58
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}
 800988a:	bf00      	nop
 800988c:	41615252 	.word	0x41615252
 8009890:	61417272 	.word	0x61417272
 8009894:	2000094c 	.word	0x2000094c

08009898 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b084      	sub	sp, #16
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80098a2:	2309      	movs	r3, #9
 80098a4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d01c      	beq.n	80098e6 <validate+0x4e>
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d018      	beq.n	80098e6 <validate+0x4e>
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	781b      	ldrb	r3, [r3, #0]
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d013      	beq.n	80098e6 <validate+0x4e>
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	889a      	ldrh	r2, [r3, #4]
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	88db      	ldrh	r3, [r3, #6]
 80098c8:	429a      	cmp	r2, r3
 80098ca:	d10c      	bne.n	80098e6 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	785b      	ldrb	r3, [r3, #1]
 80098d2:	4618      	mov	r0, r3
 80098d4:	f7fe fb0e 	bl	8007ef4 <disk_status>
 80098d8:	4603      	mov	r3, r0
 80098da:	f003 0301 	and.w	r3, r3, #1
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d101      	bne.n	80098e6 <validate+0x4e>
			res = FR_OK;
 80098e2:	2300      	movs	r3, #0
 80098e4:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80098e6:	7bfb      	ldrb	r3, [r7, #15]
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d102      	bne.n	80098f2 <validate+0x5a>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	e000      	b.n	80098f4 <validate+0x5c>
 80098f2:	2300      	movs	r3, #0
 80098f4:	683a      	ldr	r2, [r7, #0]
 80098f6:	6013      	str	r3, [r2, #0]
	return res;
 80098f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	3710      	adds	r7, #16
 80098fe:	46bd      	mov	sp, r7
 8009900:	bd80      	pop	{r7, pc}
	...

08009904 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009904:	b580      	push	{r7, lr}
 8009906:	b088      	sub	sp, #32
 8009908:	af00      	add	r7, sp, #0
 800990a:	60f8      	str	r0, [r7, #12]
 800990c:	60b9      	str	r1, [r7, #8]
 800990e:	4613      	mov	r3, r2
 8009910:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009912:	68bb      	ldr	r3, [r7, #8]
 8009914:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009916:	f107 0310 	add.w	r3, r7, #16
 800991a:	4618      	mov	r0, r3
 800991c:	f7ff fcd5 	bl	80092ca <get_ldnumber>
 8009920:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8009922:	69fb      	ldr	r3, [r7, #28]
 8009924:	2b00      	cmp	r3, #0
 8009926:	da01      	bge.n	800992c <f_mount+0x28>
 8009928:	230b      	movs	r3, #11
 800992a:	e02b      	b.n	8009984 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800992c:	4a17      	ldr	r2, [pc, #92]	; (800998c <f_mount+0x88>)
 800992e:	69fb      	ldr	r3, [r7, #28]
 8009930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009934:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8009936:	69bb      	ldr	r3, [r7, #24]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d005      	beq.n	8009948 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800993c:	69b8      	ldr	r0, [r7, #24]
 800993e:	f7fe fdbf 	bl	80084c0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8009942:	69bb      	ldr	r3, [r7, #24]
 8009944:	2200      	movs	r2, #0
 8009946:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	2b00      	cmp	r3, #0
 800994c:	d002      	beq.n	8009954 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	2200      	movs	r2, #0
 8009952:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009954:	68fa      	ldr	r2, [r7, #12]
 8009956:	490d      	ldr	r1, [pc, #52]	; (800998c <f_mount+0x88>)
 8009958:	69fb      	ldr	r3, [r7, #28]
 800995a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d002      	beq.n	800996a <f_mount+0x66>
 8009964:	79fb      	ldrb	r3, [r7, #7]
 8009966:	2b01      	cmp	r3, #1
 8009968:	d001      	beq.n	800996e <f_mount+0x6a>
 800996a:	2300      	movs	r3, #0
 800996c:	e00a      	b.n	8009984 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800996e:	f107 010c 	add.w	r1, r7, #12
 8009972:	f107 0308 	add.w	r3, r7, #8
 8009976:	2200      	movs	r2, #0
 8009978:	4618      	mov	r0, r3
 800997a:	f7ff fd41 	bl	8009400 <find_volume>
 800997e:	4603      	mov	r3, r0
 8009980:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8009982:	7dfb      	ldrb	r3, [r7, #23]
}
 8009984:	4618      	mov	r0, r3
 8009986:	3720      	adds	r7, #32
 8009988:	46bd      	mov	sp, r7
 800998a:	bd80      	pop	{r7, pc}
 800998c:	20000948 	.word	0x20000948

08009990 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b098      	sub	sp, #96	; 0x60
 8009994:	af00      	add	r7, sp, #0
 8009996:	60f8      	str	r0, [r7, #12]
 8009998:	60b9      	str	r1, [r7, #8]
 800999a:	4613      	mov	r3, r2
 800999c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d101      	bne.n	80099a8 <f_open+0x18>
 80099a4:	2309      	movs	r3, #9
 80099a6:	e1a9      	b.n	8009cfc <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80099a8:	79fb      	ldrb	r3, [r7, #7]
 80099aa:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80099ae:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80099b0:	79fa      	ldrb	r2, [r7, #7]
 80099b2:	f107 0110 	add.w	r1, r7, #16
 80099b6:	f107 0308 	add.w	r3, r7, #8
 80099ba:	4618      	mov	r0, r3
 80099bc:	f7ff fd20 	bl	8009400 <find_volume>
 80099c0:	4603      	mov	r3, r0
 80099c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80099c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	f040 818d 	bne.w	8009cea <f_open+0x35a>
		dj.obj.fs = fs;
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80099d4:	68ba      	ldr	r2, [r7, #8]
 80099d6:	f107 0314 	add.w	r3, r7, #20
 80099da:	4611      	mov	r1, r2
 80099dc:	4618      	mov	r0, r3
 80099de:	f7ff fc03 	bl	80091e8 <follow_path>
 80099e2:	4603      	mov	r3, r0
 80099e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80099e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d11a      	bne.n	8009a26 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80099f0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80099f4:	b25b      	sxtb	r3, r3
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	da03      	bge.n	8009a02 <f_open+0x72>
				res = FR_INVALID_NAME;
 80099fa:	2306      	movs	r3, #6
 80099fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009a00:	e011      	b.n	8009a26 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009a02:	79fb      	ldrb	r3, [r7, #7]
 8009a04:	f023 0301 	bic.w	r3, r3, #1
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	bf14      	ite	ne
 8009a0c:	2301      	movne	r3, #1
 8009a0e:	2300      	moveq	r3, #0
 8009a10:	b2db      	uxtb	r3, r3
 8009a12:	461a      	mov	r2, r3
 8009a14:	f107 0314 	add.w	r3, r7, #20
 8009a18:	4611      	mov	r1, r2
 8009a1a:	4618      	mov	r0, r3
 8009a1c:	f7fe fc08 	bl	8008230 <chk_lock>
 8009a20:	4603      	mov	r3, r0
 8009a22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8009a26:	79fb      	ldrb	r3, [r7, #7]
 8009a28:	f003 031c 	and.w	r3, r3, #28
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d07e      	beq.n	8009b2e <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 8009a30:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d017      	beq.n	8009a68 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009a38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a3c:	2b04      	cmp	r3, #4
 8009a3e:	d10e      	bne.n	8009a5e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009a40:	f7fe fc52 	bl	80082e8 <enq_lock>
 8009a44:	4603      	mov	r3, r0
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d006      	beq.n	8009a58 <f_open+0xc8>
 8009a4a:	f107 0314 	add.w	r3, r7, #20
 8009a4e:	4618      	mov	r0, r3
 8009a50:	f7ff fb03 	bl	800905a <dir_register>
 8009a54:	4603      	mov	r3, r0
 8009a56:	e000      	b.n	8009a5a <f_open+0xca>
 8009a58:	2312      	movs	r3, #18
 8009a5a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009a5e:	79fb      	ldrb	r3, [r7, #7]
 8009a60:	f043 0308 	orr.w	r3, r3, #8
 8009a64:	71fb      	strb	r3, [r7, #7]
 8009a66:	e010      	b.n	8009a8a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009a68:	7ebb      	ldrb	r3, [r7, #26]
 8009a6a:	f003 0311 	and.w	r3, r3, #17
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d003      	beq.n	8009a7a <f_open+0xea>
					res = FR_DENIED;
 8009a72:	2307      	movs	r3, #7
 8009a74:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009a78:	e007      	b.n	8009a8a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009a7a:	79fb      	ldrb	r3, [r7, #7]
 8009a7c:	f003 0304 	and.w	r3, r3, #4
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d002      	beq.n	8009a8a <f_open+0xfa>
 8009a84:	2308      	movs	r3, #8
 8009a86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009a8a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d167      	bne.n	8009b62 <f_open+0x1d2>
 8009a92:	79fb      	ldrb	r3, [r7, #7]
 8009a94:	f003 0308 	and.w	r3, r3, #8
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d062      	beq.n	8009b62 <f_open+0x1d2>
				dw = GET_FATTIME();
 8009a9c:	4b99      	ldr	r3, [pc, #612]	; (8009d04 <f_open+0x374>)
 8009a9e:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8009aa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009aa2:	330e      	adds	r3, #14
 8009aa4:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f7fe fb18 	bl	80080dc <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009aac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009aae:	3316      	adds	r3, #22
 8009ab0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	f7fe fb12 	bl	80080dc <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009ab8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009aba:	330b      	adds	r3, #11
 8009abc:	2220      	movs	r2, #32
 8009abe:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009ac4:	4611      	mov	r1, r2
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f7ff fa33 	bl	8008f32 <ld_clust>
 8009acc:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8009ace:	693b      	ldr	r3, [r7, #16]
 8009ad0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009ad2:	2200      	movs	r2, #0
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f7ff fa4b 	bl	8008f70 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009ada:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009adc:	331c      	adds	r3, #28
 8009ade:	2100      	movs	r1, #0
 8009ae0:	4618      	mov	r0, r3
 8009ae2:	f7fe fafb 	bl	80080dc <st_dword>
					fs->wflag = 1;
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	2201      	movs	r2, #1
 8009aea:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8009aec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d037      	beq.n	8009b62 <f_open+0x1d2>
						dw = fs->winsect;
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009af6:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8009af8:	f107 0314 	add.w	r3, r7, #20
 8009afc:	2200      	movs	r2, #0
 8009afe:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009b00:	4618      	mov	r0, r3
 8009b02:	f7fe ff92 	bl	8008a2a <remove_chain>
 8009b06:	4603      	mov	r3, r0
 8009b08:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8009b0c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d126      	bne.n	8009b62 <f_open+0x1d2>
							res = move_window(fs, dw);
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009b18:	4618      	mov	r0, r3
 8009b1a:	f7fe fd39 	bl	8008590 <move_window>
 8009b1e:	4603      	mov	r3, r0
 8009b20:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009b24:	693b      	ldr	r3, [r7, #16]
 8009b26:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009b28:	3a01      	subs	r2, #1
 8009b2a:	60da      	str	r2, [r3, #12]
 8009b2c:	e019      	b.n	8009b62 <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009b2e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d115      	bne.n	8009b62 <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009b36:	7ebb      	ldrb	r3, [r7, #26]
 8009b38:	f003 0310 	and.w	r3, r3, #16
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d003      	beq.n	8009b48 <f_open+0x1b8>
					res = FR_NO_FILE;
 8009b40:	2304      	movs	r3, #4
 8009b42:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009b46:	e00c      	b.n	8009b62 <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009b48:	79fb      	ldrb	r3, [r7, #7]
 8009b4a:	f003 0302 	and.w	r3, r3, #2
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d007      	beq.n	8009b62 <f_open+0x1d2>
 8009b52:	7ebb      	ldrb	r3, [r7, #26]
 8009b54:	f003 0301 	and.w	r3, r3, #1
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d002      	beq.n	8009b62 <f_open+0x1d2>
						res = FR_DENIED;
 8009b5c:	2307      	movs	r3, #7
 8009b5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8009b62:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d128      	bne.n	8009bbc <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009b6a:	79fb      	ldrb	r3, [r7, #7]
 8009b6c:	f003 0308 	and.w	r3, r3, #8
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d003      	beq.n	8009b7c <f_open+0x1ec>
				mode |= FA_MODIFIED;
 8009b74:	79fb      	ldrb	r3, [r7, #7]
 8009b76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b7a:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009b7c:	693b      	ldr	r3, [r7, #16]
 8009b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8009b84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009b8a:	79fb      	ldrb	r3, [r7, #7]
 8009b8c:	f023 0301 	bic.w	r3, r3, #1
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	bf14      	ite	ne
 8009b94:	2301      	movne	r3, #1
 8009b96:	2300      	moveq	r3, #0
 8009b98:	b2db      	uxtb	r3, r3
 8009b9a:	461a      	mov	r2, r3
 8009b9c:	f107 0314 	add.w	r3, r7, #20
 8009ba0:	4611      	mov	r1, r2
 8009ba2:	4618      	mov	r0, r3
 8009ba4:	f7fe fbc2 	bl	800832c <inc_lock>
 8009ba8:	4602      	mov	r2, r0
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	691b      	ldr	r3, [r3, #16]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d102      	bne.n	8009bbc <f_open+0x22c>
 8009bb6:	2302      	movs	r3, #2
 8009bb8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8009bbc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	f040 8092 	bne.w	8009cea <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009bca:	4611      	mov	r1, r2
 8009bcc:	4618      	mov	r0, r3
 8009bce:	f7ff f9b0 	bl	8008f32 <ld_clust>
 8009bd2:	4602      	mov	r2, r0
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8009bd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bda:	331c      	adds	r3, #28
 8009bdc:	4618      	mov	r0, r3
 8009bde:	f7fe fa3f 	bl	8008060 <ld_dword>
 8009be2:	4602      	mov	r2, r0
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8009be8:	693a      	ldr	r2, [r7, #16]
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8009bee:	693b      	ldr	r3, [r7, #16]
 8009bf0:	88da      	ldrh	r2, [r3, #6]
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	79fa      	ldrb	r2, [r7, #7]
 8009bfa:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	2200      	movs	r2, #0
 8009c06:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	2200      	movs	r2, #0
 8009c0c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	332c      	adds	r3, #44	; 0x2c
 8009c12:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009c16:	2100      	movs	r1, #0
 8009c18:	4618      	mov	r0, r3
 8009c1a:	f7fe faac 	bl	8008176 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009c1e:	79fb      	ldrb	r3, [r7, #7]
 8009c20:	f003 0320 	and.w	r3, r3, #32
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d060      	beq.n	8009cea <f_open+0x35a>
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	68db      	ldr	r3, [r3, #12]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d05c      	beq.n	8009cea <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	68da      	ldr	r2, [r3, #12]
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009c38:	693b      	ldr	r3, [r7, #16]
 8009c3a:	895b      	ldrh	r3, [r3, #10]
 8009c3c:	025b      	lsls	r3, r3, #9
 8009c3e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	689b      	ldr	r3, [r3, #8]
 8009c44:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	68db      	ldr	r3, [r3, #12]
 8009c4a:	657b      	str	r3, [r7, #84]	; 0x54
 8009c4c:	e016      	b.n	8009c7c <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009c52:	4618      	mov	r0, r3
 8009c54:	f7fe fd57 	bl	8008706 <get_fat>
 8009c58:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8009c5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009c5c:	2b01      	cmp	r3, #1
 8009c5e:	d802      	bhi.n	8009c66 <f_open+0x2d6>
 8009c60:	2302      	movs	r3, #2
 8009c62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009c66:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8009c68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c6c:	d102      	bne.n	8009c74 <f_open+0x2e4>
 8009c6e:	2301      	movs	r3, #1
 8009c70:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009c74:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009c76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c78:	1ad3      	subs	r3, r2, r3
 8009c7a:	657b      	str	r3, [r7, #84]	; 0x54
 8009c7c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d103      	bne.n	8009c8c <f_open+0x2fc>
 8009c84:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009c86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009c88:	429a      	cmp	r2, r3
 8009c8a:	d8e0      	bhi.n	8009c4e <f_open+0x2be>
				}
				fp->clust = clst;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009c90:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8009c92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d127      	bne.n	8009cea <f_open+0x35a>
 8009c9a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009c9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d022      	beq.n	8009cea <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8009ca4:	693b      	ldr	r3, [r7, #16]
 8009ca6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009ca8:	4618      	mov	r0, r3
 8009caa:	f7fe fd0d 	bl	80086c8 <clust2sect>
 8009cae:	6478      	str	r0, [r7, #68]	; 0x44
 8009cb0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d103      	bne.n	8009cbe <f_open+0x32e>
						res = FR_INT_ERR;
 8009cb6:	2302      	movs	r3, #2
 8009cb8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009cbc:	e015      	b.n	8009cea <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009cbe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009cc0:	0a5a      	lsrs	r2, r3, #9
 8009cc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009cc4:	441a      	add	r2, r3
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	7858      	ldrb	r0, [r3, #1]
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	6a1a      	ldr	r2, [r3, #32]
 8009cd8:	2301      	movs	r3, #1
 8009cda:	f7fe f94b 	bl	8007f74 <disk_read>
 8009cde:	4603      	mov	r3, r0
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d002      	beq.n	8009cea <f_open+0x35a>
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009cea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d002      	beq.n	8009cf8 <f_open+0x368>
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009cf8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3760      	adds	r7, #96	; 0x60
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}
 8009d04:	46c40000 	.word	0x46c40000

08009d08 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009d08:	b580      	push	{r7, lr}
 8009d0a:	b08c      	sub	sp, #48	; 0x30
 8009d0c:	af00      	add	r7, sp, #0
 8009d0e:	60f8      	str	r0, [r7, #12]
 8009d10:	60b9      	str	r1, [r7, #8]
 8009d12:	607a      	str	r2, [r7, #4]
 8009d14:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	2200      	movs	r2, #0
 8009d1e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	f107 0210 	add.w	r2, r7, #16
 8009d26:	4611      	mov	r1, r2
 8009d28:	4618      	mov	r0, r3
 8009d2a:	f7ff fdb5 	bl	8009898 <validate>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8009d34:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d107      	bne.n	8009d4c <f_write+0x44>
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	7d5b      	ldrb	r3, [r3, #21]
 8009d40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009d44:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d002      	beq.n	8009d52 <f_write+0x4a>
 8009d4c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009d50:	e13f      	b.n	8009fd2 <f_write+0x2ca>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	7d1b      	ldrb	r3, [r3, #20]
 8009d56:	f003 0302 	and.w	r3, r3, #2
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d101      	bne.n	8009d62 <f_write+0x5a>
 8009d5e:	2307      	movs	r3, #7
 8009d60:	e137      	b.n	8009fd2 <f_write+0x2ca>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	699a      	ldr	r2, [r3, #24]
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	441a      	add	r2, r3
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	699b      	ldr	r3, [r3, #24]
 8009d6e:	429a      	cmp	r2, r3
 8009d70:	f080 8121 	bcs.w	8009fb6 <f_write+0x2ae>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	699b      	ldr	r3, [r3, #24]
 8009d78:	43db      	mvns	r3, r3
 8009d7a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009d7c:	e11b      	b.n	8009fb6 <f_write+0x2ae>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	699b      	ldr	r3, [r3, #24]
 8009d82:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	f040 80d7 	bne.w	8009f3a <f_write+0x232>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	699b      	ldr	r3, [r3, #24]
 8009d90:	0a5b      	lsrs	r3, r3, #9
 8009d92:	693a      	ldr	r2, [r7, #16]
 8009d94:	8952      	ldrh	r2, [r2, #10]
 8009d96:	3a01      	subs	r2, #1
 8009d98:	4013      	ands	r3, r2
 8009d9a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8009d9c:	69bb      	ldr	r3, [r7, #24]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d137      	bne.n	8009e12 <f_write+0x10a>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	699b      	ldr	r3, [r3, #24]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d10c      	bne.n	8009dc4 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	689b      	ldr	r3, [r3, #8]
 8009dae:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8009db0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d10e      	bne.n	8009dd4 <f_write+0xcc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	2100      	movs	r1, #0
 8009dba:	4618      	mov	r0, r3
 8009dbc:	f7fe fe9a 	bl	8008af4 <create_chain>
 8009dc0:	62b8      	str	r0, [r7, #40]	; 0x28
 8009dc2:	e007      	b.n	8009dd4 <f_write+0xcc>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009dc4:	68fa      	ldr	r2, [r7, #12]
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	69db      	ldr	r3, [r3, #28]
 8009dca:	4619      	mov	r1, r3
 8009dcc:	4610      	mov	r0, r2
 8009dce:	f7fe fe91 	bl	8008af4 <create_chain>
 8009dd2:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	f000 80f2 	beq.w	8009fc0 <f_write+0x2b8>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009ddc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dde:	2b01      	cmp	r3, #1
 8009de0:	d104      	bne.n	8009dec <f_write+0xe4>
 8009de2:	68fb      	ldr	r3, [r7, #12]
 8009de4:	2202      	movs	r2, #2
 8009de6:	755a      	strb	r2, [r3, #21]
 8009de8:	2302      	movs	r3, #2
 8009dea:	e0f2      	b.n	8009fd2 <f_write+0x2ca>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009df2:	d104      	bne.n	8009dfe <f_write+0xf6>
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	2201      	movs	r2, #1
 8009df8:	755a      	strb	r2, [r3, #21]
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	e0e9      	b.n	8009fd2 <f_write+0x2ca>
				fp->clust = clst;			/* Update current cluster */
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e02:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	689b      	ldr	r3, [r3, #8]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d102      	bne.n	8009e12 <f_write+0x10a>
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009e10:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	7d1b      	ldrb	r3, [r3, #20]
 8009e16:	b25b      	sxtb	r3, r3
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	da18      	bge.n	8009e4e <f_write+0x146>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009e1c:	693b      	ldr	r3, [r7, #16]
 8009e1e:	7858      	ldrb	r0, [r3, #1]
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	6a1a      	ldr	r2, [r3, #32]
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	f7fe f8c2 	bl	8007fb4 <disk_write>
 8009e30:	4603      	mov	r3, r0
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d004      	beq.n	8009e40 <f_write+0x138>
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	2201      	movs	r2, #1
 8009e3a:	755a      	strb	r2, [r3, #21]
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	e0c8      	b.n	8009fd2 <f_write+0x2ca>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	7d1b      	ldrb	r3, [r3, #20]
 8009e44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009e48:	b2da      	uxtb	r2, r3
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009e4e:	693a      	ldr	r2, [r7, #16]
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	69db      	ldr	r3, [r3, #28]
 8009e54:	4619      	mov	r1, r3
 8009e56:	4610      	mov	r0, r2
 8009e58:	f7fe fc36 	bl	80086c8 <clust2sect>
 8009e5c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009e5e:	697b      	ldr	r3, [r7, #20]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d104      	bne.n	8009e6e <f_write+0x166>
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	2202      	movs	r2, #2
 8009e68:	755a      	strb	r2, [r3, #21]
 8009e6a:	2302      	movs	r3, #2
 8009e6c:	e0b1      	b.n	8009fd2 <f_write+0x2ca>
			sect += csect;
 8009e6e:	697a      	ldr	r2, [r7, #20]
 8009e70:	69bb      	ldr	r3, [r7, #24]
 8009e72:	4413      	add	r3, r2
 8009e74:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	0a5b      	lsrs	r3, r3, #9
 8009e7a:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009e7c:	6a3b      	ldr	r3, [r7, #32]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d03c      	beq.n	8009efc <f_write+0x1f4>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009e82:	69ba      	ldr	r2, [r7, #24]
 8009e84:	6a3b      	ldr	r3, [r7, #32]
 8009e86:	4413      	add	r3, r2
 8009e88:	693a      	ldr	r2, [r7, #16]
 8009e8a:	8952      	ldrh	r2, [r2, #10]
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d905      	bls.n	8009e9c <f_write+0x194>
					cc = fs->csize - csect;
 8009e90:	693b      	ldr	r3, [r7, #16]
 8009e92:	895b      	ldrh	r3, [r3, #10]
 8009e94:	461a      	mov	r2, r3
 8009e96:	69bb      	ldr	r3, [r7, #24]
 8009e98:	1ad3      	subs	r3, r2, r3
 8009e9a:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	7858      	ldrb	r0, [r3, #1]
 8009ea0:	6a3b      	ldr	r3, [r7, #32]
 8009ea2:	697a      	ldr	r2, [r7, #20]
 8009ea4:	69f9      	ldr	r1, [r7, #28]
 8009ea6:	f7fe f885 	bl	8007fb4 <disk_write>
 8009eaa:	4603      	mov	r3, r0
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d004      	beq.n	8009eba <f_write+0x1b2>
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	2201      	movs	r2, #1
 8009eb4:	755a      	strb	r2, [r3, #21]
 8009eb6:	2301      	movs	r3, #1
 8009eb8:	e08b      	b.n	8009fd2 <f_write+0x2ca>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	6a1a      	ldr	r2, [r3, #32]
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	1ad3      	subs	r3, r2, r3
 8009ec2:	6a3a      	ldr	r2, [r7, #32]
 8009ec4:	429a      	cmp	r2, r3
 8009ec6:	d915      	bls.n	8009ef4 <f_write+0x1ec>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	f103 002c 	add.w	r0, r3, #44	; 0x2c
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	6a1a      	ldr	r2, [r3, #32]
 8009ed2:	697b      	ldr	r3, [r7, #20]
 8009ed4:	1ad3      	subs	r3, r2, r3
 8009ed6:	025b      	lsls	r3, r3, #9
 8009ed8:	69fa      	ldr	r2, [r7, #28]
 8009eda:	4413      	add	r3, r2
 8009edc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009ee0:	4619      	mov	r1, r3
 8009ee2:	f7fe f927 	bl	8008134 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	7d1b      	ldrb	r3, [r3, #20]
 8009eea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009eee:	b2da      	uxtb	r2, r3
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009ef4:	6a3b      	ldr	r3, [r7, #32]
 8009ef6:	025b      	lsls	r3, r3, #9
 8009ef8:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8009efa:	e03f      	b.n	8009f7c <f_write+0x274>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	6a1b      	ldr	r3, [r3, #32]
 8009f00:	697a      	ldr	r2, [r7, #20]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d016      	beq.n	8009f34 <f_write+0x22c>
				fp->fptr < fp->obj.objsize &&
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	699a      	ldr	r2, [r3, #24]
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009f0e:	429a      	cmp	r2, r3
 8009f10:	d210      	bcs.n	8009f34 <f_write+0x22c>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009f12:	693b      	ldr	r3, [r7, #16]
 8009f14:	7858      	ldrb	r0, [r3, #1]
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 8009f1c:	2301      	movs	r3, #1
 8009f1e:	697a      	ldr	r2, [r7, #20]
 8009f20:	f7fe f828 	bl	8007f74 <disk_read>
 8009f24:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d004      	beq.n	8009f34 <f_write+0x22c>
					ABORT(fs, FR_DISK_ERR);
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	2201      	movs	r2, #1
 8009f2e:	755a      	strb	r2, [r3, #21]
 8009f30:	2301      	movs	r3, #1
 8009f32:	e04e      	b.n	8009fd2 <f_write+0x2ca>
			}
#endif
			fp->sect = sect;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	697a      	ldr	r2, [r7, #20]
 8009f38:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	699b      	ldr	r3, [r3, #24]
 8009f3e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f42:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8009f46:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009f48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	429a      	cmp	r2, r3
 8009f4e:	d901      	bls.n	8009f54 <f_write+0x24c>
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	f103 022c 	add.w	r2, r3, #44	; 0x2c
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	699b      	ldr	r3, [r3, #24]
 8009f5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f62:	4413      	add	r3, r2
 8009f64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f66:	69f9      	ldr	r1, [r7, #28]
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f7fe f8e3 	bl	8008134 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009f6e:	68fb      	ldr	r3, [r7, #12]
 8009f70:	7d1b      	ldrb	r3, [r3, #20]
 8009f72:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009f76:	b2da      	uxtb	r2, r3
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009f7c:	69fa      	ldr	r2, [r7, #28]
 8009f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f80:	4413      	add	r3, r2
 8009f82:	61fb      	str	r3, [r7, #28]
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	699a      	ldr	r2, [r3, #24]
 8009f88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f8a:	441a      	add	r2, r3
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	619a      	str	r2, [r3, #24]
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	68da      	ldr	r2, [r3, #12]
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	699b      	ldr	r3, [r3, #24]
 8009f98:	429a      	cmp	r2, r3
 8009f9a:	bf38      	it	cc
 8009f9c:	461a      	movcc	r2, r3
 8009f9e:	68fb      	ldr	r3, [r7, #12]
 8009fa0:	60da      	str	r2, [r3, #12]
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	681a      	ldr	r2, [r3, #0]
 8009fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fa8:	441a      	add	r2, r3
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	601a      	str	r2, [r3, #0]
 8009fae:	687a      	ldr	r2, [r7, #4]
 8009fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fb2:	1ad3      	subs	r3, r2, r3
 8009fb4:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	f47f aee0 	bne.w	8009d7e <f_write+0x76>
 8009fbe:	e000      	b.n	8009fc2 <f_write+0x2ba>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009fc0:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	7d1b      	ldrb	r3, [r3, #20]
 8009fc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fca:	b2da      	uxtb	r2, r3
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009fd0:	2300      	movs	r3, #0
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3730      	adds	r7, #48	; 0x30
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}
	...

08009fdc <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b086      	sub	sp, #24
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f107 0208 	add.w	r2, r7, #8
 8009fea:	4611      	mov	r1, r2
 8009fec:	4618      	mov	r0, r3
 8009fee:	f7ff fc53 	bl	8009898 <validate>
 8009ff2:	4603      	mov	r3, r0
 8009ff4:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009ff6:	7dfb      	ldrb	r3, [r7, #23]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d167      	bne.n	800a0cc <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	7d1b      	ldrb	r3, [r3, #20]
 800a000:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a004:	2b00      	cmp	r3, #0
 800a006:	d061      	beq.n	800a0cc <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	7d1b      	ldrb	r3, [r3, #20]
 800a00c:	b25b      	sxtb	r3, r3
 800a00e:	2b00      	cmp	r3, #0
 800a010:	da15      	bge.n	800a03e <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800a012:	68bb      	ldr	r3, [r7, #8]
 800a014:	7858      	ldrb	r0, [r3, #1]
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	6a1a      	ldr	r2, [r3, #32]
 800a020:	2301      	movs	r3, #1
 800a022:	f7fd ffc7 	bl	8007fb4 <disk_write>
 800a026:	4603      	mov	r3, r0
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d001      	beq.n	800a030 <f_sync+0x54>
 800a02c:	2301      	movs	r3, #1
 800a02e:	e04e      	b.n	800a0ce <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	7d1b      	ldrb	r3, [r3, #20]
 800a034:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a038:	b2da      	uxtb	r2, r3
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800a03e:	4b26      	ldr	r3, [pc, #152]	; (800a0d8 <f_sync+0xfc>)
 800a040:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800a042:	68ba      	ldr	r2, [r7, #8]
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a048:	4619      	mov	r1, r3
 800a04a:	4610      	mov	r0, r2
 800a04c:	f7fe faa0 	bl	8008590 <move_window>
 800a050:	4603      	mov	r3, r0
 800a052:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800a054:	7dfb      	ldrb	r3, [r7, #23]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d138      	bne.n	800a0cc <f_sync+0xf0>
					dir = fp->dir_ptr;
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a05e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	330b      	adds	r3, #11
 800a064:	781a      	ldrb	r2, [r3, #0]
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	330b      	adds	r3, #11
 800a06a:	f042 0220 	orr.w	r2, r2, #32
 800a06e:	b2d2      	uxtb	r2, r2
 800a070:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6818      	ldr	r0, [r3, #0]
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	689b      	ldr	r3, [r3, #8]
 800a07a:	461a      	mov	r2, r3
 800a07c:	68f9      	ldr	r1, [r7, #12]
 800a07e:	f7fe ff77 	bl	8008f70 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	f103 021c 	add.w	r2, r3, #28
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	68db      	ldr	r3, [r3, #12]
 800a08c:	4619      	mov	r1, r3
 800a08e:	4610      	mov	r0, r2
 800a090:	f7fe f824 	bl	80080dc <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	3316      	adds	r3, #22
 800a098:	6939      	ldr	r1, [r7, #16]
 800a09a:	4618      	mov	r0, r3
 800a09c:	f7fe f81e 	bl	80080dc <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	3312      	adds	r3, #18
 800a0a4:	2100      	movs	r1, #0
 800a0a6:	4618      	mov	r0, r3
 800a0a8:	f7fd fffd 	bl	80080a6 <st_word>
					fs->wflag = 1;
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	2201      	movs	r2, #1
 800a0b0:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800a0b2:	68bb      	ldr	r3, [r7, #8]
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	f7fe fa99 	bl	80085ec <sync_fs>
 800a0ba:	4603      	mov	r3, r0
 800a0bc:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	7d1b      	ldrb	r3, [r3, #20]
 800a0c2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a0c6:	b2da      	uxtb	r2, r3
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800a0cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	3718      	adds	r7, #24
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}
 800a0d6:	bf00      	nop
 800a0d8:	46c40000 	.word	0x46c40000

0800a0dc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800a0dc:	b580      	push	{r7, lr}
 800a0de:	b084      	sub	sp, #16
 800a0e0:	af00      	add	r7, sp, #0
 800a0e2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800a0e4:	6878      	ldr	r0, [r7, #4]
 800a0e6:	f7ff ff79 	bl	8009fdc <f_sync>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800a0ee:	7bfb      	ldrb	r3, [r7, #15]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d118      	bne.n	800a126 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	f107 0208 	add.w	r2, r7, #8
 800a0fa:	4611      	mov	r1, r2
 800a0fc:	4618      	mov	r0, r3
 800a0fe:	f7ff fbcb 	bl	8009898 <validate>
 800a102:	4603      	mov	r3, r0
 800a104:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800a106:	7bfb      	ldrb	r3, [r7, #15]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d10c      	bne.n	800a126 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	691b      	ldr	r3, [r3, #16]
 800a110:	4618      	mov	r0, r3
 800a112:	f7fe f999 	bl	8008448 <dec_lock>
 800a116:	4603      	mov	r3, r0
 800a118:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800a11a:	7bfb      	ldrb	r3, [r7, #15]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d102      	bne.n	800a126 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2200      	movs	r2, #0
 800a124:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800a126:	7bfb      	ldrb	r3, [r7, #15]
}
 800a128:	4618      	mov	r0, r3
 800a12a:	3710      	adds	r7, #16
 800a12c:	46bd      	mov	sp, r7
 800a12e:	bd80      	pop	{r7, pc}

0800a130 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b088      	sub	sp, #32
 800a134:	af00      	add	r7, sp, #0
 800a136:	6078      	str	r0, [r7, #4]
 800a138:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f107 0208 	add.w	r2, r7, #8
 800a140:	4611      	mov	r1, r2
 800a142:	4618      	mov	r0, r3
 800a144:	f7ff fba8 	bl	8009898 <validate>
 800a148:	4603      	mov	r3, r0
 800a14a:	77fb      	strb	r3, [r7, #31]
	if (res == FR_OK) res = (FRESULT)fp->err;
 800a14c:	7ffb      	ldrb	r3, [r7, #31]
 800a14e:	2b00      	cmp	r3, #0
 800a150:	d102      	bne.n	800a158 <f_lseek+0x28>
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	7d5b      	ldrb	r3, [r3, #21]
 800a156:	77fb      	strb	r3, [r7, #31]
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800a158:	7ffb      	ldrb	r3, [r7, #31]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d001      	beq.n	800a162 <f_lseek+0x32>
 800a15e:	7ffb      	ldrb	r3, [r7, #31]
 800a160:	e10f      	b.n	800a382 <f_lseek+0x252>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	68db      	ldr	r3, [r3, #12]
 800a166:	683a      	ldr	r2, [r7, #0]
 800a168:	429a      	cmp	r2, r3
 800a16a:	d908      	bls.n	800a17e <f_lseek+0x4e>
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	7d1b      	ldrb	r3, [r3, #20]
 800a170:	f003 0302 	and.w	r3, r3, #2
 800a174:	2b00      	cmp	r3, #0
 800a176:	d102      	bne.n	800a17e <f_lseek+0x4e>
			ofs = fp->obj.objsize;
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	68db      	ldr	r3, [r3, #12]
 800a17c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	699b      	ldr	r3, [r3, #24]
 800a182:	613b      	str	r3, [r7, #16]
		fp->fptr = nsect = 0;
 800a184:	2300      	movs	r3, #0
 800a186:	617b      	str	r3, [r7, #20]
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	697a      	ldr	r2, [r7, #20]
 800a18c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800a18e:	683b      	ldr	r3, [r7, #0]
 800a190:	2b00      	cmp	r3, #0
 800a192:	f000 80a7 	beq.w	800a2e4 <f_lseek+0x1b4>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800a196:	68bb      	ldr	r3, [r7, #8]
 800a198:	895b      	ldrh	r3, [r3, #10]
 800a19a:	025b      	lsls	r3, r3, #9
 800a19c:	60fb      	str	r3, [r7, #12]
			if (ifptr > 0 &&
 800a19e:	693b      	ldr	r3, [r7, #16]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d01b      	beq.n	800a1dc <f_lseek+0xac>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800a1a4:	683b      	ldr	r3, [r7, #0]
 800a1a6:	1e5a      	subs	r2, r3, #1
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	fbb2 f2f3 	udiv	r2, r2, r3
 800a1ae:	693b      	ldr	r3, [r7, #16]
 800a1b0:	1e59      	subs	r1, r3, #1
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d30f      	bcc.n	800a1dc <f_lseek+0xac>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800a1bc:	693b      	ldr	r3, [r7, #16]
 800a1be:	1e5a      	subs	r2, r3, #1
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	425b      	negs	r3, r3
 800a1c4:	401a      	ands	r2, r3
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	699b      	ldr	r3, [r3, #24]
 800a1ce:	683a      	ldr	r2, [r7, #0]
 800a1d0:	1ad3      	subs	r3, r2, r3
 800a1d2:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	69db      	ldr	r3, [r3, #28]
 800a1d8:	61bb      	str	r3, [r7, #24]
 800a1da:	e022      	b.n	800a222 <f_lseek+0xf2>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	689b      	ldr	r3, [r3, #8]
 800a1e0:	61bb      	str	r3, [r7, #24]
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800a1e2:	69bb      	ldr	r3, [r7, #24]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d119      	bne.n	800a21c <f_lseek+0xec>
					clst = create_chain(&fp->obj, 0);
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	2100      	movs	r1, #0
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	f7fe fc81 	bl	8008af4 <create_chain>
 800a1f2:	61b8      	str	r0, [r7, #24]
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800a1f4:	69bb      	ldr	r3, [r7, #24]
 800a1f6:	2b01      	cmp	r3, #1
 800a1f8:	d104      	bne.n	800a204 <f_lseek+0xd4>
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2202      	movs	r2, #2
 800a1fe:	755a      	strb	r2, [r3, #21]
 800a200:	2302      	movs	r3, #2
 800a202:	e0be      	b.n	800a382 <f_lseek+0x252>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a204:	69bb      	ldr	r3, [r7, #24]
 800a206:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a20a:	d104      	bne.n	800a216 <f_lseek+0xe6>
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2201      	movs	r2, #1
 800a210:	755a      	strb	r2, [r3, #21]
 800a212:	2301      	movs	r3, #1
 800a214:	e0b5      	b.n	800a382 <f_lseek+0x252>
					fp->obj.sclust = clst;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	69ba      	ldr	r2, [r7, #24]
 800a21a:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	69ba      	ldr	r2, [r7, #24]
 800a220:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800a222:	69bb      	ldr	r3, [r7, #24]
 800a224:	2b00      	cmp	r3, #0
 800a226:	d05d      	beq.n	800a2e4 <f_lseek+0x1b4>
				while (ofs > bcs) {						/* Cluster following loop */
 800a228:	e03a      	b.n	800a2a0 <f_lseek+0x170>
					ofs -= bcs; fp->fptr += bcs;
 800a22a:	683a      	ldr	r2, [r7, #0]
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	1ad3      	subs	r3, r2, r3
 800a230:	603b      	str	r3, [r7, #0]
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	699a      	ldr	r2, [r3, #24]
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	441a      	add	r2, r3
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	7d1b      	ldrb	r3, [r3, #20]
 800a242:	f003 0302 	and.w	r3, r3, #2
 800a246:	2b00      	cmp	r3, #0
 800a248:	d00b      	beq.n	800a262 <f_lseek+0x132>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	69b9      	ldr	r1, [r7, #24]
 800a24e:	4618      	mov	r0, r3
 800a250:	f7fe fc50 	bl	8008af4 <create_chain>
 800a254:	61b8      	str	r0, [r7, #24]
						if (clst == 0) {				/* Clip file size in case of disk full */
 800a256:	69bb      	ldr	r3, [r7, #24]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d108      	bne.n	800a26e <f_lseek+0x13e>
							ofs = 0; break;
 800a25c:	2300      	movs	r3, #0
 800a25e:	603b      	str	r3, [r7, #0]
 800a260:	e022      	b.n	800a2a8 <f_lseek+0x178>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	69b9      	ldr	r1, [r7, #24]
 800a266:	4618      	mov	r0, r3
 800a268:	f7fe fa4d 	bl	8008706 <get_fat>
 800a26c:	61b8      	str	r0, [r7, #24]
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800a26e:	69bb      	ldr	r3, [r7, #24]
 800a270:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a274:	d104      	bne.n	800a280 <f_lseek+0x150>
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	2201      	movs	r2, #1
 800a27a:	755a      	strb	r2, [r3, #21]
 800a27c:	2301      	movs	r3, #1
 800a27e:	e080      	b.n	800a382 <f_lseek+0x252>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800a280:	69bb      	ldr	r3, [r7, #24]
 800a282:	2b01      	cmp	r3, #1
 800a284:	d904      	bls.n	800a290 <f_lseek+0x160>
 800a286:	68bb      	ldr	r3, [r7, #8]
 800a288:	695b      	ldr	r3, [r3, #20]
 800a28a:	69ba      	ldr	r2, [r7, #24]
 800a28c:	429a      	cmp	r2, r3
 800a28e:	d304      	bcc.n	800a29a <f_lseek+0x16a>
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2202      	movs	r2, #2
 800a294:	755a      	strb	r2, [r3, #21]
 800a296:	2302      	movs	r3, #2
 800a298:	e073      	b.n	800a382 <f_lseek+0x252>
					fp->clust = clst;
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	69ba      	ldr	r2, [r7, #24]
 800a29e:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800a2a0:	683a      	ldr	r2, [r7, #0]
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	429a      	cmp	r2, r3
 800a2a6:	d8c0      	bhi.n	800a22a <f_lseek+0xfa>
				}
				fp->fptr += ofs;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	699a      	ldr	r2, [r3, #24]
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	441a      	add	r2, r3
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800a2b4:	683b      	ldr	r3, [r7, #0]
 800a2b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d012      	beq.n	800a2e4 <f_lseek+0x1b4>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800a2be:	68bb      	ldr	r3, [r7, #8]
 800a2c0:	69b9      	ldr	r1, [r7, #24]
 800a2c2:	4618      	mov	r0, r3
 800a2c4:	f7fe fa00 	bl	80086c8 <clust2sect>
 800a2c8:	6178      	str	r0, [r7, #20]
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800a2ca:	697b      	ldr	r3, [r7, #20]
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d104      	bne.n	800a2da <f_lseek+0x1aa>
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	2202      	movs	r2, #2
 800a2d4:	755a      	strb	r2, [r3, #21]
 800a2d6:	2302      	movs	r3, #2
 800a2d8:	e053      	b.n	800a382 <f_lseek+0x252>
					nsect += (DWORD)(ofs / SS(fs));
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	0a5b      	lsrs	r3, r3, #9
 800a2de:	697a      	ldr	r2, [r7, #20]
 800a2e0:	4413      	add	r3, r2
 800a2e2:	617b      	str	r3, [r7, #20]
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	699a      	ldr	r2, [r3, #24]
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	68db      	ldr	r3, [r3, #12]
 800a2ec:	429a      	cmp	r2, r3
 800a2ee:	d90a      	bls.n	800a306 <f_lseek+0x1d6>
			fp->obj.objsize = fp->fptr;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	699a      	ldr	r2, [r3, #24]
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	7d1b      	ldrb	r3, [r3, #20]
 800a2fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a300:	b2da      	uxtb	r2, r3
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	699b      	ldr	r3, [r3, #24]
 800a30a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d036      	beq.n	800a380 <f_lseek+0x250>
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	6a1b      	ldr	r3, [r3, #32]
 800a316:	697a      	ldr	r2, [r7, #20]
 800a318:	429a      	cmp	r2, r3
 800a31a:	d031      	beq.n	800a380 <f_lseek+0x250>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	7d1b      	ldrb	r3, [r3, #20]
 800a320:	b25b      	sxtb	r3, r3
 800a322:	2b00      	cmp	r3, #0
 800a324:	da18      	bge.n	800a358 <f_lseek+0x228>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	7858      	ldrb	r0, [r3, #1]
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	6a1a      	ldr	r2, [r3, #32]
 800a334:	2301      	movs	r3, #1
 800a336:	f7fd fe3d 	bl	8007fb4 <disk_write>
 800a33a:	4603      	mov	r3, r0
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d004      	beq.n	800a34a <f_lseek+0x21a>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	2201      	movs	r2, #1
 800a344:	755a      	strb	r2, [r3, #21]
 800a346:	2301      	movs	r3, #1
 800a348:	e01b      	b.n	800a382 <f_lseek+0x252>
				fp->flag &= (BYTE)~FA_DIRTY;
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	7d1b      	ldrb	r3, [r3, #20]
 800a34e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a352:	b2da      	uxtb	r2, r3
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800a358:	68bb      	ldr	r3, [r7, #8]
 800a35a:	7858      	ldrb	r0, [r3, #1]
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f103 012c 	add.w	r1, r3, #44	; 0x2c
 800a362:	2301      	movs	r3, #1
 800a364:	697a      	ldr	r2, [r7, #20]
 800a366:	f7fd fe05 	bl	8007f74 <disk_read>
 800a36a:	4603      	mov	r3, r0
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d004      	beq.n	800a37a <f_lseek+0x24a>
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2201      	movs	r2, #1
 800a374:	755a      	strb	r2, [r3, #21]
 800a376:	2301      	movs	r3, #1
 800a378:	e003      	b.n	800a382 <f_lseek+0x252>
#endif
			fp->sect = nsect;
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	697a      	ldr	r2, [r7, #20]
 800a37e:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800a380:	7ffb      	ldrb	r3, [r7, #31]
}
 800a382:	4618      	mov	r0, r3
 800a384:	3720      	adds	r7, #32
 800a386:	46bd      	mov	sp, r7
 800a388:	bd80      	pop	{r7, pc}
	...

0800a38c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800a38c:	b480      	push	{r7}
 800a38e:	b087      	sub	sp, #28
 800a390:	af00      	add	r7, sp, #0
 800a392:	60f8      	str	r0, [r7, #12]
 800a394:	60b9      	str	r1, [r7, #8]
 800a396:	4613      	mov	r3, r2
 800a398:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800a39a:	2301      	movs	r3, #1
 800a39c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800a39e:	2300      	movs	r3, #0
 800a3a0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800a3a2:	4b1f      	ldr	r3, [pc, #124]	; (800a420 <FATFS_LinkDriverEx+0x94>)
 800a3a4:	7a5b      	ldrb	r3, [r3, #9]
 800a3a6:	b2db      	uxtb	r3, r3
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d131      	bne.n	800a410 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800a3ac:	4b1c      	ldr	r3, [pc, #112]	; (800a420 <FATFS_LinkDriverEx+0x94>)
 800a3ae:	7a5b      	ldrb	r3, [r3, #9]
 800a3b0:	b2db      	uxtb	r3, r3
 800a3b2:	461a      	mov	r2, r3
 800a3b4:	4b1a      	ldr	r3, [pc, #104]	; (800a420 <FATFS_LinkDriverEx+0x94>)
 800a3b6:	2100      	movs	r1, #0
 800a3b8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800a3ba:	4b19      	ldr	r3, [pc, #100]	; (800a420 <FATFS_LinkDriverEx+0x94>)
 800a3bc:	7a5b      	ldrb	r3, [r3, #9]
 800a3be:	b2db      	uxtb	r3, r3
 800a3c0:	4a17      	ldr	r2, [pc, #92]	; (800a420 <FATFS_LinkDriverEx+0x94>)
 800a3c2:	009b      	lsls	r3, r3, #2
 800a3c4:	4413      	add	r3, r2
 800a3c6:	68fa      	ldr	r2, [r7, #12]
 800a3c8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800a3ca:	4b15      	ldr	r3, [pc, #84]	; (800a420 <FATFS_LinkDriverEx+0x94>)
 800a3cc:	7a5b      	ldrb	r3, [r3, #9]
 800a3ce:	b2db      	uxtb	r3, r3
 800a3d0:	461a      	mov	r2, r3
 800a3d2:	4b13      	ldr	r3, [pc, #76]	; (800a420 <FATFS_LinkDriverEx+0x94>)
 800a3d4:	4413      	add	r3, r2
 800a3d6:	79fa      	ldrb	r2, [r7, #7]
 800a3d8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800a3da:	4b11      	ldr	r3, [pc, #68]	; (800a420 <FATFS_LinkDriverEx+0x94>)
 800a3dc:	7a5b      	ldrb	r3, [r3, #9]
 800a3de:	b2db      	uxtb	r3, r3
 800a3e0:	1c5a      	adds	r2, r3, #1
 800a3e2:	b2d1      	uxtb	r1, r2
 800a3e4:	4a0e      	ldr	r2, [pc, #56]	; (800a420 <FATFS_LinkDriverEx+0x94>)
 800a3e6:	7251      	strb	r1, [r2, #9]
 800a3e8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800a3ea:	7dbb      	ldrb	r3, [r7, #22]
 800a3ec:	3330      	adds	r3, #48	; 0x30
 800a3ee:	b2da      	uxtb	r2, r3
 800a3f0:	68bb      	ldr	r3, [r7, #8]
 800a3f2:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800a3f4:	68bb      	ldr	r3, [r7, #8]
 800a3f6:	3301      	adds	r3, #1
 800a3f8:	223a      	movs	r2, #58	; 0x3a
 800a3fa:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800a3fc:	68bb      	ldr	r3, [r7, #8]
 800a3fe:	3302      	adds	r3, #2
 800a400:	222f      	movs	r2, #47	; 0x2f
 800a402:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800a404:	68bb      	ldr	r3, [r7, #8]
 800a406:	3303      	adds	r3, #3
 800a408:	2200      	movs	r2, #0
 800a40a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800a40c:	2300      	movs	r3, #0
 800a40e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800a410:	7dfb      	ldrb	r3, [r7, #23]
}
 800a412:	4618      	mov	r0, r3
 800a414:	371c      	adds	r7, #28
 800a416:	46bd      	mov	sp, r7
 800a418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41c:	4770      	bx	lr
 800a41e:	bf00      	nop
 800a420:	20000970 	.word	0x20000970

0800a424 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b082      	sub	sp, #8
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
 800a42c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800a42e:	2200      	movs	r2, #0
 800a430:	6839      	ldr	r1, [r7, #0]
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f7ff ffaa 	bl	800a38c <FATFS_LinkDriverEx>
 800a438:	4603      	mov	r3, r0
}
 800a43a:	4618      	mov	r0, r3
 800a43c:	3708      	adds	r7, #8
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}

0800a442 <atof>:
 800a442:	2100      	movs	r1, #0
 800a444:	f001 bdc6 	b.w	800bfd4 <strtod>

0800a448 <__itoa>:
 800a448:	1e93      	subs	r3, r2, #2
 800a44a:	2b22      	cmp	r3, #34	; 0x22
 800a44c:	b510      	push	{r4, lr}
 800a44e:	460c      	mov	r4, r1
 800a450:	d904      	bls.n	800a45c <__itoa+0x14>
 800a452:	2300      	movs	r3, #0
 800a454:	700b      	strb	r3, [r1, #0]
 800a456:	461c      	mov	r4, r3
 800a458:	4620      	mov	r0, r4
 800a45a:	bd10      	pop	{r4, pc}
 800a45c:	2a0a      	cmp	r2, #10
 800a45e:	d109      	bne.n	800a474 <__itoa+0x2c>
 800a460:	2800      	cmp	r0, #0
 800a462:	da07      	bge.n	800a474 <__itoa+0x2c>
 800a464:	232d      	movs	r3, #45	; 0x2d
 800a466:	700b      	strb	r3, [r1, #0]
 800a468:	4240      	negs	r0, r0
 800a46a:	2101      	movs	r1, #1
 800a46c:	4421      	add	r1, r4
 800a46e:	f001 fe41 	bl	800c0f4 <__utoa>
 800a472:	e7f1      	b.n	800a458 <__itoa+0x10>
 800a474:	2100      	movs	r1, #0
 800a476:	e7f9      	b.n	800a46c <__itoa+0x24>

0800a478 <itoa>:
 800a478:	f7ff bfe6 	b.w	800a448 <__itoa>

0800a47c <__cvt>:
 800a47c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a480:	ec55 4b10 	vmov	r4, r5, d0
 800a484:	2d00      	cmp	r5, #0
 800a486:	460e      	mov	r6, r1
 800a488:	4619      	mov	r1, r3
 800a48a:	462b      	mov	r3, r5
 800a48c:	bfbb      	ittet	lt
 800a48e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a492:	461d      	movlt	r5, r3
 800a494:	2300      	movge	r3, #0
 800a496:	232d      	movlt	r3, #45	; 0x2d
 800a498:	700b      	strb	r3, [r1, #0]
 800a49a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a49c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a4a0:	4691      	mov	r9, r2
 800a4a2:	f023 0820 	bic.w	r8, r3, #32
 800a4a6:	bfbc      	itt	lt
 800a4a8:	4622      	movlt	r2, r4
 800a4aa:	4614      	movlt	r4, r2
 800a4ac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a4b0:	d005      	beq.n	800a4be <__cvt+0x42>
 800a4b2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a4b6:	d100      	bne.n	800a4ba <__cvt+0x3e>
 800a4b8:	3601      	adds	r6, #1
 800a4ba:	2102      	movs	r1, #2
 800a4bc:	e000      	b.n	800a4c0 <__cvt+0x44>
 800a4be:	2103      	movs	r1, #3
 800a4c0:	ab03      	add	r3, sp, #12
 800a4c2:	9301      	str	r3, [sp, #4]
 800a4c4:	ab02      	add	r3, sp, #8
 800a4c6:	9300      	str	r3, [sp, #0]
 800a4c8:	ec45 4b10 	vmov	d0, r4, r5
 800a4cc:	4653      	mov	r3, sl
 800a4ce:	4632      	mov	r2, r6
 800a4d0:	f002 f846 	bl	800c560 <_dtoa_r>
 800a4d4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a4d8:	4607      	mov	r7, r0
 800a4da:	d102      	bne.n	800a4e2 <__cvt+0x66>
 800a4dc:	f019 0f01 	tst.w	r9, #1
 800a4e0:	d022      	beq.n	800a528 <__cvt+0xac>
 800a4e2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a4e6:	eb07 0906 	add.w	r9, r7, r6
 800a4ea:	d110      	bne.n	800a50e <__cvt+0x92>
 800a4ec:	783b      	ldrb	r3, [r7, #0]
 800a4ee:	2b30      	cmp	r3, #48	; 0x30
 800a4f0:	d10a      	bne.n	800a508 <__cvt+0x8c>
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	2300      	movs	r3, #0
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	4629      	mov	r1, r5
 800a4fa:	f7f6 faef 	bl	8000adc <__aeabi_dcmpeq>
 800a4fe:	b918      	cbnz	r0, 800a508 <__cvt+0x8c>
 800a500:	f1c6 0601 	rsb	r6, r6, #1
 800a504:	f8ca 6000 	str.w	r6, [sl]
 800a508:	f8da 3000 	ldr.w	r3, [sl]
 800a50c:	4499      	add	r9, r3
 800a50e:	2200      	movs	r2, #0
 800a510:	2300      	movs	r3, #0
 800a512:	4620      	mov	r0, r4
 800a514:	4629      	mov	r1, r5
 800a516:	f7f6 fae1 	bl	8000adc <__aeabi_dcmpeq>
 800a51a:	b108      	cbz	r0, 800a520 <__cvt+0xa4>
 800a51c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a520:	2230      	movs	r2, #48	; 0x30
 800a522:	9b03      	ldr	r3, [sp, #12]
 800a524:	454b      	cmp	r3, r9
 800a526:	d307      	bcc.n	800a538 <__cvt+0xbc>
 800a528:	9b03      	ldr	r3, [sp, #12]
 800a52a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a52c:	1bdb      	subs	r3, r3, r7
 800a52e:	4638      	mov	r0, r7
 800a530:	6013      	str	r3, [r2, #0]
 800a532:	b004      	add	sp, #16
 800a534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a538:	1c59      	adds	r1, r3, #1
 800a53a:	9103      	str	r1, [sp, #12]
 800a53c:	701a      	strb	r2, [r3, #0]
 800a53e:	e7f0      	b.n	800a522 <__cvt+0xa6>

0800a540 <__exponent>:
 800a540:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a542:	4603      	mov	r3, r0
 800a544:	2900      	cmp	r1, #0
 800a546:	bfb8      	it	lt
 800a548:	4249      	neglt	r1, r1
 800a54a:	f803 2b02 	strb.w	r2, [r3], #2
 800a54e:	bfb4      	ite	lt
 800a550:	222d      	movlt	r2, #45	; 0x2d
 800a552:	222b      	movge	r2, #43	; 0x2b
 800a554:	2909      	cmp	r1, #9
 800a556:	7042      	strb	r2, [r0, #1]
 800a558:	dd2a      	ble.n	800a5b0 <__exponent+0x70>
 800a55a:	f10d 0207 	add.w	r2, sp, #7
 800a55e:	4617      	mov	r7, r2
 800a560:	260a      	movs	r6, #10
 800a562:	4694      	mov	ip, r2
 800a564:	fb91 f5f6 	sdiv	r5, r1, r6
 800a568:	fb06 1415 	mls	r4, r6, r5, r1
 800a56c:	3430      	adds	r4, #48	; 0x30
 800a56e:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800a572:	460c      	mov	r4, r1
 800a574:	2c63      	cmp	r4, #99	; 0x63
 800a576:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800a57a:	4629      	mov	r1, r5
 800a57c:	dcf1      	bgt.n	800a562 <__exponent+0x22>
 800a57e:	3130      	adds	r1, #48	; 0x30
 800a580:	f1ac 0402 	sub.w	r4, ip, #2
 800a584:	f802 1c01 	strb.w	r1, [r2, #-1]
 800a588:	1c41      	adds	r1, r0, #1
 800a58a:	4622      	mov	r2, r4
 800a58c:	42ba      	cmp	r2, r7
 800a58e:	d30a      	bcc.n	800a5a6 <__exponent+0x66>
 800a590:	f10d 0209 	add.w	r2, sp, #9
 800a594:	eba2 020c 	sub.w	r2, r2, ip
 800a598:	42bc      	cmp	r4, r7
 800a59a:	bf88      	it	hi
 800a59c:	2200      	movhi	r2, #0
 800a59e:	4413      	add	r3, r2
 800a5a0:	1a18      	subs	r0, r3, r0
 800a5a2:	b003      	add	sp, #12
 800a5a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5a6:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a5aa:	f801 5f01 	strb.w	r5, [r1, #1]!
 800a5ae:	e7ed      	b.n	800a58c <__exponent+0x4c>
 800a5b0:	2330      	movs	r3, #48	; 0x30
 800a5b2:	3130      	adds	r1, #48	; 0x30
 800a5b4:	7083      	strb	r3, [r0, #2]
 800a5b6:	70c1      	strb	r1, [r0, #3]
 800a5b8:	1d03      	adds	r3, r0, #4
 800a5ba:	e7f1      	b.n	800a5a0 <__exponent+0x60>

0800a5bc <_printf_float>:
 800a5bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c0:	ed2d 8b02 	vpush	{d8}
 800a5c4:	b08d      	sub	sp, #52	; 0x34
 800a5c6:	460c      	mov	r4, r1
 800a5c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a5cc:	4616      	mov	r6, r2
 800a5ce:	461f      	mov	r7, r3
 800a5d0:	4605      	mov	r5, r0
 800a5d2:	f001 fe85 	bl	800c2e0 <_localeconv_r>
 800a5d6:	f8d0 a000 	ldr.w	sl, [r0]
 800a5da:	4650      	mov	r0, sl
 800a5dc:	f7f5 fe48 	bl	8000270 <strlen>
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	930a      	str	r3, [sp, #40]	; 0x28
 800a5e4:	6823      	ldr	r3, [r4, #0]
 800a5e6:	9305      	str	r3, [sp, #20]
 800a5e8:	f8d8 3000 	ldr.w	r3, [r8]
 800a5ec:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a5f0:	3307      	adds	r3, #7
 800a5f2:	f023 0307 	bic.w	r3, r3, #7
 800a5f6:	f103 0208 	add.w	r2, r3, #8
 800a5fa:	f8c8 2000 	str.w	r2, [r8]
 800a5fe:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a602:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a606:	9307      	str	r3, [sp, #28]
 800a608:	f8cd 8018 	str.w	r8, [sp, #24]
 800a60c:	ee08 0a10 	vmov	s16, r0
 800a610:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800a614:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a618:	4b9e      	ldr	r3, [pc, #632]	; (800a894 <_printf_float+0x2d8>)
 800a61a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a61e:	f7f6 fa8f 	bl	8000b40 <__aeabi_dcmpun>
 800a622:	bb88      	cbnz	r0, 800a688 <_printf_float+0xcc>
 800a624:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a628:	4b9a      	ldr	r3, [pc, #616]	; (800a894 <_printf_float+0x2d8>)
 800a62a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a62e:	f7f6 fa69 	bl	8000b04 <__aeabi_dcmple>
 800a632:	bb48      	cbnz	r0, 800a688 <_printf_float+0xcc>
 800a634:	2200      	movs	r2, #0
 800a636:	2300      	movs	r3, #0
 800a638:	4640      	mov	r0, r8
 800a63a:	4649      	mov	r1, r9
 800a63c:	f7f6 fa58 	bl	8000af0 <__aeabi_dcmplt>
 800a640:	b110      	cbz	r0, 800a648 <_printf_float+0x8c>
 800a642:	232d      	movs	r3, #45	; 0x2d
 800a644:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a648:	4a93      	ldr	r2, [pc, #588]	; (800a898 <_printf_float+0x2dc>)
 800a64a:	4b94      	ldr	r3, [pc, #592]	; (800a89c <_printf_float+0x2e0>)
 800a64c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a650:	bf94      	ite	ls
 800a652:	4690      	movls	r8, r2
 800a654:	4698      	movhi	r8, r3
 800a656:	2303      	movs	r3, #3
 800a658:	6123      	str	r3, [r4, #16]
 800a65a:	9b05      	ldr	r3, [sp, #20]
 800a65c:	f023 0304 	bic.w	r3, r3, #4
 800a660:	6023      	str	r3, [r4, #0]
 800a662:	f04f 0900 	mov.w	r9, #0
 800a666:	9700      	str	r7, [sp, #0]
 800a668:	4633      	mov	r3, r6
 800a66a:	aa0b      	add	r2, sp, #44	; 0x2c
 800a66c:	4621      	mov	r1, r4
 800a66e:	4628      	mov	r0, r5
 800a670:	f000 f9da 	bl	800aa28 <_printf_common>
 800a674:	3001      	adds	r0, #1
 800a676:	f040 8090 	bne.w	800a79a <_printf_float+0x1de>
 800a67a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a67e:	b00d      	add	sp, #52	; 0x34
 800a680:	ecbd 8b02 	vpop	{d8}
 800a684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a688:	4642      	mov	r2, r8
 800a68a:	464b      	mov	r3, r9
 800a68c:	4640      	mov	r0, r8
 800a68e:	4649      	mov	r1, r9
 800a690:	f7f6 fa56 	bl	8000b40 <__aeabi_dcmpun>
 800a694:	b140      	cbz	r0, 800a6a8 <_printf_float+0xec>
 800a696:	464b      	mov	r3, r9
 800a698:	2b00      	cmp	r3, #0
 800a69a:	bfbc      	itt	lt
 800a69c:	232d      	movlt	r3, #45	; 0x2d
 800a69e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a6a2:	4a7f      	ldr	r2, [pc, #508]	; (800a8a0 <_printf_float+0x2e4>)
 800a6a4:	4b7f      	ldr	r3, [pc, #508]	; (800a8a4 <_printf_float+0x2e8>)
 800a6a6:	e7d1      	b.n	800a64c <_printf_float+0x90>
 800a6a8:	6863      	ldr	r3, [r4, #4]
 800a6aa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a6ae:	9206      	str	r2, [sp, #24]
 800a6b0:	1c5a      	adds	r2, r3, #1
 800a6b2:	d13f      	bne.n	800a734 <_printf_float+0x178>
 800a6b4:	2306      	movs	r3, #6
 800a6b6:	6063      	str	r3, [r4, #4]
 800a6b8:	9b05      	ldr	r3, [sp, #20]
 800a6ba:	6861      	ldr	r1, [r4, #4]
 800a6bc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a6c0:	2300      	movs	r3, #0
 800a6c2:	9303      	str	r3, [sp, #12]
 800a6c4:	ab0a      	add	r3, sp, #40	; 0x28
 800a6c6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a6ca:	ab09      	add	r3, sp, #36	; 0x24
 800a6cc:	ec49 8b10 	vmov	d0, r8, r9
 800a6d0:	9300      	str	r3, [sp, #0]
 800a6d2:	6022      	str	r2, [r4, #0]
 800a6d4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a6d8:	4628      	mov	r0, r5
 800a6da:	f7ff fecf 	bl	800a47c <__cvt>
 800a6de:	9b06      	ldr	r3, [sp, #24]
 800a6e0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a6e2:	2b47      	cmp	r3, #71	; 0x47
 800a6e4:	4680      	mov	r8, r0
 800a6e6:	d108      	bne.n	800a6fa <_printf_float+0x13e>
 800a6e8:	1cc8      	adds	r0, r1, #3
 800a6ea:	db02      	blt.n	800a6f2 <_printf_float+0x136>
 800a6ec:	6863      	ldr	r3, [r4, #4]
 800a6ee:	4299      	cmp	r1, r3
 800a6f0:	dd41      	ble.n	800a776 <_printf_float+0x1ba>
 800a6f2:	f1ab 0302 	sub.w	r3, fp, #2
 800a6f6:	fa5f fb83 	uxtb.w	fp, r3
 800a6fa:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a6fe:	d820      	bhi.n	800a742 <_printf_float+0x186>
 800a700:	3901      	subs	r1, #1
 800a702:	465a      	mov	r2, fp
 800a704:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a708:	9109      	str	r1, [sp, #36]	; 0x24
 800a70a:	f7ff ff19 	bl	800a540 <__exponent>
 800a70e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a710:	1813      	adds	r3, r2, r0
 800a712:	2a01      	cmp	r2, #1
 800a714:	4681      	mov	r9, r0
 800a716:	6123      	str	r3, [r4, #16]
 800a718:	dc02      	bgt.n	800a720 <_printf_float+0x164>
 800a71a:	6822      	ldr	r2, [r4, #0]
 800a71c:	07d2      	lsls	r2, r2, #31
 800a71e:	d501      	bpl.n	800a724 <_printf_float+0x168>
 800a720:	3301      	adds	r3, #1
 800a722:	6123      	str	r3, [r4, #16]
 800a724:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d09c      	beq.n	800a666 <_printf_float+0xaa>
 800a72c:	232d      	movs	r3, #45	; 0x2d
 800a72e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a732:	e798      	b.n	800a666 <_printf_float+0xaa>
 800a734:	9a06      	ldr	r2, [sp, #24]
 800a736:	2a47      	cmp	r2, #71	; 0x47
 800a738:	d1be      	bne.n	800a6b8 <_printf_float+0xfc>
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d1bc      	bne.n	800a6b8 <_printf_float+0xfc>
 800a73e:	2301      	movs	r3, #1
 800a740:	e7b9      	b.n	800a6b6 <_printf_float+0xfa>
 800a742:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a746:	d118      	bne.n	800a77a <_printf_float+0x1be>
 800a748:	2900      	cmp	r1, #0
 800a74a:	6863      	ldr	r3, [r4, #4]
 800a74c:	dd0b      	ble.n	800a766 <_printf_float+0x1aa>
 800a74e:	6121      	str	r1, [r4, #16]
 800a750:	b913      	cbnz	r3, 800a758 <_printf_float+0x19c>
 800a752:	6822      	ldr	r2, [r4, #0]
 800a754:	07d0      	lsls	r0, r2, #31
 800a756:	d502      	bpl.n	800a75e <_printf_float+0x1a2>
 800a758:	3301      	adds	r3, #1
 800a75a:	440b      	add	r3, r1
 800a75c:	6123      	str	r3, [r4, #16]
 800a75e:	65a1      	str	r1, [r4, #88]	; 0x58
 800a760:	f04f 0900 	mov.w	r9, #0
 800a764:	e7de      	b.n	800a724 <_printf_float+0x168>
 800a766:	b913      	cbnz	r3, 800a76e <_printf_float+0x1b2>
 800a768:	6822      	ldr	r2, [r4, #0]
 800a76a:	07d2      	lsls	r2, r2, #31
 800a76c:	d501      	bpl.n	800a772 <_printf_float+0x1b6>
 800a76e:	3302      	adds	r3, #2
 800a770:	e7f4      	b.n	800a75c <_printf_float+0x1a0>
 800a772:	2301      	movs	r3, #1
 800a774:	e7f2      	b.n	800a75c <_printf_float+0x1a0>
 800a776:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a77a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a77c:	4299      	cmp	r1, r3
 800a77e:	db05      	blt.n	800a78c <_printf_float+0x1d0>
 800a780:	6823      	ldr	r3, [r4, #0]
 800a782:	6121      	str	r1, [r4, #16]
 800a784:	07d8      	lsls	r0, r3, #31
 800a786:	d5ea      	bpl.n	800a75e <_printf_float+0x1a2>
 800a788:	1c4b      	adds	r3, r1, #1
 800a78a:	e7e7      	b.n	800a75c <_printf_float+0x1a0>
 800a78c:	2900      	cmp	r1, #0
 800a78e:	bfd4      	ite	le
 800a790:	f1c1 0202 	rsble	r2, r1, #2
 800a794:	2201      	movgt	r2, #1
 800a796:	4413      	add	r3, r2
 800a798:	e7e0      	b.n	800a75c <_printf_float+0x1a0>
 800a79a:	6823      	ldr	r3, [r4, #0]
 800a79c:	055a      	lsls	r2, r3, #21
 800a79e:	d407      	bmi.n	800a7b0 <_printf_float+0x1f4>
 800a7a0:	6923      	ldr	r3, [r4, #16]
 800a7a2:	4642      	mov	r2, r8
 800a7a4:	4631      	mov	r1, r6
 800a7a6:	4628      	mov	r0, r5
 800a7a8:	47b8      	blx	r7
 800a7aa:	3001      	adds	r0, #1
 800a7ac:	d12c      	bne.n	800a808 <_printf_float+0x24c>
 800a7ae:	e764      	b.n	800a67a <_printf_float+0xbe>
 800a7b0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a7b4:	f240 80e0 	bls.w	800a978 <_printf_float+0x3bc>
 800a7b8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a7bc:	2200      	movs	r2, #0
 800a7be:	2300      	movs	r3, #0
 800a7c0:	f7f6 f98c 	bl	8000adc <__aeabi_dcmpeq>
 800a7c4:	2800      	cmp	r0, #0
 800a7c6:	d034      	beq.n	800a832 <_printf_float+0x276>
 800a7c8:	4a37      	ldr	r2, [pc, #220]	; (800a8a8 <_printf_float+0x2ec>)
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	4631      	mov	r1, r6
 800a7ce:	4628      	mov	r0, r5
 800a7d0:	47b8      	blx	r7
 800a7d2:	3001      	adds	r0, #1
 800a7d4:	f43f af51 	beq.w	800a67a <_printf_float+0xbe>
 800a7d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a7dc:	429a      	cmp	r2, r3
 800a7de:	db02      	blt.n	800a7e6 <_printf_float+0x22a>
 800a7e0:	6823      	ldr	r3, [r4, #0]
 800a7e2:	07d8      	lsls	r0, r3, #31
 800a7e4:	d510      	bpl.n	800a808 <_printf_float+0x24c>
 800a7e6:	ee18 3a10 	vmov	r3, s16
 800a7ea:	4652      	mov	r2, sl
 800a7ec:	4631      	mov	r1, r6
 800a7ee:	4628      	mov	r0, r5
 800a7f0:	47b8      	blx	r7
 800a7f2:	3001      	adds	r0, #1
 800a7f4:	f43f af41 	beq.w	800a67a <_printf_float+0xbe>
 800a7f8:	f04f 0800 	mov.w	r8, #0
 800a7fc:	f104 091a 	add.w	r9, r4, #26
 800a800:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a802:	3b01      	subs	r3, #1
 800a804:	4543      	cmp	r3, r8
 800a806:	dc09      	bgt.n	800a81c <_printf_float+0x260>
 800a808:	6823      	ldr	r3, [r4, #0]
 800a80a:	079b      	lsls	r3, r3, #30
 800a80c:	f100 8107 	bmi.w	800aa1e <_printf_float+0x462>
 800a810:	68e0      	ldr	r0, [r4, #12]
 800a812:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a814:	4298      	cmp	r0, r3
 800a816:	bfb8      	it	lt
 800a818:	4618      	movlt	r0, r3
 800a81a:	e730      	b.n	800a67e <_printf_float+0xc2>
 800a81c:	2301      	movs	r3, #1
 800a81e:	464a      	mov	r2, r9
 800a820:	4631      	mov	r1, r6
 800a822:	4628      	mov	r0, r5
 800a824:	47b8      	blx	r7
 800a826:	3001      	adds	r0, #1
 800a828:	f43f af27 	beq.w	800a67a <_printf_float+0xbe>
 800a82c:	f108 0801 	add.w	r8, r8, #1
 800a830:	e7e6      	b.n	800a800 <_printf_float+0x244>
 800a832:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a834:	2b00      	cmp	r3, #0
 800a836:	dc39      	bgt.n	800a8ac <_printf_float+0x2f0>
 800a838:	4a1b      	ldr	r2, [pc, #108]	; (800a8a8 <_printf_float+0x2ec>)
 800a83a:	2301      	movs	r3, #1
 800a83c:	4631      	mov	r1, r6
 800a83e:	4628      	mov	r0, r5
 800a840:	47b8      	blx	r7
 800a842:	3001      	adds	r0, #1
 800a844:	f43f af19 	beq.w	800a67a <_printf_float+0xbe>
 800a848:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a84c:	4313      	orrs	r3, r2
 800a84e:	d102      	bne.n	800a856 <_printf_float+0x29a>
 800a850:	6823      	ldr	r3, [r4, #0]
 800a852:	07d9      	lsls	r1, r3, #31
 800a854:	d5d8      	bpl.n	800a808 <_printf_float+0x24c>
 800a856:	ee18 3a10 	vmov	r3, s16
 800a85a:	4652      	mov	r2, sl
 800a85c:	4631      	mov	r1, r6
 800a85e:	4628      	mov	r0, r5
 800a860:	47b8      	blx	r7
 800a862:	3001      	adds	r0, #1
 800a864:	f43f af09 	beq.w	800a67a <_printf_float+0xbe>
 800a868:	f04f 0900 	mov.w	r9, #0
 800a86c:	f104 0a1a 	add.w	sl, r4, #26
 800a870:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a872:	425b      	negs	r3, r3
 800a874:	454b      	cmp	r3, r9
 800a876:	dc01      	bgt.n	800a87c <_printf_float+0x2c0>
 800a878:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a87a:	e792      	b.n	800a7a2 <_printf_float+0x1e6>
 800a87c:	2301      	movs	r3, #1
 800a87e:	4652      	mov	r2, sl
 800a880:	4631      	mov	r1, r6
 800a882:	4628      	mov	r0, r5
 800a884:	47b8      	blx	r7
 800a886:	3001      	adds	r0, #1
 800a888:	f43f aef7 	beq.w	800a67a <_printf_float+0xbe>
 800a88c:	f109 0901 	add.w	r9, r9, #1
 800a890:	e7ee      	b.n	800a870 <_printf_float+0x2b4>
 800a892:	bf00      	nop
 800a894:	7fefffff 	.word	0x7fefffff
 800a898:	08012480 	.word	0x08012480
 800a89c:	08012484 	.word	0x08012484
 800a8a0:	08012488 	.word	0x08012488
 800a8a4:	0801248c 	.word	0x0801248c
 800a8a8:	080127e8 	.word	0x080127e8
 800a8ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a8ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a8b0:	429a      	cmp	r2, r3
 800a8b2:	bfa8      	it	ge
 800a8b4:	461a      	movge	r2, r3
 800a8b6:	2a00      	cmp	r2, #0
 800a8b8:	4691      	mov	r9, r2
 800a8ba:	dc37      	bgt.n	800a92c <_printf_float+0x370>
 800a8bc:	f04f 0b00 	mov.w	fp, #0
 800a8c0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a8c4:	f104 021a 	add.w	r2, r4, #26
 800a8c8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a8ca:	9305      	str	r3, [sp, #20]
 800a8cc:	eba3 0309 	sub.w	r3, r3, r9
 800a8d0:	455b      	cmp	r3, fp
 800a8d2:	dc33      	bgt.n	800a93c <_printf_float+0x380>
 800a8d4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a8d8:	429a      	cmp	r2, r3
 800a8da:	db3b      	blt.n	800a954 <_printf_float+0x398>
 800a8dc:	6823      	ldr	r3, [r4, #0]
 800a8de:	07da      	lsls	r2, r3, #31
 800a8e0:	d438      	bmi.n	800a954 <_printf_float+0x398>
 800a8e2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800a8e6:	eba2 0903 	sub.w	r9, r2, r3
 800a8ea:	9b05      	ldr	r3, [sp, #20]
 800a8ec:	1ad2      	subs	r2, r2, r3
 800a8ee:	4591      	cmp	r9, r2
 800a8f0:	bfa8      	it	ge
 800a8f2:	4691      	movge	r9, r2
 800a8f4:	f1b9 0f00 	cmp.w	r9, #0
 800a8f8:	dc35      	bgt.n	800a966 <_printf_float+0x3aa>
 800a8fa:	f04f 0800 	mov.w	r8, #0
 800a8fe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a902:	f104 0a1a 	add.w	sl, r4, #26
 800a906:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a90a:	1a9b      	subs	r3, r3, r2
 800a90c:	eba3 0309 	sub.w	r3, r3, r9
 800a910:	4543      	cmp	r3, r8
 800a912:	f77f af79 	ble.w	800a808 <_printf_float+0x24c>
 800a916:	2301      	movs	r3, #1
 800a918:	4652      	mov	r2, sl
 800a91a:	4631      	mov	r1, r6
 800a91c:	4628      	mov	r0, r5
 800a91e:	47b8      	blx	r7
 800a920:	3001      	adds	r0, #1
 800a922:	f43f aeaa 	beq.w	800a67a <_printf_float+0xbe>
 800a926:	f108 0801 	add.w	r8, r8, #1
 800a92a:	e7ec      	b.n	800a906 <_printf_float+0x34a>
 800a92c:	4613      	mov	r3, r2
 800a92e:	4631      	mov	r1, r6
 800a930:	4642      	mov	r2, r8
 800a932:	4628      	mov	r0, r5
 800a934:	47b8      	blx	r7
 800a936:	3001      	adds	r0, #1
 800a938:	d1c0      	bne.n	800a8bc <_printf_float+0x300>
 800a93a:	e69e      	b.n	800a67a <_printf_float+0xbe>
 800a93c:	2301      	movs	r3, #1
 800a93e:	4631      	mov	r1, r6
 800a940:	4628      	mov	r0, r5
 800a942:	9205      	str	r2, [sp, #20]
 800a944:	47b8      	blx	r7
 800a946:	3001      	adds	r0, #1
 800a948:	f43f ae97 	beq.w	800a67a <_printf_float+0xbe>
 800a94c:	9a05      	ldr	r2, [sp, #20]
 800a94e:	f10b 0b01 	add.w	fp, fp, #1
 800a952:	e7b9      	b.n	800a8c8 <_printf_float+0x30c>
 800a954:	ee18 3a10 	vmov	r3, s16
 800a958:	4652      	mov	r2, sl
 800a95a:	4631      	mov	r1, r6
 800a95c:	4628      	mov	r0, r5
 800a95e:	47b8      	blx	r7
 800a960:	3001      	adds	r0, #1
 800a962:	d1be      	bne.n	800a8e2 <_printf_float+0x326>
 800a964:	e689      	b.n	800a67a <_printf_float+0xbe>
 800a966:	9a05      	ldr	r2, [sp, #20]
 800a968:	464b      	mov	r3, r9
 800a96a:	4442      	add	r2, r8
 800a96c:	4631      	mov	r1, r6
 800a96e:	4628      	mov	r0, r5
 800a970:	47b8      	blx	r7
 800a972:	3001      	adds	r0, #1
 800a974:	d1c1      	bne.n	800a8fa <_printf_float+0x33e>
 800a976:	e680      	b.n	800a67a <_printf_float+0xbe>
 800a978:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a97a:	2a01      	cmp	r2, #1
 800a97c:	dc01      	bgt.n	800a982 <_printf_float+0x3c6>
 800a97e:	07db      	lsls	r3, r3, #31
 800a980:	d53a      	bpl.n	800a9f8 <_printf_float+0x43c>
 800a982:	2301      	movs	r3, #1
 800a984:	4642      	mov	r2, r8
 800a986:	4631      	mov	r1, r6
 800a988:	4628      	mov	r0, r5
 800a98a:	47b8      	blx	r7
 800a98c:	3001      	adds	r0, #1
 800a98e:	f43f ae74 	beq.w	800a67a <_printf_float+0xbe>
 800a992:	ee18 3a10 	vmov	r3, s16
 800a996:	4652      	mov	r2, sl
 800a998:	4631      	mov	r1, r6
 800a99a:	4628      	mov	r0, r5
 800a99c:	47b8      	blx	r7
 800a99e:	3001      	adds	r0, #1
 800a9a0:	f43f ae6b 	beq.w	800a67a <_printf_float+0xbe>
 800a9a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800a9b0:	f7f6 f894 	bl	8000adc <__aeabi_dcmpeq>
 800a9b4:	b9d8      	cbnz	r0, 800a9ee <_printf_float+0x432>
 800a9b6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800a9ba:	f108 0201 	add.w	r2, r8, #1
 800a9be:	4631      	mov	r1, r6
 800a9c0:	4628      	mov	r0, r5
 800a9c2:	47b8      	blx	r7
 800a9c4:	3001      	adds	r0, #1
 800a9c6:	d10e      	bne.n	800a9e6 <_printf_float+0x42a>
 800a9c8:	e657      	b.n	800a67a <_printf_float+0xbe>
 800a9ca:	2301      	movs	r3, #1
 800a9cc:	4652      	mov	r2, sl
 800a9ce:	4631      	mov	r1, r6
 800a9d0:	4628      	mov	r0, r5
 800a9d2:	47b8      	blx	r7
 800a9d4:	3001      	adds	r0, #1
 800a9d6:	f43f ae50 	beq.w	800a67a <_printf_float+0xbe>
 800a9da:	f108 0801 	add.w	r8, r8, #1
 800a9de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a9e0:	3b01      	subs	r3, #1
 800a9e2:	4543      	cmp	r3, r8
 800a9e4:	dcf1      	bgt.n	800a9ca <_printf_float+0x40e>
 800a9e6:	464b      	mov	r3, r9
 800a9e8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a9ec:	e6da      	b.n	800a7a4 <_printf_float+0x1e8>
 800a9ee:	f04f 0800 	mov.w	r8, #0
 800a9f2:	f104 0a1a 	add.w	sl, r4, #26
 800a9f6:	e7f2      	b.n	800a9de <_printf_float+0x422>
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	4642      	mov	r2, r8
 800a9fc:	e7df      	b.n	800a9be <_printf_float+0x402>
 800a9fe:	2301      	movs	r3, #1
 800aa00:	464a      	mov	r2, r9
 800aa02:	4631      	mov	r1, r6
 800aa04:	4628      	mov	r0, r5
 800aa06:	47b8      	blx	r7
 800aa08:	3001      	adds	r0, #1
 800aa0a:	f43f ae36 	beq.w	800a67a <_printf_float+0xbe>
 800aa0e:	f108 0801 	add.w	r8, r8, #1
 800aa12:	68e3      	ldr	r3, [r4, #12]
 800aa14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa16:	1a5b      	subs	r3, r3, r1
 800aa18:	4543      	cmp	r3, r8
 800aa1a:	dcf0      	bgt.n	800a9fe <_printf_float+0x442>
 800aa1c:	e6f8      	b.n	800a810 <_printf_float+0x254>
 800aa1e:	f04f 0800 	mov.w	r8, #0
 800aa22:	f104 0919 	add.w	r9, r4, #25
 800aa26:	e7f4      	b.n	800aa12 <_printf_float+0x456>

0800aa28 <_printf_common>:
 800aa28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa2c:	4616      	mov	r6, r2
 800aa2e:	4699      	mov	r9, r3
 800aa30:	688a      	ldr	r2, [r1, #8]
 800aa32:	690b      	ldr	r3, [r1, #16]
 800aa34:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800aa38:	4293      	cmp	r3, r2
 800aa3a:	bfb8      	it	lt
 800aa3c:	4613      	movlt	r3, r2
 800aa3e:	6033      	str	r3, [r6, #0]
 800aa40:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800aa44:	4607      	mov	r7, r0
 800aa46:	460c      	mov	r4, r1
 800aa48:	b10a      	cbz	r2, 800aa4e <_printf_common+0x26>
 800aa4a:	3301      	adds	r3, #1
 800aa4c:	6033      	str	r3, [r6, #0]
 800aa4e:	6823      	ldr	r3, [r4, #0]
 800aa50:	0699      	lsls	r1, r3, #26
 800aa52:	bf42      	ittt	mi
 800aa54:	6833      	ldrmi	r3, [r6, #0]
 800aa56:	3302      	addmi	r3, #2
 800aa58:	6033      	strmi	r3, [r6, #0]
 800aa5a:	6825      	ldr	r5, [r4, #0]
 800aa5c:	f015 0506 	ands.w	r5, r5, #6
 800aa60:	d106      	bne.n	800aa70 <_printf_common+0x48>
 800aa62:	f104 0a19 	add.w	sl, r4, #25
 800aa66:	68e3      	ldr	r3, [r4, #12]
 800aa68:	6832      	ldr	r2, [r6, #0]
 800aa6a:	1a9b      	subs	r3, r3, r2
 800aa6c:	42ab      	cmp	r3, r5
 800aa6e:	dc26      	bgt.n	800aabe <_printf_common+0x96>
 800aa70:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800aa74:	1e13      	subs	r3, r2, #0
 800aa76:	6822      	ldr	r2, [r4, #0]
 800aa78:	bf18      	it	ne
 800aa7a:	2301      	movne	r3, #1
 800aa7c:	0692      	lsls	r2, r2, #26
 800aa7e:	d42b      	bmi.n	800aad8 <_printf_common+0xb0>
 800aa80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800aa84:	4649      	mov	r1, r9
 800aa86:	4638      	mov	r0, r7
 800aa88:	47c0      	blx	r8
 800aa8a:	3001      	adds	r0, #1
 800aa8c:	d01e      	beq.n	800aacc <_printf_common+0xa4>
 800aa8e:	6823      	ldr	r3, [r4, #0]
 800aa90:	6922      	ldr	r2, [r4, #16]
 800aa92:	f003 0306 	and.w	r3, r3, #6
 800aa96:	2b04      	cmp	r3, #4
 800aa98:	bf02      	ittt	eq
 800aa9a:	68e5      	ldreq	r5, [r4, #12]
 800aa9c:	6833      	ldreq	r3, [r6, #0]
 800aa9e:	1aed      	subeq	r5, r5, r3
 800aaa0:	68a3      	ldr	r3, [r4, #8]
 800aaa2:	bf0c      	ite	eq
 800aaa4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aaa8:	2500      	movne	r5, #0
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	bfc4      	itt	gt
 800aaae:	1a9b      	subgt	r3, r3, r2
 800aab0:	18ed      	addgt	r5, r5, r3
 800aab2:	2600      	movs	r6, #0
 800aab4:	341a      	adds	r4, #26
 800aab6:	42b5      	cmp	r5, r6
 800aab8:	d11a      	bne.n	800aaf0 <_printf_common+0xc8>
 800aaba:	2000      	movs	r0, #0
 800aabc:	e008      	b.n	800aad0 <_printf_common+0xa8>
 800aabe:	2301      	movs	r3, #1
 800aac0:	4652      	mov	r2, sl
 800aac2:	4649      	mov	r1, r9
 800aac4:	4638      	mov	r0, r7
 800aac6:	47c0      	blx	r8
 800aac8:	3001      	adds	r0, #1
 800aaca:	d103      	bne.n	800aad4 <_printf_common+0xac>
 800aacc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aad4:	3501      	adds	r5, #1
 800aad6:	e7c6      	b.n	800aa66 <_printf_common+0x3e>
 800aad8:	18e1      	adds	r1, r4, r3
 800aada:	1c5a      	adds	r2, r3, #1
 800aadc:	2030      	movs	r0, #48	; 0x30
 800aade:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aae2:	4422      	add	r2, r4
 800aae4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aae8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aaec:	3302      	adds	r3, #2
 800aaee:	e7c7      	b.n	800aa80 <_printf_common+0x58>
 800aaf0:	2301      	movs	r3, #1
 800aaf2:	4622      	mov	r2, r4
 800aaf4:	4649      	mov	r1, r9
 800aaf6:	4638      	mov	r0, r7
 800aaf8:	47c0      	blx	r8
 800aafa:	3001      	adds	r0, #1
 800aafc:	d0e6      	beq.n	800aacc <_printf_common+0xa4>
 800aafe:	3601      	adds	r6, #1
 800ab00:	e7d9      	b.n	800aab6 <_printf_common+0x8e>
	...

0800ab04 <_printf_i>:
 800ab04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab08:	7e0f      	ldrb	r7, [r1, #24]
 800ab0a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800ab0c:	2f78      	cmp	r7, #120	; 0x78
 800ab0e:	4691      	mov	r9, r2
 800ab10:	4680      	mov	r8, r0
 800ab12:	460c      	mov	r4, r1
 800ab14:	469a      	mov	sl, r3
 800ab16:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800ab1a:	d807      	bhi.n	800ab2c <_printf_i+0x28>
 800ab1c:	2f62      	cmp	r7, #98	; 0x62
 800ab1e:	d80a      	bhi.n	800ab36 <_printf_i+0x32>
 800ab20:	2f00      	cmp	r7, #0
 800ab22:	f000 80d4 	beq.w	800acce <_printf_i+0x1ca>
 800ab26:	2f58      	cmp	r7, #88	; 0x58
 800ab28:	f000 80c0 	beq.w	800acac <_printf_i+0x1a8>
 800ab2c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ab34:	e03a      	b.n	800abac <_printf_i+0xa8>
 800ab36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ab3a:	2b15      	cmp	r3, #21
 800ab3c:	d8f6      	bhi.n	800ab2c <_printf_i+0x28>
 800ab3e:	a101      	add	r1, pc, #4	; (adr r1, 800ab44 <_printf_i+0x40>)
 800ab40:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ab44:	0800ab9d 	.word	0x0800ab9d
 800ab48:	0800abb1 	.word	0x0800abb1
 800ab4c:	0800ab2d 	.word	0x0800ab2d
 800ab50:	0800ab2d 	.word	0x0800ab2d
 800ab54:	0800ab2d 	.word	0x0800ab2d
 800ab58:	0800ab2d 	.word	0x0800ab2d
 800ab5c:	0800abb1 	.word	0x0800abb1
 800ab60:	0800ab2d 	.word	0x0800ab2d
 800ab64:	0800ab2d 	.word	0x0800ab2d
 800ab68:	0800ab2d 	.word	0x0800ab2d
 800ab6c:	0800ab2d 	.word	0x0800ab2d
 800ab70:	0800acb5 	.word	0x0800acb5
 800ab74:	0800abdd 	.word	0x0800abdd
 800ab78:	0800ac6f 	.word	0x0800ac6f
 800ab7c:	0800ab2d 	.word	0x0800ab2d
 800ab80:	0800ab2d 	.word	0x0800ab2d
 800ab84:	0800acd7 	.word	0x0800acd7
 800ab88:	0800ab2d 	.word	0x0800ab2d
 800ab8c:	0800abdd 	.word	0x0800abdd
 800ab90:	0800ab2d 	.word	0x0800ab2d
 800ab94:	0800ab2d 	.word	0x0800ab2d
 800ab98:	0800ac77 	.word	0x0800ac77
 800ab9c:	682b      	ldr	r3, [r5, #0]
 800ab9e:	1d1a      	adds	r2, r3, #4
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	602a      	str	r2, [r5, #0]
 800aba4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aba8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800abac:	2301      	movs	r3, #1
 800abae:	e09f      	b.n	800acf0 <_printf_i+0x1ec>
 800abb0:	6820      	ldr	r0, [r4, #0]
 800abb2:	682b      	ldr	r3, [r5, #0]
 800abb4:	0607      	lsls	r7, r0, #24
 800abb6:	f103 0104 	add.w	r1, r3, #4
 800abba:	6029      	str	r1, [r5, #0]
 800abbc:	d501      	bpl.n	800abc2 <_printf_i+0xbe>
 800abbe:	681e      	ldr	r6, [r3, #0]
 800abc0:	e003      	b.n	800abca <_printf_i+0xc6>
 800abc2:	0646      	lsls	r6, r0, #25
 800abc4:	d5fb      	bpl.n	800abbe <_printf_i+0xba>
 800abc6:	f9b3 6000 	ldrsh.w	r6, [r3]
 800abca:	2e00      	cmp	r6, #0
 800abcc:	da03      	bge.n	800abd6 <_printf_i+0xd2>
 800abce:	232d      	movs	r3, #45	; 0x2d
 800abd0:	4276      	negs	r6, r6
 800abd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800abd6:	485a      	ldr	r0, [pc, #360]	; (800ad40 <_printf_i+0x23c>)
 800abd8:	230a      	movs	r3, #10
 800abda:	e012      	b.n	800ac02 <_printf_i+0xfe>
 800abdc:	682b      	ldr	r3, [r5, #0]
 800abde:	6820      	ldr	r0, [r4, #0]
 800abe0:	1d19      	adds	r1, r3, #4
 800abe2:	6029      	str	r1, [r5, #0]
 800abe4:	0605      	lsls	r5, r0, #24
 800abe6:	d501      	bpl.n	800abec <_printf_i+0xe8>
 800abe8:	681e      	ldr	r6, [r3, #0]
 800abea:	e002      	b.n	800abf2 <_printf_i+0xee>
 800abec:	0641      	lsls	r1, r0, #25
 800abee:	d5fb      	bpl.n	800abe8 <_printf_i+0xe4>
 800abf0:	881e      	ldrh	r6, [r3, #0]
 800abf2:	4853      	ldr	r0, [pc, #332]	; (800ad40 <_printf_i+0x23c>)
 800abf4:	2f6f      	cmp	r7, #111	; 0x6f
 800abf6:	bf0c      	ite	eq
 800abf8:	2308      	moveq	r3, #8
 800abfa:	230a      	movne	r3, #10
 800abfc:	2100      	movs	r1, #0
 800abfe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ac02:	6865      	ldr	r5, [r4, #4]
 800ac04:	60a5      	str	r5, [r4, #8]
 800ac06:	2d00      	cmp	r5, #0
 800ac08:	bfa2      	ittt	ge
 800ac0a:	6821      	ldrge	r1, [r4, #0]
 800ac0c:	f021 0104 	bicge.w	r1, r1, #4
 800ac10:	6021      	strge	r1, [r4, #0]
 800ac12:	b90e      	cbnz	r6, 800ac18 <_printf_i+0x114>
 800ac14:	2d00      	cmp	r5, #0
 800ac16:	d04b      	beq.n	800acb0 <_printf_i+0x1ac>
 800ac18:	4615      	mov	r5, r2
 800ac1a:	fbb6 f1f3 	udiv	r1, r6, r3
 800ac1e:	fb03 6711 	mls	r7, r3, r1, r6
 800ac22:	5dc7      	ldrb	r7, [r0, r7]
 800ac24:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800ac28:	4637      	mov	r7, r6
 800ac2a:	42bb      	cmp	r3, r7
 800ac2c:	460e      	mov	r6, r1
 800ac2e:	d9f4      	bls.n	800ac1a <_printf_i+0x116>
 800ac30:	2b08      	cmp	r3, #8
 800ac32:	d10b      	bne.n	800ac4c <_printf_i+0x148>
 800ac34:	6823      	ldr	r3, [r4, #0]
 800ac36:	07de      	lsls	r6, r3, #31
 800ac38:	d508      	bpl.n	800ac4c <_printf_i+0x148>
 800ac3a:	6923      	ldr	r3, [r4, #16]
 800ac3c:	6861      	ldr	r1, [r4, #4]
 800ac3e:	4299      	cmp	r1, r3
 800ac40:	bfde      	ittt	le
 800ac42:	2330      	movle	r3, #48	; 0x30
 800ac44:	f805 3c01 	strble.w	r3, [r5, #-1]
 800ac48:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800ac4c:	1b52      	subs	r2, r2, r5
 800ac4e:	6122      	str	r2, [r4, #16]
 800ac50:	f8cd a000 	str.w	sl, [sp]
 800ac54:	464b      	mov	r3, r9
 800ac56:	aa03      	add	r2, sp, #12
 800ac58:	4621      	mov	r1, r4
 800ac5a:	4640      	mov	r0, r8
 800ac5c:	f7ff fee4 	bl	800aa28 <_printf_common>
 800ac60:	3001      	adds	r0, #1
 800ac62:	d14a      	bne.n	800acfa <_printf_i+0x1f6>
 800ac64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ac68:	b004      	add	sp, #16
 800ac6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac6e:	6823      	ldr	r3, [r4, #0]
 800ac70:	f043 0320 	orr.w	r3, r3, #32
 800ac74:	6023      	str	r3, [r4, #0]
 800ac76:	4833      	ldr	r0, [pc, #204]	; (800ad44 <_printf_i+0x240>)
 800ac78:	2778      	movs	r7, #120	; 0x78
 800ac7a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ac7e:	6823      	ldr	r3, [r4, #0]
 800ac80:	6829      	ldr	r1, [r5, #0]
 800ac82:	061f      	lsls	r7, r3, #24
 800ac84:	f851 6b04 	ldr.w	r6, [r1], #4
 800ac88:	d402      	bmi.n	800ac90 <_printf_i+0x18c>
 800ac8a:	065f      	lsls	r7, r3, #25
 800ac8c:	bf48      	it	mi
 800ac8e:	b2b6      	uxthmi	r6, r6
 800ac90:	07df      	lsls	r7, r3, #31
 800ac92:	bf48      	it	mi
 800ac94:	f043 0320 	orrmi.w	r3, r3, #32
 800ac98:	6029      	str	r1, [r5, #0]
 800ac9a:	bf48      	it	mi
 800ac9c:	6023      	strmi	r3, [r4, #0]
 800ac9e:	b91e      	cbnz	r6, 800aca8 <_printf_i+0x1a4>
 800aca0:	6823      	ldr	r3, [r4, #0]
 800aca2:	f023 0320 	bic.w	r3, r3, #32
 800aca6:	6023      	str	r3, [r4, #0]
 800aca8:	2310      	movs	r3, #16
 800acaa:	e7a7      	b.n	800abfc <_printf_i+0xf8>
 800acac:	4824      	ldr	r0, [pc, #144]	; (800ad40 <_printf_i+0x23c>)
 800acae:	e7e4      	b.n	800ac7a <_printf_i+0x176>
 800acb0:	4615      	mov	r5, r2
 800acb2:	e7bd      	b.n	800ac30 <_printf_i+0x12c>
 800acb4:	682b      	ldr	r3, [r5, #0]
 800acb6:	6826      	ldr	r6, [r4, #0]
 800acb8:	6961      	ldr	r1, [r4, #20]
 800acba:	1d18      	adds	r0, r3, #4
 800acbc:	6028      	str	r0, [r5, #0]
 800acbe:	0635      	lsls	r5, r6, #24
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	d501      	bpl.n	800acc8 <_printf_i+0x1c4>
 800acc4:	6019      	str	r1, [r3, #0]
 800acc6:	e002      	b.n	800acce <_printf_i+0x1ca>
 800acc8:	0670      	lsls	r0, r6, #25
 800acca:	d5fb      	bpl.n	800acc4 <_printf_i+0x1c0>
 800accc:	8019      	strh	r1, [r3, #0]
 800acce:	2300      	movs	r3, #0
 800acd0:	6123      	str	r3, [r4, #16]
 800acd2:	4615      	mov	r5, r2
 800acd4:	e7bc      	b.n	800ac50 <_printf_i+0x14c>
 800acd6:	682b      	ldr	r3, [r5, #0]
 800acd8:	1d1a      	adds	r2, r3, #4
 800acda:	602a      	str	r2, [r5, #0]
 800acdc:	681d      	ldr	r5, [r3, #0]
 800acde:	6862      	ldr	r2, [r4, #4]
 800ace0:	2100      	movs	r1, #0
 800ace2:	4628      	mov	r0, r5
 800ace4:	f7f5 fa74 	bl	80001d0 <memchr>
 800ace8:	b108      	cbz	r0, 800acee <_printf_i+0x1ea>
 800acea:	1b40      	subs	r0, r0, r5
 800acec:	6060      	str	r0, [r4, #4]
 800acee:	6863      	ldr	r3, [r4, #4]
 800acf0:	6123      	str	r3, [r4, #16]
 800acf2:	2300      	movs	r3, #0
 800acf4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800acf8:	e7aa      	b.n	800ac50 <_printf_i+0x14c>
 800acfa:	6923      	ldr	r3, [r4, #16]
 800acfc:	462a      	mov	r2, r5
 800acfe:	4649      	mov	r1, r9
 800ad00:	4640      	mov	r0, r8
 800ad02:	47d0      	blx	sl
 800ad04:	3001      	adds	r0, #1
 800ad06:	d0ad      	beq.n	800ac64 <_printf_i+0x160>
 800ad08:	6823      	ldr	r3, [r4, #0]
 800ad0a:	079b      	lsls	r3, r3, #30
 800ad0c:	d413      	bmi.n	800ad36 <_printf_i+0x232>
 800ad0e:	68e0      	ldr	r0, [r4, #12]
 800ad10:	9b03      	ldr	r3, [sp, #12]
 800ad12:	4298      	cmp	r0, r3
 800ad14:	bfb8      	it	lt
 800ad16:	4618      	movlt	r0, r3
 800ad18:	e7a6      	b.n	800ac68 <_printf_i+0x164>
 800ad1a:	2301      	movs	r3, #1
 800ad1c:	4632      	mov	r2, r6
 800ad1e:	4649      	mov	r1, r9
 800ad20:	4640      	mov	r0, r8
 800ad22:	47d0      	blx	sl
 800ad24:	3001      	adds	r0, #1
 800ad26:	d09d      	beq.n	800ac64 <_printf_i+0x160>
 800ad28:	3501      	adds	r5, #1
 800ad2a:	68e3      	ldr	r3, [r4, #12]
 800ad2c:	9903      	ldr	r1, [sp, #12]
 800ad2e:	1a5b      	subs	r3, r3, r1
 800ad30:	42ab      	cmp	r3, r5
 800ad32:	dcf2      	bgt.n	800ad1a <_printf_i+0x216>
 800ad34:	e7eb      	b.n	800ad0e <_printf_i+0x20a>
 800ad36:	2500      	movs	r5, #0
 800ad38:	f104 0619 	add.w	r6, r4, #25
 800ad3c:	e7f5      	b.n	800ad2a <_printf_i+0x226>
 800ad3e:	bf00      	nop
 800ad40:	08012490 	.word	0x08012490
 800ad44:	080124a1 	.word	0x080124a1

0800ad48 <_scanf_float>:
 800ad48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad4c:	b087      	sub	sp, #28
 800ad4e:	4617      	mov	r7, r2
 800ad50:	9303      	str	r3, [sp, #12]
 800ad52:	688b      	ldr	r3, [r1, #8]
 800ad54:	1e5a      	subs	r2, r3, #1
 800ad56:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800ad5a:	bf83      	ittte	hi
 800ad5c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800ad60:	195b      	addhi	r3, r3, r5
 800ad62:	9302      	strhi	r3, [sp, #8]
 800ad64:	2300      	movls	r3, #0
 800ad66:	bf86      	itte	hi
 800ad68:	f240 135d 	movwhi	r3, #349	; 0x15d
 800ad6c:	608b      	strhi	r3, [r1, #8]
 800ad6e:	9302      	strls	r3, [sp, #8]
 800ad70:	680b      	ldr	r3, [r1, #0]
 800ad72:	468b      	mov	fp, r1
 800ad74:	2500      	movs	r5, #0
 800ad76:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800ad7a:	f84b 3b1c 	str.w	r3, [fp], #28
 800ad7e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ad82:	4680      	mov	r8, r0
 800ad84:	460c      	mov	r4, r1
 800ad86:	465e      	mov	r6, fp
 800ad88:	46aa      	mov	sl, r5
 800ad8a:	46a9      	mov	r9, r5
 800ad8c:	9501      	str	r5, [sp, #4]
 800ad8e:	68a2      	ldr	r2, [r4, #8]
 800ad90:	b152      	cbz	r2, 800ada8 <_scanf_float+0x60>
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	781b      	ldrb	r3, [r3, #0]
 800ad96:	2b4e      	cmp	r3, #78	; 0x4e
 800ad98:	d864      	bhi.n	800ae64 <_scanf_float+0x11c>
 800ad9a:	2b40      	cmp	r3, #64	; 0x40
 800ad9c:	d83c      	bhi.n	800ae18 <_scanf_float+0xd0>
 800ad9e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800ada2:	b2c8      	uxtb	r0, r1
 800ada4:	280e      	cmp	r0, #14
 800ada6:	d93a      	bls.n	800ae1e <_scanf_float+0xd6>
 800ada8:	f1b9 0f00 	cmp.w	r9, #0
 800adac:	d003      	beq.n	800adb6 <_scanf_float+0x6e>
 800adae:	6823      	ldr	r3, [r4, #0]
 800adb0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800adb4:	6023      	str	r3, [r4, #0]
 800adb6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800adba:	f1ba 0f01 	cmp.w	sl, #1
 800adbe:	f200 8113 	bhi.w	800afe8 <_scanf_float+0x2a0>
 800adc2:	455e      	cmp	r6, fp
 800adc4:	f200 8105 	bhi.w	800afd2 <_scanf_float+0x28a>
 800adc8:	2501      	movs	r5, #1
 800adca:	4628      	mov	r0, r5
 800adcc:	b007      	add	sp, #28
 800adce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800add2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800add6:	2a0d      	cmp	r2, #13
 800add8:	d8e6      	bhi.n	800ada8 <_scanf_float+0x60>
 800adda:	a101      	add	r1, pc, #4	; (adr r1, 800ade0 <_scanf_float+0x98>)
 800addc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800ade0:	0800af1f 	.word	0x0800af1f
 800ade4:	0800ada9 	.word	0x0800ada9
 800ade8:	0800ada9 	.word	0x0800ada9
 800adec:	0800ada9 	.word	0x0800ada9
 800adf0:	0800af7f 	.word	0x0800af7f
 800adf4:	0800af57 	.word	0x0800af57
 800adf8:	0800ada9 	.word	0x0800ada9
 800adfc:	0800ada9 	.word	0x0800ada9
 800ae00:	0800af2d 	.word	0x0800af2d
 800ae04:	0800ada9 	.word	0x0800ada9
 800ae08:	0800ada9 	.word	0x0800ada9
 800ae0c:	0800ada9 	.word	0x0800ada9
 800ae10:	0800ada9 	.word	0x0800ada9
 800ae14:	0800aee5 	.word	0x0800aee5
 800ae18:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800ae1c:	e7db      	b.n	800add6 <_scanf_float+0x8e>
 800ae1e:	290e      	cmp	r1, #14
 800ae20:	d8c2      	bhi.n	800ada8 <_scanf_float+0x60>
 800ae22:	a001      	add	r0, pc, #4	; (adr r0, 800ae28 <_scanf_float+0xe0>)
 800ae24:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ae28:	0800aed7 	.word	0x0800aed7
 800ae2c:	0800ada9 	.word	0x0800ada9
 800ae30:	0800aed7 	.word	0x0800aed7
 800ae34:	0800af6b 	.word	0x0800af6b
 800ae38:	0800ada9 	.word	0x0800ada9
 800ae3c:	0800ae85 	.word	0x0800ae85
 800ae40:	0800aec1 	.word	0x0800aec1
 800ae44:	0800aec1 	.word	0x0800aec1
 800ae48:	0800aec1 	.word	0x0800aec1
 800ae4c:	0800aec1 	.word	0x0800aec1
 800ae50:	0800aec1 	.word	0x0800aec1
 800ae54:	0800aec1 	.word	0x0800aec1
 800ae58:	0800aec1 	.word	0x0800aec1
 800ae5c:	0800aec1 	.word	0x0800aec1
 800ae60:	0800aec1 	.word	0x0800aec1
 800ae64:	2b6e      	cmp	r3, #110	; 0x6e
 800ae66:	d809      	bhi.n	800ae7c <_scanf_float+0x134>
 800ae68:	2b60      	cmp	r3, #96	; 0x60
 800ae6a:	d8b2      	bhi.n	800add2 <_scanf_float+0x8a>
 800ae6c:	2b54      	cmp	r3, #84	; 0x54
 800ae6e:	d077      	beq.n	800af60 <_scanf_float+0x218>
 800ae70:	2b59      	cmp	r3, #89	; 0x59
 800ae72:	d199      	bne.n	800ada8 <_scanf_float+0x60>
 800ae74:	2d07      	cmp	r5, #7
 800ae76:	d197      	bne.n	800ada8 <_scanf_float+0x60>
 800ae78:	2508      	movs	r5, #8
 800ae7a:	e029      	b.n	800aed0 <_scanf_float+0x188>
 800ae7c:	2b74      	cmp	r3, #116	; 0x74
 800ae7e:	d06f      	beq.n	800af60 <_scanf_float+0x218>
 800ae80:	2b79      	cmp	r3, #121	; 0x79
 800ae82:	e7f6      	b.n	800ae72 <_scanf_float+0x12a>
 800ae84:	6821      	ldr	r1, [r4, #0]
 800ae86:	05c8      	lsls	r0, r1, #23
 800ae88:	d51a      	bpl.n	800aec0 <_scanf_float+0x178>
 800ae8a:	9b02      	ldr	r3, [sp, #8]
 800ae8c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800ae90:	6021      	str	r1, [r4, #0]
 800ae92:	f109 0901 	add.w	r9, r9, #1
 800ae96:	b11b      	cbz	r3, 800aea0 <_scanf_float+0x158>
 800ae98:	3b01      	subs	r3, #1
 800ae9a:	3201      	adds	r2, #1
 800ae9c:	9302      	str	r3, [sp, #8]
 800ae9e:	60a2      	str	r2, [r4, #8]
 800aea0:	68a3      	ldr	r3, [r4, #8]
 800aea2:	3b01      	subs	r3, #1
 800aea4:	60a3      	str	r3, [r4, #8]
 800aea6:	6923      	ldr	r3, [r4, #16]
 800aea8:	3301      	adds	r3, #1
 800aeaa:	6123      	str	r3, [r4, #16]
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	3b01      	subs	r3, #1
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	607b      	str	r3, [r7, #4]
 800aeb4:	f340 8084 	ble.w	800afc0 <_scanf_float+0x278>
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	3301      	adds	r3, #1
 800aebc:	603b      	str	r3, [r7, #0]
 800aebe:	e766      	b.n	800ad8e <_scanf_float+0x46>
 800aec0:	eb1a 0f05 	cmn.w	sl, r5
 800aec4:	f47f af70 	bne.w	800ada8 <_scanf_float+0x60>
 800aec8:	6822      	ldr	r2, [r4, #0]
 800aeca:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800aece:	6022      	str	r2, [r4, #0]
 800aed0:	f806 3b01 	strb.w	r3, [r6], #1
 800aed4:	e7e4      	b.n	800aea0 <_scanf_float+0x158>
 800aed6:	6822      	ldr	r2, [r4, #0]
 800aed8:	0610      	lsls	r0, r2, #24
 800aeda:	f57f af65 	bpl.w	800ada8 <_scanf_float+0x60>
 800aede:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800aee2:	e7f4      	b.n	800aece <_scanf_float+0x186>
 800aee4:	f1ba 0f00 	cmp.w	sl, #0
 800aee8:	d10e      	bne.n	800af08 <_scanf_float+0x1c0>
 800aeea:	f1b9 0f00 	cmp.w	r9, #0
 800aeee:	d10e      	bne.n	800af0e <_scanf_float+0x1c6>
 800aef0:	6822      	ldr	r2, [r4, #0]
 800aef2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800aef6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800aefa:	d108      	bne.n	800af0e <_scanf_float+0x1c6>
 800aefc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800af00:	6022      	str	r2, [r4, #0]
 800af02:	f04f 0a01 	mov.w	sl, #1
 800af06:	e7e3      	b.n	800aed0 <_scanf_float+0x188>
 800af08:	f1ba 0f02 	cmp.w	sl, #2
 800af0c:	d055      	beq.n	800afba <_scanf_float+0x272>
 800af0e:	2d01      	cmp	r5, #1
 800af10:	d002      	beq.n	800af18 <_scanf_float+0x1d0>
 800af12:	2d04      	cmp	r5, #4
 800af14:	f47f af48 	bne.w	800ada8 <_scanf_float+0x60>
 800af18:	3501      	adds	r5, #1
 800af1a:	b2ed      	uxtb	r5, r5
 800af1c:	e7d8      	b.n	800aed0 <_scanf_float+0x188>
 800af1e:	f1ba 0f01 	cmp.w	sl, #1
 800af22:	f47f af41 	bne.w	800ada8 <_scanf_float+0x60>
 800af26:	f04f 0a02 	mov.w	sl, #2
 800af2a:	e7d1      	b.n	800aed0 <_scanf_float+0x188>
 800af2c:	b97d      	cbnz	r5, 800af4e <_scanf_float+0x206>
 800af2e:	f1b9 0f00 	cmp.w	r9, #0
 800af32:	f47f af3c 	bne.w	800adae <_scanf_float+0x66>
 800af36:	6822      	ldr	r2, [r4, #0]
 800af38:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800af3c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800af40:	f47f af39 	bne.w	800adb6 <_scanf_float+0x6e>
 800af44:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800af48:	6022      	str	r2, [r4, #0]
 800af4a:	2501      	movs	r5, #1
 800af4c:	e7c0      	b.n	800aed0 <_scanf_float+0x188>
 800af4e:	2d03      	cmp	r5, #3
 800af50:	d0e2      	beq.n	800af18 <_scanf_float+0x1d0>
 800af52:	2d05      	cmp	r5, #5
 800af54:	e7de      	b.n	800af14 <_scanf_float+0x1cc>
 800af56:	2d02      	cmp	r5, #2
 800af58:	f47f af26 	bne.w	800ada8 <_scanf_float+0x60>
 800af5c:	2503      	movs	r5, #3
 800af5e:	e7b7      	b.n	800aed0 <_scanf_float+0x188>
 800af60:	2d06      	cmp	r5, #6
 800af62:	f47f af21 	bne.w	800ada8 <_scanf_float+0x60>
 800af66:	2507      	movs	r5, #7
 800af68:	e7b2      	b.n	800aed0 <_scanf_float+0x188>
 800af6a:	6822      	ldr	r2, [r4, #0]
 800af6c:	0591      	lsls	r1, r2, #22
 800af6e:	f57f af1b 	bpl.w	800ada8 <_scanf_float+0x60>
 800af72:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800af76:	6022      	str	r2, [r4, #0]
 800af78:	f8cd 9004 	str.w	r9, [sp, #4]
 800af7c:	e7a8      	b.n	800aed0 <_scanf_float+0x188>
 800af7e:	6822      	ldr	r2, [r4, #0]
 800af80:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800af84:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800af88:	d006      	beq.n	800af98 <_scanf_float+0x250>
 800af8a:	0550      	lsls	r0, r2, #21
 800af8c:	f57f af0c 	bpl.w	800ada8 <_scanf_float+0x60>
 800af90:	f1b9 0f00 	cmp.w	r9, #0
 800af94:	f43f af0f 	beq.w	800adb6 <_scanf_float+0x6e>
 800af98:	0591      	lsls	r1, r2, #22
 800af9a:	bf58      	it	pl
 800af9c:	9901      	ldrpl	r1, [sp, #4]
 800af9e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800afa2:	bf58      	it	pl
 800afa4:	eba9 0101 	subpl.w	r1, r9, r1
 800afa8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800afac:	bf58      	it	pl
 800afae:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800afb2:	6022      	str	r2, [r4, #0]
 800afb4:	f04f 0900 	mov.w	r9, #0
 800afb8:	e78a      	b.n	800aed0 <_scanf_float+0x188>
 800afba:	f04f 0a03 	mov.w	sl, #3
 800afbe:	e787      	b.n	800aed0 <_scanf_float+0x188>
 800afc0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800afc4:	4639      	mov	r1, r7
 800afc6:	4640      	mov	r0, r8
 800afc8:	4798      	blx	r3
 800afca:	2800      	cmp	r0, #0
 800afcc:	f43f aedf 	beq.w	800ad8e <_scanf_float+0x46>
 800afd0:	e6ea      	b.n	800ada8 <_scanf_float+0x60>
 800afd2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800afd6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800afda:	463a      	mov	r2, r7
 800afdc:	4640      	mov	r0, r8
 800afde:	4798      	blx	r3
 800afe0:	6923      	ldr	r3, [r4, #16]
 800afe2:	3b01      	subs	r3, #1
 800afe4:	6123      	str	r3, [r4, #16]
 800afe6:	e6ec      	b.n	800adc2 <_scanf_float+0x7a>
 800afe8:	1e6b      	subs	r3, r5, #1
 800afea:	2b06      	cmp	r3, #6
 800afec:	d825      	bhi.n	800b03a <_scanf_float+0x2f2>
 800afee:	2d02      	cmp	r5, #2
 800aff0:	d836      	bhi.n	800b060 <_scanf_float+0x318>
 800aff2:	455e      	cmp	r6, fp
 800aff4:	f67f aee8 	bls.w	800adc8 <_scanf_float+0x80>
 800aff8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800affc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b000:	463a      	mov	r2, r7
 800b002:	4640      	mov	r0, r8
 800b004:	4798      	blx	r3
 800b006:	6923      	ldr	r3, [r4, #16]
 800b008:	3b01      	subs	r3, #1
 800b00a:	6123      	str	r3, [r4, #16]
 800b00c:	e7f1      	b.n	800aff2 <_scanf_float+0x2aa>
 800b00e:	9802      	ldr	r0, [sp, #8]
 800b010:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b014:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800b018:	9002      	str	r0, [sp, #8]
 800b01a:	463a      	mov	r2, r7
 800b01c:	4640      	mov	r0, r8
 800b01e:	4798      	blx	r3
 800b020:	6923      	ldr	r3, [r4, #16]
 800b022:	3b01      	subs	r3, #1
 800b024:	6123      	str	r3, [r4, #16]
 800b026:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800b02a:	fa5f fa8a 	uxtb.w	sl, sl
 800b02e:	f1ba 0f02 	cmp.w	sl, #2
 800b032:	d1ec      	bne.n	800b00e <_scanf_float+0x2c6>
 800b034:	3d03      	subs	r5, #3
 800b036:	b2ed      	uxtb	r5, r5
 800b038:	1b76      	subs	r6, r6, r5
 800b03a:	6823      	ldr	r3, [r4, #0]
 800b03c:	05da      	lsls	r2, r3, #23
 800b03e:	d52f      	bpl.n	800b0a0 <_scanf_float+0x358>
 800b040:	055b      	lsls	r3, r3, #21
 800b042:	d510      	bpl.n	800b066 <_scanf_float+0x31e>
 800b044:	455e      	cmp	r6, fp
 800b046:	f67f aebf 	bls.w	800adc8 <_scanf_float+0x80>
 800b04a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b04e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b052:	463a      	mov	r2, r7
 800b054:	4640      	mov	r0, r8
 800b056:	4798      	blx	r3
 800b058:	6923      	ldr	r3, [r4, #16]
 800b05a:	3b01      	subs	r3, #1
 800b05c:	6123      	str	r3, [r4, #16]
 800b05e:	e7f1      	b.n	800b044 <_scanf_float+0x2fc>
 800b060:	46aa      	mov	sl, r5
 800b062:	9602      	str	r6, [sp, #8]
 800b064:	e7df      	b.n	800b026 <_scanf_float+0x2de>
 800b066:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b06a:	6923      	ldr	r3, [r4, #16]
 800b06c:	2965      	cmp	r1, #101	; 0x65
 800b06e:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800b072:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 800b076:	6123      	str	r3, [r4, #16]
 800b078:	d00c      	beq.n	800b094 <_scanf_float+0x34c>
 800b07a:	2945      	cmp	r1, #69	; 0x45
 800b07c:	d00a      	beq.n	800b094 <_scanf_float+0x34c>
 800b07e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b082:	463a      	mov	r2, r7
 800b084:	4640      	mov	r0, r8
 800b086:	4798      	blx	r3
 800b088:	6923      	ldr	r3, [r4, #16]
 800b08a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b08e:	3b01      	subs	r3, #1
 800b090:	1eb5      	subs	r5, r6, #2
 800b092:	6123      	str	r3, [r4, #16]
 800b094:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b098:	463a      	mov	r2, r7
 800b09a:	4640      	mov	r0, r8
 800b09c:	4798      	blx	r3
 800b09e:	462e      	mov	r6, r5
 800b0a0:	6825      	ldr	r5, [r4, #0]
 800b0a2:	f015 0510 	ands.w	r5, r5, #16
 800b0a6:	d158      	bne.n	800b15a <_scanf_float+0x412>
 800b0a8:	7035      	strb	r5, [r6, #0]
 800b0aa:	6823      	ldr	r3, [r4, #0]
 800b0ac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b0b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b0b4:	d11c      	bne.n	800b0f0 <_scanf_float+0x3a8>
 800b0b6:	9b01      	ldr	r3, [sp, #4]
 800b0b8:	454b      	cmp	r3, r9
 800b0ba:	eba3 0209 	sub.w	r2, r3, r9
 800b0be:	d124      	bne.n	800b10a <_scanf_float+0x3c2>
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	4659      	mov	r1, fp
 800b0c4:	4640      	mov	r0, r8
 800b0c6:	f000 ff7f 	bl	800bfc8 <_strtod_r>
 800b0ca:	9b03      	ldr	r3, [sp, #12]
 800b0cc:	6821      	ldr	r1, [r4, #0]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f011 0f02 	tst.w	r1, #2
 800b0d4:	ec57 6b10 	vmov	r6, r7, d0
 800b0d8:	f103 0204 	add.w	r2, r3, #4
 800b0dc:	d020      	beq.n	800b120 <_scanf_float+0x3d8>
 800b0de:	9903      	ldr	r1, [sp, #12]
 800b0e0:	600a      	str	r2, [r1, #0]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	e9c3 6700 	strd	r6, r7, [r3]
 800b0e8:	68e3      	ldr	r3, [r4, #12]
 800b0ea:	3301      	adds	r3, #1
 800b0ec:	60e3      	str	r3, [r4, #12]
 800b0ee:	e66c      	b.n	800adca <_scanf_float+0x82>
 800b0f0:	9b04      	ldr	r3, [sp, #16]
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d0e4      	beq.n	800b0c0 <_scanf_float+0x378>
 800b0f6:	9905      	ldr	r1, [sp, #20]
 800b0f8:	230a      	movs	r3, #10
 800b0fa:	462a      	mov	r2, r5
 800b0fc:	3101      	adds	r1, #1
 800b0fe:	4640      	mov	r0, r8
 800b100:	f000 fff6 	bl	800c0f0 <_strtol_r>
 800b104:	9b04      	ldr	r3, [sp, #16]
 800b106:	9e05      	ldr	r6, [sp, #20]
 800b108:	1ac2      	subs	r2, r0, r3
 800b10a:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800b10e:	429e      	cmp	r6, r3
 800b110:	bf28      	it	cs
 800b112:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800b116:	4912      	ldr	r1, [pc, #72]	; (800b160 <_scanf_float+0x418>)
 800b118:	4630      	mov	r0, r6
 800b11a:	f000 f825 	bl	800b168 <siprintf>
 800b11e:	e7cf      	b.n	800b0c0 <_scanf_float+0x378>
 800b120:	f011 0f04 	tst.w	r1, #4
 800b124:	9903      	ldr	r1, [sp, #12]
 800b126:	600a      	str	r2, [r1, #0]
 800b128:	d1db      	bne.n	800b0e2 <_scanf_float+0x39a>
 800b12a:	f8d3 8000 	ldr.w	r8, [r3]
 800b12e:	ee10 2a10 	vmov	r2, s0
 800b132:	ee10 0a10 	vmov	r0, s0
 800b136:	463b      	mov	r3, r7
 800b138:	4639      	mov	r1, r7
 800b13a:	f7f5 fd01 	bl	8000b40 <__aeabi_dcmpun>
 800b13e:	b128      	cbz	r0, 800b14c <_scanf_float+0x404>
 800b140:	4808      	ldr	r0, [pc, #32]	; (800b164 <_scanf_float+0x41c>)
 800b142:	f001 f961 	bl	800c408 <nanf>
 800b146:	ed88 0a00 	vstr	s0, [r8]
 800b14a:	e7cd      	b.n	800b0e8 <_scanf_float+0x3a0>
 800b14c:	4630      	mov	r0, r6
 800b14e:	4639      	mov	r1, r7
 800b150:	f7f5 fd54 	bl	8000bfc <__aeabi_d2f>
 800b154:	f8c8 0000 	str.w	r0, [r8]
 800b158:	e7c6      	b.n	800b0e8 <_scanf_float+0x3a0>
 800b15a:	2500      	movs	r5, #0
 800b15c:	e635      	b.n	800adca <_scanf_float+0x82>
 800b15e:	bf00      	nop
 800b160:	080124b2 	.word	0x080124b2
 800b164:	080126ea 	.word	0x080126ea

0800b168 <siprintf>:
 800b168:	b40e      	push	{r1, r2, r3}
 800b16a:	b500      	push	{lr}
 800b16c:	b09c      	sub	sp, #112	; 0x70
 800b16e:	ab1d      	add	r3, sp, #116	; 0x74
 800b170:	9002      	str	r0, [sp, #8]
 800b172:	9006      	str	r0, [sp, #24]
 800b174:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b178:	4809      	ldr	r0, [pc, #36]	; (800b1a0 <siprintf+0x38>)
 800b17a:	9107      	str	r1, [sp, #28]
 800b17c:	9104      	str	r1, [sp, #16]
 800b17e:	4909      	ldr	r1, [pc, #36]	; (800b1a4 <siprintf+0x3c>)
 800b180:	f853 2b04 	ldr.w	r2, [r3], #4
 800b184:	9105      	str	r1, [sp, #20]
 800b186:	6800      	ldr	r0, [r0, #0]
 800b188:	9301      	str	r3, [sp, #4]
 800b18a:	a902      	add	r1, sp, #8
 800b18c:	f002 fbd8 	bl	800d940 <_svfiprintf_r>
 800b190:	9b02      	ldr	r3, [sp, #8]
 800b192:	2200      	movs	r2, #0
 800b194:	701a      	strb	r2, [r3, #0]
 800b196:	b01c      	add	sp, #112	; 0x70
 800b198:	f85d eb04 	ldr.w	lr, [sp], #4
 800b19c:	b003      	add	sp, #12
 800b19e:	4770      	bx	lr
 800b1a0:	200001f8 	.word	0x200001f8
 800b1a4:	ffff0208 	.word	0xffff0208

0800b1a8 <siscanf>:
 800b1a8:	b40e      	push	{r1, r2, r3}
 800b1aa:	b510      	push	{r4, lr}
 800b1ac:	b09f      	sub	sp, #124	; 0x7c
 800b1ae:	ac21      	add	r4, sp, #132	; 0x84
 800b1b0:	f44f 7101 	mov.w	r1, #516	; 0x204
 800b1b4:	f854 2b04 	ldr.w	r2, [r4], #4
 800b1b8:	9201      	str	r2, [sp, #4]
 800b1ba:	f8ad 101c 	strh.w	r1, [sp, #28]
 800b1be:	9004      	str	r0, [sp, #16]
 800b1c0:	9008      	str	r0, [sp, #32]
 800b1c2:	f7f5 f855 	bl	8000270 <strlen>
 800b1c6:	4b0c      	ldr	r3, [pc, #48]	; (800b1f8 <siscanf+0x50>)
 800b1c8:	9005      	str	r0, [sp, #20]
 800b1ca:	9009      	str	r0, [sp, #36]	; 0x24
 800b1cc:	930d      	str	r3, [sp, #52]	; 0x34
 800b1ce:	480b      	ldr	r0, [pc, #44]	; (800b1fc <siscanf+0x54>)
 800b1d0:	9a01      	ldr	r2, [sp, #4]
 800b1d2:	6800      	ldr	r0, [r0, #0]
 800b1d4:	9403      	str	r4, [sp, #12]
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	9311      	str	r3, [sp, #68]	; 0x44
 800b1da:	9316      	str	r3, [sp, #88]	; 0x58
 800b1dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b1e0:	f8ad 301e 	strh.w	r3, [sp, #30]
 800b1e4:	a904      	add	r1, sp, #16
 800b1e6:	4623      	mov	r3, r4
 800b1e8:	f002 fd02 	bl	800dbf0 <__ssvfiscanf_r>
 800b1ec:	b01f      	add	sp, #124	; 0x7c
 800b1ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b1f2:	b003      	add	sp, #12
 800b1f4:	4770      	bx	lr
 800b1f6:	bf00      	nop
 800b1f8:	0800b223 	.word	0x0800b223
 800b1fc:	200001f8 	.word	0x200001f8

0800b200 <__sread>:
 800b200:	b510      	push	{r4, lr}
 800b202:	460c      	mov	r4, r1
 800b204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b208:	f001 f890 	bl	800c32c <_read_r>
 800b20c:	2800      	cmp	r0, #0
 800b20e:	bfab      	itete	ge
 800b210:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b212:	89a3      	ldrhlt	r3, [r4, #12]
 800b214:	181b      	addge	r3, r3, r0
 800b216:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b21a:	bfac      	ite	ge
 800b21c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b21e:	81a3      	strhlt	r3, [r4, #12]
 800b220:	bd10      	pop	{r4, pc}

0800b222 <__seofread>:
 800b222:	2000      	movs	r0, #0
 800b224:	4770      	bx	lr

0800b226 <__swrite>:
 800b226:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b22a:	461f      	mov	r7, r3
 800b22c:	898b      	ldrh	r3, [r1, #12]
 800b22e:	05db      	lsls	r3, r3, #23
 800b230:	4605      	mov	r5, r0
 800b232:	460c      	mov	r4, r1
 800b234:	4616      	mov	r6, r2
 800b236:	d505      	bpl.n	800b244 <__swrite+0x1e>
 800b238:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b23c:	2302      	movs	r3, #2
 800b23e:	2200      	movs	r2, #0
 800b240:	f001 f862 	bl	800c308 <_lseek_r>
 800b244:	89a3      	ldrh	r3, [r4, #12]
 800b246:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b24a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b24e:	81a3      	strh	r3, [r4, #12]
 800b250:	4632      	mov	r2, r6
 800b252:	463b      	mov	r3, r7
 800b254:	4628      	mov	r0, r5
 800b256:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b25a:	f001 b879 	b.w	800c350 <_write_r>

0800b25e <__sseek>:
 800b25e:	b510      	push	{r4, lr}
 800b260:	460c      	mov	r4, r1
 800b262:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b266:	f001 f84f 	bl	800c308 <_lseek_r>
 800b26a:	1c43      	adds	r3, r0, #1
 800b26c:	89a3      	ldrh	r3, [r4, #12]
 800b26e:	bf15      	itete	ne
 800b270:	6560      	strne	r0, [r4, #84]	; 0x54
 800b272:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b276:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b27a:	81a3      	strheq	r3, [r4, #12]
 800b27c:	bf18      	it	ne
 800b27e:	81a3      	strhne	r3, [r4, #12]
 800b280:	bd10      	pop	{r4, pc}

0800b282 <__sclose>:
 800b282:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b286:	f001 b82f 	b.w	800c2e8 <_close_r>
	...

0800b28c <std>:
 800b28c:	2300      	movs	r3, #0
 800b28e:	b510      	push	{r4, lr}
 800b290:	4604      	mov	r4, r0
 800b292:	e9c0 3300 	strd	r3, r3, [r0]
 800b296:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b29a:	6083      	str	r3, [r0, #8]
 800b29c:	8181      	strh	r1, [r0, #12]
 800b29e:	6643      	str	r3, [r0, #100]	; 0x64
 800b2a0:	81c2      	strh	r2, [r0, #14]
 800b2a2:	6183      	str	r3, [r0, #24]
 800b2a4:	4619      	mov	r1, r3
 800b2a6:	2208      	movs	r2, #8
 800b2a8:	305c      	adds	r0, #92	; 0x5c
 800b2aa:	f001 f811 	bl	800c2d0 <memset>
 800b2ae:	4b05      	ldr	r3, [pc, #20]	; (800b2c4 <std+0x38>)
 800b2b0:	6263      	str	r3, [r4, #36]	; 0x24
 800b2b2:	4b05      	ldr	r3, [pc, #20]	; (800b2c8 <std+0x3c>)
 800b2b4:	62a3      	str	r3, [r4, #40]	; 0x28
 800b2b6:	4b05      	ldr	r3, [pc, #20]	; (800b2cc <std+0x40>)
 800b2b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b2ba:	4b05      	ldr	r3, [pc, #20]	; (800b2d0 <std+0x44>)
 800b2bc:	6224      	str	r4, [r4, #32]
 800b2be:	6323      	str	r3, [r4, #48]	; 0x30
 800b2c0:	bd10      	pop	{r4, pc}
 800b2c2:	bf00      	nop
 800b2c4:	0800b201 	.word	0x0800b201
 800b2c8:	0800b227 	.word	0x0800b227
 800b2cc:	0800b25f 	.word	0x0800b25f
 800b2d0:	0800b283 	.word	0x0800b283

0800b2d4 <stdio_exit_handler>:
 800b2d4:	4a02      	ldr	r2, [pc, #8]	; (800b2e0 <stdio_exit_handler+0xc>)
 800b2d6:	4903      	ldr	r1, [pc, #12]	; (800b2e4 <stdio_exit_handler+0x10>)
 800b2d8:	4803      	ldr	r0, [pc, #12]	; (800b2e8 <stdio_exit_handler+0x14>)
 800b2da:	f000 bf4d 	b.w	800c178 <_fwalk_sglue>
 800b2de:	bf00      	nop
 800b2e0:	20000034 	.word	0x20000034
 800b2e4:	0800e471 	.word	0x0800e471
 800b2e8:	200001ac 	.word	0x200001ac

0800b2ec <cleanup_stdio>:
 800b2ec:	6841      	ldr	r1, [r0, #4]
 800b2ee:	4b0c      	ldr	r3, [pc, #48]	; (800b320 <cleanup_stdio+0x34>)
 800b2f0:	4299      	cmp	r1, r3
 800b2f2:	b510      	push	{r4, lr}
 800b2f4:	4604      	mov	r4, r0
 800b2f6:	d001      	beq.n	800b2fc <cleanup_stdio+0x10>
 800b2f8:	f003 f8ba 	bl	800e470 <_fflush_r>
 800b2fc:	68a1      	ldr	r1, [r4, #8]
 800b2fe:	4b09      	ldr	r3, [pc, #36]	; (800b324 <cleanup_stdio+0x38>)
 800b300:	4299      	cmp	r1, r3
 800b302:	d002      	beq.n	800b30a <cleanup_stdio+0x1e>
 800b304:	4620      	mov	r0, r4
 800b306:	f003 f8b3 	bl	800e470 <_fflush_r>
 800b30a:	68e1      	ldr	r1, [r4, #12]
 800b30c:	4b06      	ldr	r3, [pc, #24]	; (800b328 <cleanup_stdio+0x3c>)
 800b30e:	4299      	cmp	r1, r3
 800b310:	d004      	beq.n	800b31c <cleanup_stdio+0x30>
 800b312:	4620      	mov	r0, r4
 800b314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b318:	f003 b8aa 	b.w	800e470 <_fflush_r>
 800b31c:	bd10      	pop	{r4, pc}
 800b31e:	bf00      	nop
 800b320:	2000097c 	.word	0x2000097c
 800b324:	200009e4 	.word	0x200009e4
 800b328:	20000a4c 	.word	0x20000a4c

0800b32c <global_stdio_init.part.0>:
 800b32c:	b510      	push	{r4, lr}
 800b32e:	4b0b      	ldr	r3, [pc, #44]	; (800b35c <global_stdio_init.part.0+0x30>)
 800b330:	4c0b      	ldr	r4, [pc, #44]	; (800b360 <global_stdio_init.part.0+0x34>)
 800b332:	4a0c      	ldr	r2, [pc, #48]	; (800b364 <global_stdio_init.part.0+0x38>)
 800b334:	601a      	str	r2, [r3, #0]
 800b336:	4620      	mov	r0, r4
 800b338:	2200      	movs	r2, #0
 800b33a:	2104      	movs	r1, #4
 800b33c:	f7ff ffa6 	bl	800b28c <std>
 800b340:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b344:	2201      	movs	r2, #1
 800b346:	2109      	movs	r1, #9
 800b348:	f7ff ffa0 	bl	800b28c <std>
 800b34c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b350:	2202      	movs	r2, #2
 800b352:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b356:	2112      	movs	r1, #18
 800b358:	f7ff bf98 	b.w	800b28c <std>
 800b35c:	20000ab4 	.word	0x20000ab4
 800b360:	2000097c 	.word	0x2000097c
 800b364:	0800b2d5 	.word	0x0800b2d5

0800b368 <__sfp_lock_acquire>:
 800b368:	4801      	ldr	r0, [pc, #4]	; (800b370 <__sfp_lock_acquire+0x8>)
 800b36a:	f001 b82d 	b.w	800c3c8 <__retarget_lock_acquire_recursive>
 800b36e:	bf00      	nop
 800b370:	20000abd 	.word	0x20000abd

0800b374 <__sfp_lock_release>:
 800b374:	4801      	ldr	r0, [pc, #4]	; (800b37c <__sfp_lock_release+0x8>)
 800b376:	f001 b828 	b.w	800c3ca <__retarget_lock_release_recursive>
 800b37a:	bf00      	nop
 800b37c:	20000abd 	.word	0x20000abd

0800b380 <__sinit>:
 800b380:	b510      	push	{r4, lr}
 800b382:	4604      	mov	r4, r0
 800b384:	f7ff fff0 	bl	800b368 <__sfp_lock_acquire>
 800b388:	6a23      	ldr	r3, [r4, #32]
 800b38a:	b11b      	cbz	r3, 800b394 <__sinit+0x14>
 800b38c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b390:	f7ff bff0 	b.w	800b374 <__sfp_lock_release>
 800b394:	4b04      	ldr	r3, [pc, #16]	; (800b3a8 <__sinit+0x28>)
 800b396:	6223      	str	r3, [r4, #32]
 800b398:	4b04      	ldr	r3, [pc, #16]	; (800b3ac <__sinit+0x2c>)
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d1f5      	bne.n	800b38c <__sinit+0xc>
 800b3a0:	f7ff ffc4 	bl	800b32c <global_stdio_init.part.0>
 800b3a4:	e7f2      	b.n	800b38c <__sinit+0xc>
 800b3a6:	bf00      	nop
 800b3a8:	0800b2ed 	.word	0x0800b2ed
 800b3ac:	20000ab4 	.word	0x20000ab4

0800b3b0 <sulp>:
 800b3b0:	b570      	push	{r4, r5, r6, lr}
 800b3b2:	4604      	mov	r4, r0
 800b3b4:	460d      	mov	r5, r1
 800b3b6:	ec45 4b10 	vmov	d0, r4, r5
 800b3ba:	4616      	mov	r6, r2
 800b3bc:	f003 fbf8 	bl	800ebb0 <__ulp>
 800b3c0:	ec51 0b10 	vmov	r0, r1, d0
 800b3c4:	b17e      	cbz	r6, 800b3e6 <sulp+0x36>
 800b3c6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b3ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	dd09      	ble.n	800b3e6 <sulp+0x36>
 800b3d2:	051b      	lsls	r3, r3, #20
 800b3d4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800b3d8:	2400      	movs	r4, #0
 800b3da:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800b3de:	4622      	mov	r2, r4
 800b3e0:	462b      	mov	r3, r5
 800b3e2:	f7f5 f913 	bl	800060c <__aeabi_dmul>
 800b3e6:	bd70      	pop	{r4, r5, r6, pc}

0800b3e8 <_strtod_l>:
 800b3e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3ec:	ed2d 8b02 	vpush	{d8}
 800b3f0:	b09b      	sub	sp, #108	; 0x6c
 800b3f2:	4604      	mov	r4, r0
 800b3f4:	9213      	str	r2, [sp, #76]	; 0x4c
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	9216      	str	r2, [sp, #88]	; 0x58
 800b3fa:	460d      	mov	r5, r1
 800b3fc:	f04f 0800 	mov.w	r8, #0
 800b400:	f04f 0900 	mov.w	r9, #0
 800b404:	460a      	mov	r2, r1
 800b406:	9215      	str	r2, [sp, #84]	; 0x54
 800b408:	7811      	ldrb	r1, [r2, #0]
 800b40a:	292b      	cmp	r1, #43	; 0x2b
 800b40c:	d04c      	beq.n	800b4a8 <_strtod_l+0xc0>
 800b40e:	d83a      	bhi.n	800b486 <_strtod_l+0x9e>
 800b410:	290d      	cmp	r1, #13
 800b412:	d834      	bhi.n	800b47e <_strtod_l+0x96>
 800b414:	2908      	cmp	r1, #8
 800b416:	d834      	bhi.n	800b482 <_strtod_l+0x9a>
 800b418:	2900      	cmp	r1, #0
 800b41a:	d03d      	beq.n	800b498 <_strtod_l+0xb0>
 800b41c:	2200      	movs	r2, #0
 800b41e:	920a      	str	r2, [sp, #40]	; 0x28
 800b420:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800b422:	7832      	ldrb	r2, [r6, #0]
 800b424:	2a30      	cmp	r2, #48	; 0x30
 800b426:	f040 80b4 	bne.w	800b592 <_strtod_l+0x1aa>
 800b42a:	7872      	ldrb	r2, [r6, #1]
 800b42c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800b430:	2a58      	cmp	r2, #88	; 0x58
 800b432:	d170      	bne.n	800b516 <_strtod_l+0x12e>
 800b434:	9302      	str	r3, [sp, #8]
 800b436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b438:	9301      	str	r3, [sp, #4]
 800b43a:	ab16      	add	r3, sp, #88	; 0x58
 800b43c:	9300      	str	r3, [sp, #0]
 800b43e:	4a8e      	ldr	r2, [pc, #568]	; (800b678 <_strtod_l+0x290>)
 800b440:	ab17      	add	r3, sp, #92	; 0x5c
 800b442:	a915      	add	r1, sp, #84	; 0x54
 800b444:	4620      	mov	r0, r4
 800b446:	f001 ff31 	bl	800d2ac <__gethex>
 800b44a:	f010 070f 	ands.w	r7, r0, #15
 800b44e:	4605      	mov	r5, r0
 800b450:	d005      	beq.n	800b45e <_strtod_l+0x76>
 800b452:	2f06      	cmp	r7, #6
 800b454:	d12a      	bne.n	800b4ac <_strtod_l+0xc4>
 800b456:	3601      	adds	r6, #1
 800b458:	2300      	movs	r3, #0
 800b45a:	9615      	str	r6, [sp, #84]	; 0x54
 800b45c:	930a      	str	r3, [sp, #40]	; 0x28
 800b45e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b460:	2b00      	cmp	r3, #0
 800b462:	f040 857f 	bne.w	800bf64 <_strtod_l+0xb7c>
 800b466:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b468:	b1db      	cbz	r3, 800b4a2 <_strtod_l+0xba>
 800b46a:	4642      	mov	r2, r8
 800b46c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b470:	ec43 2b10 	vmov	d0, r2, r3
 800b474:	b01b      	add	sp, #108	; 0x6c
 800b476:	ecbd 8b02 	vpop	{d8}
 800b47a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b47e:	2920      	cmp	r1, #32
 800b480:	d1cc      	bne.n	800b41c <_strtod_l+0x34>
 800b482:	3201      	adds	r2, #1
 800b484:	e7bf      	b.n	800b406 <_strtod_l+0x1e>
 800b486:	292d      	cmp	r1, #45	; 0x2d
 800b488:	d1c8      	bne.n	800b41c <_strtod_l+0x34>
 800b48a:	2101      	movs	r1, #1
 800b48c:	910a      	str	r1, [sp, #40]	; 0x28
 800b48e:	1c51      	adds	r1, r2, #1
 800b490:	9115      	str	r1, [sp, #84]	; 0x54
 800b492:	7852      	ldrb	r2, [r2, #1]
 800b494:	2a00      	cmp	r2, #0
 800b496:	d1c3      	bne.n	800b420 <_strtod_l+0x38>
 800b498:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b49a:	9515      	str	r5, [sp, #84]	; 0x54
 800b49c:	2b00      	cmp	r3, #0
 800b49e:	f040 855f 	bne.w	800bf60 <_strtod_l+0xb78>
 800b4a2:	4642      	mov	r2, r8
 800b4a4:	464b      	mov	r3, r9
 800b4a6:	e7e3      	b.n	800b470 <_strtod_l+0x88>
 800b4a8:	2100      	movs	r1, #0
 800b4aa:	e7ef      	b.n	800b48c <_strtod_l+0xa4>
 800b4ac:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b4ae:	b13a      	cbz	r2, 800b4c0 <_strtod_l+0xd8>
 800b4b0:	2135      	movs	r1, #53	; 0x35
 800b4b2:	a818      	add	r0, sp, #96	; 0x60
 800b4b4:	f003 fc79 	bl	800edaa <__copybits>
 800b4b8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b4ba:	4620      	mov	r0, r4
 800b4bc:	f003 f84c 	bl	800e558 <_Bfree>
 800b4c0:	3f01      	subs	r7, #1
 800b4c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b4c4:	2f04      	cmp	r7, #4
 800b4c6:	d806      	bhi.n	800b4d6 <_strtod_l+0xee>
 800b4c8:	e8df f007 	tbb	[pc, r7]
 800b4cc:	201d0314 	.word	0x201d0314
 800b4d0:	14          	.byte	0x14
 800b4d1:	00          	.byte	0x00
 800b4d2:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800b4d6:	05e9      	lsls	r1, r5, #23
 800b4d8:	bf48      	it	mi
 800b4da:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800b4de:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b4e2:	0d1b      	lsrs	r3, r3, #20
 800b4e4:	051b      	lsls	r3, r3, #20
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d1b9      	bne.n	800b45e <_strtod_l+0x76>
 800b4ea:	f000 ff43 	bl	800c374 <__errno>
 800b4ee:	2322      	movs	r3, #34	; 0x22
 800b4f0:	6003      	str	r3, [r0, #0]
 800b4f2:	e7b4      	b.n	800b45e <_strtod_l+0x76>
 800b4f4:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800b4f8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b4fc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800b500:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800b504:	e7e7      	b.n	800b4d6 <_strtod_l+0xee>
 800b506:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800b680 <_strtod_l+0x298>
 800b50a:	e7e4      	b.n	800b4d6 <_strtod_l+0xee>
 800b50c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800b510:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800b514:	e7df      	b.n	800b4d6 <_strtod_l+0xee>
 800b516:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b518:	1c5a      	adds	r2, r3, #1
 800b51a:	9215      	str	r2, [sp, #84]	; 0x54
 800b51c:	785b      	ldrb	r3, [r3, #1]
 800b51e:	2b30      	cmp	r3, #48	; 0x30
 800b520:	d0f9      	beq.n	800b516 <_strtod_l+0x12e>
 800b522:	2b00      	cmp	r3, #0
 800b524:	d09b      	beq.n	800b45e <_strtod_l+0x76>
 800b526:	2301      	movs	r3, #1
 800b528:	f04f 0a00 	mov.w	sl, #0
 800b52c:	9304      	str	r3, [sp, #16]
 800b52e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b530:	930b      	str	r3, [sp, #44]	; 0x2c
 800b532:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800b536:	46d3      	mov	fp, sl
 800b538:	220a      	movs	r2, #10
 800b53a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800b53c:	7806      	ldrb	r6, [r0, #0]
 800b53e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b542:	b2d9      	uxtb	r1, r3
 800b544:	2909      	cmp	r1, #9
 800b546:	d926      	bls.n	800b596 <_strtod_l+0x1ae>
 800b548:	494c      	ldr	r1, [pc, #304]	; (800b67c <_strtod_l+0x294>)
 800b54a:	2201      	movs	r2, #1
 800b54c:	f000 fe3f 	bl	800c1ce <strncmp>
 800b550:	2800      	cmp	r0, #0
 800b552:	d030      	beq.n	800b5b6 <_strtod_l+0x1ce>
 800b554:	2000      	movs	r0, #0
 800b556:	4632      	mov	r2, r6
 800b558:	9005      	str	r0, [sp, #20]
 800b55a:	465e      	mov	r6, fp
 800b55c:	4603      	mov	r3, r0
 800b55e:	2a65      	cmp	r2, #101	; 0x65
 800b560:	d001      	beq.n	800b566 <_strtod_l+0x17e>
 800b562:	2a45      	cmp	r2, #69	; 0x45
 800b564:	d113      	bne.n	800b58e <_strtod_l+0x1a6>
 800b566:	b91e      	cbnz	r6, 800b570 <_strtod_l+0x188>
 800b568:	9a04      	ldr	r2, [sp, #16]
 800b56a:	4302      	orrs	r2, r0
 800b56c:	d094      	beq.n	800b498 <_strtod_l+0xb0>
 800b56e:	2600      	movs	r6, #0
 800b570:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800b572:	1c6a      	adds	r2, r5, #1
 800b574:	9215      	str	r2, [sp, #84]	; 0x54
 800b576:	786a      	ldrb	r2, [r5, #1]
 800b578:	2a2b      	cmp	r2, #43	; 0x2b
 800b57a:	d074      	beq.n	800b666 <_strtod_l+0x27e>
 800b57c:	2a2d      	cmp	r2, #45	; 0x2d
 800b57e:	d078      	beq.n	800b672 <_strtod_l+0x28a>
 800b580:	f04f 0c00 	mov.w	ip, #0
 800b584:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b588:	2909      	cmp	r1, #9
 800b58a:	d97f      	bls.n	800b68c <_strtod_l+0x2a4>
 800b58c:	9515      	str	r5, [sp, #84]	; 0x54
 800b58e:	2700      	movs	r7, #0
 800b590:	e09e      	b.n	800b6d0 <_strtod_l+0x2e8>
 800b592:	2300      	movs	r3, #0
 800b594:	e7c8      	b.n	800b528 <_strtod_l+0x140>
 800b596:	f1bb 0f08 	cmp.w	fp, #8
 800b59a:	bfd8      	it	le
 800b59c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800b59e:	f100 0001 	add.w	r0, r0, #1
 800b5a2:	bfda      	itte	le
 800b5a4:	fb02 3301 	mlale	r3, r2, r1, r3
 800b5a8:	9309      	strle	r3, [sp, #36]	; 0x24
 800b5aa:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800b5ae:	f10b 0b01 	add.w	fp, fp, #1
 800b5b2:	9015      	str	r0, [sp, #84]	; 0x54
 800b5b4:	e7c1      	b.n	800b53a <_strtod_l+0x152>
 800b5b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5b8:	1c5a      	adds	r2, r3, #1
 800b5ba:	9215      	str	r2, [sp, #84]	; 0x54
 800b5bc:	785a      	ldrb	r2, [r3, #1]
 800b5be:	f1bb 0f00 	cmp.w	fp, #0
 800b5c2:	d037      	beq.n	800b634 <_strtod_l+0x24c>
 800b5c4:	9005      	str	r0, [sp, #20]
 800b5c6:	465e      	mov	r6, fp
 800b5c8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b5cc:	2b09      	cmp	r3, #9
 800b5ce:	d912      	bls.n	800b5f6 <_strtod_l+0x20e>
 800b5d0:	2301      	movs	r3, #1
 800b5d2:	e7c4      	b.n	800b55e <_strtod_l+0x176>
 800b5d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5d6:	1c5a      	adds	r2, r3, #1
 800b5d8:	9215      	str	r2, [sp, #84]	; 0x54
 800b5da:	785a      	ldrb	r2, [r3, #1]
 800b5dc:	3001      	adds	r0, #1
 800b5de:	2a30      	cmp	r2, #48	; 0x30
 800b5e0:	d0f8      	beq.n	800b5d4 <_strtod_l+0x1ec>
 800b5e2:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b5e6:	2b08      	cmp	r3, #8
 800b5e8:	f200 84c1 	bhi.w	800bf6e <_strtod_l+0xb86>
 800b5ec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b5ee:	9005      	str	r0, [sp, #20]
 800b5f0:	2000      	movs	r0, #0
 800b5f2:	930b      	str	r3, [sp, #44]	; 0x2c
 800b5f4:	4606      	mov	r6, r0
 800b5f6:	3a30      	subs	r2, #48	; 0x30
 800b5f8:	f100 0301 	add.w	r3, r0, #1
 800b5fc:	d014      	beq.n	800b628 <_strtod_l+0x240>
 800b5fe:	9905      	ldr	r1, [sp, #20]
 800b600:	4419      	add	r1, r3
 800b602:	9105      	str	r1, [sp, #20]
 800b604:	4633      	mov	r3, r6
 800b606:	eb00 0c06 	add.w	ip, r0, r6
 800b60a:	210a      	movs	r1, #10
 800b60c:	4563      	cmp	r3, ip
 800b60e:	d113      	bne.n	800b638 <_strtod_l+0x250>
 800b610:	1833      	adds	r3, r6, r0
 800b612:	2b08      	cmp	r3, #8
 800b614:	f106 0601 	add.w	r6, r6, #1
 800b618:	4406      	add	r6, r0
 800b61a:	dc1a      	bgt.n	800b652 <_strtod_l+0x26a>
 800b61c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b61e:	230a      	movs	r3, #10
 800b620:	fb03 2301 	mla	r3, r3, r1, r2
 800b624:	9309      	str	r3, [sp, #36]	; 0x24
 800b626:	2300      	movs	r3, #0
 800b628:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b62a:	1c51      	adds	r1, r2, #1
 800b62c:	9115      	str	r1, [sp, #84]	; 0x54
 800b62e:	7852      	ldrb	r2, [r2, #1]
 800b630:	4618      	mov	r0, r3
 800b632:	e7c9      	b.n	800b5c8 <_strtod_l+0x1e0>
 800b634:	4658      	mov	r0, fp
 800b636:	e7d2      	b.n	800b5de <_strtod_l+0x1f6>
 800b638:	2b08      	cmp	r3, #8
 800b63a:	f103 0301 	add.w	r3, r3, #1
 800b63e:	dc03      	bgt.n	800b648 <_strtod_l+0x260>
 800b640:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b642:	434f      	muls	r7, r1
 800b644:	9709      	str	r7, [sp, #36]	; 0x24
 800b646:	e7e1      	b.n	800b60c <_strtod_l+0x224>
 800b648:	2b10      	cmp	r3, #16
 800b64a:	bfd8      	it	le
 800b64c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800b650:	e7dc      	b.n	800b60c <_strtod_l+0x224>
 800b652:	2e10      	cmp	r6, #16
 800b654:	bfdc      	itt	le
 800b656:	230a      	movle	r3, #10
 800b658:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800b65c:	e7e3      	b.n	800b626 <_strtod_l+0x23e>
 800b65e:	2300      	movs	r3, #0
 800b660:	9305      	str	r3, [sp, #20]
 800b662:	2301      	movs	r3, #1
 800b664:	e780      	b.n	800b568 <_strtod_l+0x180>
 800b666:	f04f 0c00 	mov.w	ip, #0
 800b66a:	1caa      	adds	r2, r5, #2
 800b66c:	9215      	str	r2, [sp, #84]	; 0x54
 800b66e:	78aa      	ldrb	r2, [r5, #2]
 800b670:	e788      	b.n	800b584 <_strtod_l+0x19c>
 800b672:	f04f 0c01 	mov.w	ip, #1
 800b676:	e7f8      	b.n	800b66a <_strtod_l+0x282>
 800b678:	080124bc 	.word	0x080124bc
 800b67c:	080124b7 	.word	0x080124b7
 800b680:	7ff00000 	.word	0x7ff00000
 800b684:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b686:	1c51      	adds	r1, r2, #1
 800b688:	9115      	str	r1, [sp, #84]	; 0x54
 800b68a:	7852      	ldrb	r2, [r2, #1]
 800b68c:	2a30      	cmp	r2, #48	; 0x30
 800b68e:	d0f9      	beq.n	800b684 <_strtod_l+0x29c>
 800b690:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b694:	2908      	cmp	r1, #8
 800b696:	f63f af7a 	bhi.w	800b58e <_strtod_l+0x1a6>
 800b69a:	3a30      	subs	r2, #48	; 0x30
 800b69c:	9208      	str	r2, [sp, #32]
 800b69e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b6a0:	920c      	str	r2, [sp, #48]	; 0x30
 800b6a2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b6a4:	1c57      	adds	r7, r2, #1
 800b6a6:	9715      	str	r7, [sp, #84]	; 0x54
 800b6a8:	7852      	ldrb	r2, [r2, #1]
 800b6aa:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b6ae:	f1be 0f09 	cmp.w	lr, #9
 800b6b2:	d938      	bls.n	800b726 <_strtod_l+0x33e>
 800b6b4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b6b6:	1a7f      	subs	r7, r7, r1
 800b6b8:	2f08      	cmp	r7, #8
 800b6ba:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800b6be:	dc03      	bgt.n	800b6c8 <_strtod_l+0x2e0>
 800b6c0:	9908      	ldr	r1, [sp, #32]
 800b6c2:	428f      	cmp	r7, r1
 800b6c4:	bfa8      	it	ge
 800b6c6:	460f      	movge	r7, r1
 800b6c8:	f1bc 0f00 	cmp.w	ip, #0
 800b6cc:	d000      	beq.n	800b6d0 <_strtod_l+0x2e8>
 800b6ce:	427f      	negs	r7, r7
 800b6d0:	2e00      	cmp	r6, #0
 800b6d2:	d14f      	bne.n	800b774 <_strtod_l+0x38c>
 800b6d4:	9904      	ldr	r1, [sp, #16]
 800b6d6:	4301      	orrs	r1, r0
 800b6d8:	f47f aec1 	bne.w	800b45e <_strtod_l+0x76>
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	f47f aedb 	bne.w	800b498 <_strtod_l+0xb0>
 800b6e2:	2a69      	cmp	r2, #105	; 0x69
 800b6e4:	d029      	beq.n	800b73a <_strtod_l+0x352>
 800b6e6:	dc26      	bgt.n	800b736 <_strtod_l+0x34e>
 800b6e8:	2a49      	cmp	r2, #73	; 0x49
 800b6ea:	d026      	beq.n	800b73a <_strtod_l+0x352>
 800b6ec:	2a4e      	cmp	r2, #78	; 0x4e
 800b6ee:	f47f aed3 	bne.w	800b498 <_strtod_l+0xb0>
 800b6f2:	499b      	ldr	r1, [pc, #620]	; (800b960 <_strtod_l+0x578>)
 800b6f4:	a815      	add	r0, sp, #84	; 0x54
 800b6f6:	f002 f819 	bl	800d72c <__match>
 800b6fa:	2800      	cmp	r0, #0
 800b6fc:	f43f aecc 	beq.w	800b498 <_strtod_l+0xb0>
 800b700:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b702:	781b      	ldrb	r3, [r3, #0]
 800b704:	2b28      	cmp	r3, #40	; 0x28
 800b706:	d12f      	bne.n	800b768 <_strtod_l+0x380>
 800b708:	4996      	ldr	r1, [pc, #600]	; (800b964 <_strtod_l+0x57c>)
 800b70a:	aa18      	add	r2, sp, #96	; 0x60
 800b70c:	a815      	add	r0, sp, #84	; 0x54
 800b70e:	f002 f821 	bl	800d754 <__hexnan>
 800b712:	2805      	cmp	r0, #5
 800b714:	d128      	bne.n	800b768 <_strtod_l+0x380>
 800b716:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b718:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b71c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800b720:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800b724:	e69b      	b.n	800b45e <_strtod_l+0x76>
 800b726:	9f08      	ldr	r7, [sp, #32]
 800b728:	210a      	movs	r1, #10
 800b72a:	fb01 2107 	mla	r1, r1, r7, r2
 800b72e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800b732:	9208      	str	r2, [sp, #32]
 800b734:	e7b5      	b.n	800b6a2 <_strtod_l+0x2ba>
 800b736:	2a6e      	cmp	r2, #110	; 0x6e
 800b738:	e7d9      	b.n	800b6ee <_strtod_l+0x306>
 800b73a:	498b      	ldr	r1, [pc, #556]	; (800b968 <_strtod_l+0x580>)
 800b73c:	a815      	add	r0, sp, #84	; 0x54
 800b73e:	f001 fff5 	bl	800d72c <__match>
 800b742:	2800      	cmp	r0, #0
 800b744:	f43f aea8 	beq.w	800b498 <_strtod_l+0xb0>
 800b748:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b74a:	4988      	ldr	r1, [pc, #544]	; (800b96c <_strtod_l+0x584>)
 800b74c:	3b01      	subs	r3, #1
 800b74e:	a815      	add	r0, sp, #84	; 0x54
 800b750:	9315      	str	r3, [sp, #84]	; 0x54
 800b752:	f001 ffeb 	bl	800d72c <__match>
 800b756:	b910      	cbnz	r0, 800b75e <_strtod_l+0x376>
 800b758:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b75a:	3301      	adds	r3, #1
 800b75c:	9315      	str	r3, [sp, #84]	; 0x54
 800b75e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800b97c <_strtod_l+0x594>
 800b762:	f04f 0800 	mov.w	r8, #0
 800b766:	e67a      	b.n	800b45e <_strtod_l+0x76>
 800b768:	4881      	ldr	r0, [pc, #516]	; (800b970 <_strtod_l+0x588>)
 800b76a:	f000 fe45 	bl	800c3f8 <nan>
 800b76e:	ec59 8b10 	vmov	r8, r9, d0
 800b772:	e674      	b.n	800b45e <_strtod_l+0x76>
 800b774:	9b05      	ldr	r3, [sp, #20]
 800b776:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b778:	1afb      	subs	r3, r7, r3
 800b77a:	f1bb 0f00 	cmp.w	fp, #0
 800b77e:	bf08      	it	eq
 800b780:	46b3      	moveq	fp, r6
 800b782:	2e10      	cmp	r6, #16
 800b784:	9308      	str	r3, [sp, #32]
 800b786:	4635      	mov	r5, r6
 800b788:	bfa8      	it	ge
 800b78a:	2510      	movge	r5, #16
 800b78c:	f7f4 fec4 	bl	8000518 <__aeabi_ui2d>
 800b790:	2e09      	cmp	r6, #9
 800b792:	4680      	mov	r8, r0
 800b794:	4689      	mov	r9, r1
 800b796:	dd13      	ble.n	800b7c0 <_strtod_l+0x3d8>
 800b798:	4b76      	ldr	r3, [pc, #472]	; (800b974 <_strtod_l+0x58c>)
 800b79a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b79e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b7a2:	f7f4 ff33 	bl	800060c <__aeabi_dmul>
 800b7a6:	4680      	mov	r8, r0
 800b7a8:	4650      	mov	r0, sl
 800b7aa:	4689      	mov	r9, r1
 800b7ac:	f7f4 feb4 	bl	8000518 <__aeabi_ui2d>
 800b7b0:	4602      	mov	r2, r0
 800b7b2:	460b      	mov	r3, r1
 800b7b4:	4640      	mov	r0, r8
 800b7b6:	4649      	mov	r1, r9
 800b7b8:	f7f4 fd72 	bl	80002a0 <__adddf3>
 800b7bc:	4680      	mov	r8, r0
 800b7be:	4689      	mov	r9, r1
 800b7c0:	2e0f      	cmp	r6, #15
 800b7c2:	dc38      	bgt.n	800b836 <_strtod_l+0x44e>
 800b7c4:	9b08      	ldr	r3, [sp, #32]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	f43f ae49 	beq.w	800b45e <_strtod_l+0x76>
 800b7cc:	dd24      	ble.n	800b818 <_strtod_l+0x430>
 800b7ce:	2b16      	cmp	r3, #22
 800b7d0:	dc0b      	bgt.n	800b7ea <_strtod_l+0x402>
 800b7d2:	4968      	ldr	r1, [pc, #416]	; (800b974 <_strtod_l+0x58c>)
 800b7d4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b7d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b7dc:	4642      	mov	r2, r8
 800b7de:	464b      	mov	r3, r9
 800b7e0:	f7f4 ff14 	bl	800060c <__aeabi_dmul>
 800b7e4:	4680      	mov	r8, r0
 800b7e6:	4689      	mov	r9, r1
 800b7e8:	e639      	b.n	800b45e <_strtod_l+0x76>
 800b7ea:	9a08      	ldr	r2, [sp, #32]
 800b7ec:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800b7f0:	4293      	cmp	r3, r2
 800b7f2:	db20      	blt.n	800b836 <_strtod_l+0x44e>
 800b7f4:	4c5f      	ldr	r4, [pc, #380]	; (800b974 <_strtod_l+0x58c>)
 800b7f6:	f1c6 060f 	rsb	r6, r6, #15
 800b7fa:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800b7fe:	4642      	mov	r2, r8
 800b800:	464b      	mov	r3, r9
 800b802:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b806:	f7f4 ff01 	bl	800060c <__aeabi_dmul>
 800b80a:	9b08      	ldr	r3, [sp, #32]
 800b80c:	1b9e      	subs	r6, r3, r6
 800b80e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800b812:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b816:	e7e3      	b.n	800b7e0 <_strtod_l+0x3f8>
 800b818:	9b08      	ldr	r3, [sp, #32]
 800b81a:	3316      	adds	r3, #22
 800b81c:	db0b      	blt.n	800b836 <_strtod_l+0x44e>
 800b81e:	9b05      	ldr	r3, [sp, #20]
 800b820:	1bdf      	subs	r7, r3, r7
 800b822:	4b54      	ldr	r3, [pc, #336]	; (800b974 <_strtod_l+0x58c>)
 800b824:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b828:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b82c:	4640      	mov	r0, r8
 800b82e:	4649      	mov	r1, r9
 800b830:	f7f5 f816 	bl	8000860 <__aeabi_ddiv>
 800b834:	e7d6      	b.n	800b7e4 <_strtod_l+0x3fc>
 800b836:	9b08      	ldr	r3, [sp, #32]
 800b838:	1b75      	subs	r5, r6, r5
 800b83a:	441d      	add	r5, r3
 800b83c:	2d00      	cmp	r5, #0
 800b83e:	dd70      	ble.n	800b922 <_strtod_l+0x53a>
 800b840:	f015 030f 	ands.w	r3, r5, #15
 800b844:	d00a      	beq.n	800b85c <_strtod_l+0x474>
 800b846:	494b      	ldr	r1, [pc, #300]	; (800b974 <_strtod_l+0x58c>)
 800b848:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b84c:	4642      	mov	r2, r8
 800b84e:	464b      	mov	r3, r9
 800b850:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b854:	f7f4 feda 	bl	800060c <__aeabi_dmul>
 800b858:	4680      	mov	r8, r0
 800b85a:	4689      	mov	r9, r1
 800b85c:	f035 050f 	bics.w	r5, r5, #15
 800b860:	d04d      	beq.n	800b8fe <_strtod_l+0x516>
 800b862:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800b866:	dd22      	ble.n	800b8ae <_strtod_l+0x4c6>
 800b868:	2500      	movs	r5, #0
 800b86a:	46ab      	mov	fp, r5
 800b86c:	9509      	str	r5, [sp, #36]	; 0x24
 800b86e:	9505      	str	r5, [sp, #20]
 800b870:	2322      	movs	r3, #34	; 0x22
 800b872:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800b97c <_strtod_l+0x594>
 800b876:	6023      	str	r3, [r4, #0]
 800b878:	f04f 0800 	mov.w	r8, #0
 800b87c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b87e:	2b00      	cmp	r3, #0
 800b880:	f43f aded 	beq.w	800b45e <_strtod_l+0x76>
 800b884:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b886:	4620      	mov	r0, r4
 800b888:	f002 fe66 	bl	800e558 <_Bfree>
 800b88c:	9905      	ldr	r1, [sp, #20]
 800b88e:	4620      	mov	r0, r4
 800b890:	f002 fe62 	bl	800e558 <_Bfree>
 800b894:	4659      	mov	r1, fp
 800b896:	4620      	mov	r0, r4
 800b898:	f002 fe5e 	bl	800e558 <_Bfree>
 800b89c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b89e:	4620      	mov	r0, r4
 800b8a0:	f002 fe5a 	bl	800e558 <_Bfree>
 800b8a4:	4629      	mov	r1, r5
 800b8a6:	4620      	mov	r0, r4
 800b8a8:	f002 fe56 	bl	800e558 <_Bfree>
 800b8ac:	e5d7      	b.n	800b45e <_strtod_l+0x76>
 800b8ae:	4b32      	ldr	r3, [pc, #200]	; (800b978 <_strtod_l+0x590>)
 800b8b0:	9304      	str	r3, [sp, #16]
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	112d      	asrs	r5, r5, #4
 800b8b6:	4640      	mov	r0, r8
 800b8b8:	4649      	mov	r1, r9
 800b8ba:	469a      	mov	sl, r3
 800b8bc:	2d01      	cmp	r5, #1
 800b8be:	dc21      	bgt.n	800b904 <_strtod_l+0x51c>
 800b8c0:	b10b      	cbz	r3, 800b8c6 <_strtod_l+0x4de>
 800b8c2:	4680      	mov	r8, r0
 800b8c4:	4689      	mov	r9, r1
 800b8c6:	492c      	ldr	r1, [pc, #176]	; (800b978 <_strtod_l+0x590>)
 800b8c8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b8cc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b8d0:	4642      	mov	r2, r8
 800b8d2:	464b      	mov	r3, r9
 800b8d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b8d8:	f7f4 fe98 	bl	800060c <__aeabi_dmul>
 800b8dc:	4b27      	ldr	r3, [pc, #156]	; (800b97c <_strtod_l+0x594>)
 800b8de:	460a      	mov	r2, r1
 800b8e0:	400b      	ands	r3, r1
 800b8e2:	4927      	ldr	r1, [pc, #156]	; (800b980 <_strtod_l+0x598>)
 800b8e4:	428b      	cmp	r3, r1
 800b8e6:	4680      	mov	r8, r0
 800b8e8:	d8be      	bhi.n	800b868 <_strtod_l+0x480>
 800b8ea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b8ee:	428b      	cmp	r3, r1
 800b8f0:	bf86      	itte	hi
 800b8f2:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800b984 <_strtod_l+0x59c>
 800b8f6:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 800b8fa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800b8fe:	2300      	movs	r3, #0
 800b900:	9304      	str	r3, [sp, #16]
 800b902:	e07b      	b.n	800b9fc <_strtod_l+0x614>
 800b904:	07ea      	lsls	r2, r5, #31
 800b906:	d505      	bpl.n	800b914 <_strtod_l+0x52c>
 800b908:	9b04      	ldr	r3, [sp, #16]
 800b90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b90e:	f7f4 fe7d 	bl	800060c <__aeabi_dmul>
 800b912:	2301      	movs	r3, #1
 800b914:	9a04      	ldr	r2, [sp, #16]
 800b916:	3208      	adds	r2, #8
 800b918:	f10a 0a01 	add.w	sl, sl, #1
 800b91c:	106d      	asrs	r5, r5, #1
 800b91e:	9204      	str	r2, [sp, #16]
 800b920:	e7cc      	b.n	800b8bc <_strtod_l+0x4d4>
 800b922:	d0ec      	beq.n	800b8fe <_strtod_l+0x516>
 800b924:	426d      	negs	r5, r5
 800b926:	f015 020f 	ands.w	r2, r5, #15
 800b92a:	d00a      	beq.n	800b942 <_strtod_l+0x55a>
 800b92c:	4b11      	ldr	r3, [pc, #68]	; (800b974 <_strtod_l+0x58c>)
 800b92e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b932:	4640      	mov	r0, r8
 800b934:	4649      	mov	r1, r9
 800b936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93a:	f7f4 ff91 	bl	8000860 <__aeabi_ddiv>
 800b93e:	4680      	mov	r8, r0
 800b940:	4689      	mov	r9, r1
 800b942:	112d      	asrs	r5, r5, #4
 800b944:	d0db      	beq.n	800b8fe <_strtod_l+0x516>
 800b946:	2d1f      	cmp	r5, #31
 800b948:	dd1e      	ble.n	800b988 <_strtod_l+0x5a0>
 800b94a:	2500      	movs	r5, #0
 800b94c:	46ab      	mov	fp, r5
 800b94e:	9509      	str	r5, [sp, #36]	; 0x24
 800b950:	9505      	str	r5, [sp, #20]
 800b952:	2322      	movs	r3, #34	; 0x22
 800b954:	f04f 0800 	mov.w	r8, #0
 800b958:	f04f 0900 	mov.w	r9, #0
 800b95c:	6023      	str	r3, [r4, #0]
 800b95e:	e78d      	b.n	800b87c <_strtod_l+0x494>
 800b960:	0801248d 	.word	0x0801248d
 800b964:	080124d0 	.word	0x080124d0
 800b968:	08012485 	.word	0x08012485
 800b96c:	080126ee 	.word	0x080126ee
 800b970:	080126ea 	.word	0x080126ea
 800b974:	08012870 	.word	0x08012870
 800b978:	08012848 	.word	0x08012848
 800b97c:	7ff00000 	.word	0x7ff00000
 800b980:	7ca00000 	.word	0x7ca00000
 800b984:	7fefffff 	.word	0x7fefffff
 800b988:	f015 0310 	ands.w	r3, r5, #16
 800b98c:	bf18      	it	ne
 800b98e:	236a      	movne	r3, #106	; 0x6a
 800b990:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800bd34 <_strtod_l+0x94c>
 800b994:	9304      	str	r3, [sp, #16]
 800b996:	4640      	mov	r0, r8
 800b998:	4649      	mov	r1, r9
 800b99a:	2300      	movs	r3, #0
 800b99c:	07ea      	lsls	r2, r5, #31
 800b99e:	d504      	bpl.n	800b9aa <_strtod_l+0x5c2>
 800b9a0:	e9da 2300 	ldrd	r2, r3, [sl]
 800b9a4:	f7f4 fe32 	bl	800060c <__aeabi_dmul>
 800b9a8:	2301      	movs	r3, #1
 800b9aa:	106d      	asrs	r5, r5, #1
 800b9ac:	f10a 0a08 	add.w	sl, sl, #8
 800b9b0:	d1f4      	bne.n	800b99c <_strtod_l+0x5b4>
 800b9b2:	b10b      	cbz	r3, 800b9b8 <_strtod_l+0x5d0>
 800b9b4:	4680      	mov	r8, r0
 800b9b6:	4689      	mov	r9, r1
 800b9b8:	9b04      	ldr	r3, [sp, #16]
 800b9ba:	b1bb      	cbz	r3, 800b9ec <_strtod_l+0x604>
 800b9bc:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800b9c0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	4649      	mov	r1, r9
 800b9c8:	dd10      	ble.n	800b9ec <_strtod_l+0x604>
 800b9ca:	2b1f      	cmp	r3, #31
 800b9cc:	f340 811e 	ble.w	800bc0c <_strtod_l+0x824>
 800b9d0:	2b34      	cmp	r3, #52	; 0x34
 800b9d2:	bfde      	ittt	le
 800b9d4:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 800b9d8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b9dc:	4093      	lslle	r3, r2
 800b9de:	f04f 0800 	mov.w	r8, #0
 800b9e2:	bfcc      	ite	gt
 800b9e4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b9e8:	ea03 0901 	andle.w	r9, r3, r1
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	4640      	mov	r0, r8
 800b9f2:	4649      	mov	r1, r9
 800b9f4:	f7f5 f872 	bl	8000adc <__aeabi_dcmpeq>
 800b9f8:	2800      	cmp	r0, #0
 800b9fa:	d1a6      	bne.n	800b94a <_strtod_l+0x562>
 800b9fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b9fe:	9300      	str	r3, [sp, #0]
 800ba00:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ba02:	4633      	mov	r3, r6
 800ba04:	465a      	mov	r2, fp
 800ba06:	4620      	mov	r0, r4
 800ba08:	f002 fe0e 	bl	800e628 <__s2b>
 800ba0c:	9009      	str	r0, [sp, #36]	; 0x24
 800ba0e:	2800      	cmp	r0, #0
 800ba10:	f43f af2a 	beq.w	800b868 <_strtod_l+0x480>
 800ba14:	9a08      	ldr	r2, [sp, #32]
 800ba16:	9b05      	ldr	r3, [sp, #20]
 800ba18:	2a00      	cmp	r2, #0
 800ba1a:	eba3 0307 	sub.w	r3, r3, r7
 800ba1e:	bfa8      	it	ge
 800ba20:	2300      	movge	r3, #0
 800ba22:	930c      	str	r3, [sp, #48]	; 0x30
 800ba24:	2500      	movs	r5, #0
 800ba26:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800ba2a:	9312      	str	r3, [sp, #72]	; 0x48
 800ba2c:	46ab      	mov	fp, r5
 800ba2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba30:	4620      	mov	r0, r4
 800ba32:	6859      	ldr	r1, [r3, #4]
 800ba34:	f002 fd50 	bl	800e4d8 <_Balloc>
 800ba38:	9005      	str	r0, [sp, #20]
 800ba3a:	2800      	cmp	r0, #0
 800ba3c:	f43f af18 	beq.w	800b870 <_strtod_l+0x488>
 800ba40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba42:	691a      	ldr	r2, [r3, #16]
 800ba44:	3202      	adds	r2, #2
 800ba46:	f103 010c 	add.w	r1, r3, #12
 800ba4a:	0092      	lsls	r2, r2, #2
 800ba4c:	300c      	adds	r0, #12
 800ba4e:	f000 fcbd 	bl	800c3cc <memcpy>
 800ba52:	ec49 8b10 	vmov	d0, r8, r9
 800ba56:	aa18      	add	r2, sp, #96	; 0x60
 800ba58:	a917      	add	r1, sp, #92	; 0x5c
 800ba5a:	4620      	mov	r0, r4
 800ba5c:	f003 f918 	bl	800ec90 <__d2b>
 800ba60:	ec49 8b18 	vmov	d8, r8, r9
 800ba64:	9016      	str	r0, [sp, #88]	; 0x58
 800ba66:	2800      	cmp	r0, #0
 800ba68:	f43f af02 	beq.w	800b870 <_strtod_l+0x488>
 800ba6c:	2101      	movs	r1, #1
 800ba6e:	4620      	mov	r0, r4
 800ba70:	f002 fe72 	bl	800e758 <__i2b>
 800ba74:	4683      	mov	fp, r0
 800ba76:	2800      	cmp	r0, #0
 800ba78:	f43f aefa 	beq.w	800b870 <_strtod_l+0x488>
 800ba7c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800ba7e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ba80:	2e00      	cmp	r6, #0
 800ba82:	bfab      	itete	ge
 800ba84:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800ba86:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800ba88:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800ba8a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800ba8e:	bfac      	ite	ge
 800ba90:	eb06 0a03 	addge.w	sl, r6, r3
 800ba94:	1b9f      	sublt	r7, r3, r6
 800ba96:	9b04      	ldr	r3, [sp, #16]
 800ba98:	1af6      	subs	r6, r6, r3
 800ba9a:	4416      	add	r6, r2
 800ba9c:	4ba0      	ldr	r3, [pc, #640]	; (800bd20 <_strtod_l+0x938>)
 800ba9e:	3e01      	subs	r6, #1
 800baa0:	429e      	cmp	r6, r3
 800baa2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800baa6:	f280 80c4 	bge.w	800bc32 <_strtod_l+0x84a>
 800baaa:	1b9b      	subs	r3, r3, r6
 800baac:	2b1f      	cmp	r3, #31
 800baae:	eba2 0203 	sub.w	r2, r2, r3
 800bab2:	f04f 0101 	mov.w	r1, #1
 800bab6:	f300 80b0 	bgt.w	800bc1a <_strtod_l+0x832>
 800baba:	fa01 f303 	lsl.w	r3, r1, r3
 800babe:	930e      	str	r3, [sp, #56]	; 0x38
 800bac0:	2300      	movs	r3, #0
 800bac2:	930d      	str	r3, [sp, #52]	; 0x34
 800bac4:	eb0a 0602 	add.w	r6, sl, r2
 800bac8:	9b04      	ldr	r3, [sp, #16]
 800baca:	45b2      	cmp	sl, r6
 800bacc:	4417      	add	r7, r2
 800bace:	441f      	add	r7, r3
 800bad0:	4653      	mov	r3, sl
 800bad2:	bfa8      	it	ge
 800bad4:	4633      	movge	r3, r6
 800bad6:	42bb      	cmp	r3, r7
 800bad8:	bfa8      	it	ge
 800bada:	463b      	movge	r3, r7
 800badc:	2b00      	cmp	r3, #0
 800bade:	bfc2      	ittt	gt
 800bae0:	1af6      	subgt	r6, r6, r3
 800bae2:	1aff      	subgt	r7, r7, r3
 800bae4:	ebaa 0a03 	subgt.w	sl, sl, r3
 800bae8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800baea:	2b00      	cmp	r3, #0
 800baec:	dd17      	ble.n	800bb1e <_strtod_l+0x736>
 800baee:	4659      	mov	r1, fp
 800baf0:	461a      	mov	r2, r3
 800baf2:	4620      	mov	r0, r4
 800baf4:	f002 fef0 	bl	800e8d8 <__pow5mult>
 800baf8:	4683      	mov	fp, r0
 800bafa:	2800      	cmp	r0, #0
 800bafc:	f43f aeb8 	beq.w	800b870 <_strtod_l+0x488>
 800bb00:	4601      	mov	r1, r0
 800bb02:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bb04:	4620      	mov	r0, r4
 800bb06:	f002 fe3d 	bl	800e784 <__multiply>
 800bb0a:	900b      	str	r0, [sp, #44]	; 0x2c
 800bb0c:	2800      	cmp	r0, #0
 800bb0e:	f43f aeaf 	beq.w	800b870 <_strtod_l+0x488>
 800bb12:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bb14:	4620      	mov	r0, r4
 800bb16:	f002 fd1f 	bl	800e558 <_Bfree>
 800bb1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb1c:	9316      	str	r3, [sp, #88]	; 0x58
 800bb1e:	2e00      	cmp	r6, #0
 800bb20:	f300 808c 	bgt.w	800bc3c <_strtod_l+0x854>
 800bb24:	9b08      	ldr	r3, [sp, #32]
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	dd08      	ble.n	800bb3c <_strtod_l+0x754>
 800bb2a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800bb2c:	9905      	ldr	r1, [sp, #20]
 800bb2e:	4620      	mov	r0, r4
 800bb30:	f002 fed2 	bl	800e8d8 <__pow5mult>
 800bb34:	9005      	str	r0, [sp, #20]
 800bb36:	2800      	cmp	r0, #0
 800bb38:	f43f ae9a 	beq.w	800b870 <_strtod_l+0x488>
 800bb3c:	2f00      	cmp	r7, #0
 800bb3e:	dd08      	ble.n	800bb52 <_strtod_l+0x76a>
 800bb40:	9905      	ldr	r1, [sp, #20]
 800bb42:	463a      	mov	r2, r7
 800bb44:	4620      	mov	r0, r4
 800bb46:	f002 ff21 	bl	800e98c <__lshift>
 800bb4a:	9005      	str	r0, [sp, #20]
 800bb4c:	2800      	cmp	r0, #0
 800bb4e:	f43f ae8f 	beq.w	800b870 <_strtod_l+0x488>
 800bb52:	f1ba 0f00 	cmp.w	sl, #0
 800bb56:	dd08      	ble.n	800bb6a <_strtod_l+0x782>
 800bb58:	4659      	mov	r1, fp
 800bb5a:	4652      	mov	r2, sl
 800bb5c:	4620      	mov	r0, r4
 800bb5e:	f002 ff15 	bl	800e98c <__lshift>
 800bb62:	4683      	mov	fp, r0
 800bb64:	2800      	cmp	r0, #0
 800bb66:	f43f ae83 	beq.w	800b870 <_strtod_l+0x488>
 800bb6a:	9a05      	ldr	r2, [sp, #20]
 800bb6c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bb6e:	4620      	mov	r0, r4
 800bb70:	f002 ff94 	bl	800ea9c <__mdiff>
 800bb74:	4605      	mov	r5, r0
 800bb76:	2800      	cmp	r0, #0
 800bb78:	f43f ae7a 	beq.w	800b870 <_strtod_l+0x488>
 800bb7c:	68c3      	ldr	r3, [r0, #12]
 800bb7e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb80:	2300      	movs	r3, #0
 800bb82:	60c3      	str	r3, [r0, #12]
 800bb84:	4659      	mov	r1, fp
 800bb86:	f002 ff6d 	bl	800ea64 <__mcmp>
 800bb8a:	2800      	cmp	r0, #0
 800bb8c:	da60      	bge.n	800bc50 <_strtod_l+0x868>
 800bb8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bb90:	ea53 0308 	orrs.w	r3, r3, r8
 800bb94:	f040 8084 	bne.w	800bca0 <_strtod_l+0x8b8>
 800bb98:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d17f      	bne.n	800bca0 <_strtod_l+0x8b8>
 800bba0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800bba4:	0d1b      	lsrs	r3, r3, #20
 800bba6:	051b      	lsls	r3, r3, #20
 800bba8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800bbac:	d978      	bls.n	800bca0 <_strtod_l+0x8b8>
 800bbae:	696b      	ldr	r3, [r5, #20]
 800bbb0:	b913      	cbnz	r3, 800bbb8 <_strtod_l+0x7d0>
 800bbb2:	692b      	ldr	r3, [r5, #16]
 800bbb4:	2b01      	cmp	r3, #1
 800bbb6:	dd73      	ble.n	800bca0 <_strtod_l+0x8b8>
 800bbb8:	4629      	mov	r1, r5
 800bbba:	2201      	movs	r2, #1
 800bbbc:	4620      	mov	r0, r4
 800bbbe:	f002 fee5 	bl	800e98c <__lshift>
 800bbc2:	4659      	mov	r1, fp
 800bbc4:	4605      	mov	r5, r0
 800bbc6:	f002 ff4d 	bl	800ea64 <__mcmp>
 800bbca:	2800      	cmp	r0, #0
 800bbcc:	dd68      	ble.n	800bca0 <_strtod_l+0x8b8>
 800bbce:	9904      	ldr	r1, [sp, #16]
 800bbd0:	4a54      	ldr	r2, [pc, #336]	; (800bd24 <_strtod_l+0x93c>)
 800bbd2:	464b      	mov	r3, r9
 800bbd4:	2900      	cmp	r1, #0
 800bbd6:	f000 8084 	beq.w	800bce2 <_strtod_l+0x8fa>
 800bbda:	ea02 0109 	and.w	r1, r2, r9
 800bbde:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800bbe2:	dc7e      	bgt.n	800bce2 <_strtod_l+0x8fa>
 800bbe4:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800bbe8:	f77f aeb3 	ble.w	800b952 <_strtod_l+0x56a>
 800bbec:	4b4e      	ldr	r3, [pc, #312]	; (800bd28 <_strtod_l+0x940>)
 800bbee:	4640      	mov	r0, r8
 800bbf0:	4649      	mov	r1, r9
 800bbf2:	2200      	movs	r2, #0
 800bbf4:	f7f4 fd0a 	bl	800060c <__aeabi_dmul>
 800bbf8:	4b4a      	ldr	r3, [pc, #296]	; (800bd24 <_strtod_l+0x93c>)
 800bbfa:	400b      	ands	r3, r1
 800bbfc:	4680      	mov	r8, r0
 800bbfe:	4689      	mov	r9, r1
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	f47f ae3f 	bne.w	800b884 <_strtod_l+0x49c>
 800bc06:	2322      	movs	r3, #34	; 0x22
 800bc08:	6023      	str	r3, [r4, #0]
 800bc0a:	e63b      	b.n	800b884 <_strtod_l+0x49c>
 800bc0c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bc10:	fa02 f303 	lsl.w	r3, r2, r3
 800bc14:	ea03 0808 	and.w	r8, r3, r8
 800bc18:	e6e8      	b.n	800b9ec <_strtod_l+0x604>
 800bc1a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800bc1e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800bc22:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800bc26:	36e2      	adds	r6, #226	; 0xe2
 800bc28:	fa01 f306 	lsl.w	r3, r1, r6
 800bc2c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800bc30:	e748      	b.n	800bac4 <_strtod_l+0x6dc>
 800bc32:	2100      	movs	r1, #0
 800bc34:	2301      	movs	r3, #1
 800bc36:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800bc3a:	e743      	b.n	800bac4 <_strtod_l+0x6dc>
 800bc3c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bc3e:	4632      	mov	r2, r6
 800bc40:	4620      	mov	r0, r4
 800bc42:	f002 fea3 	bl	800e98c <__lshift>
 800bc46:	9016      	str	r0, [sp, #88]	; 0x58
 800bc48:	2800      	cmp	r0, #0
 800bc4a:	f47f af6b 	bne.w	800bb24 <_strtod_l+0x73c>
 800bc4e:	e60f      	b.n	800b870 <_strtod_l+0x488>
 800bc50:	46ca      	mov	sl, r9
 800bc52:	d171      	bne.n	800bd38 <_strtod_l+0x950>
 800bc54:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800bc56:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bc5a:	b352      	cbz	r2, 800bcb2 <_strtod_l+0x8ca>
 800bc5c:	4a33      	ldr	r2, [pc, #204]	; (800bd2c <_strtod_l+0x944>)
 800bc5e:	4293      	cmp	r3, r2
 800bc60:	d12a      	bne.n	800bcb8 <_strtod_l+0x8d0>
 800bc62:	9b04      	ldr	r3, [sp, #16]
 800bc64:	4641      	mov	r1, r8
 800bc66:	b1fb      	cbz	r3, 800bca8 <_strtod_l+0x8c0>
 800bc68:	4b2e      	ldr	r3, [pc, #184]	; (800bd24 <_strtod_l+0x93c>)
 800bc6a:	ea09 0303 	and.w	r3, r9, r3
 800bc6e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bc72:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bc76:	d81a      	bhi.n	800bcae <_strtod_l+0x8c6>
 800bc78:	0d1b      	lsrs	r3, r3, #20
 800bc7a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bc7e:	fa02 f303 	lsl.w	r3, r2, r3
 800bc82:	4299      	cmp	r1, r3
 800bc84:	d118      	bne.n	800bcb8 <_strtod_l+0x8d0>
 800bc86:	4b2a      	ldr	r3, [pc, #168]	; (800bd30 <_strtod_l+0x948>)
 800bc88:	459a      	cmp	sl, r3
 800bc8a:	d102      	bne.n	800bc92 <_strtod_l+0x8aa>
 800bc8c:	3101      	adds	r1, #1
 800bc8e:	f43f adef 	beq.w	800b870 <_strtod_l+0x488>
 800bc92:	4b24      	ldr	r3, [pc, #144]	; (800bd24 <_strtod_l+0x93c>)
 800bc94:	ea0a 0303 	and.w	r3, sl, r3
 800bc98:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800bc9c:	f04f 0800 	mov.w	r8, #0
 800bca0:	9b04      	ldr	r3, [sp, #16]
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d1a2      	bne.n	800bbec <_strtod_l+0x804>
 800bca6:	e5ed      	b.n	800b884 <_strtod_l+0x49c>
 800bca8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800bcac:	e7e9      	b.n	800bc82 <_strtod_l+0x89a>
 800bcae:	4613      	mov	r3, r2
 800bcb0:	e7e7      	b.n	800bc82 <_strtod_l+0x89a>
 800bcb2:	ea53 0308 	orrs.w	r3, r3, r8
 800bcb6:	d08a      	beq.n	800bbce <_strtod_l+0x7e6>
 800bcb8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bcba:	b1e3      	cbz	r3, 800bcf6 <_strtod_l+0x90e>
 800bcbc:	ea13 0f0a 	tst.w	r3, sl
 800bcc0:	d0ee      	beq.n	800bca0 <_strtod_l+0x8b8>
 800bcc2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bcc4:	9a04      	ldr	r2, [sp, #16]
 800bcc6:	4640      	mov	r0, r8
 800bcc8:	4649      	mov	r1, r9
 800bcca:	b1c3      	cbz	r3, 800bcfe <_strtod_l+0x916>
 800bccc:	f7ff fb70 	bl	800b3b0 <sulp>
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	460b      	mov	r3, r1
 800bcd4:	ec51 0b18 	vmov	r0, r1, d8
 800bcd8:	f7f4 fae2 	bl	80002a0 <__adddf3>
 800bcdc:	4680      	mov	r8, r0
 800bcde:	4689      	mov	r9, r1
 800bce0:	e7de      	b.n	800bca0 <_strtod_l+0x8b8>
 800bce2:	4013      	ands	r3, r2
 800bce4:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800bce8:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800bcec:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800bcf0:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800bcf4:	e7d4      	b.n	800bca0 <_strtod_l+0x8b8>
 800bcf6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800bcf8:	ea13 0f08 	tst.w	r3, r8
 800bcfc:	e7e0      	b.n	800bcc0 <_strtod_l+0x8d8>
 800bcfe:	f7ff fb57 	bl	800b3b0 <sulp>
 800bd02:	4602      	mov	r2, r0
 800bd04:	460b      	mov	r3, r1
 800bd06:	ec51 0b18 	vmov	r0, r1, d8
 800bd0a:	f7f4 fac7 	bl	800029c <__aeabi_dsub>
 800bd0e:	2200      	movs	r2, #0
 800bd10:	2300      	movs	r3, #0
 800bd12:	4680      	mov	r8, r0
 800bd14:	4689      	mov	r9, r1
 800bd16:	f7f4 fee1 	bl	8000adc <__aeabi_dcmpeq>
 800bd1a:	2800      	cmp	r0, #0
 800bd1c:	d0c0      	beq.n	800bca0 <_strtod_l+0x8b8>
 800bd1e:	e618      	b.n	800b952 <_strtod_l+0x56a>
 800bd20:	fffffc02 	.word	0xfffffc02
 800bd24:	7ff00000 	.word	0x7ff00000
 800bd28:	39500000 	.word	0x39500000
 800bd2c:	000fffff 	.word	0x000fffff
 800bd30:	7fefffff 	.word	0x7fefffff
 800bd34:	080124e8 	.word	0x080124e8
 800bd38:	4659      	mov	r1, fp
 800bd3a:	4628      	mov	r0, r5
 800bd3c:	f003 f802 	bl	800ed44 <__ratio>
 800bd40:	ec57 6b10 	vmov	r6, r7, d0
 800bd44:	ee10 0a10 	vmov	r0, s0
 800bd48:	2200      	movs	r2, #0
 800bd4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800bd4e:	4639      	mov	r1, r7
 800bd50:	f7f4 fed8 	bl	8000b04 <__aeabi_dcmple>
 800bd54:	2800      	cmp	r0, #0
 800bd56:	d071      	beq.n	800be3c <_strtod_l+0xa54>
 800bd58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d17c      	bne.n	800be58 <_strtod_l+0xa70>
 800bd5e:	f1b8 0f00 	cmp.w	r8, #0
 800bd62:	d15a      	bne.n	800be1a <_strtod_l+0xa32>
 800bd64:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd68:	2b00      	cmp	r3, #0
 800bd6a:	d15d      	bne.n	800be28 <_strtod_l+0xa40>
 800bd6c:	4b90      	ldr	r3, [pc, #576]	; (800bfb0 <_strtod_l+0xbc8>)
 800bd6e:	2200      	movs	r2, #0
 800bd70:	4630      	mov	r0, r6
 800bd72:	4639      	mov	r1, r7
 800bd74:	f7f4 febc 	bl	8000af0 <__aeabi_dcmplt>
 800bd78:	2800      	cmp	r0, #0
 800bd7a:	d15c      	bne.n	800be36 <_strtod_l+0xa4e>
 800bd7c:	4630      	mov	r0, r6
 800bd7e:	4639      	mov	r1, r7
 800bd80:	4b8c      	ldr	r3, [pc, #560]	; (800bfb4 <_strtod_l+0xbcc>)
 800bd82:	2200      	movs	r2, #0
 800bd84:	f7f4 fc42 	bl	800060c <__aeabi_dmul>
 800bd88:	4606      	mov	r6, r0
 800bd8a:	460f      	mov	r7, r1
 800bd8c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800bd90:	9606      	str	r6, [sp, #24]
 800bd92:	9307      	str	r3, [sp, #28]
 800bd94:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bd98:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800bd9c:	4b86      	ldr	r3, [pc, #536]	; (800bfb8 <_strtod_l+0xbd0>)
 800bd9e:	ea0a 0303 	and.w	r3, sl, r3
 800bda2:	930d      	str	r3, [sp, #52]	; 0x34
 800bda4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bda6:	4b85      	ldr	r3, [pc, #532]	; (800bfbc <_strtod_l+0xbd4>)
 800bda8:	429a      	cmp	r2, r3
 800bdaa:	f040 8090 	bne.w	800bece <_strtod_l+0xae6>
 800bdae:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800bdb2:	ec49 8b10 	vmov	d0, r8, r9
 800bdb6:	f002 fefb 	bl	800ebb0 <__ulp>
 800bdba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bdbe:	ec51 0b10 	vmov	r0, r1, d0
 800bdc2:	f7f4 fc23 	bl	800060c <__aeabi_dmul>
 800bdc6:	4642      	mov	r2, r8
 800bdc8:	464b      	mov	r3, r9
 800bdca:	f7f4 fa69 	bl	80002a0 <__adddf3>
 800bdce:	460b      	mov	r3, r1
 800bdd0:	4979      	ldr	r1, [pc, #484]	; (800bfb8 <_strtod_l+0xbd0>)
 800bdd2:	4a7b      	ldr	r2, [pc, #492]	; (800bfc0 <_strtod_l+0xbd8>)
 800bdd4:	4019      	ands	r1, r3
 800bdd6:	4291      	cmp	r1, r2
 800bdd8:	4680      	mov	r8, r0
 800bdda:	d944      	bls.n	800be66 <_strtod_l+0xa7e>
 800bddc:	ee18 2a90 	vmov	r2, s17
 800bde0:	4b78      	ldr	r3, [pc, #480]	; (800bfc4 <_strtod_l+0xbdc>)
 800bde2:	429a      	cmp	r2, r3
 800bde4:	d104      	bne.n	800bdf0 <_strtod_l+0xa08>
 800bde6:	ee18 3a10 	vmov	r3, s16
 800bdea:	3301      	adds	r3, #1
 800bdec:	f43f ad40 	beq.w	800b870 <_strtod_l+0x488>
 800bdf0:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800bfc4 <_strtod_l+0xbdc>
 800bdf4:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800bdf8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800bdfa:	4620      	mov	r0, r4
 800bdfc:	f002 fbac 	bl	800e558 <_Bfree>
 800be00:	9905      	ldr	r1, [sp, #20]
 800be02:	4620      	mov	r0, r4
 800be04:	f002 fba8 	bl	800e558 <_Bfree>
 800be08:	4659      	mov	r1, fp
 800be0a:	4620      	mov	r0, r4
 800be0c:	f002 fba4 	bl	800e558 <_Bfree>
 800be10:	4629      	mov	r1, r5
 800be12:	4620      	mov	r0, r4
 800be14:	f002 fba0 	bl	800e558 <_Bfree>
 800be18:	e609      	b.n	800ba2e <_strtod_l+0x646>
 800be1a:	f1b8 0f01 	cmp.w	r8, #1
 800be1e:	d103      	bne.n	800be28 <_strtod_l+0xa40>
 800be20:	f1b9 0f00 	cmp.w	r9, #0
 800be24:	f43f ad95 	beq.w	800b952 <_strtod_l+0x56a>
 800be28:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800bf80 <_strtod_l+0xb98>
 800be2c:	4f60      	ldr	r7, [pc, #384]	; (800bfb0 <_strtod_l+0xbc8>)
 800be2e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800be32:	2600      	movs	r6, #0
 800be34:	e7ae      	b.n	800bd94 <_strtod_l+0x9ac>
 800be36:	4f5f      	ldr	r7, [pc, #380]	; (800bfb4 <_strtod_l+0xbcc>)
 800be38:	2600      	movs	r6, #0
 800be3a:	e7a7      	b.n	800bd8c <_strtod_l+0x9a4>
 800be3c:	4b5d      	ldr	r3, [pc, #372]	; (800bfb4 <_strtod_l+0xbcc>)
 800be3e:	4630      	mov	r0, r6
 800be40:	4639      	mov	r1, r7
 800be42:	2200      	movs	r2, #0
 800be44:	f7f4 fbe2 	bl	800060c <__aeabi_dmul>
 800be48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800be4a:	4606      	mov	r6, r0
 800be4c:	460f      	mov	r7, r1
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d09c      	beq.n	800bd8c <_strtod_l+0x9a4>
 800be52:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800be56:	e79d      	b.n	800bd94 <_strtod_l+0x9ac>
 800be58:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800bf88 <_strtod_l+0xba0>
 800be5c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800be60:	ec57 6b17 	vmov	r6, r7, d7
 800be64:	e796      	b.n	800bd94 <_strtod_l+0x9ac>
 800be66:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800be6a:	9b04      	ldr	r3, [sp, #16]
 800be6c:	46ca      	mov	sl, r9
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d1c2      	bne.n	800bdf8 <_strtod_l+0xa10>
 800be72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800be76:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800be78:	0d1b      	lsrs	r3, r3, #20
 800be7a:	051b      	lsls	r3, r3, #20
 800be7c:	429a      	cmp	r2, r3
 800be7e:	d1bb      	bne.n	800bdf8 <_strtod_l+0xa10>
 800be80:	4630      	mov	r0, r6
 800be82:	4639      	mov	r1, r7
 800be84:	f7f4 ff22 	bl	8000ccc <__aeabi_d2lz>
 800be88:	f7f4 fb92 	bl	80005b0 <__aeabi_l2d>
 800be8c:	4602      	mov	r2, r0
 800be8e:	460b      	mov	r3, r1
 800be90:	4630      	mov	r0, r6
 800be92:	4639      	mov	r1, r7
 800be94:	f7f4 fa02 	bl	800029c <__aeabi_dsub>
 800be98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800be9a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800be9e:	ea43 0308 	orr.w	r3, r3, r8
 800bea2:	4313      	orrs	r3, r2
 800bea4:	4606      	mov	r6, r0
 800bea6:	460f      	mov	r7, r1
 800bea8:	d054      	beq.n	800bf54 <_strtod_l+0xb6c>
 800beaa:	a339      	add	r3, pc, #228	; (adr r3, 800bf90 <_strtod_l+0xba8>)
 800beac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb0:	f7f4 fe1e 	bl	8000af0 <__aeabi_dcmplt>
 800beb4:	2800      	cmp	r0, #0
 800beb6:	f47f ace5 	bne.w	800b884 <_strtod_l+0x49c>
 800beba:	a337      	add	r3, pc, #220	; (adr r3, 800bf98 <_strtod_l+0xbb0>)
 800bebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bec0:	4630      	mov	r0, r6
 800bec2:	4639      	mov	r1, r7
 800bec4:	f7f4 fe32 	bl	8000b2c <__aeabi_dcmpgt>
 800bec8:	2800      	cmp	r0, #0
 800beca:	d095      	beq.n	800bdf8 <_strtod_l+0xa10>
 800becc:	e4da      	b.n	800b884 <_strtod_l+0x49c>
 800bece:	9b04      	ldr	r3, [sp, #16]
 800bed0:	b333      	cbz	r3, 800bf20 <_strtod_l+0xb38>
 800bed2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bed4:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800bed8:	d822      	bhi.n	800bf20 <_strtod_l+0xb38>
 800beda:	a331      	add	r3, pc, #196	; (adr r3, 800bfa0 <_strtod_l+0xbb8>)
 800bedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee0:	4630      	mov	r0, r6
 800bee2:	4639      	mov	r1, r7
 800bee4:	f7f4 fe0e 	bl	8000b04 <__aeabi_dcmple>
 800bee8:	b1a0      	cbz	r0, 800bf14 <_strtod_l+0xb2c>
 800beea:	4639      	mov	r1, r7
 800beec:	4630      	mov	r0, r6
 800beee:	f7f4 fe65 	bl	8000bbc <__aeabi_d2uiz>
 800bef2:	2801      	cmp	r0, #1
 800bef4:	bf38      	it	cc
 800bef6:	2001      	movcc	r0, #1
 800bef8:	f7f4 fb0e 	bl	8000518 <__aeabi_ui2d>
 800befc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800befe:	4606      	mov	r6, r0
 800bf00:	460f      	mov	r7, r1
 800bf02:	bb23      	cbnz	r3, 800bf4e <_strtod_l+0xb66>
 800bf04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf08:	9010      	str	r0, [sp, #64]	; 0x40
 800bf0a:	9311      	str	r3, [sp, #68]	; 0x44
 800bf0c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bf10:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800bf14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bf16:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bf18:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800bf1c:	1a9b      	subs	r3, r3, r2
 800bf1e:	930f      	str	r3, [sp, #60]	; 0x3c
 800bf20:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800bf24:	eeb0 0a48 	vmov.f32	s0, s16
 800bf28:	eef0 0a68 	vmov.f32	s1, s17
 800bf2c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800bf30:	f002 fe3e 	bl	800ebb0 <__ulp>
 800bf34:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800bf38:	ec53 2b10 	vmov	r2, r3, d0
 800bf3c:	f7f4 fb66 	bl	800060c <__aeabi_dmul>
 800bf40:	ec53 2b18 	vmov	r2, r3, d8
 800bf44:	f7f4 f9ac 	bl	80002a0 <__adddf3>
 800bf48:	4680      	mov	r8, r0
 800bf4a:	4689      	mov	r9, r1
 800bf4c:	e78d      	b.n	800be6a <_strtod_l+0xa82>
 800bf4e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800bf52:	e7db      	b.n	800bf0c <_strtod_l+0xb24>
 800bf54:	a314      	add	r3, pc, #80	; (adr r3, 800bfa8 <_strtod_l+0xbc0>)
 800bf56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf5a:	f7f4 fdc9 	bl	8000af0 <__aeabi_dcmplt>
 800bf5e:	e7b3      	b.n	800bec8 <_strtod_l+0xae0>
 800bf60:	2300      	movs	r3, #0
 800bf62:	930a      	str	r3, [sp, #40]	; 0x28
 800bf64:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bf66:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bf68:	6013      	str	r3, [r2, #0]
 800bf6a:	f7ff ba7c 	b.w	800b466 <_strtod_l+0x7e>
 800bf6e:	2a65      	cmp	r2, #101	; 0x65
 800bf70:	f43f ab75 	beq.w	800b65e <_strtod_l+0x276>
 800bf74:	2a45      	cmp	r2, #69	; 0x45
 800bf76:	f43f ab72 	beq.w	800b65e <_strtod_l+0x276>
 800bf7a:	2301      	movs	r3, #1
 800bf7c:	f7ff bbaa 	b.w	800b6d4 <_strtod_l+0x2ec>
 800bf80:	00000000 	.word	0x00000000
 800bf84:	bff00000 	.word	0xbff00000
 800bf88:	00000000 	.word	0x00000000
 800bf8c:	3ff00000 	.word	0x3ff00000
 800bf90:	94a03595 	.word	0x94a03595
 800bf94:	3fdfffff 	.word	0x3fdfffff
 800bf98:	35afe535 	.word	0x35afe535
 800bf9c:	3fe00000 	.word	0x3fe00000
 800bfa0:	ffc00000 	.word	0xffc00000
 800bfa4:	41dfffff 	.word	0x41dfffff
 800bfa8:	94a03595 	.word	0x94a03595
 800bfac:	3fcfffff 	.word	0x3fcfffff
 800bfb0:	3ff00000 	.word	0x3ff00000
 800bfb4:	3fe00000 	.word	0x3fe00000
 800bfb8:	7ff00000 	.word	0x7ff00000
 800bfbc:	7fe00000 	.word	0x7fe00000
 800bfc0:	7c9fffff 	.word	0x7c9fffff
 800bfc4:	7fefffff 	.word	0x7fefffff

0800bfc8 <_strtod_r>:
 800bfc8:	4b01      	ldr	r3, [pc, #4]	; (800bfd0 <_strtod_r+0x8>)
 800bfca:	f7ff ba0d 	b.w	800b3e8 <_strtod_l>
 800bfce:	bf00      	nop
 800bfd0:	20000040 	.word	0x20000040

0800bfd4 <strtod>:
 800bfd4:	460a      	mov	r2, r1
 800bfd6:	4601      	mov	r1, r0
 800bfd8:	4802      	ldr	r0, [pc, #8]	; (800bfe4 <strtod+0x10>)
 800bfda:	4b03      	ldr	r3, [pc, #12]	; (800bfe8 <strtod+0x14>)
 800bfdc:	6800      	ldr	r0, [r0, #0]
 800bfde:	f7ff ba03 	b.w	800b3e8 <_strtod_l>
 800bfe2:	bf00      	nop
 800bfe4:	200001f8 	.word	0x200001f8
 800bfe8:	20000040 	.word	0x20000040

0800bfec <_strtol_l.constprop.0>:
 800bfec:	2b01      	cmp	r3, #1
 800bfee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bff2:	d001      	beq.n	800bff8 <_strtol_l.constprop.0+0xc>
 800bff4:	2b24      	cmp	r3, #36	; 0x24
 800bff6:	d906      	bls.n	800c006 <_strtol_l.constprop.0+0x1a>
 800bff8:	f000 f9bc 	bl	800c374 <__errno>
 800bffc:	2316      	movs	r3, #22
 800bffe:	6003      	str	r3, [r0, #0]
 800c000:	2000      	movs	r0, #0
 800c002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c006:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800c0ec <_strtol_l.constprop.0+0x100>
 800c00a:	460d      	mov	r5, r1
 800c00c:	462e      	mov	r6, r5
 800c00e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c012:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800c016:	f017 0708 	ands.w	r7, r7, #8
 800c01a:	d1f7      	bne.n	800c00c <_strtol_l.constprop.0+0x20>
 800c01c:	2c2d      	cmp	r4, #45	; 0x2d
 800c01e:	d132      	bne.n	800c086 <_strtol_l.constprop.0+0x9a>
 800c020:	782c      	ldrb	r4, [r5, #0]
 800c022:	2701      	movs	r7, #1
 800c024:	1cb5      	adds	r5, r6, #2
 800c026:	2b00      	cmp	r3, #0
 800c028:	d05b      	beq.n	800c0e2 <_strtol_l.constprop.0+0xf6>
 800c02a:	2b10      	cmp	r3, #16
 800c02c:	d109      	bne.n	800c042 <_strtol_l.constprop.0+0x56>
 800c02e:	2c30      	cmp	r4, #48	; 0x30
 800c030:	d107      	bne.n	800c042 <_strtol_l.constprop.0+0x56>
 800c032:	782c      	ldrb	r4, [r5, #0]
 800c034:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800c038:	2c58      	cmp	r4, #88	; 0x58
 800c03a:	d14d      	bne.n	800c0d8 <_strtol_l.constprop.0+0xec>
 800c03c:	786c      	ldrb	r4, [r5, #1]
 800c03e:	2310      	movs	r3, #16
 800c040:	3502      	adds	r5, #2
 800c042:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800c046:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800c04a:	f04f 0e00 	mov.w	lr, #0
 800c04e:	fbb8 f9f3 	udiv	r9, r8, r3
 800c052:	4676      	mov	r6, lr
 800c054:	fb03 8a19 	mls	sl, r3, r9, r8
 800c058:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c05c:	f1bc 0f09 	cmp.w	ip, #9
 800c060:	d816      	bhi.n	800c090 <_strtol_l.constprop.0+0xa4>
 800c062:	4664      	mov	r4, ip
 800c064:	42a3      	cmp	r3, r4
 800c066:	dd24      	ble.n	800c0b2 <_strtol_l.constprop.0+0xc6>
 800c068:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800c06c:	d008      	beq.n	800c080 <_strtol_l.constprop.0+0x94>
 800c06e:	45b1      	cmp	r9, r6
 800c070:	d31c      	bcc.n	800c0ac <_strtol_l.constprop.0+0xc0>
 800c072:	d101      	bne.n	800c078 <_strtol_l.constprop.0+0x8c>
 800c074:	45a2      	cmp	sl, r4
 800c076:	db19      	blt.n	800c0ac <_strtol_l.constprop.0+0xc0>
 800c078:	fb06 4603 	mla	r6, r6, r3, r4
 800c07c:	f04f 0e01 	mov.w	lr, #1
 800c080:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c084:	e7e8      	b.n	800c058 <_strtol_l.constprop.0+0x6c>
 800c086:	2c2b      	cmp	r4, #43	; 0x2b
 800c088:	bf04      	itt	eq
 800c08a:	782c      	ldrbeq	r4, [r5, #0]
 800c08c:	1cb5      	addeq	r5, r6, #2
 800c08e:	e7ca      	b.n	800c026 <_strtol_l.constprop.0+0x3a>
 800c090:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c094:	f1bc 0f19 	cmp.w	ip, #25
 800c098:	d801      	bhi.n	800c09e <_strtol_l.constprop.0+0xb2>
 800c09a:	3c37      	subs	r4, #55	; 0x37
 800c09c:	e7e2      	b.n	800c064 <_strtol_l.constprop.0+0x78>
 800c09e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c0a2:	f1bc 0f19 	cmp.w	ip, #25
 800c0a6:	d804      	bhi.n	800c0b2 <_strtol_l.constprop.0+0xc6>
 800c0a8:	3c57      	subs	r4, #87	; 0x57
 800c0aa:	e7db      	b.n	800c064 <_strtol_l.constprop.0+0x78>
 800c0ac:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 800c0b0:	e7e6      	b.n	800c080 <_strtol_l.constprop.0+0x94>
 800c0b2:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 800c0b6:	d105      	bne.n	800c0c4 <_strtol_l.constprop.0+0xd8>
 800c0b8:	2322      	movs	r3, #34	; 0x22
 800c0ba:	6003      	str	r3, [r0, #0]
 800c0bc:	4646      	mov	r6, r8
 800c0be:	b942      	cbnz	r2, 800c0d2 <_strtol_l.constprop.0+0xe6>
 800c0c0:	4630      	mov	r0, r6
 800c0c2:	e79e      	b.n	800c002 <_strtol_l.constprop.0+0x16>
 800c0c4:	b107      	cbz	r7, 800c0c8 <_strtol_l.constprop.0+0xdc>
 800c0c6:	4276      	negs	r6, r6
 800c0c8:	2a00      	cmp	r2, #0
 800c0ca:	d0f9      	beq.n	800c0c0 <_strtol_l.constprop.0+0xd4>
 800c0cc:	f1be 0f00 	cmp.w	lr, #0
 800c0d0:	d000      	beq.n	800c0d4 <_strtol_l.constprop.0+0xe8>
 800c0d2:	1e69      	subs	r1, r5, #1
 800c0d4:	6011      	str	r1, [r2, #0]
 800c0d6:	e7f3      	b.n	800c0c0 <_strtol_l.constprop.0+0xd4>
 800c0d8:	2430      	movs	r4, #48	; 0x30
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d1b1      	bne.n	800c042 <_strtol_l.constprop.0+0x56>
 800c0de:	2308      	movs	r3, #8
 800c0e0:	e7af      	b.n	800c042 <_strtol_l.constprop.0+0x56>
 800c0e2:	2c30      	cmp	r4, #48	; 0x30
 800c0e4:	d0a5      	beq.n	800c032 <_strtol_l.constprop.0+0x46>
 800c0e6:	230a      	movs	r3, #10
 800c0e8:	e7ab      	b.n	800c042 <_strtol_l.constprop.0+0x56>
 800c0ea:	bf00      	nop
 800c0ec:	080125af 	.word	0x080125af

0800c0f0 <_strtol_r>:
 800c0f0:	f7ff bf7c 	b.w	800bfec <_strtol_l.constprop.0>

0800c0f4 <__utoa>:
 800c0f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c0f6:	4c1f      	ldr	r4, [pc, #124]	; (800c174 <__utoa+0x80>)
 800c0f8:	b08b      	sub	sp, #44	; 0x2c
 800c0fa:	4605      	mov	r5, r0
 800c0fc:	460b      	mov	r3, r1
 800c0fe:	466e      	mov	r6, sp
 800c100:	f104 0c20 	add.w	ip, r4, #32
 800c104:	6820      	ldr	r0, [r4, #0]
 800c106:	6861      	ldr	r1, [r4, #4]
 800c108:	4637      	mov	r7, r6
 800c10a:	c703      	stmia	r7!, {r0, r1}
 800c10c:	3408      	adds	r4, #8
 800c10e:	4564      	cmp	r4, ip
 800c110:	463e      	mov	r6, r7
 800c112:	d1f7      	bne.n	800c104 <__utoa+0x10>
 800c114:	7921      	ldrb	r1, [r4, #4]
 800c116:	7139      	strb	r1, [r7, #4]
 800c118:	1e91      	subs	r1, r2, #2
 800c11a:	6820      	ldr	r0, [r4, #0]
 800c11c:	6038      	str	r0, [r7, #0]
 800c11e:	2922      	cmp	r1, #34	; 0x22
 800c120:	f04f 0100 	mov.w	r1, #0
 800c124:	d904      	bls.n	800c130 <__utoa+0x3c>
 800c126:	7019      	strb	r1, [r3, #0]
 800c128:	460b      	mov	r3, r1
 800c12a:	4618      	mov	r0, r3
 800c12c:	b00b      	add	sp, #44	; 0x2c
 800c12e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c130:	1e58      	subs	r0, r3, #1
 800c132:	4684      	mov	ip, r0
 800c134:	fbb5 f7f2 	udiv	r7, r5, r2
 800c138:	fb02 5617 	mls	r6, r2, r7, r5
 800c13c:	3628      	adds	r6, #40	; 0x28
 800c13e:	446e      	add	r6, sp
 800c140:	460c      	mov	r4, r1
 800c142:	f816 6c28 	ldrb.w	r6, [r6, #-40]
 800c146:	f80c 6f01 	strb.w	r6, [ip, #1]!
 800c14a:	462e      	mov	r6, r5
 800c14c:	42b2      	cmp	r2, r6
 800c14e:	f101 0101 	add.w	r1, r1, #1
 800c152:	463d      	mov	r5, r7
 800c154:	d9ee      	bls.n	800c134 <__utoa+0x40>
 800c156:	2200      	movs	r2, #0
 800c158:	545a      	strb	r2, [r3, r1]
 800c15a:	1919      	adds	r1, r3, r4
 800c15c:	1aa5      	subs	r5, r4, r2
 800c15e:	42aa      	cmp	r2, r5
 800c160:	dae3      	bge.n	800c12a <__utoa+0x36>
 800c162:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 800c166:	780e      	ldrb	r6, [r1, #0]
 800c168:	7006      	strb	r6, [r0, #0]
 800c16a:	3201      	adds	r2, #1
 800c16c:	f801 5901 	strb.w	r5, [r1], #-1
 800c170:	e7f4      	b.n	800c15c <__utoa+0x68>
 800c172:	bf00      	nop
 800c174:	08012510 	.word	0x08012510

0800c178 <_fwalk_sglue>:
 800c178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c17c:	4607      	mov	r7, r0
 800c17e:	4688      	mov	r8, r1
 800c180:	4614      	mov	r4, r2
 800c182:	2600      	movs	r6, #0
 800c184:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c188:	f1b9 0901 	subs.w	r9, r9, #1
 800c18c:	d505      	bpl.n	800c19a <_fwalk_sglue+0x22>
 800c18e:	6824      	ldr	r4, [r4, #0]
 800c190:	2c00      	cmp	r4, #0
 800c192:	d1f7      	bne.n	800c184 <_fwalk_sglue+0xc>
 800c194:	4630      	mov	r0, r6
 800c196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c19a:	89ab      	ldrh	r3, [r5, #12]
 800c19c:	2b01      	cmp	r3, #1
 800c19e:	d907      	bls.n	800c1b0 <_fwalk_sglue+0x38>
 800c1a0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c1a4:	3301      	adds	r3, #1
 800c1a6:	d003      	beq.n	800c1b0 <_fwalk_sglue+0x38>
 800c1a8:	4629      	mov	r1, r5
 800c1aa:	4638      	mov	r0, r7
 800c1ac:	47c0      	blx	r8
 800c1ae:	4306      	orrs	r6, r0
 800c1b0:	3568      	adds	r5, #104	; 0x68
 800c1b2:	e7e9      	b.n	800c188 <_fwalk_sglue+0x10>

0800c1b4 <strchr>:
 800c1b4:	b2c9      	uxtb	r1, r1
 800c1b6:	4603      	mov	r3, r0
 800c1b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1bc:	b11a      	cbz	r2, 800c1c6 <strchr+0x12>
 800c1be:	428a      	cmp	r2, r1
 800c1c0:	d1f9      	bne.n	800c1b6 <strchr+0x2>
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	4770      	bx	lr
 800c1c6:	2900      	cmp	r1, #0
 800c1c8:	bf18      	it	ne
 800c1ca:	2300      	movne	r3, #0
 800c1cc:	e7f9      	b.n	800c1c2 <strchr+0xe>

0800c1ce <strncmp>:
 800c1ce:	b510      	push	{r4, lr}
 800c1d0:	b16a      	cbz	r2, 800c1ee <strncmp+0x20>
 800c1d2:	3901      	subs	r1, #1
 800c1d4:	1884      	adds	r4, r0, r2
 800c1d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1da:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c1de:	429a      	cmp	r2, r3
 800c1e0:	d103      	bne.n	800c1ea <strncmp+0x1c>
 800c1e2:	42a0      	cmp	r0, r4
 800c1e4:	d001      	beq.n	800c1ea <strncmp+0x1c>
 800c1e6:	2a00      	cmp	r2, #0
 800c1e8:	d1f5      	bne.n	800c1d6 <strncmp+0x8>
 800c1ea:	1ad0      	subs	r0, r2, r3
 800c1ec:	bd10      	pop	{r4, pc}
 800c1ee:	4610      	mov	r0, r2
 800c1f0:	e7fc      	b.n	800c1ec <strncmp+0x1e>

0800c1f2 <strncpy>:
 800c1f2:	b510      	push	{r4, lr}
 800c1f4:	3901      	subs	r1, #1
 800c1f6:	4603      	mov	r3, r0
 800c1f8:	b132      	cbz	r2, 800c208 <strncpy+0x16>
 800c1fa:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c1fe:	f803 4b01 	strb.w	r4, [r3], #1
 800c202:	3a01      	subs	r2, #1
 800c204:	2c00      	cmp	r4, #0
 800c206:	d1f7      	bne.n	800c1f8 <strncpy+0x6>
 800c208:	441a      	add	r2, r3
 800c20a:	2100      	movs	r1, #0
 800c20c:	4293      	cmp	r3, r2
 800c20e:	d100      	bne.n	800c212 <strncpy+0x20>
 800c210:	bd10      	pop	{r4, pc}
 800c212:	f803 1b01 	strb.w	r1, [r3], #1
 800c216:	e7f9      	b.n	800c20c <strncpy+0x1a>

0800c218 <strtok>:
 800c218:	4b16      	ldr	r3, [pc, #88]	; (800c274 <strtok+0x5c>)
 800c21a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c21c:	681e      	ldr	r6, [r3, #0]
 800c21e:	6c74      	ldr	r4, [r6, #68]	; 0x44
 800c220:	4605      	mov	r5, r0
 800c222:	b9fc      	cbnz	r4, 800c264 <strtok+0x4c>
 800c224:	2050      	movs	r0, #80	; 0x50
 800c226:	9101      	str	r1, [sp, #4]
 800c228:	f001 fe5a 	bl	800dee0 <malloc>
 800c22c:	9901      	ldr	r1, [sp, #4]
 800c22e:	6470      	str	r0, [r6, #68]	; 0x44
 800c230:	4602      	mov	r2, r0
 800c232:	b920      	cbnz	r0, 800c23e <strtok+0x26>
 800c234:	4b10      	ldr	r3, [pc, #64]	; (800c278 <strtok+0x60>)
 800c236:	4811      	ldr	r0, [pc, #68]	; (800c27c <strtok+0x64>)
 800c238:	215b      	movs	r1, #91	; 0x5b
 800c23a:	f000 f8eb 	bl	800c414 <__assert_func>
 800c23e:	e9c0 4400 	strd	r4, r4, [r0]
 800c242:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800c246:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800c24a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800c24e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800c252:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800c256:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800c25a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800c25e:	6184      	str	r4, [r0, #24]
 800c260:	7704      	strb	r4, [r0, #28]
 800c262:	6244      	str	r4, [r0, #36]	; 0x24
 800c264:	6c72      	ldr	r2, [r6, #68]	; 0x44
 800c266:	2301      	movs	r3, #1
 800c268:	4628      	mov	r0, r5
 800c26a:	b002      	add	sp, #8
 800c26c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c270:	f000 b806 	b.w	800c280 <__strtok_r>
 800c274:	200001f8 	.word	0x200001f8
 800c278:	08012535 	.word	0x08012535
 800c27c:	0801254c 	.word	0x0801254c

0800c280 <__strtok_r>:
 800c280:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c282:	b908      	cbnz	r0, 800c288 <__strtok_r+0x8>
 800c284:	6810      	ldr	r0, [r2, #0]
 800c286:	b188      	cbz	r0, 800c2ac <__strtok_r+0x2c>
 800c288:	4604      	mov	r4, r0
 800c28a:	4620      	mov	r0, r4
 800c28c:	f814 5b01 	ldrb.w	r5, [r4], #1
 800c290:	460f      	mov	r7, r1
 800c292:	f817 6b01 	ldrb.w	r6, [r7], #1
 800c296:	b91e      	cbnz	r6, 800c2a0 <__strtok_r+0x20>
 800c298:	b965      	cbnz	r5, 800c2b4 <__strtok_r+0x34>
 800c29a:	6015      	str	r5, [r2, #0]
 800c29c:	4628      	mov	r0, r5
 800c29e:	e005      	b.n	800c2ac <__strtok_r+0x2c>
 800c2a0:	42b5      	cmp	r5, r6
 800c2a2:	d1f6      	bne.n	800c292 <__strtok_r+0x12>
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d1f0      	bne.n	800c28a <__strtok_r+0xa>
 800c2a8:	6014      	str	r4, [r2, #0]
 800c2aa:	7003      	strb	r3, [r0, #0]
 800c2ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2ae:	461c      	mov	r4, r3
 800c2b0:	e00c      	b.n	800c2cc <__strtok_r+0x4c>
 800c2b2:	b915      	cbnz	r5, 800c2ba <__strtok_r+0x3a>
 800c2b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800c2b8:	460e      	mov	r6, r1
 800c2ba:	f816 5b01 	ldrb.w	r5, [r6], #1
 800c2be:	42ab      	cmp	r3, r5
 800c2c0:	d1f7      	bne.n	800c2b2 <__strtok_r+0x32>
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d0f3      	beq.n	800c2ae <__strtok_r+0x2e>
 800c2c6:	2300      	movs	r3, #0
 800c2c8:	f804 3c01 	strb.w	r3, [r4, #-1]
 800c2cc:	6014      	str	r4, [r2, #0]
 800c2ce:	e7ed      	b.n	800c2ac <__strtok_r+0x2c>

0800c2d0 <memset>:
 800c2d0:	4402      	add	r2, r0
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	4293      	cmp	r3, r2
 800c2d6:	d100      	bne.n	800c2da <memset+0xa>
 800c2d8:	4770      	bx	lr
 800c2da:	f803 1b01 	strb.w	r1, [r3], #1
 800c2de:	e7f9      	b.n	800c2d4 <memset+0x4>

0800c2e0 <_localeconv_r>:
 800c2e0:	4800      	ldr	r0, [pc, #0]	; (800c2e4 <_localeconv_r+0x4>)
 800c2e2:	4770      	bx	lr
 800c2e4:	20000130 	.word	0x20000130

0800c2e8 <_close_r>:
 800c2e8:	b538      	push	{r3, r4, r5, lr}
 800c2ea:	4d06      	ldr	r5, [pc, #24]	; (800c304 <_close_r+0x1c>)
 800c2ec:	2300      	movs	r3, #0
 800c2ee:	4604      	mov	r4, r0
 800c2f0:	4608      	mov	r0, r1
 800c2f2:	602b      	str	r3, [r5, #0]
 800c2f4:	f7f6 fc39 	bl	8002b6a <_close>
 800c2f8:	1c43      	adds	r3, r0, #1
 800c2fa:	d102      	bne.n	800c302 <_close_r+0x1a>
 800c2fc:	682b      	ldr	r3, [r5, #0]
 800c2fe:	b103      	cbz	r3, 800c302 <_close_r+0x1a>
 800c300:	6023      	str	r3, [r4, #0]
 800c302:	bd38      	pop	{r3, r4, r5, pc}
 800c304:	20000ab8 	.word	0x20000ab8

0800c308 <_lseek_r>:
 800c308:	b538      	push	{r3, r4, r5, lr}
 800c30a:	4d07      	ldr	r5, [pc, #28]	; (800c328 <_lseek_r+0x20>)
 800c30c:	4604      	mov	r4, r0
 800c30e:	4608      	mov	r0, r1
 800c310:	4611      	mov	r1, r2
 800c312:	2200      	movs	r2, #0
 800c314:	602a      	str	r2, [r5, #0]
 800c316:	461a      	mov	r2, r3
 800c318:	f7f6 fc4e 	bl	8002bb8 <_lseek>
 800c31c:	1c43      	adds	r3, r0, #1
 800c31e:	d102      	bne.n	800c326 <_lseek_r+0x1e>
 800c320:	682b      	ldr	r3, [r5, #0]
 800c322:	b103      	cbz	r3, 800c326 <_lseek_r+0x1e>
 800c324:	6023      	str	r3, [r4, #0]
 800c326:	bd38      	pop	{r3, r4, r5, pc}
 800c328:	20000ab8 	.word	0x20000ab8

0800c32c <_read_r>:
 800c32c:	b538      	push	{r3, r4, r5, lr}
 800c32e:	4d07      	ldr	r5, [pc, #28]	; (800c34c <_read_r+0x20>)
 800c330:	4604      	mov	r4, r0
 800c332:	4608      	mov	r0, r1
 800c334:	4611      	mov	r1, r2
 800c336:	2200      	movs	r2, #0
 800c338:	602a      	str	r2, [r5, #0]
 800c33a:	461a      	mov	r2, r3
 800c33c:	f7f6 fbdc 	bl	8002af8 <_read>
 800c340:	1c43      	adds	r3, r0, #1
 800c342:	d102      	bne.n	800c34a <_read_r+0x1e>
 800c344:	682b      	ldr	r3, [r5, #0]
 800c346:	b103      	cbz	r3, 800c34a <_read_r+0x1e>
 800c348:	6023      	str	r3, [r4, #0]
 800c34a:	bd38      	pop	{r3, r4, r5, pc}
 800c34c:	20000ab8 	.word	0x20000ab8

0800c350 <_write_r>:
 800c350:	b538      	push	{r3, r4, r5, lr}
 800c352:	4d07      	ldr	r5, [pc, #28]	; (800c370 <_write_r+0x20>)
 800c354:	4604      	mov	r4, r0
 800c356:	4608      	mov	r0, r1
 800c358:	4611      	mov	r1, r2
 800c35a:	2200      	movs	r2, #0
 800c35c:	602a      	str	r2, [r5, #0]
 800c35e:	461a      	mov	r2, r3
 800c360:	f7f6 fbe7 	bl	8002b32 <_write>
 800c364:	1c43      	adds	r3, r0, #1
 800c366:	d102      	bne.n	800c36e <_write_r+0x1e>
 800c368:	682b      	ldr	r3, [r5, #0]
 800c36a:	b103      	cbz	r3, 800c36e <_write_r+0x1e>
 800c36c:	6023      	str	r3, [r4, #0]
 800c36e:	bd38      	pop	{r3, r4, r5, pc}
 800c370:	20000ab8 	.word	0x20000ab8

0800c374 <__errno>:
 800c374:	4b01      	ldr	r3, [pc, #4]	; (800c37c <__errno+0x8>)
 800c376:	6818      	ldr	r0, [r3, #0]
 800c378:	4770      	bx	lr
 800c37a:	bf00      	nop
 800c37c:	200001f8 	.word	0x200001f8

0800c380 <__libc_init_array>:
 800c380:	b570      	push	{r4, r5, r6, lr}
 800c382:	4d0d      	ldr	r5, [pc, #52]	; (800c3b8 <__libc_init_array+0x38>)
 800c384:	4c0d      	ldr	r4, [pc, #52]	; (800c3bc <__libc_init_array+0x3c>)
 800c386:	1b64      	subs	r4, r4, r5
 800c388:	10a4      	asrs	r4, r4, #2
 800c38a:	2600      	movs	r6, #0
 800c38c:	42a6      	cmp	r6, r4
 800c38e:	d109      	bne.n	800c3a4 <__libc_init_array+0x24>
 800c390:	4d0b      	ldr	r5, [pc, #44]	; (800c3c0 <__libc_init_array+0x40>)
 800c392:	4c0c      	ldr	r4, [pc, #48]	; (800c3c4 <__libc_init_array+0x44>)
 800c394:	f004 fd46 	bl	8010e24 <_init>
 800c398:	1b64      	subs	r4, r4, r5
 800c39a:	10a4      	asrs	r4, r4, #2
 800c39c:	2600      	movs	r6, #0
 800c39e:	42a6      	cmp	r6, r4
 800c3a0:	d105      	bne.n	800c3ae <__libc_init_array+0x2e>
 800c3a2:	bd70      	pop	{r4, r5, r6, pc}
 800c3a4:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3a8:	4798      	blx	r3
 800c3aa:	3601      	adds	r6, #1
 800c3ac:	e7ee      	b.n	800c38c <__libc_init_array+0xc>
 800c3ae:	f855 3b04 	ldr.w	r3, [r5], #4
 800c3b2:	4798      	blx	r3
 800c3b4:	3601      	adds	r6, #1
 800c3b6:	e7f2      	b.n	800c39e <__libc_init_array+0x1e>
 800c3b8:	08012b98 	.word	0x08012b98
 800c3bc:	08012b98 	.word	0x08012b98
 800c3c0:	08012b98 	.word	0x08012b98
 800c3c4:	08012b9c 	.word	0x08012b9c

0800c3c8 <__retarget_lock_acquire_recursive>:
 800c3c8:	4770      	bx	lr

0800c3ca <__retarget_lock_release_recursive>:
 800c3ca:	4770      	bx	lr

0800c3cc <memcpy>:
 800c3cc:	440a      	add	r2, r1
 800c3ce:	4291      	cmp	r1, r2
 800c3d0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c3d4:	d100      	bne.n	800c3d8 <memcpy+0xc>
 800c3d6:	4770      	bx	lr
 800c3d8:	b510      	push	{r4, lr}
 800c3da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c3e2:	4291      	cmp	r1, r2
 800c3e4:	d1f9      	bne.n	800c3da <memcpy+0xe>
 800c3e6:	bd10      	pop	{r4, pc}

0800c3e8 <strcpy>:
 800c3e8:	4603      	mov	r3, r0
 800c3ea:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c3ee:	f803 2b01 	strb.w	r2, [r3], #1
 800c3f2:	2a00      	cmp	r2, #0
 800c3f4:	d1f9      	bne.n	800c3ea <strcpy+0x2>
 800c3f6:	4770      	bx	lr

0800c3f8 <nan>:
 800c3f8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c400 <nan+0x8>
 800c3fc:	4770      	bx	lr
 800c3fe:	bf00      	nop
 800c400:	00000000 	.word	0x00000000
 800c404:	7ff80000 	.word	0x7ff80000

0800c408 <nanf>:
 800c408:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800c410 <nanf+0x8>
 800c40c:	4770      	bx	lr
 800c40e:	bf00      	nop
 800c410:	7fc00000 	.word	0x7fc00000

0800c414 <__assert_func>:
 800c414:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c416:	4614      	mov	r4, r2
 800c418:	461a      	mov	r2, r3
 800c41a:	4b09      	ldr	r3, [pc, #36]	; (800c440 <__assert_func+0x2c>)
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	4605      	mov	r5, r0
 800c420:	68d8      	ldr	r0, [r3, #12]
 800c422:	b14c      	cbz	r4, 800c438 <__assert_func+0x24>
 800c424:	4b07      	ldr	r3, [pc, #28]	; (800c444 <__assert_func+0x30>)
 800c426:	9100      	str	r1, [sp, #0]
 800c428:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c42c:	4906      	ldr	r1, [pc, #24]	; (800c448 <__assert_func+0x34>)
 800c42e:	462b      	mov	r3, r5
 800c430:	f002 fd00 	bl	800ee34 <fiprintf>
 800c434:	f002 fe26 	bl	800f084 <abort>
 800c438:	4b04      	ldr	r3, [pc, #16]	; (800c44c <__assert_func+0x38>)
 800c43a:	461c      	mov	r4, r3
 800c43c:	e7f3      	b.n	800c426 <__assert_func+0x12>
 800c43e:	bf00      	nop
 800c440:	200001f8 	.word	0x200001f8
 800c444:	080126af 	.word	0x080126af
 800c448:	080126bc 	.word	0x080126bc
 800c44c:	080126ea 	.word	0x080126ea

0800c450 <quorem>:
 800c450:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c454:	6903      	ldr	r3, [r0, #16]
 800c456:	690c      	ldr	r4, [r1, #16]
 800c458:	42a3      	cmp	r3, r4
 800c45a:	4607      	mov	r7, r0
 800c45c:	db7e      	blt.n	800c55c <quorem+0x10c>
 800c45e:	3c01      	subs	r4, #1
 800c460:	f101 0814 	add.w	r8, r1, #20
 800c464:	f100 0514 	add.w	r5, r0, #20
 800c468:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c46c:	9301      	str	r3, [sp, #4]
 800c46e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c472:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c476:	3301      	adds	r3, #1
 800c478:	429a      	cmp	r2, r3
 800c47a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c47e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c482:	fbb2 f6f3 	udiv	r6, r2, r3
 800c486:	d331      	bcc.n	800c4ec <quorem+0x9c>
 800c488:	f04f 0e00 	mov.w	lr, #0
 800c48c:	4640      	mov	r0, r8
 800c48e:	46ac      	mov	ip, r5
 800c490:	46f2      	mov	sl, lr
 800c492:	f850 2b04 	ldr.w	r2, [r0], #4
 800c496:	b293      	uxth	r3, r2
 800c498:	fb06 e303 	mla	r3, r6, r3, lr
 800c49c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c4a0:	0c1a      	lsrs	r2, r3, #16
 800c4a2:	b29b      	uxth	r3, r3
 800c4a4:	ebaa 0303 	sub.w	r3, sl, r3
 800c4a8:	f8dc a000 	ldr.w	sl, [ip]
 800c4ac:	fa13 f38a 	uxtah	r3, r3, sl
 800c4b0:	fb06 220e 	mla	r2, r6, lr, r2
 800c4b4:	9300      	str	r3, [sp, #0]
 800c4b6:	9b00      	ldr	r3, [sp, #0]
 800c4b8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c4bc:	b292      	uxth	r2, r2
 800c4be:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c4c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c4c6:	f8bd 3000 	ldrh.w	r3, [sp]
 800c4ca:	4581      	cmp	r9, r0
 800c4cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c4d0:	f84c 3b04 	str.w	r3, [ip], #4
 800c4d4:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c4d8:	d2db      	bcs.n	800c492 <quorem+0x42>
 800c4da:	f855 300b 	ldr.w	r3, [r5, fp]
 800c4de:	b92b      	cbnz	r3, 800c4ec <quorem+0x9c>
 800c4e0:	9b01      	ldr	r3, [sp, #4]
 800c4e2:	3b04      	subs	r3, #4
 800c4e4:	429d      	cmp	r5, r3
 800c4e6:	461a      	mov	r2, r3
 800c4e8:	d32c      	bcc.n	800c544 <quorem+0xf4>
 800c4ea:	613c      	str	r4, [r7, #16]
 800c4ec:	4638      	mov	r0, r7
 800c4ee:	f002 fab9 	bl	800ea64 <__mcmp>
 800c4f2:	2800      	cmp	r0, #0
 800c4f4:	db22      	blt.n	800c53c <quorem+0xec>
 800c4f6:	3601      	adds	r6, #1
 800c4f8:	4629      	mov	r1, r5
 800c4fa:	2000      	movs	r0, #0
 800c4fc:	f858 2b04 	ldr.w	r2, [r8], #4
 800c500:	f8d1 c000 	ldr.w	ip, [r1]
 800c504:	b293      	uxth	r3, r2
 800c506:	1ac3      	subs	r3, r0, r3
 800c508:	0c12      	lsrs	r2, r2, #16
 800c50a:	fa13 f38c 	uxtah	r3, r3, ip
 800c50e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c512:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c516:	b29b      	uxth	r3, r3
 800c518:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c51c:	45c1      	cmp	r9, r8
 800c51e:	f841 3b04 	str.w	r3, [r1], #4
 800c522:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c526:	d2e9      	bcs.n	800c4fc <quorem+0xac>
 800c528:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c52c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c530:	b922      	cbnz	r2, 800c53c <quorem+0xec>
 800c532:	3b04      	subs	r3, #4
 800c534:	429d      	cmp	r5, r3
 800c536:	461a      	mov	r2, r3
 800c538:	d30a      	bcc.n	800c550 <quorem+0x100>
 800c53a:	613c      	str	r4, [r7, #16]
 800c53c:	4630      	mov	r0, r6
 800c53e:	b003      	add	sp, #12
 800c540:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c544:	6812      	ldr	r2, [r2, #0]
 800c546:	3b04      	subs	r3, #4
 800c548:	2a00      	cmp	r2, #0
 800c54a:	d1ce      	bne.n	800c4ea <quorem+0x9a>
 800c54c:	3c01      	subs	r4, #1
 800c54e:	e7c9      	b.n	800c4e4 <quorem+0x94>
 800c550:	6812      	ldr	r2, [r2, #0]
 800c552:	3b04      	subs	r3, #4
 800c554:	2a00      	cmp	r2, #0
 800c556:	d1f0      	bne.n	800c53a <quorem+0xea>
 800c558:	3c01      	subs	r4, #1
 800c55a:	e7eb      	b.n	800c534 <quorem+0xe4>
 800c55c:	2000      	movs	r0, #0
 800c55e:	e7ee      	b.n	800c53e <quorem+0xee>

0800c560 <_dtoa_r>:
 800c560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c564:	ed2d 8b04 	vpush	{d8-d9}
 800c568:	69c5      	ldr	r5, [r0, #28]
 800c56a:	b093      	sub	sp, #76	; 0x4c
 800c56c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c570:	ec57 6b10 	vmov	r6, r7, d0
 800c574:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c578:	9107      	str	r1, [sp, #28]
 800c57a:	4604      	mov	r4, r0
 800c57c:	920a      	str	r2, [sp, #40]	; 0x28
 800c57e:	930d      	str	r3, [sp, #52]	; 0x34
 800c580:	b975      	cbnz	r5, 800c5a0 <_dtoa_r+0x40>
 800c582:	2010      	movs	r0, #16
 800c584:	f001 fcac 	bl	800dee0 <malloc>
 800c588:	4602      	mov	r2, r0
 800c58a:	61e0      	str	r0, [r4, #28]
 800c58c:	b920      	cbnz	r0, 800c598 <_dtoa_r+0x38>
 800c58e:	4bae      	ldr	r3, [pc, #696]	; (800c848 <_dtoa_r+0x2e8>)
 800c590:	21ef      	movs	r1, #239	; 0xef
 800c592:	48ae      	ldr	r0, [pc, #696]	; (800c84c <_dtoa_r+0x2ec>)
 800c594:	f7ff ff3e 	bl	800c414 <__assert_func>
 800c598:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c59c:	6005      	str	r5, [r0, #0]
 800c59e:	60c5      	str	r5, [r0, #12]
 800c5a0:	69e3      	ldr	r3, [r4, #28]
 800c5a2:	6819      	ldr	r1, [r3, #0]
 800c5a4:	b151      	cbz	r1, 800c5bc <_dtoa_r+0x5c>
 800c5a6:	685a      	ldr	r2, [r3, #4]
 800c5a8:	604a      	str	r2, [r1, #4]
 800c5aa:	2301      	movs	r3, #1
 800c5ac:	4093      	lsls	r3, r2
 800c5ae:	608b      	str	r3, [r1, #8]
 800c5b0:	4620      	mov	r0, r4
 800c5b2:	f001 ffd1 	bl	800e558 <_Bfree>
 800c5b6:	69e3      	ldr	r3, [r4, #28]
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	601a      	str	r2, [r3, #0]
 800c5bc:	1e3b      	subs	r3, r7, #0
 800c5be:	bfbb      	ittet	lt
 800c5c0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c5c4:	9303      	strlt	r3, [sp, #12]
 800c5c6:	2300      	movge	r3, #0
 800c5c8:	2201      	movlt	r2, #1
 800c5ca:	bfac      	ite	ge
 800c5cc:	f8c8 3000 	strge.w	r3, [r8]
 800c5d0:	f8c8 2000 	strlt.w	r2, [r8]
 800c5d4:	4b9e      	ldr	r3, [pc, #632]	; (800c850 <_dtoa_r+0x2f0>)
 800c5d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c5da:	ea33 0308 	bics.w	r3, r3, r8
 800c5de:	d11b      	bne.n	800c618 <_dtoa_r+0xb8>
 800c5e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c5e2:	f242 730f 	movw	r3, #9999	; 0x270f
 800c5e6:	6013      	str	r3, [r2, #0]
 800c5e8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c5ec:	4333      	orrs	r3, r6
 800c5ee:	f000 8593 	beq.w	800d118 <_dtoa_r+0xbb8>
 800c5f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c5f4:	b963      	cbnz	r3, 800c610 <_dtoa_r+0xb0>
 800c5f6:	4b97      	ldr	r3, [pc, #604]	; (800c854 <_dtoa_r+0x2f4>)
 800c5f8:	e027      	b.n	800c64a <_dtoa_r+0xea>
 800c5fa:	4b97      	ldr	r3, [pc, #604]	; (800c858 <_dtoa_r+0x2f8>)
 800c5fc:	9300      	str	r3, [sp, #0]
 800c5fe:	3308      	adds	r3, #8
 800c600:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c602:	6013      	str	r3, [r2, #0]
 800c604:	9800      	ldr	r0, [sp, #0]
 800c606:	b013      	add	sp, #76	; 0x4c
 800c608:	ecbd 8b04 	vpop	{d8-d9}
 800c60c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c610:	4b90      	ldr	r3, [pc, #576]	; (800c854 <_dtoa_r+0x2f4>)
 800c612:	9300      	str	r3, [sp, #0]
 800c614:	3303      	adds	r3, #3
 800c616:	e7f3      	b.n	800c600 <_dtoa_r+0xa0>
 800c618:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c61c:	2200      	movs	r2, #0
 800c61e:	ec51 0b17 	vmov	r0, r1, d7
 800c622:	eeb0 8a47 	vmov.f32	s16, s14
 800c626:	eef0 8a67 	vmov.f32	s17, s15
 800c62a:	2300      	movs	r3, #0
 800c62c:	f7f4 fa56 	bl	8000adc <__aeabi_dcmpeq>
 800c630:	4681      	mov	r9, r0
 800c632:	b160      	cbz	r0, 800c64e <_dtoa_r+0xee>
 800c634:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c636:	2301      	movs	r3, #1
 800c638:	6013      	str	r3, [r2, #0]
 800c63a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	f000 8568 	beq.w	800d112 <_dtoa_r+0xbb2>
 800c642:	4b86      	ldr	r3, [pc, #536]	; (800c85c <_dtoa_r+0x2fc>)
 800c644:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c646:	6013      	str	r3, [r2, #0]
 800c648:	3b01      	subs	r3, #1
 800c64a:	9300      	str	r3, [sp, #0]
 800c64c:	e7da      	b.n	800c604 <_dtoa_r+0xa4>
 800c64e:	aa10      	add	r2, sp, #64	; 0x40
 800c650:	a911      	add	r1, sp, #68	; 0x44
 800c652:	4620      	mov	r0, r4
 800c654:	eeb0 0a48 	vmov.f32	s0, s16
 800c658:	eef0 0a68 	vmov.f32	s1, s17
 800c65c:	f002 fb18 	bl	800ec90 <__d2b>
 800c660:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c664:	4682      	mov	sl, r0
 800c666:	2d00      	cmp	r5, #0
 800c668:	d07f      	beq.n	800c76a <_dtoa_r+0x20a>
 800c66a:	ee18 3a90 	vmov	r3, s17
 800c66e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c672:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c676:	ec51 0b18 	vmov	r0, r1, d8
 800c67a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c67e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c682:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c686:	4619      	mov	r1, r3
 800c688:	2200      	movs	r2, #0
 800c68a:	4b75      	ldr	r3, [pc, #468]	; (800c860 <_dtoa_r+0x300>)
 800c68c:	f7f3 fe06 	bl	800029c <__aeabi_dsub>
 800c690:	a367      	add	r3, pc, #412	; (adr r3, 800c830 <_dtoa_r+0x2d0>)
 800c692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c696:	f7f3 ffb9 	bl	800060c <__aeabi_dmul>
 800c69a:	a367      	add	r3, pc, #412	; (adr r3, 800c838 <_dtoa_r+0x2d8>)
 800c69c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6a0:	f7f3 fdfe 	bl	80002a0 <__adddf3>
 800c6a4:	4606      	mov	r6, r0
 800c6a6:	4628      	mov	r0, r5
 800c6a8:	460f      	mov	r7, r1
 800c6aa:	f7f3 ff45 	bl	8000538 <__aeabi_i2d>
 800c6ae:	a364      	add	r3, pc, #400	; (adr r3, 800c840 <_dtoa_r+0x2e0>)
 800c6b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6b4:	f7f3 ffaa 	bl	800060c <__aeabi_dmul>
 800c6b8:	4602      	mov	r2, r0
 800c6ba:	460b      	mov	r3, r1
 800c6bc:	4630      	mov	r0, r6
 800c6be:	4639      	mov	r1, r7
 800c6c0:	f7f3 fdee 	bl	80002a0 <__adddf3>
 800c6c4:	4606      	mov	r6, r0
 800c6c6:	460f      	mov	r7, r1
 800c6c8:	f7f4 fa50 	bl	8000b6c <__aeabi_d2iz>
 800c6cc:	2200      	movs	r2, #0
 800c6ce:	4683      	mov	fp, r0
 800c6d0:	2300      	movs	r3, #0
 800c6d2:	4630      	mov	r0, r6
 800c6d4:	4639      	mov	r1, r7
 800c6d6:	f7f4 fa0b 	bl	8000af0 <__aeabi_dcmplt>
 800c6da:	b148      	cbz	r0, 800c6f0 <_dtoa_r+0x190>
 800c6dc:	4658      	mov	r0, fp
 800c6de:	f7f3 ff2b 	bl	8000538 <__aeabi_i2d>
 800c6e2:	4632      	mov	r2, r6
 800c6e4:	463b      	mov	r3, r7
 800c6e6:	f7f4 f9f9 	bl	8000adc <__aeabi_dcmpeq>
 800c6ea:	b908      	cbnz	r0, 800c6f0 <_dtoa_r+0x190>
 800c6ec:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c6f0:	f1bb 0f16 	cmp.w	fp, #22
 800c6f4:	d857      	bhi.n	800c7a6 <_dtoa_r+0x246>
 800c6f6:	4b5b      	ldr	r3, [pc, #364]	; (800c864 <_dtoa_r+0x304>)
 800c6f8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c6fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c700:	ec51 0b18 	vmov	r0, r1, d8
 800c704:	f7f4 f9f4 	bl	8000af0 <__aeabi_dcmplt>
 800c708:	2800      	cmp	r0, #0
 800c70a:	d04e      	beq.n	800c7aa <_dtoa_r+0x24a>
 800c70c:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c710:	2300      	movs	r3, #0
 800c712:	930c      	str	r3, [sp, #48]	; 0x30
 800c714:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c716:	1b5b      	subs	r3, r3, r5
 800c718:	1e5a      	subs	r2, r3, #1
 800c71a:	bf45      	ittet	mi
 800c71c:	f1c3 0301 	rsbmi	r3, r3, #1
 800c720:	9305      	strmi	r3, [sp, #20]
 800c722:	2300      	movpl	r3, #0
 800c724:	2300      	movmi	r3, #0
 800c726:	9206      	str	r2, [sp, #24]
 800c728:	bf54      	ite	pl
 800c72a:	9305      	strpl	r3, [sp, #20]
 800c72c:	9306      	strmi	r3, [sp, #24]
 800c72e:	f1bb 0f00 	cmp.w	fp, #0
 800c732:	db3c      	blt.n	800c7ae <_dtoa_r+0x24e>
 800c734:	9b06      	ldr	r3, [sp, #24]
 800c736:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c73a:	445b      	add	r3, fp
 800c73c:	9306      	str	r3, [sp, #24]
 800c73e:	2300      	movs	r3, #0
 800c740:	9308      	str	r3, [sp, #32]
 800c742:	9b07      	ldr	r3, [sp, #28]
 800c744:	2b09      	cmp	r3, #9
 800c746:	d868      	bhi.n	800c81a <_dtoa_r+0x2ba>
 800c748:	2b05      	cmp	r3, #5
 800c74a:	bfc4      	itt	gt
 800c74c:	3b04      	subgt	r3, #4
 800c74e:	9307      	strgt	r3, [sp, #28]
 800c750:	9b07      	ldr	r3, [sp, #28]
 800c752:	f1a3 0302 	sub.w	r3, r3, #2
 800c756:	bfcc      	ite	gt
 800c758:	2500      	movgt	r5, #0
 800c75a:	2501      	movle	r5, #1
 800c75c:	2b03      	cmp	r3, #3
 800c75e:	f200 8085 	bhi.w	800c86c <_dtoa_r+0x30c>
 800c762:	e8df f003 	tbb	[pc, r3]
 800c766:	3b2e      	.short	0x3b2e
 800c768:	5839      	.short	0x5839
 800c76a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c76e:	441d      	add	r5, r3
 800c770:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c774:	2b20      	cmp	r3, #32
 800c776:	bfc1      	itttt	gt
 800c778:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c77c:	fa08 f803 	lslgt.w	r8, r8, r3
 800c780:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c784:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c788:	bfd6      	itet	le
 800c78a:	f1c3 0320 	rsble	r3, r3, #32
 800c78e:	ea48 0003 	orrgt.w	r0, r8, r3
 800c792:	fa06 f003 	lslle.w	r0, r6, r3
 800c796:	f7f3 febf 	bl	8000518 <__aeabi_ui2d>
 800c79a:	2201      	movs	r2, #1
 800c79c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c7a0:	3d01      	subs	r5, #1
 800c7a2:	920e      	str	r2, [sp, #56]	; 0x38
 800c7a4:	e76f      	b.n	800c686 <_dtoa_r+0x126>
 800c7a6:	2301      	movs	r3, #1
 800c7a8:	e7b3      	b.n	800c712 <_dtoa_r+0x1b2>
 800c7aa:	900c      	str	r0, [sp, #48]	; 0x30
 800c7ac:	e7b2      	b.n	800c714 <_dtoa_r+0x1b4>
 800c7ae:	9b05      	ldr	r3, [sp, #20]
 800c7b0:	eba3 030b 	sub.w	r3, r3, fp
 800c7b4:	9305      	str	r3, [sp, #20]
 800c7b6:	f1cb 0300 	rsb	r3, fp, #0
 800c7ba:	9308      	str	r3, [sp, #32]
 800c7bc:	2300      	movs	r3, #0
 800c7be:	930b      	str	r3, [sp, #44]	; 0x2c
 800c7c0:	e7bf      	b.n	800c742 <_dtoa_r+0x1e2>
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	9309      	str	r3, [sp, #36]	; 0x24
 800c7c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	dc52      	bgt.n	800c872 <_dtoa_r+0x312>
 800c7cc:	2301      	movs	r3, #1
 800c7ce:	9301      	str	r3, [sp, #4]
 800c7d0:	9304      	str	r3, [sp, #16]
 800c7d2:	461a      	mov	r2, r3
 800c7d4:	920a      	str	r2, [sp, #40]	; 0x28
 800c7d6:	e00b      	b.n	800c7f0 <_dtoa_r+0x290>
 800c7d8:	2301      	movs	r3, #1
 800c7da:	e7f3      	b.n	800c7c4 <_dtoa_r+0x264>
 800c7dc:	2300      	movs	r3, #0
 800c7de:	9309      	str	r3, [sp, #36]	; 0x24
 800c7e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7e2:	445b      	add	r3, fp
 800c7e4:	9301      	str	r3, [sp, #4]
 800c7e6:	3301      	adds	r3, #1
 800c7e8:	2b01      	cmp	r3, #1
 800c7ea:	9304      	str	r3, [sp, #16]
 800c7ec:	bfb8      	it	lt
 800c7ee:	2301      	movlt	r3, #1
 800c7f0:	69e0      	ldr	r0, [r4, #28]
 800c7f2:	2100      	movs	r1, #0
 800c7f4:	2204      	movs	r2, #4
 800c7f6:	f102 0614 	add.w	r6, r2, #20
 800c7fa:	429e      	cmp	r6, r3
 800c7fc:	d93d      	bls.n	800c87a <_dtoa_r+0x31a>
 800c7fe:	6041      	str	r1, [r0, #4]
 800c800:	4620      	mov	r0, r4
 800c802:	f001 fe69 	bl	800e4d8 <_Balloc>
 800c806:	9000      	str	r0, [sp, #0]
 800c808:	2800      	cmp	r0, #0
 800c80a:	d139      	bne.n	800c880 <_dtoa_r+0x320>
 800c80c:	4b16      	ldr	r3, [pc, #88]	; (800c868 <_dtoa_r+0x308>)
 800c80e:	4602      	mov	r2, r0
 800c810:	f240 11af 	movw	r1, #431	; 0x1af
 800c814:	e6bd      	b.n	800c592 <_dtoa_r+0x32>
 800c816:	2301      	movs	r3, #1
 800c818:	e7e1      	b.n	800c7de <_dtoa_r+0x27e>
 800c81a:	2501      	movs	r5, #1
 800c81c:	2300      	movs	r3, #0
 800c81e:	9307      	str	r3, [sp, #28]
 800c820:	9509      	str	r5, [sp, #36]	; 0x24
 800c822:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c826:	9301      	str	r3, [sp, #4]
 800c828:	9304      	str	r3, [sp, #16]
 800c82a:	2200      	movs	r2, #0
 800c82c:	2312      	movs	r3, #18
 800c82e:	e7d1      	b.n	800c7d4 <_dtoa_r+0x274>
 800c830:	636f4361 	.word	0x636f4361
 800c834:	3fd287a7 	.word	0x3fd287a7
 800c838:	8b60c8b3 	.word	0x8b60c8b3
 800c83c:	3fc68a28 	.word	0x3fc68a28
 800c840:	509f79fb 	.word	0x509f79fb
 800c844:	3fd34413 	.word	0x3fd34413
 800c848:	08012535 	.word	0x08012535
 800c84c:	080126f8 	.word	0x080126f8
 800c850:	7ff00000 	.word	0x7ff00000
 800c854:	080126f4 	.word	0x080126f4
 800c858:	080126eb 	.word	0x080126eb
 800c85c:	080127e9 	.word	0x080127e9
 800c860:	3ff80000 	.word	0x3ff80000
 800c864:	08012870 	.word	0x08012870
 800c868:	08012750 	.word	0x08012750
 800c86c:	2301      	movs	r3, #1
 800c86e:	9309      	str	r3, [sp, #36]	; 0x24
 800c870:	e7d7      	b.n	800c822 <_dtoa_r+0x2c2>
 800c872:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c874:	9301      	str	r3, [sp, #4]
 800c876:	9304      	str	r3, [sp, #16]
 800c878:	e7ba      	b.n	800c7f0 <_dtoa_r+0x290>
 800c87a:	3101      	adds	r1, #1
 800c87c:	0052      	lsls	r2, r2, #1
 800c87e:	e7ba      	b.n	800c7f6 <_dtoa_r+0x296>
 800c880:	69e3      	ldr	r3, [r4, #28]
 800c882:	9a00      	ldr	r2, [sp, #0]
 800c884:	601a      	str	r2, [r3, #0]
 800c886:	9b04      	ldr	r3, [sp, #16]
 800c888:	2b0e      	cmp	r3, #14
 800c88a:	f200 80a8 	bhi.w	800c9de <_dtoa_r+0x47e>
 800c88e:	2d00      	cmp	r5, #0
 800c890:	f000 80a5 	beq.w	800c9de <_dtoa_r+0x47e>
 800c894:	f1bb 0f00 	cmp.w	fp, #0
 800c898:	dd38      	ble.n	800c90c <_dtoa_r+0x3ac>
 800c89a:	4bc0      	ldr	r3, [pc, #768]	; (800cb9c <_dtoa_r+0x63c>)
 800c89c:	f00b 020f 	and.w	r2, fp, #15
 800c8a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c8a4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c8a8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c8ac:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c8b0:	d019      	beq.n	800c8e6 <_dtoa_r+0x386>
 800c8b2:	4bbb      	ldr	r3, [pc, #748]	; (800cba0 <_dtoa_r+0x640>)
 800c8b4:	ec51 0b18 	vmov	r0, r1, d8
 800c8b8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c8bc:	f7f3 ffd0 	bl	8000860 <__aeabi_ddiv>
 800c8c0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c8c4:	f008 080f 	and.w	r8, r8, #15
 800c8c8:	2503      	movs	r5, #3
 800c8ca:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800cba0 <_dtoa_r+0x640>
 800c8ce:	f1b8 0f00 	cmp.w	r8, #0
 800c8d2:	d10a      	bne.n	800c8ea <_dtoa_r+0x38a>
 800c8d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c8d8:	4632      	mov	r2, r6
 800c8da:	463b      	mov	r3, r7
 800c8dc:	f7f3 ffc0 	bl	8000860 <__aeabi_ddiv>
 800c8e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c8e4:	e02b      	b.n	800c93e <_dtoa_r+0x3de>
 800c8e6:	2502      	movs	r5, #2
 800c8e8:	e7ef      	b.n	800c8ca <_dtoa_r+0x36a>
 800c8ea:	f018 0f01 	tst.w	r8, #1
 800c8ee:	d008      	beq.n	800c902 <_dtoa_r+0x3a2>
 800c8f0:	4630      	mov	r0, r6
 800c8f2:	4639      	mov	r1, r7
 800c8f4:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c8f8:	f7f3 fe88 	bl	800060c <__aeabi_dmul>
 800c8fc:	3501      	adds	r5, #1
 800c8fe:	4606      	mov	r6, r0
 800c900:	460f      	mov	r7, r1
 800c902:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c906:	f109 0908 	add.w	r9, r9, #8
 800c90a:	e7e0      	b.n	800c8ce <_dtoa_r+0x36e>
 800c90c:	f000 809f 	beq.w	800ca4e <_dtoa_r+0x4ee>
 800c910:	f1cb 0600 	rsb	r6, fp, #0
 800c914:	4ba1      	ldr	r3, [pc, #644]	; (800cb9c <_dtoa_r+0x63c>)
 800c916:	4fa2      	ldr	r7, [pc, #648]	; (800cba0 <_dtoa_r+0x640>)
 800c918:	f006 020f 	and.w	r2, r6, #15
 800c91c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c920:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c924:	ec51 0b18 	vmov	r0, r1, d8
 800c928:	f7f3 fe70 	bl	800060c <__aeabi_dmul>
 800c92c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c930:	1136      	asrs	r6, r6, #4
 800c932:	2300      	movs	r3, #0
 800c934:	2502      	movs	r5, #2
 800c936:	2e00      	cmp	r6, #0
 800c938:	d17e      	bne.n	800ca38 <_dtoa_r+0x4d8>
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d1d0      	bne.n	800c8e0 <_dtoa_r+0x380>
 800c93e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c940:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c944:	2b00      	cmp	r3, #0
 800c946:	f000 8084 	beq.w	800ca52 <_dtoa_r+0x4f2>
 800c94a:	4b96      	ldr	r3, [pc, #600]	; (800cba4 <_dtoa_r+0x644>)
 800c94c:	2200      	movs	r2, #0
 800c94e:	4640      	mov	r0, r8
 800c950:	4649      	mov	r1, r9
 800c952:	f7f4 f8cd 	bl	8000af0 <__aeabi_dcmplt>
 800c956:	2800      	cmp	r0, #0
 800c958:	d07b      	beq.n	800ca52 <_dtoa_r+0x4f2>
 800c95a:	9b04      	ldr	r3, [sp, #16]
 800c95c:	2b00      	cmp	r3, #0
 800c95e:	d078      	beq.n	800ca52 <_dtoa_r+0x4f2>
 800c960:	9b01      	ldr	r3, [sp, #4]
 800c962:	2b00      	cmp	r3, #0
 800c964:	dd39      	ble.n	800c9da <_dtoa_r+0x47a>
 800c966:	4b90      	ldr	r3, [pc, #576]	; (800cba8 <_dtoa_r+0x648>)
 800c968:	2200      	movs	r2, #0
 800c96a:	4640      	mov	r0, r8
 800c96c:	4649      	mov	r1, r9
 800c96e:	f7f3 fe4d 	bl	800060c <__aeabi_dmul>
 800c972:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c976:	9e01      	ldr	r6, [sp, #4]
 800c978:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800c97c:	3501      	adds	r5, #1
 800c97e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c982:	4628      	mov	r0, r5
 800c984:	f7f3 fdd8 	bl	8000538 <__aeabi_i2d>
 800c988:	4642      	mov	r2, r8
 800c98a:	464b      	mov	r3, r9
 800c98c:	f7f3 fe3e 	bl	800060c <__aeabi_dmul>
 800c990:	4b86      	ldr	r3, [pc, #536]	; (800cbac <_dtoa_r+0x64c>)
 800c992:	2200      	movs	r2, #0
 800c994:	f7f3 fc84 	bl	80002a0 <__adddf3>
 800c998:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c99c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9a0:	9303      	str	r3, [sp, #12]
 800c9a2:	2e00      	cmp	r6, #0
 800c9a4:	d158      	bne.n	800ca58 <_dtoa_r+0x4f8>
 800c9a6:	4b82      	ldr	r3, [pc, #520]	; (800cbb0 <_dtoa_r+0x650>)
 800c9a8:	2200      	movs	r2, #0
 800c9aa:	4640      	mov	r0, r8
 800c9ac:	4649      	mov	r1, r9
 800c9ae:	f7f3 fc75 	bl	800029c <__aeabi_dsub>
 800c9b2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c9b6:	4680      	mov	r8, r0
 800c9b8:	4689      	mov	r9, r1
 800c9ba:	f7f4 f8b7 	bl	8000b2c <__aeabi_dcmpgt>
 800c9be:	2800      	cmp	r0, #0
 800c9c0:	f040 8296 	bne.w	800cef0 <_dtoa_r+0x990>
 800c9c4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c9c8:	4640      	mov	r0, r8
 800c9ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c9ce:	4649      	mov	r1, r9
 800c9d0:	f7f4 f88e 	bl	8000af0 <__aeabi_dcmplt>
 800c9d4:	2800      	cmp	r0, #0
 800c9d6:	f040 8289 	bne.w	800ceec <_dtoa_r+0x98c>
 800c9da:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c9de:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c9e0:	2b00      	cmp	r3, #0
 800c9e2:	f2c0 814e 	blt.w	800cc82 <_dtoa_r+0x722>
 800c9e6:	f1bb 0f0e 	cmp.w	fp, #14
 800c9ea:	f300 814a 	bgt.w	800cc82 <_dtoa_r+0x722>
 800c9ee:	4b6b      	ldr	r3, [pc, #428]	; (800cb9c <_dtoa_r+0x63c>)
 800c9f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c9f4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c9f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c9fa:	2b00      	cmp	r3, #0
 800c9fc:	f280 80dc 	bge.w	800cbb8 <_dtoa_r+0x658>
 800ca00:	9b04      	ldr	r3, [sp, #16]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	f300 80d8 	bgt.w	800cbb8 <_dtoa_r+0x658>
 800ca08:	f040 826f 	bne.w	800ceea <_dtoa_r+0x98a>
 800ca0c:	4b68      	ldr	r3, [pc, #416]	; (800cbb0 <_dtoa_r+0x650>)
 800ca0e:	2200      	movs	r2, #0
 800ca10:	4640      	mov	r0, r8
 800ca12:	4649      	mov	r1, r9
 800ca14:	f7f3 fdfa 	bl	800060c <__aeabi_dmul>
 800ca18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ca1c:	f7f4 f87c 	bl	8000b18 <__aeabi_dcmpge>
 800ca20:	9e04      	ldr	r6, [sp, #16]
 800ca22:	4637      	mov	r7, r6
 800ca24:	2800      	cmp	r0, #0
 800ca26:	f040 8245 	bne.w	800ceb4 <_dtoa_r+0x954>
 800ca2a:	9d00      	ldr	r5, [sp, #0]
 800ca2c:	2331      	movs	r3, #49	; 0x31
 800ca2e:	f805 3b01 	strb.w	r3, [r5], #1
 800ca32:	f10b 0b01 	add.w	fp, fp, #1
 800ca36:	e241      	b.n	800cebc <_dtoa_r+0x95c>
 800ca38:	07f2      	lsls	r2, r6, #31
 800ca3a:	d505      	bpl.n	800ca48 <_dtoa_r+0x4e8>
 800ca3c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca40:	f7f3 fde4 	bl	800060c <__aeabi_dmul>
 800ca44:	3501      	adds	r5, #1
 800ca46:	2301      	movs	r3, #1
 800ca48:	1076      	asrs	r6, r6, #1
 800ca4a:	3708      	adds	r7, #8
 800ca4c:	e773      	b.n	800c936 <_dtoa_r+0x3d6>
 800ca4e:	2502      	movs	r5, #2
 800ca50:	e775      	b.n	800c93e <_dtoa_r+0x3de>
 800ca52:	9e04      	ldr	r6, [sp, #16]
 800ca54:	465f      	mov	r7, fp
 800ca56:	e792      	b.n	800c97e <_dtoa_r+0x41e>
 800ca58:	9900      	ldr	r1, [sp, #0]
 800ca5a:	4b50      	ldr	r3, [pc, #320]	; (800cb9c <_dtoa_r+0x63c>)
 800ca5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ca60:	4431      	add	r1, r6
 800ca62:	9102      	str	r1, [sp, #8]
 800ca64:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ca66:	eeb0 9a47 	vmov.f32	s18, s14
 800ca6a:	eef0 9a67 	vmov.f32	s19, s15
 800ca6e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ca72:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ca76:	2900      	cmp	r1, #0
 800ca78:	d044      	beq.n	800cb04 <_dtoa_r+0x5a4>
 800ca7a:	494e      	ldr	r1, [pc, #312]	; (800cbb4 <_dtoa_r+0x654>)
 800ca7c:	2000      	movs	r0, #0
 800ca7e:	f7f3 feef 	bl	8000860 <__aeabi_ddiv>
 800ca82:	ec53 2b19 	vmov	r2, r3, d9
 800ca86:	f7f3 fc09 	bl	800029c <__aeabi_dsub>
 800ca8a:	9d00      	ldr	r5, [sp, #0]
 800ca8c:	ec41 0b19 	vmov	d9, r0, r1
 800ca90:	4649      	mov	r1, r9
 800ca92:	4640      	mov	r0, r8
 800ca94:	f7f4 f86a 	bl	8000b6c <__aeabi_d2iz>
 800ca98:	4606      	mov	r6, r0
 800ca9a:	f7f3 fd4d 	bl	8000538 <__aeabi_i2d>
 800ca9e:	4602      	mov	r2, r0
 800caa0:	460b      	mov	r3, r1
 800caa2:	4640      	mov	r0, r8
 800caa4:	4649      	mov	r1, r9
 800caa6:	f7f3 fbf9 	bl	800029c <__aeabi_dsub>
 800caaa:	3630      	adds	r6, #48	; 0x30
 800caac:	f805 6b01 	strb.w	r6, [r5], #1
 800cab0:	ec53 2b19 	vmov	r2, r3, d9
 800cab4:	4680      	mov	r8, r0
 800cab6:	4689      	mov	r9, r1
 800cab8:	f7f4 f81a 	bl	8000af0 <__aeabi_dcmplt>
 800cabc:	2800      	cmp	r0, #0
 800cabe:	d164      	bne.n	800cb8a <_dtoa_r+0x62a>
 800cac0:	4642      	mov	r2, r8
 800cac2:	464b      	mov	r3, r9
 800cac4:	4937      	ldr	r1, [pc, #220]	; (800cba4 <_dtoa_r+0x644>)
 800cac6:	2000      	movs	r0, #0
 800cac8:	f7f3 fbe8 	bl	800029c <__aeabi_dsub>
 800cacc:	ec53 2b19 	vmov	r2, r3, d9
 800cad0:	f7f4 f80e 	bl	8000af0 <__aeabi_dcmplt>
 800cad4:	2800      	cmp	r0, #0
 800cad6:	f040 80b6 	bne.w	800cc46 <_dtoa_r+0x6e6>
 800cada:	9b02      	ldr	r3, [sp, #8]
 800cadc:	429d      	cmp	r5, r3
 800cade:	f43f af7c 	beq.w	800c9da <_dtoa_r+0x47a>
 800cae2:	4b31      	ldr	r3, [pc, #196]	; (800cba8 <_dtoa_r+0x648>)
 800cae4:	ec51 0b19 	vmov	r0, r1, d9
 800cae8:	2200      	movs	r2, #0
 800caea:	f7f3 fd8f 	bl	800060c <__aeabi_dmul>
 800caee:	4b2e      	ldr	r3, [pc, #184]	; (800cba8 <_dtoa_r+0x648>)
 800caf0:	ec41 0b19 	vmov	d9, r0, r1
 800caf4:	2200      	movs	r2, #0
 800caf6:	4640      	mov	r0, r8
 800caf8:	4649      	mov	r1, r9
 800cafa:	f7f3 fd87 	bl	800060c <__aeabi_dmul>
 800cafe:	4680      	mov	r8, r0
 800cb00:	4689      	mov	r9, r1
 800cb02:	e7c5      	b.n	800ca90 <_dtoa_r+0x530>
 800cb04:	ec51 0b17 	vmov	r0, r1, d7
 800cb08:	f7f3 fd80 	bl	800060c <__aeabi_dmul>
 800cb0c:	9b02      	ldr	r3, [sp, #8]
 800cb0e:	9d00      	ldr	r5, [sp, #0]
 800cb10:	930f      	str	r3, [sp, #60]	; 0x3c
 800cb12:	ec41 0b19 	vmov	d9, r0, r1
 800cb16:	4649      	mov	r1, r9
 800cb18:	4640      	mov	r0, r8
 800cb1a:	f7f4 f827 	bl	8000b6c <__aeabi_d2iz>
 800cb1e:	4606      	mov	r6, r0
 800cb20:	f7f3 fd0a 	bl	8000538 <__aeabi_i2d>
 800cb24:	3630      	adds	r6, #48	; 0x30
 800cb26:	4602      	mov	r2, r0
 800cb28:	460b      	mov	r3, r1
 800cb2a:	4640      	mov	r0, r8
 800cb2c:	4649      	mov	r1, r9
 800cb2e:	f7f3 fbb5 	bl	800029c <__aeabi_dsub>
 800cb32:	f805 6b01 	strb.w	r6, [r5], #1
 800cb36:	9b02      	ldr	r3, [sp, #8]
 800cb38:	429d      	cmp	r5, r3
 800cb3a:	4680      	mov	r8, r0
 800cb3c:	4689      	mov	r9, r1
 800cb3e:	f04f 0200 	mov.w	r2, #0
 800cb42:	d124      	bne.n	800cb8e <_dtoa_r+0x62e>
 800cb44:	4b1b      	ldr	r3, [pc, #108]	; (800cbb4 <_dtoa_r+0x654>)
 800cb46:	ec51 0b19 	vmov	r0, r1, d9
 800cb4a:	f7f3 fba9 	bl	80002a0 <__adddf3>
 800cb4e:	4602      	mov	r2, r0
 800cb50:	460b      	mov	r3, r1
 800cb52:	4640      	mov	r0, r8
 800cb54:	4649      	mov	r1, r9
 800cb56:	f7f3 ffe9 	bl	8000b2c <__aeabi_dcmpgt>
 800cb5a:	2800      	cmp	r0, #0
 800cb5c:	d173      	bne.n	800cc46 <_dtoa_r+0x6e6>
 800cb5e:	ec53 2b19 	vmov	r2, r3, d9
 800cb62:	4914      	ldr	r1, [pc, #80]	; (800cbb4 <_dtoa_r+0x654>)
 800cb64:	2000      	movs	r0, #0
 800cb66:	f7f3 fb99 	bl	800029c <__aeabi_dsub>
 800cb6a:	4602      	mov	r2, r0
 800cb6c:	460b      	mov	r3, r1
 800cb6e:	4640      	mov	r0, r8
 800cb70:	4649      	mov	r1, r9
 800cb72:	f7f3 ffbd 	bl	8000af0 <__aeabi_dcmplt>
 800cb76:	2800      	cmp	r0, #0
 800cb78:	f43f af2f 	beq.w	800c9da <_dtoa_r+0x47a>
 800cb7c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800cb7e:	1e6b      	subs	r3, r5, #1
 800cb80:	930f      	str	r3, [sp, #60]	; 0x3c
 800cb82:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cb86:	2b30      	cmp	r3, #48	; 0x30
 800cb88:	d0f8      	beq.n	800cb7c <_dtoa_r+0x61c>
 800cb8a:	46bb      	mov	fp, r7
 800cb8c:	e04a      	b.n	800cc24 <_dtoa_r+0x6c4>
 800cb8e:	4b06      	ldr	r3, [pc, #24]	; (800cba8 <_dtoa_r+0x648>)
 800cb90:	f7f3 fd3c 	bl	800060c <__aeabi_dmul>
 800cb94:	4680      	mov	r8, r0
 800cb96:	4689      	mov	r9, r1
 800cb98:	e7bd      	b.n	800cb16 <_dtoa_r+0x5b6>
 800cb9a:	bf00      	nop
 800cb9c:	08012870 	.word	0x08012870
 800cba0:	08012848 	.word	0x08012848
 800cba4:	3ff00000 	.word	0x3ff00000
 800cba8:	40240000 	.word	0x40240000
 800cbac:	401c0000 	.word	0x401c0000
 800cbb0:	40140000 	.word	0x40140000
 800cbb4:	3fe00000 	.word	0x3fe00000
 800cbb8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800cbbc:	9d00      	ldr	r5, [sp, #0]
 800cbbe:	4642      	mov	r2, r8
 800cbc0:	464b      	mov	r3, r9
 800cbc2:	4630      	mov	r0, r6
 800cbc4:	4639      	mov	r1, r7
 800cbc6:	f7f3 fe4b 	bl	8000860 <__aeabi_ddiv>
 800cbca:	f7f3 ffcf 	bl	8000b6c <__aeabi_d2iz>
 800cbce:	9001      	str	r0, [sp, #4]
 800cbd0:	f7f3 fcb2 	bl	8000538 <__aeabi_i2d>
 800cbd4:	4642      	mov	r2, r8
 800cbd6:	464b      	mov	r3, r9
 800cbd8:	f7f3 fd18 	bl	800060c <__aeabi_dmul>
 800cbdc:	4602      	mov	r2, r0
 800cbde:	460b      	mov	r3, r1
 800cbe0:	4630      	mov	r0, r6
 800cbe2:	4639      	mov	r1, r7
 800cbe4:	f7f3 fb5a 	bl	800029c <__aeabi_dsub>
 800cbe8:	9e01      	ldr	r6, [sp, #4]
 800cbea:	9f04      	ldr	r7, [sp, #16]
 800cbec:	3630      	adds	r6, #48	; 0x30
 800cbee:	f805 6b01 	strb.w	r6, [r5], #1
 800cbf2:	9e00      	ldr	r6, [sp, #0]
 800cbf4:	1bae      	subs	r6, r5, r6
 800cbf6:	42b7      	cmp	r7, r6
 800cbf8:	4602      	mov	r2, r0
 800cbfa:	460b      	mov	r3, r1
 800cbfc:	d134      	bne.n	800cc68 <_dtoa_r+0x708>
 800cbfe:	f7f3 fb4f 	bl	80002a0 <__adddf3>
 800cc02:	4642      	mov	r2, r8
 800cc04:	464b      	mov	r3, r9
 800cc06:	4606      	mov	r6, r0
 800cc08:	460f      	mov	r7, r1
 800cc0a:	f7f3 ff8f 	bl	8000b2c <__aeabi_dcmpgt>
 800cc0e:	b9c8      	cbnz	r0, 800cc44 <_dtoa_r+0x6e4>
 800cc10:	4642      	mov	r2, r8
 800cc12:	464b      	mov	r3, r9
 800cc14:	4630      	mov	r0, r6
 800cc16:	4639      	mov	r1, r7
 800cc18:	f7f3 ff60 	bl	8000adc <__aeabi_dcmpeq>
 800cc1c:	b110      	cbz	r0, 800cc24 <_dtoa_r+0x6c4>
 800cc1e:	9b01      	ldr	r3, [sp, #4]
 800cc20:	07db      	lsls	r3, r3, #31
 800cc22:	d40f      	bmi.n	800cc44 <_dtoa_r+0x6e4>
 800cc24:	4651      	mov	r1, sl
 800cc26:	4620      	mov	r0, r4
 800cc28:	f001 fc96 	bl	800e558 <_Bfree>
 800cc2c:	2300      	movs	r3, #0
 800cc2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cc30:	702b      	strb	r3, [r5, #0]
 800cc32:	f10b 0301 	add.w	r3, fp, #1
 800cc36:	6013      	str	r3, [r2, #0]
 800cc38:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc3a:	2b00      	cmp	r3, #0
 800cc3c:	f43f ace2 	beq.w	800c604 <_dtoa_r+0xa4>
 800cc40:	601d      	str	r5, [r3, #0]
 800cc42:	e4df      	b.n	800c604 <_dtoa_r+0xa4>
 800cc44:	465f      	mov	r7, fp
 800cc46:	462b      	mov	r3, r5
 800cc48:	461d      	mov	r5, r3
 800cc4a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc4e:	2a39      	cmp	r2, #57	; 0x39
 800cc50:	d106      	bne.n	800cc60 <_dtoa_r+0x700>
 800cc52:	9a00      	ldr	r2, [sp, #0]
 800cc54:	429a      	cmp	r2, r3
 800cc56:	d1f7      	bne.n	800cc48 <_dtoa_r+0x6e8>
 800cc58:	9900      	ldr	r1, [sp, #0]
 800cc5a:	2230      	movs	r2, #48	; 0x30
 800cc5c:	3701      	adds	r7, #1
 800cc5e:	700a      	strb	r2, [r1, #0]
 800cc60:	781a      	ldrb	r2, [r3, #0]
 800cc62:	3201      	adds	r2, #1
 800cc64:	701a      	strb	r2, [r3, #0]
 800cc66:	e790      	b.n	800cb8a <_dtoa_r+0x62a>
 800cc68:	4ba3      	ldr	r3, [pc, #652]	; (800cef8 <_dtoa_r+0x998>)
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	f7f3 fcce 	bl	800060c <__aeabi_dmul>
 800cc70:	2200      	movs	r2, #0
 800cc72:	2300      	movs	r3, #0
 800cc74:	4606      	mov	r6, r0
 800cc76:	460f      	mov	r7, r1
 800cc78:	f7f3 ff30 	bl	8000adc <__aeabi_dcmpeq>
 800cc7c:	2800      	cmp	r0, #0
 800cc7e:	d09e      	beq.n	800cbbe <_dtoa_r+0x65e>
 800cc80:	e7d0      	b.n	800cc24 <_dtoa_r+0x6c4>
 800cc82:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cc84:	2a00      	cmp	r2, #0
 800cc86:	f000 80ca 	beq.w	800ce1e <_dtoa_r+0x8be>
 800cc8a:	9a07      	ldr	r2, [sp, #28]
 800cc8c:	2a01      	cmp	r2, #1
 800cc8e:	f300 80ad 	bgt.w	800cdec <_dtoa_r+0x88c>
 800cc92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cc94:	2a00      	cmp	r2, #0
 800cc96:	f000 80a5 	beq.w	800cde4 <_dtoa_r+0x884>
 800cc9a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800cc9e:	9e08      	ldr	r6, [sp, #32]
 800cca0:	9d05      	ldr	r5, [sp, #20]
 800cca2:	9a05      	ldr	r2, [sp, #20]
 800cca4:	441a      	add	r2, r3
 800cca6:	9205      	str	r2, [sp, #20]
 800cca8:	9a06      	ldr	r2, [sp, #24]
 800ccaa:	2101      	movs	r1, #1
 800ccac:	441a      	add	r2, r3
 800ccae:	4620      	mov	r0, r4
 800ccb0:	9206      	str	r2, [sp, #24]
 800ccb2:	f001 fd51 	bl	800e758 <__i2b>
 800ccb6:	4607      	mov	r7, r0
 800ccb8:	b165      	cbz	r5, 800ccd4 <_dtoa_r+0x774>
 800ccba:	9b06      	ldr	r3, [sp, #24]
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	dd09      	ble.n	800ccd4 <_dtoa_r+0x774>
 800ccc0:	42ab      	cmp	r3, r5
 800ccc2:	9a05      	ldr	r2, [sp, #20]
 800ccc4:	bfa8      	it	ge
 800ccc6:	462b      	movge	r3, r5
 800ccc8:	1ad2      	subs	r2, r2, r3
 800ccca:	9205      	str	r2, [sp, #20]
 800cccc:	9a06      	ldr	r2, [sp, #24]
 800ccce:	1aed      	subs	r5, r5, r3
 800ccd0:	1ad3      	subs	r3, r2, r3
 800ccd2:	9306      	str	r3, [sp, #24]
 800ccd4:	9b08      	ldr	r3, [sp, #32]
 800ccd6:	b1f3      	cbz	r3, 800cd16 <_dtoa_r+0x7b6>
 800ccd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	f000 80a3 	beq.w	800ce26 <_dtoa_r+0x8c6>
 800cce0:	2e00      	cmp	r6, #0
 800cce2:	dd10      	ble.n	800cd06 <_dtoa_r+0x7a6>
 800cce4:	4639      	mov	r1, r7
 800cce6:	4632      	mov	r2, r6
 800cce8:	4620      	mov	r0, r4
 800ccea:	f001 fdf5 	bl	800e8d8 <__pow5mult>
 800ccee:	4652      	mov	r2, sl
 800ccf0:	4601      	mov	r1, r0
 800ccf2:	4607      	mov	r7, r0
 800ccf4:	4620      	mov	r0, r4
 800ccf6:	f001 fd45 	bl	800e784 <__multiply>
 800ccfa:	4651      	mov	r1, sl
 800ccfc:	4680      	mov	r8, r0
 800ccfe:	4620      	mov	r0, r4
 800cd00:	f001 fc2a 	bl	800e558 <_Bfree>
 800cd04:	46c2      	mov	sl, r8
 800cd06:	9b08      	ldr	r3, [sp, #32]
 800cd08:	1b9a      	subs	r2, r3, r6
 800cd0a:	d004      	beq.n	800cd16 <_dtoa_r+0x7b6>
 800cd0c:	4651      	mov	r1, sl
 800cd0e:	4620      	mov	r0, r4
 800cd10:	f001 fde2 	bl	800e8d8 <__pow5mult>
 800cd14:	4682      	mov	sl, r0
 800cd16:	2101      	movs	r1, #1
 800cd18:	4620      	mov	r0, r4
 800cd1a:	f001 fd1d 	bl	800e758 <__i2b>
 800cd1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	4606      	mov	r6, r0
 800cd24:	f340 8081 	ble.w	800ce2a <_dtoa_r+0x8ca>
 800cd28:	461a      	mov	r2, r3
 800cd2a:	4601      	mov	r1, r0
 800cd2c:	4620      	mov	r0, r4
 800cd2e:	f001 fdd3 	bl	800e8d8 <__pow5mult>
 800cd32:	9b07      	ldr	r3, [sp, #28]
 800cd34:	2b01      	cmp	r3, #1
 800cd36:	4606      	mov	r6, r0
 800cd38:	dd7a      	ble.n	800ce30 <_dtoa_r+0x8d0>
 800cd3a:	f04f 0800 	mov.w	r8, #0
 800cd3e:	6933      	ldr	r3, [r6, #16]
 800cd40:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800cd44:	6918      	ldr	r0, [r3, #16]
 800cd46:	f001 fcb9 	bl	800e6bc <__hi0bits>
 800cd4a:	f1c0 0020 	rsb	r0, r0, #32
 800cd4e:	9b06      	ldr	r3, [sp, #24]
 800cd50:	4418      	add	r0, r3
 800cd52:	f010 001f 	ands.w	r0, r0, #31
 800cd56:	f000 8094 	beq.w	800ce82 <_dtoa_r+0x922>
 800cd5a:	f1c0 0320 	rsb	r3, r0, #32
 800cd5e:	2b04      	cmp	r3, #4
 800cd60:	f340 8085 	ble.w	800ce6e <_dtoa_r+0x90e>
 800cd64:	9b05      	ldr	r3, [sp, #20]
 800cd66:	f1c0 001c 	rsb	r0, r0, #28
 800cd6a:	4403      	add	r3, r0
 800cd6c:	9305      	str	r3, [sp, #20]
 800cd6e:	9b06      	ldr	r3, [sp, #24]
 800cd70:	4403      	add	r3, r0
 800cd72:	4405      	add	r5, r0
 800cd74:	9306      	str	r3, [sp, #24]
 800cd76:	9b05      	ldr	r3, [sp, #20]
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	dd05      	ble.n	800cd88 <_dtoa_r+0x828>
 800cd7c:	4651      	mov	r1, sl
 800cd7e:	461a      	mov	r2, r3
 800cd80:	4620      	mov	r0, r4
 800cd82:	f001 fe03 	bl	800e98c <__lshift>
 800cd86:	4682      	mov	sl, r0
 800cd88:	9b06      	ldr	r3, [sp, #24]
 800cd8a:	2b00      	cmp	r3, #0
 800cd8c:	dd05      	ble.n	800cd9a <_dtoa_r+0x83a>
 800cd8e:	4631      	mov	r1, r6
 800cd90:	461a      	mov	r2, r3
 800cd92:	4620      	mov	r0, r4
 800cd94:	f001 fdfa 	bl	800e98c <__lshift>
 800cd98:	4606      	mov	r6, r0
 800cd9a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d072      	beq.n	800ce86 <_dtoa_r+0x926>
 800cda0:	4631      	mov	r1, r6
 800cda2:	4650      	mov	r0, sl
 800cda4:	f001 fe5e 	bl	800ea64 <__mcmp>
 800cda8:	2800      	cmp	r0, #0
 800cdaa:	da6c      	bge.n	800ce86 <_dtoa_r+0x926>
 800cdac:	2300      	movs	r3, #0
 800cdae:	4651      	mov	r1, sl
 800cdb0:	220a      	movs	r2, #10
 800cdb2:	4620      	mov	r0, r4
 800cdb4:	f001 fbf2 	bl	800e59c <__multadd>
 800cdb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdba:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800cdbe:	4682      	mov	sl, r0
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	f000 81b0 	beq.w	800d126 <_dtoa_r+0xbc6>
 800cdc6:	2300      	movs	r3, #0
 800cdc8:	4639      	mov	r1, r7
 800cdca:	220a      	movs	r2, #10
 800cdcc:	4620      	mov	r0, r4
 800cdce:	f001 fbe5 	bl	800e59c <__multadd>
 800cdd2:	9b01      	ldr	r3, [sp, #4]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	4607      	mov	r7, r0
 800cdd8:	f300 8096 	bgt.w	800cf08 <_dtoa_r+0x9a8>
 800cddc:	9b07      	ldr	r3, [sp, #28]
 800cdde:	2b02      	cmp	r3, #2
 800cde0:	dc59      	bgt.n	800ce96 <_dtoa_r+0x936>
 800cde2:	e091      	b.n	800cf08 <_dtoa_r+0x9a8>
 800cde4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800cde6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800cdea:	e758      	b.n	800cc9e <_dtoa_r+0x73e>
 800cdec:	9b04      	ldr	r3, [sp, #16]
 800cdee:	1e5e      	subs	r6, r3, #1
 800cdf0:	9b08      	ldr	r3, [sp, #32]
 800cdf2:	42b3      	cmp	r3, r6
 800cdf4:	bfbf      	itttt	lt
 800cdf6:	9b08      	ldrlt	r3, [sp, #32]
 800cdf8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800cdfa:	9608      	strlt	r6, [sp, #32]
 800cdfc:	1af3      	sublt	r3, r6, r3
 800cdfe:	bfb4      	ite	lt
 800ce00:	18d2      	addlt	r2, r2, r3
 800ce02:	1b9e      	subge	r6, r3, r6
 800ce04:	9b04      	ldr	r3, [sp, #16]
 800ce06:	bfbc      	itt	lt
 800ce08:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800ce0a:	2600      	movlt	r6, #0
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	bfb7      	itett	lt
 800ce10:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800ce14:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ce18:	1a9d      	sublt	r5, r3, r2
 800ce1a:	2300      	movlt	r3, #0
 800ce1c:	e741      	b.n	800cca2 <_dtoa_r+0x742>
 800ce1e:	9e08      	ldr	r6, [sp, #32]
 800ce20:	9d05      	ldr	r5, [sp, #20]
 800ce22:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ce24:	e748      	b.n	800ccb8 <_dtoa_r+0x758>
 800ce26:	9a08      	ldr	r2, [sp, #32]
 800ce28:	e770      	b.n	800cd0c <_dtoa_r+0x7ac>
 800ce2a:	9b07      	ldr	r3, [sp, #28]
 800ce2c:	2b01      	cmp	r3, #1
 800ce2e:	dc19      	bgt.n	800ce64 <_dtoa_r+0x904>
 800ce30:	9b02      	ldr	r3, [sp, #8]
 800ce32:	b9bb      	cbnz	r3, 800ce64 <_dtoa_r+0x904>
 800ce34:	9b03      	ldr	r3, [sp, #12]
 800ce36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ce3a:	b99b      	cbnz	r3, 800ce64 <_dtoa_r+0x904>
 800ce3c:	9b03      	ldr	r3, [sp, #12]
 800ce3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ce42:	0d1b      	lsrs	r3, r3, #20
 800ce44:	051b      	lsls	r3, r3, #20
 800ce46:	b183      	cbz	r3, 800ce6a <_dtoa_r+0x90a>
 800ce48:	9b05      	ldr	r3, [sp, #20]
 800ce4a:	3301      	adds	r3, #1
 800ce4c:	9305      	str	r3, [sp, #20]
 800ce4e:	9b06      	ldr	r3, [sp, #24]
 800ce50:	3301      	adds	r3, #1
 800ce52:	9306      	str	r3, [sp, #24]
 800ce54:	f04f 0801 	mov.w	r8, #1
 800ce58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	f47f af6f 	bne.w	800cd3e <_dtoa_r+0x7de>
 800ce60:	2001      	movs	r0, #1
 800ce62:	e774      	b.n	800cd4e <_dtoa_r+0x7ee>
 800ce64:	f04f 0800 	mov.w	r8, #0
 800ce68:	e7f6      	b.n	800ce58 <_dtoa_r+0x8f8>
 800ce6a:	4698      	mov	r8, r3
 800ce6c:	e7f4      	b.n	800ce58 <_dtoa_r+0x8f8>
 800ce6e:	d082      	beq.n	800cd76 <_dtoa_r+0x816>
 800ce70:	9a05      	ldr	r2, [sp, #20]
 800ce72:	331c      	adds	r3, #28
 800ce74:	441a      	add	r2, r3
 800ce76:	9205      	str	r2, [sp, #20]
 800ce78:	9a06      	ldr	r2, [sp, #24]
 800ce7a:	441a      	add	r2, r3
 800ce7c:	441d      	add	r5, r3
 800ce7e:	9206      	str	r2, [sp, #24]
 800ce80:	e779      	b.n	800cd76 <_dtoa_r+0x816>
 800ce82:	4603      	mov	r3, r0
 800ce84:	e7f4      	b.n	800ce70 <_dtoa_r+0x910>
 800ce86:	9b04      	ldr	r3, [sp, #16]
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	dc37      	bgt.n	800cefc <_dtoa_r+0x99c>
 800ce8c:	9b07      	ldr	r3, [sp, #28]
 800ce8e:	2b02      	cmp	r3, #2
 800ce90:	dd34      	ble.n	800cefc <_dtoa_r+0x99c>
 800ce92:	9b04      	ldr	r3, [sp, #16]
 800ce94:	9301      	str	r3, [sp, #4]
 800ce96:	9b01      	ldr	r3, [sp, #4]
 800ce98:	b963      	cbnz	r3, 800ceb4 <_dtoa_r+0x954>
 800ce9a:	4631      	mov	r1, r6
 800ce9c:	2205      	movs	r2, #5
 800ce9e:	4620      	mov	r0, r4
 800cea0:	f001 fb7c 	bl	800e59c <__multadd>
 800cea4:	4601      	mov	r1, r0
 800cea6:	4606      	mov	r6, r0
 800cea8:	4650      	mov	r0, sl
 800ceaa:	f001 fddb 	bl	800ea64 <__mcmp>
 800ceae:	2800      	cmp	r0, #0
 800ceb0:	f73f adbb 	bgt.w	800ca2a <_dtoa_r+0x4ca>
 800ceb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ceb6:	9d00      	ldr	r5, [sp, #0]
 800ceb8:	ea6f 0b03 	mvn.w	fp, r3
 800cebc:	f04f 0800 	mov.w	r8, #0
 800cec0:	4631      	mov	r1, r6
 800cec2:	4620      	mov	r0, r4
 800cec4:	f001 fb48 	bl	800e558 <_Bfree>
 800cec8:	2f00      	cmp	r7, #0
 800ceca:	f43f aeab 	beq.w	800cc24 <_dtoa_r+0x6c4>
 800cece:	f1b8 0f00 	cmp.w	r8, #0
 800ced2:	d005      	beq.n	800cee0 <_dtoa_r+0x980>
 800ced4:	45b8      	cmp	r8, r7
 800ced6:	d003      	beq.n	800cee0 <_dtoa_r+0x980>
 800ced8:	4641      	mov	r1, r8
 800ceda:	4620      	mov	r0, r4
 800cedc:	f001 fb3c 	bl	800e558 <_Bfree>
 800cee0:	4639      	mov	r1, r7
 800cee2:	4620      	mov	r0, r4
 800cee4:	f001 fb38 	bl	800e558 <_Bfree>
 800cee8:	e69c      	b.n	800cc24 <_dtoa_r+0x6c4>
 800ceea:	2600      	movs	r6, #0
 800ceec:	4637      	mov	r7, r6
 800ceee:	e7e1      	b.n	800ceb4 <_dtoa_r+0x954>
 800cef0:	46bb      	mov	fp, r7
 800cef2:	4637      	mov	r7, r6
 800cef4:	e599      	b.n	800ca2a <_dtoa_r+0x4ca>
 800cef6:	bf00      	nop
 800cef8:	40240000 	.word	0x40240000
 800cefc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	f000 80c8 	beq.w	800d094 <_dtoa_r+0xb34>
 800cf04:	9b04      	ldr	r3, [sp, #16]
 800cf06:	9301      	str	r3, [sp, #4]
 800cf08:	2d00      	cmp	r5, #0
 800cf0a:	dd05      	ble.n	800cf18 <_dtoa_r+0x9b8>
 800cf0c:	4639      	mov	r1, r7
 800cf0e:	462a      	mov	r2, r5
 800cf10:	4620      	mov	r0, r4
 800cf12:	f001 fd3b 	bl	800e98c <__lshift>
 800cf16:	4607      	mov	r7, r0
 800cf18:	f1b8 0f00 	cmp.w	r8, #0
 800cf1c:	d05b      	beq.n	800cfd6 <_dtoa_r+0xa76>
 800cf1e:	6879      	ldr	r1, [r7, #4]
 800cf20:	4620      	mov	r0, r4
 800cf22:	f001 fad9 	bl	800e4d8 <_Balloc>
 800cf26:	4605      	mov	r5, r0
 800cf28:	b928      	cbnz	r0, 800cf36 <_dtoa_r+0x9d6>
 800cf2a:	4b83      	ldr	r3, [pc, #524]	; (800d138 <_dtoa_r+0xbd8>)
 800cf2c:	4602      	mov	r2, r0
 800cf2e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800cf32:	f7ff bb2e 	b.w	800c592 <_dtoa_r+0x32>
 800cf36:	693a      	ldr	r2, [r7, #16]
 800cf38:	3202      	adds	r2, #2
 800cf3a:	0092      	lsls	r2, r2, #2
 800cf3c:	f107 010c 	add.w	r1, r7, #12
 800cf40:	300c      	adds	r0, #12
 800cf42:	f7ff fa43 	bl	800c3cc <memcpy>
 800cf46:	2201      	movs	r2, #1
 800cf48:	4629      	mov	r1, r5
 800cf4a:	4620      	mov	r0, r4
 800cf4c:	f001 fd1e 	bl	800e98c <__lshift>
 800cf50:	9b00      	ldr	r3, [sp, #0]
 800cf52:	3301      	adds	r3, #1
 800cf54:	9304      	str	r3, [sp, #16]
 800cf56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf5a:	4413      	add	r3, r2
 800cf5c:	9308      	str	r3, [sp, #32]
 800cf5e:	9b02      	ldr	r3, [sp, #8]
 800cf60:	f003 0301 	and.w	r3, r3, #1
 800cf64:	46b8      	mov	r8, r7
 800cf66:	9306      	str	r3, [sp, #24]
 800cf68:	4607      	mov	r7, r0
 800cf6a:	9b04      	ldr	r3, [sp, #16]
 800cf6c:	4631      	mov	r1, r6
 800cf6e:	3b01      	subs	r3, #1
 800cf70:	4650      	mov	r0, sl
 800cf72:	9301      	str	r3, [sp, #4]
 800cf74:	f7ff fa6c 	bl	800c450 <quorem>
 800cf78:	4641      	mov	r1, r8
 800cf7a:	9002      	str	r0, [sp, #8]
 800cf7c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cf80:	4650      	mov	r0, sl
 800cf82:	f001 fd6f 	bl	800ea64 <__mcmp>
 800cf86:	463a      	mov	r2, r7
 800cf88:	9005      	str	r0, [sp, #20]
 800cf8a:	4631      	mov	r1, r6
 800cf8c:	4620      	mov	r0, r4
 800cf8e:	f001 fd85 	bl	800ea9c <__mdiff>
 800cf92:	68c2      	ldr	r2, [r0, #12]
 800cf94:	4605      	mov	r5, r0
 800cf96:	bb02      	cbnz	r2, 800cfda <_dtoa_r+0xa7a>
 800cf98:	4601      	mov	r1, r0
 800cf9a:	4650      	mov	r0, sl
 800cf9c:	f001 fd62 	bl	800ea64 <__mcmp>
 800cfa0:	4602      	mov	r2, r0
 800cfa2:	4629      	mov	r1, r5
 800cfa4:	4620      	mov	r0, r4
 800cfa6:	9209      	str	r2, [sp, #36]	; 0x24
 800cfa8:	f001 fad6 	bl	800e558 <_Bfree>
 800cfac:	9b07      	ldr	r3, [sp, #28]
 800cfae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cfb0:	9d04      	ldr	r5, [sp, #16]
 800cfb2:	ea43 0102 	orr.w	r1, r3, r2
 800cfb6:	9b06      	ldr	r3, [sp, #24]
 800cfb8:	4319      	orrs	r1, r3
 800cfba:	d110      	bne.n	800cfde <_dtoa_r+0xa7e>
 800cfbc:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cfc0:	d029      	beq.n	800d016 <_dtoa_r+0xab6>
 800cfc2:	9b05      	ldr	r3, [sp, #20]
 800cfc4:	2b00      	cmp	r3, #0
 800cfc6:	dd02      	ble.n	800cfce <_dtoa_r+0xa6e>
 800cfc8:	9b02      	ldr	r3, [sp, #8]
 800cfca:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cfce:	9b01      	ldr	r3, [sp, #4]
 800cfd0:	f883 9000 	strb.w	r9, [r3]
 800cfd4:	e774      	b.n	800cec0 <_dtoa_r+0x960>
 800cfd6:	4638      	mov	r0, r7
 800cfd8:	e7ba      	b.n	800cf50 <_dtoa_r+0x9f0>
 800cfda:	2201      	movs	r2, #1
 800cfdc:	e7e1      	b.n	800cfa2 <_dtoa_r+0xa42>
 800cfde:	9b05      	ldr	r3, [sp, #20]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	db04      	blt.n	800cfee <_dtoa_r+0xa8e>
 800cfe4:	9907      	ldr	r1, [sp, #28]
 800cfe6:	430b      	orrs	r3, r1
 800cfe8:	9906      	ldr	r1, [sp, #24]
 800cfea:	430b      	orrs	r3, r1
 800cfec:	d120      	bne.n	800d030 <_dtoa_r+0xad0>
 800cfee:	2a00      	cmp	r2, #0
 800cff0:	dded      	ble.n	800cfce <_dtoa_r+0xa6e>
 800cff2:	4651      	mov	r1, sl
 800cff4:	2201      	movs	r2, #1
 800cff6:	4620      	mov	r0, r4
 800cff8:	f001 fcc8 	bl	800e98c <__lshift>
 800cffc:	4631      	mov	r1, r6
 800cffe:	4682      	mov	sl, r0
 800d000:	f001 fd30 	bl	800ea64 <__mcmp>
 800d004:	2800      	cmp	r0, #0
 800d006:	dc03      	bgt.n	800d010 <_dtoa_r+0xab0>
 800d008:	d1e1      	bne.n	800cfce <_dtoa_r+0xa6e>
 800d00a:	f019 0f01 	tst.w	r9, #1
 800d00e:	d0de      	beq.n	800cfce <_dtoa_r+0xa6e>
 800d010:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d014:	d1d8      	bne.n	800cfc8 <_dtoa_r+0xa68>
 800d016:	9a01      	ldr	r2, [sp, #4]
 800d018:	2339      	movs	r3, #57	; 0x39
 800d01a:	7013      	strb	r3, [r2, #0]
 800d01c:	462b      	mov	r3, r5
 800d01e:	461d      	mov	r5, r3
 800d020:	3b01      	subs	r3, #1
 800d022:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d026:	2a39      	cmp	r2, #57	; 0x39
 800d028:	d06c      	beq.n	800d104 <_dtoa_r+0xba4>
 800d02a:	3201      	adds	r2, #1
 800d02c:	701a      	strb	r2, [r3, #0]
 800d02e:	e747      	b.n	800cec0 <_dtoa_r+0x960>
 800d030:	2a00      	cmp	r2, #0
 800d032:	dd07      	ble.n	800d044 <_dtoa_r+0xae4>
 800d034:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d038:	d0ed      	beq.n	800d016 <_dtoa_r+0xab6>
 800d03a:	9a01      	ldr	r2, [sp, #4]
 800d03c:	f109 0301 	add.w	r3, r9, #1
 800d040:	7013      	strb	r3, [r2, #0]
 800d042:	e73d      	b.n	800cec0 <_dtoa_r+0x960>
 800d044:	9b04      	ldr	r3, [sp, #16]
 800d046:	9a08      	ldr	r2, [sp, #32]
 800d048:	f803 9c01 	strb.w	r9, [r3, #-1]
 800d04c:	4293      	cmp	r3, r2
 800d04e:	d043      	beq.n	800d0d8 <_dtoa_r+0xb78>
 800d050:	4651      	mov	r1, sl
 800d052:	2300      	movs	r3, #0
 800d054:	220a      	movs	r2, #10
 800d056:	4620      	mov	r0, r4
 800d058:	f001 faa0 	bl	800e59c <__multadd>
 800d05c:	45b8      	cmp	r8, r7
 800d05e:	4682      	mov	sl, r0
 800d060:	f04f 0300 	mov.w	r3, #0
 800d064:	f04f 020a 	mov.w	r2, #10
 800d068:	4641      	mov	r1, r8
 800d06a:	4620      	mov	r0, r4
 800d06c:	d107      	bne.n	800d07e <_dtoa_r+0xb1e>
 800d06e:	f001 fa95 	bl	800e59c <__multadd>
 800d072:	4680      	mov	r8, r0
 800d074:	4607      	mov	r7, r0
 800d076:	9b04      	ldr	r3, [sp, #16]
 800d078:	3301      	adds	r3, #1
 800d07a:	9304      	str	r3, [sp, #16]
 800d07c:	e775      	b.n	800cf6a <_dtoa_r+0xa0a>
 800d07e:	f001 fa8d 	bl	800e59c <__multadd>
 800d082:	4639      	mov	r1, r7
 800d084:	4680      	mov	r8, r0
 800d086:	2300      	movs	r3, #0
 800d088:	220a      	movs	r2, #10
 800d08a:	4620      	mov	r0, r4
 800d08c:	f001 fa86 	bl	800e59c <__multadd>
 800d090:	4607      	mov	r7, r0
 800d092:	e7f0      	b.n	800d076 <_dtoa_r+0xb16>
 800d094:	9b04      	ldr	r3, [sp, #16]
 800d096:	9301      	str	r3, [sp, #4]
 800d098:	9d00      	ldr	r5, [sp, #0]
 800d09a:	4631      	mov	r1, r6
 800d09c:	4650      	mov	r0, sl
 800d09e:	f7ff f9d7 	bl	800c450 <quorem>
 800d0a2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d0a6:	9b00      	ldr	r3, [sp, #0]
 800d0a8:	f805 9b01 	strb.w	r9, [r5], #1
 800d0ac:	1aea      	subs	r2, r5, r3
 800d0ae:	9b01      	ldr	r3, [sp, #4]
 800d0b0:	4293      	cmp	r3, r2
 800d0b2:	dd07      	ble.n	800d0c4 <_dtoa_r+0xb64>
 800d0b4:	4651      	mov	r1, sl
 800d0b6:	2300      	movs	r3, #0
 800d0b8:	220a      	movs	r2, #10
 800d0ba:	4620      	mov	r0, r4
 800d0bc:	f001 fa6e 	bl	800e59c <__multadd>
 800d0c0:	4682      	mov	sl, r0
 800d0c2:	e7ea      	b.n	800d09a <_dtoa_r+0xb3a>
 800d0c4:	9b01      	ldr	r3, [sp, #4]
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	bfc8      	it	gt
 800d0ca:	461d      	movgt	r5, r3
 800d0cc:	9b00      	ldr	r3, [sp, #0]
 800d0ce:	bfd8      	it	le
 800d0d0:	2501      	movle	r5, #1
 800d0d2:	441d      	add	r5, r3
 800d0d4:	f04f 0800 	mov.w	r8, #0
 800d0d8:	4651      	mov	r1, sl
 800d0da:	2201      	movs	r2, #1
 800d0dc:	4620      	mov	r0, r4
 800d0de:	f001 fc55 	bl	800e98c <__lshift>
 800d0e2:	4631      	mov	r1, r6
 800d0e4:	4682      	mov	sl, r0
 800d0e6:	f001 fcbd 	bl	800ea64 <__mcmp>
 800d0ea:	2800      	cmp	r0, #0
 800d0ec:	dc96      	bgt.n	800d01c <_dtoa_r+0xabc>
 800d0ee:	d102      	bne.n	800d0f6 <_dtoa_r+0xb96>
 800d0f0:	f019 0f01 	tst.w	r9, #1
 800d0f4:	d192      	bne.n	800d01c <_dtoa_r+0xabc>
 800d0f6:	462b      	mov	r3, r5
 800d0f8:	461d      	mov	r5, r3
 800d0fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d0fe:	2a30      	cmp	r2, #48	; 0x30
 800d100:	d0fa      	beq.n	800d0f8 <_dtoa_r+0xb98>
 800d102:	e6dd      	b.n	800cec0 <_dtoa_r+0x960>
 800d104:	9a00      	ldr	r2, [sp, #0]
 800d106:	429a      	cmp	r2, r3
 800d108:	d189      	bne.n	800d01e <_dtoa_r+0xabe>
 800d10a:	f10b 0b01 	add.w	fp, fp, #1
 800d10e:	2331      	movs	r3, #49	; 0x31
 800d110:	e796      	b.n	800d040 <_dtoa_r+0xae0>
 800d112:	4b0a      	ldr	r3, [pc, #40]	; (800d13c <_dtoa_r+0xbdc>)
 800d114:	f7ff ba99 	b.w	800c64a <_dtoa_r+0xea>
 800d118:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	f47f aa6d 	bne.w	800c5fa <_dtoa_r+0x9a>
 800d120:	4b07      	ldr	r3, [pc, #28]	; (800d140 <_dtoa_r+0xbe0>)
 800d122:	f7ff ba92 	b.w	800c64a <_dtoa_r+0xea>
 800d126:	9b01      	ldr	r3, [sp, #4]
 800d128:	2b00      	cmp	r3, #0
 800d12a:	dcb5      	bgt.n	800d098 <_dtoa_r+0xb38>
 800d12c:	9b07      	ldr	r3, [sp, #28]
 800d12e:	2b02      	cmp	r3, #2
 800d130:	f73f aeb1 	bgt.w	800ce96 <_dtoa_r+0x936>
 800d134:	e7b0      	b.n	800d098 <_dtoa_r+0xb38>
 800d136:	bf00      	nop
 800d138:	08012750 	.word	0x08012750
 800d13c:	080127e8 	.word	0x080127e8
 800d140:	080126eb 	.word	0x080126eb

0800d144 <_free_r>:
 800d144:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d146:	2900      	cmp	r1, #0
 800d148:	d044      	beq.n	800d1d4 <_free_r+0x90>
 800d14a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d14e:	9001      	str	r0, [sp, #4]
 800d150:	2b00      	cmp	r3, #0
 800d152:	f1a1 0404 	sub.w	r4, r1, #4
 800d156:	bfb8      	it	lt
 800d158:	18e4      	addlt	r4, r4, r3
 800d15a:	f001 f9b1 	bl	800e4c0 <__malloc_lock>
 800d15e:	4a1e      	ldr	r2, [pc, #120]	; (800d1d8 <_free_r+0x94>)
 800d160:	9801      	ldr	r0, [sp, #4]
 800d162:	6813      	ldr	r3, [r2, #0]
 800d164:	b933      	cbnz	r3, 800d174 <_free_r+0x30>
 800d166:	6063      	str	r3, [r4, #4]
 800d168:	6014      	str	r4, [r2, #0]
 800d16a:	b003      	add	sp, #12
 800d16c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d170:	f001 b9ac 	b.w	800e4cc <__malloc_unlock>
 800d174:	42a3      	cmp	r3, r4
 800d176:	d908      	bls.n	800d18a <_free_r+0x46>
 800d178:	6825      	ldr	r5, [r4, #0]
 800d17a:	1961      	adds	r1, r4, r5
 800d17c:	428b      	cmp	r3, r1
 800d17e:	bf01      	itttt	eq
 800d180:	6819      	ldreq	r1, [r3, #0]
 800d182:	685b      	ldreq	r3, [r3, #4]
 800d184:	1949      	addeq	r1, r1, r5
 800d186:	6021      	streq	r1, [r4, #0]
 800d188:	e7ed      	b.n	800d166 <_free_r+0x22>
 800d18a:	461a      	mov	r2, r3
 800d18c:	685b      	ldr	r3, [r3, #4]
 800d18e:	b10b      	cbz	r3, 800d194 <_free_r+0x50>
 800d190:	42a3      	cmp	r3, r4
 800d192:	d9fa      	bls.n	800d18a <_free_r+0x46>
 800d194:	6811      	ldr	r1, [r2, #0]
 800d196:	1855      	adds	r5, r2, r1
 800d198:	42a5      	cmp	r5, r4
 800d19a:	d10b      	bne.n	800d1b4 <_free_r+0x70>
 800d19c:	6824      	ldr	r4, [r4, #0]
 800d19e:	4421      	add	r1, r4
 800d1a0:	1854      	adds	r4, r2, r1
 800d1a2:	42a3      	cmp	r3, r4
 800d1a4:	6011      	str	r1, [r2, #0]
 800d1a6:	d1e0      	bne.n	800d16a <_free_r+0x26>
 800d1a8:	681c      	ldr	r4, [r3, #0]
 800d1aa:	685b      	ldr	r3, [r3, #4]
 800d1ac:	6053      	str	r3, [r2, #4]
 800d1ae:	440c      	add	r4, r1
 800d1b0:	6014      	str	r4, [r2, #0]
 800d1b2:	e7da      	b.n	800d16a <_free_r+0x26>
 800d1b4:	d902      	bls.n	800d1bc <_free_r+0x78>
 800d1b6:	230c      	movs	r3, #12
 800d1b8:	6003      	str	r3, [r0, #0]
 800d1ba:	e7d6      	b.n	800d16a <_free_r+0x26>
 800d1bc:	6825      	ldr	r5, [r4, #0]
 800d1be:	1961      	adds	r1, r4, r5
 800d1c0:	428b      	cmp	r3, r1
 800d1c2:	bf04      	itt	eq
 800d1c4:	6819      	ldreq	r1, [r3, #0]
 800d1c6:	685b      	ldreq	r3, [r3, #4]
 800d1c8:	6063      	str	r3, [r4, #4]
 800d1ca:	bf04      	itt	eq
 800d1cc:	1949      	addeq	r1, r1, r5
 800d1ce:	6021      	streq	r1, [r4, #0]
 800d1d0:	6054      	str	r4, [r2, #4]
 800d1d2:	e7ca      	b.n	800d16a <_free_r+0x26>
 800d1d4:	b003      	add	sp, #12
 800d1d6:	bd30      	pop	{r4, r5, pc}
 800d1d8:	20000ac0 	.word	0x20000ac0

0800d1dc <rshift>:
 800d1dc:	6903      	ldr	r3, [r0, #16]
 800d1de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d1e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d1e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d1ea:	f100 0414 	add.w	r4, r0, #20
 800d1ee:	dd45      	ble.n	800d27c <rshift+0xa0>
 800d1f0:	f011 011f 	ands.w	r1, r1, #31
 800d1f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d1f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d1fc:	d10c      	bne.n	800d218 <rshift+0x3c>
 800d1fe:	f100 0710 	add.w	r7, r0, #16
 800d202:	4629      	mov	r1, r5
 800d204:	42b1      	cmp	r1, r6
 800d206:	d334      	bcc.n	800d272 <rshift+0x96>
 800d208:	1a9b      	subs	r3, r3, r2
 800d20a:	009b      	lsls	r3, r3, #2
 800d20c:	1eea      	subs	r2, r5, #3
 800d20e:	4296      	cmp	r6, r2
 800d210:	bf38      	it	cc
 800d212:	2300      	movcc	r3, #0
 800d214:	4423      	add	r3, r4
 800d216:	e015      	b.n	800d244 <rshift+0x68>
 800d218:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d21c:	f1c1 0820 	rsb	r8, r1, #32
 800d220:	40cf      	lsrs	r7, r1
 800d222:	f105 0e04 	add.w	lr, r5, #4
 800d226:	46a1      	mov	r9, r4
 800d228:	4576      	cmp	r6, lr
 800d22a:	46f4      	mov	ip, lr
 800d22c:	d815      	bhi.n	800d25a <rshift+0x7e>
 800d22e:	1a9a      	subs	r2, r3, r2
 800d230:	0092      	lsls	r2, r2, #2
 800d232:	3a04      	subs	r2, #4
 800d234:	3501      	adds	r5, #1
 800d236:	42ae      	cmp	r6, r5
 800d238:	bf38      	it	cc
 800d23a:	2200      	movcc	r2, #0
 800d23c:	18a3      	adds	r3, r4, r2
 800d23e:	50a7      	str	r7, [r4, r2]
 800d240:	b107      	cbz	r7, 800d244 <rshift+0x68>
 800d242:	3304      	adds	r3, #4
 800d244:	1b1a      	subs	r2, r3, r4
 800d246:	42a3      	cmp	r3, r4
 800d248:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d24c:	bf08      	it	eq
 800d24e:	2300      	moveq	r3, #0
 800d250:	6102      	str	r2, [r0, #16]
 800d252:	bf08      	it	eq
 800d254:	6143      	streq	r3, [r0, #20]
 800d256:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d25a:	f8dc c000 	ldr.w	ip, [ip]
 800d25e:	fa0c fc08 	lsl.w	ip, ip, r8
 800d262:	ea4c 0707 	orr.w	r7, ip, r7
 800d266:	f849 7b04 	str.w	r7, [r9], #4
 800d26a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d26e:	40cf      	lsrs	r7, r1
 800d270:	e7da      	b.n	800d228 <rshift+0x4c>
 800d272:	f851 cb04 	ldr.w	ip, [r1], #4
 800d276:	f847 cf04 	str.w	ip, [r7, #4]!
 800d27a:	e7c3      	b.n	800d204 <rshift+0x28>
 800d27c:	4623      	mov	r3, r4
 800d27e:	e7e1      	b.n	800d244 <rshift+0x68>

0800d280 <__hexdig_fun>:
 800d280:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d284:	2b09      	cmp	r3, #9
 800d286:	d802      	bhi.n	800d28e <__hexdig_fun+0xe>
 800d288:	3820      	subs	r0, #32
 800d28a:	b2c0      	uxtb	r0, r0
 800d28c:	4770      	bx	lr
 800d28e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d292:	2b05      	cmp	r3, #5
 800d294:	d801      	bhi.n	800d29a <__hexdig_fun+0x1a>
 800d296:	3847      	subs	r0, #71	; 0x47
 800d298:	e7f7      	b.n	800d28a <__hexdig_fun+0xa>
 800d29a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d29e:	2b05      	cmp	r3, #5
 800d2a0:	d801      	bhi.n	800d2a6 <__hexdig_fun+0x26>
 800d2a2:	3827      	subs	r0, #39	; 0x27
 800d2a4:	e7f1      	b.n	800d28a <__hexdig_fun+0xa>
 800d2a6:	2000      	movs	r0, #0
 800d2a8:	4770      	bx	lr
	...

0800d2ac <__gethex>:
 800d2ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2b0:	4617      	mov	r7, r2
 800d2b2:	680a      	ldr	r2, [r1, #0]
 800d2b4:	b085      	sub	sp, #20
 800d2b6:	f102 0b02 	add.w	fp, r2, #2
 800d2ba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d2be:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d2c2:	4681      	mov	r9, r0
 800d2c4:	468a      	mov	sl, r1
 800d2c6:	9302      	str	r3, [sp, #8]
 800d2c8:	32fe      	adds	r2, #254	; 0xfe
 800d2ca:	eb02 030b 	add.w	r3, r2, fp
 800d2ce:	46d8      	mov	r8, fp
 800d2d0:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800d2d4:	9301      	str	r3, [sp, #4]
 800d2d6:	2830      	cmp	r0, #48	; 0x30
 800d2d8:	d0f7      	beq.n	800d2ca <__gethex+0x1e>
 800d2da:	f7ff ffd1 	bl	800d280 <__hexdig_fun>
 800d2de:	4604      	mov	r4, r0
 800d2e0:	2800      	cmp	r0, #0
 800d2e2:	d138      	bne.n	800d356 <__gethex+0xaa>
 800d2e4:	49a7      	ldr	r1, [pc, #668]	; (800d584 <__gethex+0x2d8>)
 800d2e6:	2201      	movs	r2, #1
 800d2e8:	4640      	mov	r0, r8
 800d2ea:	f7fe ff70 	bl	800c1ce <strncmp>
 800d2ee:	4606      	mov	r6, r0
 800d2f0:	2800      	cmp	r0, #0
 800d2f2:	d169      	bne.n	800d3c8 <__gethex+0x11c>
 800d2f4:	f898 0001 	ldrb.w	r0, [r8, #1]
 800d2f8:	465d      	mov	r5, fp
 800d2fa:	f7ff ffc1 	bl	800d280 <__hexdig_fun>
 800d2fe:	2800      	cmp	r0, #0
 800d300:	d064      	beq.n	800d3cc <__gethex+0x120>
 800d302:	465a      	mov	r2, fp
 800d304:	7810      	ldrb	r0, [r2, #0]
 800d306:	2830      	cmp	r0, #48	; 0x30
 800d308:	4690      	mov	r8, r2
 800d30a:	f102 0201 	add.w	r2, r2, #1
 800d30e:	d0f9      	beq.n	800d304 <__gethex+0x58>
 800d310:	f7ff ffb6 	bl	800d280 <__hexdig_fun>
 800d314:	2301      	movs	r3, #1
 800d316:	fab0 f480 	clz	r4, r0
 800d31a:	0964      	lsrs	r4, r4, #5
 800d31c:	465e      	mov	r6, fp
 800d31e:	9301      	str	r3, [sp, #4]
 800d320:	4642      	mov	r2, r8
 800d322:	4615      	mov	r5, r2
 800d324:	3201      	adds	r2, #1
 800d326:	7828      	ldrb	r0, [r5, #0]
 800d328:	f7ff ffaa 	bl	800d280 <__hexdig_fun>
 800d32c:	2800      	cmp	r0, #0
 800d32e:	d1f8      	bne.n	800d322 <__gethex+0x76>
 800d330:	4994      	ldr	r1, [pc, #592]	; (800d584 <__gethex+0x2d8>)
 800d332:	2201      	movs	r2, #1
 800d334:	4628      	mov	r0, r5
 800d336:	f7fe ff4a 	bl	800c1ce <strncmp>
 800d33a:	b978      	cbnz	r0, 800d35c <__gethex+0xb0>
 800d33c:	b946      	cbnz	r6, 800d350 <__gethex+0xa4>
 800d33e:	1c6e      	adds	r6, r5, #1
 800d340:	4632      	mov	r2, r6
 800d342:	4615      	mov	r5, r2
 800d344:	3201      	adds	r2, #1
 800d346:	7828      	ldrb	r0, [r5, #0]
 800d348:	f7ff ff9a 	bl	800d280 <__hexdig_fun>
 800d34c:	2800      	cmp	r0, #0
 800d34e:	d1f8      	bne.n	800d342 <__gethex+0x96>
 800d350:	1b73      	subs	r3, r6, r5
 800d352:	009e      	lsls	r6, r3, #2
 800d354:	e004      	b.n	800d360 <__gethex+0xb4>
 800d356:	2400      	movs	r4, #0
 800d358:	4626      	mov	r6, r4
 800d35a:	e7e1      	b.n	800d320 <__gethex+0x74>
 800d35c:	2e00      	cmp	r6, #0
 800d35e:	d1f7      	bne.n	800d350 <__gethex+0xa4>
 800d360:	782b      	ldrb	r3, [r5, #0]
 800d362:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d366:	2b50      	cmp	r3, #80	; 0x50
 800d368:	d13d      	bne.n	800d3e6 <__gethex+0x13a>
 800d36a:	786b      	ldrb	r3, [r5, #1]
 800d36c:	2b2b      	cmp	r3, #43	; 0x2b
 800d36e:	d02f      	beq.n	800d3d0 <__gethex+0x124>
 800d370:	2b2d      	cmp	r3, #45	; 0x2d
 800d372:	d031      	beq.n	800d3d8 <__gethex+0x12c>
 800d374:	1c69      	adds	r1, r5, #1
 800d376:	f04f 0b00 	mov.w	fp, #0
 800d37a:	7808      	ldrb	r0, [r1, #0]
 800d37c:	f7ff ff80 	bl	800d280 <__hexdig_fun>
 800d380:	1e42      	subs	r2, r0, #1
 800d382:	b2d2      	uxtb	r2, r2
 800d384:	2a18      	cmp	r2, #24
 800d386:	d82e      	bhi.n	800d3e6 <__gethex+0x13a>
 800d388:	f1a0 0210 	sub.w	r2, r0, #16
 800d38c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d390:	f7ff ff76 	bl	800d280 <__hexdig_fun>
 800d394:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 800d398:	fa5f fc8c 	uxtb.w	ip, ip
 800d39c:	f1bc 0f18 	cmp.w	ip, #24
 800d3a0:	d91d      	bls.n	800d3de <__gethex+0x132>
 800d3a2:	f1bb 0f00 	cmp.w	fp, #0
 800d3a6:	d000      	beq.n	800d3aa <__gethex+0xfe>
 800d3a8:	4252      	negs	r2, r2
 800d3aa:	4416      	add	r6, r2
 800d3ac:	f8ca 1000 	str.w	r1, [sl]
 800d3b0:	b1dc      	cbz	r4, 800d3ea <__gethex+0x13e>
 800d3b2:	9b01      	ldr	r3, [sp, #4]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	bf14      	ite	ne
 800d3b8:	f04f 0800 	movne.w	r8, #0
 800d3bc:	f04f 0806 	moveq.w	r8, #6
 800d3c0:	4640      	mov	r0, r8
 800d3c2:	b005      	add	sp, #20
 800d3c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3c8:	4645      	mov	r5, r8
 800d3ca:	4626      	mov	r6, r4
 800d3cc:	2401      	movs	r4, #1
 800d3ce:	e7c7      	b.n	800d360 <__gethex+0xb4>
 800d3d0:	f04f 0b00 	mov.w	fp, #0
 800d3d4:	1ca9      	adds	r1, r5, #2
 800d3d6:	e7d0      	b.n	800d37a <__gethex+0xce>
 800d3d8:	f04f 0b01 	mov.w	fp, #1
 800d3dc:	e7fa      	b.n	800d3d4 <__gethex+0x128>
 800d3de:	230a      	movs	r3, #10
 800d3e0:	fb03 0002 	mla	r0, r3, r2, r0
 800d3e4:	e7d0      	b.n	800d388 <__gethex+0xdc>
 800d3e6:	4629      	mov	r1, r5
 800d3e8:	e7e0      	b.n	800d3ac <__gethex+0x100>
 800d3ea:	eba5 0308 	sub.w	r3, r5, r8
 800d3ee:	3b01      	subs	r3, #1
 800d3f0:	4621      	mov	r1, r4
 800d3f2:	2b07      	cmp	r3, #7
 800d3f4:	dc0a      	bgt.n	800d40c <__gethex+0x160>
 800d3f6:	4648      	mov	r0, r9
 800d3f8:	f001 f86e 	bl	800e4d8 <_Balloc>
 800d3fc:	4604      	mov	r4, r0
 800d3fe:	b940      	cbnz	r0, 800d412 <__gethex+0x166>
 800d400:	4b61      	ldr	r3, [pc, #388]	; (800d588 <__gethex+0x2dc>)
 800d402:	4602      	mov	r2, r0
 800d404:	21e4      	movs	r1, #228	; 0xe4
 800d406:	4861      	ldr	r0, [pc, #388]	; (800d58c <__gethex+0x2e0>)
 800d408:	f7ff f804 	bl	800c414 <__assert_func>
 800d40c:	3101      	adds	r1, #1
 800d40e:	105b      	asrs	r3, r3, #1
 800d410:	e7ef      	b.n	800d3f2 <__gethex+0x146>
 800d412:	f100 0a14 	add.w	sl, r0, #20
 800d416:	2300      	movs	r3, #0
 800d418:	495a      	ldr	r1, [pc, #360]	; (800d584 <__gethex+0x2d8>)
 800d41a:	f8cd a004 	str.w	sl, [sp, #4]
 800d41e:	469b      	mov	fp, r3
 800d420:	45a8      	cmp	r8, r5
 800d422:	d342      	bcc.n	800d4aa <__gethex+0x1fe>
 800d424:	9801      	ldr	r0, [sp, #4]
 800d426:	f840 bb04 	str.w	fp, [r0], #4
 800d42a:	eba0 000a 	sub.w	r0, r0, sl
 800d42e:	1080      	asrs	r0, r0, #2
 800d430:	6120      	str	r0, [r4, #16]
 800d432:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800d436:	4658      	mov	r0, fp
 800d438:	f001 f940 	bl	800e6bc <__hi0bits>
 800d43c:	683d      	ldr	r5, [r7, #0]
 800d43e:	eba8 0000 	sub.w	r0, r8, r0
 800d442:	42a8      	cmp	r0, r5
 800d444:	dd59      	ble.n	800d4fa <__gethex+0x24e>
 800d446:	eba0 0805 	sub.w	r8, r0, r5
 800d44a:	4641      	mov	r1, r8
 800d44c:	4620      	mov	r0, r4
 800d44e:	f001 fccf 	bl	800edf0 <__any_on>
 800d452:	4683      	mov	fp, r0
 800d454:	b1b8      	cbz	r0, 800d486 <__gethex+0x1da>
 800d456:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 800d45a:	1159      	asrs	r1, r3, #5
 800d45c:	f003 021f 	and.w	r2, r3, #31
 800d460:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d464:	f04f 0b01 	mov.w	fp, #1
 800d468:	fa0b f202 	lsl.w	r2, fp, r2
 800d46c:	420a      	tst	r2, r1
 800d46e:	d00a      	beq.n	800d486 <__gethex+0x1da>
 800d470:	455b      	cmp	r3, fp
 800d472:	dd06      	ble.n	800d482 <__gethex+0x1d6>
 800d474:	f1a8 0102 	sub.w	r1, r8, #2
 800d478:	4620      	mov	r0, r4
 800d47a:	f001 fcb9 	bl	800edf0 <__any_on>
 800d47e:	2800      	cmp	r0, #0
 800d480:	d138      	bne.n	800d4f4 <__gethex+0x248>
 800d482:	f04f 0b02 	mov.w	fp, #2
 800d486:	4641      	mov	r1, r8
 800d488:	4620      	mov	r0, r4
 800d48a:	f7ff fea7 	bl	800d1dc <rshift>
 800d48e:	4446      	add	r6, r8
 800d490:	68bb      	ldr	r3, [r7, #8]
 800d492:	42b3      	cmp	r3, r6
 800d494:	da41      	bge.n	800d51a <__gethex+0x26e>
 800d496:	4621      	mov	r1, r4
 800d498:	4648      	mov	r0, r9
 800d49a:	f001 f85d 	bl	800e558 <_Bfree>
 800d49e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	6013      	str	r3, [r2, #0]
 800d4a4:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800d4a8:	e78a      	b.n	800d3c0 <__gethex+0x114>
 800d4aa:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800d4ae:	2a2e      	cmp	r2, #46	; 0x2e
 800d4b0:	d014      	beq.n	800d4dc <__gethex+0x230>
 800d4b2:	2b20      	cmp	r3, #32
 800d4b4:	d106      	bne.n	800d4c4 <__gethex+0x218>
 800d4b6:	9b01      	ldr	r3, [sp, #4]
 800d4b8:	f843 bb04 	str.w	fp, [r3], #4
 800d4bc:	f04f 0b00 	mov.w	fp, #0
 800d4c0:	9301      	str	r3, [sp, #4]
 800d4c2:	465b      	mov	r3, fp
 800d4c4:	7828      	ldrb	r0, [r5, #0]
 800d4c6:	9303      	str	r3, [sp, #12]
 800d4c8:	f7ff feda 	bl	800d280 <__hexdig_fun>
 800d4cc:	9b03      	ldr	r3, [sp, #12]
 800d4ce:	f000 000f 	and.w	r0, r0, #15
 800d4d2:	4098      	lsls	r0, r3
 800d4d4:	ea4b 0b00 	orr.w	fp, fp, r0
 800d4d8:	3304      	adds	r3, #4
 800d4da:	e7a1      	b.n	800d420 <__gethex+0x174>
 800d4dc:	45a8      	cmp	r8, r5
 800d4de:	d8e8      	bhi.n	800d4b2 <__gethex+0x206>
 800d4e0:	2201      	movs	r2, #1
 800d4e2:	4628      	mov	r0, r5
 800d4e4:	9303      	str	r3, [sp, #12]
 800d4e6:	f7fe fe72 	bl	800c1ce <strncmp>
 800d4ea:	4926      	ldr	r1, [pc, #152]	; (800d584 <__gethex+0x2d8>)
 800d4ec:	9b03      	ldr	r3, [sp, #12]
 800d4ee:	2800      	cmp	r0, #0
 800d4f0:	d1df      	bne.n	800d4b2 <__gethex+0x206>
 800d4f2:	e795      	b.n	800d420 <__gethex+0x174>
 800d4f4:	f04f 0b03 	mov.w	fp, #3
 800d4f8:	e7c5      	b.n	800d486 <__gethex+0x1da>
 800d4fa:	da0b      	bge.n	800d514 <__gethex+0x268>
 800d4fc:	eba5 0800 	sub.w	r8, r5, r0
 800d500:	4621      	mov	r1, r4
 800d502:	4642      	mov	r2, r8
 800d504:	4648      	mov	r0, r9
 800d506:	f001 fa41 	bl	800e98c <__lshift>
 800d50a:	eba6 0608 	sub.w	r6, r6, r8
 800d50e:	4604      	mov	r4, r0
 800d510:	f100 0a14 	add.w	sl, r0, #20
 800d514:	f04f 0b00 	mov.w	fp, #0
 800d518:	e7ba      	b.n	800d490 <__gethex+0x1e4>
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	42b3      	cmp	r3, r6
 800d51e:	dd73      	ble.n	800d608 <__gethex+0x35c>
 800d520:	1b9e      	subs	r6, r3, r6
 800d522:	42b5      	cmp	r5, r6
 800d524:	dc34      	bgt.n	800d590 <__gethex+0x2e4>
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	2b02      	cmp	r3, #2
 800d52a:	d023      	beq.n	800d574 <__gethex+0x2c8>
 800d52c:	2b03      	cmp	r3, #3
 800d52e:	d025      	beq.n	800d57c <__gethex+0x2d0>
 800d530:	2b01      	cmp	r3, #1
 800d532:	d115      	bne.n	800d560 <__gethex+0x2b4>
 800d534:	42b5      	cmp	r5, r6
 800d536:	d113      	bne.n	800d560 <__gethex+0x2b4>
 800d538:	2d01      	cmp	r5, #1
 800d53a:	d10b      	bne.n	800d554 <__gethex+0x2a8>
 800d53c:	9a02      	ldr	r2, [sp, #8]
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	6013      	str	r3, [r2, #0]
 800d542:	2301      	movs	r3, #1
 800d544:	6123      	str	r3, [r4, #16]
 800d546:	f8ca 3000 	str.w	r3, [sl]
 800d54a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d54c:	f04f 0862 	mov.w	r8, #98	; 0x62
 800d550:	601c      	str	r4, [r3, #0]
 800d552:	e735      	b.n	800d3c0 <__gethex+0x114>
 800d554:	1e69      	subs	r1, r5, #1
 800d556:	4620      	mov	r0, r4
 800d558:	f001 fc4a 	bl	800edf0 <__any_on>
 800d55c:	2800      	cmp	r0, #0
 800d55e:	d1ed      	bne.n	800d53c <__gethex+0x290>
 800d560:	4621      	mov	r1, r4
 800d562:	4648      	mov	r0, r9
 800d564:	f000 fff8 	bl	800e558 <_Bfree>
 800d568:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d56a:	2300      	movs	r3, #0
 800d56c:	6013      	str	r3, [r2, #0]
 800d56e:	f04f 0850 	mov.w	r8, #80	; 0x50
 800d572:	e725      	b.n	800d3c0 <__gethex+0x114>
 800d574:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d576:	2b00      	cmp	r3, #0
 800d578:	d1f2      	bne.n	800d560 <__gethex+0x2b4>
 800d57a:	e7df      	b.n	800d53c <__gethex+0x290>
 800d57c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d1dc      	bne.n	800d53c <__gethex+0x290>
 800d582:	e7ed      	b.n	800d560 <__gethex+0x2b4>
 800d584:	080124b7 	.word	0x080124b7
 800d588:	08012750 	.word	0x08012750
 800d58c:	08012761 	.word	0x08012761
 800d590:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 800d594:	f1bb 0f00 	cmp.w	fp, #0
 800d598:	d133      	bne.n	800d602 <__gethex+0x356>
 800d59a:	f1b8 0f00 	cmp.w	r8, #0
 800d59e:	d004      	beq.n	800d5aa <__gethex+0x2fe>
 800d5a0:	4641      	mov	r1, r8
 800d5a2:	4620      	mov	r0, r4
 800d5a4:	f001 fc24 	bl	800edf0 <__any_on>
 800d5a8:	4683      	mov	fp, r0
 800d5aa:	ea4f 1268 	mov.w	r2, r8, asr #5
 800d5ae:	2301      	movs	r3, #1
 800d5b0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d5b4:	f008 081f 	and.w	r8, r8, #31
 800d5b8:	fa03 f308 	lsl.w	r3, r3, r8
 800d5bc:	4213      	tst	r3, r2
 800d5be:	4631      	mov	r1, r6
 800d5c0:	4620      	mov	r0, r4
 800d5c2:	bf18      	it	ne
 800d5c4:	f04b 0b02 	orrne.w	fp, fp, #2
 800d5c8:	1bad      	subs	r5, r5, r6
 800d5ca:	f7ff fe07 	bl	800d1dc <rshift>
 800d5ce:	687e      	ldr	r6, [r7, #4]
 800d5d0:	f04f 0802 	mov.w	r8, #2
 800d5d4:	f1bb 0f00 	cmp.w	fp, #0
 800d5d8:	d04a      	beq.n	800d670 <__gethex+0x3c4>
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	2b02      	cmp	r3, #2
 800d5de:	d016      	beq.n	800d60e <__gethex+0x362>
 800d5e0:	2b03      	cmp	r3, #3
 800d5e2:	d018      	beq.n	800d616 <__gethex+0x36a>
 800d5e4:	2b01      	cmp	r3, #1
 800d5e6:	d109      	bne.n	800d5fc <__gethex+0x350>
 800d5e8:	f01b 0f02 	tst.w	fp, #2
 800d5ec:	d006      	beq.n	800d5fc <__gethex+0x350>
 800d5ee:	f8da 3000 	ldr.w	r3, [sl]
 800d5f2:	ea4b 0b03 	orr.w	fp, fp, r3
 800d5f6:	f01b 0f01 	tst.w	fp, #1
 800d5fa:	d10f      	bne.n	800d61c <__gethex+0x370>
 800d5fc:	f048 0810 	orr.w	r8, r8, #16
 800d600:	e036      	b.n	800d670 <__gethex+0x3c4>
 800d602:	f04f 0b01 	mov.w	fp, #1
 800d606:	e7d0      	b.n	800d5aa <__gethex+0x2fe>
 800d608:	f04f 0801 	mov.w	r8, #1
 800d60c:	e7e2      	b.n	800d5d4 <__gethex+0x328>
 800d60e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d610:	f1c3 0301 	rsb	r3, r3, #1
 800d614:	930f      	str	r3, [sp, #60]	; 0x3c
 800d616:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d618:	2b00      	cmp	r3, #0
 800d61a:	d0ef      	beq.n	800d5fc <__gethex+0x350>
 800d61c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d620:	f104 0214 	add.w	r2, r4, #20
 800d624:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800d628:	9301      	str	r3, [sp, #4]
 800d62a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800d62e:	2300      	movs	r3, #0
 800d630:	4694      	mov	ip, r2
 800d632:	f852 1b04 	ldr.w	r1, [r2], #4
 800d636:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 800d63a:	d01e      	beq.n	800d67a <__gethex+0x3ce>
 800d63c:	3101      	adds	r1, #1
 800d63e:	f8cc 1000 	str.w	r1, [ip]
 800d642:	f1b8 0f02 	cmp.w	r8, #2
 800d646:	f104 0214 	add.w	r2, r4, #20
 800d64a:	d13d      	bne.n	800d6c8 <__gethex+0x41c>
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	3b01      	subs	r3, #1
 800d650:	42ab      	cmp	r3, r5
 800d652:	d10b      	bne.n	800d66c <__gethex+0x3c0>
 800d654:	1169      	asrs	r1, r5, #5
 800d656:	2301      	movs	r3, #1
 800d658:	f005 051f 	and.w	r5, r5, #31
 800d65c:	fa03 f505 	lsl.w	r5, r3, r5
 800d660:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d664:	421d      	tst	r5, r3
 800d666:	bf18      	it	ne
 800d668:	f04f 0801 	movne.w	r8, #1
 800d66c:	f048 0820 	orr.w	r8, r8, #32
 800d670:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d672:	601c      	str	r4, [r3, #0]
 800d674:	9b02      	ldr	r3, [sp, #8]
 800d676:	601e      	str	r6, [r3, #0]
 800d678:	e6a2      	b.n	800d3c0 <__gethex+0x114>
 800d67a:	4290      	cmp	r0, r2
 800d67c:	f842 3c04 	str.w	r3, [r2, #-4]
 800d680:	d8d6      	bhi.n	800d630 <__gethex+0x384>
 800d682:	68a2      	ldr	r2, [r4, #8]
 800d684:	4593      	cmp	fp, r2
 800d686:	db17      	blt.n	800d6b8 <__gethex+0x40c>
 800d688:	6861      	ldr	r1, [r4, #4]
 800d68a:	4648      	mov	r0, r9
 800d68c:	3101      	adds	r1, #1
 800d68e:	f000 ff23 	bl	800e4d8 <_Balloc>
 800d692:	4682      	mov	sl, r0
 800d694:	b918      	cbnz	r0, 800d69e <__gethex+0x3f2>
 800d696:	4b1b      	ldr	r3, [pc, #108]	; (800d704 <__gethex+0x458>)
 800d698:	4602      	mov	r2, r0
 800d69a:	2184      	movs	r1, #132	; 0x84
 800d69c:	e6b3      	b.n	800d406 <__gethex+0x15a>
 800d69e:	6922      	ldr	r2, [r4, #16]
 800d6a0:	3202      	adds	r2, #2
 800d6a2:	f104 010c 	add.w	r1, r4, #12
 800d6a6:	0092      	lsls	r2, r2, #2
 800d6a8:	300c      	adds	r0, #12
 800d6aa:	f7fe fe8f 	bl	800c3cc <memcpy>
 800d6ae:	4621      	mov	r1, r4
 800d6b0:	4648      	mov	r0, r9
 800d6b2:	f000 ff51 	bl	800e558 <_Bfree>
 800d6b6:	4654      	mov	r4, sl
 800d6b8:	6922      	ldr	r2, [r4, #16]
 800d6ba:	1c51      	adds	r1, r2, #1
 800d6bc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d6c0:	6121      	str	r1, [r4, #16]
 800d6c2:	2101      	movs	r1, #1
 800d6c4:	6151      	str	r1, [r2, #20]
 800d6c6:	e7bc      	b.n	800d642 <__gethex+0x396>
 800d6c8:	6921      	ldr	r1, [r4, #16]
 800d6ca:	4559      	cmp	r1, fp
 800d6cc:	dd0b      	ble.n	800d6e6 <__gethex+0x43a>
 800d6ce:	2101      	movs	r1, #1
 800d6d0:	4620      	mov	r0, r4
 800d6d2:	f7ff fd83 	bl	800d1dc <rshift>
 800d6d6:	68bb      	ldr	r3, [r7, #8]
 800d6d8:	3601      	adds	r6, #1
 800d6da:	42b3      	cmp	r3, r6
 800d6dc:	f6ff aedb 	blt.w	800d496 <__gethex+0x1ea>
 800d6e0:	f04f 0801 	mov.w	r8, #1
 800d6e4:	e7c2      	b.n	800d66c <__gethex+0x3c0>
 800d6e6:	f015 051f 	ands.w	r5, r5, #31
 800d6ea:	d0f9      	beq.n	800d6e0 <__gethex+0x434>
 800d6ec:	9b01      	ldr	r3, [sp, #4]
 800d6ee:	441a      	add	r2, r3
 800d6f0:	f1c5 0520 	rsb	r5, r5, #32
 800d6f4:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800d6f8:	f000 ffe0 	bl	800e6bc <__hi0bits>
 800d6fc:	42a8      	cmp	r0, r5
 800d6fe:	dbe6      	blt.n	800d6ce <__gethex+0x422>
 800d700:	e7ee      	b.n	800d6e0 <__gethex+0x434>
 800d702:	bf00      	nop
 800d704:	08012750 	.word	0x08012750

0800d708 <L_shift>:
 800d708:	f1c2 0208 	rsb	r2, r2, #8
 800d70c:	0092      	lsls	r2, r2, #2
 800d70e:	b570      	push	{r4, r5, r6, lr}
 800d710:	f1c2 0620 	rsb	r6, r2, #32
 800d714:	6843      	ldr	r3, [r0, #4]
 800d716:	6804      	ldr	r4, [r0, #0]
 800d718:	fa03 f506 	lsl.w	r5, r3, r6
 800d71c:	432c      	orrs	r4, r5
 800d71e:	40d3      	lsrs	r3, r2
 800d720:	6004      	str	r4, [r0, #0]
 800d722:	f840 3f04 	str.w	r3, [r0, #4]!
 800d726:	4288      	cmp	r0, r1
 800d728:	d3f4      	bcc.n	800d714 <L_shift+0xc>
 800d72a:	bd70      	pop	{r4, r5, r6, pc}

0800d72c <__match>:
 800d72c:	b530      	push	{r4, r5, lr}
 800d72e:	6803      	ldr	r3, [r0, #0]
 800d730:	3301      	adds	r3, #1
 800d732:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d736:	b914      	cbnz	r4, 800d73e <__match+0x12>
 800d738:	6003      	str	r3, [r0, #0]
 800d73a:	2001      	movs	r0, #1
 800d73c:	bd30      	pop	{r4, r5, pc}
 800d73e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d742:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d746:	2d19      	cmp	r5, #25
 800d748:	bf98      	it	ls
 800d74a:	3220      	addls	r2, #32
 800d74c:	42a2      	cmp	r2, r4
 800d74e:	d0f0      	beq.n	800d732 <__match+0x6>
 800d750:	2000      	movs	r0, #0
 800d752:	e7f3      	b.n	800d73c <__match+0x10>

0800d754 <__hexnan>:
 800d754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d758:	680b      	ldr	r3, [r1, #0]
 800d75a:	6801      	ldr	r1, [r0, #0]
 800d75c:	115e      	asrs	r6, r3, #5
 800d75e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d762:	f013 031f 	ands.w	r3, r3, #31
 800d766:	b087      	sub	sp, #28
 800d768:	bf18      	it	ne
 800d76a:	3604      	addne	r6, #4
 800d76c:	2500      	movs	r5, #0
 800d76e:	1f37      	subs	r7, r6, #4
 800d770:	4682      	mov	sl, r0
 800d772:	4690      	mov	r8, r2
 800d774:	9301      	str	r3, [sp, #4]
 800d776:	f846 5c04 	str.w	r5, [r6, #-4]
 800d77a:	46b9      	mov	r9, r7
 800d77c:	463c      	mov	r4, r7
 800d77e:	9502      	str	r5, [sp, #8]
 800d780:	46ab      	mov	fp, r5
 800d782:	784a      	ldrb	r2, [r1, #1]
 800d784:	1c4b      	adds	r3, r1, #1
 800d786:	9303      	str	r3, [sp, #12]
 800d788:	b342      	cbz	r2, 800d7dc <__hexnan+0x88>
 800d78a:	4610      	mov	r0, r2
 800d78c:	9105      	str	r1, [sp, #20]
 800d78e:	9204      	str	r2, [sp, #16]
 800d790:	f7ff fd76 	bl	800d280 <__hexdig_fun>
 800d794:	2800      	cmp	r0, #0
 800d796:	d14f      	bne.n	800d838 <__hexnan+0xe4>
 800d798:	9a04      	ldr	r2, [sp, #16]
 800d79a:	9905      	ldr	r1, [sp, #20]
 800d79c:	2a20      	cmp	r2, #32
 800d79e:	d818      	bhi.n	800d7d2 <__hexnan+0x7e>
 800d7a0:	9b02      	ldr	r3, [sp, #8]
 800d7a2:	459b      	cmp	fp, r3
 800d7a4:	dd13      	ble.n	800d7ce <__hexnan+0x7a>
 800d7a6:	454c      	cmp	r4, r9
 800d7a8:	d206      	bcs.n	800d7b8 <__hexnan+0x64>
 800d7aa:	2d07      	cmp	r5, #7
 800d7ac:	dc04      	bgt.n	800d7b8 <__hexnan+0x64>
 800d7ae:	462a      	mov	r2, r5
 800d7b0:	4649      	mov	r1, r9
 800d7b2:	4620      	mov	r0, r4
 800d7b4:	f7ff ffa8 	bl	800d708 <L_shift>
 800d7b8:	4544      	cmp	r4, r8
 800d7ba:	d950      	bls.n	800d85e <__hexnan+0x10a>
 800d7bc:	2300      	movs	r3, #0
 800d7be:	f1a4 0904 	sub.w	r9, r4, #4
 800d7c2:	f844 3c04 	str.w	r3, [r4, #-4]
 800d7c6:	f8cd b008 	str.w	fp, [sp, #8]
 800d7ca:	464c      	mov	r4, r9
 800d7cc:	461d      	mov	r5, r3
 800d7ce:	9903      	ldr	r1, [sp, #12]
 800d7d0:	e7d7      	b.n	800d782 <__hexnan+0x2e>
 800d7d2:	2a29      	cmp	r2, #41	; 0x29
 800d7d4:	d155      	bne.n	800d882 <__hexnan+0x12e>
 800d7d6:	3102      	adds	r1, #2
 800d7d8:	f8ca 1000 	str.w	r1, [sl]
 800d7dc:	f1bb 0f00 	cmp.w	fp, #0
 800d7e0:	d04f      	beq.n	800d882 <__hexnan+0x12e>
 800d7e2:	454c      	cmp	r4, r9
 800d7e4:	d206      	bcs.n	800d7f4 <__hexnan+0xa0>
 800d7e6:	2d07      	cmp	r5, #7
 800d7e8:	dc04      	bgt.n	800d7f4 <__hexnan+0xa0>
 800d7ea:	462a      	mov	r2, r5
 800d7ec:	4649      	mov	r1, r9
 800d7ee:	4620      	mov	r0, r4
 800d7f0:	f7ff ff8a 	bl	800d708 <L_shift>
 800d7f4:	4544      	cmp	r4, r8
 800d7f6:	d934      	bls.n	800d862 <__hexnan+0x10e>
 800d7f8:	f1a8 0204 	sub.w	r2, r8, #4
 800d7fc:	4623      	mov	r3, r4
 800d7fe:	f853 1b04 	ldr.w	r1, [r3], #4
 800d802:	f842 1f04 	str.w	r1, [r2, #4]!
 800d806:	429f      	cmp	r7, r3
 800d808:	d2f9      	bcs.n	800d7fe <__hexnan+0xaa>
 800d80a:	1b3b      	subs	r3, r7, r4
 800d80c:	f023 0303 	bic.w	r3, r3, #3
 800d810:	3304      	adds	r3, #4
 800d812:	3e03      	subs	r6, #3
 800d814:	3401      	adds	r4, #1
 800d816:	42a6      	cmp	r6, r4
 800d818:	bf38      	it	cc
 800d81a:	2304      	movcc	r3, #4
 800d81c:	4443      	add	r3, r8
 800d81e:	2200      	movs	r2, #0
 800d820:	f843 2b04 	str.w	r2, [r3], #4
 800d824:	429f      	cmp	r7, r3
 800d826:	d2fb      	bcs.n	800d820 <__hexnan+0xcc>
 800d828:	683b      	ldr	r3, [r7, #0]
 800d82a:	b91b      	cbnz	r3, 800d834 <__hexnan+0xe0>
 800d82c:	4547      	cmp	r7, r8
 800d82e:	d126      	bne.n	800d87e <__hexnan+0x12a>
 800d830:	2301      	movs	r3, #1
 800d832:	603b      	str	r3, [r7, #0]
 800d834:	2005      	movs	r0, #5
 800d836:	e025      	b.n	800d884 <__hexnan+0x130>
 800d838:	3501      	adds	r5, #1
 800d83a:	2d08      	cmp	r5, #8
 800d83c:	f10b 0b01 	add.w	fp, fp, #1
 800d840:	dd06      	ble.n	800d850 <__hexnan+0xfc>
 800d842:	4544      	cmp	r4, r8
 800d844:	d9c3      	bls.n	800d7ce <__hexnan+0x7a>
 800d846:	2300      	movs	r3, #0
 800d848:	f844 3c04 	str.w	r3, [r4, #-4]
 800d84c:	2501      	movs	r5, #1
 800d84e:	3c04      	subs	r4, #4
 800d850:	6822      	ldr	r2, [r4, #0]
 800d852:	f000 000f 	and.w	r0, r0, #15
 800d856:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d85a:	6020      	str	r0, [r4, #0]
 800d85c:	e7b7      	b.n	800d7ce <__hexnan+0x7a>
 800d85e:	2508      	movs	r5, #8
 800d860:	e7b5      	b.n	800d7ce <__hexnan+0x7a>
 800d862:	9b01      	ldr	r3, [sp, #4]
 800d864:	2b00      	cmp	r3, #0
 800d866:	d0df      	beq.n	800d828 <__hexnan+0xd4>
 800d868:	f1c3 0320 	rsb	r3, r3, #32
 800d86c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d870:	40da      	lsrs	r2, r3
 800d872:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d876:	4013      	ands	r3, r2
 800d878:	f846 3c04 	str.w	r3, [r6, #-4]
 800d87c:	e7d4      	b.n	800d828 <__hexnan+0xd4>
 800d87e:	3f04      	subs	r7, #4
 800d880:	e7d2      	b.n	800d828 <__hexnan+0xd4>
 800d882:	2004      	movs	r0, #4
 800d884:	b007      	add	sp, #28
 800d886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d88a <__ssputs_r>:
 800d88a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d88e:	688e      	ldr	r6, [r1, #8]
 800d890:	461f      	mov	r7, r3
 800d892:	42be      	cmp	r6, r7
 800d894:	680b      	ldr	r3, [r1, #0]
 800d896:	4682      	mov	sl, r0
 800d898:	460c      	mov	r4, r1
 800d89a:	4690      	mov	r8, r2
 800d89c:	d82c      	bhi.n	800d8f8 <__ssputs_r+0x6e>
 800d89e:	898a      	ldrh	r2, [r1, #12]
 800d8a0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d8a4:	d026      	beq.n	800d8f4 <__ssputs_r+0x6a>
 800d8a6:	6965      	ldr	r5, [r4, #20]
 800d8a8:	6909      	ldr	r1, [r1, #16]
 800d8aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d8ae:	eba3 0901 	sub.w	r9, r3, r1
 800d8b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d8b6:	1c7b      	adds	r3, r7, #1
 800d8b8:	444b      	add	r3, r9
 800d8ba:	106d      	asrs	r5, r5, #1
 800d8bc:	429d      	cmp	r5, r3
 800d8be:	bf38      	it	cc
 800d8c0:	461d      	movcc	r5, r3
 800d8c2:	0553      	lsls	r3, r2, #21
 800d8c4:	d527      	bpl.n	800d916 <__ssputs_r+0x8c>
 800d8c6:	4629      	mov	r1, r5
 800d8c8:	f000 fb32 	bl	800df30 <_malloc_r>
 800d8cc:	4606      	mov	r6, r0
 800d8ce:	b360      	cbz	r0, 800d92a <__ssputs_r+0xa0>
 800d8d0:	6921      	ldr	r1, [r4, #16]
 800d8d2:	464a      	mov	r2, r9
 800d8d4:	f7fe fd7a 	bl	800c3cc <memcpy>
 800d8d8:	89a3      	ldrh	r3, [r4, #12]
 800d8da:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d8de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8e2:	81a3      	strh	r3, [r4, #12]
 800d8e4:	6126      	str	r6, [r4, #16]
 800d8e6:	6165      	str	r5, [r4, #20]
 800d8e8:	444e      	add	r6, r9
 800d8ea:	eba5 0509 	sub.w	r5, r5, r9
 800d8ee:	6026      	str	r6, [r4, #0]
 800d8f0:	60a5      	str	r5, [r4, #8]
 800d8f2:	463e      	mov	r6, r7
 800d8f4:	42be      	cmp	r6, r7
 800d8f6:	d900      	bls.n	800d8fa <__ssputs_r+0x70>
 800d8f8:	463e      	mov	r6, r7
 800d8fa:	6820      	ldr	r0, [r4, #0]
 800d8fc:	4632      	mov	r2, r6
 800d8fe:	4641      	mov	r1, r8
 800d900:	f001 fb95 	bl	800f02e <memmove>
 800d904:	68a3      	ldr	r3, [r4, #8]
 800d906:	1b9b      	subs	r3, r3, r6
 800d908:	60a3      	str	r3, [r4, #8]
 800d90a:	6823      	ldr	r3, [r4, #0]
 800d90c:	4433      	add	r3, r6
 800d90e:	6023      	str	r3, [r4, #0]
 800d910:	2000      	movs	r0, #0
 800d912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d916:	462a      	mov	r2, r5
 800d918:	f001 fad8 	bl	800eecc <_realloc_r>
 800d91c:	4606      	mov	r6, r0
 800d91e:	2800      	cmp	r0, #0
 800d920:	d1e0      	bne.n	800d8e4 <__ssputs_r+0x5a>
 800d922:	6921      	ldr	r1, [r4, #16]
 800d924:	4650      	mov	r0, sl
 800d926:	f7ff fc0d 	bl	800d144 <_free_r>
 800d92a:	230c      	movs	r3, #12
 800d92c:	f8ca 3000 	str.w	r3, [sl]
 800d930:	89a3      	ldrh	r3, [r4, #12]
 800d932:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d936:	81a3      	strh	r3, [r4, #12]
 800d938:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d93c:	e7e9      	b.n	800d912 <__ssputs_r+0x88>
	...

0800d940 <_svfiprintf_r>:
 800d940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d944:	4698      	mov	r8, r3
 800d946:	898b      	ldrh	r3, [r1, #12]
 800d948:	061b      	lsls	r3, r3, #24
 800d94a:	b09d      	sub	sp, #116	; 0x74
 800d94c:	4607      	mov	r7, r0
 800d94e:	460d      	mov	r5, r1
 800d950:	4614      	mov	r4, r2
 800d952:	d50e      	bpl.n	800d972 <_svfiprintf_r+0x32>
 800d954:	690b      	ldr	r3, [r1, #16]
 800d956:	b963      	cbnz	r3, 800d972 <_svfiprintf_r+0x32>
 800d958:	2140      	movs	r1, #64	; 0x40
 800d95a:	f000 fae9 	bl	800df30 <_malloc_r>
 800d95e:	6028      	str	r0, [r5, #0]
 800d960:	6128      	str	r0, [r5, #16]
 800d962:	b920      	cbnz	r0, 800d96e <_svfiprintf_r+0x2e>
 800d964:	230c      	movs	r3, #12
 800d966:	603b      	str	r3, [r7, #0]
 800d968:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d96c:	e0d0      	b.n	800db10 <_svfiprintf_r+0x1d0>
 800d96e:	2340      	movs	r3, #64	; 0x40
 800d970:	616b      	str	r3, [r5, #20]
 800d972:	2300      	movs	r3, #0
 800d974:	9309      	str	r3, [sp, #36]	; 0x24
 800d976:	2320      	movs	r3, #32
 800d978:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d97c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d980:	2330      	movs	r3, #48	; 0x30
 800d982:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800db28 <_svfiprintf_r+0x1e8>
 800d986:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d98a:	f04f 0901 	mov.w	r9, #1
 800d98e:	4623      	mov	r3, r4
 800d990:	469a      	mov	sl, r3
 800d992:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d996:	b10a      	cbz	r2, 800d99c <_svfiprintf_r+0x5c>
 800d998:	2a25      	cmp	r2, #37	; 0x25
 800d99a:	d1f9      	bne.n	800d990 <_svfiprintf_r+0x50>
 800d99c:	ebba 0b04 	subs.w	fp, sl, r4
 800d9a0:	d00b      	beq.n	800d9ba <_svfiprintf_r+0x7a>
 800d9a2:	465b      	mov	r3, fp
 800d9a4:	4622      	mov	r2, r4
 800d9a6:	4629      	mov	r1, r5
 800d9a8:	4638      	mov	r0, r7
 800d9aa:	f7ff ff6e 	bl	800d88a <__ssputs_r>
 800d9ae:	3001      	adds	r0, #1
 800d9b0:	f000 80a9 	beq.w	800db06 <_svfiprintf_r+0x1c6>
 800d9b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d9b6:	445a      	add	r2, fp
 800d9b8:	9209      	str	r2, [sp, #36]	; 0x24
 800d9ba:	f89a 3000 	ldrb.w	r3, [sl]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	f000 80a1 	beq.w	800db06 <_svfiprintf_r+0x1c6>
 800d9c4:	2300      	movs	r3, #0
 800d9c6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d9ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d9ce:	f10a 0a01 	add.w	sl, sl, #1
 800d9d2:	9304      	str	r3, [sp, #16]
 800d9d4:	9307      	str	r3, [sp, #28]
 800d9d6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d9da:	931a      	str	r3, [sp, #104]	; 0x68
 800d9dc:	4654      	mov	r4, sl
 800d9de:	2205      	movs	r2, #5
 800d9e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9e4:	4850      	ldr	r0, [pc, #320]	; (800db28 <_svfiprintf_r+0x1e8>)
 800d9e6:	f7f2 fbf3 	bl	80001d0 <memchr>
 800d9ea:	9a04      	ldr	r2, [sp, #16]
 800d9ec:	b9d8      	cbnz	r0, 800da26 <_svfiprintf_r+0xe6>
 800d9ee:	06d0      	lsls	r0, r2, #27
 800d9f0:	bf44      	itt	mi
 800d9f2:	2320      	movmi	r3, #32
 800d9f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d9f8:	0711      	lsls	r1, r2, #28
 800d9fa:	bf44      	itt	mi
 800d9fc:	232b      	movmi	r3, #43	; 0x2b
 800d9fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800da02:	f89a 3000 	ldrb.w	r3, [sl]
 800da06:	2b2a      	cmp	r3, #42	; 0x2a
 800da08:	d015      	beq.n	800da36 <_svfiprintf_r+0xf6>
 800da0a:	9a07      	ldr	r2, [sp, #28]
 800da0c:	4654      	mov	r4, sl
 800da0e:	2000      	movs	r0, #0
 800da10:	f04f 0c0a 	mov.w	ip, #10
 800da14:	4621      	mov	r1, r4
 800da16:	f811 3b01 	ldrb.w	r3, [r1], #1
 800da1a:	3b30      	subs	r3, #48	; 0x30
 800da1c:	2b09      	cmp	r3, #9
 800da1e:	d94d      	bls.n	800dabc <_svfiprintf_r+0x17c>
 800da20:	b1b0      	cbz	r0, 800da50 <_svfiprintf_r+0x110>
 800da22:	9207      	str	r2, [sp, #28]
 800da24:	e014      	b.n	800da50 <_svfiprintf_r+0x110>
 800da26:	eba0 0308 	sub.w	r3, r0, r8
 800da2a:	fa09 f303 	lsl.w	r3, r9, r3
 800da2e:	4313      	orrs	r3, r2
 800da30:	9304      	str	r3, [sp, #16]
 800da32:	46a2      	mov	sl, r4
 800da34:	e7d2      	b.n	800d9dc <_svfiprintf_r+0x9c>
 800da36:	9b03      	ldr	r3, [sp, #12]
 800da38:	1d19      	adds	r1, r3, #4
 800da3a:	681b      	ldr	r3, [r3, #0]
 800da3c:	9103      	str	r1, [sp, #12]
 800da3e:	2b00      	cmp	r3, #0
 800da40:	bfbb      	ittet	lt
 800da42:	425b      	neglt	r3, r3
 800da44:	f042 0202 	orrlt.w	r2, r2, #2
 800da48:	9307      	strge	r3, [sp, #28]
 800da4a:	9307      	strlt	r3, [sp, #28]
 800da4c:	bfb8      	it	lt
 800da4e:	9204      	strlt	r2, [sp, #16]
 800da50:	7823      	ldrb	r3, [r4, #0]
 800da52:	2b2e      	cmp	r3, #46	; 0x2e
 800da54:	d10c      	bne.n	800da70 <_svfiprintf_r+0x130>
 800da56:	7863      	ldrb	r3, [r4, #1]
 800da58:	2b2a      	cmp	r3, #42	; 0x2a
 800da5a:	d134      	bne.n	800dac6 <_svfiprintf_r+0x186>
 800da5c:	9b03      	ldr	r3, [sp, #12]
 800da5e:	1d1a      	adds	r2, r3, #4
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	9203      	str	r2, [sp, #12]
 800da64:	2b00      	cmp	r3, #0
 800da66:	bfb8      	it	lt
 800da68:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800da6c:	3402      	adds	r4, #2
 800da6e:	9305      	str	r3, [sp, #20]
 800da70:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800db38 <_svfiprintf_r+0x1f8>
 800da74:	7821      	ldrb	r1, [r4, #0]
 800da76:	2203      	movs	r2, #3
 800da78:	4650      	mov	r0, sl
 800da7a:	f7f2 fba9 	bl	80001d0 <memchr>
 800da7e:	b138      	cbz	r0, 800da90 <_svfiprintf_r+0x150>
 800da80:	9b04      	ldr	r3, [sp, #16]
 800da82:	eba0 000a 	sub.w	r0, r0, sl
 800da86:	2240      	movs	r2, #64	; 0x40
 800da88:	4082      	lsls	r2, r0
 800da8a:	4313      	orrs	r3, r2
 800da8c:	3401      	adds	r4, #1
 800da8e:	9304      	str	r3, [sp, #16]
 800da90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800da94:	4825      	ldr	r0, [pc, #148]	; (800db2c <_svfiprintf_r+0x1ec>)
 800da96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800da9a:	2206      	movs	r2, #6
 800da9c:	f7f2 fb98 	bl	80001d0 <memchr>
 800daa0:	2800      	cmp	r0, #0
 800daa2:	d038      	beq.n	800db16 <_svfiprintf_r+0x1d6>
 800daa4:	4b22      	ldr	r3, [pc, #136]	; (800db30 <_svfiprintf_r+0x1f0>)
 800daa6:	bb1b      	cbnz	r3, 800daf0 <_svfiprintf_r+0x1b0>
 800daa8:	9b03      	ldr	r3, [sp, #12]
 800daaa:	3307      	adds	r3, #7
 800daac:	f023 0307 	bic.w	r3, r3, #7
 800dab0:	3308      	adds	r3, #8
 800dab2:	9303      	str	r3, [sp, #12]
 800dab4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dab6:	4433      	add	r3, r6
 800dab8:	9309      	str	r3, [sp, #36]	; 0x24
 800daba:	e768      	b.n	800d98e <_svfiprintf_r+0x4e>
 800dabc:	fb0c 3202 	mla	r2, ip, r2, r3
 800dac0:	460c      	mov	r4, r1
 800dac2:	2001      	movs	r0, #1
 800dac4:	e7a6      	b.n	800da14 <_svfiprintf_r+0xd4>
 800dac6:	2300      	movs	r3, #0
 800dac8:	3401      	adds	r4, #1
 800daca:	9305      	str	r3, [sp, #20]
 800dacc:	4619      	mov	r1, r3
 800dace:	f04f 0c0a 	mov.w	ip, #10
 800dad2:	4620      	mov	r0, r4
 800dad4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dad8:	3a30      	subs	r2, #48	; 0x30
 800dada:	2a09      	cmp	r2, #9
 800dadc:	d903      	bls.n	800dae6 <_svfiprintf_r+0x1a6>
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d0c6      	beq.n	800da70 <_svfiprintf_r+0x130>
 800dae2:	9105      	str	r1, [sp, #20]
 800dae4:	e7c4      	b.n	800da70 <_svfiprintf_r+0x130>
 800dae6:	fb0c 2101 	mla	r1, ip, r1, r2
 800daea:	4604      	mov	r4, r0
 800daec:	2301      	movs	r3, #1
 800daee:	e7f0      	b.n	800dad2 <_svfiprintf_r+0x192>
 800daf0:	ab03      	add	r3, sp, #12
 800daf2:	9300      	str	r3, [sp, #0]
 800daf4:	462a      	mov	r2, r5
 800daf6:	4b0f      	ldr	r3, [pc, #60]	; (800db34 <_svfiprintf_r+0x1f4>)
 800daf8:	a904      	add	r1, sp, #16
 800dafa:	4638      	mov	r0, r7
 800dafc:	f7fc fd5e 	bl	800a5bc <_printf_float>
 800db00:	1c42      	adds	r2, r0, #1
 800db02:	4606      	mov	r6, r0
 800db04:	d1d6      	bne.n	800dab4 <_svfiprintf_r+0x174>
 800db06:	89ab      	ldrh	r3, [r5, #12]
 800db08:	065b      	lsls	r3, r3, #25
 800db0a:	f53f af2d 	bmi.w	800d968 <_svfiprintf_r+0x28>
 800db0e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800db10:	b01d      	add	sp, #116	; 0x74
 800db12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db16:	ab03      	add	r3, sp, #12
 800db18:	9300      	str	r3, [sp, #0]
 800db1a:	462a      	mov	r2, r5
 800db1c:	4b05      	ldr	r3, [pc, #20]	; (800db34 <_svfiprintf_r+0x1f4>)
 800db1e:	a904      	add	r1, sp, #16
 800db20:	4638      	mov	r0, r7
 800db22:	f7fc ffef 	bl	800ab04 <_printf_i>
 800db26:	e7eb      	b.n	800db00 <_svfiprintf_r+0x1c0>
 800db28:	080127c1 	.word	0x080127c1
 800db2c:	080127cb 	.word	0x080127cb
 800db30:	0800a5bd 	.word	0x0800a5bd
 800db34:	0800d88b 	.word	0x0800d88b
 800db38:	080127c7 	.word	0x080127c7

0800db3c <_sungetc_r>:
 800db3c:	b538      	push	{r3, r4, r5, lr}
 800db3e:	1c4b      	adds	r3, r1, #1
 800db40:	4614      	mov	r4, r2
 800db42:	d103      	bne.n	800db4c <_sungetc_r+0x10>
 800db44:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800db48:	4628      	mov	r0, r5
 800db4a:	bd38      	pop	{r3, r4, r5, pc}
 800db4c:	8993      	ldrh	r3, [r2, #12]
 800db4e:	f023 0320 	bic.w	r3, r3, #32
 800db52:	8193      	strh	r3, [r2, #12]
 800db54:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800db56:	6852      	ldr	r2, [r2, #4]
 800db58:	b2cd      	uxtb	r5, r1
 800db5a:	b18b      	cbz	r3, 800db80 <_sungetc_r+0x44>
 800db5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800db5e:	4293      	cmp	r3, r2
 800db60:	dd08      	ble.n	800db74 <_sungetc_r+0x38>
 800db62:	6823      	ldr	r3, [r4, #0]
 800db64:	1e5a      	subs	r2, r3, #1
 800db66:	6022      	str	r2, [r4, #0]
 800db68:	f803 5c01 	strb.w	r5, [r3, #-1]
 800db6c:	6863      	ldr	r3, [r4, #4]
 800db6e:	3301      	adds	r3, #1
 800db70:	6063      	str	r3, [r4, #4]
 800db72:	e7e9      	b.n	800db48 <_sungetc_r+0xc>
 800db74:	4621      	mov	r1, r4
 800db76:	f001 f96f 	bl	800ee58 <__submore>
 800db7a:	2800      	cmp	r0, #0
 800db7c:	d0f1      	beq.n	800db62 <_sungetc_r+0x26>
 800db7e:	e7e1      	b.n	800db44 <_sungetc_r+0x8>
 800db80:	6921      	ldr	r1, [r4, #16]
 800db82:	6823      	ldr	r3, [r4, #0]
 800db84:	b151      	cbz	r1, 800db9c <_sungetc_r+0x60>
 800db86:	4299      	cmp	r1, r3
 800db88:	d208      	bcs.n	800db9c <_sungetc_r+0x60>
 800db8a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800db8e:	42a9      	cmp	r1, r5
 800db90:	d104      	bne.n	800db9c <_sungetc_r+0x60>
 800db92:	3b01      	subs	r3, #1
 800db94:	3201      	adds	r2, #1
 800db96:	6023      	str	r3, [r4, #0]
 800db98:	6062      	str	r2, [r4, #4]
 800db9a:	e7d5      	b.n	800db48 <_sungetc_r+0xc>
 800db9c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800dba0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dba4:	6363      	str	r3, [r4, #52]	; 0x34
 800dba6:	2303      	movs	r3, #3
 800dba8:	63a3      	str	r3, [r4, #56]	; 0x38
 800dbaa:	4623      	mov	r3, r4
 800dbac:	f803 5f46 	strb.w	r5, [r3, #70]!
 800dbb0:	6023      	str	r3, [r4, #0]
 800dbb2:	2301      	movs	r3, #1
 800dbb4:	e7dc      	b.n	800db70 <_sungetc_r+0x34>

0800dbb6 <__ssrefill_r>:
 800dbb6:	b510      	push	{r4, lr}
 800dbb8:	460c      	mov	r4, r1
 800dbba:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800dbbc:	b169      	cbz	r1, 800dbda <__ssrefill_r+0x24>
 800dbbe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dbc2:	4299      	cmp	r1, r3
 800dbc4:	d001      	beq.n	800dbca <__ssrefill_r+0x14>
 800dbc6:	f7ff fabd 	bl	800d144 <_free_r>
 800dbca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dbcc:	6063      	str	r3, [r4, #4]
 800dbce:	2000      	movs	r0, #0
 800dbd0:	6360      	str	r0, [r4, #52]	; 0x34
 800dbd2:	b113      	cbz	r3, 800dbda <__ssrefill_r+0x24>
 800dbd4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800dbd6:	6023      	str	r3, [r4, #0]
 800dbd8:	bd10      	pop	{r4, pc}
 800dbda:	6923      	ldr	r3, [r4, #16]
 800dbdc:	6023      	str	r3, [r4, #0]
 800dbde:	2300      	movs	r3, #0
 800dbe0:	6063      	str	r3, [r4, #4]
 800dbe2:	89a3      	ldrh	r3, [r4, #12]
 800dbe4:	f043 0320 	orr.w	r3, r3, #32
 800dbe8:	81a3      	strh	r3, [r4, #12]
 800dbea:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dbee:	e7f3      	b.n	800dbd8 <__ssrefill_r+0x22>

0800dbf0 <__ssvfiscanf_r>:
 800dbf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dbf4:	460c      	mov	r4, r1
 800dbf6:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800dbfa:	2100      	movs	r1, #0
 800dbfc:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800dc00:	49a6      	ldr	r1, [pc, #664]	; (800de9c <__ssvfiscanf_r+0x2ac>)
 800dc02:	91a0      	str	r1, [sp, #640]	; 0x280
 800dc04:	f10d 0804 	add.w	r8, sp, #4
 800dc08:	49a5      	ldr	r1, [pc, #660]	; (800dea0 <__ssvfiscanf_r+0x2b0>)
 800dc0a:	4fa6      	ldr	r7, [pc, #664]	; (800dea4 <__ssvfiscanf_r+0x2b4>)
 800dc0c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800dea8 <__ssvfiscanf_r+0x2b8>
 800dc10:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800dc14:	4606      	mov	r6, r0
 800dc16:	91a1      	str	r1, [sp, #644]	; 0x284
 800dc18:	9300      	str	r3, [sp, #0]
 800dc1a:	7813      	ldrb	r3, [r2, #0]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	f000 815a 	beq.w	800ded6 <__ssvfiscanf_r+0x2e6>
 800dc22:	5cf9      	ldrb	r1, [r7, r3]
 800dc24:	f011 0108 	ands.w	r1, r1, #8
 800dc28:	f102 0501 	add.w	r5, r2, #1
 800dc2c:	d019      	beq.n	800dc62 <__ssvfiscanf_r+0x72>
 800dc2e:	6863      	ldr	r3, [r4, #4]
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	dd0f      	ble.n	800dc54 <__ssvfiscanf_r+0x64>
 800dc34:	6823      	ldr	r3, [r4, #0]
 800dc36:	781a      	ldrb	r2, [r3, #0]
 800dc38:	5cba      	ldrb	r2, [r7, r2]
 800dc3a:	0712      	lsls	r2, r2, #28
 800dc3c:	d401      	bmi.n	800dc42 <__ssvfiscanf_r+0x52>
 800dc3e:	462a      	mov	r2, r5
 800dc40:	e7eb      	b.n	800dc1a <__ssvfiscanf_r+0x2a>
 800dc42:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800dc44:	3201      	adds	r2, #1
 800dc46:	9245      	str	r2, [sp, #276]	; 0x114
 800dc48:	6862      	ldr	r2, [r4, #4]
 800dc4a:	3301      	adds	r3, #1
 800dc4c:	3a01      	subs	r2, #1
 800dc4e:	6062      	str	r2, [r4, #4]
 800dc50:	6023      	str	r3, [r4, #0]
 800dc52:	e7ec      	b.n	800dc2e <__ssvfiscanf_r+0x3e>
 800dc54:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800dc56:	4621      	mov	r1, r4
 800dc58:	4630      	mov	r0, r6
 800dc5a:	4798      	blx	r3
 800dc5c:	2800      	cmp	r0, #0
 800dc5e:	d0e9      	beq.n	800dc34 <__ssvfiscanf_r+0x44>
 800dc60:	e7ed      	b.n	800dc3e <__ssvfiscanf_r+0x4e>
 800dc62:	2b25      	cmp	r3, #37	; 0x25
 800dc64:	d012      	beq.n	800dc8c <__ssvfiscanf_r+0x9c>
 800dc66:	469a      	mov	sl, r3
 800dc68:	6863      	ldr	r3, [r4, #4]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	f340 8091 	ble.w	800dd92 <__ssvfiscanf_r+0x1a2>
 800dc70:	6822      	ldr	r2, [r4, #0]
 800dc72:	7813      	ldrb	r3, [r2, #0]
 800dc74:	4553      	cmp	r3, sl
 800dc76:	f040 812e 	bne.w	800ded6 <__ssvfiscanf_r+0x2e6>
 800dc7a:	6863      	ldr	r3, [r4, #4]
 800dc7c:	3b01      	subs	r3, #1
 800dc7e:	6063      	str	r3, [r4, #4]
 800dc80:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800dc82:	3201      	adds	r2, #1
 800dc84:	3301      	adds	r3, #1
 800dc86:	6022      	str	r2, [r4, #0]
 800dc88:	9345      	str	r3, [sp, #276]	; 0x114
 800dc8a:	e7d8      	b.n	800dc3e <__ssvfiscanf_r+0x4e>
 800dc8c:	9141      	str	r1, [sp, #260]	; 0x104
 800dc8e:	9143      	str	r1, [sp, #268]	; 0x10c
 800dc90:	7853      	ldrb	r3, [r2, #1]
 800dc92:	2b2a      	cmp	r3, #42	; 0x2a
 800dc94:	bf02      	ittt	eq
 800dc96:	2310      	moveq	r3, #16
 800dc98:	1c95      	addeq	r5, r2, #2
 800dc9a:	9341      	streq	r3, [sp, #260]	; 0x104
 800dc9c:	220a      	movs	r2, #10
 800dc9e:	46aa      	mov	sl, r5
 800dca0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800dca4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800dca8:	2b09      	cmp	r3, #9
 800dcaa:	d91c      	bls.n	800dce6 <__ssvfiscanf_r+0xf6>
 800dcac:	487e      	ldr	r0, [pc, #504]	; (800dea8 <__ssvfiscanf_r+0x2b8>)
 800dcae:	2203      	movs	r2, #3
 800dcb0:	f7f2 fa8e 	bl	80001d0 <memchr>
 800dcb4:	b138      	cbz	r0, 800dcc6 <__ssvfiscanf_r+0xd6>
 800dcb6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800dcb8:	eba0 0009 	sub.w	r0, r0, r9
 800dcbc:	2301      	movs	r3, #1
 800dcbe:	4083      	lsls	r3, r0
 800dcc0:	4313      	orrs	r3, r2
 800dcc2:	9341      	str	r3, [sp, #260]	; 0x104
 800dcc4:	4655      	mov	r5, sl
 800dcc6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800dcca:	2b78      	cmp	r3, #120	; 0x78
 800dccc:	d806      	bhi.n	800dcdc <__ssvfiscanf_r+0xec>
 800dcce:	2b57      	cmp	r3, #87	; 0x57
 800dcd0:	d810      	bhi.n	800dcf4 <__ssvfiscanf_r+0x104>
 800dcd2:	2b25      	cmp	r3, #37	; 0x25
 800dcd4:	d0c7      	beq.n	800dc66 <__ssvfiscanf_r+0x76>
 800dcd6:	d857      	bhi.n	800dd88 <__ssvfiscanf_r+0x198>
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d065      	beq.n	800dda8 <__ssvfiscanf_r+0x1b8>
 800dcdc:	2303      	movs	r3, #3
 800dcde:	9347      	str	r3, [sp, #284]	; 0x11c
 800dce0:	230a      	movs	r3, #10
 800dce2:	9342      	str	r3, [sp, #264]	; 0x108
 800dce4:	e076      	b.n	800ddd4 <__ssvfiscanf_r+0x1e4>
 800dce6:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800dce8:	fb02 1103 	mla	r1, r2, r3, r1
 800dcec:	3930      	subs	r1, #48	; 0x30
 800dcee:	9143      	str	r1, [sp, #268]	; 0x10c
 800dcf0:	4655      	mov	r5, sl
 800dcf2:	e7d4      	b.n	800dc9e <__ssvfiscanf_r+0xae>
 800dcf4:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800dcf8:	2a20      	cmp	r2, #32
 800dcfa:	d8ef      	bhi.n	800dcdc <__ssvfiscanf_r+0xec>
 800dcfc:	a101      	add	r1, pc, #4	; (adr r1, 800dd04 <__ssvfiscanf_r+0x114>)
 800dcfe:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800dd02:	bf00      	nop
 800dd04:	0800ddb7 	.word	0x0800ddb7
 800dd08:	0800dcdd 	.word	0x0800dcdd
 800dd0c:	0800dcdd 	.word	0x0800dcdd
 800dd10:	0800de15 	.word	0x0800de15
 800dd14:	0800dcdd 	.word	0x0800dcdd
 800dd18:	0800dcdd 	.word	0x0800dcdd
 800dd1c:	0800dcdd 	.word	0x0800dcdd
 800dd20:	0800dcdd 	.word	0x0800dcdd
 800dd24:	0800dcdd 	.word	0x0800dcdd
 800dd28:	0800dcdd 	.word	0x0800dcdd
 800dd2c:	0800dcdd 	.word	0x0800dcdd
 800dd30:	0800de2b 	.word	0x0800de2b
 800dd34:	0800de11 	.word	0x0800de11
 800dd38:	0800dd8f 	.word	0x0800dd8f
 800dd3c:	0800dd8f 	.word	0x0800dd8f
 800dd40:	0800dd8f 	.word	0x0800dd8f
 800dd44:	0800dcdd 	.word	0x0800dcdd
 800dd48:	0800ddcd 	.word	0x0800ddcd
 800dd4c:	0800dcdd 	.word	0x0800dcdd
 800dd50:	0800dcdd 	.word	0x0800dcdd
 800dd54:	0800dcdd 	.word	0x0800dcdd
 800dd58:	0800dcdd 	.word	0x0800dcdd
 800dd5c:	0800de3b 	.word	0x0800de3b
 800dd60:	0800de09 	.word	0x0800de09
 800dd64:	0800ddaf 	.word	0x0800ddaf
 800dd68:	0800dcdd 	.word	0x0800dcdd
 800dd6c:	0800dcdd 	.word	0x0800dcdd
 800dd70:	0800de37 	.word	0x0800de37
 800dd74:	0800dcdd 	.word	0x0800dcdd
 800dd78:	0800de11 	.word	0x0800de11
 800dd7c:	0800dcdd 	.word	0x0800dcdd
 800dd80:	0800dcdd 	.word	0x0800dcdd
 800dd84:	0800ddb7 	.word	0x0800ddb7
 800dd88:	3b45      	subs	r3, #69	; 0x45
 800dd8a:	2b02      	cmp	r3, #2
 800dd8c:	d8a6      	bhi.n	800dcdc <__ssvfiscanf_r+0xec>
 800dd8e:	2305      	movs	r3, #5
 800dd90:	e01f      	b.n	800ddd2 <__ssvfiscanf_r+0x1e2>
 800dd92:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800dd94:	4621      	mov	r1, r4
 800dd96:	4630      	mov	r0, r6
 800dd98:	4798      	blx	r3
 800dd9a:	2800      	cmp	r0, #0
 800dd9c:	f43f af68 	beq.w	800dc70 <__ssvfiscanf_r+0x80>
 800dda0:	9844      	ldr	r0, [sp, #272]	; 0x110
 800dda2:	2800      	cmp	r0, #0
 800dda4:	f040 808d 	bne.w	800dec2 <__ssvfiscanf_r+0x2d2>
 800dda8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ddac:	e08f      	b.n	800dece <__ssvfiscanf_r+0x2de>
 800ddae:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ddb0:	f042 0220 	orr.w	r2, r2, #32
 800ddb4:	9241      	str	r2, [sp, #260]	; 0x104
 800ddb6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800ddb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ddbc:	9241      	str	r2, [sp, #260]	; 0x104
 800ddbe:	2210      	movs	r2, #16
 800ddc0:	2b6f      	cmp	r3, #111	; 0x6f
 800ddc2:	9242      	str	r2, [sp, #264]	; 0x108
 800ddc4:	bf34      	ite	cc
 800ddc6:	2303      	movcc	r3, #3
 800ddc8:	2304      	movcs	r3, #4
 800ddca:	e002      	b.n	800ddd2 <__ssvfiscanf_r+0x1e2>
 800ddcc:	2300      	movs	r3, #0
 800ddce:	9342      	str	r3, [sp, #264]	; 0x108
 800ddd0:	2303      	movs	r3, #3
 800ddd2:	9347      	str	r3, [sp, #284]	; 0x11c
 800ddd4:	6863      	ldr	r3, [r4, #4]
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	dd3d      	ble.n	800de56 <__ssvfiscanf_r+0x266>
 800ddda:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800dddc:	0659      	lsls	r1, r3, #25
 800ddde:	d404      	bmi.n	800ddea <__ssvfiscanf_r+0x1fa>
 800dde0:	6823      	ldr	r3, [r4, #0]
 800dde2:	781a      	ldrb	r2, [r3, #0]
 800dde4:	5cba      	ldrb	r2, [r7, r2]
 800dde6:	0712      	lsls	r2, r2, #28
 800dde8:	d43c      	bmi.n	800de64 <__ssvfiscanf_r+0x274>
 800ddea:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800ddec:	2b02      	cmp	r3, #2
 800ddee:	dc4b      	bgt.n	800de88 <__ssvfiscanf_r+0x298>
 800ddf0:	466b      	mov	r3, sp
 800ddf2:	4622      	mov	r2, r4
 800ddf4:	a941      	add	r1, sp, #260	; 0x104
 800ddf6:	4630      	mov	r0, r6
 800ddf8:	f000 f92c 	bl	800e054 <_scanf_chars>
 800ddfc:	2801      	cmp	r0, #1
 800ddfe:	d06a      	beq.n	800ded6 <__ssvfiscanf_r+0x2e6>
 800de00:	2802      	cmp	r0, #2
 800de02:	f47f af1c 	bne.w	800dc3e <__ssvfiscanf_r+0x4e>
 800de06:	e7cb      	b.n	800dda0 <__ssvfiscanf_r+0x1b0>
 800de08:	2308      	movs	r3, #8
 800de0a:	9342      	str	r3, [sp, #264]	; 0x108
 800de0c:	2304      	movs	r3, #4
 800de0e:	e7e0      	b.n	800ddd2 <__ssvfiscanf_r+0x1e2>
 800de10:	220a      	movs	r2, #10
 800de12:	e7d5      	b.n	800ddc0 <__ssvfiscanf_r+0x1d0>
 800de14:	4629      	mov	r1, r5
 800de16:	4640      	mov	r0, r8
 800de18:	f000 fa6a 	bl	800e2f0 <__sccl>
 800de1c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800de1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de22:	9341      	str	r3, [sp, #260]	; 0x104
 800de24:	4605      	mov	r5, r0
 800de26:	2301      	movs	r3, #1
 800de28:	e7d3      	b.n	800ddd2 <__ssvfiscanf_r+0x1e2>
 800de2a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800de2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800de30:	9341      	str	r3, [sp, #260]	; 0x104
 800de32:	2300      	movs	r3, #0
 800de34:	e7cd      	b.n	800ddd2 <__ssvfiscanf_r+0x1e2>
 800de36:	2302      	movs	r3, #2
 800de38:	e7cb      	b.n	800ddd2 <__ssvfiscanf_r+0x1e2>
 800de3a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800de3c:	06c3      	lsls	r3, r0, #27
 800de3e:	f53f aefe 	bmi.w	800dc3e <__ssvfiscanf_r+0x4e>
 800de42:	9b00      	ldr	r3, [sp, #0]
 800de44:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800de46:	1d19      	adds	r1, r3, #4
 800de48:	9100      	str	r1, [sp, #0]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	07c0      	lsls	r0, r0, #31
 800de4e:	bf4c      	ite	mi
 800de50:	801a      	strhmi	r2, [r3, #0]
 800de52:	601a      	strpl	r2, [r3, #0]
 800de54:	e6f3      	b.n	800dc3e <__ssvfiscanf_r+0x4e>
 800de56:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800de58:	4621      	mov	r1, r4
 800de5a:	4630      	mov	r0, r6
 800de5c:	4798      	blx	r3
 800de5e:	2800      	cmp	r0, #0
 800de60:	d0bb      	beq.n	800ddda <__ssvfiscanf_r+0x1ea>
 800de62:	e79d      	b.n	800dda0 <__ssvfiscanf_r+0x1b0>
 800de64:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800de66:	3201      	adds	r2, #1
 800de68:	9245      	str	r2, [sp, #276]	; 0x114
 800de6a:	6862      	ldr	r2, [r4, #4]
 800de6c:	3a01      	subs	r2, #1
 800de6e:	2a00      	cmp	r2, #0
 800de70:	6062      	str	r2, [r4, #4]
 800de72:	dd02      	ble.n	800de7a <__ssvfiscanf_r+0x28a>
 800de74:	3301      	adds	r3, #1
 800de76:	6023      	str	r3, [r4, #0]
 800de78:	e7b2      	b.n	800dde0 <__ssvfiscanf_r+0x1f0>
 800de7a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800de7c:	4621      	mov	r1, r4
 800de7e:	4630      	mov	r0, r6
 800de80:	4798      	blx	r3
 800de82:	2800      	cmp	r0, #0
 800de84:	d0ac      	beq.n	800dde0 <__ssvfiscanf_r+0x1f0>
 800de86:	e78b      	b.n	800dda0 <__ssvfiscanf_r+0x1b0>
 800de88:	2b04      	cmp	r3, #4
 800de8a:	dc0f      	bgt.n	800deac <__ssvfiscanf_r+0x2bc>
 800de8c:	466b      	mov	r3, sp
 800de8e:	4622      	mov	r2, r4
 800de90:	a941      	add	r1, sp, #260	; 0x104
 800de92:	4630      	mov	r0, r6
 800de94:	f000 f938 	bl	800e108 <_scanf_i>
 800de98:	e7b0      	b.n	800ddfc <__ssvfiscanf_r+0x20c>
 800de9a:	bf00      	nop
 800de9c:	0800db3d 	.word	0x0800db3d
 800dea0:	0800dbb7 	.word	0x0800dbb7
 800dea4:	080125af 	.word	0x080125af
 800dea8:	080127c7 	.word	0x080127c7
 800deac:	4b0b      	ldr	r3, [pc, #44]	; (800dedc <__ssvfiscanf_r+0x2ec>)
 800deae:	2b00      	cmp	r3, #0
 800deb0:	f43f aec5 	beq.w	800dc3e <__ssvfiscanf_r+0x4e>
 800deb4:	466b      	mov	r3, sp
 800deb6:	4622      	mov	r2, r4
 800deb8:	a941      	add	r1, sp, #260	; 0x104
 800deba:	4630      	mov	r0, r6
 800debc:	f7fc ff44 	bl	800ad48 <_scanf_float>
 800dec0:	e79c      	b.n	800ddfc <__ssvfiscanf_r+0x20c>
 800dec2:	89a3      	ldrh	r3, [r4, #12]
 800dec4:	f013 0f40 	tst.w	r3, #64	; 0x40
 800dec8:	bf18      	it	ne
 800deca:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800dece:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800ded2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ded6:	9844      	ldr	r0, [sp, #272]	; 0x110
 800ded8:	e7f9      	b.n	800dece <__ssvfiscanf_r+0x2de>
 800deda:	bf00      	nop
 800dedc:	0800ad49 	.word	0x0800ad49

0800dee0 <malloc>:
 800dee0:	4b02      	ldr	r3, [pc, #8]	; (800deec <malloc+0xc>)
 800dee2:	4601      	mov	r1, r0
 800dee4:	6818      	ldr	r0, [r3, #0]
 800dee6:	f000 b823 	b.w	800df30 <_malloc_r>
 800deea:	bf00      	nop
 800deec:	200001f8 	.word	0x200001f8

0800def0 <sbrk_aligned>:
 800def0:	b570      	push	{r4, r5, r6, lr}
 800def2:	4e0e      	ldr	r6, [pc, #56]	; (800df2c <sbrk_aligned+0x3c>)
 800def4:	460c      	mov	r4, r1
 800def6:	6831      	ldr	r1, [r6, #0]
 800def8:	4605      	mov	r5, r0
 800defa:	b911      	cbnz	r1, 800df02 <sbrk_aligned+0x12>
 800defc:	f001 f8b2 	bl	800f064 <_sbrk_r>
 800df00:	6030      	str	r0, [r6, #0]
 800df02:	4621      	mov	r1, r4
 800df04:	4628      	mov	r0, r5
 800df06:	f001 f8ad 	bl	800f064 <_sbrk_r>
 800df0a:	1c43      	adds	r3, r0, #1
 800df0c:	d00a      	beq.n	800df24 <sbrk_aligned+0x34>
 800df0e:	1cc4      	adds	r4, r0, #3
 800df10:	f024 0403 	bic.w	r4, r4, #3
 800df14:	42a0      	cmp	r0, r4
 800df16:	d007      	beq.n	800df28 <sbrk_aligned+0x38>
 800df18:	1a21      	subs	r1, r4, r0
 800df1a:	4628      	mov	r0, r5
 800df1c:	f001 f8a2 	bl	800f064 <_sbrk_r>
 800df20:	3001      	adds	r0, #1
 800df22:	d101      	bne.n	800df28 <sbrk_aligned+0x38>
 800df24:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800df28:	4620      	mov	r0, r4
 800df2a:	bd70      	pop	{r4, r5, r6, pc}
 800df2c:	20000ac4 	.word	0x20000ac4

0800df30 <_malloc_r>:
 800df30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df34:	1ccd      	adds	r5, r1, #3
 800df36:	f025 0503 	bic.w	r5, r5, #3
 800df3a:	3508      	adds	r5, #8
 800df3c:	2d0c      	cmp	r5, #12
 800df3e:	bf38      	it	cc
 800df40:	250c      	movcc	r5, #12
 800df42:	2d00      	cmp	r5, #0
 800df44:	4607      	mov	r7, r0
 800df46:	db01      	blt.n	800df4c <_malloc_r+0x1c>
 800df48:	42a9      	cmp	r1, r5
 800df4a:	d905      	bls.n	800df58 <_malloc_r+0x28>
 800df4c:	230c      	movs	r3, #12
 800df4e:	603b      	str	r3, [r7, #0]
 800df50:	2600      	movs	r6, #0
 800df52:	4630      	mov	r0, r6
 800df54:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df58:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800e02c <_malloc_r+0xfc>
 800df5c:	f000 fab0 	bl	800e4c0 <__malloc_lock>
 800df60:	f8d8 3000 	ldr.w	r3, [r8]
 800df64:	461c      	mov	r4, r3
 800df66:	bb5c      	cbnz	r4, 800dfc0 <_malloc_r+0x90>
 800df68:	4629      	mov	r1, r5
 800df6a:	4638      	mov	r0, r7
 800df6c:	f7ff ffc0 	bl	800def0 <sbrk_aligned>
 800df70:	1c43      	adds	r3, r0, #1
 800df72:	4604      	mov	r4, r0
 800df74:	d155      	bne.n	800e022 <_malloc_r+0xf2>
 800df76:	f8d8 4000 	ldr.w	r4, [r8]
 800df7a:	4626      	mov	r6, r4
 800df7c:	2e00      	cmp	r6, #0
 800df7e:	d145      	bne.n	800e00c <_malloc_r+0xdc>
 800df80:	2c00      	cmp	r4, #0
 800df82:	d048      	beq.n	800e016 <_malloc_r+0xe6>
 800df84:	6823      	ldr	r3, [r4, #0]
 800df86:	4631      	mov	r1, r6
 800df88:	4638      	mov	r0, r7
 800df8a:	eb04 0903 	add.w	r9, r4, r3
 800df8e:	f001 f869 	bl	800f064 <_sbrk_r>
 800df92:	4581      	cmp	r9, r0
 800df94:	d13f      	bne.n	800e016 <_malloc_r+0xe6>
 800df96:	6821      	ldr	r1, [r4, #0]
 800df98:	1a6d      	subs	r5, r5, r1
 800df9a:	4629      	mov	r1, r5
 800df9c:	4638      	mov	r0, r7
 800df9e:	f7ff ffa7 	bl	800def0 <sbrk_aligned>
 800dfa2:	3001      	adds	r0, #1
 800dfa4:	d037      	beq.n	800e016 <_malloc_r+0xe6>
 800dfa6:	6823      	ldr	r3, [r4, #0]
 800dfa8:	442b      	add	r3, r5
 800dfaa:	6023      	str	r3, [r4, #0]
 800dfac:	f8d8 3000 	ldr.w	r3, [r8]
 800dfb0:	2b00      	cmp	r3, #0
 800dfb2:	d038      	beq.n	800e026 <_malloc_r+0xf6>
 800dfb4:	685a      	ldr	r2, [r3, #4]
 800dfb6:	42a2      	cmp	r2, r4
 800dfb8:	d12b      	bne.n	800e012 <_malloc_r+0xe2>
 800dfba:	2200      	movs	r2, #0
 800dfbc:	605a      	str	r2, [r3, #4]
 800dfbe:	e00f      	b.n	800dfe0 <_malloc_r+0xb0>
 800dfc0:	6822      	ldr	r2, [r4, #0]
 800dfc2:	1b52      	subs	r2, r2, r5
 800dfc4:	d41f      	bmi.n	800e006 <_malloc_r+0xd6>
 800dfc6:	2a0b      	cmp	r2, #11
 800dfc8:	d917      	bls.n	800dffa <_malloc_r+0xca>
 800dfca:	1961      	adds	r1, r4, r5
 800dfcc:	42a3      	cmp	r3, r4
 800dfce:	6025      	str	r5, [r4, #0]
 800dfd0:	bf18      	it	ne
 800dfd2:	6059      	strne	r1, [r3, #4]
 800dfd4:	6863      	ldr	r3, [r4, #4]
 800dfd6:	bf08      	it	eq
 800dfd8:	f8c8 1000 	streq.w	r1, [r8]
 800dfdc:	5162      	str	r2, [r4, r5]
 800dfde:	604b      	str	r3, [r1, #4]
 800dfe0:	4638      	mov	r0, r7
 800dfe2:	f104 060b 	add.w	r6, r4, #11
 800dfe6:	f000 fa71 	bl	800e4cc <__malloc_unlock>
 800dfea:	f026 0607 	bic.w	r6, r6, #7
 800dfee:	1d23      	adds	r3, r4, #4
 800dff0:	1af2      	subs	r2, r6, r3
 800dff2:	d0ae      	beq.n	800df52 <_malloc_r+0x22>
 800dff4:	1b9b      	subs	r3, r3, r6
 800dff6:	50a3      	str	r3, [r4, r2]
 800dff8:	e7ab      	b.n	800df52 <_malloc_r+0x22>
 800dffa:	42a3      	cmp	r3, r4
 800dffc:	6862      	ldr	r2, [r4, #4]
 800dffe:	d1dd      	bne.n	800dfbc <_malloc_r+0x8c>
 800e000:	f8c8 2000 	str.w	r2, [r8]
 800e004:	e7ec      	b.n	800dfe0 <_malloc_r+0xb0>
 800e006:	4623      	mov	r3, r4
 800e008:	6864      	ldr	r4, [r4, #4]
 800e00a:	e7ac      	b.n	800df66 <_malloc_r+0x36>
 800e00c:	4634      	mov	r4, r6
 800e00e:	6876      	ldr	r6, [r6, #4]
 800e010:	e7b4      	b.n	800df7c <_malloc_r+0x4c>
 800e012:	4613      	mov	r3, r2
 800e014:	e7cc      	b.n	800dfb0 <_malloc_r+0x80>
 800e016:	230c      	movs	r3, #12
 800e018:	603b      	str	r3, [r7, #0]
 800e01a:	4638      	mov	r0, r7
 800e01c:	f000 fa56 	bl	800e4cc <__malloc_unlock>
 800e020:	e797      	b.n	800df52 <_malloc_r+0x22>
 800e022:	6025      	str	r5, [r4, #0]
 800e024:	e7dc      	b.n	800dfe0 <_malloc_r+0xb0>
 800e026:	605b      	str	r3, [r3, #4]
 800e028:	deff      	udf	#255	; 0xff
 800e02a:	bf00      	nop
 800e02c:	20000ac0 	.word	0x20000ac0

0800e030 <__ascii_mbtowc>:
 800e030:	b082      	sub	sp, #8
 800e032:	b901      	cbnz	r1, 800e036 <__ascii_mbtowc+0x6>
 800e034:	a901      	add	r1, sp, #4
 800e036:	b142      	cbz	r2, 800e04a <__ascii_mbtowc+0x1a>
 800e038:	b14b      	cbz	r3, 800e04e <__ascii_mbtowc+0x1e>
 800e03a:	7813      	ldrb	r3, [r2, #0]
 800e03c:	600b      	str	r3, [r1, #0]
 800e03e:	7812      	ldrb	r2, [r2, #0]
 800e040:	1e10      	subs	r0, r2, #0
 800e042:	bf18      	it	ne
 800e044:	2001      	movne	r0, #1
 800e046:	b002      	add	sp, #8
 800e048:	4770      	bx	lr
 800e04a:	4610      	mov	r0, r2
 800e04c:	e7fb      	b.n	800e046 <__ascii_mbtowc+0x16>
 800e04e:	f06f 0001 	mvn.w	r0, #1
 800e052:	e7f8      	b.n	800e046 <__ascii_mbtowc+0x16>

0800e054 <_scanf_chars>:
 800e054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e058:	4615      	mov	r5, r2
 800e05a:	688a      	ldr	r2, [r1, #8]
 800e05c:	4680      	mov	r8, r0
 800e05e:	460c      	mov	r4, r1
 800e060:	b932      	cbnz	r2, 800e070 <_scanf_chars+0x1c>
 800e062:	698a      	ldr	r2, [r1, #24]
 800e064:	2a00      	cmp	r2, #0
 800e066:	bf0c      	ite	eq
 800e068:	2201      	moveq	r2, #1
 800e06a:	f04f 32ff 	movne.w	r2, #4294967295	; 0xffffffff
 800e06e:	608a      	str	r2, [r1, #8]
 800e070:	6822      	ldr	r2, [r4, #0]
 800e072:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800e104 <_scanf_chars+0xb0>
 800e076:	06d1      	lsls	r1, r2, #27
 800e078:	bf5f      	itttt	pl
 800e07a:	681a      	ldrpl	r2, [r3, #0]
 800e07c:	1d11      	addpl	r1, r2, #4
 800e07e:	6019      	strpl	r1, [r3, #0]
 800e080:	6816      	ldrpl	r6, [r2, #0]
 800e082:	2700      	movs	r7, #0
 800e084:	69a0      	ldr	r0, [r4, #24]
 800e086:	b188      	cbz	r0, 800e0ac <_scanf_chars+0x58>
 800e088:	2801      	cmp	r0, #1
 800e08a:	d107      	bne.n	800e09c <_scanf_chars+0x48>
 800e08c:	682a      	ldr	r2, [r5, #0]
 800e08e:	7811      	ldrb	r1, [r2, #0]
 800e090:	6962      	ldr	r2, [r4, #20]
 800e092:	5c52      	ldrb	r2, [r2, r1]
 800e094:	b952      	cbnz	r2, 800e0ac <_scanf_chars+0x58>
 800e096:	2f00      	cmp	r7, #0
 800e098:	d031      	beq.n	800e0fe <_scanf_chars+0xaa>
 800e09a:	e022      	b.n	800e0e2 <_scanf_chars+0x8e>
 800e09c:	2802      	cmp	r0, #2
 800e09e:	d120      	bne.n	800e0e2 <_scanf_chars+0x8e>
 800e0a0:	682b      	ldr	r3, [r5, #0]
 800e0a2:	781b      	ldrb	r3, [r3, #0]
 800e0a4:	f819 3003 	ldrb.w	r3, [r9, r3]
 800e0a8:	071b      	lsls	r3, r3, #28
 800e0aa:	d41a      	bmi.n	800e0e2 <_scanf_chars+0x8e>
 800e0ac:	6823      	ldr	r3, [r4, #0]
 800e0ae:	06da      	lsls	r2, r3, #27
 800e0b0:	bf5e      	ittt	pl
 800e0b2:	682b      	ldrpl	r3, [r5, #0]
 800e0b4:	781b      	ldrbpl	r3, [r3, #0]
 800e0b6:	f806 3b01 	strbpl.w	r3, [r6], #1
 800e0ba:	682a      	ldr	r2, [r5, #0]
 800e0bc:	686b      	ldr	r3, [r5, #4]
 800e0be:	3201      	adds	r2, #1
 800e0c0:	602a      	str	r2, [r5, #0]
 800e0c2:	68a2      	ldr	r2, [r4, #8]
 800e0c4:	3b01      	subs	r3, #1
 800e0c6:	3a01      	subs	r2, #1
 800e0c8:	606b      	str	r3, [r5, #4]
 800e0ca:	3701      	adds	r7, #1
 800e0cc:	60a2      	str	r2, [r4, #8]
 800e0ce:	b142      	cbz	r2, 800e0e2 <_scanf_chars+0x8e>
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	dcd7      	bgt.n	800e084 <_scanf_chars+0x30>
 800e0d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e0d8:	4629      	mov	r1, r5
 800e0da:	4640      	mov	r0, r8
 800e0dc:	4798      	blx	r3
 800e0de:	2800      	cmp	r0, #0
 800e0e0:	d0d0      	beq.n	800e084 <_scanf_chars+0x30>
 800e0e2:	6823      	ldr	r3, [r4, #0]
 800e0e4:	f013 0310 	ands.w	r3, r3, #16
 800e0e8:	d105      	bne.n	800e0f6 <_scanf_chars+0xa2>
 800e0ea:	68e2      	ldr	r2, [r4, #12]
 800e0ec:	3201      	adds	r2, #1
 800e0ee:	60e2      	str	r2, [r4, #12]
 800e0f0:	69a2      	ldr	r2, [r4, #24]
 800e0f2:	b102      	cbz	r2, 800e0f6 <_scanf_chars+0xa2>
 800e0f4:	7033      	strb	r3, [r6, #0]
 800e0f6:	6923      	ldr	r3, [r4, #16]
 800e0f8:	443b      	add	r3, r7
 800e0fa:	6123      	str	r3, [r4, #16]
 800e0fc:	2000      	movs	r0, #0
 800e0fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e102:	bf00      	nop
 800e104:	080125af 	.word	0x080125af

0800e108 <_scanf_i>:
 800e108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e10c:	4698      	mov	r8, r3
 800e10e:	4b74      	ldr	r3, [pc, #464]	; (800e2e0 <_scanf_i+0x1d8>)
 800e110:	460c      	mov	r4, r1
 800e112:	4682      	mov	sl, r0
 800e114:	4616      	mov	r6, r2
 800e116:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e11a:	b087      	sub	sp, #28
 800e11c:	ab03      	add	r3, sp, #12
 800e11e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e122:	4b70      	ldr	r3, [pc, #448]	; (800e2e4 <_scanf_i+0x1dc>)
 800e124:	69a1      	ldr	r1, [r4, #24]
 800e126:	4a70      	ldr	r2, [pc, #448]	; (800e2e8 <_scanf_i+0x1e0>)
 800e128:	2903      	cmp	r1, #3
 800e12a:	bf18      	it	ne
 800e12c:	461a      	movne	r2, r3
 800e12e:	68a3      	ldr	r3, [r4, #8]
 800e130:	9201      	str	r2, [sp, #4]
 800e132:	1e5a      	subs	r2, r3, #1
 800e134:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e138:	bf88      	it	hi
 800e13a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800e13e:	4627      	mov	r7, r4
 800e140:	bf82      	ittt	hi
 800e142:	eb03 0905 	addhi.w	r9, r3, r5
 800e146:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e14a:	60a3      	strhi	r3, [r4, #8]
 800e14c:	f857 3b1c 	ldr.w	r3, [r7], #28
 800e150:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800e154:	bf98      	it	ls
 800e156:	f04f 0900 	movls.w	r9, #0
 800e15a:	6023      	str	r3, [r4, #0]
 800e15c:	463d      	mov	r5, r7
 800e15e:	f04f 0b00 	mov.w	fp, #0
 800e162:	6831      	ldr	r1, [r6, #0]
 800e164:	ab03      	add	r3, sp, #12
 800e166:	7809      	ldrb	r1, [r1, #0]
 800e168:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800e16c:	2202      	movs	r2, #2
 800e16e:	f7f2 f82f 	bl	80001d0 <memchr>
 800e172:	b328      	cbz	r0, 800e1c0 <_scanf_i+0xb8>
 800e174:	f1bb 0f01 	cmp.w	fp, #1
 800e178:	d159      	bne.n	800e22e <_scanf_i+0x126>
 800e17a:	6862      	ldr	r2, [r4, #4]
 800e17c:	b92a      	cbnz	r2, 800e18a <_scanf_i+0x82>
 800e17e:	6822      	ldr	r2, [r4, #0]
 800e180:	2308      	movs	r3, #8
 800e182:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800e186:	6063      	str	r3, [r4, #4]
 800e188:	6022      	str	r2, [r4, #0]
 800e18a:	6822      	ldr	r2, [r4, #0]
 800e18c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800e190:	6022      	str	r2, [r4, #0]
 800e192:	68a2      	ldr	r2, [r4, #8]
 800e194:	1e51      	subs	r1, r2, #1
 800e196:	60a1      	str	r1, [r4, #8]
 800e198:	b192      	cbz	r2, 800e1c0 <_scanf_i+0xb8>
 800e19a:	6832      	ldr	r2, [r6, #0]
 800e19c:	1c51      	adds	r1, r2, #1
 800e19e:	6031      	str	r1, [r6, #0]
 800e1a0:	7812      	ldrb	r2, [r2, #0]
 800e1a2:	f805 2b01 	strb.w	r2, [r5], #1
 800e1a6:	6872      	ldr	r2, [r6, #4]
 800e1a8:	3a01      	subs	r2, #1
 800e1aa:	2a00      	cmp	r2, #0
 800e1ac:	6072      	str	r2, [r6, #4]
 800e1ae:	dc07      	bgt.n	800e1c0 <_scanf_i+0xb8>
 800e1b0:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800e1b4:	4631      	mov	r1, r6
 800e1b6:	4650      	mov	r0, sl
 800e1b8:	4790      	blx	r2
 800e1ba:	2800      	cmp	r0, #0
 800e1bc:	f040 8085 	bne.w	800e2ca <_scanf_i+0x1c2>
 800e1c0:	f10b 0b01 	add.w	fp, fp, #1
 800e1c4:	f1bb 0f03 	cmp.w	fp, #3
 800e1c8:	d1cb      	bne.n	800e162 <_scanf_i+0x5a>
 800e1ca:	6863      	ldr	r3, [r4, #4]
 800e1cc:	b90b      	cbnz	r3, 800e1d2 <_scanf_i+0xca>
 800e1ce:	230a      	movs	r3, #10
 800e1d0:	6063      	str	r3, [r4, #4]
 800e1d2:	6863      	ldr	r3, [r4, #4]
 800e1d4:	4945      	ldr	r1, [pc, #276]	; (800e2ec <_scanf_i+0x1e4>)
 800e1d6:	6960      	ldr	r0, [r4, #20]
 800e1d8:	1ac9      	subs	r1, r1, r3
 800e1da:	f000 f889 	bl	800e2f0 <__sccl>
 800e1de:	f04f 0b00 	mov.w	fp, #0
 800e1e2:	68a3      	ldr	r3, [r4, #8]
 800e1e4:	6822      	ldr	r2, [r4, #0]
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d03d      	beq.n	800e266 <_scanf_i+0x15e>
 800e1ea:	6831      	ldr	r1, [r6, #0]
 800e1ec:	6960      	ldr	r0, [r4, #20]
 800e1ee:	f891 c000 	ldrb.w	ip, [r1]
 800e1f2:	f810 000c 	ldrb.w	r0, [r0, ip]
 800e1f6:	2800      	cmp	r0, #0
 800e1f8:	d035      	beq.n	800e266 <_scanf_i+0x15e>
 800e1fa:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800e1fe:	d124      	bne.n	800e24a <_scanf_i+0x142>
 800e200:	0510      	lsls	r0, r2, #20
 800e202:	d522      	bpl.n	800e24a <_scanf_i+0x142>
 800e204:	f10b 0b01 	add.w	fp, fp, #1
 800e208:	f1b9 0f00 	cmp.w	r9, #0
 800e20c:	d003      	beq.n	800e216 <_scanf_i+0x10e>
 800e20e:	3301      	adds	r3, #1
 800e210:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800e214:	60a3      	str	r3, [r4, #8]
 800e216:	6873      	ldr	r3, [r6, #4]
 800e218:	3b01      	subs	r3, #1
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	6073      	str	r3, [r6, #4]
 800e21e:	dd1b      	ble.n	800e258 <_scanf_i+0x150>
 800e220:	6833      	ldr	r3, [r6, #0]
 800e222:	3301      	adds	r3, #1
 800e224:	6033      	str	r3, [r6, #0]
 800e226:	68a3      	ldr	r3, [r4, #8]
 800e228:	3b01      	subs	r3, #1
 800e22a:	60a3      	str	r3, [r4, #8]
 800e22c:	e7d9      	b.n	800e1e2 <_scanf_i+0xda>
 800e22e:	f1bb 0f02 	cmp.w	fp, #2
 800e232:	d1ae      	bne.n	800e192 <_scanf_i+0x8a>
 800e234:	6822      	ldr	r2, [r4, #0]
 800e236:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800e23a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800e23e:	d1bf      	bne.n	800e1c0 <_scanf_i+0xb8>
 800e240:	2310      	movs	r3, #16
 800e242:	6063      	str	r3, [r4, #4]
 800e244:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800e248:	e7a2      	b.n	800e190 <_scanf_i+0x88>
 800e24a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800e24e:	6022      	str	r2, [r4, #0]
 800e250:	780b      	ldrb	r3, [r1, #0]
 800e252:	f805 3b01 	strb.w	r3, [r5], #1
 800e256:	e7de      	b.n	800e216 <_scanf_i+0x10e>
 800e258:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e25c:	4631      	mov	r1, r6
 800e25e:	4650      	mov	r0, sl
 800e260:	4798      	blx	r3
 800e262:	2800      	cmp	r0, #0
 800e264:	d0df      	beq.n	800e226 <_scanf_i+0x11e>
 800e266:	6823      	ldr	r3, [r4, #0]
 800e268:	05d9      	lsls	r1, r3, #23
 800e26a:	d50d      	bpl.n	800e288 <_scanf_i+0x180>
 800e26c:	42bd      	cmp	r5, r7
 800e26e:	d909      	bls.n	800e284 <_scanf_i+0x17c>
 800e270:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e274:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e278:	4632      	mov	r2, r6
 800e27a:	4650      	mov	r0, sl
 800e27c:	4798      	blx	r3
 800e27e:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 800e282:	464d      	mov	r5, r9
 800e284:	42bd      	cmp	r5, r7
 800e286:	d028      	beq.n	800e2da <_scanf_i+0x1d2>
 800e288:	6822      	ldr	r2, [r4, #0]
 800e28a:	f012 0210 	ands.w	r2, r2, #16
 800e28e:	d113      	bne.n	800e2b8 <_scanf_i+0x1b0>
 800e290:	702a      	strb	r2, [r5, #0]
 800e292:	6863      	ldr	r3, [r4, #4]
 800e294:	9e01      	ldr	r6, [sp, #4]
 800e296:	4639      	mov	r1, r7
 800e298:	4650      	mov	r0, sl
 800e29a:	47b0      	blx	r6
 800e29c:	f8d8 3000 	ldr.w	r3, [r8]
 800e2a0:	6821      	ldr	r1, [r4, #0]
 800e2a2:	1d1a      	adds	r2, r3, #4
 800e2a4:	f8c8 2000 	str.w	r2, [r8]
 800e2a8:	f011 0f20 	tst.w	r1, #32
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	d00f      	beq.n	800e2d0 <_scanf_i+0x1c8>
 800e2b0:	6018      	str	r0, [r3, #0]
 800e2b2:	68e3      	ldr	r3, [r4, #12]
 800e2b4:	3301      	adds	r3, #1
 800e2b6:	60e3      	str	r3, [r4, #12]
 800e2b8:	6923      	ldr	r3, [r4, #16]
 800e2ba:	1bed      	subs	r5, r5, r7
 800e2bc:	445d      	add	r5, fp
 800e2be:	442b      	add	r3, r5
 800e2c0:	6123      	str	r3, [r4, #16]
 800e2c2:	2000      	movs	r0, #0
 800e2c4:	b007      	add	sp, #28
 800e2c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2ca:	f04f 0b00 	mov.w	fp, #0
 800e2ce:	e7ca      	b.n	800e266 <_scanf_i+0x15e>
 800e2d0:	07ca      	lsls	r2, r1, #31
 800e2d2:	bf4c      	ite	mi
 800e2d4:	8018      	strhmi	r0, [r3, #0]
 800e2d6:	6018      	strpl	r0, [r3, #0]
 800e2d8:	e7eb      	b.n	800e2b2 <_scanf_i+0x1aa>
 800e2da:	2001      	movs	r0, #1
 800e2dc:	e7f2      	b.n	800e2c4 <_scanf_i+0x1bc>
 800e2de:	bf00      	nop
 800e2e0:	08010ee4 	.word	0x08010ee4
 800e2e4:	0800f011 	.word	0x0800f011
 800e2e8:	0800c0f1 	.word	0x0800c0f1
 800e2ec:	080127e2 	.word	0x080127e2

0800e2f0 <__sccl>:
 800e2f0:	b570      	push	{r4, r5, r6, lr}
 800e2f2:	780b      	ldrb	r3, [r1, #0]
 800e2f4:	4604      	mov	r4, r0
 800e2f6:	2b5e      	cmp	r3, #94	; 0x5e
 800e2f8:	bf0b      	itete	eq
 800e2fa:	784b      	ldrbeq	r3, [r1, #1]
 800e2fc:	1c4a      	addne	r2, r1, #1
 800e2fe:	1c8a      	addeq	r2, r1, #2
 800e300:	2100      	movne	r1, #0
 800e302:	bf08      	it	eq
 800e304:	2101      	moveq	r1, #1
 800e306:	3801      	subs	r0, #1
 800e308:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800e30c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800e310:	42a8      	cmp	r0, r5
 800e312:	d1fb      	bne.n	800e30c <__sccl+0x1c>
 800e314:	b90b      	cbnz	r3, 800e31a <__sccl+0x2a>
 800e316:	1e50      	subs	r0, r2, #1
 800e318:	bd70      	pop	{r4, r5, r6, pc}
 800e31a:	f081 0101 	eor.w	r1, r1, #1
 800e31e:	54e1      	strb	r1, [r4, r3]
 800e320:	4610      	mov	r0, r2
 800e322:	4602      	mov	r2, r0
 800e324:	f812 5b01 	ldrb.w	r5, [r2], #1
 800e328:	2d2d      	cmp	r5, #45	; 0x2d
 800e32a:	d005      	beq.n	800e338 <__sccl+0x48>
 800e32c:	2d5d      	cmp	r5, #93	; 0x5d
 800e32e:	d016      	beq.n	800e35e <__sccl+0x6e>
 800e330:	2d00      	cmp	r5, #0
 800e332:	d0f1      	beq.n	800e318 <__sccl+0x28>
 800e334:	462b      	mov	r3, r5
 800e336:	e7f2      	b.n	800e31e <__sccl+0x2e>
 800e338:	7846      	ldrb	r6, [r0, #1]
 800e33a:	2e5d      	cmp	r6, #93	; 0x5d
 800e33c:	d0fa      	beq.n	800e334 <__sccl+0x44>
 800e33e:	42b3      	cmp	r3, r6
 800e340:	dcf8      	bgt.n	800e334 <__sccl+0x44>
 800e342:	3002      	adds	r0, #2
 800e344:	461a      	mov	r2, r3
 800e346:	3201      	adds	r2, #1
 800e348:	4296      	cmp	r6, r2
 800e34a:	54a1      	strb	r1, [r4, r2]
 800e34c:	dcfb      	bgt.n	800e346 <__sccl+0x56>
 800e34e:	1af2      	subs	r2, r6, r3
 800e350:	3a01      	subs	r2, #1
 800e352:	1c5d      	adds	r5, r3, #1
 800e354:	42b3      	cmp	r3, r6
 800e356:	bfa8      	it	ge
 800e358:	2200      	movge	r2, #0
 800e35a:	18ab      	adds	r3, r5, r2
 800e35c:	e7e1      	b.n	800e322 <__sccl+0x32>
 800e35e:	4610      	mov	r0, r2
 800e360:	e7da      	b.n	800e318 <__sccl+0x28>
	...

0800e364 <__sflush_r>:
 800e364:	898a      	ldrh	r2, [r1, #12]
 800e366:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e36a:	4605      	mov	r5, r0
 800e36c:	0710      	lsls	r0, r2, #28
 800e36e:	460c      	mov	r4, r1
 800e370:	d458      	bmi.n	800e424 <__sflush_r+0xc0>
 800e372:	684b      	ldr	r3, [r1, #4]
 800e374:	2b00      	cmp	r3, #0
 800e376:	dc05      	bgt.n	800e384 <__sflush_r+0x20>
 800e378:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e37a:	2b00      	cmp	r3, #0
 800e37c:	dc02      	bgt.n	800e384 <__sflush_r+0x20>
 800e37e:	2000      	movs	r0, #0
 800e380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e384:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e386:	2e00      	cmp	r6, #0
 800e388:	d0f9      	beq.n	800e37e <__sflush_r+0x1a>
 800e38a:	2300      	movs	r3, #0
 800e38c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e390:	682f      	ldr	r7, [r5, #0]
 800e392:	6a21      	ldr	r1, [r4, #32]
 800e394:	602b      	str	r3, [r5, #0]
 800e396:	d032      	beq.n	800e3fe <__sflush_r+0x9a>
 800e398:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e39a:	89a3      	ldrh	r3, [r4, #12]
 800e39c:	075a      	lsls	r2, r3, #29
 800e39e:	d505      	bpl.n	800e3ac <__sflush_r+0x48>
 800e3a0:	6863      	ldr	r3, [r4, #4]
 800e3a2:	1ac0      	subs	r0, r0, r3
 800e3a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e3a6:	b10b      	cbz	r3, 800e3ac <__sflush_r+0x48>
 800e3a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e3aa:	1ac0      	subs	r0, r0, r3
 800e3ac:	2300      	movs	r3, #0
 800e3ae:	4602      	mov	r2, r0
 800e3b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e3b2:	6a21      	ldr	r1, [r4, #32]
 800e3b4:	4628      	mov	r0, r5
 800e3b6:	47b0      	blx	r6
 800e3b8:	1c43      	adds	r3, r0, #1
 800e3ba:	89a3      	ldrh	r3, [r4, #12]
 800e3bc:	d106      	bne.n	800e3cc <__sflush_r+0x68>
 800e3be:	6829      	ldr	r1, [r5, #0]
 800e3c0:	291d      	cmp	r1, #29
 800e3c2:	d82b      	bhi.n	800e41c <__sflush_r+0xb8>
 800e3c4:	4a29      	ldr	r2, [pc, #164]	; (800e46c <__sflush_r+0x108>)
 800e3c6:	410a      	asrs	r2, r1
 800e3c8:	07d6      	lsls	r6, r2, #31
 800e3ca:	d427      	bmi.n	800e41c <__sflush_r+0xb8>
 800e3cc:	2200      	movs	r2, #0
 800e3ce:	6062      	str	r2, [r4, #4]
 800e3d0:	04d9      	lsls	r1, r3, #19
 800e3d2:	6922      	ldr	r2, [r4, #16]
 800e3d4:	6022      	str	r2, [r4, #0]
 800e3d6:	d504      	bpl.n	800e3e2 <__sflush_r+0x7e>
 800e3d8:	1c42      	adds	r2, r0, #1
 800e3da:	d101      	bne.n	800e3e0 <__sflush_r+0x7c>
 800e3dc:	682b      	ldr	r3, [r5, #0]
 800e3de:	b903      	cbnz	r3, 800e3e2 <__sflush_r+0x7e>
 800e3e0:	6560      	str	r0, [r4, #84]	; 0x54
 800e3e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e3e4:	602f      	str	r7, [r5, #0]
 800e3e6:	2900      	cmp	r1, #0
 800e3e8:	d0c9      	beq.n	800e37e <__sflush_r+0x1a>
 800e3ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e3ee:	4299      	cmp	r1, r3
 800e3f0:	d002      	beq.n	800e3f8 <__sflush_r+0x94>
 800e3f2:	4628      	mov	r0, r5
 800e3f4:	f7fe fea6 	bl	800d144 <_free_r>
 800e3f8:	2000      	movs	r0, #0
 800e3fa:	6360      	str	r0, [r4, #52]	; 0x34
 800e3fc:	e7c0      	b.n	800e380 <__sflush_r+0x1c>
 800e3fe:	2301      	movs	r3, #1
 800e400:	4628      	mov	r0, r5
 800e402:	47b0      	blx	r6
 800e404:	1c41      	adds	r1, r0, #1
 800e406:	d1c8      	bne.n	800e39a <__sflush_r+0x36>
 800e408:	682b      	ldr	r3, [r5, #0]
 800e40a:	2b00      	cmp	r3, #0
 800e40c:	d0c5      	beq.n	800e39a <__sflush_r+0x36>
 800e40e:	2b1d      	cmp	r3, #29
 800e410:	d001      	beq.n	800e416 <__sflush_r+0xb2>
 800e412:	2b16      	cmp	r3, #22
 800e414:	d101      	bne.n	800e41a <__sflush_r+0xb6>
 800e416:	602f      	str	r7, [r5, #0]
 800e418:	e7b1      	b.n	800e37e <__sflush_r+0x1a>
 800e41a:	89a3      	ldrh	r3, [r4, #12]
 800e41c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e420:	81a3      	strh	r3, [r4, #12]
 800e422:	e7ad      	b.n	800e380 <__sflush_r+0x1c>
 800e424:	690f      	ldr	r7, [r1, #16]
 800e426:	2f00      	cmp	r7, #0
 800e428:	d0a9      	beq.n	800e37e <__sflush_r+0x1a>
 800e42a:	0793      	lsls	r3, r2, #30
 800e42c:	680e      	ldr	r6, [r1, #0]
 800e42e:	bf08      	it	eq
 800e430:	694b      	ldreq	r3, [r1, #20]
 800e432:	600f      	str	r7, [r1, #0]
 800e434:	bf18      	it	ne
 800e436:	2300      	movne	r3, #0
 800e438:	eba6 0807 	sub.w	r8, r6, r7
 800e43c:	608b      	str	r3, [r1, #8]
 800e43e:	f1b8 0f00 	cmp.w	r8, #0
 800e442:	dd9c      	ble.n	800e37e <__sflush_r+0x1a>
 800e444:	6a21      	ldr	r1, [r4, #32]
 800e446:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e448:	4643      	mov	r3, r8
 800e44a:	463a      	mov	r2, r7
 800e44c:	4628      	mov	r0, r5
 800e44e:	47b0      	blx	r6
 800e450:	2800      	cmp	r0, #0
 800e452:	dc06      	bgt.n	800e462 <__sflush_r+0xfe>
 800e454:	89a3      	ldrh	r3, [r4, #12]
 800e456:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e45a:	81a3      	strh	r3, [r4, #12]
 800e45c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e460:	e78e      	b.n	800e380 <__sflush_r+0x1c>
 800e462:	4407      	add	r7, r0
 800e464:	eba8 0800 	sub.w	r8, r8, r0
 800e468:	e7e9      	b.n	800e43e <__sflush_r+0xda>
 800e46a:	bf00      	nop
 800e46c:	dfbffffe 	.word	0xdfbffffe

0800e470 <_fflush_r>:
 800e470:	b538      	push	{r3, r4, r5, lr}
 800e472:	690b      	ldr	r3, [r1, #16]
 800e474:	4605      	mov	r5, r0
 800e476:	460c      	mov	r4, r1
 800e478:	b913      	cbnz	r3, 800e480 <_fflush_r+0x10>
 800e47a:	2500      	movs	r5, #0
 800e47c:	4628      	mov	r0, r5
 800e47e:	bd38      	pop	{r3, r4, r5, pc}
 800e480:	b118      	cbz	r0, 800e48a <_fflush_r+0x1a>
 800e482:	6a03      	ldr	r3, [r0, #32]
 800e484:	b90b      	cbnz	r3, 800e48a <_fflush_r+0x1a>
 800e486:	f7fc ff7b 	bl	800b380 <__sinit>
 800e48a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e48e:	2b00      	cmp	r3, #0
 800e490:	d0f3      	beq.n	800e47a <_fflush_r+0xa>
 800e492:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e494:	07d0      	lsls	r0, r2, #31
 800e496:	d404      	bmi.n	800e4a2 <_fflush_r+0x32>
 800e498:	0599      	lsls	r1, r3, #22
 800e49a:	d402      	bmi.n	800e4a2 <_fflush_r+0x32>
 800e49c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e49e:	f7fd ff93 	bl	800c3c8 <__retarget_lock_acquire_recursive>
 800e4a2:	4628      	mov	r0, r5
 800e4a4:	4621      	mov	r1, r4
 800e4a6:	f7ff ff5d 	bl	800e364 <__sflush_r>
 800e4aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e4ac:	07da      	lsls	r2, r3, #31
 800e4ae:	4605      	mov	r5, r0
 800e4b0:	d4e4      	bmi.n	800e47c <_fflush_r+0xc>
 800e4b2:	89a3      	ldrh	r3, [r4, #12]
 800e4b4:	059b      	lsls	r3, r3, #22
 800e4b6:	d4e1      	bmi.n	800e47c <_fflush_r+0xc>
 800e4b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e4ba:	f7fd ff86 	bl	800c3ca <__retarget_lock_release_recursive>
 800e4be:	e7dd      	b.n	800e47c <_fflush_r+0xc>

0800e4c0 <__malloc_lock>:
 800e4c0:	4801      	ldr	r0, [pc, #4]	; (800e4c8 <__malloc_lock+0x8>)
 800e4c2:	f7fd bf81 	b.w	800c3c8 <__retarget_lock_acquire_recursive>
 800e4c6:	bf00      	nop
 800e4c8:	20000abc 	.word	0x20000abc

0800e4cc <__malloc_unlock>:
 800e4cc:	4801      	ldr	r0, [pc, #4]	; (800e4d4 <__malloc_unlock+0x8>)
 800e4ce:	f7fd bf7c 	b.w	800c3ca <__retarget_lock_release_recursive>
 800e4d2:	bf00      	nop
 800e4d4:	20000abc 	.word	0x20000abc

0800e4d8 <_Balloc>:
 800e4d8:	b570      	push	{r4, r5, r6, lr}
 800e4da:	69c6      	ldr	r6, [r0, #28]
 800e4dc:	4604      	mov	r4, r0
 800e4de:	460d      	mov	r5, r1
 800e4e0:	b976      	cbnz	r6, 800e500 <_Balloc+0x28>
 800e4e2:	2010      	movs	r0, #16
 800e4e4:	f7ff fcfc 	bl	800dee0 <malloc>
 800e4e8:	4602      	mov	r2, r0
 800e4ea:	61e0      	str	r0, [r4, #28]
 800e4ec:	b920      	cbnz	r0, 800e4f8 <_Balloc+0x20>
 800e4ee:	4b18      	ldr	r3, [pc, #96]	; (800e550 <_Balloc+0x78>)
 800e4f0:	4818      	ldr	r0, [pc, #96]	; (800e554 <_Balloc+0x7c>)
 800e4f2:	216b      	movs	r1, #107	; 0x6b
 800e4f4:	f7fd ff8e 	bl	800c414 <__assert_func>
 800e4f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e4fc:	6006      	str	r6, [r0, #0]
 800e4fe:	60c6      	str	r6, [r0, #12]
 800e500:	69e6      	ldr	r6, [r4, #28]
 800e502:	68f3      	ldr	r3, [r6, #12]
 800e504:	b183      	cbz	r3, 800e528 <_Balloc+0x50>
 800e506:	69e3      	ldr	r3, [r4, #28]
 800e508:	68db      	ldr	r3, [r3, #12]
 800e50a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e50e:	b9b8      	cbnz	r0, 800e540 <_Balloc+0x68>
 800e510:	2101      	movs	r1, #1
 800e512:	fa01 f605 	lsl.w	r6, r1, r5
 800e516:	1d72      	adds	r2, r6, #5
 800e518:	0092      	lsls	r2, r2, #2
 800e51a:	4620      	mov	r0, r4
 800e51c:	f000 fdb9 	bl	800f092 <_calloc_r>
 800e520:	b160      	cbz	r0, 800e53c <_Balloc+0x64>
 800e522:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e526:	e00e      	b.n	800e546 <_Balloc+0x6e>
 800e528:	2221      	movs	r2, #33	; 0x21
 800e52a:	2104      	movs	r1, #4
 800e52c:	4620      	mov	r0, r4
 800e52e:	f000 fdb0 	bl	800f092 <_calloc_r>
 800e532:	69e3      	ldr	r3, [r4, #28]
 800e534:	60f0      	str	r0, [r6, #12]
 800e536:	68db      	ldr	r3, [r3, #12]
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d1e4      	bne.n	800e506 <_Balloc+0x2e>
 800e53c:	2000      	movs	r0, #0
 800e53e:	bd70      	pop	{r4, r5, r6, pc}
 800e540:	6802      	ldr	r2, [r0, #0]
 800e542:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e546:	2300      	movs	r3, #0
 800e548:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e54c:	e7f7      	b.n	800e53e <_Balloc+0x66>
 800e54e:	bf00      	nop
 800e550:	08012535 	.word	0x08012535
 800e554:	080127ed 	.word	0x080127ed

0800e558 <_Bfree>:
 800e558:	b570      	push	{r4, r5, r6, lr}
 800e55a:	69c6      	ldr	r6, [r0, #28]
 800e55c:	4605      	mov	r5, r0
 800e55e:	460c      	mov	r4, r1
 800e560:	b976      	cbnz	r6, 800e580 <_Bfree+0x28>
 800e562:	2010      	movs	r0, #16
 800e564:	f7ff fcbc 	bl	800dee0 <malloc>
 800e568:	4602      	mov	r2, r0
 800e56a:	61e8      	str	r0, [r5, #28]
 800e56c:	b920      	cbnz	r0, 800e578 <_Bfree+0x20>
 800e56e:	4b09      	ldr	r3, [pc, #36]	; (800e594 <_Bfree+0x3c>)
 800e570:	4809      	ldr	r0, [pc, #36]	; (800e598 <_Bfree+0x40>)
 800e572:	218f      	movs	r1, #143	; 0x8f
 800e574:	f7fd ff4e 	bl	800c414 <__assert_func>
 800e578:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e57c:	6006      	str	r6, [r0, #0]
 800e57e:	60c6      	str	r6, [r0, #12]
 800e580:	b13c      	cbz	r4, 800e592 <_Bfree+0x3a>
 800e582:	69eb      	ldr	r3, [r5, #28]
 800e584:	6862      	ldr	r2, [r4, #4]
 800e586:	68db      	ldr	r3, [r3, #12]
 800e588:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e58c:	6021      	str	r1, [r4, #0]
 800e58e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e592:	bd70      	pop	{r4, r5, r6, pc}
 800e594:	08012535 	.word	0x08012535
 800e598:	080127ed 	.word	0x080127ed

0800e59c <__multadd>:
 800e59c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5a0:	690d      	ldr	r5, [r1, #16]
 800e5a2:	4607      	mov	r7, r0
 800e5a4:	460c      	mov	r4, r1
 800e5a6:	461e      	mov	r6, r3
 800e5a8:	f101 0c14 	add.w	ip, r1, #20
 800e5ac:	2000      	movs	r0, #0
 800e5ae:	f8dc 3000 	ldr.w	r3, [ip]
 800e5b2:	b299      	uxth	r1, r3
 800e5b4:	fb02 6101 	mla	r1, r2, r1, r6
 800e5b8:	0c1e      	lsrs	r6, r3, #16
 800e5ba:	0c0b      	lsrs	r3, r1, #16
 800e5bc:	fb02 3306 	mla	r3, r2, r6, r3
 800e5c0:	b289      	uxth	r1, r1
 800e5c2:	3001      	adds	r0, #1
 800e5c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e5c8:	4285      	cmp	r5, r0
 800e5ca:	f84c 1b04 	str.w	r1, [ip], #4
 800e5ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e5d2:	dcec      	bgt.n	800e5ae <__multadd+0x12>
 800e5d4:	b30e      	cbz	r6, 800e61a <__multadd+0x7e>
 800e5d6:	68a3      	ldr	r3, [r4, #8]
 800e5d8:	42ab      	cmp	r3, r5
 800e5da:	dc19      	bgt.n	800e610 <__multadd+0x74>
 800e5dc:	6861      	ldr	r1, [r4, #4]
 800e5de:	4638      	mov	r0, r7
 800e5e0:	3101      	adds	r1, #1
 800e5e2:	f7ff ff79 	bl	800e4d8 <_Balloc>
 800e5e6:	4680      	mov	r8, r0
 800e5e8:	b928      	cbnz	r0, 800e5f6 <__multadd+0x5a>
 800e5ea:	4602      	mov	r2, r0
 800e5ec:	4b0c      	ldr	r3, [pc, #48]	; (800e620 <__multadd+0x84>)
 800e5ee:	480d      	ldr	r0, [pc, #52]	; (800e624 <__multadd+0x88>)
 800e5f0:	21ba      	movs	r1, #186	; 0xba
 800e5f2:	f7fd ff0f 	bl	800c414 <__assert_func>
 800e5f6:	6922      	ldr	r2, [r4, #16]
 800e5f8:	3202      	adds	r2, #2
 800e5fa:	f104 010c 	add.w	r1, r4, #12
 800e5fe:	0092      	lsls	r2, r2, #2
 800e600:	300c      	adds	r0, #12
 800e602:	f7fd fee3 	bl	800c3cc <memcpy>
 800e606:	4621      	mov	r1, r4
 800e608:	4638      	mov	r0, r7
 800e60a:	f7ff ffa5 	bl	800e558 <_Bfree>
 800e60e:	4644      	mov	r4, r8
 800e610:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e614:	3501      	adds	r5, #1
 800e616:	615e      	str	r6, [r3, #20]
 800e618:	6125      	str	r5, [r4, #16]
 800e61a:	4620      	mov	r0, r4
 800e61c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e620:	08012750 	.word	0x08012750
 800e624:	080127ed 	.word	0x080127ed

0800e628 <__s2b>:
 800e628:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e62c:	460c      	mov	r4, r1
 800e62e:	4615      	mov	r5, r2
 800e630:	461f      	mov	r7, r3
 800e632:	2209      	movs	r2, #9
 800e634:	3308      	adds	r3, #8
 800e636:	4606      	mov	r6, r0
 800e638:	fb93 f3f2 	sdiv	r3, r3, r2
 800e63c:	2100      	movs	r1, #0
 800e63e:	2201      	movs	r2, #1
 800e640:	429a      	cmp	r2, r3
 800e642:	db09      	blt.n	800e658 <__s2b+0x30>
 800e644:	4630      	mov	r0, r6
 800e646:	f7ff ff47 	bl	800e4d8 <_Balloc>
 800e64a:	b940      	cbnz	r0, 800e65e <__s2b+0x36>
 800e64c:	4602      	mov	r2, r0
 800e64e:	4b19      	ldr	r3, [pc, #100]	; (800e6b4 <__s2b+0x8c>)
 800e650:	4819      	ldr	r0, [pc, #100]	; (800e6b8 <__s2b+0x90>)
 800e652:	21d3      	movs	r1, #211	; 0xd3
 800e654:	f7fd fede 	bl	800c414 <__assert_func>
 800e658:	0052      	lsls	r2, r2, #1
 800e65a:	3101      	adds	r1, #1
 800e65c:	e7f0      	b.n	800e640 <__s2b+0x18>
 800e65e:	9b08      	ldr	r3, [sp, #32]
 800e660:	6143      	str	r3, [r0, #20]
 800e662:	2d09      	cmp	r5, #9
 800e664:	f04f 0301 	mov.w	r3, #1
 800e668:	6103      	str	r3, [r0, #16]
 800e66a:	dd16      	ble.n	800e69a <__s2b+0x72>
 800e66c:	f104 0909 	add.w	r9, r4, #9
 800e670:	46c8      	mov	r8, r9
 800e672:	442c      	add	r4, r5
 800e674:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e678:	4601      	mov	r1, r0
 800e67a:	3b30      	subs	r3, #48	; 0x30
 800e67c:	220a      	movs	r2, #10
 800e67e:	4630      	mov	r0, r6
 800e680:	f7ff ff8c 	bl	800e59c <__multadd>
 800e684:	45a0      	cmp	r8, r4
 800e686:	d1f5      	bne.n	800e674 <__s2b+0x4c>
 800e688:	f1a5 0408 	sub.w	r4, r5, #8
 800e68c:	444c      	add	r4, r9
 800e68e:	1b2d      	subs	r5, r5, r4
 800e690:	1963      	adds	r3, r4, r5
 800e692:	42bb      	cmp	r3, r7
 800e694:	db04      	blt.n	800e6a0 <__s2b+0x78>
 800e696:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e69a:	340a      	adds	r4, #10
 800e69c:	2509      	movs	r5, #9
 800e69e:	e7f6      	b.n	800e68e <__s2b+0x66>
 800e6a0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e6a4:	4601      	mov	r1, r0
 800e6a6:	3b30      	subs	r3, #48	; 0x30
 800e6a8:	220a      	movs	r2, #10
 800e6aa:	4630      	mov	r0, r6
 800e6ac:	f7ff ff76 	bl	800e59c <__multadd>
 800e6b0:	e7ee      	b.n	800e690 <__s2b+0x68>
 800e6b2:	bf00      	nop
 800e6b4:	08012750 	.word	0x08012750
 800e6b8:	080127ed 	.word	0x080127ed

0800e6bc <__hi0bits>:
 800e6bc:	0c03      	lsrs	r3, r0, #16
 800e6be:	041b      	lsls	r3, r3, #16
 800e6c0:	b9d3      	cbnz	r3, 800e6f8 <__hi0bits+0x3c>
 800e6c2:	0400      	lsls	r0, r0, #16
 800e6c4:	2310      	movs	r3, #16
 800e6c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800e6ca:	bf04      	itt	eq
 800e6cc:	0200      	lsleq	r0, r0, #8
 800e6ce:	3308      	addeq	r3, #8
 800e6d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800e6d4:	bf04      	itt	eq
 800e6d6:	0100      	lsleq	r0, r0, #4
 800e6d8:	3304      	addeq	r3, #4
 800e6da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800e6de:	bf04      	itt	eq
 800e6e0:	0080      	lsleq	r0, r0, #2
 800e6e2:	3302      	addeq	r3, #2
 800e6e4:	2800      	cmp	r0, #0
 800e6e6:	db05      	blt.n	800e6f4 <__hi0bits+0x38>
 800e6e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800e6ec:	f103 0301 	add.w	r3, r3, #1
 800e6f0:	bf08      	it	eq
 800e6f2:	2320      	moveq	r3, #32
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	4770      	bx	lr
 800e6f8:	2300      	movs	r3, #0
 800e6fa:	e7e4      	b.n	800e6c6 <__hi0bits+0xa>

0800e6fc <__lo0bits>:
 800e6fc:	6803      	ldr	r3, [r0, #0]
 800e6fe:	f013 0207 	ands.w	r2, r3, #7
 800e702:	d00c      	beq.n	800e71e <__lo0bits+0x22>
 800e704:	07d9      	lsls	r1, r3, #31
 800e706:	d422      	bmi.n	800e74e <__lo0bits+0x52>
 800e708:	079a      	lsls	r2, r3, #30
 800e70a:	bf49      	itett	mi
 800e70c:	085b      	lsrmi	r3, r3, #1
 800e70e:	089b      	lsrpl	r3, r3, #2
 800e710:	6003      	strmi	r3, [r0, #0]
 800e712:	2201      	movmi	r2, #1
 800e714:	bf5c      	itt	pl
 800e716:	6003      	strpl	r3, [r0, #0]
 800e718:	2202      	movpl	r2, #2
 800e71a:	4610      	mov	r0, r2
 800e71c:	4770      	bx	lr
 800e71e:	b299      	uxth	r1, r3
 800e720:	b909      	cbnz	r1, 800e726 <__lo0bits+0x2a>
 800e722:	0c1b      	lsrs	r3, r3, #16
 800e724:	2210      	movs	r2, #16
 800e726:	b2d9      	uxtb	r1, r3
 800e728:	b909      	cbnz	r1, 800e72e <__lo0bits+0x32>
 800e72a:	3208      	adds	r2, #8
 800e72c:	0a1b      	lsrs	r3, r3, #8
 800e72e:	0719      	lsls	r1, r3, #28
 800e730:	bf04      	itt	eq
 800e732:	091b      	lsreq	r3, r3, #4
 800e734:	3204      	addeq	r2, #4
 800e736:	0799      	lsls	r1, r3, #30
 800e738:	bf04      	itt	eq
 800e73a:	089b      	lsreq	r3, r3, #2
 800e73c:	3202      	addeq	r2, #2
 800e73e:	07d9      	lsls	r1, r3, #31
 800e740:	d403      	bmi.n	800e74a <__lo0bits+0x4e>
 800e742:	085b      	lsrs	r3, r3, #1
 800e744:	f102 0201 	add.w	r2, r2, #1
 800e748:	d003      	beq.n	800e752 <__lo0bits+0x56>
 800e74a:	6003      	str	r3, [r0, #0]
 800e74c:	e7e5      	b.n	800e71a <__lo0bits+0x1e>
 800e74e:	2200      	movs	r2, #0
 800e750:	e7e3      	b.n	800e71a <__lo0bits+0x1e>
 800e752:	2220      	movs	r2, #32
 800e754:	e7e1      	b.n	800e71a <__lo0bits+0x1e>
	...

0800e758 <__i2b>:
 800e758:	b510      	push	{r4, lr}
 800e75a:	460c      	mov	r4, r1
 800e75c:	2101      	movs	r1, #1
 800e75e:	f7ff febb 	bl	800e4d8 <_Balloc>
 800e762:	4602      	mov	r2, r0
 800e764:	b928      	cbnz	r0, 800e772 <__i2b+0x1a>
 800e766:	4b05      	ldr	r3, [pc, #20]	; (800e77c <__i2b+0x24>)
 800e768:	4805      	ldr	r0, [pc, #20]	; (800e780 <__i2b+0x28>)
 800e76a:	f240 1145 	movw	r1, #325	; 0x145
 800e76e:	f7fd fe51 	bl	800c414 <__assert_func>
 800e772:	2301      	movs	r3, #1
 800e774:	6144      	str	r4, [r0, #20]
 800e776:	6103      	str	r3, [r0, #16]
 800e778:	bd10      	pop	{r4, pc}
 800e77a:	bf00      	nop
 800e77c:	08012750 	.word	0x08012750
 800e780:	080127ed 	.word	0x080127ed

0800e784 <__multiply>:
 800e784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e788:	4691      	mov	r9, r2
 800e78a:	690a      	ldr	r2, [r1, #16]
 800e78c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e790:	429a      	cmp	r2, r3
 800e792:	bfb8      	it	lt
 800e794:	460b      	movlt	r3, r1
 800e796:	460c      	mov	r4, r1
 800e798:	bfbc      	itt	lt
 800e79a:	464c      	movlt	r4, r9
 800e79c:	4699      	movlt	r9, r3
 800e79e:	6927      	ldr	r7, [r4, #16]
 800e7a0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e7a4:	68a3      	ldr	r3, [r4, #8]
 800e7a6:	6861      	ldr	r1, [r4, #4]
 800e7a8:	eb07 060a 	add.w	r6, r7, sl
 800e7ac:	42b3      	cmp	r3, r6
 800e7ae:	b085      	sub	sp, #20
 800e7b0:	bfb8      	it	lt
 800e7b2:	3101      	addlt	r1, #1
 800e7b4:	f7ff fe90 	bl	800e4d8 <_Balloc>
 800e7b8:	b930      	cbnz	r0, 800e7c8 <__multiply+0x44>
 800e7ba:	4602      	mov	r2, r0
 800e7bc:	4b44      	ldr	r3, [pc, #272]	; (800e8d0 <__multiply+0x14c>)
 800e7be:	4845      	ldr	r0, [pc, #276]	; (800e8d4 <__multiply+0x150>)
 800e7c0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800e7c4:	f7fd fe26 	bl	800c414 <__assert_func>
 800e7c8:	f100 0514 	add.w	r5, r0, #20
 800e7cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800e7d0:	462b      	mov	r3, r5
 800e7d2:	2200      	movs	r2, #0
 800e7d4:	4543      	cmp	r3, r8
 800e7d6:	d321      	bcc.n	800e81c <__multiply+0x98>
 800e7d8:	f104 0314 	add.w	r3, r4, #20
 800e7dc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800e7e0:	f109 0314 	add.w	r3, r9, #20
 800e7e4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800e7e8:	9202      	str	r2, [sp, #8]
 800e7ea:	1b3a      	subs	r2, r7, r4
 800e7ec:	3a15      	subs	r2, #21
 800e7ee:	f022 0203 	bic.w	r2, r2, #3
 800e7f2:	3204      	adds	r2, #4
 800e7f4:	f104 0115 	add.w	r1, r4, #21
 800e7f8:	428f      	cmp	r7, r1
 800e7fa:	bf38      	it	cc
 800e7fc:	2204      	movcc	r2, #4
 800e7fe:	9201      	str	r2, [sp, #4]
 800e800:	9a02      	ldr	r2, [sp, #8]
 800e802:	9303      	str	r3, [sp, #12]
 800e804:	429a      	cmp	r2, r3
 800e806:	d80c      	bhi.n	800e822 <__multiply+0x9e>
 800e808:	2e00      	cmp	r6, #0
 800e80a:	dd03      	ble.n	800e814 <__multiply+0x90>
 800e80c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800e810:	2b00      	cmp	r3, #0
 800e812:	d05b      	beq.n	800e8cc <__multiply+0x148>
 800e814:	6106      	str	r6, [r0, #16]
 800e816:	b005      	add	sp, #20
 800e818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e81c:	f843 2b04 	str.w	r2, [r3], #4
 800e820:	e7d8      	b.n	800e7d4 <__multiply+0x50>
 800e822:	f8b3 a000 	ldrh.w	sl, [r3]
 800e826:	f1ba 0f00 	cmp.w	sl, #0
 800e82a:	d024      	beq.n	800e876 <__multiply+0xf2>
 800e82c:	f104 0e14 	add.w	lr, r4, #20
 800e830:	46a9      	mov	r9, r5
 800e832:	f04f 0c00 	mov.w	ip, #0
 800e836:	f85e 2b04 	ldr.w	r2, [lr], #4
 800e83a:	f8d9 1000 	ldr.w	r1, [r9]
 800e83e:	fa1f fb82 	uxth.w	fp, r2
 800e842:	b289      	uxth	r1, r1
 800e844:	fb0a 110b 	mla	r1, sl, fp, r1
 800e848:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800e84c:	f8d9 2000 	ldr.w	r2, [r9]
 800e850:	4461      	add	r1, ip
 800e852:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e856:	fb0a c20b 	mla	r2, sl, fp, ip
 800e85a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e85e:	b289      	uxth	r1, r1
 800e860:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e864:	4577      	cmp	r7, lr
 800e866:	f849 1b04 	str.w	r1, [r9], #4
 800e86a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800e86e:	d8e2      	bhi.n	800e836 <__multiply+0xb2>
 800e870:	9a01      	ldr	r2, [sp, #4]
 800e872:	f845 c002 	str.w	ip, [r5, r2]
 800e876:	9a03      	ldr	r2, [sp, #12]
 800e878:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800e87c:	3304      	adds	r3, #4
 800e87e:	f1b9 0f00 	cmp.w	r9, #0
 800e882:	d021      	beq.n	800e8c8 <__multiply+0x144>
 800e884:	6829      	ldr	r1, [r5, #0]
 800e886:	f104 0c14 	add.w	ip, r4, #20
 800e88a:	46ae      	mov	lr, r5
 800e88c:	f04f 0a00 	mov.w	sl, #0
 800e890:	f8bc b000 	ldrh.w	fp, [ip]
 800e894:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800e898:	fb09 220b 	mla	r2, r9, fp, r2
 800e89c:	4452      	add	r2, sl
 800e89e:	b289      	uxth	r1, r1
 800e8a0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800e8a4:	f84e 1b04 	str.w	r1, [lr], #4
 800e8a8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e8ac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e8b0:	f8be 1000 	ldrh.w	r1, [lr]
 800e8b4:	fb09 110a 	mla	r1, r9, sl, r1
 800e8b8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800e8bc:	4567      	cmp	r7, ip
 800e8be:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800e8c2:	d8e5      	bhi.n	800e890 <__multiply+0x10c>
 800e8c4:	9a01      	ldr	r2, [sp, #4]
 800e8c6:	50a9      	str	r1, [r5, r2]
 800e8c8:	3504      	adds	r5, #4
 800e8ca:	e799      	b.n	800e800 <__multiply+0x7c>
 800e8cc:	3e01      	subs	r6, #1
 800e8ce:	e79b      	b.n	800e808 <__multiply+0x84>
 800e8d0:	08012750 	.word	0x08012750
 800e8d4:	080127ed 	.word	0x080127ed

0800e8d8 <__pow5mult>:
 800e8d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e8dc:	4615      	mov	r5, r2
 800e8de:	f012 0203 	ands.w	r2, r2, #3
 800e8e2:	4606      	mov	r6, r0
 800e8e4:	460f      	mov	r7, r1
 800e8e6:	d007      	beq.n	800e8f8 <__pow5mult+0x20>
 800e8e8:	4c25      	ldr	r4, [pc, #148]	; (800e980 <__pow5mult+0xa8>)
 800e8ea:	3a01      	subs	r2, #1
 800e8ec:	2300      	movs	r3, #0
 800e8ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e8f2:	f7ff fe53 	bl	800e59c <__multadd>
 800e8f6:	4607      	mov	r7, r0
 800e8f8:	10ad      	asrs	r5, r5, #2
 800e8fa:	d03d      	beq.n	800e978 <__pow5mult+0xa0>
 800e8fc:	69f4      	ldr	r4, [r6, #28]
 800e8fe:	b97c      	cbnz	r4, 800e920 <__pow5mult+0x48>
 800e900:	2010      	movs	r0, #16
 800e902:	f7ff faed 	bl	800dee0 <malloc>
 800e906:	4602      	mov	r2, r0
 800e908:	61f0      	str	r0, [r6, #28]
 800e90a:	b928      	cbnz	r0, 800e918 <__pow5mult+0x40>
 800e90c:	4b1d      	ldr	r3, [pc, #116]	; (800e984 <__pow5mult+0xac>)
 800e90e:	481e      	ldr	r0, [pc, #120]	; (800e988 <__pow5mult+0xb0>)
 800e910:	f240 11b3 	movw	r1, #435	; 0x1b3
 800e914:	f7fd fd7e 	bl	800c414 <__assert_func>
 800e918:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e91c:	6004      	str	r4, [r0, #0]
 800e91e:	60c4      	str	r4, [r0, #12]
 800e920:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800e924:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e928:	b94c      	cbnz	r4, 800e93e <__pow5mult+0x66>
 800e92a:	f240 2171 	movw	r1, #625	; 0x271
 800e92e:	4630      	mov	r0, r6
 800e930:	f7ff ff12 	bl	800e758 <__i2b>
 800e934:	2300      	movs	r3, #0
 800e936:	f8c8 0008 	str.w	r0, [r8, #8]
 800e93a:	4604      	mov	r4, r0
 800e93c:	6003      	str	r3, [r0, #0]
 800e93e:	f04f 0900 	mov.w	r9, #0
 800e942:	07eb      	lsls	r3, r5, #31
 800e944:	d50a      	bpl.n	800e95c <__pow5mult+0x84>
 800e946:	4639      	mov	r1, r7
 800e948:	4622      	mov	r2, r4
 800e94a:	4630      	mov	r0, r6
 800e94c:	f7ff ff1a 	bl	800e784 <__multiply>
 800e950:	4639      	mov	r1, r7
 800e952:	4680      	mov	r8, r0
 800e954:	4630      	mov	r0, r6
 800e956:	f7ff fdff 	bl	800e558 <_Bfree>
 800e95a:	4647      	mov	r7, r8
 800e95c:	106d      	asrs	r5, r5, #1
 800e95e:	d00b      	beq.n	800e978 <__pow5mult+0xa0>
 800e960:	6820      	ldr	r0, [r4, #0]
 800e962:	b938      	cbnz	r0, 800e974 <__pow5mult+0x9c>
 800e964:	4622      	mov	r2, r4
 800e966:	4621      	mov	r1, r4
 800e968:	4630      	mov	r0, r6
 800e96a:	f7ff ff0b 	bl	800e784 <__multiply>
 800e96e:	6020      	str	r0, [r4, #0]
 800e970:	f8c0 9000 	str.w	r9, [r0]
 800e974:	4604      	mov	r4, r0
 800e976:	e7e4      	b.n	800e942 <__pow5mult+0x6a>
 800e978:	4638      	mov	r0, r7
 800e97a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e97e:	bf00      	nop
 800e980:	08012938 	.word	0x08012938
 800e984:	08012535 	.word	0x08012535
 800e988:	080127ed 	.word	0x080127ed

0800e98c <__lshift>:
 800e98c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e990:	460c      	mov	r4, r1
 800e992:	6849      	ldr	r1, [r1, #4]
 800e994:	6923      	ldr	r3, [r4, #16]
 800e996:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e99a:	68a3      	ldr	r3, [r4, #8]
 800e99c:	4607      	mov	r7, r0
 800e99e:	4691      	mov	r9, r2
 800e9a0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e9a4:	f108 0601 	add.w	r6, r8, #1
 800e9a8:	42b3      	cmp	r3, r6
 800e9aa:	db0b      	blt.n	800e9c4 <__lshift+0x38>
 800e9ac:	4638      	mov	r0, r7
 800e9ae:	f7ff fd93 	bl	800e4d8 <_Balloc>
 800e9b2:	4605      	mov	r5, r0
 800e9b4:	b948      	cbnz	r0, 800e9ca <__lshift+0x3e>
 800e9b6:	4602      	mov	r2, r0
 800e9b8:	4b28      	ldr	r3, [pc, #160]	; (800ea5c <__lshift+0xd0>)
 800e9ba:	4829      	ldr	r0, [pc, #164]	; (800ea60 <__lshift+0xd4>)
 800e9bc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800e9c0:	f7fd fd28 	bl	800c414 <__assert_func>
 800e9c4:	3101      	adds	r1, #1
 800e9c6:	005b      	lsls	r3, r3, #1
 800e9c8:	e7ee      	b.n	800e9a8 <__lshift+0x1c>
 800e9ca:	2300      	movs	r3, #0
 800e9cc:	f100 0114 	add.w	r1, r0, #20
 800e9d0:	f100 0210 	add.w	r2, r0, #16
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	4553      	cmp	r3, sl
 800e9d8:	db33      	blt.n	800ea42 <__lshift+0xb6>
 800e9da:	6920      	ldr	r0, [r4, #16]
 800e9dc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e9e0:	f104 0314 	add.w	r3, r4, #20
 800e9e4:	f019 091f 	ands.w	r9, r9, #31
 800e9e8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e9ec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e9f0:	d02b      	beq.n	800ea4a <__lshift+0xbe>
 800e9f2:	f1c9 0e20 	rsb	lr, r9, #32
 800e9f6:	468a      	mov	sl, r1
 800e9f8:	2200      	movs	r2, #0
 800e9fa:	6818      	ldr	r0, [r3, #0]
 800e9fc:	fa00 f009 	lsl.w	r0, r0, r9
 800ea00:	4310      	orrs	r0, r2
 800ea02:	f84a 0b04 	str.w	r0, [sl], #4
 800ea06:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea0a:	459c      	cmp	ip, r3
 800ea0c:	fa22 f20e 	lsr.w	r2, r2, lr
 800ea10:	d8f3      	bhi.n	800e9fa <__lshift+0x6e>
 800ea12:	ebac 0304 	sub.w	r3, ip, r4
 800ea16:	3b15      	subs	r3, #21
 800ea18:	f023 0303 	bic.w	r3, r3, #3
 800ea1c:	3304      	adds	r3, #4
 800ea1e:	f104 0015 	add.w	r0, r4, #21
 800ea22:	4584      	cmp	ip, r0
 800ea24:	bf38      	it	cc
 800ea26:	2304      	movcc	r3, #4
 800ea28:	50ca      	str	r2, [r1, r3]
 800ea2a:	b10a      	cbz	r2, 800ea30 <__lshift+0xa4>
 800ea2c:	f108 0602 	add.w	r6, r8, #2
 800ea30:	3e01      	subs	r6, #1
 800ea32:	4638      	mov	r0, r7
 800ea34:	612e      	str	r6, [r5, #16]
 800ea36:	4621      	mov	r1, r4
 800ea38:	f7ff fd8e 	bl	800e558 <_Bfree>
 800ea3c:	4628      	mov	r0, r5
 800ea3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea42:	f842 0f04 	str.w	r0, [r2, #4]!
 800ea46:	3301      	adds	r3, #1
 800ea48:	e7c5      	b.n	800e9d6 <__lshift+0x4a>
 800ea4a:	3904      	subs	r1, #4
 800ea4c:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea50:	f841 2f04 	str.w	r2, [r1, #4]!
 800ea54:	459c      	cmp	ip, r3
 800ea56:	d8f9      	bhi.n	800ea4c <__lshift+0xc0>
 800ea58:	e7ea      	b.n	800ea30 <__lshift+0xa4>
 800ea5a:	bf00      	nop
 800ea5c:	08012750 	.word	0x08012750
 800ea60:	080127ed 	.word	0x080127ed

0800ea64 <__mcmp>:
 800ea64:	b530      	push	{r4, r5, lr}
 800ea66:	6902      	ldr	r2, [r0, #16]
 800ea68:	690c      	ldr	r4, [r1, #16]
 800ea6a:	1b12      	subs	r2, r2, r4
 800ea6c:	d10e      	bne.n	800ea8c <__mcmp+0x28>
 800ea6e:	f100 0314 	add.w	r3, r0, #20
 800ea72:	3114      	adds	r1, #20
 800ea74:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800ea78:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800ea7c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800ea80:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ea84:	42a5      	cmp	r5, r4
 800ea86:	d003      	beq.n	800ea90 <__mcmp+0x2c>
 800ea88:	d305      	bcc.n	800ea96 <__mcmp+0x32>
 800ea8a:	2201      	movs	r2, #1
 800ea8c:	4610      	mov	r0, r2
 800ea8e:	bd30      	pop	{r4, r5, pc}
 800ea90:	4283      	cmp	r3, r0
 800ea92:	d3f3      	bcc.n	800ea7c <__mcmp+0x18>
 800ea94:	e7fa      	b.n	800ea8c <__mcmp+0x28>
 800ea96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ea9a:	e7f7      	b.n	800ea8c <__mcmp+0x28>

0800ea9c <__mdiff>:
 800ea9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eaa0:	460c      	mov	r4, r1
 800eaa2:	4606      	mov	r6, r0
 800eaa4:	4611      	mov	r1, r2
 800eaa6:	4620      	mov	r0, r4
 800eaa8:	4690      	mov	r8, r2
 800eaaa:	f7ff ffdb 	bl	800ea64 <__mcmp>
 800eaae:	1e05      	subs	r5, r0, #0
 800eab0:	d110      	bne.n	800ead4 <__mdiff+0x38>
 800eab2:	4629      	mov	r1, r5
 800eab4:	4630      	mov	r0, r6
 800eab6:	f7ff fd0f 	bl	800e4d8 <_Balloc>
 800eaba:	b930      	cbnz	r0, 800eaca <__mdiff+0x2e>
 800eabc:	4b3a      	ldr	r3, [pc, #232]	; (800eba8 <__mdiff+0x10c>)
 800eabe:	4602      	mov	r2, r0
 800eac0:	f240 2137 	movw	r1, #567	; 0x237
 800eac4:	4839      	ldr	r0, [pc, #228]	; (800ebac <__mdiff+0x110>)
 800eac6:	f7fd fca5 	bl	800c414 <__assert_func>
 800eaca:	2301      	movs	r3, #1
 800eacc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ead0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ead4:	bfa4      	itt	ge
 800ead6:	4643      	movge	r3, r8
 800ead8:	46a0      	movge	r8, r4
 800eada:	4630      	mov	r0, r6
 800eadc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800eae0:	bfa6      	itte	ge
 800eae2:	461c      	movge	r4, r3
 800eae4:	2500      	movge	r5, #0
 800eae6:	2501      	movlt	r5, #1
 800eae8:	f7ff fcf6 	bl	800e4d8 <_Balloc>
 800eaec:	b920      	cbnz	r0, 800eaf8 <__mdiff+0x5c>
 800eaee:	4b2e      	ldr	r3, [pc, #184]	; (800eba8 <__mdiff+0x10c>)
 800eaf0:	4602      	mov	r2, r0
 800eaf2:	f240 2145 	movw	r1, #581	; 0x245
 800eaf6:	e7e5      	b.n	800eac4 <__mdiff+0x28>
 800eaf8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800eafc:	6926      	ldr	r6, [r4, #16]
 800eafe:	60c5      	str	r5, [r0, #12]
 800eb00:	f104 0914 	add.w	r9, r4, #20
 800eb04:	f108 0514 	add.w	r5, r8, #20
 800eb08:	f100 0e14 	add.w	lr, r0, #20
 800eb0c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800eb10:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800eb14:	f108 0210 	add.w	r2, r8, #16
 800eb18:	46f2      	mov	sl, lr
 800eb1a:	2100      	movs	r1, #0
 800eb1c:	f859 3b04 	ldr.w	r3, [r9], #4
 800eb20:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800eb24:	fa11 f88b 	uxtah	r8, r1, fp
 800eb28:	b299      	uxth	r1, r3
 800eb2a:	0c1b      	lsrs	r3, r3, #16
 800eb2c:	eba8 0801 	sub.w	r8, r8, r1
 800eb30:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800eb34:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800eb38:	fa1f f888 	uxth.w	r8, r8
 800eb3c:	1419      	asrs	r1, r3, #16
 800eb3e:	454e      	cmp	r6, r9
 800eb40:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800eb44:	f84a 3b04 	str.w	r3, [sl], #4
 800eb48:	d8e8      	bhi.n	800eb1c <__mdiff+0x80>
 800eb4a:	1b33      	subs	r3, r6, r4
 800eb4c:	3b15      	subs	r3, #21
 800eb4e:	f023 0303 	bic.w	r3, r3, #3
 800eb52:	3304      	adds	r3, #4
 800eb54:	3415      	adds	r4, #21
 800eb56:	42a6      	cmp	r6, r4
 800eb58:	bf38      	it	cc
 800eb5a:	2304      	movcc	r3, #4
 800eb5c:	441d      	add	r5, r3
 800eb5e:	4473      	add	r3, lr
 800eb60:	469e      	mov	lr, r3
 800eb62:	462e      	mov	r6, r5
 800eb64:	4566      	cmp	r6, ip
 800eb66:	d30e      	bcc.n	800eb86 <__mdiff+0xea>
 800eb68:	f10c 0203 	add.w	r2, ip, #3
 800eb6c:	1b52      	subs	r2, r2, r5
 800eb6e:	f022 0203 	bic.w	r2, r2, #3
 800eb72:	3d03      	subs	r5, #3
 800eb74:	45ac      	cmp	ip, r5
 800eb76:	bf38      	it	cc
 800eb78:	2200      	movcc	r2, #0
 800eb7a:	4413      	add	r3, r2
 800eb7c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800eb80:	b17a      	cbz	r2, 800eba2 <__mdiff+0x106>
 800eb82:	6107      	str	r7, [r0, #16]
 800eb84:	e7a4      	b.n	800ead0 <__mdiff+0x34>
 800eb86:	f856 8b04 	ldr.w	r8, [r6], #4
 800eb8a:	fa11 f288 	uxtah	r2, r1, r8
 800eb8e:	1414      	asrs	r4, r2, #16
 800eb90:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800eb94:	b292      	uxth	r2, r2
 800eb96:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800eb9a:	f84e 2b04 	str.w	r2, [lr], #4
 800eb9e:	1421      	asrs	r1, r4, #16
 800eba0:	e7e0      	b.n	800eb64 <__mdiff+0xc8>
 800eba2:	3f01      	subs	r7, #1
 800eba4:	e7ea      	b.n	800eb7c <__mdiff+0xe0>
 800eba6:	bf00      	nop
 800eba8:	08012750 	.word	0x08012750
 800ebac:	080127ed 	.word	0x080127ed

0800ebb0 <__ulp>:
 800ebb0:	b082      	sub	sp, #8
 800ebb2:	ed8d 0b00 	vstr	d0, [sp]
 800ebb6:	9a01      	ldr	r2, [sp, #4]
 800ebb8:	4b0f      	ldr	r3, [pc, #60]	; (800ebf8 <__ulp+0x48>)
 800ebba:	4013      	ands	r3, r2
 800ebbc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	dc08      	bgt.n	800ebd6 <__ulp+0x26>
 800ebc4:	425b      	negs	r3, r3
 800ebc6:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800ebca:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ebce:	da04      	bge.n	800ebda <__ulp+0x2a>
 800ebd0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800ebd4:	4113      	asrs	r3, r2
 800ebd6:	2200      	movs	r2, #0
 800ebd8:	e008      	b.n	800ebec <__ulp+0x3c>
 800ebda:	f1a2 0314 	sub.w	r3, r2, #20
 800ebde:	2b1e      	cmp	r3, #30
 800ebe0:	bfda      	itte	le
 800ebe2:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800ebe6:	40da      	lsrle	r2, r3
 800ebe8:	2201      	movgt	r2, #1
 800ebea:	2300      	movs	r3, #0
 800ebec:	4619      	mov	r1, r3
 800ebee:	4610      	mov	r0, r2
 800ebf0:	ec41 0b10 	vmov	d0, r0, r1
 800ebf4:	b002      	add	sp, #8
 800ebf6:	4770      	bx	lr
 800ebf8:	7ff00000 	.word	0x7ff00000

0800ebfc <__b2d>:
 800ebfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec00:	6906      	ldr	r6, [r0, #16]
 800ec02:	f100 0814 	add.w	r8, r0, #20
 800ec06:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ec0a:	1f37      	subs	r7, r6, #4
 800ec0c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ec10:	4610      	mov	r0, r2
 800ec12:	f7ff fd53 	bl	800e6bc <__hi0bits>
 800ec16:	f1c0 0320 	rsb	r3, r0, #32
 800ec1a:	280a      	cmp	r0, #10
 800ec1c:	600b      	str	r3, [r1, #0]
 800ec1e:	491b      	ldr	r1, [pc, #108]	; (800ec8c <__b2d+0x90>)
 800ec20:	dc15      	bgt.n	800ec4e <__b2d+0x52>
 800ec22:	f1c0 0c0b 	rsb	ip, r0, #11
 800ec26:	fa22 f30c 	lsr.w	r3, r2, ip
 800ec2a:	45b8      	cmp	r8, r7
 800ec2c:	ea43 0501 	orr.w	r5, r3, r1
 800ec30:	bf34      	ite	cc
 800ec32:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ec36:	2300      	movcs	r3, #0
 800ec38:	3015      	adds	r0, #21
 800ec3a:	fa02 f000 	lsl.w	r0, r2, r0
 800ec3e:	fa23 f30c 	lsr.w	r3, r3, ip
 800ec42:	4303      	orrs	r3, r0
 800ec44:	461c      	mov	r4, r3
 800ec46:	ec45 4b10 	vmov	d0, r4, r5
 800ec4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec4e:	45b8      	cmp	r8, r7
 800ec50:	bf3a      	itte	cc
 800ec52:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ec56:	f1a6 0708 	subcc.w	r7, r6, #8
 800ec5a:	2300      	movcs	r3, #0
 800ec5c:	380b      	subs	r0, #11
 800ec5e:	d012      	beq.n	800ec86 <__b2d+0x8a>
 800ec60:	f1c0 0120 	rsb	r1, r0, #32
 800ec64:	fa23 f401 	lsr.w	r4, r3, r1
 800ec68:	4082      	lsls	r2, r0
 800ec6a:	4322      	orrs	r2, r4
 800ec6c:	4547      	cmp	r7, r8
 800ec6e:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800ec72:	bf8c      	ite	hi
 800ec74:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800ec78:	2200      	movls	r2, #0
 800ec7a:	4083      	lsls	r3, r0
 800ec7c:	40ca      	lsrs	r2, r1
 800ec7e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ec82:	4313      	orrs	r3, r2
 800ec84:	e7de      	b.n	800ec44 <__b2d+0x48>
 800ec86:	ea42 0501 	orr.w	r5, r2, r1
 800ec8a:	e7db      	b.n	800ec44 <__b2d+0x48>
 800ec8c:	3ff00000 	.word	0x3ff00000

0800ec90 <__d2b>:
 800ec90:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ec94:	460f      	mov	r7, r1
 800ec96:	2101      	movs	r1, #1
 800ec98:	ec59 8b10 	vmov	r8, r9, d0
 800ec9c:	4616      	mov	r6, r2
 800ec9e:	f7ff fc1b 	bl	800e4d8 <_Balloc>
 800eca2:	4604      	mov	r4, r0
 800eca4:	b930      	cbnz	r0, 800ecb4 <__d2b+0x24>
 800eca6:	4602      	mov	r2, r0
 800eca8:	4b24      	ldr	r3, [pc, #144]	; (800ed3c <__d2b+0xac>)
 800ecaa:	4825      	ldr	r0, [pc, #148]	; (800ed40 <__d2b+0xb0>)
 800ecac:	f240 310f 	movw	r1, #783	; 0x30f
 800ecb0:	f7fd fbb0 	bl	800c414 <__assert_func>
 800ecb4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ecb8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ecbc:	bb2d      	cbnz	r5, 800ed0a <__d2b+0x7a>
 800ecbe:	9301      	str	r3, [sp, #4]
 800ecc0:	f1b8 0300 	subs.w	r3, r8, #0
 800ecc4:	d026      	beq.n	800ed14 <__d2b+0x84>
 800ecc6:	4668      	mov	r0, sp
 800ecc8:	9300      	str	r3, [sp, #0]
 800ecca:	f7ff fd17 	bl	800e6fc <__lo0bits>
 800ecce:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ecd2:	b1e8      	cbz	r0, 800ed10 <__d2b+0x80>
 800ecd4:	f1c0 0320 	rsb	r3, r0, #32
 800ecd8:	fa02 f303 	lsl.w	r3, r2, r3
 800ecdc:	430b      	orrs	r3, r1
 800ecde:	40c2      	lsrs	r2, r0
 800ece0:	6163      	str	r3, [r4, #20]
 800ece2:	9201      	str	r2, [sp, #4]
 800ece4:	9b01      	ldr	r3, [sp, #4]
 800ece6:	61a3      	str	r3, [r4, #24]
 800ece8:	2b00      	cmp	r3, #0
 800ecea:	bf14      	ite	ne
 800ecec:	2202      	movne	r2, #2
 800ecee:	2201      	moveq	r2, #1
 800ecf0:	6122      	str	r2, [r4, #16]
 800ecf2:	b1bd      	cbz	r5, 800ed24 <__d2b+0x94>
 800ecf4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ecf8:	4405      	add	r5, r0
 800ecfa:	603d      	str	r5, [r7, #0]
 800ecfc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ed00:	6030      	str	r0, [r6, #0]
 800ed02:	4620      	mov	r0, r4
 800ed04:	b003      	add	sp, #12
 800ed06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ed0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ed0e:	e7d6      	b.n	800ecbe <__d2b+0x2e>
 800ed10:	6161      	str	r1, [r4, #20]
 800ed12:	e7e7      	b.n	800ece4 <__d2b+0x54>
 800ed14:	a801      	add	r0, sp, #4
 800ed16:	f7ff fcf1 	bl	800e6fc <__lo0bits>
 800ed1a:	9b01      	ldr	r3, [sp, #4]
 800ed1c:	6163      	str	r3, [r4, #20]
 800ed1e:	3020      	adds	r0, #32
 800ed20:	2201      	movs	r2, #1
 800ed22:	e7e5      	b.n	800ecf0 <__d2b+0x60>
 800ed24:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ed28:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ed2c:	6038      	str	r0, [r7, #0]
 800ed2e:	6918      	ldr	r0, [r3, #16]
 800ed30:	f7ff fcc4 	bl	800e6bc <__hi0bits>
 800ed34:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ed38:	e7e2      	b.n	800ed00 <__d2b+0x70>
 800ed3a:	bf00      	nop
 800ed3c:	08012750 	.word	0x08012750
 800ed40:	080127ed 	.word	0x080127ed

0800ed44 <__ratio>:
 800ed44:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed48:	4688      	mov	r8, r1
 800ed4a:	4669      	mov	r1, sp
 800ed4c:	4681      	mov	r9, r0
 800ed4e:	f7ff ff55 	bl	800ebfc <__b2d>
 800ed52:	a901      	add	r1, sp, #4
 800ed54:	4640      	mov	r0, r8
 800ed56:	ec55 4b10 	vmov	r4, r5, d0
 800ed5a:	f7ff ff4f 	bl	800ebfc <__b2d>
 800ed5e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ed62:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ed66:	eba3 0c02 	sub.w	ip, r3, r2
 800ed6a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ed6e:	1a9b      	subs	r3, r3, r2
 800ed70:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ed74:	ec51 0b10 	vmov	r0, r1, d0
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	bfd6      	itet	le
 800ed7c:	460a      	movle	r2, r1
 800ed7e:	462a      	movgt	r2, r5
 800ed80:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ed84:	468b      	mov	fp, r1
 800ed86:	462f      	mov	r7, r5
 800ed88:	bfd4      	ite	le
 800ed8a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ed8e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ed92:	4620      	mov	r0, r4
 800ed94:	ee10 2a10 	vmov	r2, s0
 800ed98:	465b      	mov	r3, fp
 800ed9a:	4639      	mov	r1, r7
 800ed9c:	f7f1 fd60 	bl	8000860 <__aeabi_ddiv>
 800eda0:	ec41 0b10 	vmov	d0, r0, r1
 800eda4:	b003      	add	sp, #12
 800eda6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800edaa <__copybits>:
 800edaa:	3901      	subs	r1, #1
 800edac:	b570      	push	{r4, r5, r6, lr}
 800edae:	1149      	asrs	r1, r1, #5
 800edb0:	6914      	ldr	r4, [r2, #16]
 800edb2:	3101      	adds	r1, #1
 800edb4:	f102 0314 	add.w	r3, r2, #20
 800edb8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800edbc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800edc0:	1f05      	subs	r5, r0, #4
 800edc2:	42a3      	cmp	r3, r4
 800edc4:	d30c      	bcc.n	800ede0 <__copybits+0x36>
 800edc6:	1aa3      	subs	r3, r4, r2
 800edc8:	3b11      	subs	r3, #17
 800edca:	f023 0303 	bic.w	r3, r3, #3
 800edce:	3211      	adds	r2, #17
 800edd0:	42a2      	cmp	r2, r4
 800edd2:	bf88      	it	hi
 800edd4:	2300      	movhi	r3, #0
 800edd6:	4418      	add	r0, r3
 800edd8:	2300      	movs	r3, #0
 800edda:	4288      	cmp	r0, r1
 800eddc:	d305      	bcc.n	800edea <__copybits+0x40>
 800edde:	bd70      	pop	{r4, r5, r6, pc}
 800ede0:	f853 6b04 	ldr.w	r6, [r3], #4
 800ede4:	f845 6f04 	str.w	r6, [r5, #4]!
 800ede8:	e7eb      	b.n	800edc2 <__copybits+0x18>
 800edea:	f840 3b04 	str.w	r3, [r0], #4
 800edee:	e7f4      	b.n	800edda <__copybits+0x30>

0800edf0 <__any_on>:
 800edf0:	f100 0214 	add.w	r2, r0, #20
 800edf4:	6900      	ldr	r0, [r0, #16]
 800edf6:	114b      	asrs	r3, r1, #5
 800edf8:	4298      	cmp	r0, r3
 800edfa:	b510      	push	{r4, lr}
 800edfc:	db11      	blt.n	800ee22 <__any_on+0x32>
 800edfe:	dd0a      	ble.n	800ee16 <__any_on+0x26>
 800ee00:	f011 011f 	ands.w	r1, r1, #31
 800ee04:	d007      	beq.n	800ee16 <__any_on+0x26>
 800ee06:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ee0a:	fa24 f001 	lsr.w	r0, r4, r1
 800ee0e:	fa00 f101 	lsl.w	r1, r0, r1
 800ee12:	428c      	cmp	r4, r1
 800ee14:	d10b      	bne.n	800ee2e <__any_on+0x3e>
 800ee16:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ee1a:	4293      	cmp	r3, r2
 800ee1c:	d803      	bhi.n	800ee26 <__any_on+0x36>
 800ee1e:	2000      	movs	r0, #0
 800ee20:	bd10      	pop	{r4, pc}
 800ee22:	4603      	mov	r3, r0
 800ee24:	e7f7      	b.n	800ee16 <__any_on+0x26>
 800ee26:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ee2a:	2900      	cmp	r1, #0
 800ee2c:	d0f5      	beq.n	800ee1a <__any_on+0x2a>
 800ee2e:	2001      	movs	r0, #1
 800ee30:	e7f6      	b.n	800ee20 <__any_on+0x30>
	...

0800ee34 <fiprintf>:
 800ee34:	b40e      	push	{r1, r2, r3}
 800ee36:	b503      	push	{r0, r1, lr}
 800ee38:	4601      	mov	r1, r0
 800ee3a:	ab03      	add	r3, sp, #12
 800ee3c:	4805      	ldr	r0, [pc, #20]	; (800ee54 <fiprintf+0x20>)
 800ee3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee42:	6800      	ldr	r0, [r0, #0]
 800ee44:	9301      	str	r3, [sp, #4]
 800ee46:	f000 f963 	bl	800f110 <_vfiprintf_r>
 800ee4a:	b002      	add	sp, #8
 800ee4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ee50:	b003      	add	sp, #12
 800ee52:	4770      	bx	lr
 800ee54:	200001f8 	.word	0x200001f8

0800ee58 <__submore>:
 800ee58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee5c:	460c      	mov	r4, r1
 800ee5e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800ee60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ee64:	4299      	cmp	r1, r3
 800ee66:	d11d      	bne.n	800eea4 <__submore+0x4c>
 800ee68:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800ee6c:	f7ff f860 	bl	800df30 <_malloc_r>
 800ee70:	b918      	cbnz	r0, 800ee7a <__submore+0x22>
 800ee72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ee76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ee7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ee7e:	63a3      	str	r3, [r4, #56]	; 0x38
 800ee80:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800ee84:	6360      	str	r0, [r4, #52]	; 0x34
 800ee86:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800ee8a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800ee8e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800ee92:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800ee96:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800ee9a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800ee9e:	6020      	str	r0, [r4, #0]
 800eea0:	2000      	movs	r0, #0
 800eea2:	e7e8      	b.n	800ee76 <__submore+0x1e>
 800eea4:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800eea6:	0077      	lsls	r7, r6, #1
 800eea8:	463a      	mov	r2, r7
 800eeaa:	f000 f80f 	bl	800eecc <_realloc_r>
 800eeae:	4605      	mov	r5, r0
 800eeb0:	2800      	cmp	r0, #0
 800eeb2:	d0de      	beq.n	800ee72 <__submore+0x1a>
 800eeb4:	eb00 0806 	add.w	r8, r0, r6
 800eeb8:	4601      	mov	r1, r0
 800eeba:	4632      	mov	r2, r6
 800eebc:	4640      	mov	r0, r8
 800eebe:	f7fd fa85 	bl	800c3cc <memcpy>
 800eec2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800eec6:	f8c4 8000 	str.w	r8, [r4]
 800eeca:	e7e9      	b.n	800eea0 <__submore+0x48>

0800eecc <_realloc_r>:
 800eecc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eed0:	4680      	mov	r8, r0
 800eed2:	4614      	mov	r4, r2
 800eed4:	460e      	mov	r6, r1
 800eed6:	b921      	cbnz	r1, 800eee2 <_realloc_r+0x16>
 800eed8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eedc:	4611      	mov	r1, r2
 800eede:	f7ff b827 	b.w	800df30 <_malloc_r>
 800eee2:	b92a      	cbnz	r2, 800eef0 <_realloc_r+0x24>
 800eee4:	f7fe f92e 	bl	800d144 <_free_r>
 800eee8:	4625      	mov	r5, r4
 800eeea:	4628      	mov	r0, r5
 800eeec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eef0:	f000 fa28 	bl	800f344 <_malloc_usable_size_r>
 800eef4:	4284      	cmp	r4, r0
 800eef6:	4607      	mov	r7, r0
 800eef8:	d802      	bhi.n	800ef00 <_realloc_r+0x34>
 800eefa:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800eefe:	d812      	bhi.n	800ef26 <_realloc_r+0x5a>
 800ef00:	4621      	mov	r1, r4
 800ef02:	4640      	mov	r0, r8
 800ef04:	f7ff f814 	bl	800df30 <_malloc_r>
 800ef08:	4605      	mov	r5, r0
 800ef0a:	2800      	cmp	r0, #0
 800ef0c:	d0ed      	beq.n	800eeea <_realloc_r+0x1e>
 800ef0e:	42bc      	cmp	r4, r7
 800ef10:	4622      	mov	r2, r4
 800ef12:	4631      	mov	r1, r6
 800ef14:	bf28      	it	cs
 800ef16:	463a      	movcs	r2, r7
 800ef18:	f7fd fa58 	bl	800c3cc <memcpy>
 800ef1c:	4631      	mov	r1, r6
 800ef1e:	4640      	mov	r0, r8
 800ef20:	f7fe f910 	bl	800d144 <_free_r>
 800ef24:	e7e1      	b.n	800eeea <_realloc_r+0x1e>
 800ef26:	4635      	mov	r5, r6
 800ef28:	e7df      	b.n	800eeea <_realloc_r+0x1e>
	...

0800ef2c <_strtoul_l.constprop.0>:
 800ef2c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ef30:	4f36      	ldr	r7, [pc, #216]	; (800f00c <_strtoul_l.constprop.0+0xe0>)
 800ef32:	4686      	mov	lr, r0
 800ef34:	460d      	mov	r5, r1
 800ef36:	4628      	mov	r0, r5
 800ef38:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ef3c:	5d3e      	ldrb	r6, [r7, r4]
 800ef3e:	f016 0608 	ands.w	r6, r6, #8
 800ef42:	d1f8      	bne.n	800ef36 <_strtoul_l.constprop.0+0xa>
 800ef44:	2c2d      	cmp	r4, #45	; 0x2d
 800ef46:	d130      	bne.n	800efaa <_strtoul_l.constprop.0+0x7e>
 800ef48:	782c      	ldrb	r4, [r5, #0]
 800ef4a:	2601      	movs	r6, #1
 800ef4c:	1c85      	adds	r5, r0, #2
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	d057      	beq.n	800f002 <_strtoul_l.constprop.0+0xd6>
 800ef52:	2b10      	cmp	r3, #16
 800ef54:	d109      	bne.n	800ef6a <_strtoul_l.constprop.0+0x3e>
 800ef56:	2c30      	cmp	r4, #48	; 0x30
 800ef58:	d107      	bne.n	800ef6a <_strtoul_l.constprop.0+0x3e>
 800ef5a:	7828      	ldrb	r0, [r5, #0]
 800ef5c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800ef60:	2858      	cmp	r0, #88	; 0x58
 800ef62:	d149      	bne.n	800eff8 <_strtoul_l.constprop.0+0xcc>
 800ef64:	786c      	ldrb	r4, [r5, #1]
 800ef66:	2310      	movs	r3, #16
 800ef68:	3502      	adds	r5, #2
 800ef6a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 800ef6e:	2700      	movs	r7, #0
 800ef70:	fbb8 f8f3 	udiv	r8, r8, r3
 800ef74:	fb03 f908 	mul.w	r9, r3, r8
 800ef78:	ea6f 0909 	mvn.w	r9, r9
 800ef7c:	4638      	mov	r0, r7
 800ef7e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ef82:	f1bc 0f09 	cmp.w	ip, #9
 800ef86:	d815      	bhi.n	800efb4 <_strtoul_l.constprop.0+0x88>
 800ef88:	4664      	mov	r4, ip
 800ef8a:	42a3      	cmp	r3, r4
 800ef8c:	dd23      	ble.n	800efd6 <_strtoul_l.constprop.0+0xaa>
 800ef8e:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 800ef92:	d007      	beq.n	800efa4 <_strtoul_l.constprop.0+0x78>
 800ef94:	4580      	cmp	r8, r0
 800ef96:	d31b      	bcc.n	800efd0 <_strtoul_l.constprop.0+0xa4>
 800ef98:	d101      	bne.n	800ef9e <_strtoul_l.constprop.0+0x72>
 800ef9a:	45a1      	cmp	r9, r4
 800ef9c:	db18      	blt.n	800efd0 <_strtoul_l.constprop.0+0xa4>
 800ef9e:	fb00 4003 	mla	r0, r0, r3, r4
 800efa2:	2701      	movs	r7, #1
 800efa4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800efa8:	e7e9      	b.n	800ef7e <_strtoul_l.constprop.0+0x52>
 800efaa:	2c2b      	cmp	r4, #43	; 0x2b
 800efac:	bf04      	itt	eq
 800efae:	782c      	ldrbeq	r4, [r5, #0]
 800efb0:	1c85      	addeq	r5, r0, #2
 800efb2:	e7cc      	b.n	800ef4e <_strtoul_l.constprop.0+0x22>
 800efb4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800efb8:	f1bc 0f19 	cmp.w	ip, #25
 800efbc:	d801      	bhi.n	800efc2 <_strtoul_l.constprop.0+0x96>
 800efbe:	3c37      	subs	r4, #55	; 0x37
 800efc0:	e7e3      	b.n	800ef8a <_strtoul_l.constprop.0+0x5e>
 800efc2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800efc6:	f1bc 0f19 	cmp.w	ip, #25
 800efca:	d804      	bhi.n	800efd6 <_strtoul_l.constprop.0+0xaa>
 800efcc:	3c57      	subs	r4, #87	; 0x57
 800efce:	e7dc      	b.n	800ef8a <_strtoul_l.constprop.0+0x5e>
 800efd0:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800efd4:	e7e6      	b.n	800efa4 <_strtoul_l.constprop.0+0x78>
 800efd6:	1c7b      	adds	r3, r7, #1
 800efd8:	d106      	bne.n	800efe8 <_strtoul_l.constprop.0+0xbc>
 800efda:	2322      	movs	r3, #34	; 0x22
 800efdc:	f8ce 3000 	str.w	r3, [lr]
 800efe0:	4638      	mov	r0, r7
 800efe2:	b932      	cbnz	r2, 800eff2 <_strtoul_l.constprop.0+0xc6>
 800efe4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800efe8:	b106      	cbz	r6, 800efec <_strtoul_l.constprop.0+0xc0>
 800efea:	4240      	negs	r0, r0
 800efec:	2a00      	cmp	r2, #0
 800efee:	d0f9      	beq.n	800efe4 <_strtoul_l.constprop.0+0xb8>
 800eff0:	b107      	cbz	r7, 800eff4 <_strtoul_l.constprop.0+0xc8>
 800eff2:	1e69      	subs	r1, r5, #1
 800eff4:	6011      	str	r1, [r2, #0]
 800eff6:	e7f5      	b.n	800efe4 <_strtoul_l.constprop.0+0xb8>
 800eff8:	2430      	movs	r4, #48	; 0x30
 800effa:	2b00      	cmp	r3, #0
 800effc:	d1b5      	bne.n	800ef6a <_strtoul_l.constprop.0+0x3e>
 800effe:	2308      	movs	r3, #8
 800f000:	e7b3      	b.n	800ef6a <_strtoul_l.constprop.0+0x3e>
 800f002:	2c30      	cmp	r4, #48	; 0x30
 800f004:	d0a9      	beq.n	800ef5a <_strtoul_l.constprop.0+0x2e>
 800f006:	230a      	movs	r3, #10
 800f008:	e7af      	b.n	800ef6a <_strtoul_l.constprop.0+0x3e>
 800f00a:	bf00      	nop
 800f00c:	080125af 	.word	0x080125af

0800f010 <_strtoul_r>:
 800f010:	f7ff bf8c 	b.w	800ef2c <_strtoul_l.constprop.0>

0800f014 <__ascii_wctomb>:
 800f014:	b149      	cbz	r1, 800f02a <__ascii_wctomb+0x16>
 800f016:	2aff      	cmp	r2, #255	; 0xff
 800f018:	bf85      	ittet	hi
 800f01a:	238a      	movhi	r3, #138	; 0x8a
 800f01c:	6003      	strhi	r3, [r0, #0]
 800f01e:	700a      	strbls	r2, [r1, #0]
 800f020:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800f024:	bf98      	it	ls
 800f026:	2001      	movls	r0, #1
 800f028:	4770      	bx	lr
 800f02a:	4608      	mov	r0, r1
 800f02c:	4770      	bx	lr

0800f02e <memmove>:
 800f02e:	4288      	cmp	r0, r1
 800f030:	b510      	push	{r4, lr}
 800f032:	eb01 0402 	add.w	r4, r1, r2
 800f036:	d902      	bls.n	800f03e <memmove+0x10>
 800f038:	4284      	cmp	r4, r0
 800f03a:	4623      	mov	r3, r4
 800f03c:	d807      	bhi.n	800f04e <memmove+0x20>
 800f03e:	1e43      	subs	r3, r0, #1
 800f040:	42a1      	cmp	r1, r4
 800f042:	d008      	beq.n	800f056 <memmove+0x28>
 800f044:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f048:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f04c:	e7f8      	b.n	800f040 <memmove+0x12>
 800f04e:	4402      	add	r2, r0
 800f050:	4601      	mov	r1, r0
 800f052:	428a      	cmp	r2, r1
 800f054:	d100      	bne.n	800f058 <memmove+0x2a>
 800f056:	bd10      	pop	{r4, pc}
 800f058:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f05c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f060:	e7f7      	b.n	800f052 <memmove+0x24>
	...

0800f064 <_sbrk_r>:
 800f064:	b538      	push	{r3, r4, r5, lr}
 800f066:	4d06      	ldr	r5, [pc, #24]	; (800f080 <_sbrk_r+0x1c>)
 800f068:	2300      	movs	r3, #0
 800f06a:	4604      	mov	r4, r0
 800f06c:	4608      	mov	r0, r1
 800f06e:	602b      	str	r3, [r5, #0]
 800f070:	f7f3 fdb0 	bl	8002bd4 <_sbrk>
 800f074:	1c43      	adds	r3, r0, #1
 800f076:	d102      	bne.n	800f07e <_sbrk_r+0x1a>
 800f078:	682b      	ldr	r3, [r5, #0]
 800f07a:	b103      	cbz	r3, 800f07e <_sbrk_r+0x1a>
 800f07c:	6023      	str	r3, [r4, #0]
 800f07e:	bd38      	pop	{r3, r4, r5, pc}
 800f080:	20000ab8 	.word	0x20000ab8

0800f084 <abort>:
 800f084:	b508      	push	{r3, lr}
 800f086:	2006      	movs	r0, #6
 800f088:	f000 faa6 	bl	800f5d8 <raise>
 800f08c:	2001      	movs	r0, #1
 800f08e:	f7f3 fd29 	bl	8002ae4 <_exit>

0800f092 <_calloc_r>:
 800f092:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f094:	fba1 2402 	umull	r2, r4, r1, r2
 800f098:	b94c      	cbnz	r4, 800f0ae <_calloc_r+0x1c>
 800f09a:	4611      	mov	r1, r2
 800f09c:	9201      	str	r2, [sp, #4]
 800f09e:	f7fe ff47 	bl	800df30 <_malloc_r>
 800f0a2:	9a01      	ldr	r2, [sp, #4]
 800f0a4:	4605      	mov	r5, r0
 800f0a6:	b930      	cbnz	r0, 800f0b6 <_calloc_r+0x24>
 800f0a8:	4628      	mov	r0, r5
 800f0aa:	b003      	add	sp, #12
 800f0ac:	bd30      	pop	{r4, r5, pc}
 800f0ae:	220c      	movs	r2, #12
 800f0b0:	6002      	str	r2, [r0, #0]
 800f0b2:	2500      	movs	r5, #0
 800f0b4:	e7f8      	b.n	800f0a8 <_calloc_r+0x16>
 800f0b6:	4621      	mov	r1, r4
 800f0b8:	f7fd f90a 	bl	800c2d0 <memset>
 800f0bc:	e7f4      	b.n	800f0a8 <_calloc_r+0x16>

0800f0be <__sfputc_r>:
 800f0be:	6893      	ldr	r3, [r2, #8]
 800f0c0:	3b01      	subs	r3, #1
 800f0c2:	2b00      	cmp	r3, #0
 800f0c4:	b410      	push	{r4}
 800f0c6:	6093      	str	r3, [r2, #8]
 800f0c8:	da08      	bge.n	800f0dc <__sfputc_r+0x1e>
 800f0ca:	6994      	ldr	r4, [r2, #24]
 800f0cc:	42a3      	cmp	r3, r4
 800f0ce:	db01      	blt.n	800f0d4 <__sfputc_r+0x16>
 800f0d0:	290a      	cmp	r1, #10
 800f0d2:	d103      	bne.n	800f0dc <__sfputc_r+0x1e>
 800f0d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f0d8:	f000 b93c 	b.w	800f354 <__swbuf_r>
 800f0dc:	6813      	ldr	r3, [r2, #0]
 800f0de:	1c58      	adds	r0, r3, #1
 800f0e0:	6010      	str	r0, [r2, #0]
 800f0e2:	7019      	strb	r1, [r3, #0]
 800f0e4:	4608      	mov	r0, r1
 800f0e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f0ea:	4770      	bx	lr

0800f0ec <__sfputs_r>:
 800f0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f0ee:	4606      	mov	r6, r0
 800f0f0:	460f      	mov	r7, r1
 800f0f2:	4614      	mov	r4, r2
 800f0f4:	18d5      	adds	r5, r2, r3
 800f0f6:	42ac      	cmp	r4, r5
 800f0f8:	d101      	bne.n	800f0fe <__sfputs_r+0x12>
 800f0fa:	2000      	movs	r0, #0
 800f0fc:	e007      	b.n	800f10e <__sfputs_r+0x22>
 800f0fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f102:	463a      	mov	r2, r7
 800f104:	4630      	mov	r0, r6
 800f106:	f7ff ffda 	bl	800f0be <__sfputc_r>
 800f10a:	1c43      	adds	r3, r0, #1
 800f10c:	d1f3      	bne.n	800f0f6 <__sfputs_r+0xa>
 800f10e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f110 <_vfiprintf_r>:
 800f110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f114:	460d      	mov	r5, r1
 800f116:	b09d      	sub	sp, #116	; 0x74
 800f118:	4614      	mov	r4, r2
 800f11a:	4698      	mov	r8, r3
 800f11c:	4606      	mov	r6, r0
 800f11e:	b118      	cbz	r0, 800f128 <_vfiprintf_r+0x18>
 800f120:	6a03      	ldr	r3, [r0, #32]
 800f122:	b90b      	cbnz	r3, 800f128 <_vfiprintf_r+0x18>
 800f124:	f7fc f92c 	bl	800b380 <__sinit>
 800f128:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f12a:	07d9      	lsls	r1, r3, #31
 800f12c:	d405      	bmi.n	800f13a <_vfiprintf_r+0x2a>
 800f12e:	89ab      	ldrh	r3, [r5, #12]
 800f130:	059a      	lsls	r2, r3, #22
 800f132:	d402      	bmi.n	800f13a <_vfiprintf_r+0x2a>
 800f134:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f136:	f7fd f947 	bl	800c3c8 <__retarget_lock_acquire_recursive>
 800f13a:	89ab      	ldrh	r3, [r5, #12]
 800f13c:	071b      	lsls	r3, r3, #28
 800f13e:	d501      	bpl.n	800f144 <_vfiprintf_r+0x34>
 800f140:	692b      	ldr	r3, [r5, #16]
 800f142:	b99b      	cbnz	r3, 800f16c <_vfiprintf_r+0x5c>
 800f144:	4629      	mov	r1, r5
 800f146:	4630      	mov	r0, r6
 800f148:	f000 f942 	bl	800f3d0 <__swsetup_r>
 800f14c:	b170      	cbz	r0, 800f16c <_vfiprintf_r+0x5c>
 800f14e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f150:	07dc      	lsls	r4, r3, #31
 800f152:	d504      	bpl.n	800f15e <_vfiprintf_r+0x4e>
 800f154:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f158:	b01d      	add	sp, #116	; 0x74
 800f15a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f15e:	89ab      	ldrh	r3, [r5, #12]
 800f160:	0598      	lsls	r0, r3, #22
 800f162:	d4f7      	bmi.n	800f154 <_vfiprintf_r+0x44>
 800f164:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f166:	f7fd f930 	bl	800c3ca <__retarget_lock_release_recursive>
 800f16a:	e7f3      	b.n	800f154 <_vfiprintf_r+0x44>
 800f16c:	2300      	movs	r3, #0
 800f16e:	9309      	str	r3, [sp, #36]	; 0x24
 800f170:	2320      	movs	r3, #32
 800f172:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f176:	f8cd 800c 	str.w	r8, [sp, #12]
 800f17a:	2330      	movs	r3, #48	; 0x30
 800f17c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800f330 <_vfiprintf_r+0x220>
 800f180:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f184:	f04f 0901 	mov.w	r9, #1
 800f188:	4623      	mov	r3, r4
 800f18a:	469a      	mov	sl, r3
 800f18c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f190:	b10a      	cbz	r2, 800f196 <_vfiprintf_r+0x86>
 800f192:	2a25      	cmp	r2, #37	; 0x25
 800f194:	d1f9      	bne.n	800f18a <_vfiprintf_r+0x7a>
 800f196:	ebba 0b04 	subs.w	fp, sl, r4
 800f19a:	d00b      	beq.n	800f1b4 <_vfiprintf_r+0xa4>
 800f19c:	465b      	mov	r3, fp
 800f19e:	4622      	mov	r2, r4
 800f1a0:	4629      	mov	r1, r5
 800f1a2:	4630      	mov	r0, r6
 800f1a4:	f7ff ffa2 	bl	800f0ec <__sfputs_r>
 800f1a8:	3001      	adds	r0, #1
 800f1aa:	f000 80a9 	beq.w	800f300 <_vfiprintf_r+0x1f0>
 800f1ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f1b0:	445a      	add	r2, fp
 800f1b2:	9209      	str	r2, [sp, #36]	; 0x24
 800f1b4:	f89a 3000 	ldrb.w	r3, [sl]
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	f000 80a1 	beq.w	800f300 <_vfiprintf_r+0x1f0>
 800f1be:	2300      	movs	r3, #0
 800f1c0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f1c4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f1c8:	f10a 0a01 	add.w	sl, sl, #1
 800f1cc:	9304      	str	r3, [sp, #16]
 800f1ce:	9307      	str	r3, [sp, #28]
 800f1d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f1d4:	931a      	str	r3, [sp, #104]	; 0x68
 800f1d6:	4654      	mov	r4, sl
 800f1d8:	2205      	movs	r2, #5
 800f1da:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f1de:	4854      	ldr	r0, [pc, #336]	; (800f330 <_vfiprintf_r+0x220>)
 800f1e0:	f7f0 fff6 	bl	80001d0 <memchr>
 800f1e4:	9a04      	ldr	r2, [sp, #16]
 800f1e6:	b9d8      	cbnz	r0, 800f220 <_vfiprintf_r+0x110>
 800f1e8:	06d1      	lsls	r1, r2, #27
 800f1ea:	bf44      	itt	mi
 800f1ec:	2320      	movmi	r3, #32
 800f1ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f1f2:	0713      	lsls	r3, r2, #28
 800f1f4:	bf44      	itt	mi
 800f1f6:	232b      	movmi	r3, #43	; 0x2b
 800f1f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f1fc:	f89a 3000 	ldrb.w	r3, [sl]
 800f200:	2b2a      	cmp	r3, #42	; 0x2a
 800f202:	d015      	beq.n	800f230 <_vfiprintf_r+0x120>
 800f204:	9a07      	ldr	r2, [sp, #28]
 800f206:	4654      	mov	r4, sl
 800f208:	2000      	movs	r0, #0
 800f20a:	f04f 0c0a 	mov.w	ip, #10
 800f20e:	4621      	mov	r1, r4
 800f210:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f214:	3b30      	subs	r3, #48	; 0x30
 800f216:	2b09      	cmp	r3, #9
 800f218:	d94d      	bls.n	800f2b6 <_vfiprintf_r+0x1a6>
 800f21a:	b1b0      	cbz	r0, 800f24a <_vfiprintf_r+0x13a>
 800f21c:	9207      	str	r2, [sp, #28]
 800f21e:	e014      	b.n	800f24a <_vfiprintf_r+0x13a>
 800f220:	eba0 0308 	sub.w	r3, r0, r8
 800f224:	fa09 f303 	lsl.w	r3, r9, r3
 800f228:	4313      	orrs	r3, r2
 800f22a:	9304      	str	r3, [sp, #16]
 800f22c:	46a2      	mov	sl, r4
 800f22e:	e7d2      	b.n	800f1d6 <_vfiprintf_r+0xc6>
 800f230:	9b03      	ldr	r3, [sp, #12]
 800f232:	1d19      	adds	r1, r3, #4
 800f234:	681b      	ldr	r3, [r3, #0]
 800f236:	9103      	str	r1, [sp, #12]
 800f238:	2b00      	cmp	r3, #0
 800f23a:	bfbb      	ittet	lt
 800f23c:	425b      	neglt	r3, r3
 800f23e:	f042 0202 	orrlt.w	r2, r2, #2
 800f242:	9307      	strge	r3, [sp, #28]
 800f244:	9307      	strlt	r3, [sp, #28]
 800f246:	bfb8      	it	lt
 800f248:	9204      	strlt	r2, [sp, #16]
 800f24a:	7823      	ldrb	r3, [r4, #0]
 800f24c:	2b2e      	cmp	r3, #46	; 0x2e
 800f24e:	d10c      	bne.n	800f26a <_vfiprintf_r+0x15a>
 800f250:	7863      	ldrb	r3, [r4, #1]
 800f252:	2b2a      	cmp	r3, #42	; 0x2a
 800f254:	d134      	bne.n	800f2c0 <_vfiprintf_r+0x1b0>
 800f256:	9b03      	ldr	r3, [sp, #12]
 800f258:	1d1a      	adds	r2, r3, #4
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	9203      	str	r2, [sp, #12]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	bfb8      	it	lt
 800f262:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800f266:	3402      	adds	r4, #2
 800f268:	9305      	str	r3, [sp, #20]
 800f26a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800f340 <_vfiprintf_r+0x230>
 800f26e:	7821      	ldrb	r1, [r4, #0]
 800f270:	2203      	movs	r2, #3
 800f272:	4650      	mov	r0, sl
 800f274:	f7f0 ffac 	bl	80001d0 <memchr>
 800f278:	b138      	cbz	r0, 800f28a <_vfiprintf_r+0x17a>
 800f27a:	9b04      	ldr	r3, [sp, #16]
 800f27c:	eba0 000a 	sub.w	r0, r0, sl
 800f280:	2240      	movs	r2, #64	; 0x40
 800f282:	4082      	lsls	r2, r0
 800f284:	4313      	orrs	r3, r2
 800f286:	3401      	adds	r4, #1
 800f288:	9304      	str	r3, [sp, #16]
 800f28a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f28e:	4829      	ldr	r0, [pc, #164]	; (800f334 <_vfiprintf_r+0x224>)
 800f290:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f294:	2206      	movs	r2, #6
 800f296:	f7f0 ff9b 	bl	80001d0 <memchr>
 800f29a:	2800      	cmp	r0, #0
 800f29c:	d03f      	beq.n	800f31e <_vfiprintf_r+0x20e>
 800f29e:	4b26      	ldr	r3, [pc, #152]	; (800f338 <_vfiprintf_r+0x228>)
 800f2a0:	bb1b      	cbnz	r3, 800f2ea <_vfiprintf_r+0x1da>
 800f2a2:	9b03      	ldr	r3, [sp, #12]
 800f2a4:	3307      	adds	r3, #7
 800f2a6:	f023 0307 	bic.w	r3, r3, #7
 800f2aa:	3308      	adds	r3, #8
 800f2ac:	9303      	str	r3, [sp, #12]
 800f2ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f2b0:	443b      	add	r3, r7
 800f2b2:	9309      	str	r3, [sp, #36]	; 0x24
 800f2b4:	e768      	b.n	800f188 <_vfiprintf_r+0x78>
 800f2b6:	fb0c 3202 	mla	r2, ip, r2, r3
 800f2ba:	460c      	mov	r4, r1
 800f2bc:	2001      	movs	r0, #1
 800f2be:	e7a6      	b.n	800f20e <_vfiprintf_r+0xfe>
 800f2c0:	2300      	movs	r3, #0
 800f2c2:	3401      	adds	r4, #1
 800f2c4:	9305      	str	r3, [sp, #20]
 800f2c6:	4619      	mov	r1, r3
 800f2c8:	f04f 0c0a 	mov.w	ip, #10
 800f2cc:	4620      	mov	r0, r4
 800f2ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f2d2:	3a30      	subs	r2, #48	; 0x30
 800f2d4:	2a09      	cmp	r2, #9
 800f2d6:	d903      	bls.n	800f2e0 <_vfiprintf_r+0x1d0>
 800f2d8:	2b00      	cmp	r3, #0
 800f2da:	d0c6      	beq.n	800f26a <_vfiprintf_r+0x15a>
 800f2dc:	9105      	str	r1, [sp, #20]
 800f2de:	e7c4      	b.n	800f26a <_vfiprintf_r+0x15a>
 800f2e0:	fb0c 2101 	mla	r1, ip, r1, r2
 800f2e4:	4604      	mov	r4, r0
 800f2e6:	2301      	movs	r3, #1
 800f2e8:	e7f0      	b.n	800f2cc <_vfiprintf_r+0x1bc>
 800f2ea:	ab03      	add	r3, sp, #12
 800f2ec:	9300      	str	r3, [sp, #0]
 800f2ee:	462a      	mov	r2, r5
 800f2f0:	4b12      	ldr	r3, [pc, #72]	; (800f33c <_vfiprintf_r+0x22c>)
 800f2f2:	a904      	add	r1, sp, #16
 800f2f4:	4630      	mov	r0, r6
 800f2f6:	f7fb f961 	bl	800a5bc <_printf_float>
 800f2fa:	4607      	mov	r7, r0
 800f2fc:	1c78      	adds	r0, r7, #1
 800f2fe:	d1d6      	bne.n	800f2ae <_vfiprintf_r+0x19e>
 800f300:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f302:	07d9      	lsls	r1, r3, #31
 800f304:	d405      	bmi.n	800f312 <_vfiprintf_r+0x202>
 800f306:	89ab      	ldrh	r3, [r5, #12]
 800f308:	059a      	lsls	r2, r3, #22
 800f30a:	d402      	bmi.n	800f312 <_vfiprintf_r+0x202>
 800f30c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f30e:	f7fd f85c 	bl	800c3ca <__retarget_lock_release_recursive>
 800f312:	89ab      	ldrh	r3, [r5, #12]
 800f314:	065b      	lsls	r3, r3, #25
 800f316:	f53f af1d 	bmi.w	800f154 <_vfiprintf_r+0x44>
 800f31a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f31c:	e71c      	b.n	800f158 <_vfiprintf_r+0x48>
 800f31e:	ab03      	add	r3, sp, #12
 800f320:	9300      	str	r3, [sp, #0]
 800f322:	462a      	mov	r2, r5
 800f324:	4b05      	ldr	r3, [pc, #20]	; (800f33c <_vfiprintf_r+0x22c>)
 800f326:	a904      	add	r1, sp, #16
 800f328:	4630      	mov	r0, r6
 800f32a:	f7fb fbeb 	bl	800ab04 <_printf_i>
 800f32e:	e7e4      	b.n	800f2fa <_vfiprintf_r+0x1ea>
 800f330:	080127c1 	.word	0x080127c1
 800f334:	080127cb 	.word	0x080127cb
 800f338:	0800a5bd 	.word	0x0800a5bd
 800f33c:	0800f0ed 	.word	0x0800f0ed
 800f340:	080127c7 	.word	0x080127c7

0800f344 <_malloc_usable_size_r>:
 800f344:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f348:	1f18      	subs	r0, r3, #4
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	bfbc      	itt	lt
 800f34e:	580b      	ldrlt	r3, [r1, r0]
 800f350:	18c0      	addlt	r0, r0, r3
 800f352:	4770      	bx	lr

0800f354 <__swbuf_r>:
 800f354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f356:	460e      	mov	r6, r1
 800f358:	4614      	mov	r4, r2
 800f35a:	4605      	mov	r5, r0
 800f35c:	b118      	cbz	r0, 800f366 <__swbuf_r+0x12>
 800f35e:	6a03      	ldr	r3, [r0, #32]
 800f360:	b90b      	cbnz	r3, 800f366 <__swbuf_r+0x12>
 800f362:	f7fc f80d 	bl	800b380 <__sinit>
 800f366:	69a3      	ldr	r3, [r4, #24]
 800f368:	60a3      	str	r3, [r4, #8]
 800f36a:	89a3      	ldrh	r3, [r4, #12]
 800f36c:	071a      	lsls	r2, r3, #28
 800f36e:	d525      	bpl.n	800f3bc <__swbuf_r+0x68>
 800f370:	6923      	ldr	r3, [r4, #16]
 800f372:	b31b      	cbz	r3, 800f3bc <__swbuf_r+0x68>
 800f374:	6823      	ldr	r3, [r4, #0]
 800f376:	6922      	ldr	r2, [r4, #16]
 800f378:	1a98      	subs	r0, r3, r2
 800f37a:	6963      	ldr	r3, [r4, #20]
 800f37c:	b2f6      	uxtb	r6, r6
 800f37e:	4283      	cmp	r3, r0
 800f380:	4637      	mov	r7, r6
 800f382:	dc04      	bgt.n	800f38e <__swbuf_r+0x3a>
 800f384:	4621      	mov	r1, r4
 800f386:	4628      	mov	r0, r5
 800f388:	f7ff f872 	bl	800e470 <_fflush_r>
 800f38c:	b9e0      	cbnz	r0, 800f3c8 <__swbuf_r+0x74>
 800f38e:	68a3      	ldr	r3, [r4, #8]
 800f390:	3b01      	subs	r3, #1
 800f392:	60a3      	str	r3, [r4, #8]
 800f394:	6823      	ldr	r3, [r4, #0]
 800f396:	1c5a      	adds	r2, r3, #1
 800f398:	6022      	str	r2, [r4, #0]
 800f39a:	701e      	strb	r6, [r3, #0]
 800f39c:	6962      	ldr	r2, [r4, #20]
 800f39e:	1c43      	adds	r3, r0, #1
 800f3a0:	429a      	cmp	r2, r3
 800f3a2:	d004      	beq.n	800f3ae <__swbuf_r+0x5a>
 800f3a4:	89a3      	ldrh	r3, [r4, #12]
 800f3a6:	07db      	lsls	r3, r3, #31
 800f3a8:	d506      	bpl.n	800f3b8 <__swbuf_r+0x64>
 800f3aa:	2e0a      	cmp	r6, #10
 800f3ac:	d104      	bne.n	800f3b8 <__swbuf_r+0x64>
 800f3ae:	4621      	mov	r1, r4
 800f3b0:	4628      	mov	r0, r5
 800f3b2:	f7ff f85d 	bl	800e470 <_fflush_r>
 800f3b6:	b938      	cbnz	r0, 800f3c8 <__swbuf_r+0x74>
 800f3b8:	4638      	mov	r0, r7
 800f3ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f3bc:	4621      	mov	r1, r4
 800f3be:	4628      	mov	r0, r5
 800f3c0:	f000 f806 	bl	800f3d0 <__swsetup_r>
 800f3c4:	2800      	cmp	r0, #0
 800f3c6:	d0d5      	beq.n	800f374 <__swbuf_r+0x20>
 800f3c8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800f3cc:	e7f4      	b.n	800f3b8 <__swbuf_r+0x64>
	...

0800f3d0 <__swsetup_r>:
 800f3d0:	b538      	push	{r3, r4, r5, lr}
 800f3d2:	4b2a      	ldr	r3, [pc, #168]	; (800f47c <__swsetup_r+0xac>)
 800f3d4:	4605      	mov	r5, r0
 800f3d6:	6818      	ldr	r0, [r3, #0]
 800f3d8:	460c      	mov	r4, r1
 800f3da:	b118      	cbz	r0, 800f3e4 <__swsetup_r+0x14>
 800f3dc:	6a03      	ldr	r3, [r0, #32]
 800f3de:	b90b      	cbnz	r3, 800f3e4 <__swsetup_r+0x14>
 800f3e0:	f7fb ffce 	bl	800b380 <__sinit>
 800f3e4:	89a3      	ldrh	r3, [r4, #12]
 800f3e6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f3ea:	0718      	lsls	r0, r3, #28
 800f3ec:	d422      	bmi.n	800f434 <__swsetup_r+0x64>
 800f3ee:	06d9      	lsls	r1, r3, #27
 800f3f0:	d407      	bmi.n	800f402 <__swsetup_r+0x32>
 800f3f2:	2309      	movs	r3, #9
 800f3f4:	602b      	str	r3, [r5, #0]
 800f3f6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800f3fa:	81a3      	strh	r3, [r4, #12]
 800f3fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f400:	e034      	b.n	800f46c <__swsetup_r+0x9c>
 800f402:	0758      	lsls	r0, r3, #29
 800f404:	d512      	bpl.n	800f42c <__swsetup_r+0x5c>
 800f406:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800f408:	b141      	cbz	r1, 800f41c <__swsetup_r+0x4c>
 800f40a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800f40e:	4299      	cmp	r1, r3
 800f410:	d002      	beq.n	800f418 <__swsetup_r+0x48>
 800f412:	4628      	mov	r0, r5
 800f414:	f7fd fe96 	bl	800d144 <_free_r>
 800f418:	2300      	movs	r3, #0
 800f41a:	6363      	str	r3, [r4, #52]	; 0x34
 800f41c:	89a3      	ldrh	r3, [r4, #12]
 800f41e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800f422:	81a3      	strh	r3, [r4, #12]
 800f424:	2300      	movs	r3, #0
 800f426:	6063      	str	r3, [r4, #4]
 800f428:	6923      	ldr	r3, [r4, #16]
 800f42a:	6023      	str	r3, [r4, #0]
 800f42c:	89a3      	ldrh	r3, [r4, #12]
 800f42e:	f043 0308 	orr.w	r3, r3, #8
 800f432:	81a3      	strh	r3, [r4, #12]
 800f434:	6923      	ldr	r3, [r4, #16]
 800f436:	b94b      	cbnz	r3, 800f44c <__swsetup_r+0x7c>
 800f438:	89a3      	ldrh	r3, [r4, #12]
 800f43a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800f43e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f442:	d003      	beq.n	800f44c <__swsetup_r+0x7c>
 800f444:	4621      	mov	r1, r4
 800f446:	4628      	mov	r0, r5
 800f448:	f000 f840 	bl	800f4cc <__smakebuf_r>
 800f44c:	89a0      	ldrh	r0, [r4, #12]
 800f44e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800f452:	f010 0301 	ands.w	r3, r0, #1
 800f456:	d00a      	beq.n	800f46e <__swsetup_r+0x9e>
 800f458:	2300      	movs	r3, #0
 800f45a:	60a3      	str	r3, [r4, #8]
 800f45c:	6963      	ldr	r3, [r4, #20]
 800f45e:	425b      	negs	r3, r3
 800f460:	61a3      	str	r3, [r4, #24]
 800f462:	6923      	ldr	r3, [r4, #16]
 800f464:	b943      	cbnz	r3, 800f478 <__swsetup_r+0xa8>
 800f466:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800f46a:	d1c4      	bne.n	800f3f6 <__swsetup_r+0x26>
 800f46c:	bd38      	pop	{r3, r4, r5, pc}
 800f46e:	0781      	lsls	r1, r0, #30
 800f470:	bf58      	it	pl
 800f472:	6963      	ldrpl	r3, [r4, #20]
 800f474:	60a3      	str	r3, [r4, #8]
 800f476:	e7f4      	b.n	800f462 <__swsetup_r+0x92>
 800f478:	2000      	movs	r0, #0
 800f47a:	e7f7      	b.n	800f46c <__swsetup_r+0x9c>
 800f47c:	200001f8 	.word	0x200001f8

0800f480 <__swhatbuf_r>:
 800f480:	b570      	push	{r4, r5, r6, lr}
 800f482:	460c      	mov	r4, r1
 800f484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f488:	2900      	cmp	r1, #0
 800f48a:	b096      	sub	sp, #88	; 0x58
 800f48c:	4615      	mov	r5, r2
 800f48e:	461e      	mov	r6, r3
 800f490:	da0d      	bge.n	800f4ae <__swhatbuf_r+0x2e>
 800f492:	89a3      	ldrh	r3, [r4, #12]
 800f494:	f013 0f80 	tst.w	r3, #128	; 0x80
 800f498:	f04f 0100 	mov.w	r1, #0
 800f49c:	bf0c      	ite	eq
 800f49e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800f4a2:	2340      	movne	r3, #64	; 0x40
 800f4a4:	2000      	movs	r0, #0
 800f4a6:	6031      	str	r1, [r6, #0]
 800f4a8:	602b      	str	r3, [r5, #0]
 800f4aa:	b016      	add	sp, #88	; 0x58
 800f4ac:	bd70      	pop	{r4, r5, r6, pc}
 800f4ae:	466a      	mov	r2, sp
 800f4b0:	f000 f848 	bl	800f544 <_fstat_r>
 800f4b4:	2800      	cmp	r0, #0
 800f4b6:	dbec      	blt.n	800f492 <__swhatbuf_r+0x12>
 800f4b8:	9901      	ldr	r1, [sp, #4]
 800f4ba:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800f4be:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800f4c2:	4259      	negs	r1, r3
 800f4c4:	4159      	adcs	r1, r3
 800f4c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f4ca:	e7eb      	b.n	800f4a4 <__swhatbuf_r+0x24>

0800f4cc <__smakebuf_r>:
 800f4cc:	898b      	ldrh	r3, [r1, #12]
 800f4ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f4d0:	079d      	lsls	r5, r3, #30
 800f4d2:	4606      	mov	r6, r0
 800f4d4:	460c      	mov	r4, r1
 800f4d6:	d507      	bpl.n	800f4e8 <__smakebuf_r+0x1c>
 800f4d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f4dc:	6023      	str	r3, [r4, #0]
 800f4de:	6123      	str	r3, [r4, #16]
 800f4e0:	2301      	movs	r3, #1
 800f4e2:	6163      	str	r3, [r4, #20]
 800f4e4:	b002      	add	sp, #8
 800f4e6:	bd70      	pop	{r4, r5, r6, pc}
 800f4e8:	ab01      	add	r3, sp, #4
 800f4ea:	466a      	mov	r2, sp
 800f4ec:	f7ff ffc8 	bl	800f480 <__swhatbuf_r>
 800f4f0:	9900      	ldr	r1, [sp, #0]
 800f4f2:	4605      	mov	r5, r0
 800f4f4:	4630      	mov	r0, r6
 800f4f6:	f7fe fd1b 	bl	800df30 <_malloc_r>
 800f4fa:	b948      	cbnz	r0, 800f510 <__smakebuf_r+0x44>
 800f4fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f500:	059a      	lsls	r2, r3, #22
 800f502:	d4ef      	bmi.n	800f4e4 <__smakebuf_r+0x18>
 800f504:	f023 0303 	bic.w	r3, r3, #3
 800f508:	f043 0302 	orr.w	r3, r3, #2
 800f50c:	81a3      	strh	r3, [r4, #12]
 800f50e:	e7e3      	b.n	800f4d8 <__smakebuf_r+0xc>
 800f510:	89a3      	ldrh	r3, [r4, #12]
 800f512:	6020      	str	r0, [r4, #0]
 800f514:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f518:	81a3      	strh	r3, [r4, #12]
 800f51a:	9b00      	ldr	r3, [sp, #0]
 800f51c:	6163      	str	r3, [r4, #20]
 800f51e:	9b01      	ldr	r3, [sp, #4]
 800f520:	6120      	str	r0, [r4, #16]
 800f522:	b15b      	cbz	r3, 800f53c <__smakebuf_r+0x70>
 800f524:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f528:	4630      	mov	r0, r6
 800f52a:	f000 f81d 	bl	800f568 <_isatty_r>
 800f52e:	b128      	cbz	r0, 800f53c <__smakebuf_r+0x70>
 800f530:	89a3      	ldrh	r3, [r4, #12]
 800f532:	f023 0303 	bic.w	r3, r3, #3
 800f536:	f043 0301 	orr.w	r3, r3, #1
 800f53a:	81a3      	strh	r3, [r4, #12]
 800f53c:	89a3      	ldrh	r3, [r4, #12]
 800f53e:	431d      	orrs	r5, r3
 800f540:	81a5      	strh	r5, [r4, #12]
 800f542:	e7cf      	b.n	800f4e4 <__smakebuf_r+0x18>

0800f544 <_fstat_r>:
 800f544:	b538      	push	{r3, r4, r5, lr}
 800f546:	4d07      	ldr	r5, [pc, #28]	; (800f564 <_fstat_r+0x20>)
 800f548:	2300      	movs	r3, #0
 800f54a:	4604      	mov	r4, r0
 800f54c:	4608      	mov	r0, r1
 800f54e:	4611      	mov	r1, r2
 800f550:	602b      	str	r3, [r5, #0]
 800f552:	f7f3 fb16 	bl	8002b82 <_fstat>
 800f556:	1c43      	adds	r3, r0, #1
 800f558:	d102      	bne.n	800f560 <_fstat_r+0x1c>
 800f55a:	682b      	ldr	r3, [r5, #0]
 800f55c:	b103      	cbz	r3, 800f560 <_fstat_r+0x1c>
 800f55e:	6023      	str	r3, [r4, #0]
 800f560:	bd38      	pop	{r3, r4, r5, pc}
 800f562:	bf00      	nop
 800f564:	20000ab8 	.word	0x20000ab8

0800f568 <_isatty_r>:
 800f568:	b538      	push	{r3, r4, r5, lr}
 800f56a:	4d06      	ldr	r5, [pc, #24]	; (800f584 <_isatty_r+0x1c>)
 800f56c:	2300      	movs	r3, #0
 800f56e:	4604      	mov	r4, r0
 800f570:	4608      	mov	r0, r1
 800f572:	602b      	str	r3, [r5, #0]
 800f574:	f7f3 fb15 	bl	8002ba2 <_isatty>
 800f578:	1c43      	adds	r3, r0, #1
 800f57a:	d102      	bne.n	800f582 <_isatty_r+0x1a>
 800f57c:	682b      	ldr	r3, [r5, #0]
 800f57e:	b103      	cbz	r3, 800f582 <_isatty_r+0x1a>
 800f580:	6023      	str	r3, [r4, #0]
 800f582:	bd38      	pop	{r3, r4, r5, pc}
 800f584:	20000ab8 	.word	0x20000ab8

0800f588 <_raise_r>:
 800f588:	291f      	cmp	r1, #31
 800f58a:	b538      	push	{r3, r4, r5, lr}
 800f58c:	4604      	mov	r4, r0
 800f58e:	460d      	mov	r5, r1
 800f590:	d904      	bls.n	800f59c <_raise_r+0x14>
 800f592:	2316      	movs	r3, #22
 800f594:	6003      	str	r3, [r0, #0]
 800f596:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f59a:	bd38      	pop	{r3, r4, r5, pc}
 800f59c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800f59e:	b112      	cbz	r2, 800f5a6 <_raise_r+0x1e>
 800f5a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f5a4:	b94b      	cbnz	r3, 800f5ba <_raise_r+0x32>
 800f5a6:	4620      	mov	r0, r4
 800f5a8:	f000 f830 	bl	800f60c <_getpid_r>
 800f5ac:	462a      	mov	r2, r5
 800f5ae:	4601      	mov	r1, r0
 800f5b0:	4620      	mov	r0, r4
 800f5b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f5b6:	f000 b817 	b.w	800f5e8 <_kill_r>
 800f5ba:	2b01      	cmp	r3, #1
 800f5bc:	d00a      	beq.n	800f5d4 <_raise_r+0x4c>
 800f5be:	1c59      	adds	r1, r3, #1
 800f5c0:	d103      	bne.n	800f5ca <_raise_r+0x42>
 800f5c2:	2316      	movs	r3, #22
 800f5c4:	6003      	str	r3, [r0, #0]
 800f5c6:	2001      	movs	r0, #1
 800f5c8:	e7e7      	b.n	800f59a <_raise_r+0x12>
 800f5ca:	2400      	movs	r4, #0
 800f5cc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800f5d0:	4628      	mov	r0, r5
 800f5d2:	4798      	blx	r3
 800f5d4:	2000      	movs	r0, #0
 800f5d6:	e7e0      	b.n	800f59a <_raise_r+0x12>

0800f5d8 <raise>:
 800f5d8:	4b02      	ldr	r3, [pc, #8]	; (800f5e4 <raise+0xc>)
 800f5da:	4601      	mov	r1, r0
 800f5dc:	6818      	ldr	r0, [r3, #0]
 800f5de:	f7ff bfd3 	b.w	800f588 <_raise_r>
 800f5e2:	bf00      	nop
 800f5e4:	200001f8 	.word	0x200001f8

0800f5e8 <_kill_r>:
 800f5e8:	b538      	push	{r3, r4, r5, lr}
 800f5ea:	4d07      	ldr	r5, [pc, #28]	; (800f608 <_kill_r+0x20>)
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	4604      	mov	r4, r0
 800f5f0:	4608      	mov	r0, r1
 800f5f2:	4611      	mov	r1, r2
 800f5f4:	602b      	str	r3, [r5, #0]
 800f5f6:	f7f3 fa65 	bl	8002ac4 <_kill>
 800f5fa:	1c43      	adds	r3, r0, #1
 800f5fc:	d102      	bne.n	800f604 <_kill_r+0x1c>
 800f5fe:	682b      	ldr	r3, [r5, #0]
 800f600:	b103      	cbz	r3, 800f604 <_kill_r+0x1c>
 800f602:	6023      	str	r3, [r4, #0]
 800f604:	bd38      	pop	{r3, r4, r5, pc}
 800f606:	bf00      	nop
 800f608:	20000ab8 	.word	0x20000ab8

0800f60c <_getpid_r>:
 800f60c:	f7f3 ba52 	b.w	8002ab4 <_getpid>

0800f610 <atan2>:
 800f610:	f000 b802 	b.w	800f618 <__ieee754_atan2>
 800f614:	0000      	movs	r0, r0
	...

0800f618 <__ieee754_atan2>:
 800f618:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f61c:	ec57 6b11 	vmov	r6, r7, d1
 800f620:	4273      	negs	r3, r6
 800f622:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800f7a0 <__ieee754_atan2+0x188>
 800f626:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800f62a:	4333      	orrs	r3, r6
 800f62c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800f630:	4543      	cmp	r3, r8
 800f632:	ec51 0b10 	vmov	r0, r1, d0
 800f636:	ee11 5a10 	vmov	r5, s2
 800f63a:	d80a      	bhi.n	800f652 <__ieee754_atan2+0x3a>
 800f63c:	4244      	negs	r4, r0
 800f63e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f642:	4304      	orrs	r4, r0
 800f644:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800f648:	4544      	cmp	r4, r8
 800f64a:	ee10 9a10 	vmov	r9, s0
 800f64e:	468e      	mov	lr, r1
 800f650:	d907      	bls.n	800f662 <__ieee754_atan2+0x4a>
 800f652:	4632      	mov	r2, r6
 800f654:	463b      	mov	r3, r7
 800f656:	f7f0 fe23 	bl	80002a0 <__adddf3>
 800f65a:	ec41 0b10 	vmov	d0, r0, r1
 800f65e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f662:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800f666:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f66a:	4334      	orrs	r4, r6
 800f66c:	d103      	bne.n	800f676 <__ieee754_atan2+0x5e>
 800f66e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f672:	f000 b8c5 	b.w	800f800 <atan>
 800f676:	17bc      	asrs	r4, r7, #30
 800f678:	f004 0402 	and.w	r4, r4, #2
 800f67c:	ea53 0909 	orrs.w	r9, r3, r9
 800f680:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800f684:	d107      	bne.n	800f696 <__ieee754_atan2+0x7e>
 800f686:	2c02      	cmp	r4, #2
 800f688:	d05f      	beq.n	800f74a <__ieee754_atan2+0x132>
 800f68a:	2c03      	cmp	r4, #3
 800f68c:	d1e5      	bne.n	800f65a <__ieee754_atan2+0x42>
 800f68e:	a140      	add	r1, pc, #256	; (adr r1, 800f790 <__ieee754_atan2+0x178>)
 800f690:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f694:	e7e1      	b.n	800f65a <__ieee754_atan2+0x42>
 800f696:	4315      	orrs	r5, r2
 800f698:	d106      	bne.n	800f6a8 <__ieee754_atan2+0x90>
 800f69a:	f1be 0f00 	cmp.w	lr, #0
 800f69e:	da5f      	bge.n	800f760 <__ieee754_atan2+0x148>
 800f6a0:	a13d      	add	r1, pc, #244	; (adr r1, 800f798 <__ieee754_atan2+0x180>)
 800f6a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f6a6:	e7d8      	b.n	800f65a <__ieee754_atan2+0x42>
 800f6a8:	4542      	cmp	r2, r8
 800f6aa:	d10f      	bne.n	800f6cc <__ieee754_atan2+0xb4>
 800f6ac:	4293      	cmp	r3, r2
 800f6ae:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800f6b2:	d107      	bne.n	800f6c4 <__ieee754_atan2+0xac>
 800f6b4:	2c02      	cmp	r4, #2
 800f6b6:	d84c      	bhi.n	800f752 <__ieee754_atan2+0x13a>
 800f6b8:	4b33      	ldr	r3, [pc, #204]	; (800f788 <__ieee754_atan2+0x170>)
 800f6ba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f6be:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f6c2:	e7ca      	b.n	800f65a <__ieee754_atan2+0x42>
 800f6c4:	2c02      	cmp	r4, #2
 800f6c6:	d848      	bhi.n	800f75a <__ieee754_atan2+0x142>
 800f6c8:	4b30      	ldr	r3, [pc, #192]	; (800f78c <__ieee754_atan2+0x174>)
 800f6ca:	e7f6      	b.n	800f6ba <__ieee754_atan2+0xa2>
 800f6cc:	4543      	cmp	r3, r8
 800f6ce:	d0e4      	beq.n	800f69a <__ieee754_atan2+0x82>
 800f6d0:	1a9b      	subs	r3, r3, r2
 800f6d2:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800f6d6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f6da:	da1e      	bge.n	800f71a <__ieee754_atan2+0x102>
 800f6dc:	2f00      	cmp	r7, #0
 800f6de:	da01      	bge.n	800f6e4 <__ieee754_atan2+0xcc>
 800f6e0:	323c      	adds	r2, #60	; 0x3c
 800f6e2:	db1e      	blt.n	800f722 <__ieee754_atan2+0x10a>
 800f6e4:	4632      	mov	r2, r6
 800f6e6:	463b      	mov	r3, r7
 800f6e8:	f7f1 f8ba 	bl	8000860 <__aeabi_ddiv>
 800f6ec:	ec41 0b10 	vmov	d0, r0, r1
 800f6f0:	f000 fa7a 	bl	800fbe8 <fabs>
 800f6f4:	f000 f884 	bl	800f800 <atan>
 800f6f8:	ec51 0b10 	vmov	r0, r1, d0
 800f6fc:	2c01      	cmp	r4, #1
 800f6fe:	d013      	beq.n	800f728 <__ieee754_atan2+0x110>
 800f700:	2c02      	cmp	r4, #2
 800f702:	d015      	beq.n	800f730 <__ieee754_atan2+0x118>
 800f704:	2c00      	cmp	r4, #0
 800f706:	d0a8      	beq.n	800f65a <__ieee754_atan2+0x42>
 800f708:	a317      	add	r3, pc, #92	; (adr r3, 800f768 <__ieee754_atan2+0x150>)
 800f70a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f70e:	f7f0 fdc5 	bl	800029c <__aeabi_dsub>
 800f712:	a317      	add	r3, pc, #92	; (adr r3, 800f770 <__ieee754_atan2+0x158>)
 800f714:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f718:	e014      	b.n	800f744 <__ieee754_atan2+0x12c>
 800f71a:	a117      	add	r1, pc, #92	; (adr r1, 800f778 <__ieee754_atan2+0x160>)
 800f71c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f720:	e7ec      	b.n	800f6fc <__ieee754_atan2+0xe4>
 800f722:	2000      	movs	r0, #0
 800f724:	2100      	movs	r1, #0
 800f726:	e7e9      	b.n	800f6fc <__ieee754_atan2+0xe4>
 800f728:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f72c:	4619      	mov	r1, r3
 800f72e:	e794      	b.n	800f65a <__ieee754_atan2+0x42>
 800f730:	a30d      	add	r3, pc, #52	; (adr r3, 800f768 <__ieee754_atan2+0x150>)
 800f732:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f736:	f7f0 fdb1 	bl	800029c <__aeabi_dsub>
 800f73a:	4602      	mov	r2, r0
 800f73c:	460b      	mov	r3, r1
 800f73e:	a10c      	add	r1, pc, #48	; (adr r1, 800f770 <__ieee754_atan2+0x158>)
 800f740:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f744:	f7f0 fdaa 	bl	800029c <__aeabi_dsub>
 800f748:	e787      	b.n	800f65a <__ieee754_atan2+0x42>
 800f74a:	a109      	add	r1, pc, #36	; (adr r1, 800f770 <__ieee754_atan2+0x158>)
 800f74c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f750:	e783      	b.n	800f65a <__ieee754_atan2+0x42>
 800f752:	a10b      	add	r1, pc, #44	; (adr r1, 800f780 <__ieee754_atan2+0x168>)
 800f754:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f758:	e77f      	b.n	800f65a <__ieee754_atan2+0x42>
 800f75a:	2000      	movs	r0, #0
 800f75c:	2100      	movs	r1, #0
 800f75e:	e77c      	b.n	800f65a <__ieee754_atan2+0x42>
 800f760:	a105      	add	r1, pc, #20	; (adr r1, 800f778 <__ieee754_atan2+0x160>)
 800f762:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f766:	e778      	b.n	800f65a <__ieee754_atan2+0x42>
 800f768:	33145c07 	.word	0x33145c07
 800f76c:	3ca1a626 	.word	0x3ca1a626
 800f770:	54442d18 	.word	0x54442d18
 800f774:	400921fb 	.word	0x400921fb
 800f778:	54442d18 	.word	0x54442d18
 800f77c:	3ff921fb 	.word	0x3ff921fb
 800f780:	54442d18 	.word	0x54442d18
 800f784:	3fe921fb 	.word	0x3fe921fb
 800f788:	08012948 	.word	0x08012948
 800f78c:	08012960 	.word	0x08012960
 800f790:	54442d18 	.word	0x54442d18
 800f794:	c00921fb 	.word	0xc00921fb
 800f798:	54442d18 	.word	0x54442d18
 800f79c:	bff921fb 	.word	0xbff921fb
 800f7a0:	7ff00000 	.word	0x7ff00000

0800f7a4 <sqrt>:
 800f7a4:	b538      	push	{r3, r4, r5, lr}
 800f7a6:	ed2d 8b02 	vpush	{d8}
 800f7aa:	ec55 4b10 	vmov	r4, r5, d0
 800f7ae:	f000 fa7f 	bl	800fcb0 <__ieee754_sqrt>
 800f7b2:	4622      	mov	r2, r4
 800f7b4:	462b      	mov	r3, r5
 800f7b6:	4620      	mov	r0, r4
 800f7b8:	4629      	mov	r1, r5
 800f7ba:	eeb0 8a40 	vmov.f32	s16, s0
 800f7be:	eef0 8a60 	vmov.f32	s17, s1
 800f7c2:	f7f1 f9bd 	bl	8000b40 <__aeabi_dcmpun>
 800f7c6:	b990      	cbnz	r0, 800f7ee <sqrt+0x4a>
 800f7c8:	2200      	movs	r2, #0
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	4620      	mov	r0, r4
 800f7ce:	4629      	mov	r1, r5
 800f7d0:	f7f1 f98e 	bl	8000af0 <__aeabi_dcmplt>
 800f7d4:	b158      	cbz	r0, 800f7ee <sqrt+0x4a>
 800f7d6:	f7fc fdcd 	bl	800c374 <__errno>
 800f7da:	2321      	movs	r3, #33	; 0x21
 800f7dc:	6003      	str	r3, [r0, #0]
 800f7de:	2200      	movs	r2, #0
 800f7e0:	2300      	movs	r3, #0
 800f7e2:	4610      	mov	r0, r2
 800f7e4:	4619      	mov	r1, r3
 800f7e6:	f7f1 f83b 	bl	8000860 <__aeabi_ddiv>
 800f7ea:	ec41 0b18 	vmov	d8, r0, r1
 800f7ee:	eeb0 0a48 	vmov.f32	s0, s16
 800f7f2:	eef0 0a68 	vmov.f32	s1, s17
 800f7f6:	ecbd 8b02 	vpop	{d8}
 800f7fa:	bd38      	pop	{r3, r4, r5, pc}
 800f7fc:	0000      	movs	r0, r0
	...

0800f800 <atan>:
 800f800:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f804:	ec55 4b10 	vmov	r4, r5, d0
 800f808:	4bc3      	ldr	r3, [pc, #780]	; (800fb18 <atan+0x318>)
 800f80a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f80e:	429e      	cmp	r6, r3
 800f810:	46ab      	mov	fp, r5
 800f812:	dd18      	ble.n	800f846 <atan+0x46>
 800f814:	4bc1      	ldr	r3, [pc, #772]	; (800fb1c <atan+0x31c>)
 800f816:	429e      	cmp	r6, r3
 800f818:	dc01      	bgt.n	800f81e <atan+0x1e>
 800f81a:	d109      	bne.n	800f830 <atan+0x30>
 800f81c:	b144      	cbz	r4, 800f830 <atan+0x30>
 800f81e:	4622      	mov	r2, r4
 800f820:	462b      	mov	r3, r5
 800f822:	4620      	mov	r0, r4
 800f824:	4629      	mov	r1, r5
 800f826:	f7f0 fd3b 	bl	80002a0 <__adddf3>
 800f82a:	4604      	mov	r4, r0
 800f82c:	460d      	mov	r5, r1
 800f82e:	e006      	b.n	800f83e <atan+0x3e>
 800f830:	f1bb 0f00 	cmp.w	fp, #0
 800f834:	f300 8131 	bgt.w	800fa9a <atan+0x29a>
 800f838:	a59b      	add	r5, pc, #620	; (adr r5, 800faa8 <atan+0x2a8>)
 800f83a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f83e:	ec45 4b10 	vmov	d0, r4, r5
 800f842:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f846:	4bb6      	ldr	r3, [pc, #728]	; (800fb20 <atan+0x320>)
 800f848:	429e      	cmp	r6, r3
 800f84a:	dc14      	bgt.n	800f876 <atan+0x76>
 800f84c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800f850:	429e      	cmp	r6, r3
 800f852:	dc0d      	bgt.n	800f870 <atan+0x70>
 800f854:	a396      	add	r3, pc, #600	; (adr r3, 800fab0 <atan+0x2b0>)
 800f856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f85a:	ee10 0a10 	vmov	r0, s0
 800f85e:	4629      	mov	r1, r5
 800f860:	f7f0 fd1e 	bl	80002a0 <__adddf3>
 800f864:	4baf      	ldr	r3, [pc, #700]	; (800fb24 <atan+0x324>)
 800f866:	2200      	movs	r2, #0
 800f868:	f7f1 f960 	bl	8000b2c <__aeabi_dcmpgt>
 800f86c:	2800      	cmp	r0, #0
 800f86e:	d1e6      	bne.n	800f83e <atan+0x3e>
 800f870:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800f874:	e02b      	b.n	800f8ce <atan+0xce>
 800f876:	f000 f9b7 	bl	800fbe8 <fabs>
 800f87a:	4bab      	ldr	r3, [pc, #684]	; (800fb28 <atan+0x328>)
 800f87c:	429e      	cmp	r6, r3
 800f87e:	ec55 4b10 	vmov	r4, r5, d0
 800f882:	f300 80bf 	bgt.w	800fa04 <atan+0x204>
 800f886:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800f88a:	429e      	cmp	r6, r3
 800f88c:	f300 80a0 	bgt.w	800f9d0 <atan+0x1d0>
 800f890:	ee10 2a10 	vmov	r2, s0
 800f894:	ee10 0a10 	vmov	r0, s0
 800f898:	462b      	mov	r3, r5
 800f89a:	4629      	mov	r1, r5
 800f89c:	f7f0 fd00 	bl	80002a0 <__adddf3>
 800f8a0:	4ba0      	ldr	r3, [pc, #640]	; (800fb24 <atan+0x324>)
 800f8a2:	2200      	movs	r2, #0
 800f8a4:	f7f0 fcfa 	bl	800029c <__aeabi_dsub>
 800f8a8:	2200      	movs	r2, #0
 800f8aa:	4606      	mov	r6, r0
 800f8ac:	460f      	mov	r7, r1
 800f8ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f8b2:	4620      	mov	r0, r4
 800f8b4:	4629      	mov	r1, r5
 800f8b6:	f7f0 fcf3 	bl	80002a0 <__adddf3>
 800f8ba:	4602      	mov	r2, r0
 800f8bc:	460b      	mov	r3, r1
 800f8be:	4630      	mov	r0, r6
 800f8c0:	4639      	mov	r1, r7
 800f8c2:	f7f0 ffcd 	bl	8000860 <__aeabi_ddiv>
 800f8c6:	f04f 0a00 	mov.w	sl, #0
 800f8ca:	4604      	mov	r4, r0
 800f8cc:	460d      	mov	r5, r1
 800f8ce:	4622      	mov	r2, r4
 800f8d0:	462b      	mov	r3, r5
 800f8d2:	4620      	mov	r0, r4
 800f8d4:	4629      	mov	r1, r5
 800f8d6:	f7f0 fe99 	bl	800060c <__aeabi_dmul>
 800f8da:	4602      	mov	r2, r0
 800f8dc:	460b      	mov	r3, r1
 800f8de:	4680      	mov	r8, r0
 800f8e0:	4689      	mov	r9, r1
 800f8e2:	f7f0 fe93 	bl	800060c <__aeabi_dmul>
 800f8e6:	a374      	add	r3, pc, #464	; (adr r3, 800fab8 <atan+0x2b8>)
 800f8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8ec:	4606      	mov	r6, r0
 800f8ee:	460f      	mov	r7, r1
 800f8f0:	f7f0 fe8c 	bl	800060c <__aeabi_dmul>
 800f8f4:	a372      	add	r3, pc, #456	; (adr r3, 800fac0 <atan+0x2c0>)
 800f8f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8fa:	f7f0 fcd1 	bl	80002a0 <__adddf3>
 800f8fe:	4632      	mov	r2, r6
 800f900:	463b      	mov	r3, r7
 800f902:	f7f0 fe83 	bl	800060c <__aeabi_dmul>
 800f906:	a370      	add	r3, pc, #448	; (adr r3, 800fac8 <atan+0x2c8>)
 800f908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f90c:	f7f0 fcc8 	bl	80002a0 <__adddf3>
 800f910:	4632      	mov	r2, r6
 800f912:	463b      	mov	r3, r7
 800f914:	f7f0 fe7a 	bl	800060c <__aeabi_dmul>
 800f918:	a36d      	add	r3, pc, #436	; (adr r3, 800fad0 <atan+0x2d0>)
 800f91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f91e:	f7f0 fcbf 	bl	80002a0 <__adddf3>
 800f922:	4632      	mov	r2, r6
 800f924:	463b      	mov	r3, r7
 800f926:	f7f0 fe71 	bl	800060c <__aeabi_dmul>
 800f92a:	a36b      	add	r3, pc, #428	; (adr r3, 800fad8 <atan+0x2d8>)
 800f92c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f930:	f7f0 fcb6 	bl	80002a0 <__adddf3>
 800f934:	4632      	mov	r2, r6
 800f936:	463b      	mov	r3, r7
 800f938:	f7f0 fe68 	bl	800060c <__aeabi_dmul>
 800f93c:	a368      	add	r3, pc, #416	; (adr r3, 800fae0 <atan+0x2e0>)
 800f93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f942:	f7f0 fcad 	bl	80002a0 <__adddf3>
 800f946:	4642      	mov	r2, r8
 800f948:	464b      	mov	r3, r9
 800f94a:	f7f0 fe5f 	bl	800060c <__aeabi_dmul>
 800f94e:	a366      	add	r3, pc, #408	; (adr r3, 800fae8 <atan+0x2e8>)
 800f950:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f954:	4680      	mov	r8, r0
 800f956:	4689      	mov	r9, r1
 800f958:	4630      	mov	r0, r6
 800f95a:	4639      	mov	r1, r7
 800f95c:	f7f0 fe56 	bl	800060c <__aeabi_dmul>
 800f960:	a363      	add	r3, pc, #396	; (adr r3, 800faf0 <atan+0x2f0>)
 800f962:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f966:	f7f0 fc99 	bl	800029c <__aeabi_dsub>
 800f96a:	4632      	mov	r2, r6
 800f96c:	463b      	mov	r3, r7
 800f96e:	f7f0 fe4d 	bl	800060c <__aeabi_dmul>
 800f972:	a361      	add	r3, pc, #388	; (adr r3, 800faf8 <atan+0x2f8>)
 800f974:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f978:	f7f0 fc90 	bl	800029c <__aeabi_dsub>
 800f97c:	4632      	mov	r2, r6
 800f97e:	463b      	mov	r3, r7
 800f980:	f7f0 fe44 	bl	800060c <__aeabi_dmul>
 800f984:	a35e      	add	r3, pc, #376	; (adr r3, 800fb00 <atan+0x300>)
 800f986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f98a:	f7f0 fc87 	bl	800029c <__aeabi_dsub>
 800f98e:	4632      	mov	r2, r6
 800f990:	463b      	mov	r3, r7
 800f992:	f7f0 fe3b 	bl	800060c <__aeabi_dmul>
 800f996:	a35c      	add	r3, pc, #368	; (adr r3, 800fb08 <atan+0x308>)
 800f998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f99c:	f7f0 fc7e 	bl	800029c <__aeabi_dsub>
 800f9a0:	4632      	mov	r2, r6
 800f9a2:	463b      	mov	r3, r7
 800f9a4:	f7f0 fe32 	bl	800060c <__aeabi_dmul>
 800f9a8:	4602      	mov	r2, r0
 800f9aa:	460b      	mov	r3, r1
 800f9ac:	4640      	mov	r0, r8
 800f9ae:	4649      	mov	r1, r9
 800f9b0:	f7f0 fc76 	bl	80002a0 <__adddf3>
 800f9b4:	4622      	mov	r2, r4
 800f9b6:	462b      	mov	r3, r5
 800f9b8:	f7f0 fe28 	bl	800060c <__aeabi_dmul>
 800f9bc:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800f9c0:	4602      	mov	r2, r0
 800f9c2:	460b      	mov	r3, r1
 800f9c4:	d14b      	bne.n	800fa5e <atan+0x25e>
 800f9c6:	4620      	mov	r0, r4
 800f9c8:	4629      	mov	r1, r5
 800f9ca:	f7f0 fc67 	bl	800029c <__aeabi_dsub>
 800f9ce:	e72c      	b.n	800f82a <atan+0x2a>
 800f9d0:	ee10 0a10 	vmov	r0, s0
 800f9d4:	4b53      	ldr	r3, [pc, #332]	; (800fb24 <atan+0x324>)
 800f9d6:	2200      	movs	r2, #0
 800f9d8:	4629      	mov	r1, r5
 800f9da:	f7f0 fc5f 	bl	800029c <__aeabi_dsub>
 800f9de:	4b51      	ldr	r3, [pc, #324]	; (800fb24 <atan+0x324>)
 800f9e0:	4606      	mov	r6, r0
 800f9e2:	460f      	mov	r7, r1
 800f9e4:	2200      	movs	r2, #0
 800f9e6:	4620      	mov	r0, r4
 800f9e8:	4629      	mov	r1, r5
 800f9ea:	f7f0 fc59 	bl	80002a0 <__adddf3>
 800f9ee:	4602      	mov	r2, r0
 800f9f0:	460b      	mov	r3, r1
 800f9f2:	4630      	mov	r0, r6
 800f9f4:	4639      	mov	r1, r7
 800f9f6:	f7f0 ff33 	bl	8000860 <__aeabi_ddiv>
 800f9fa:	f04f 0a01 	mov.w	sl, #1
 800f9fe:	4604      	mov	r4, r0
 800fa00:	460d      	mov	r5, r1
 800fa02:	e764      	b.n	800f8ce <atan+0xce>
 800fa04:	4b49      	ldr	r3, [pc, #292]	; (800fb2c <atan+0x32c>)
 800fa06:	429e      	cmp	r6, r3
 800fa08:	da1d      	bge.n	800fa46 <atan+0x246>
 800fa0a:	ee10 0a10 	vmov	r0, s0
 800fa0e:	4b48      	ldr	r3, [pc, #288]	; (800fb30 <atan+0x330>)
 800fa10:	2200      	movs	r2, #0
 800fa12:	4629      	mov	r1, r5
 800fa14:	f7f0 fc42 	bl	800029c <__aeabi_dsub>
 800fa18:	4b45      	ldr	r3, [pc, #276]	; (800fb30 <atan+0x330>)
 800fa1a:	4606      	mov	r6, r0
 800fa1c:	460f      	mov	r7, r1
 800fa1e:	2200      	movs	r2, #0
 800fa20:	4620      	mov	r0, r4
 800fa22:	4629      	mov	r1, r5
 800fa24:	f7f0 fdf2 	bl	800060c <__aeabi_dmul>
 800fa28:	4b3e      	ldr	r3, [pc, #248]	; (800fb24 <atan+0x324>)
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	f7f0 fc38 	bl	80002a0 <__adddf3>
 800fa30:	4602      	mov	r2, r0
 800fa32:	460b      	mov	r3, r1
 800fa34:	4630      	mov	r0, r6
 800fa36:	4639      	mov	r1, r7
 800fa38:	f7f0 ff12 	bl	8000860 <__aeabi_ddiv>
 800fa3c:	f04f 0a02 	mov.w	sl, #2
 800fa40:	4604      	mov	r4, r0
 800fa42:	460d      	mov	r5, r1
 800fa44:	e743      	b.n	800f8ce <atan+0xce>
 800fa46:	462b      	mov	r3, r5
 800fa48:	ee10 2a10 	vmov	r2, s0
 800fa4c:	4939      	ldr	r1, [pc, #228]	; (800fb34 <atan+0x334>)
 800fa4e:	2000      	movs	r0, #0
 800fa50:	f7f0 ff06 	bl	8000860 <__aeabi_ddiv>
 800fa54:	f04f 0a03 	mov.w	sl, #3
 800fa58:	4604      	mov	r4, r0
 800fa5a:	460d      	mov	r5, r1
 800fa5c:	e737      	b.n	800f8ce <atan+0xce>
 800fa5e:	4b36      	ldr	r3, [pc, #216]	; (800fb38 <atan+0x338>)
 800fa60:	4e36      	ldr	r6, [pc, #216]	; (800fb3c <atan+0x33c>)
 800fa62:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fa66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa6a:	f7f0 fc17 	bl	800029c <__aeabi_dsub>
 800fa6e:	4622      	mov	r2, r4
 800fa70:	462b      	mov	r3, r5
 800fa72:	f7f0 fc13 	bl	800029c <__aeabi_dsub>
 800fa76:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800fa7a:	4602      	mov	r2, r0
 800fa7c:	460b      	mov	r3, r1
 800fa7e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800fa82:	f7f0 fc0b 	bl	800029c <__aeabi_dsub>
 800fa86:	f1bb 0f00 	cmp.w	fp, #0
 800fa8a:	4604      	mov	r4, r0
 800fa8c:	460d      	mov	r5, r1
 800fa8e:	f6bf aed6 	bge.w	800f83e <atan+0x3e>
 800fa92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fa96:	461d      	mov	r5, r3
 800fa98:	e6d1      	b.n	800f83e <atan+0x3e>
 800fa9a:	a51d      	add	r5, pc, #116	; (adr r5, 800fb10 <atan+0x310>)
 800fa9c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800faa0:	e6cd      	b.n	800f83e <atan+0x3e>
 800faa2:	bf00      	nop
 800faa4:	f3af 8000 	nop.w
 800faa8:	54442d18 	.word	0x54442d18
 800faac:	bff921fb 	.word	0xbff921fb
 800fab0:	8800759c 	.word	0x8800759c
 800fab4:	7e37e43c 	.word	0x7e37e43c
 800fab8:	e322da11 	.word	0xe322da11
 800fabc:	3f90ad3a 	.word	0x3f90ad3a
 800fac0:	24760deb 	.word	0x24760deb
 800fac4:	3fa97b4b 	.word	0x3fa97b4b
 800fac8:	a0d03d51 	.word	0xa0d03d51
 800facc:	3fb10d66 	.word	0x3fb10d66
 800fad0:	c54c206e 	.word	0xc54c206e
 800fad4:	3fb745cd 	.word	0x3fb745cd
 800fad8:	920083ff 	.word	0x920083ff
 800fadc:	3fc24924 	.word	0x3fc24924
 800fae0:	5555550d 	.word	0x5555550d
 800fae4:	3fd55555 	.word	0x3fd55555
 800fae8:	2c6a6c2f 	.word	0x2c6a6c2f
 800faec:	bfa2b444 	.word	0xbfa2b444
 800faf0:	52defd9a 	.word	0x52defd9a
 800faf4:	3fadde2d 	.word	0x3fadde2d
 800faf8:	af749a6d 	.word	0xaf749a6d
 800fafc:	3fb3b0f2 	.word	0x3fb3b0f2
 800fb00:	fe231671 	.word	0xfe231671
 800fb04:	3fbc71c6 	.word	0x3fbc71c6
 800fb08:	9998ebc4 	.word	0x9998ebc4
 800fb0c:	3fc99999 	.word	0x3fc99999
 800fb10:	54442d18 	.word	0x54442d18
 800fb14:	3ff921fb 	.word	0x3ff921fb
 800fb18:	440fffff 	.word	0x440fffff
 800fb1c:	7ff00000 	.word	0x7ff00000
 800fb20:	3fdbffff 	.word	0x3fdbffff
 800fb24:	3ff00000 	.word	0x3ff00000
 800fb28:	3ff2ffff 	.word	0x3ff2ffff
 800fb2c:	40038000 	.word	0x40038000
 800fb30:	3ff80000 	.word	0x3ff80000
 800fb34:	bff00000 	.word	0xbff00000
 800fb38:	08012998 	.word	0x08012998
 800fb3c:	08012978 	.word	0x08012978

0800fb40 <cos>:
 800fb40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fb42:	ec53 2b10 	vmov	r2, r3, d0
 800fb46:	4826      	ldr	r0, [pc, #152]	; (800fbe0 <cos+0xa0>)
 800fb48:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800fb4c:	4281      	cmp	r1, r0
 800fb4e:	dc06      	bgt.n	800fb5e <cos+0x1e>
 800fb50:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800fbd8 <cos+0x98>
 800fb54:	b005      	add	sp, #20
 800fb56:	f85d eb04 	ldr.w	lr, [sp], #4
 800fb5a:	f000 bf5d 	b.w	8010a18 <__kernel_cos>
 800fb5e:	4821      	ldr	r0, [pc, #132]	; (800fbe4 <cos+0xa4>)
 800fb60:	4281      	cmp	r1, r0
 800fb62:	dd09      	ble.n	800fb78 <cos+0x38>
 800fb64:	ee10 0a10 	vmov	r0, s0
 800fb68:	4619      	mov	r1, r3
 800fb6a:	f7f0 fb97 	bl	800029c <__aeabi_dsub>
 800fb6e:	ec41 0b10 	vmov	d0, r0, r1
 800fb72:	b005      	add	sp, #20
 800fb74:	f85d fb04 	ldr.w	pc, [sp], #4
 800fb78:	4668      	mov	r0, sp
 800fb7a:	f000 f9f5 	bl	800ff68 <__ieee754_rem_pio2>
 800fb7e:	f000 0003 	and.w	r0, r0, #3
 800fb82:	2801      	cmp	r0, #1
 800fb84:	d00b      	beq.n	800fb9e <cos+0x5e>
 800fb86:	2802      	cmp	r0, #2
 800fb88:	d016      	beq.n	800fbb8 <cos+0x78>
 800fb8a:	b9e0      	cbnz	r0, 800fbc6 <cos+0x86>
 800fb8c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fb90:	ed9d 0b00 	vldr	d0, [sp]
 800fb94:	f000 ff40 	bl	8010a18 <__kernel_cos>
 800fb98:	ec51 0b10 	vmov	r0, r1, d0
 800fb9c:	e7e7      	b.n	800fb6e <cos+0x2e>
 800fb9e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fba2:	ed9d 0b00 	vldr	d0, [sp]
 800fba6:	f000 ffff 	bl	8010ba8 <__kernel_sin>
 800fbaa:	ec53 2b10 	vmov	r2, r3, d0
 800fbae:	ee10 0a10 	vmov	r0, s0
 800fbb2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800fbb6:	e7da      	b.n	800fb6e <cos+0x2e>
 800fbb8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fbbc:	ed9d 0b00 	vldr	d0, [sp]
 800fbc0:	f000 ff2a 	bl	8010a18 <__kernel_cos>
 800fbc4:	e7f1      	b.n	800fbaa <cos+0x6a>
 800fbc6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fbca:	ed9d 0b00 	vldr	d0, [sp]
 800fbce:	2001      	movs	r0, #1
 800fbd0:	f000 ffea 	bl	8010ba8 <__kernel_sin>
 800fbd4:	e7e0      	b.n	800fb98 <cos+0x58>
 800fbd6:	bf00      	nop
	...
 800fbe0:	3fe921fb 	.word	0x3fe921fb
 800fbe4:	7fefffff 	.word	0x7fefffff

0800fbe8 <fabs>:
 800fbe8:	ec51 0b10 	vmov	r0, r1, d0
 800fbec:	ee10 2a10 	vmov	r2, s0
 800fbf0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fbf4:	ec43 2b10 	vmov	d0, r2, r3
 800fbf8:	4770      	bx	lr
 800fbfa:	0000      	movs	r0, r0
 800fbfc:	0000      	movs	r0, r0
	...

0800fc00 <sin>:
 800fc00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fc02:	ec53 2b10 	vmov	r2, r3, d0
 800fc06:	4828      	ldr	r0, [pc, #160]	; (800fca8 <sin+0xa8>)
 800fc08:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800fc0c:	4281      	cmp	r1, r0
 800fc0e:	dc07      	bgt.n	800fc20 <sin+0x20>
 800fc10:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800fca0 <sin+0xa0>
 800fc14:	2000      	movs	r0, #0
 800fc16:	b005      	add	sp, #20
 800fc18:	f85d eb04 	ldr.w	lr, [sp], #4
 800fc1c:	f000 bfc4 	b.w	8010ba8 <__kernel_sin>
 800fc20:	4822      	ldr	r0, [pc, #136]	; (800fcac <sin+0xac>)
 800fc22:	4281      	cmp	r1, r0
 800fc24:	dd09      	ble.n	800fc3a <sin+0x3a>
 800fc26:	ee10 0a10 	vmov	r0, s0
 800fc2a:	4619      	mov	r1, r3
 800fc2c:	f7f0 fb36 	bl	800029c <__aeabi_dsub>
 800fc30:	ec41 0b10 	vmov	d0, r0, r1
 800fc34:	b005      	add	sp, #20
 800fc36:	f85d fb04 	ldr.w	pc, [sp], #4
 800fc3a:	4668      	mov	r0, sp
 800fc3c:	f000 f994 	bl	800ff68 <__ieee754_rem_pio2>
 800fc40:	f000 0003 	and.w	r0, r0, #3
 800fc44:	2801      	cmp	r0, #1
 800fc46:	d00c      	beq.n	800fc62 <sin+0x62>
 800fc48:	2802      	cmp	r0, #2
 800fc4a:	d011      	beq.n	800fc70 <sin+0x70>
 800fc4c:	b9f0      	cbnz	r0, 800fc8c <sin+0x8c>
 800fc4e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fc52:	ed9d 0b00 	vldr	d0, [sp]
 800fc56:	2001      	movs	r0, #1
 800fc58:	f000 ffa6 	bl	8010ba8 <__kernel_sin>
 800fc5c:	ec51 0b10 	vmov	r0, r1, d0
 800fc60:	e7e6      	b.n	800fc30 <sin+0x30>
 800fc62:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fc66:	ed9d 0b00 	vldr	d0, [sp]
 800fc6a:	f000 fed5 	bl	8010a18 <__kernel_cos>
 800fc6e:	e7f5      	b.n	800fc5c <sin+0x5c>
 800fc70:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fc74:	ed9d 0b00 	vldr	d0, [sp]
 800fc78:	2001      	movs	r0, #1
 800fc7a:	f000 ff95 	bl	8010ba8 <__kernel_sin>
 800fc7e:	ec53 2b10 	vmov	r2, r3, d0
 800fc82:	ee10 0a10 	vmov	r0, s0
 800fc86:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800fc8a:	e7d1      	b.n	800fc30 <sin+0x30>
 800fc8c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800fc90:	ed9d 0b00 	vldr	d0, [sp]
 800fc94:	f000 fec0 	bl	8010a18 <__kernel_cos>
 800fc98:	e7f1      	b.n	800fc7e <sin+0x7e>
 800fc9a:	bf00      	nop
 800fc9c:	f3af 8000 	nop.w
	...
 800fca8:	3fe921fb 	.word	0x3fe921fb
 800fcac:	7fefffff 	.word	0x7fefffff

0800fcb0 <__ieee754_sqrt>:
 800fcb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcb4:	ec55 4b10 	vmov	r4, r5, d0
 800fcb8:	4e67      	ldr	r6, [pc, #412]	; (800fe58 <__ieee754_sqrt+0x1a8>)
 800fcba:	43ae      	bics	r6, r5
 800fcbc:	ee10 0a10 	vmov	r0, s0
 800fcc0:	ee10 2a10 	vmov	r2, s0
 800fcc4:	4629      	mov	r1, r5
 800fcc6:	462b      	mov	r3, r5
 800fcc8:	d10d      	bne.n	800fce6 <__ieee754_sqrt+0x36>
 800fcca:	f7f0 fc9f 	bl	800060c <__aeabi_dmul>
 800fcce:	4602      	mov	r2, r0
 800fcd0:	460b      	mov	r3, r1
 800fcd2:	4620      	mov	r0, r4
 800fcd4:	4629      	mov	r1, r5
 800fcd6:	f7f0 fae3 	bl	80002a0 <__adddf3>
 800fcda:	4604      	mov	r4, r0
 800fcdc:	460d      	mov	r5, r1
 800fcde:	ec45 4b10 	vmov	d0, r4, r5
 800fce2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fce6:	2d00      	cmp	r5, #0
 800fce8:	dc0b      	bgt.n	800fd02 <__ieee754_sqrt+0x52>
 800fcea:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800fcee:	4326      	orrs	r6, r4
 800fcf0:	d0f5      	beq.n	800fcde <__ieee754_sqrt+0x2e>
 800fcf2:	b135      	cbz	r5, 800fd02 <__ieee754_sqrt+0x52>
 800fcf4:	f7f0 fad2 	bl	800029c <__aeabi_dsub>
 800fcf8:	4602      	mov	r2, r0
 800fcfa:	460b      	mov	r3, r1
 800fcfc:	f7f0 fdb0 	bl	8000860 <__aeabi_ddiv>
 800fd00:	e7eb      	b.n	800fcda <__ieee754_sqrt+0x2a>
 800fd02:	1509      	asrs	r1, r1, #20
 800fd04:	f000 808d 	beq.w	800fe22 <__ieee754_sqrt+0x172>
 800fd08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800fd0c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800fd10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fd14:	07c9      	lsls	r1, r1, #31
 800fd16:	bf5c      	itt	pl
 800fd18:	005b      	lslpl	r3, r3, #1
 800fd1a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800fd1e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800fd22:	bf58      	it	pl
 800fd24:	0052      	lslpl	r2, r2, #1
 800fd26:	2500      	movs	r5, #0
 800fd28:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800fd2c:	1076      	asrs	r6, r6, #1
 800fd2e:	0052      	lsls	r2, r2, #1
 800fd30:	f04f 0e16 	mov.w	lr, #22
 800fd34:	46ac      	mov	ip, r5
 800fd36:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800fd3a:	eb0c 0001 	add.w	r0, ip, r1
 800fd3e:	4298      	cmp	r0, r3
 800fd40:	bfde      	ittt	le
 800fd42:	1a1b      	suble	r3, r3, r0
 800fd44:	eb00 0c01 	addle.w	ip, r0, r1
 800fd48:	186d      	addle	r5, r5, r1
 800fd4a:	005b      	lsls	r3, r3, #1
 800fd4c:	f1be 0e01 	subs.w	lr, lr, #1
 800fd50:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800fd54:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800fd58:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800fd5c:	d1ed      	bne.n	800fd3a <__ieee754_sqrt+0x8a>
 800fd5e:	4674      	mov	r4, lr
 800fd60:	2720      	movs	r7, #32
 800fd62:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800fd66:	4563      	cmp	r3, ip
 800fd68:	eb01 000e 	add.w	r0, r1, lr
 800fd6c:	dc02      	bgt.n	800fd74 <__ieee754_sqrt+0xc4>
 800fd6e:	d113      	bne.n	800fd98 <__ieee754_sqrt+0xe8>
 800fd70:	4290      	cmp	r0, r2
 800fd72:	d811      	bhi.n	800fd98 <__ieee754_sqrt+0xe8>
 800fd74:	2800      	cmp	r0, #0
 800fd76:	eb00 0e01 	add.w	lr, r0, r1
 800fd7a:	da57      	bge.n	800fe2c <__ieee754_sqrt+0x17c>
 800fd7c:	f1be 0f00 	cmp.w	lr, #0
 800fd80:	db54      	blt.n	800fe2c <__ieee754_sqrt+0x17c>
 800fd82:	f10c 0801 	add.w	r8, ip, #1
 800fd86:	eba3 030c 	sub.w	r3, r3, ip
 800fd8a:	4290      	cmp	r0, r2
 800fd8c:	bf88      	it	hi
 800fd8e:	f103 33ff 	addhi.w	r3, r3, #4294967295	; 0xffffffff
 800fd92:	1a12      	subs	r2, r2, r0
 800fd94:	440c      	add	r4, r1
 800fd96:	46c4      	mov	ip, r8
 800fd98:	005b      	lsls	r3, r3, #1
 800fd9a:	3f01      	subs	r7, #1
 800fd9c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800fda0:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800fda4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800fda8:	d1dd      	bne.n	800fd66 <__ieee754_sqrt+0xb6>
 800fdaa:	4313      	orrs	r3, r2
 800fdac:	d01b      	beq.n	800fde6 <__ieee754_sqrt+0x136>
 800fdae:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800fe5c <__ieee754_sqrt+0x1ac>
 800fdb2:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800fe60 <__ieee754_sqrt+0x1b0>
 800fdb6:	e9da 0100 	ldrd	r0, r1, [sl]
 800fdba:	e9db 2300 	ldrd	r2, r3, [fp]
 800fdbe:	f7f0 fa6d 	bl	800029c <__aeabi_dsub>
 800fdc2:	e9da 8900 	ldrd	r8, r9, [sl]
 800fdc6:	4602      	mov	r2, r0
 800fdc8:	460b      	mov	r3, r1
 800fdca:	4640      	mov	r0, r8
 800fdcc:	4649      	mov	r1, r9
 800fdce:	f7f0 fe99 	bl	8000b04 <__aeabi_dcmple>
 800fdd2:	b140      	cbz	r0, 800fde6 <__ieee754_sqrt+0x136>
 800fdd4:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
 800fdd8:	e9da 0100 	ldrd	r0, r1, [sl]
 800fddc:	e9db 2300 	ldrd	r2, r3, [fp]
 800fde0:	d126      	bne.n	800fe30 <__ieee754_sqrt+0x180>
 800fde2:	3501      	adds	r5, #1
 800fde4:	463c      	mov	r4, r7
 800fde6:	106a      	asrs	r2, r5, #1
 800fde8:	0863      	lsrs	r3, r4, #1
 800fdea:	07e9      	lsls	r1, r5, #31
 800fdec:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800fdf0:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800fdf4:	bf48      	it	mi
 800fdf6:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800fdfa:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800fdfe:	461c      	mov	r4, r3
 800fe00:	e76d      	b.n	800fcde <__ieee754_sqrt+0x2e>
 800fe02:	0ad3      	lsrs	r3, r2, #11
 800fe04:	3815      	subs	r0, #21
 800fe06:	0552      	lsls	r2, r2, #21
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d0fa      	beq.n	800fe02 <__ieee754_sqrt+0x152>
 800fe0c:	02dc      	lsls	r4, r3, #11
 800fe0e:	d50a      	bpl.n	800fe26 <__ieee754_sqrt+0x176>
 800fe10:	f1c1 0420 	rsb	r4, r1, #32
 800fe14:	fa22 f404 	lsr.w	r4, r2, r4
 800fe18:	1e4d      	subs	r5, r1, #1
 800fe1a:	408a      	lsls	r2, r1
 800fe1c:	4323      	orrs	r3, r4
 800fe1e:	1b41      	subs	r1, r0, r5
 800fe20:	e772      	b.n	800fd08 <__ieee754_sqrt+0x58>
 800fe22:	4608      	mov	r0, r1
 800fe24:	e7f0      	b.n	800fe08 <__ieee754_sqrt+0x158>
 800fe26:	005b      	lsls	r3, r3, #1
 800fe28:	3101      	adds	r1, #1
 800fe2a:	e7ef      	b.n	800fe0c <__ieee754_sqrt+0x15c>
 800fe2c:	46e0      	mov	r8, ip
 800fe2e:	e7aa      	b.n	800fd86 <__ieee754_sqrt+0xd6>
 800fe30:	f7f0 fa36 	bl	80002a0 <__adddf3>
 800fe34:	e9da 8900 	ldrd	r8, r9, [sl]
 800fe38:	4602      	mov	r2, r0
 800fe3a:	460b      	mov	r3, r1
 800fe3c:	4640      	mov	r0, r8
 800fe3e:	4649      	mov	r1, r9
 800fe40:	f7f0 fe56 	bl	8000af0 <__aeabi_dcmplt>
 800fe44:	b120      	cbz	r0, 800fe50 <__ieee754_sqrt+0x1a0>
 800fe46:	1ca0      	adds	r0, r4, #2
 800fe48:	bf08      	it	eq
 800fe4a:	3501      	addeq	r5, #1
 800fe4c:	3402      	adds	r4, #2
 800fe4e:	e7ca      	b.n	800fde6 <__ieee754_sqrt+0x136>
 800fe50:	3401      	adds	r4, #1
 800fe52:	f024 0401 	bic.w	r4, r4, #1
 800fe56:	e7c6      	b.n	800fde6 <__ieee754_sqrt+0x136>
 800fe58:	7ff00000 	.word	0x7ff00000
 800fe5c:	20000200 	.word	0x20000200
 800fe60:	20000208 	.word	0x20000208
 800fe64:	00000000 	.word	0x00000000

0800fe68 <floor>:
 800fe68:	ec51 0b10 	vmov	r0, r1, d0
 800fe6c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800fe70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fe74:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
 800fe78:	2e13      	cmp	r6, #19
 800fe7a:	ee10 5a10 	vmov	r5, s0
 800fe7e:	ee10 8a10 	vmov	r8, s0
 800fe82:	460c      	mov	r4, r1
 800fe84:	dc31      	bgt.n	800feea <floor+0x82>
 800fe86:	2e00      	cmp	r6, #0
 800fe88:	da14      	bge.n	800feb4 <floor+0x4c>
 800fe8a:	a333      	add	r3, pc, #204	; (adr r3, 800ff58 <floor+0xf0>)
 800fe8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe90:	f7f0 fa06 	bl	80002a0 <__adddf3>
 800fe94:	2200      	movs	r2, #0
 800fe96:	2300      	movs	r3, #0
 800fe98:	f7f0 fe48 	bl	8000b2c <__aeabi_dcmpgt>
 800fe9c:	b138      	cbz	r0, 800feae <floor+0x46>
 800fe9e:	2c00      	cmp	r4, #0
 800fea0:	da53      	bge.n	800ff4a <floor+0xe2>
 800fea2:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800fea6:	4325      	orrs	r5, r4
 800fea8:	d052      	beq.n	800ff50 <floor+0xe8>
 800feaa:	4c2d      	ldr	r4, [pc, #180]	; (800ff60 <floor+0xf8>)
 800feac:	2500      	movs	r5, #0
 800feae:	4621      	mov	r1, r4
 800feb0:	4628      	mov	r0, r5
 800feb2:	e024      	b.n	800fefe <floor+0x96>
 800feb4:	4f2b      	ldr	r7, [pc, #172]	; (800ff64 <floor+0xfc>)
 800feb6:	4137      	asrs	r7, r6
 800feb8:	ea01 0307 	and.w	r3, r1, r7
 800febc:	4303      	orrs	r3, r0
 800febe:	d01e      	beq.n	800fefe <floor+0x96>
 800fec0:	a325      	add	r3, pc, #148	; (adr r3, 800ff58 <floor+0xf0>)
 800fec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fec6:	f7f0 f9eb 	bl	80002a0 <__adddf3>
 800feca:	2200      	movs	r2, #0
 800fecc:	2300      	movs	r3, #0
 800fece:	f7f0 fe2d 	bl	8000b2c <__aeabi_dcmpgt>
 800fed2:	2800      	cmp	r0, #0
 800fed4:	d0eb      	beq.n	800feae <floor+0x46>
 800fed6:	2c00      	cmp	r4, #0
 800fed8:	bfbe      	ittt	lt
 800feda:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800fede:	4133      	asrlt	r3, r6
 800fee0:	18e4      	addlt	r4, r4, r3
 800fee2:	ea24 0407 	bic.w	r4, r4, r7
 800fee6:	2500      	movs	r5, #0
 800fee8:	e7e1      	b.n	800feae <floor+0x46>
 800feea:	2e33      	cmp	r6, #51	; 0x33
 800feec:	dd0b      	ble.n	800ff06 <floor+0x9e>
 800feee:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800fef2:	d104      	bne.n	800fefe <floor+0x96>
 800fef4:	ee10 2a10 	vmov	r2, s0
 800fef8:	460b      	mov	r3, r1
 800fefa:	f7f0 f9d1 	bl	80002a0 <__adddf3>
 800fefe:	ec41 0b10 	vmov	d0, r0, r1
 800ff02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ff06:	f2a3 4313 	subw	r3, r3, #1043	; 0x413
 800ff0a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800ff0e:	40df      	lsrs	r7, r3
 800ff10:	4238      	tst	r0, r7
 800ff12:	d0f4      	beq.n	800fefe <floor+0x96>
 800ff14:	a310      	add	r3, pc, #64	; (adr r3, 800ff58 <floor+0xf0>)
 800ff16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff1a:	f7f0 f9c1 	bl	80002a0 <__adddf3>
 800ff1e:	2200      	movs	r2, #0
 800ff20:	2300      	movs	r3, #0
 800ff22:	f7f0 fe03 	bl	8000b2c <__aeabi_dcmpgt>
 800ff26:	2800      	cmp	r0, #0
 800ff28:	d0c1      	beq.n	800feae <floor+0x46>
 800ff2a:	2c00      	cmp	r4, #0
 800ff2c:	da0a      	bge.n	800ff44 <floor+0xdc>
 800ff2e:	2e14      	cmp	r6, #20
 800ff30:	d101      	bne.n	800ff36 <floor+0xce>
 800ff32:	3401      	adds	r4, #1
 800ff34:	e006      	b.n	800ff44 <floor+0xdc>
 800ff36:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800ff3a:	2301      	movs	r3, #1
 800ff3c:	40b3      	lsls	r3, r6
 800ff3e:	441d      	add	r5, r3
 800ff40:	45a8      	cmp	r8, r5
 800ff42:	d8f6      	bhi.n	800ff32 <floor+0xca>
 800ff44:	ea25 0507 	bic.w	r5, r5, r7
 800ff48:	e7b1      	b.n	800feae <floor+0x46>
 800ff4a:	2500      	movs	r5, #0
 800ff4c:	462c      	mov	r4, r5
 800ff4e:	e7ae      	b.n	800feae <floor+0x46>
 800ff50:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800ff54:	e7ab      	b.n	800feae <floor+0x46>
 800ff56:	bf00      	nop
 800ff58:	8800759c 	.word	0x8800759c
 800ff5c:	7e37e43c 	.word	0x7e37e43c
 800ff60:	bff00000 	.word	0xbff00000
 800ff64:	000fffff 	.word	0x000fffff

0800ff68 <__ieee754_rem_pio2>:
 800ff68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff6c:	ed2d 8b02 	vpush	{d8}
 800ff70:	ec55 4b10 	vmov	r4, r5, d0
 800ff74:	4bca      	ldr	r3, [pc, #808]	; (80102a0 <__ieee754_rem_pio2+0x338>)
 800ff76:	b08b      	sub	sp, #44	; 0x2c
 800ff78:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800ff7c:	4598      	cmp	r8, r3
 800ff7e:	4682      	mov	sl, r0
 800ff80:	9502      	str	r5, [sp, #8]
 800ff82:	dc08      	bgt.n	800ff96 <__ieee754_rem_pio2+0x2e>
 800ff84:	2200      	movs	r2, #0
 800ff86:	2300      	movs	r3, #0
 800ff88:	ed80 0b00 	vstr	d0, [r0]
 800ff8c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ff90:	f04f 0b00 	mov.w	fp, #0
 800ff94:	e028      	b.n	800ffe8 <__ieee754_rem_pio2+0x80>
 800ff96:	4bc3      	ldr	r3, [pc, #780]	; (80102a4 <__ieee754_rem_pio2+0x33c>)
 800ff98:	4598      	cmp	r8, r3
 800ff9a:	dc78      	bgt.n	801008e <__ieee754_rem_pio2+0x126>
 800ff9c:	9b02      	ldr	r3, [sp, #8]
 800ff9e:	4ec2      	ldr	r6, [pc, #776]	; (80102a8 <__ieee754_rem_pio2+0x340>)
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	ee10 0a10 	vmov	r0, s0
 800ffa6:	a3b0      	add	r3, pc, #704	; (adr r3, 8010268 <__ieee754_rem_pio2+0x300>)
 800ffa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffac:	4629      	mov	r1, r5
 800ffae:	dd39      	ble.n	8010024 <__ieee754_rem_pio2+0xbc>
 800ffb0:	f7f0 f974 	bl	800029c <__aeabi_dsub>
 800ffb4:	45b0      	cmp	r8, r6
 800ffb6:	4604      	mov	r4, r0
 800ffb8:	460d      	mov	r5, r1
 800ffba:	d01b      	beq.n	800fff4 <__ieee754_rem_pio2+0x8c>
 800ffbc:	a3ac      	add	r3, pc, #688	; (adr r3, 8010270 <__ieee754_rem_pio2+0x308>)
 800ffbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffc2:	f7f0 f96b 	bl	800029c <__aeabi_dsub>
 800ffc6:	4602      	mov	r2, r0
 800ffc8:	460b      	mov	r3, r1
 800ffca:	e9ca 2300 	strd	r2, r3, [sl]
 800ffce:	4620      	mov	r0, r4
 800ffd0:	4629      	mov	r1, r5
 800ffd2:	f7f0 f963 	bl	800029c <__aeabi_dsub>
 800ffd6:	a3a6      	add	r3, pc, #664	; (adr r3, 8010270 <__ieee754_rem_pio2+0x308>)
 800ffd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffdc:	f7f0 f95e 	bl	800029c <__aeabi_dsub>
 800ffe0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ffe4:	f04f 0b01 	mov.w	fp, #1
 800ffe8:	4658      	mov	r0, fp
 800ffea:	b00b      	add	sp, #44	; 0x2c
 800ffec:	ecbd 8b02 	vpop	{d8}
 800fff0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fff4:	a3a0      	add	r3, pc, #640	; (adr r3, 8010278 <__ieee754_rem_pio2+0x310>)
 800fff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fffa:	f7f0 f94f 	bl	800029c <__aeabi_dsub>
 800fffe:	a3a0      	add	r3, pc, #640	; (adr r3, 8010280 <__ieee754_rem_pio2+0x318>)
 8010000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010004:	4604      	mov	r4, r0
 8010006:	460d      	mov	r5, r1
 8010008:	f7f0 f948 	bl	800029c <__aeabi_dsub>
 801000c:	4602      	mov	r2, r0
 801000e:	460b      	mov	r3, r1
 8010010:	e9ca 2300 	strd	r2, r3, [sl]
 8010014:	4620      	mov	r0, r4
 8010016:	4629      	mov	r1, r5
 8010018:	f7f0 f940 	bl	800029c <__aeabi_dsub>
 801001c:	a398      	add	r3, pc, #608	; (adr r3, 8010280 <__ieee754_rem_pio2+0x318>)
 801001e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010022:	e7db      	b.n	800ffdc <__ieee754_rem_pio2+0x74>
 8010024:	f7f0 f93c 	bl	80002a0 <__adddf3>
 8010028:	45b0      	cmp	r8, r6
 801002a:	4604      	mov	r4, r0
 801002c:	460d      	mov	r5, r1
 801002e:	d016      	beq.n	801005e <__ieee754_rem_pio2+0xf6>
 8010030:	a38f      	add	r3, pc, #572	; (adr r3, 8010270 <__ieee754_rem_pio2+0x308>)
 8010032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010036:	f7f0 f933 	bl	80002a0 <__adddf3>
 801003a:	4602      	mov	r2, r0
 801003c:	460b      	mov	r3, r1
 801003e:	e9ca 2300 	strd	r2, r3, [sl]
 8010042:	4620      	mov	r0, r4
 8010044:	4629      	mov	r1, r5
 8010046:	f7f0 f929 	bl	800029c <__aeabi_dsub>
 801004a:	a389      	add	r3, pc, #548	; (adr r3, 8010270 <__ieee754_rem_pio2+0x308>)
 801004c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010050:	f7f0 f926 	bl	80002a0 <__adddf3>
 8010054:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 8010058:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801005c:	e7c4      	b.n	800ffe8 <__ieee754_rem_pio2+0x80>
 801005e:	a386      	add	r3, pc, #536	; (adr r3, 8010278 <__ieee754_rem_pio2+0x310>)
 8010060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010064:	f7f0 f91c 	bl	80002a0 <__adddf3>
 8010068:	a385      	add	r3, pc, #532	; (adr r3, 8010280 <__ieee754_rem_pio2+0x318>)
 801006a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801006e:	4604      	mov	r4, r0
 8010070:	460d      	mov	r5, r1
 8010072:	f7f0 f915 	bl	80002a0 <__adddf3>
 8010076:	4602      	mov	r2, r0
 8010078:	460b      	mov	r3, r1
 801007a:	e9ca 2300 	strd	r2, r3, [sl]
 801007e:	4620      	mov	r0, r4
 8010080:	4629      	mov	r1, r5
 8010082:	f7f0 f90b 	bl	800029c <__aeabi_dsub>
 8010086:	a37e      	add	r3, pc, #504	; (adr r3, 8010280 <__ieee754_rem_pio2+0x318>)
 8010088:	e9d3 2300 	ldrd	r2, r3, [r3]
 801008c:	e7e0      	b.n	8010050 <__ieee754_rem_pio2+0xe8>
 801008e:	4b87      	ldr	r3, [pc, #540]	; (80102ac <__ieee754_rem_pio2+0x344>)
 8010090:	4598      	cmp	r8, r3
 8010092:	f300 80d8 	bgt.w	8010246 <__ieee754_rem_pio2+0x2de>
 8010096:	f7ff fda7 	bl	800fbe8 <fabs>
 801009a:	ec55 4b10 	vmov	r4, r5, d0
 801009e:	ee10 0a10 	vmov	r0, s0
 80100a2:	a379      	add	r3, pc, #484	; (adr r3, 8010288 <__ieee754_rem_pio2+0x320>)
 80100a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100a8:	4629      	mov	r1, r5
 80100aa:	f7f0 faaf 	bl	800060c <__aeabi_dmul>
 80100ae:	4b80      	ldr	r3, [pc, #512]	; (80102b0 <__ieee754_rem_pio2+0x348>)
 80100b0:	2200      	movs	r2, #0
 80100b2:	f7f0 f8f5 	bl	80002a0 <__adddf3>
 80100b6:	f7f0 fd59 	bl	8000b6c <__aeabi_d2iz>
 80100ba:	4683      	mov	fp, r0
 80100bc:	f7f0 fa3c 	bl	8000538 <__aeabi_i2d>
 80100c0:	4602      	mov	r2, r0
 80100c2:	460b      	mov	r3, r1
 80100c4:	ec43 2b18 	vmov	d8, r2, r3
 80100c8:	a367      	add	r3, pc, #412	; (adr r3, 8010268 <__ieee754_rem_pio2+0x300>)
 80100ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100ce:	f7f0 fa9d 	bl	800060c <__aeabi_dmul>
 80100d2:	4602      	mov	r2, r0
 80100d4:	460b      	mov	r3, r1
 80100d6:	4620      	mov	r0, r4
 80100d8:	4629      	mov	r1, r5
 80100da:	f7f0 f8df 	bl	800029c <__aeabi_dsub>
 80100de:	a364      	add	r3, pc, #400	; (adr r3, 8010270 <__ieee754_rem_pio2+0x308>)
 80100e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100e4:	4606      	mov	r6, r0
 80100e6:	460f      	mov	r7, r1
 80100e8:	ec51 0b18 	vmov	r0, r1, d8
 80100ec:	f7f0 fa8e 	bl	800060c <__aeabi_dmul>
 80100f0:	f1bb 0f1f 	cmp.w	fp, #31
 80100f4:	4604      	mov	r4, r0
 80100f6:	460d      	mov	r5, r1
 80100f8:	dc0d      	bgt.n	8010116 <__ieee754_rem_pio2+0x1ae>
 80100fa:	4b6e      	ldr	r3, [pc, #440]	; (80102b4 <__ieee754_rem_pio2+0x34c>)
 80100fc:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8010100:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010104:	4543      	cmp	r3, r8
 8010106:	d006      	beq.n	8010116 <__ieee754_rem_pio2+0x1ae>
 8010108:	4622      	mov	r2, r4
 801010a:	462b      	mov	r3, r5
 801010c:	4630      	mov	r0, r6
 801010e:	4639      	mov	r1, r7
 8010110:	f7f0 f8c4 	bl	800029c <__aeabi_dsub>
 8010114:	e00e      	b.n	8010134 <__ieee754_rem_pio2+0x1cc>
 8010116:	462b      	mov	r3, r5
 8010118:	4622      	mov	r2, r4
 801011a:	4630      	mov	r0, r6
 801011c:	4639      	mov	r1, r7
 801011e:	f7f0 f8bd 	bl	800029c <__aeabi_dsub>
 8010122:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010126:	9303      	str	r3, [sp, #12]
 8010128:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801012c:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8010130:	2b10      	cmp	r3, #16
 8010132:	dc02      	bgt.n	801013a <__ieee754_rem_pio2+0x1d2>
 8010134:	e9ca 0100 	strd	r0, r1, [sl]
 8010138:	e039      	b.n	80101ae <__ieee754_rem_pio2+0x246>
 801013a:	a34f      	add	r3, pc, #316	; (adr r3, 8010278 <__ieee754_rem_pio2+0x310>)
 801013c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010140:	ec51 0b18 	vmov	r0, r1, d8
 8010144:	f7f0 fa62 	bl	800060c <__aeabi_dmul>
 8010148:	4604      	mov	r4, r0
 801014a:	460d      	mov	r5, r1
 801014c:	4602      	mov	r2, r0
 801014e:	460b      	mov	r3, r1
 8010150:	4630      	mov	r0, r6
 8010152:	4639      	mov	r1, r7
 8010154:	f7f0 f8a2 	bl	800029c <__aeabi_dsub>
 8010158:	4602      	mov	r2, r0
 801015a:	460b      	mov	r3, r1
 801015c:	4680      	mov	r8, r0
 801015e:	4689      	mov	r9, r1
 8010160:	4630      	mov	r0, r6
 8010162:	4639      	mov	r1, r7
 8010164:	f7f0 f89a 	bl	800029c <__aeabi_dsub>
 8010168:	4622      	mov	r2, r4
 801016a:	462b      	mov	r3, r5
 801016c:	f7f0 f896 	bl	800029c <__aeabi_dsub>
 8010170:	a343      	add	r3, pc, #268	; (adr r3, 8010280 <__ieee754_rem_pio2+0x318>)
 8010172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010176:	4604      	mov	r4, r0
 8010178:	460d      	mov	r5, r1
 801017a:	ec51 0b18 	vmov	r0, r1, d8
 801017e:	f7f0 fa45 	bl	800060c <__aeabi_dmul>
 8010182:	4622      	mov	r2, r4
 8010184:	462b      	mov	r3, r5
 8010186:	f7f0 f889 	bl	800029c <__aeabi_dsub>
 801018a:	4602      	mov	r2, r0
 801018c:	460b      	mov	r3, r1
 801018e:	4604      	mov	r4, r0
 8010190:	460d      	mov	r5, r1
 8010192:	4640      	mov	r0, r8
 8010194:	4649      	mov	r1, r9
 8010196:	f7f0 f881 	bl	800029c <__aeabi_dsub>
 801019a:	9a03      	ldr	r2, [sp, #12]
 801019c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80101a0:	1ad3      	subs	r3, r2, r3
 80101a2:	2b31      	cmp	r3, #49	; 0x31
 80101a4:	dc24      	bgt.n	80101f0 <__ieee754_rem_pio2+0x288>
 80101a6:	e9ca 0100 	strd	r0, r1, [sl]
 80101aa:	4646      	mov	r6, r8
 80101ac:	464f      	mov	r7, r9
 80101ae:	e9da 8900 	ldrd	r8, r9, [sl]
 80101b2:	4630      	mov	r0, r6
 80101b4:	4642      	mov	r2, r8
 80101b6:	464b      	mov	r3, r9
 80101b8:	4639      	mov	r1, r7
 80101ba:	f7f0 f86f 	bl	800029c <__aeabi_dsub>
 80101be:	462b      	mov	r3, r5
 80101c0:	4622      	mov	r2, r4
 80101c2:	f7f0 f86b 	bl	800029c <__aeabi_dsub>
 80101c6:	9b02      	ldr	r3, [sp, #8]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80101ce:	f6bf af0b 	bge.w	800ffe8 <__ieee754_rem_pio2+0x80>
 80101d2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80101d6:	f8ca 3004 	str.w	r3, [sl, #4]
 80101da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80101de:	f8ca 8000 	str.w	r8, [sl]
 80101e2:	f8ca 0008 	str.w	r0, [sl, #8]
 80101e6:	f8ca 300c 	str.w	r3, [sl, #12]
 80101ea:	f1cb 0b00 	rsb	fp, fp, #0
 80101ee:	e6fb      	b.n	800ffe8 <__ieee754_rem_pio2+0x80>
 80101f0:	a327      	add	r3, pc, #156	; (adr r3, 8010290 <__ieee754_rem_pio2+0x328>)
 80101f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101f6:	ec51 0b18 	vmov	r0, r1, d8
 80101fa:	f7f0 fa07 	bl	800060c <__aeabi_dmul>
 80101fe:	4604      	mov	r4, r0
 8010200:	460d      	mov	r5, r1
 8010202:	4602      	mov	r2, r0
 8010204:	460b      	mov	r3, r1
 8010206:	4640      	mov	r0, r8
 8010208:	4649      	mov	r1, r9
 801020a:	f7f0 f847 	bl	800029c <__aeabi_dsub>
 801020e:	4602      	mov	r2, r0
 8010210:	460b      	mov	r3, r1
 8010212:	4606      	mov	r6, r0
 8010214:	460f      	mov	r7, r1
 8010216:	4640      	mov	r0, r8
 8010218:	4649      	mov	r1, r9
 801021a:	f7f0 f83f 	bl	800029c <__aeabi_dsub>
 801021e:	4622      	mov	r2, r4
 8010220:	462b      	mov	r3, r5
 8010222:	f7f0 f83b 	bl	800029c <__aeabi_dsub>
 8010226:	a31c      	add	r3, pc, #112	; (adr r3, 8010298 <__ieee754_rem_pio2+0x330>)
 8010228:	e9d3 2300 	ldrd	r2, r3, [r3]
 801022c:	4604      	mov	r4, r0
 801022e:	460d      	mov	r5, r1
 8010230:	ec51 0b18 	vmov	r0, r1, d8
 8010234:	f7f0 f9ea 	bl	800060c <__aeabi_dmul>
 8010238:	4622      	mov	r2, r4
 801023a:	462b      	mov	r3, r5
 801023c:	f7f0 f82e 	bl	800029c <__aeabi_dsub>
 8010240:	4604      	mov	r4, r0
 8010242:	460d      	mov	r5, r1
 8010244:	e760      	b.n	8010108 <__ieee754_rem_pio2+0x1a0>
 8010246:	4b1c      	ldr	r3, [pc, #112]	; (80102b8 <__ieee754_rem_pio2+0x350>)
 8010248:	4598      	cmp	r8, r3
 801024a:	dd37      	ble.n	80102bc <__ieee754_rem_pio2+0x354>
 801024c:	ee10 2a10 	vmov	r2, s0
 8010250:	462b      	mov	r3, r5
 8010252:	4620      	mov	r0, r4
 8010254:	4629      	mov	r1, r5
 8010256:	f7f0 f821 	bl	800029c <__aeabi_dsub>
 801025a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801025e:	e9ca 0100 	strd	r0, r1, [sl]
 8010262:	e695      	b.n	800ff90 <__ieee754_rem_pio2+0x28>
 8010264:	f3af 8000 	nop.w
 8010268:	54400000 	.word	0x54400000
 801026c:	3ff921fb 	.word	0x3ff921fb
 8010270:	1a626331 	.word	0x1a626331
 8010274:	3dd0b461 	.word	0x3dd0b461
 8010278:	1a600000 	.word	0x1a600000
 801027c:	3dd0b461 	.word	0x3dd0b461
 8010280:	2e037073 	.word	0x2e037073
 8010284:	3ba3198a 	.word	0x3ba3198a
 8010288:	6dc9c883 	.word	0x6dc9c883
 801028c:	3fe45f30 	.word	0x3fe45f30
 8010290:	2e000000 	.word	0x2e000000
 8010294:	3ba3198a 	.word	0x3ba3198a
 8010298:	252049c1 	.word	0x252049c1
 801029c:	397b839a 	.word	0x397b839a
 80102a0:	3fe921fb 	.word	0x3fe921fb
 80102a4:	4002d97b 	.word	0x4002d97b
 80102a8:	3ff921fb 	.word	0x3ff921fb
 80102ac:	413921fb 	.word	0x413921fb
 80102b0:	3fe00000 	.word	0x3fe00000
 80102b4:	080129b8 	.word	0x080129b8
 80102b8:	7fefffff 	.word	0x7fefffff
 80102bc:	ea4f 5628 	mov.w	r6, r8, asr #20
 80102c0:	f2a6 4616 	subw	r6, r6, #1046	; 0x416
 80102c4:	eba8 5106 	sub.w	r1, r8, r6, lsl #20
 80102c8:	4620      	mov	r0, r4
 80102ca:	460d      	mov	r5, r1
 80102cc:	f7f0 fc4e 	bl	8000b6c <__aeabi_d2iz>
 80102d0:	f7f0 f932 	bl	8000538 <__aeabi_i2d>
 80102d4:	4602      	mov	r2, r0
 80102d6:	460b      	mov	r3, r1
 80102d8:	4620      	mov	r0, r4
 80102da:	4629      	mov	r1, r5
 80102dc:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80102e0:	f7ef ffdc 	bl	800029c <__aeabi_dsub>
 80102e4:	4b21      	ldr	r3, [pc, #132]	; (801036c <__ieee754_rem_pio2+0x404>)
 80102e6:	2200      	movs	r2, #0
 80102e8:	f7f0 f990 	bl	800060c <__aeabi_dmul>
 80102ec:	460d      	mov	r5, r1
 80102ee:	4604      	mov	r4, r0
 80102f0:	f7f0 fc3c 	bl	8000b6c <__aeabi_d2iz>
 80102f4:	f7f0 f920 	bl	8000538 <__aeabi_i2d>
 80102f8:	4602      	mov	r2, r0
 80102fa:	460b      	mov	r3, r1
 80102fc:	4620      	mov	r0, r4
 80102fe:	4629      	mov	r1, r5
 8010300:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010304:	f7ef ffca 	bl	800029c <__aeabi_dsub>
 8010308:	4b18      	ldr	r3, [pc, #96]	; (801036c <__ieee754_rem_pio2+0x404>)
 801030a:	2200      	movs	r2, #0
 801030c:	f7f0 f97e 	bl	800060c <__aeabi_dmul>
 8010310:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010314:	f10d 0828 	add.w	r8, sp, #40	; 0x28
 8010318:	2703      	movs	r7, #3
 801031a:	2400      	movs	r4, #0
 801031c:	2500      	movs	r5, #0
 801031e:	e978 0102 	ldrd	r0, r1, [r8, #-8]!
 8010322:	4622      	mov	r2, r4
 8010324:	462b      	mov	r3, r5
 8010326:	46b9      	mov	r9, r7
 8010328:	3f01      	subs	r7, #1
 801032a:	f7f0 fbd7 	bl	8000adc <__aeabi_dcmpeq>
 801032e:	2800      	cmp	r0, #0
 8010330:	d1f5      	bne.n	801031e <__ieee754_rem_pio2+0x3b6>
 8010332:	4b0f      	ldr	r3, [pc, #60]	; (8010370 <__ieee754_rem_pio2+0x408>)
 8010334:	9301      	str	r3, [sp, #4]
 8010336:	2302      	movs	r3, #2
 8010338:	9300      	str	r3, [sp, #0]
 801033a:	4632      	mov	r2, r6
 801033c:	464b      	mov	r3, r9
 801033e:	4651      	mov	r1, sl
 8010340:	a804      	add	r0, sp, #16
 8010342:	f000 f819 	bl	8010378 <__kernel_rem_pio2>
 8010346:	9b02      	ldr	r3, [sp, #8]
 8010348:	2b00      	cmp	r3, #0
 801034a:	4683      	mov	fp, r0
 801034c:	f6bf ae4c 	bge.w	800ffe8 <__ieee754_rem_pio2+0x80>
 8010350:	e9da 2100 	ldrd	r2, r1, [sl]
 8010354:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010358:	e9ca 2300 	strd	r2, r3, [sl]
 801035c:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8010360:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010364:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8010368:	e73f      	b.n	80101ea <__ieee754_rem_pio2+0x282>
 801036a:	bf00      	nop
 801036c:	41700000 	.word	0x41700000
 8010370:	08012a38 	.word	0x08012a38
 8010374:	00000000 	.word	0x00000000

08010378 <__kernel_rem_pio2>:
 8010378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801037c:	ed2d 8b02 	vpush	{d8}
 8010380:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8010384:	f112 0f14 	cmn.w	r2, #20
 8010388:	9306      	str	r3, [sp, #24]
 801038a:	9104      	str	r1, [sp, #16]
 801038c:	4bc2      	ldr	r3, [pc, #776]	; (8010698 <__kernel_rem_pio2+0x320>)
 801038e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8010390:	9009      	str	r0, [sp, #36]	; 0x24
 8010392:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010396:	9300      	str	r3, [sp, #0]
 8010398:	9b06      	ldr	r3, [sp, #24]
 801039a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 801039e:	bfa8      	it	ge
 80103a0:	1ed4      	subge	r4, r2, #3
 80103a2:	9305      	str	r3, [sp, #20]
 80103a4:	bfb2      	itee	lt
 80103a6:	2400      	movlt	r4, #0
 80103a8:	2318      	movge	r3, #24
 80103aa:	fb94 f4f3 	sdivge	r4, r4, r3
 80103ae:	f06f 0317 	mvn.w	r3, #23
 80103b2:	fb04 3303 	mla	r3, r4, r3, r3
 80103b6:	eb03 0a02 	add.w	sl, r3, r2
 80103ba:	9b00      	ldr	r3, [sp, #0]
 80103bc:	9a05      	ldr	r2, [sp, #20]
 80103be:	ed9f 8bb2 	vldr	d8, [pc, #712]	; 8010688 <__kernel_rem_pio2+0x310>
 80103c2:	eb03 0802 	add.w	r8, r3, r2
 80103c6:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80103c8:	1aa7      	subs	r7, r4, r2
 80103ca:	ae20      	add	r6, sp, #128	; 0x80
 80103cc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80103d0:	2500      	movs	r5, #0
 80103d2:	4545      	cmp	r5, r8
 80103d4:	dd13      	ble.n	80103fe <__kernel_rem_pio2+0x86>
 80103d6:	9b06      	ldr	r3, [sp, #24]
 80103d8:	aa20      	add	r2, sp, #128	; 0x80
 80103da:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80103de:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80103e2:	f04f 0800 	mov.w	r8, #0
 80103e6:	9b00      	ldr	r3, [sp, #0]
 80103e8:	4598      	cmp	r8, r3
 80103ea:	dc31      	bgt.n	8010450 <__kernel_rem_pio2+0xd8>
 80103ec:	ed9f 7ba6 	vldr	d7, [pc, #664]	; 8010688 <__kernel_rem_pio2+0x310>
 80103f0:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80103f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80103f8:	462f      	mov	r7, r5
 80103fa:	2600      	movs	r6, #0
 80103fc:	e01b      	b.n	8010436 <__kernel_rem_pio2+0xbe>
 80103fe:	42ef      	cmn	r7, r5
 8010400:	d407      	bmi.n	8010412 <__kernel_rem_pio2+0x9a>
 8010402:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8010406:	f7f0 f897 	bl	8000538 <__aeabi_i2d>
 801040a:	e8e6 0102 	strd	r0, r1, [r6], #8
 801040e:	3501      	adds	r5, #1
 8010410:	e7df      	b.n	80103d2 <__kernel_rem_pio2+0x5a>
 8010412:	ec51 0b18 	vmov	r0, r1, d8
 8010416:	e7f8      	b.n	801040a <__kernel_rem_pio2+0x92>
 8010418:	e9d7 2300 	ldrd	r2, r3, [r7]
 801041c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8010420:	f7f0 f8f4 	bl	800060c <__aeabi_dmul>
 8010424:	4602      	mov	r2, r0
 8010426:	460b      	mov	r3, r1
 8010428:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801042c:	f7ef ff38 	bl	80002a0 <__adddf3>
 8010430:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010434:	3601      	adds	r6, #1
 8010436:	9b05      	ldr	r3, [sp, #20]
 8010438:	429e      	cmp	r6, r3
 801043a:	f1a7 0708 	sub.w	r7, r7, #8
 801043e:	ddeb      	ble.n	8010418 <__kernel_rem_pio2+0xa0>
 8010440:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010444:	f108 0801 	add.w	r8, r8, #1
 8010448:	ecab 7b02 	vstmia	fp!, {d7}
 801044c:	3508      	adds	r5, #8
 801044e:	e7ca      	b.n	80103e6 <__kernel_rem_pio2+0x6e>
 8010450:	9b00      	ldr	r3, [sp, #0]
 8010452:	aa0c      	add	r2, sp, #48	; 0x30
 8010454:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010458:	930b      	str	r3, [sp, #44]	; 0x2c
 801045a:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 801045c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010460:	9c00      	ldr	r4, [sp, #0]
 8010462:	930a      	str	r3, [sp, #40]	; 0x28
 8010464:	00e3      	lsls	r3, r4, #3
 8010466:	9308      	str	r3, [sp, #32]
 8010468:	ab98      	add	r3, sp, #608	; 0x260
 801046a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801046e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8010472:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 8010476:	ab70      	add	r3, sp, #448	; 0x1c0
 8010478:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 801047c:	46c3      	mov	fp, r8
 801047e:	46a1      	mov	r9, r4
 8010480:	f1b9 0f00 	cmp.w	r9, #0
 8010484:	f1a5 0508 	sub.w	r5, r5, #8
 8010488:	dc77      	bgt.n	801057a <__kernel_rem_pio2+0x202>
 801048a:	ec47 6b10 	vmov	d0, r6, r7
 801048e:	4650      	mov	r0, sl
 8010490:	f000 fc4a 	bl	8010d28 <scalbn>
 8010494:	ec57 6b10 	vmov	r6, r7, d0
 8010498:	2200      	movs	r2, #0
 801049a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801049e:	ee10 0a10 	vmov	r0, s0
 80104a2:	4639      	mov	r1, r7
 80104a4:	f7f0 f8b2 	bl	800060c <__aeabi_dmul>
 80104a8:	ec41 0b10 	vmov	d0, r0, r1
 80104ac:	f7ff fcdc 	bl	800fe68 <floor>
 80104b0:	4b7a      	ldr	r3, [pc, #488]	; (801069c <__kernel_rem_pio2+0x324>)
 80104b2:	ec51 0b10 	vmov	r0, r1, d0
 80104b6:	2200      	movs	r2, #0
 80104b8:	f7f0 f8a8 	bl	800060c <__aeabi_dmul>
 80104bc:	4602      	mov	r2, r0
 80104be:	460b      	mov	r3, r1
 80104c0:	4630      	mov	r0, r6
 80104c2:	4639      	mov	r1, r7
 80104c4:	f7ef feea 	bl	800029c <__aeabi_dsub>
 80104c8:	460f      	mov	r7, r1
 80104ca:	4606      	mov	r6, r0
 80104cc:	f7f0 fb4e 	bl	8000b6c <__aeabi_d2iz>
 80104d0:	9002      	str	r0, [sp, #8]
 80104d2:	f7f0 f831 	bl	8000538 <__aeabi_i2d>
 80104d6:	4602      	mov	r2, r0
 80104d8:	460b      	mov	r3, r1
 80104da:	4630      	mov	r0, r6
 80104dc:	4639      	mov	r1, r7
 80104de:	f7ef fedd 	bl	800029c <__aeabi_dsub>
 80104e2:	f1ba 0f00 	cmp.w	sl, #0
 80104e6:	4606      	mov	r6, r0
 80104e8:	460f      	mov	r7, r1
 80104ea:	dd6d      	ble.n	80105c8 <__kernel_rem_pio2+0x250>
 80104ec:	1e61      	subs	r1, r4, #1
 80104ee:	ab0c      	add	r3, sp, #48	; 0x30
 80104f0:	9d02      	ldr	r5, [sp, #8]
 80104f2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80104f6:	f1ca 0018 	rsb	r0, sl, #24
 80104fa:	fa43 f200 	asr.w	r2, r3, r0
 80104fe:	4415      	add	r5, r2
 8010500:	4082      	lsls	r2, r0
 8010502:	1a9b      	subs	r3, r3, r2
 8010504:	aa0c      	add	r2, sp, #48	; 0x30
 8010506:	9502      	str	r5, [sp, #8]
 8010508:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801050c:	f1ca 0217 	rsb	r2, sl, #23
 8010510:	fa43 fb02 	asr.w	fp, r3, r2
 8010514:	f1bb 0f00 	cmp.w	fp, #0
 8010518:	dd65      	ble.n	80105e6 <__kernel_rem_pio2+0x26e>
 801051a:	9b02      	ldr	r3, [sp, #8]
 801051c:	2200      	movs	r2, #0
 801051e:	3301      	adds	r3, #1
 8010520:	9302      	str	r3, [sp, #8]
 8010522:	4615      	mov	r5, r2
 8010524:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8010528:	4294      	cmp	r4, r2
 801052a:	f300 809f 	bgt.w	801066c <__kernel_rem_pio2+0x2f4>
 801052e:	f1ba 0f00 	cmp.w	sl, #0
 8010532:	dd07      	ble.n	8010544 <__kernel_rem_pio2+0x1cc>
 8010534:	f1ba 0f01 	cmp.w	sl, #1
 8010538:	f000 80c1 	beq.w	80106be <__kernel_rem_pio2+0x346>
 801053c:	f1ba 0f02 	cmp.w	sl, #2
 8010540:	f000 80c7 	beq.w	80106d2 <__kernel_rem_pio2+0x35a>
 8010544:	f1bb 0f02 	cmp.w	fp, #2
 8010548:	d14d      	bne.n	80105e6 <__kernel_rem_pio2+0x26e>
 801054a:	4632      	mov	r2, r6
 801054c:	463b      	mov	r3, r7
 801054e:	4954      	ldr	r1, [pc, #336]	; (80106a0 <__kernel_rem_pio2+0x328>)
 8010550:	2000      	movs	r0, #0
 8010552:	f7ef fea3 	bl	800029c <__aeabi_dsub>
 8010556:	4606      	mov	r6, r0
 8010558:	460f      	mov	r7, r1
 801055a:	2d00      	cmp	r5, #0
 801055c:	d043      	beq.n	80105e6 <__kernel_rem_pio2+0x26e>
 801055e:	4650      	mov	r0, sl
 8010560:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8010690 <__kernel_rem_pio2+0x318>
 8010564:	f000 fbe0 	bl	8010d28 <scalbn>
 8010568:	4630      	mov	r0, r6
 801056a:	4639      	mov	r1, r7
 801056c:	ec53 2b10 	vmov	r2, r3, d0
 8010570:	f7ef fe94 	bl	800029c <__aeabi_dsub>
 8010574:	4606      	mov	r6, r0
 8010576:	460f      	mov	r7, r1
 8010578:	e035      	b.n	80105e6 <__kernel_rem_pio2+0x26e>
 801057a:	4b4a      	ldr	r3, [pc, #296]	; (80106a4 <__kernel_rem_pio2+0x32c>)
 801057c:	2200      	movs	r2, #0
 801057e:	4630      	mov	r0, r6
 8010580:	4639      	mov	r1, r7
 8010582:	f7f0 f843 	bl	800060c <__aeabi_dmul>
 8010586:	f7f0 faf1 	bl	8000b6c <__aeabi_d2iz>
 801058a:	f7ef ffd5 	bl	8000538 <__aeabi_i2d>
 801058e:	4602      	mov	r2, r0
 8010590:	460b      	mov	r3, r1
 8010592:	ec43 2b18 	vmov	d8, r2, r3
 8010596:	4b44      	ldr	r3, [pc, #272]	; (80106a8 <__kernel_rem_pio2+0x330>)
 8010598:	2200      	movs	r2, #0
 801059a:	f7f0 f837 	bl	800060c <__aeabi_dmul>
 801059e:	4602      	mov	r2, r0
 80105a0:	460b      	mov	r3, r1
 80105a2:	4630      	mov	r0, r6
 80105a4:	4639      	mov	r1, r7
 80105a6:	f7ef fe79 	bl	800029c <__aeabi_dsub>
 80105aa:	f7f0 fadf 	bl	8000b6c <__aeabi_d2iz>
 80105ae:	e9d5 2300 	ldrd	r2, r3, [r5]
 80105b2:	f84b 0b04 	str.w	r0, [fp], #4
 80105b6:	ec51 0b18 	vmov	r0, r1, d8
 80105ba:	f7ef fe71 	bl	80002a0 <__adddf3>
 80105be:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 80105c2:	4606      	mov	r6, r0
 80105c4:	460f      	mov	r7, r1
 80105c6:	e75b      	b.n	8010480 <__kernel_rem_pio2+0x108>
 80105c8:	d106      	bne.n	80105d8 <__kernel_rem_pio2+0x260>
 80105ca:	1e63      	subs	r3, r4, #1
 80105cc:	aa0c      	add	r2, sp, #48	; 0x30
 80105ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80105d2:	ea4f 5be3 	mov.w	fp, r3, asr #23
 80105d6:	e79d      	b.n	8010514 <__kernel_rem_pio2+0x19c>
 80105d8:	4b34      	ldr	r3, [pc, #208]	; (80106ac <__kernel_rem_pio2+0x334>)
 80105da:	2200      	movs	r2, #0
 80105dc:	f7f0 fa9c 	bl	8000b18 <__aeabi_dcmpge>
 80105e0:	2800      	cmp	r0, #0
 80105e2:	d140      	bne.n	8010666 <__kernel_rem_pio2+0x2ee>
 80105e4:	4683      	mov	fp, r0
 80105e6:	2200      	movs	r2, #0
 80105e8:	2300      	movs	r3, #0
 80105ea:	4630      	mov	r0, r6
 80105ec:	4639      	mov	r1, r7
 80105ee:	f7f0 fa75 	bl	8000adc <__aeabi_dcmpeq>
 80105f2:	2800      	cmp	r0, #0
 80105f4:	f000 80c1 	beq.w	801077a <__kernel_rem_pio2+0x402>
 80105f8:	1e65      	subs	r5, r4, #1
 80105fa:	462b      	mov	r3, r5
 80105fc:	2200      	movs	r2, #0
 80105fe:	9900      	ldr	r1, [sp, #0]
 8010600:	428b      	cmp	r3, r1
 8010602:	da6d      	bge.n	80106e0 <__kernel_rem_pio2+0x368>
 8010604:	2a00      	cmp	r2, #0
 8010606:	f000 808a 	beq.w	801071e <__kernel_rem_pio2+0x3a6>
 801060a:	ab0c      	add	r3, sp, #48	; 0x30
 801060c:	f1aa 0a18 	sub.w	sl, sl, #24
 8010610:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8010614:	2b00      	cmp	r3, #0
 8010616:	f000 80ae 	beq.w	8010776 <__kernel_rem_pio2+0x3fe>
 801061a:	4650      	mov	r0, sl
 801061c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8010690 <__kernel_rem_pio2+0x318>
 8010620:	f000 fb82 	bl	8010d28 <scalbn>
 8010624:	1c6b      	adds	r3, r5, #1
 8010626:	00da      	lsls	r2, r3, #3
 8010628:	9205      	str	r2, [sp, #20]
 801062a:	ec57 6b10 	vmov	r6, r7, d0
 801062e:	aa70      	add	r2, sp, #448	; 0x1c0
 8010630:	f8df 9070 	ldr.w	r9, [pc, #112]	; 80106a4 <__kernel_rem_pio2+0x32c>
 8010634:	eb02 0ac3 	add.w	sl, r2, r3, lsl #3
 8010638:	462c      	mov	r4, r5
 801063a:	f04f 0800 	mov.w	r8, #0
 801063e:	2c00      	cmp	r4, #0
 8010640:	f280 80d4 	bge.w	80107ec <__kernel_rem_pio2+0x474>
 8010644:	462c      	mov	r4, r5
 8010646:	2c00      	cmp	r4, #0
 8010648:	f2c0 8102 	blt.w	8010850 <__kernel_rem_pio2+0x4d8>
 801064c:	4b18      	ldr	r3, [pc, #96]	; (80106b0 <__kernel_rem_pio2+0x338>)
 801064e:	461e      	mov	r6, r3
 8010650:	ab70      	add	r3, sp, #448	; 0x1c0
 8010652:	eb03 08c4 	add.w	r8, r3, r4, lsl #3
 8010656:	1b2b      	subs	r3, r5, r4
 8010658:	f04f 0900 	mov.w	r9, #0
 801065c:	f04f 0a00 	mov.w	sl, #0
 8010660:	2700      	movs	r7, #0
 8010662:	9306      	str	r3, [sp, #24]
 8010664:	e0e6      	b.n	8010834 <__kernel_rem_pio2+0x4bc>
 8010666:	f04f 0b02 	mov.w	fp, #2
 801066a:	e756      	b.n	801051a <__kernel_rem_pio2+0x1a2>
 801066c:	f8d8 3000 	ldr.w	r3, [r8]
 8010670:	bb05      	cbnz	r5, 80106b4 <__kernel_rem_pio2+0x33c>
 8010672:	b123      	cbz	r3, 801067e <__kernel_rem_pio2+0x306>
 8010674:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8010678:	f8c8 3000 	str.w	r3, [r8]
 801067c:	2301      	movs	r3, #1
 801067e:	3201      	adds	r2, #1
 8010680:	f108 0804 	add.w	r8, r8, #4
 8010684:	461d      	mov	r5, r3
 8010686:	e74f      	b.n	8010528 <__kernel_rem_pio2+0x1b0>
	...
 8010694:	3ff00000 	.word	0x3ff00000
 8010698:	08012b80 	.word	0x08012b80
 801069c:	40200000 	.word	0x40200000
 80106a0:	3ff00000 	.word	0x3ff00000
 80106a4:	3e700000 	.word	0x3e700000
 80106a8:	41700000 	.word	0x41700000
 80106ac:	3fe00000 	.word	0x3fe00000
 80106b0:	08012b40 	.word	0x08012b40
 80106b4:	1acb      	subs	r3, r1, r3
 80106b6:	f8c8 3000 	str.w	r3, [r8]
 80106ba:	462b      	mov	r3, r5
 80106bc:	e7df      	b.n	801067e <__kernel_rem_pio2+0x306>
 80106be:	1e62      	subs	r2, r4, #1
 80106c0:	ab0c      	add	r3, sp, #48	; 0x30
 80106c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80106c6:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80106ca:	a90c      	add	r1, sp, #48	; 0x30
 80106cc:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80106d0:	e738      	b.n	8010544 <__kernel_rem_pio2+0x1cc>
 80106d2:	1e62      	subs	r2, r4, #1
 80106d4:	ab0c      	add	r3, sp, #48	; 0x30
 80106d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80106da:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80106de:	e7f4      	b.n	80106ca <__kernel_rem_pio2+0x352>
 80106e0:	a90c      	add	r1, sp, #48	; 0x30
 80106e2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80106e6:	3b01      	subs	r3, #1
 80106e8:	430a      	orrs	r2, r1
 80106ea:	e788      	b.n	80105fe <__kernel_rem_pio2+0x286>
 80106ec:	3301      	adds	r3, #1
 80106ee:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80106f2:	2900      	cmp	r1, #0
 80106f4:	d0fa      	beq.n	80106ec <__kernel_rem_pio2+0x374>
 80106f6:	9a08      	ldr	r2, [sp, #32]
 80106f8:	f502 7218 	add.w	r2, r2, #608	; 0x260
 80106fc:	446a      	add	r2, sp
 80106fe:	3a98      	subs	r2, #152	; 0x98
 8010700:	9208      	str	r2, [sp, #32]
 8010702:	9a06      	ldr	r2, [sp, #24]
 8010704:	a920      	add	r1, sp, #128	; 0x80
 8010706:	18a2      	adds	r2, r4, r2
 8010708:	18e3      	adds	r3, r4, r3
 801070a:	f104 0801 	add.w	r8, r4, #1
 801070e:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8010712:	9302      	str	r3, [sp, #8]
 8010714:	9b02      	ldr	r3, [sp, #8]
 8010716:	4543      	cmp	r3, r8
 8010718:	da04      	bge.n	8010724 <__kernel_rem_pio2+0x3ac>
 801071a:	461c      	mov	r4, r3
 801071c:	e6a2      	b.n	8010464 <__kernel_rem_pio2+0xec>
 801071e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010720:	2301      	movs	r3, #1
 8010722:	e7e4      	b.n	80106ee <__kernel_rem_pio2+0x376>
 8010724:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010726:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 801072a:	f7ef ff05 	bl	8000538 <__aeabi_i2d>
 801072e:	e8e5 0102 	strd	r0, r1, [r5], #8
 8010732:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010734:	46ab      	mov	fp, r5
 8010736:	461c      	mov	r4, r3
 8010738:	f04f 0900 	mov.w	r9, #0
 801073c:	2600      	movs	r6, #0
 801073e:	2700      	movs	r7, #0
 8010740:	9b05      	ldr	r3, [sp, #20]
 8010742:	4599      	cmp	r9, r3
 8010744:	dd06      	ble.n	8010754 <__kernel_rem_pio2+0x3dc>
 8010746:	9b08      	ldr	r3, [sp, #32]
 8010748:	e8e3 6702 	strd	r6, r7, [r3], #8
 801074c:	f108 0801 	add.w	r8, r8, #1
 8010750:	9308      	str	r3, [sp, #32]
 8010752:	e7df      	b.n	8010714 <__kernel_rem_pio2+0x39c>
 8010754:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8010758:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 801075c:	f7ef ff56 	bl	800060c <__aeabi_dmul>
 8010760:	4602      	mov	r2, r0
 8010762:	460b      	mov	r3, r1
 8010764:	4630      	mov	r0, r6
 8010766:	4639      	mov	r1, r7
 8010768:	f7ef fd9a 	bl	80002a0 <__adddf3>
 801076c:	f109 0901 	add.w	r9, r9, #1
 8010770:	4606      	mov	r6, r0
 8010772:	460f      	mov	r7, r1
 8010774:	e7e4      	b.n	8010740 <__kernel_rem_pio2+0x3c8>
 8010776:	3d01      	subs	r5, #1
 8010778:	e747      	b.n	801060a <__kernel_rem_pio2+0x292>
 801077a:	ec47 6b10 	vmov	d0, r6, r7
 801077e:	f1ca 0000 	rsb	r0, sl, #0
 8010782:	f000 fad1 	bl	8010d28 <scalbn>
 8010786:	ec57 6b10 	vmov	r6, r7, d0
 801078a:	4ba0      	ldr	r3, [pc, #640]	; (8010a0c <__kernel_rem_pio2+0x694>)
 801078c:	ee10 0a10 	vmov	r0, s0
 8010790:	2200      	movs	r2, #0
 8010792:	4639      	mov	r1, r7
 8010794:	f7f0 f9c0 	bl	8000b18 <__aeabi_dcmpge>
 8010798:	b1f8      	cbz	r0, 80107da <__kernel_rem_pio2+0x462>
 801079a:	4b9d      	ldr	r3, [pc, #628]	; (8010a10 <__kernel_rem_pio2+0x698>)
 801079c:	2200      	movs	r2, #0
 801079e:	4630      	mov	r0, r6
 80107a0:	4639      	mov	r1, r7
 80107a2:	f7ef ff33 	bl	800060c <__aeabi_dmul>
 80107a6:	f7f0 f9e1 	bl	8000b6c <__aeabi_d2iz>
 80107aa:	4680      	mov	r8, r0
 80107ac:	f7ef fec4 	bl	8000538 <__aeabi_i2d>
 80107b0:	4b96      	ldr	r3, [pc, #600]	; (8010a0c <__kernel_rem_pio2+0x694>)
 80107b2:	2200      	movs	r2, #0
 80107b4:	f7ef ff2a 	bl	800060c <__aeabi_dmul>
 80107b8:	460b      	mov	r3, r1
 80107ba:	4602      	mov	r2, r0
 80107bc:	4639      	mov	r1, r7
 80107be:	4630      	mov	r0, r6
 80107c0:	f7ef fd6c 	bl	800029c <__aeabi_dsub>
 80107c4:	f7f0 f9d2 	bl	8000b6c <__aeabi_d2iz>
 80107c8:	1c65      	adds	r5, r4, #1
 80107ca:	ab0c      	add	r3, sp, #48	; 0x30
 80107cc:	f10a 0a18 	add.w	sl, sl, #24
 80107d0:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80107d4:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 80107d8:	e71f      	b.n	801061a <__kernel_rem_pio2+0x2a2>
 80107da:	4630      	mov	r0, r6
 80107dc:	4639      	mov	r1, r7
 80107de:	f7f0 f9c5 	bl	8000b6c <__aeabi_d2iz>
 80107e2:	ab0c      	add	r3, sp, #48	; 0x30
 80107e4:	4625      	mov	r5, r4
 80107e6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80107ea:	e716      	b.n	801061a <__kernel_rem_pio2+0x2a2>
 80107ec:	ab0c      	add	r3, sp, #48	; 0x30
 80107ee:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 80107f2:	f7ef fea1 	bl	8000538 <__aeabi_i2d>
 80107f6:	4632      	mov	r2, r6
 80107f8:	463b      	mov	r3, r7
 80107fa:	f7ef ff07 	bl	800060c <__aeabi_dmul>
 80107fe:	4642      	mov	r2, r8
 8010800:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8010804:	464b      	mov	r3, r9
 8010806:	4630      	mov	r0, r6
 8010808:	4639      	mov	r1, r7
 801080a:	f7ef feff 	bl	800060c <__aeabi_dmul>
 801080e:	3c01      	subs	r4, #1
 8010810:	4606      	mov	r6, r0
 8010812:	460f      	mov	r7, r1
 8010814:	e713      	b.n	801063e <__kernel_rem_pio2+0x2c6>
 8010816:	e8f8 2302 	ldrd	r2, r3, [r8], #8
 801081a:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 801081e:	f7ef fef5 	bl	800060c <__aeabi_dmul>
 8010822:	4602      	mov	r2, r0
 8010824:	460b      	mov	r3, r1
 8010826:	4648      	mov	r0, r9
 8010828:	4651      	mov	r1, sl
 801082a:	f7ef fd39 	bl	80002a0 <__adddf3>
 801082e:	3701      	adds	r7, #1
 8010830:	4681      	mov	r9, r0
 8010832:	468a      	mov	sl, r1
 8010834:	9b00      	ldr	r3, [sp, #0]
 8010836:	429f      	cmp	r7, r3
 8010838:	dc02      	bgt.n	8010840 <__kernel_rem_pio2+0x4c8>
 801083a:	9b06      	ldr	r3, [sp, #24]
 801083c:	429f      	cmp	r7, r3
 801083e:	ddea      	ble.n	8010816 <__kernel_rem_pio2+0x49e>
 8010840:	9a06      	ldr	r2, [sp, #24]
 8010842:	ab48      	add	r3, sp, #288	; 0x120
 8010844:	eb03 06c2 	add.w	r6, r3, r2, lsl #3
 8010848:	e9c6 9a00 	strd	r9, sl, [r6]
 801084c:	3c01      	subs	r4, #1
 801084e:	e6fa      	b.n	8010646 <__kernel_rem_pio2+0x2ce>
 8010850:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8010852:	2b02      	cmp	r3, #2
 8010854:	dc0b      	bgt.n	801086e <__kernel_rem_pio2+0x4f6>
 8010856:	2b00      	cmp	r3, #0
 8010858:	dc39      	bgt.n	80108ce <__kernel_rem_pio2+0x556>
 801085a:	d05d      	beq.n	8010918 <__kernel_rem_pio2+0x5a0>
 801085c:	9b02      	ldr	r3, [sp, #8]
 801085e:	f003 0007 	and.w	r0, r3, #7
 8010862:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8010866:	ecbd 8b02 	vpop	{d8}
 801086a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801086e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8010870:	2b03      	cmp	r3, #3
 8010872:	d1f3      	bne.n	801085c <__kernel_rem_pio2+0x4e4>
 8010874:	9b05      	ldr	r3, [sp, #20]
 8010876:	9500      	str	r5, [sp, #0]
 8010878:	f503 7318 	add.w	r3, r3, #608	; 0x260
 801087c:	eb0d 0403 	add.w	r4, sp, r3
 8010880:	f5a4 74a4 	sub.w	r4, r4, #328	; 0x148
 8010884:	46a2      	mov	sl, r4
 8010886:	9b00      	ldr	r3, [sp, #0]
 8010888:	2b00      	cmp	r3, #0
 801088a:	f1aa 0a08 	sub.w	sl, sl, #8
 801088e:	dc69      	bgt.n	8010964 <__kernel_rem_pio2+0x5ec>
 8010890:	46aa      	mov	sl, r5
 8010892:	f1ba 0f01 	cmp.w	sl, #1
 8010896:	f1a4 0408 	sub.w	r4, r4, #8
 801089a:	f300 8083 	bgt.w	80109a4 <__kernel_rem_pio2+0x62c>
 801089e:	9c05      	ldr	r4, [sp, #20]
 80108a0:	ab48      	add	r3, sp, #288	; 0x120
 80108a2:	441c      	add	r4, r3
 80108a4:	2000      	movs	r0, #0
 80108a6:	2100      	movs	r1, #0
 80108a8:	2d01      	cmp	r5, #1
 80108aa:	f300 809a 	bgt.w	80109e2 <__kernel_rem_pio2+0x66a>
 80108ae:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	; 0x120
 80108b2:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 80108b6:	f1bb 0f00 	cmp.w	fp, #0
 80108ba:	f040 8098 	bne.w	80109ee <__kernel_rem_pio2+0x676>
 80108be:	9b04      	ldr	r3, [sp, #16]
 80108c0:	e9c3 7800 	strd	r7, r8, [r3]
 80108c4:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80108c8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80108cc:	e7c6      	b.n	801085c <__kernel_rem_pio2+0x4e4>
 80108ce:	9e05      	ldr	r6, [sp, #20]
 80108d0:	ab48      	add	r3, sp, #288	; 0x120
 80108d2:	441e      	add	r6, r3
 80108d4:	462c      	mov	r4, r5
 80108d6:	2000      	movs	r0, #0
 80108d8:	2100      	movs	r1, #0
 80108da:	2c00      	cmp	r4, #0
 80108dc:	da33      	bge.n	8010946 <__kernel_rem_pio2+0x5ce>
 80108de:	f1bb 0f00 	cmp.w	fp, #0
 80108e2:	d036      	beq.n	8010952 <__kernel_rem_pio2+0x5da>
 80108e4:	4602      	mov	r2, r0
 80108e6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80108ea:	9c04      	ldr	r4, [sp, #16]
 80108ec:	e9c4 2300 	strd	r2, r3, [r4]
 80108f0:	4602      	mov	r2, r0
 80108f2:	460b      	mov	r3, r1
 80108f4:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80108f8:	f7ef fcd0 	bl	800029c <__aeabi_dsub>
 80108fc:	ae4a      	add	r6, sp, #296	; 0x128
 80108fe:	2401      	movs	r4, #1
 8010900:	42a5      	cmp	r5, r4
 8010902:	da29      	bge.n	8010958 <__kernel_rem_pio2+0x5e0>
 8010904:	f1bb 0f00 	cmp.w	fp, #0
 8010908:	d002      	beq.n	8010910 <__kernel_rem_pio2+0x598>
 801090a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801090e:	4619      	mov	r1, r3
 8010910:	9b04      	ldr	r3, [sp, #16]
 8010912:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8010916:	e7a1      	b.n	801085c <__kernel_rem_pio2+0x4e4>
 8010918:	9c05      	ldr	r4, [sp, #20]
 801091a:	ab48      	add	r3, sp, #288	; 0x120
 801091c:	441c      	add	r4, r3
 801091e:	2000      	movs	r0, #0
 8010920:	2100      	movs	r1, #0
 8010922:	2d00      	cmp	r5, #0
 8010924:	da09      	bge.n	801093a <__kernel_rem_pio2+0x5c2>
 8010926:	f1bb 0f00 	cmp.w	fp, #0
 801092a:	d002      	beq.n	8010932 <__kernel_rem_pio2+0x5ba>
 801092c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010930:	4619      	mov	r1, r3
 8010932:	9b04      	ldr	r3, [sp, #16]
 8010934:	e9c3 0100 	strd	r0, r1, [r3]
 8010938:	e790      	b.n	801085c <__kernel_rem_pio2+0x4e4>
 801093a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801093e:	f7ef fcaf 	bl	80002a0 <__adddf3>
 8010942:	3d01      	subs	r5, #1
 8010944:	e7ed      	b.n	8010922 <__kernel_rem_pio2+0x5aa>
 8010946:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 801094a:	f7ef fca9 	bl	80002a0 <__adddf3>
 801094e:	3c01      	subs	r4, #1
 8010950:	e7c3      	b.n	80108da <__kernel_rem_pio2+0x562>
 8010952:	4602      	mov	r2, r0
 8010954:	460b      	mov	r3, r1
 8010956:	e7c8      	b.n	80108ea <__kernel_rem_pio2+0x572>
 8010958:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801095c:	f7ef fca0 	bl	80002a0 <__adddf3>
 8010960:	3401      	adds	r4, #1
 8010962:	e7cd      	b.n	8010900 <__kernel_rem_pio2+0x588>
 8010964:	e9da 8900 	ldrd	r8, r9, [sl]
 8010968:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 801096c:	9b00      	ldr	r3, [sp, #0]
 801096e:	3b01      	subs	r3, #1
 8010970:	9300      	str	r3, [sp, #0]
 8010972:	4632      	mov	r2, r6
 8010974:	463b      	mov	r3, r7
 8010976:	4640      	mov	r0, r8
 8010978:	4649      	mov	r1, r9
 801097a:	f7ef fc91 	bl	80002a0 <__adddf3>
 801097e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010982:	4602      	mov	r2, r0
 8010984:	460b      	mov	r3, r1
 8010986:	4640      	mov	r0, r8
 8010988:	4649      	mov	r1, r9
 801098a:	f7ef fc87 	bl	800029c <__aeabi_dsub>
 801098e:	4632      	mov	r2, r6
 8010990:	463b      	mov	r3, r7
 8010992:	f7ef fc85 	bl	80002a0 <__adddf3>
 8010996:	ed9d 7b06 	vldr	d7, [sp, #24]
 801099a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 801099e:	ed8a 7b00 	vstr	d7, [sl]
 80109a2:	e770      	b.n	8010886 <__kernel_rem_pio2+0x50e>
 80109a4:	e9d4 8900 	ldrd	r8, r9, [r4]
 80109a8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 80109ac:	4640      	mov	r0, r8
 80109ae:	4632      	mov	r2, r6
 80109b0:	463b      	mov	r3, r7
 80109b2:	4649      	mov	r1, r9
 80109b4:	f7ef fc74 	bl	80002a0 <__adddf3>
 80109b8:	e9cd 0100 	strd	r0, r1, [sp]
 80109bc:	4602      	mov	r2, r0
 80109be:	460b      	mov	r3, r1
 80109c0:	4640      	mov	r0, r8
 80109c2:	4649      	mov	r1, r9
 80109c4:	f7ef fc6a 	bl	800029c <__aeabi_dsub>
 80109c8:	4632      	mov	r2, r6
 80109ca:	463b      	mov	r3, r7
 80109cc:	f7ef fc68 	bl	80002a0 <__adddf3>
 80109d0:	ed9d 7b00 	vldr	d7, [sp]
 80109d4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80109d8:	ed84 7b00 	vstr	d7, [r4]
 80109dc:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80109e0:	e757      	b.n	8010892 <__kernel_rem_pio2+0x51a>
 80109e2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80109e6:	f7ef fc5b 	bl	80002a0 <__adddf3>
 80109ea:	3d01      	subs	r5, #1
 80109ec:	e75c      	b.n	80108a8 <__kernel_rem_pio2+0x530>
 80109ee:	9b04      	ldr	r3, [sp, #16]
 80109f0:	9a04      	ldr	r2, [sp, #16]
 80109f2:	601f      	str	r7, [r3, #0]
 80109f4:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80109f8:	605c      	str	r4, [r3, #4]
 80109fa:	609d      	str	r5, [r3, #8]
 80109fc:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8010a00:	60d3      	str	r3, [r2, #12]
 8010a02:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010a06:	6110      	str	r0, [r2, #16]
 8010a08:	6153      	str	r3, [r2, #20]
 8010a0a:	e727      	b.n	801085c <__kernel_rem_pio2+0x4e4>
 8010a0c:	41700000 	.word	0x41700000
 8010a10:	3e700000 	.word	0x3e700000
 8010a14:	00000000 	.word	0x00000000

08010a18 <__kernel_cos>:
 8010a18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010a1c:	ec57 6b10 	vmov	r6, r7, d0
 8010a20:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8010a24:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8010a28:	ed8d 1b00 	vstr	d1, [sp]
 8010a2c:	da07      	bge.n	8010a3e <__kernel_cos+0x26>
 8010a2e:	ee10 0a10 	vmov	r0, s0
 8010a32:	4639      	mov	r1, r7
 8010a34:	f7f0 f89a 	bl	8000b6c <__aeabi_d2iz>
 8010a38:	2800      	cmp	r0, #0
 8010a3a:	f000 8088 	beq.w	8010b4e <__kernel_cos+0x136>
 8010a3e:	4632      	mov	r2, r6
 8010a40:	463b      	mov	r3, r7
 8010a42:	4630      	mov	r0, r6
 8010a44:	4639      	mov	r1, r7
 8010a46:	f7ef fde1 	bl	800060c <__aeabi_dmul>
 8010a4a:	4b51      	ldr	r3, [pc, #324]	; (8010b90 <__kernel_cos+0x178>)
 8010a4c:	2200      	movs	r2, #0
 8010a4e:	4604      	mov	r4, r0
 8010a50:	460d      	mov	r5, r1
 8010a52:	f7ef fddb 	bl	800060c <__aeabi_dmul>
 8010a56:	a340      	add	r3, pc, #256	; (adr r3, 8010b58 <__kernel_cos+0x140>)
 8010a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a5c:	4682      	mov	sl, r0
 8010a5e:	468b      	mov	fp, r1
 8010a60:	4620      	mov	r0, r4
 8010a62:	4629      	mov	r1, r5
 8010a64:	f7ef fdd2 	bl	800060c <__aeabi_dmul>
 8010a68:	a33d      	add	r3, pc, #244	; (adr r3, 8010b60 <__kernel_cos+0x148>)
 8010a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a6e:	f7ef fc17 	bl	80002a0 <__adddf3>
 8010a72:	4622      	mov	r2, r4
 8010a74:	462b      	mov	r3, r5
 8010a76:	f7ef fdc9 	bl	800060c <__aeabi_dmul>
 8010a7a:	a33b      	add	r3, pc, #236	; (adr r3, 8010b68 <__kernel_cos+0x150>)
 8010a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a80:	f7ef fc0c 	bl	800029c <__aeabi_dsub>
 8010a84:	4622      	mov	r2, r4
 8010a86:	462b      	mov	r3, r5
 8010a88:	f7ef fdc0 	bl	800060c <__aeabi_dmul>
 8010a8c:	a338      	add	r3, pc, #224	; (adr r3, 8010b70 <__kernel_cos+0x158>)
 8010a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a92:	f7ef fc05 	bl	80002a0 <__adddf3>
 8010a96:	4622      	mov	r2, r4
 8010a98:	462b      	mov	r3, r5
 8010a9a:	f7ef fdb7 	bl	800060c <__aeabi_dmul>
 8010a9e:	a336      	add	r3, pc, #216	; (adr r3, 8010b78 <__kernel_cos+0x160>)
 8010aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aa4:	f7ef fbfa 	bl	800029c <__aeabi_dsub>
 8010aa8:	4622      	mov	r2, r4
 8010aaa:	462b      	mov	r3, r5
 8010aac:	f7ef fdae 	bl	800060c <__aeabi_dmul>
 8010ab0:	a333      	add	r3, pc, #204	; (adr r3, 8010b80 <__kernel_cos+0x168>)
 8010ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ab6:	f7ef fbf3 	bl	80002a0 <__adddf3>
 8010aba:	4622      	mov	r2, r4
 8010abc:	462b      	mov	r3, r5
 8010abe:	f7ef fda5 	bl	800060c <__aeabi_dmul>
 8010ac2:	4622      	mov	r2, r4
 8010ac4:	462b      	mov	r3, r5
 8010ac6:	f7ef fda1 	bl	800060c <__aeabi_dmul>
 8010aca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010ace:	4604      	mov	r4, r0
 8010ad0:	460d      	mov	r5, r1
 8010ad2:	4630      	mov	r0, r6
 8010ad4:	4639      	mov	r1, r7
 8010ad6:	f7ef fd99 	bl	800060c <__aeabi_dmul>
 8010ada:	460b      	mov	r3, r1
 8010adc:	4602      	mov	r2, r0
 8010ade:	4629      	mov	r1, r5
 8010ae0:	4620      	mov	r0, r4
 8010ae2:	f7ef fbdb 	bl	800029c <__aeabi_dsub>
 8010ae6:	4b2b      	ldr	r3, [pc, #172]	; (8010b94 <__kernel_cos+0x17c>)
 8010ae8:	4598      	cmp	r8, r3
 8010aea:	4606      	mov	r6, r0
 8010aec:	460f      	mov	r7, r1
 8010aee:	dc10      	bgt.n	8010b12 <__kernel_cos+0xfa>
 8010af0:	4602      	mov	r2, r0
 8010af2:	460b      	mov	r3, r1
 8010af4:	4650      	mov	r0, sl
 8010af6:	4659      	mov	r1, fp
 8010af8:	f7ef fbd0 	bl	800029c <__aeabi_dsub>
 8010afc:	460b      	mov	r3, r1
 8010afe:	4926      	ldr	r1, [pc, #152]	; (8010b98 <__kernel_cos+0x180>)
 8010b00:	4602      	mov	r2, r0
 8010b02:	2000      	movs	r0, #0
 8010b04:	f7ef fbca 	bl	800029c <__aeabi_dsub>
 8010b08:	ec41 0b10 	vmov	d0, r0, r1
 8010b0c:	b003      	add	sp, #12
 8010b0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b12:	4b22      	ldr	r3, [pc, #136]	; (8010b9c <__kernel_cos+0x184>)
 8010b14:	4920      	ldr	r1, [pc, #128]	; (8010b98 <__kernel_cos+0x180>)
 8010b16:	4598      	cmp	r8, r3
 8010b18:	bfcc      	ite	gt
 8010b1a:	4d21      	ldrgt	r5, [pc, #132]	; (8010ba0 <__kernel_cos+0x188>)
 8010b1c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8010b20:	2400      	movs	r4, #0
 8010b22:	4622      	mov	r2, r4
 8010b24:	462b      	mov	r3, r5
 8010b26:	2000      	movs	r0, #0
 8010b28:	f7ef fbb8 	bl	800029c <__aeabi_dsub>
 8010b2c:	4622      	mov	r2, r4
 8010b2e:	4680      	mov	r8, r0
 8010b30:	4689      	mov	r9, r1
 8010b32:	462b      	mov	r3, r5
 8010b34:	4650      	mov	r0, sl
 8010b36:	4659      	mov	r1, fp
 8010b38:	f7ef fbb0 	bl	800029c <__aeabi_dsub>
 8010b3c:	4632      	mov	r2, r6
 8010b3e:	463b      	mov	r3, r7
 8010b40:	f7ef fbac 	bl	800029c <__aeabi_dsub>
 8010b44:	4602      	mov	r2, r0
 8010b46:	460b      	mov	r3, r1
 8010b48:	4640      	mov	r0, r8
 8010b4a:	4649      	mov	r1, r9
 8010b4c:	e7da      	b.n	8010b04 <__kernel_cos+0xec>
 8010b4e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8010b88 <__kernel_cos+0x170>
 8010b52:	e7db      	b.n	8010b0c <__kernel_cos+0xf4>
 8010b54:	f3af 8000 	nop.w
 8010b58:	be8838d4 	.word	0xbe8838d4
 8010b5c:	bda8fae9 	.word	0xbda8fae9
 8010b60:	bdb4b1c4 	.word	0xbdb4b1c4
 8010b64:	3e21ee9e 	.word	0x3e21ee9e
 8010b68:	809c52ad 	.word	0x809c52ad
 8010b6c:	3e927e4f 	.word	0x3e927e4f
 8010b70:	19cb1590 	.word	0x19cb1590
 8010b74:	3efa01a0 	.word	0x3efa01a0
 8010b78:	16c15177 	.word	0x16c15177
 8010b7c:	3f56c16c 	.word	0x3f56c16c
 8010b80:	5555554c 	.word	0x5555554c
 8010b84:	3fa55555 	.word	0x3fa55555
 8010b88:	00000000 	.word	0x00000000
 8010b8c:	3ff00000 	.word	0x3ff00000
 8010b90:	3fe00000 	.word	0x3fe00000
 8010b94:	3fd33332 	.word	0x3fd33332
 8010b98:	3ff00000 	.word	0x3ff00000
 8010b9c:	3fe90000 	.word	0x3fe90000
 8010ba0:	3fd20000 	.word	0x3fd20000
 8010ba4:	00000000 	.word	0x00000000

08010ba8 <__kernel_sin>:
 8010ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010bac:	ed2d 8b04 	vpush	{d8-d9}
 8010bb0:	eeb0 8a41 	vmov.f32	s16, s2
 8010bb4:	eef0 8a61 	vmov.f32	s17, s3
 8010bb8:	ec55 4b10 	vmov	r4, r5, d0
 8010bbc:	b083      	sub	sp, #12
 8010bbe:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8010bc2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8010bc6:	9001      	str	r0, [sp, #4]
 8010bc8:	da06      	bge.n	8010bd8 <__kernel_sin+0x30>
 8010bca:	ee10 0a10 	vmov	r0, s0
 8010bce:	4629      	mov	r1, r5
 8010bd0:	f7ef ffcc 	bl	8000b6c <__aeabi_d2iz>
 8010bd4:	2800      	cmp	r0, #0
 8010bd6:	d051      	beq.n	8010c7c <__kernel_sin+0xd4>
 8010bd8:	4622      	mov	r2, r4
 8010bda:	462b      	mov	r3, r5
 8010bdc:	4620      	mov	r0, r4
 8010bde:	4629      	mov	r1, r5
 8010be0:	f7ef fd14 	bl	800060c <__aeabi_dmul>
 8010be4:	4682      	mov	sl, r0
 8010be6:	468b      	mov	fp, r1
 8010be8:	4602      	mov	r2, r0
 8010bea:	460b      	mov	r3, r1
 8010bec:	4620      	mov	r0, r4
 8010bee:	4629      	mov	r1, r5
 8010bf0:	f7ef fd0c 	bl	800060c <__aeabi_dmul>
 8010bf4:	a341      	add	r3, pc, #260	; (adr r3, 8010cfc <__kernel_sin+0x154>)
 8010bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010bfa:	4680      	mov	r8, r0
 8010bfc:	4689      	mov	r9, r1
 8010bfe:	4650      	mov	r0, sl
 8010c00:	4659      	mov	r1, fp
 8010c02:	f7ef fd03 	bl	800060c <__aeabi_dmul>
 8010c06:	a33f      	add	r3, pc, #252	; (adr r3, 8010d04 <__kernel_sin+0x15c>)
 8010c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c0c:	f7ef fb46 	bl	800029c <__aeabi_dsub>
 8010c10:	4652      	mov	r2, sl
 8010c12:	465b      	mov	r3, fp
 8010c14:	f7ef fcfa 	bl	800060c <__aeabi_dmul>
 8010c18:	a33c      	add	r3, pc, #240	; (adr r3, 8010d0c <__kernel_sin+0x164>)
 8010c1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c1e:	f7ef fb3f 	bl	80002a0 <__adddf3>
 8010c22:	4652      	mov	r2, sl
 8010c24:	465b      	mov	r3, fp
 8010c26:	f7ef fcf1 	bl	800060c <__aeabi_dmul>
 8010c2a:	a33a      	add	r3, pc, #232	; (adr r3, 8010d14 <__kernel_sin+0x16c>)
 8010c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c30:	f7ef fb34 	bl	800029c <__aeabi_dsub>
 8010c34:	4652      	mov	r2, sl
 8010c36:	465b      	mov	r3, fp
 8010c38:	f7ef fce8 	bl	800060c <__aeabi_dmul>
 8010c3c:	a337      	add	r3, pc, #220	; (adr r3, 8010d1c <__kernel_sin+0x174>)
 8010c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c42:	f7ef fb2d 	bl	80002a0 <__adddf3>
 8010c46:	9b01      	ldr	r3, [sp, #4]
 8010c48:	4606      	mov	r6, r0
 8010c4a:	460f      	mov	r7, r1
 8010c4c:	b9eb      	cbnz	r3, 8010c8a <__kernel_sin+0xe2>
 8010c4e:	4602      	mov	r2, r0
 8010c50:	460b      	mov	r3, r1
 8010c52:	4650      	mov	r0, sl
 8010c54:	4659      	mov	r1, fp
 8010c56:	f7ef fcd9 	bl	800060c <__aeabi_dmul>
 8010c5a:	a325      	add	r3, pc, #148	; (adr r3, 8010cf0 <__kernel_sin+0x148>)
 8010c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c60:	f7ef fb1c 	bl	800029c <__aeabi_dsub>
 8010c64:	4642      	mov	r2, r8
 8010c66:	464b      	mov	r3, r9
 8010c68:	f7ef fcd0 	bl	800060c <__aeabi_dmul>
 8010c6c:	4602      	mov	r2, r0
 8010c6e:	460b      	mov	r3, r1
 8010c70:	4620      	mov	r0, r4
 8010c72:	4629      	mov	r1, r5
 8010c74:	f7ef fb14 	bl	80002a0 <__adddf3>
 8010c78:	4604      	mov	r4, r0
 8010c7a:	460d      	mov	r5, r1
 8010c7c:	ec45 4b10 	vmov	d0, r4, r5
 8010c80:	b003      	add	sp, #12
 8010c82:	ecbd 8b04 	vpop	{d8-d9}
 8010c86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c8a:	4b1b      	ldr	r3, [pc, #108]	; (8010cf8 <__kernel_sin+0x150>)
 8010c8c:	ec51 0b18 	vmov	r0, r1, d8
 8010c90:	2200      	movs	r2, #0
 8010c92:	f7ef fcbb 	bl	800060c <__aeabi_dmul>
 8010c96:	4632      	mov	r2, r6
 8010c98:	ec41 0b19 	vmov	d9, r0, r1
 8010c9c:	463b      	mov	r3, r7
 8010c9e:	4640      	mov	r0, r8
 8010ca0:	4649      	mov	r1, r9
 8010ca2:	f7ef fcb3 	bl	800060c <__aeabi_dmul>
 8010ca6:	4602      	mov	r2, r0
 8010ca8:	460b      	mov	r3, r1
 8010caa:	ec51 0b19 	vmov	r0, r1, d9
 8010cae:	f7ef faf5 	bl	800029c <__aeabi_dsub>
 8010cb2:	4652      	mov	r2, sl
 8010cb4:	465b      	mov	r3, fp
 8010cb6:	f7ef fca9 	bl	800060c <__aeabi_dmul>
 8010cba:	ec53 2b18 	vmov	r2, r3, d8
 8010cbe:	f7ef faed 	bl	800029c <__aeabi_dsub>
 8010cc2:	a30b      	add	r3, pc, #44	; (adr r3, 8010cf0 <__kernel_sin+0x148>)
 8010cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010cc8:	4606      	mov	r6, r0
 8010cca:	460f      	mov	r7, r1
 8010ccc:	4640      	mov	r0, r8
 8010cce:	4649      	mov	r1, r9
 8010cd0:	f7ef fc9c 	bl	800060c <__aeabi_dmul>
 8010cd4:	4602      	mov	r2, r0
 8010cd6:	460b      	mov	r3, r1
 8010cd8:	4630      	mov	r0, r6
 8010cda:	4639      	mov	r1, r7
 8010cdc:	f7ef fae0 	bl	80002a0 <__adddf3>
 8010ce0:	4602      	mov	r2, r0
 8010ce2:	460b      	mov	r3, r1
 8010ce4:	4620      	mov	r0, r4
 8010ce6:	4629      	mov	r1, r5
 8010ce8:	f7ef fad8 	bl	800029c <__aeabi_dsub>
 8010cec:	e7c4      	b.n	8010c78 <__kernel_sin+0xd0>
 8010cee:	bf00      	nop
 8010cf0:	55555549 	.word	0x55555549
 8010cf4:	3fc55555 	.word	0x3fc55555
 8010cf8:	3fe00000 	.word	0x3fe00000
 8010cfc:	5acfd57c 	.word	0x5acfd57c
 8010d00:	3de5d93a 	.word	0x3de5d93a
 8010d04:	8a2b9ceb 	.word	0x8a2b9ceb
 8010d08:	3e5ae5e6 	.word	0x3e5ae5e6
 8010d0c:	57b1fe7d 	.word	0x57b1fe7d
 8010d10:	3ec71de3 	.word	0x3ec71de3
 8010d14:	19c161d5 	.word	0x19c161d5
 8010d18:	3f2a01a0 	.word	0x3f2a01a0
 8010d1c:	1110f8a6 	.word	0x1110f8a6
 8010d20:	3f811111 	.word	0x3f811111
 8010d24:	00000000 	.word	0x00000000

08010d28 <scalbn>:
 8010d28:	b570      	push	{r4, r5, r6, lr}
 8010d2a:	ec55 4b10 	vmov	r4, r5, d0
 8010d2e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8010d32:	4606      	mov	r6, r0
 8010d34:	462b      	mov	r3, r5
 8010d36:	b999      	cbnz	r1, 8010d60 <scalbn+0x38>
 8010d38:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8010d3c:	4323      	orrs	r3, r4
 8010d3e:	d03f      	beq.n	8010dc0 <scalbn+0x98>
 8010d40:	4b35      	ldr	r3, [pc, #212]	; (8010e18 <scalbn+0xf0>)
 8010d42:	4629      	mov	r1, r5
 8010d44:	ee10 0a10 	vmov	r0, s0
 8010d48:	2200      	movs	r2, #0
 8010d4a:	f7ef fc5f 	bl	800060c <__aeabi_dmul>
 8010d4e:	4b33      	ldr	r3, [pc, #204]	; (8010e1c <scalbn+0xf4>)
 8010d50:	429e      	cmp	r6, r3
 8010d52:	4604      	mov	r4, r0
 8010d54:	460d      	mov	r5, r1
 8010d56:	da10      	bge.n	8010d7a <scalbn+0x52>
 8010d58:	a327      	add	r3, pc, #156	; (adr r3, 8010df8 <scalbn+0xd0>)
 8010d5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d5e:	e01f      	b.n	8010da0 <scalbn+0x78>
 8010d60:	f240 72ff 	movw	r2, #2047	; 0x7ff
 8010d64:	4291      	cmp	r1, r2
 8010d66:	d10c      	bne.n	8010d82 <scalbn+0x5a>
 8010d68:	ee10 2a10 	vmov	r2, s0
 8010d6c:	4620      	mov	r0, r4
 8010d6e:	4629      	mov	r1, r5
 8010d70:	f7ef fa96 	bl	80002a0 <__adddf3>
 8010d74:	4604      	mov	r4, r0
 8010d76:	460d      	mov	r5, r1
 8010d78:	e022      	b.n	8010dc0 <scalbn+0x98>
 8010d7a:	460b      	mov	r3, r1
 8010d7c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8010d80:	3936      	subs	r1, #54	; 0x36
 8010d82:	f24c 3250 	movw	r2, #50000	; 0xc350
 8010d86:	4296      	cmp	r6, r2
 8010d88:	dd0d      	ble.n	8010da6 <scalbn+0x7e>
 8010d8a:	2d00      	cmp	r5, #0
 8010d8c:	a11c      	add	r1, pc, #112	; (adr r1, 8010e00 <scalbn+0xd8>)
 8010d8e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010d92:	da02      	bge.n	8010d9a <scalbn+0x72>
 8010d94:	a11c      	add	r1, pc, #112	; (adr r1, 8010e08 <scalbn+0xe0>)
 8010d96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010d9a:	a319      	add	r3, pc, #100	; (adr r3, 8010e00 <scalbn+0xd8>)
 8010d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010da0:	f7ef fc34 	bl	800060c <__aeabi_dmul>
 8010da4:	e7e6      	b.n	8010d74 <scalbn+0x4c>
 8010da6:	1872      	adds	r2, r6, r1
 8010da8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010dac:	428a      	cmp	r2, r1
 8010dae:	dcec      	bgt.n	8010d8a <scalbn+0x62>
 8010db0:	2a00      	cmp	r2, #0
 8010db2:	dd08      	ble.n	8010dc6 <scalbn+0x9e>
 8010db4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010db8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010dbc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010dc0:	ec45 4b10 	vmov	d0, r4, r5
 8010dc4:	bd70      	pop	{r4, r5, r6, pc}
 8010dc6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010dca:	da08      	bge.n	8010dde <scalbn+0xb6>
 8010dcc:	2d00      	cmp	r5, #0
 8010dce:	a10a      	add	r1, pc, #40	; (adr r1, 8010df8 <scalbn+0xd0>)
 8010dd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010dd4:	dac0      	bge.n	8010d58 <scalbn+0x30>
 8010dd6:	a10e      	add	r1, pc, #56	; (adr r1, 8010e10 <scalbn+0xe8>)
 8010dd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ddc:	e7bc      	b.n	8010d58 <scalbn+0x30>
 8010dde:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010de2:	3236      	adds	r2, #54	; 0x36
 8010de4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010de8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8010dec:	4620      	mov	r0, r4
 8010dee:	4b0c      	ldr	r3, [pc, #48]	; (8010e20 <scalbn+0xf8>)
 8010df0:	2200      	movs	r2, #0
 8010df2:	e7d5      	b.n	8010da0 <scalbn+0x78>
 8010df4:	f3af 8000 	nop.w
 8010df8:	c2f8f359 	.word	0xc2f8f359
 8010dfc:	01a56e1f 	.word	0x01a56e1f
 8010e00:	8800759c 	.word	0x8800759c
 8010e04:	7e37e43c 	.word	0x7e37e43c
 8010e08:	8800759c 	.word	0x8800759c
 8010e0c:	fe37e43c 	.word	0xfe37e43c
 8010e10:	c2f8f359 	.word	0xc2f8f359
 8010e14:	81a56e1f 	.word	0x81a56e1f
 8010e18:	43500000 	.word	0x43500000
 8010e1c:	ffff3cb0 	.word	0xffff3cb0
 8010e20:	3c900000 	.word	0x3c900000

08010e24 <_init>:
 8010e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e26:	bf00      	nop
 8010e28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e2a:	bc08      	pop	{r3}
 8010e2c:	469e      	mov	lr, r3
 8010e2e:	4770      	bx	lr

08010e30 <_fini>:
 8010e30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e32:	bf00      	nop
 8010e34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010e36:	bc08      	pop	{r3}
 8010e38:	469e      	mov	lr, r3
 8010e3a:	4770      	bx	lr
