<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="mipsart.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1482244465" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1482244465">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1482244549" xil_pn:in_ck="-5942622381226881186" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1482244549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../src/hdl/alu.v"/>
      <outfile xil_pn:name="../../src/hdl/alu_ctrl.v"/>
      <outfile xil_pn:name="../../src/hdl/control.v"/>
      <outfile xil_pn:name="../../src/hdl/dp_memory.v"/>
      <outfile xil_pn:name="../../src/hdl/ex_stage.v"/>
      <outfile xil_pn:name="../../src/hdl/forwarding_unit.v"/>
      <outfile xil_pn:name="../../src/hdl/gpio_wb.v"/>
      <outfile xil_pn:name="../../src/hdl/hazard_unit.v"/>
      <outfile xil_pn:name="../../src/hdl/id_stage.v"/>
      <outfile xil_pn:name="../../src/hdl/if_stage.v"/>
      <outfile xil_pn:name="../../src/hdl/ioctrl_wb.v"/>
      <outfile xil_pn:name="../../src/hdl/master_wb.v"/>
      <outfile xil_pn:name="../../src/hdl/mem_stage.v"/>
      <outfile xil_pn:name="../../src/hdl/mips_system.v"/>
      <outfile xil_pn:name="../../src/hdl/pipeline.v"/>
      <outfile xil_pn:name="../../src/hdl/ram_wb/ram_wb.v"/>
      <outfile xil_pn:name="../../src/hdl/ram_wb/wb_ram_sc_sw.v"/>
      <outfile xil_pn:name="../../src/hdl/regfile.v"/>
      <outfile xil_pn:name="../../src/hdl/testbench.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/baud_gen.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/fifo.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/rx.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/rx_ctl.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/tx.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/tx_ctl.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/uart_ctl.v"/>
      <outfile xil_pn:name="../../src/hdl/wb/wb.vhd"/>
      <outfile xil_pn:name="../../src/hdl/wb_stage.v"/>
    </transform>
    <transform xil_pn:end_ts="1482244465" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1854889385420917559" xil_pn:start_ts="1482244465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482244465" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6470884951564017707" xil_pn:start_ts="1482244465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482244465" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6855511547929540008" xil_pn:start_ts="1482244465">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1482244549" xil_pn:in_ck="-5942622381226881186" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1482244549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../src/hdl/alu.v"/>
      <outfile xil_pn:name="../../src/hdl/alu_ctrl.v"/>
      <outfile xil_pn:name="../../src/hdl/control.v"/>
      <outfile xil_pn:name="../../src/hdl/dp_memory.v"/>
      <outfile xil_pn:name="../../src/hdl/ex_stage.v"/>
      <outfile xil_pn:name="../../src/hdl/forwarding_unit.v"/>
      <outfile xil_pn:name="../../src/hdl/gpio_wb.v"/>
      <outfile xil_pn:name="../../src/hdl/hazard_unit.v"/>
      <outfile xil_pn:name="../../src/hdl/id_stage.v"/>
      <outfile xil_pn:name="../../src/hdl/if_stage.v"/>
      <outfile xil_pn:name="../../src/hdl/ioctrl_wb.v"/>
      <outfile xil_pn:name="../../src/hdl/master_wb.v"/>
      <outfile xil_pn:name="../../src/hdl/mem_stage.v"/>
      <outfile xil_pn:name="../../src/hdl/mips_system.v"/>
      <outfile xil_pn:name="../../src/hdl/pipeline.v"/>
      <outfile xil_pn:name="../../src/hdl/ram_wb/ram_wb.v"/>
      <outfile xil_pn:name="../../src/hdl/ram_wb/wb_ram_sc_sw.v"/>
      <outfile xil_pn:name="../../src/hdl/regfile.v"/>
      <outfile xil_pn:name="../../src/hdl/testbench.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/baud_gen.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/fifo.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/rx.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/rx_ctl.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/tx.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/tx_ctl.v"/>
      <outfile xil_pn:name="../../src/hdl/uart/uart_ctl.v"/>
      <outfile xil_pn:name="../../src/hdl/wb/wb.vhd"/>
      <outfile xil_pn:name="../../src/hdl/wb_stage.v"/>
    </transform>
    <transform xil_pn:end_ts="1482244553" xil_pn:in_ck="-5942622381226881186" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5941552414920211773" xil_pn:start_ts="1482244549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_beh.prj"/>
      <outfile xil_pn:name="testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1482244553" xil_pn:in_ck="7130759491340027311" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4881237557290376928" xil_pn:start_ts="1482244553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testbench_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
