<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>dut</TopModelName>
        <TargetClockPeriod>8.00</TargetClockPeriod>
        <ClockUncertainty>0.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_37_1>
                <TripCount>1000</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_37_1>
            <VITIS_LOOP_223_18>
                <TripCount>1000</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>undef</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_225_19>
                    <TripCount>undef</TripCount>
                    <Latency>undef</Latency>
                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                    <IterationLatency>undef</IterationLatency>
                    <InstanceList/>
                </VITIS_LOOP_225_19>
            </VITIS_LOOP_223_18>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>4</BRAM_18K>
            <DSP>1</DSP>
            <FF>6604</FF>
            <LUT>10904</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_sz</name>
            <Object>src_sz</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>dut</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4_fu_419</InstName>
                    <ModuleName>dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>419</ID>
                    <BindInstances>add_ln63_fu_238_p2 add_ln66_fu_327_p2 add_ln66_1_fu_337_p2 add_ln66_3_fu_367_p2 src_counter_6_fu_384_p2 src_counter_8_fu_396_p2 dst_counter_4_fu_401_p2 counter_4_fu_281_p2 j_2_fu_295_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_VITIS_LOOP_40_2_fu_431</InstName>
                    <ModuleName>dut_Pipeline_VITIS_LOOP_40_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>431</ID>
                    <BindInstances>add_ln40_fu_157_p2 add_ln40_1_fu_167_p2 skip_row_2_fu_187_p2 add_ln42_fu_196_p2 total_length_1_fu_232_p2 src_counter_10_fu_207_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6_fu_443</InstName>
                    <ModuleName>dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>443</ID>
                    <BindInstances>add_ln88_fu_246_p2 add_ln91_fu_391_p2 add_ln91_1_fu_401_p2 add_ln91_2_fu_332_p2 add_ln91_3_fu_342_p2 src_counter_2_fu_356_p2 src_counter_4_fu_368_p2 dst_counter_2_fu_415_p2 counter_2_fu_289_p2 j_1_fu_303_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8_fu_456</InstName>
                    <ModuleName>dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>456</ID>
                    <BindInstances>add_ln112_fu_234_p2 add_ln114_1_fu_336_p2 add_ln114_2_fu_347_p2 add_ln114_3_fu_357_p2 src_counter_18_fu_368_p2 src_counter_20_fu_380_p2 dst_counter_13_fu_385_p2 counter_13_fu_271_p2 j_fu_285_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10_fu_469</InstName>
                    <ModuleName>dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>469</ID>
                    <BindInstances>add_ln132_fu_234_p2 add_ln134_1_fu_336_p2 add_ln134_2_fu_347_p2 add_ln134_3_fu_357_p2 src_counter_14_fu_368_p2 src_counter_16_fu_380_p2 dst_counter_12_fu_385_p2 counter_11_fu_271_p2 j_fu_285_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12_fu_482</InstName>
                    <ModuleName>dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>482</ID>
                    <BindInstances>add_ln153_fu_171_p2 add_ln153_1_fu_223_p2 add_ln155_fu_279_p2 add_ln155_1_fu_289_p2 dst_counter_10_fu_305_p2 add_ln159_fu_311_p2 j_8_fu_198_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_VITIS_LOOP_164_13_fu_492</InstName>
                    <ModuleName>dut_Pipeline_VITIS_LOOP_164_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>492</ID>
                    <BindInstances>j_7_fu_131_p2 add_ln165_fu_144_p2 add_ln165_1_fu_154_p2 add_ln167_fu_171_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_VITIS_LOOP_177_14_fu_501</InstName>
                    <ModuleName>dut_Pipeline_VITIS_LOOP_177_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>501</ID>
                    <BindInstances>add_ln186_fu_164_p2 add_ln178_fu_188_p2 add_ln178_1_fu_198_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16_fu_512</InstName>
                    <ModuleName>dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>512</ID>
                    <BindInstances>add_ln192_fu_197_p2 add_ln192_1_fu_324_p2 add_ln194_fu_279_p2 add_ln194_1_fu_289_p2 dst_counter_7_fu_300_p2 position_2_fu_377_p2 counter_7_fu_238_p2 j_5_fu_252_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_VITIS_LOOP_204_17_fu_522</InstName>
                    <ModuleName>dut_Pipeline_VITIS_LOOP_204_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>522</ID>
                    <BindInstances>j_4_fu_131_p2 add_ln205_fu_144_p2 add_ln205_1_fu_154_p2 add_ln207_fu_171_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dut_Pipeline_VITIS_LOOP_231_20_fu_531</InstName>
                    <ModuleName>dut_Pipeline_VITIS_LOOP_231_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>531</ID>
                    <BindInstances>k_2_fu_134_p2 add_ln232_1_fu_164_p2 counter_fu_182_p2 src_counter_fu_188_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>var_string_length_U skip_row_arr_U add_ln49_fu_650_p2 mul_32s_5ns_32_2_1_U75 src_counter_21_fu_705_p2 add_ln177_fu_772_p2 add_ln177_1_fu_799_p2 i_2_fu_845_p2 add_ln225_fu_854_p2 j_9_fu_866_p2 add_ln247_fu_918_p2 add_ln247_1_fu_928_p2 add_ln247_2_fu_943_p2 current_total_num_3_fu_975_p2 dst_counter_15_fu_980_p2 src_counter_23_fu_986_p2 sub387_fu_954_p2 add_ln231_fu_970_p2 add_ln231_1_fu_1016_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>dut_Pipeline_VITIS_LOOP_40_2</Name>
            <Loops>
                <VITIS_LOOP_40_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_40_2>
                        <Name>VITIS_LOOP_40_2</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>10</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_40_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>284</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>473</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_157_p2" SOURCE="top.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_1_fu_167_p2" SOURCE="top.cpp:40" URAM="0" VARIABLE="add_ln40_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="skip_row_2_fu_187_p2" SOURCE="top.cpp:45" URAM="0" VARIABLE="skip_row_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_196_p2" SOURCE="top.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="total_length_1_fu_232_p2" SOURCE="top.cpp:43" URAM="0" VARIABLE="total_length_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_40_2" OPTYPE="add" PRAGMA="" RTLNAME="src_counter_10_fu_207_p2" SOURCE="top.cpp:44" URAM="0" VARIABLE="src_counter_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_VITIS_LOOP_63_3_VITIS_LOOP_64_4</Name>
            <Loops>
                <VITIS_LOOP_63_3_VITIS_LOOP_64_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8020</Best-caseLatency>
                    <Average-caseLatency>8020</Average-caseLatency>
                    <Worst-caseLatency>8020</Worst-caseLatency>
                    <Best-caseRealTimeLatency>64.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>64.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>64.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8020</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_3_VITIS_LOOP_64_4>
                        <Name>VITIS_LOOP_63_3_VITIS_LOOP_64_4</Name>
                        <TripCount>8000</TripCount>
                        <Latency>8018</Latency>
                        <AbsoluteTimeLatency>64.144 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_63_3_VITIS_LOOP_64_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>807</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>910</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_3_VITIS_LOOP_64_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_238_p2" SOURCE="top.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_3_VITIS_LOOP_64_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_327_p2" SOURCE="top.cpp:66" URAM="0" VARIABLE="add_ln66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_3_VITIS_LOOP_64_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1_fu_337_p2" SOURCE="top.cpp:66" URAM="0" VARIABLE="add_ln66_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_3_VITIS_LOOP_64_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_3_fu_367_p2" SOURCE="top.cpp:66" URAM="0" VARIABLE="add_ln66_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_3_VITIS_LOOP_64_4" OPTYPE="add" PRAGMA="" RTLNAME="src_counter_6_fu_384_p2" SOURCE="top.cpp:72" URAM="0" VARIABLE="src_counter_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_3_VITIS_LOOP_64_4" OPTYPE="add" PRAGMA="" RTLNAME="src_counter_8_fu_396_p2" SOURCE="top.cpp:74" URAM="0" VARIABLE="src_counter_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_3_VITIS_LOOP_64_4" OPTYPE="add" PRAGMA="" RTLNAME="dst_counter_4_fu_401_p2" SOURCE="top.cpp:79" URAM="0" VARIABLE="dst_counter_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_3_VITIS_LOOP_64_4" OPTYPE="add" PRAGMA="" RTLNAME="counter_4_fu_281_p2" SOURCE="top.cpp:80" URAM="0" VARIABLE="counter_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_3_VITIS_LOOP_64_4" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_295_p2" SOURCE="top.cpp:64" URAM="0" VARIABLE="j_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_VITIS_LOOP_88_5_VITIS_LOOP_89_6</Name>
            <Loops>
                <VITIS_LOOP_88_5_VITIS_LOOP_89_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8020</Best-caseLatency>
                    <Average-caseLatency>8020</Average-caseLatency>
                    <Worst-caseLatency>8020</Worst-caseLatency>
                    <Best-caseRealTimeLatency>64.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>64.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>64.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8020</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_88_5_VITIS_LOOP_89_6>
                        <Name>VITIS_LOOP_88_5_VITIS_LOOP_89_6</Name>
                        <TripCount>8000</TripCount>
                        <Latency>8018</Latency>
                        <AbsoluteTimeLatency>64.144 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_88_5_VITIS_LOOP_89_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>743</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>853</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_5_VITIS_LOOP_89_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_246_p2" SOURCE="top.cpp:88" URAM="0" VARIABLE="add_ln88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_5_VITIS_LOOP_89_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_391_p2" SOURCE="top.cpp:91" URAM="0" VARIABLE="add_ln91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_5_VITIS_LOOP_89_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_401_p2" SOURCE="top.cpp:91" URAM="0" VARIABLE="add_ln91_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_5_VITIS_LOOP_89_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_2_fu_332_p2" SOURCE="top.cpp:91" URAM="0" VARIABLE="add_ln91_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_5_VITIS_LOOP_89_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_3_fu_342_p2" SOURCE="top.cpp:91" URAM="0" VARIABLE="add_ln91_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_5_VITIS_LOOP_89_6" OPTYPE="add" PRAGMA="" RTLNAME="src_counter_2_fu_356_p2" SOURCE="top.cpp:97" URAM="0" VARIABLE="src_counter_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_5_VITIS_LOOP_89_6" OPTYPE="add" PRAGMA="" RTLNAME="src_counter_4_fu_368_p2" SOURCE="top.cpp:99" URAM="0" VARIABLE="src_counter_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_5_VITIS_LOOP_89_6" OPTYPE="add" PRAGMA="" RTLNAME="dst_counter_2_fu_415_p2" SOURCE="top.cpp:104" URAM="0" VARIABLE="dst_counter_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_5_VITIS_LOOP_89_6" OPTYPE="add" PRAGMA="" RTLNAME="counter_2_fu_289_p2" SOURCE="top.cpp:105" URAM="0" VARIABLE="counter_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_5_VITIS_LOOP_89_6" OPTYPE="add" PRAGMA="" RTLNAME="j_1_fu_303_p2" SOURCE="top.cpp:89" URAM="0" VARIABLE="j_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_VITIS_LOOP_112_7_VITIS_LOOP_113_8</Name>
            <Loops>
                <VITIS_LOOP_112_7_VITIS_LOOP_113_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8019</Best-caseLatency>
                    <Average-caseLatency>8019</Average-caseLatency>
                    <Worst-caseLatency>8019</Worst-caseLatency>
                    <Best-caseRealTimeLatency>64.152 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>64.152 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>64.152 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8019</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_112_7_VITIS_LOOP_113_8>
                        <Name>VITIS_LOOP_112_7_VITIS_LOOP_113_8</Name>
                        <TripCount>8000</TripCount>
                        <Latency>8017</Latency>
                        <AbsoluteTimeLatency>64.136 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_112_7_VITIS_LOOP_113_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>620</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>841</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_7_VITIS_LOOP_113_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_234_p2" SOURCE="top.cpp:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_7_VITIS_LOOP_113_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_1_fu_336_p2" SOURCE="top.cpp:114" URAM="0" VARIABLE="add_ln114_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_7_VITIS_LOOP_113_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_2_fu_347_p2" SOURCE="top.cpp:114" URAM="0" VARIABLE="add_ln114_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_7_VITIS_LOOP_113_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln114_3_fu_357_p2" SOURCE="top.cpp:114" URAM="0" VARIABLE="add_ln114_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_7_VITIS_LOOP_113_8" OPTYPE="add" PRAGMA="" RTLNAME="src_counter_18_fu_368_p2" SOURCE="top.cpp:117" URAM="0" VARIABLE="src_counter_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_7_VITIS_LOOP_113_8" OPTYPE="add" PRAGMA="" RTLNAME="src_counter_20_fu_380_p2" SOURCE="top.cpp:119" URAM="0" VARIABLE="src_counter_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_7_VITIS_LOOP_113_8" OPTYPE="add" PRAGMA="" RTLNAME="dst_counter_13_fu_385_p2" SOURCE="top.cpp:124" URAM="0" VARIABLE="dst_counter_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_7_VITIS_LOOP_113_8" OPTYPE="add" PRAGMA="" RTLNAME="counter_13_fu_271_p2" SOURCE="top.cpp:125" URAM="0" VARIABLE="counter_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_112_7_VITIS_LOOP_113_8" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_285_p2" SOURCE="top.cpp:113" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_VITIS_LOOP_132_9_VITIS_LOOP_133_10</Name>
            <Loops>
                <VITIS_LOOP_132_9_VITIS_LOOP_133_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8019</Best-caseLatency>
                    <Average-caseLatency>8019</Average-caseLatency>
                    <Worst-caseLatency>8019</Worst-caseLatency>
                    <Best-caseRealTimeLatency>64.152 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>64.152 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>64.152 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8019</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_132_9_VITIS_LOOP_133_10>
                        <Name>VITIS_LOOP_132_9_VITIS_LOOP_133_10</Name>
                        <TripCount>8000</TripCount>
                        <Latency>8017</Latency>
                        <AbsoluteTimeLatency>64.136 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_132_9_VITIS_LOOP_133_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>620</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>841</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_9_VITIS_LOOP_133_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_234_p2" SOURCE="top.cpp:132" URAM="0" VARIABLE="add_ln132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_9_VITIS_LOOP_133_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_1_fu_336_p2" SOURCE="top.cpp:134" URAM="0" VARIABLE="add_ln134_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_9_VITIS_LOOP_133_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_2_fu_347_p2" SOURCE="top.cpp:134" URAM="0" VARIABLE="add_ln134_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_9_VITIS_LOOP_133_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln134_3_fu_357_p2" SOURCE="top.cpp:134" URAM="0" VARIABLE="add_ln134_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_9_VITIS_LOOP_133_10" OPTYPE="add" PRAGMA="" RTLNAME="src_counter_14_fu_368_p2" SOURCE="top.cpp:137" URAM="0" VARIABLE="src_counter_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_9_VITIS_LOOP_133_10" OPTYPE="add" PRAGMA="" RTLNAME="src_counter_16_fu_380_p2" SOURCE="top.cpp:139" URAM="0" VARIABLE="src_counter_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_9_VITIS_LOOP_133_10" OPTYPE="add" PRAGMA="" RTLNAME="dst_counter_12_fu_385_p2" SOURCE="top.cpp:144" URAM="0" VARIABLE="dst_counter_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_9_VITIS_LOOP_133_10" OPTYPE="add" PRAGMA="" RTLNAME="counter_11_fu_271_p2" SOURCE="top.cpp:145" URAM="0" VARIABLE="counter_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_132_9_VITIS_LOOP_133_10" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_285_p2" SOURCE="top.cpp:133" URAM="0" VARIABLE="j"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_VITIS_LOOP_153_11_VITIS_LOOP_154_12</Name>
            <Loops>
                <VITIS_LOOP_153_11_VITIS_LOOP_154_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4013</Best-caseLatency>
                    <Average-caseLatency>4013</Average-caseLatency>
                    <Worst-caseLatency>4013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.104 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.104 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.104 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_153_11_VITIS_LOOP_154_12>
                        <Name>VITIS_LOOP_153_11_VITIS_LOOP_154_12</Name>
                        <TripCount>4004</TripCount>
                        <Latency>4011</Latency>
                        <AbsoluteTimeLatency>32.088 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_153_11_VITIS_LOOP_154_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>257</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>632</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_11_VITIS_LOOP_154_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_171_p2" SOURCE="top.cpp:153" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_11_VITIS_LOOP_154_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_1_fu_223_p2" SOURCE="top.cpp:153" URAM="0" VARIABLE="add_ln153_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_11_VITIS_LOOP_154_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_279_p2" SOURCE="top.cpp:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_11_VITIS_LOOP_154_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_1_fu_289_p2" SOURCE="top.cpp:155" URAM="0" VARIABLE="add_ln155_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_11_VITIS_LOOP_154_12" OPTYPE="add" PRAGMA="" RTLNAME="dst_counter_10_fu_305_p2" SOURCE="top.cpp:157" URAM="0" VARIABLE="dst_counter_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_11_VITIS_LOOP_154_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_311_p2" SOURCE="top.cpp:159" URAM="0" VARIABLE="add_ln159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_11_VITIS_LOOP_154_12" OPTYPE="add" PRAGMA="" RTLNAME="j_8_fu_198_p2" SOURCE="top.cpp:154" URAM="0" VARIABLE="j_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_VITIS_LOOP_164_13</Name>
            <Loops>
                <VITIS_LOOP_164_13/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_164_13>
                        <Name>VITIS_LOOP_164_13</Name>
                        <TripCount>4</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_164_13>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>180</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_13" OPTYPE="add" PRAGMA="" RTLNAME="j_7_fu_131_p2" SOURCE="top.cpp:164" URAM="0" VARIABLE="j_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_144_p2" SOURCE="top.cpp:165" URAM="0" VARIABLE="add_ln165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_1_fu_154_p2" SOURCE="top.cpp:165" URAM="0" VARIABLE="add_ln165_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_164_13" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_171_p2" SOURCE="top.cpp:167" URAM="0" VARIABLE="add_ln167"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_VITIS_LOOP_177_14</Name>
            <Loops>
                <VITIS_LOOP_177_14/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1014</Best-caseLatency>
                    <Average-caseLatency>1014</Average-caseLatency>
                    <Worst-caseLatency>1014</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.112 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.112 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.112 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1014</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_177_14>
                        <Name>VITIS_LOOP_177_14</Name>
                        <TripCount>1000</TripCount>
                        <Latency>1012</Latency>
                        <AbsoluteTimeLatency>8.096 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>14</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_177_14>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>277</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>312</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln186_fu_164_p2" SOURCE="top.cpp:186" URAM="0" VARIABLE="add_ln186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_188_p2" SOURCE="top.cpp:178" URAM="0" VARIABLE="add_ln178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_177_14" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_1_fu_198_p2" SOURCE="top.cpp:178" URAM="0" VARIABLE="add_ln178_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_VITIS_LOOP_192_15_VITIS_LOOP_193_16</Name>
            <Loops>
                <VITIS_LOOP_192_15_VITIS_LOOP_193_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4013</Best-caseLatency>
                    <Average-caseLatency>4013</Average-caseLatency>
                    <Worst-caseLatency>4013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>32.104 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>32.104 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>32.104 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4013</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_192_15_VITIS_LOOP_193_16>
                        <Name>VITIS_LOOP_192_15_VITIS_LOOP_193_16</Name>
                        <TripCount>4004</TripCount>
                        <Latency>4011</Latency>
                        <AbsoluteTimeLatency>32.088 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_192_15_VITIS_LOOP_193_16>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>319</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>703</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_15_VITIS_LOOP_193_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_197_p2" SOURCE="top.cpp:192" URAM="0" VARIABLE="add_ln192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_15_VITIS_LOOP_193_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_1_fu_324_p2" SOURCE="top.cpp:192" URAM="0" VARIABLE="add_ln192_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_15_VITIS_LOOP_193_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_fu_279_p2" SOURCE="top.cpp:194" URAM="0" VARIABLE="add_ln194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_15_VITIS_LOOP_193_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln194_1_fu_289_p2" SOURCE="top.cpp:194" URAM="0" VARIABLE="add_ln194_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_15_VITIS_LOOP_193_16" OPTYPE="add" PRAGMA="" RTLNAME="dst_counter_7_fu_300_p2" SOURCE="top.cpp:196" URAM="0" VARIABLE="dst_counter_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_15_VITIS_LOOP_193_16" OPTYPE="add" PRAGMA="" RTLNAME="position_2_fu_377_p2" SOURCE="top.cpp:198" URAM="0" VARIABLE="position_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_15_VITIS_LOOP_193_16" OPTYPE="add" PRAGMA="" RTLNAME="counter_7_fu_238_p2" SOURCE="top.cpp:200" URAM="0" VARIABLE="counter_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_15_VITIS_LOOP_193_16" OPTYPE="add" PRAGMA="" RTLNAME="j_5_fu_252_p2" SOURCE="top.cpp:193" URAM="0" VARIABLE="j_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_VITIS_LOOP_204_17</Name>
            <Loops>
                <VITIS_LOOP_204_17/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>96.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>96.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>96.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_204_17>
                        <Name>VITIS_LOOP_204_17</Name>
                        <TripCount>4</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_204_17>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>180</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>319</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_204_17" OPTYPE="add" PRAGMA="" RTLNAME="j_4_fu_131_p2" SOURCE="top.cpp:204" URAM="0" VARIABLE="j_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_204_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_fu_144_p2" SOURCE="top.cpp:205" URAM="0" VARIABLE="add_ln205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_204_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln205_1_fu_154_p2" SOURCE="top.cpp:205" URAM="0" VARIABLE="add_ln205_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_204_17" OPTYPE="add" PRAGMA="" RTLNAME="add_ln207_fu_171_p2" SOURCE="top.cpp:207" URAM="0" VARIABLE="add_ln207"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut_Pipeline_VITIS_LOOP_231_20</Name>
            <Loops>
                <VITIS_LOOP_231_20/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_231_20>
                        <Name>VITIS_LOOP_231_20</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_231_20>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>188</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>475</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_20" OPTYPE="add" PRAGMA="" RTLNAME="k_2_fu_134_p2" SOURCE="top.cpp:231" URAM="0" VARIABLE="k_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_20" OPTYPE="add" PRAGMA="" RTLNAME="add_ln232_1_fu_164_p2" SOURCE="top.cpp:232" URAM="0" VARIABLE="add_ln232_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_20" OPTYPE="add" PRAGMA="" RTLNAME="counter_fu_182_p2" SOURCE="top.cpp:236" URAM="0" VARIABLE="counter"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_231_20" OPTYPE="add" PRAGMA="" RTLNAME="src_counter_fu_188_p2" SOURCE="top.cpp:237" URAM="0" VARIABLE="src_counter"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dut</Name>
            <Loops>
                <VITIS_LOOP_37_1/>
                <VITIS_LOOP_223_18>
                    <VITIS_LOOP_225_19/>
                </VITIS_LOOP_223_18>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>8.00</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>8.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_1>
                        <Name>VITIS_LOOP_37_1</Name>
                        <TripCount>1000</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_dut_Pipeline_VITIS_LOOP_40_2_fu_431</Instance>
                        </InstanceList>
                    </VITIS_LOOP_37_1>
                    <VITIS_LOOP_223_18>
                        <Name>VITIS_LOOP_223_18</Name>
                        <TripCount>1000</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_225_19>
                            <Name>VITIS_LOOP_225_19</Name>
                            <TripCount>undef</TripCount>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_dut_Pipeline_VITIS_LOOP_231_20_fu_531</Instance>
                            </InstanceList>
                        </VITIS_LOOP_225_19>
                    </VITIS_LOOP_223_18>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>4</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6604</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>10904</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>20</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="var_string_length_U" SOURCE="top.cpp:14" URAM="0" VARIABLE="var_string_length"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="skip_row_arr_U" SOURCE="top.cpp:15" URAM="0" VARIABLE="skip_row_arr"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_650_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="mul_32s_5ns_32_2_1_U75" SOURCE="top.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="src_counter_21_fu_705_p2" SOURCE="top.cpp:50" URAM="0" VARIABLE="src_counter_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_fu_772_p2" SOURCE="top.cpp:177" URAM="0" VARIABLE="add_ln177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln177_1_fu_799_p2" SOURCE="top.cpp:177" URAM="0" VARIABLE="add_ln177_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_18" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_845_p2" SOURCE="top.cpp:223" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_225_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln225_fu_854_p2" SOURCE="top.cpp:225" URAM="0" VARIABLE="add_ln225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_225_19" OPTYPE="add" PRAGMA="" RTLNAME="j_9_fu_866_p2" SOURCE="top.cpp:225" URAM="0" VARIABLE="j_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_225_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_fu_918_p2" SOURCE="top.cpp:247" URAM="0" VARIABLE="add_ln247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_225_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_1_fu_928_p2" SOURCE="top.cpp:247" URAM="0" VARIABLE="add_ln247_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_225_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_2_fu_943_p2" SOURCE="top.cpp:247" URAM="0" VARIABLE="add_ln247_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_225_19" OPTYPE="add" PRAGMA="" RTLNAME="current_total_num_3_fu_975_p2" SOURCE="top.cpp:249" URAM="0" VARIABLE="current_total_num_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_225_19" OPTYPE="add" PRAGMA="" RTLNAME="dst_counter_15_fu_980_p2" SOURCE="top.cpp:250" URAM="0" VARIABLE="dst_counter_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_225_19" OPTYPE="add" PRAGMA="" RTLNAME="src_counter_23_fu_986_p2" SOURCE="top.cpp:251" URAM="0" VARIABLE="src_counter_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_225_19" OPTYPE="add" PRAGMA="" RTLNAME="sub387_fu_954_p2" SOURCE="top.cpp:226" URAM="0" VARIABLE="sub387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_225_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_fu_970_p2" SOURCE="top.cpp:231" URAM="0" VARIABLE="add_ln231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_225_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln231_1_fu_1016_p2" SOURCE="top.cpp:231" URAM="0" VARIABLE="add_ln231_1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="src_buff" index="0" direction="inout" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="src_buff_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="src_buff_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="src_sz" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="src_sz" name="src_sz" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dst_buff" index="2" direction="inout" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="dst_buff_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="dst_buff_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="src_buff_1" access="W" description="Data signal of src_buff" range="32">
                    <fields>
                        <field offset="0" width="32" name="src_buff" access="W" description="Bit 31 to 0 of src_buff"/>
                    </fields>
                </register>
                <register offset="0x14" name="src_buff_2" access="W" description="Data signal of src_buff" range="32">
                    <fields>
                        <field offset="0" width="32" name="src_buff" access="W" description="Bit 63 to 32 of src_buff"/>
                    </fields>
                </register>
                <register offset="0x1c" name="dst_buff_1" access="W" description="Data signal of dst_buff" range="32">
                    <fields>
                        <field offset="0" width="32" name="dst_buff" access="W" description="Bit 31 to 0 of dst_buff"/>
                    </fields>
                </register>
                <register offset="0x20" name="dst_buff_2" access="W" description="Data signal of dst_buff" range="32">
                    <fields>
                        <field offset="0" width="32" name="dst_buff" access="W" description="Bit 63 to 32 of dst_buff"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="src_buff"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="dst_buff"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="src_buff"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="src_buff"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="dst_buff"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="8" final_bitwidth="8" argName="dst_buff"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="src_sz" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="src_sz">DATA</portMap>
            </portMaps>
            <ports>
                <port>src_sz</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="src_sz"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">8 -&gt; 8, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="6">Interface, Register, Offset, Width, Access, Description</keys>
                    <column name="s_axi_control">src_buff_1, 0x10, 32, W, Data signal of src_buff, </column>
                    <column name="s_axi_control">src_buff_2, 0x14, 32, W, Data signal of src_buff, </column>
                    <column name="s_axi_control">dst_buff_1, 0x1c, 32, W, Data signal of dst_buff, </column>
                    <column name="s_axi_control">dst_buff_2, 0x20, 32, W, Data signal of dst_buff, </column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="src_sz">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="src_buff">inout, char*</column>
                    <column name="src_sz">in, int</column>
                    <column name="dst_buff">inout, char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="src_buff">m_axi_gmem, interface, , </column>
                    <column name="src_buff">s_axi_control, register, offset, name=src_buff_1 offset=0x10 range=32</column>
                    <column name="src_buff">s_axi_control, register, offset, name=src_buff_2 offset=0x14 range=32</column>
                    <column name="src_sz">src_sz, port, , </column>
                    <column name="dst_buff">m_axi_gmem, interface, , </column>
                    <column name="dst_buff">s_axi_control, register, offset, name=dst_buff_1 offset=0x1c range=32</column>
                    <column name="dst_buff">s_axi_control, register, offset, name=dst_buff_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem">VITIS_LOOP_177_14, write, 1000, 8, top.cpp:177:22</column>
                    <column name="m_axi_gmem">VITIS_LOOP_231_20, write, variable, 8, top.cpp:231:25</column>
                    <column name="m_axi_gmem">, read, 8, 8, top.cpp:247:30</column>
                    <column name="m_axi_gmem">, write, 8, 8, top.cpp:249:26</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem">src_buff, VITIS_LOOP_64_4, Access load is in the conditional branch, 214-232, top.cpp:64:21</column>
                    <column name="m_axi_gmem">dst_buff, VITIS_LOOP_64_4, Access store is in the conditional branch, 214-232, top.cpp:64:21</column>
                    <column name="m_axi_gmem">dst_buff, VITIS_LOOP_64_4, Access store is in the conditional branch, 214-232, top.cpp:64:21</column>
                    <column name="m_axi_gmem">src_buff, VITIS_LOOP_89_6, Access load is in the conditional branch, 214-232, top.cpp:89:21</column>
                    <column name="m_axi_gmem">dst_buff, VITIS_LOOP_89_6, Access store is in the conditional branch, 214-232, top.cpp:89:21</column>
                    <column name="m_axi_gmem">dst_buff, VITIS_LOOP_89_6, Access store is in the conditional branch, 214-232, top.cpp:89:21</column>
                    <column name="m_axi_gmem">src_buff, VITIS_LOOP_113_8, Could not analyze pattern, 214-229, top.cpp:113:22</column>
                    <column name="m_axi_gmem">dst_buff, VITIS_LOOP_113_8, Could not analyze pattern, 214-229, top.cpp:113:22</column>
                    <column name="m_axi_gmem">src_buff, VITIS_LOOP_133_10, Could not analyze pattern, 214-229, top.cpp:133:23</column>
                    <column name="m_axi_gmem">dst_buff, VITIS_LOOP_133_10, Could not analyze pattern, 214-229, top.cpp:133:23</column>
                    <column name="m_axi_gmem">dst_buff, VITIS_LOOP_154_12, Could not analyze pattern, 214-229, top.cpp:154:23</column>
                    <column name="m_axi_gmem">dst_buff, VITIS_LOOP_164_13, Could not analyze pattern, 214-229, top.cpp:164:22</column>
                    <column name="m_axi_gmem">src_buff, VITIS_LOOP_177_14, Could not analyze pattern, 214-229, top.cpp:177:22</column>
                    <column name="m_axi_gmem">dst_buff, VITIS_LOOP_193_16, Could not analyze pattern, 214-229, top.cpp:193:23</column>
                    <column name="m_axi_gmem">dst_buff, VITIS_LOOP_204_17, Could not analyze pattern, 214-229, top.cpp:204:22</column>
                    <column name="m_axi_gmem">src_buff, VITIS_LOOP_231_20, Could not analyze pattern, 214-229, top.cpp:231:25</column>
                    <column name="m_axi_gmem">dst_buff, VITIS_LOOP_231_20, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, top.cpp:231:25</column>
                    <column name="m_axi_gmem">src_buff, , Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, top.cpp:247:30</column>
                    <column name="m_axi_gmem">dst_buff, , Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, top.cpp:249:26</column>
                    <column name="m_axi_gmem">dst_buff, VITIS_LOOP_177_14, Could not widen since type i8 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, top.cpp:177:22</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="top.cpp:246" status="valid" parentFunction="dut" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="serialization_HLS/solution1/directives.tcl:8" status="valid" parentFunction="dut" variable="dst_buff" isDirective="1" options="m_axi depth=120000 port=dst_buff"/>
        <Pragma type="interface" location="serialization_HLS/solution1/directives.tcl:7" status="valid" parentFunction="dut" variable="src_buff" isDirective="1" options="m_axi depth=120000 port=src_buff"/>
    </PragmaReport>
</profile>

