# riscv-rv32i-datapath-rtl
RTL design of datapath modules (ALU, register file, immediate generator) for a single-cycle RISC-V RV32I processor using Verilog HDL. Functional verification in progress; targeted for integration and synthesis.
