# Nbit_Adder
linguist-language=Verilog
implement ripple carry

first part is half adder

another one are full adder
