// Seed: 3754572699
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_19 = 1;
  initial begin : LABEL_0
    $unsigned(61);
    ;
  end
  logic id_20;
  ;
endmodule
module module_0 #(
    parameter id_16 = 32'd2
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    module_1,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  input wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_21,
      id_4,
      id_13,
      id_7,
      id_2,
      id_2,
      id_24,
      id_4,
      id_2,
      id_13,
      id_6,
      id_12,
      id_24,
      id_2,
      id_2,
      id_6
  );
  output wire id_17;
  input wire _id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [-1 'b0 : id_16] id_27[1 : -1 'd0];
  logic id_28;
endmodule
