{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734445430503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734445430504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 17 08:23:50 2024 " "Processing started: Tue Dec 17 08:23:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734445430504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734445430504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MOD_16_XY_MOORE -c MOD_16_XY_MOORE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MOD_16_XY_MOORE -c MOD_16_XY_MOORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734445430504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734445431007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734445431007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod_16_xy_moore.vhd 2 1 " "Using design file mod_16_xy_moore.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOD_16_XY_MOORE-Behavioral " "Found design unit 1: MOD_16_XY_MOORE-Behavioral" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734445442751 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOD_16_XY_MOORE " "Found entity 1: MOD_16_XY_MOORE" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734445442751 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734445442751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MOD_16_XY_MOORE " "Elaborating entity \"MOD_16_XY_MOORE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734445442756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_redux.vhd 2 1 " "Using design file clk_redux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_redux-Behavioral " "Found design unit 1: clk_redux-Behavioral" {  } { { "clk_redux.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/clk_redux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734445442805 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_redux " "Found entity 1: clk_redux" {  } { { "clk_redux.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/clk_redux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734445442805 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1734445442805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_redux clk_redux:clk_redux_inst " "Elaborating entity \"clk_redux\" for hierarchy \"clk_redux:clk_redux_inst\"" {  } { { "mod_16_xy_moore.vhd" "clk_redux_inst" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734445442806 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "mod_16_xy_moore.vhd" "Div0" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734445442932 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734445442932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734445442984 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734445442985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734445442985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734445442985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734445442985 ""}  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734445442985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lvl " "Found entity 1: lpm_divide_lvl" {  } { { "db/lpm_divide_lvl.tdf" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/db/lpm_divide_lvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734445443047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734445443047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/db/sign_div_unsign_6kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734445443063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734445443063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_7ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_7ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_7ie " "Found entity 1: alt_u_div_7ie" {  } { { "db/alt_u_div_7ie.tdf" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/db/alt_u_div_7ie.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734445443081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734445443081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734445443157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734445443157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734445443220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734445443220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734445443286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734445443286 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "clk_1hz " "Inserted always-enabled tri-state buffer between \"clk_1hz\" and its non-tri-state driver." {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 10 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734445443445 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[0\] " "Inserted always-enabled tri-state buffer between \"estado\[0\]\" and its non-tri-state driver." {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734445443445 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[1\] " "Inserted always-enabled tri-state buffer between \"estado\[1\]\" and its non-tri-state driver." {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734445443445 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[2\] " "Inserted always-enabled tri-state buffer between \"estado\[2\]\" and its non-tri-state driver." {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734445443445 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "estado\[3\] " "Inserted always-enabled tri-state buffer between \"estado\[3\]\" and its non-tri-state driver." {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 41 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1734445443445 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1734445443445 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "clk_1hz " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"clk_1hz\" is moved to its source" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 10 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1734445443446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[0\]\" is moved to its source" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 41 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1734445443446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[1\]\" is moved to its source" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 41 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1734445443446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[2\]\" is moved to its source" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 41 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1734445443446 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "estado\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"estado\[3\]\" is moved to its source" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 41 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1734445443446 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1734445443446 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "clk_1hz~synth " "Node \"clk_1hz~synth\"" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734445443482 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[0\]~synth " "Node \"estado\[0\]~synth\"" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734445443482 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[1\]~synth " "Node \"estado\[1\]~synth\"" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734445443482 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[2\]~synth " "Node \"estado\[2\]~synth\"" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734445443482 ""} { "Warning" "WMLS_MLS_NODE_NAME" "estado\[3\]~synth " "Node \"estado\[3\]~synth\"" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 41 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1734445443482 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1734445443482 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] GND " "Pin \"display\[0\]\" is stuck at GND" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734445443483 "|MOD_16_XY_MOORE|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] GND " "Pin \"display\[1\]\" is stuck at GND" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734445443483 "|MOD_16_XY_MOORE|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[8\] GND " "Pin \"display\[8\]\" is stuck at GND" {  } { { "mod_16_xy_moore.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/NOPE/MOD_16_XY_MOORE/mod_16_xy_moore.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734445443483 "|MOD_16_XY_MOORE|display[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734445443483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734445443515 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734445443515 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "5 " "Implemented 5 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1734445443515 ""} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734445443515 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734445443515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734445443597 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 17 08:24:03 2024 " "Processing ended: Tue Dec 17 08:24:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734445443597 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734445443597 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734445443597 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734445443597 ""}
