Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Feb 23 21:10:59 2021
| Host         : nb-aspodinger running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -32.655   -16514.010                   2218                27994        0.011        0.000                      0                27994        3.750        0.000                       0                 10330  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0        -32.655   -16514.010                   2218                27982        0.011        0.000                      0                27982        3.750        0.000                       0                 10330  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               8.127        0.000                      0                   12        0.415        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2218  Failing Endpoints,  Worst Slack      -32.655ns,  Total Violation   -16514.010ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -32.655ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/generate_first_state/s_addRoundKey_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        42.546ns  (logic 9.504ns (22.338%)  route 33.042ns (77.662%))
  Logic Levels:           54  (LUT2=14 LUT3=7 LUT5=2 LUT6=23 MUXF7=8)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.657     2.951    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=36, routed)          2.205     5.612    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[31]_0[16]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.736 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b4/O
                         net (fo=2, routed)           0.000     5.736    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_1
    SLICE_X53Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     5.948 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_i_2/O
                         net (fo=6, routed)           0.636     6.584    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[0][4]_0
    SLICE_X50Y47         LUT5 (Prop_lut5_I0_O)        0.299     6.883 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[0][4]_i_1/O
                         net (fo=6, routed)           0.185     7.068    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/tmp[5][0]_50[4]
    SLICE_X50Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/g0_b0__6_i_5/O
                         net (fo=35, routed)          1.444     8.636    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[7][0]_58[4]
    SLICE_X52Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__6/O
                         net (fo=1, routed)           0.000     8.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_23_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     8.977 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_38/O
                         net (fo=1, routed)           0.436     9.413    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4_n_10
    SLICE_X52Y43         LUT5 (Prop_lut5_I2_O)        0.299     9.712 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/g0_b0__9_i_23/O
                         net (fo=4, routed)           0.431    10.143    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/tmp[8][3]_153[4]
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.267 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/g0_b0__9_i_17/O
                         net (fo=5, routed)           0.595    10.862    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/tmp[9][3]_65[4]
    SLICE_X55Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.986 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/g0_b0__9_i_11/O
                         net (fo=3, routed)           0.575    11.561    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/tmp[10][3]_69[4]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.685 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/g0_b0__9_i_5/O
                         net (fo=35, routed)          1.012    12.697    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[11][3]_73[4]
    SLICE_X69Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.821 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__9/O
                         net (fo=1, routed)           0.000    12.821    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_23_0
    SLICE_X69Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    13.038 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_29/O
                         net (fo=1, routed)           0.578    13.616    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3_n_4
    SLICE_X69Y44         LUT6 (Prop_lut6_I1_O)        0.299    13.915 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/g0_b0__12_i_23/O
                         net (fo=4, routed)           0.483    14.399    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/tmp[12][2]_160[4]
    SLICE_X71Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.523 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/g0_b0__12_i_17/O
                         net (fo=6, routed)           0.449    14.972    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/tmp[13][2]_76[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.096 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/g0_b0__12_i_11/O
                         net (fo=4, routed)           0.460    15.557    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/tmp[14][2]_80[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.681 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/g0_b0__12_i_5/O
                         net (fo=35, routed)          1.040    16.721    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[15][2]_84[4]
    SLICE_X75Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.845 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__12/O
                         net (fo=1, routed)           0.000    16.845    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_17_0
    SLICE_X75Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    17.062 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_23/O
                         net (fo=1, routed)           0.299    17.361    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2_n_4
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.299    17.660 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/g0_b0__15_i_17/O
                         net (fo=7, routed)           0.548    18.207    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[16][1]_167[4]
    SLICE_X79Y45         LUT3 (Prop_lut3_I0_O)        0.124    18.331 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__15_i_11/O
                         net (fo=5, routed)           0.486    18.818    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/tmp[18][1]_2[4]
    SLICE_X77Y45         LUT2 (Prop_lut2_I0_O)        0.124    18.942 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/g0_b0__15_i_5/O
                         net (fo=35, routed)          1.032    19.974    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[19][1]_91[4]
    SLICE_X72Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.098 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b1__15/O
                         net (fo=1, routed)           0.000    20.098    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_14
    SLICE_X72Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    20.310 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_20/O
                         net (fo=1, routed)           0.803    21.113    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1_n_1
    SLICE_X72Y42         LUT6 (Prop_lut6_I1_O)        0.299    21.412 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/g0_b0__22_i_14/O
                         net (fo=3, routed)           0.609    22.020    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][0][0]_174[1]
    SLICE_X71Y42         LUT3 (Prop_lut3_I2_O)        0.124    22.144 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_8/O
                         net (fo=5, routed)           0.441    22.586    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][1][0]_1[1]
    SLICE_X71Y41         LUT3 (Prop_lut3_I0_O)        0.124    22.710 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_2/O
                         net (fo=34, routed)          1.083    23.793    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][3][0]_8[1]
    SLICE_X68Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.917 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b2__22/O
                         net (fo=1, routed)           0.000    23.917    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_21
    SLICE_X68Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    24.129 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_27/O
                         net (fo=1, routed)           0.296    24.425    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4_n_4
    SLICE_X69Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.724 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/g0_b0__25_i_21/O
                         net (fo=4, routed)           0.323    25.046    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/tmp[24][3]_185[2]
    SLICE_X72Y40         LUT2 (Prop_lut2_I0_O)        0.124    25.170 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/g0_b0__25_i_15/O
                         net (fo=4, routed)           0.306    25.477    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[25][3]_97[2]
    SLICE_X74Y40         LUT3 (Prop_lut3_I2_O)        0.124    25.601 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__25_i_9/O
                         net (fo=4, routed)           0.508    26.109    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/tmp[26][3]_15[2]
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124    26.233 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/g0_b0__25_i_3/O
                         net (fo=35, routed)          1.318    27.551    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[27][3]_101[2]
    SLICE_X80Y37         LUT6 (Prop_lut6_I2_O)        0.124    27.675 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b3__25/O
                         net (fo=1, routed)           0.785    28.460    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/curr_key[0][2][3]_i_8
    SLICE_X82Y37         LUT6 (Prop_lut6_I3_O)        0.124    28.584 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/g0_b0__28_i_22/O
                         net (fo=4, routed)           0.639    29.222    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/tmp[28][2]_192[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.346 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/g0_b0__28_i_16/O
                         net (fo=4, routed)           0.432    29.779    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/tmp[29][2]_104[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.903 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/g0_b0__28_i_10/O
                         net (fo=4, routed)           0.857    30.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/tmp[30][2]_108[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.154    30.914 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/g0_b0__28_i_4/O
                         net (fo=35, routed)          1.361    32.275    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[31][2]_112[3]
    SLICE_X88Y34         LUT6 (Prop_lut6_I3_O)        0.327    32.602 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b5__28/O
                         net (fo=1, routed)           0.789    33.392    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/curr_key[0][1][5]_i_10
    SLICE_X87Y34         LUT6 (Prop_lut6_I3_O)        0.124    33.516 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/g0_b0__31_i_24/O
                         net (fo=4, routed)           0.469    33.985    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/tmp[32][1]_199[5]
    SLICE_X87Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.109 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/g0_b0__31_i_18/O
                         net (fo=5, routed)           0.602    34.711    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/curr_key[2][1][5]_i_3
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.835 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/g0_b0__31_i_12/O
                         net (fo=6, routed)           0.828    35.662    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/curr_key[3][1][5]_i_7
    SLICE_X68Y34         LUT2 (Prop_lut2_I0_O)        0.124    35.786 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/g0_b0__31_i_6/O
                         net (fo=35, routed)          1.121    36.907    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[35][1]_123[5]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124    37.031 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b5__31/O
                         net (fo=1, routed)           0.000    37.031    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_18
    SLICE_X62Y35         MUXF7 (Prop_muxf7_I0_O)      0.209    37.240 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_24/O
                         net (fo=1, routed)           0.838    38.078    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1_n_5
    SLICE_X61Y35         LUT6 (Prop_lut6_I1_O)        0.297    38.375 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/g0_b0__38_i_18/O
                         net (fo=5, routed)           0.540    38.916    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/tmp[36][0]_206[1]
    SLICE_X59Y35         LUT2 (Prop_lut2_I0_O)        0.124    39.040 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/g0_b0__38_i_12/O
                         net (fo=5, routed)           0.736    39.776    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/tmp[37][0]_126[5]
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.124    39.900 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/g0_b0__38_i_6/O
                         net (fo=36, routed)          1.060    40.960    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[39][0]_134[5]
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124    41.084 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g3_b5__38/O
                         net (fo=2, routed)           0.000    41.084    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/s_addRoundKey_i_119_2
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    41.301 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/toggle_reg[1][3][5]_i_3/O
                         net (fo=3, routed)           0.324    41.625    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/s_addRoundKey_i_47_2
    SLICE_X48Y37         LUT6 (Prop_lut6_I3_O)        0.299    41.924 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/s_addRoundKey_i_119/O
                         net (fo=1, routed)           0.527    42.451    system_i/AES_PROCESS_0/U0/aes/generate_first_state/key_schedule[0][0][3]_220[5]
    SLICE_X49Y37         LUT6 (Prop_lut6_I1_O)        0.124    42.575 r  system_i/AES_PROCESS_0/U0/aes/generate_first_state/s_addRoundKey_i_47/O
                         net (fo=1, routed)           1.091    43.666    system_i/AES_PROCESS_0/U0/aes/generate_first_state/s_addRoundKey_i_47_n_0
    SLICE_X49Y31         LUT6 (Prop_lut6_I2_O)        0.124    43.790 r  system_i/AES_PROCESS_0/U0/aes/generate_first_state/s_addRoundKey_i_10/O
                         net (fo=1, routed)           0.806    44.596    system_i/AES_PROCESS_0/U0/aes/generate_first_state/s_addRoundKey_i_10_n_0
    SLICE_X51Y31         LUT6 (Prop_lut6_I3_O)        0.124    44.720 r  system_i/AES_PROCESS_0/U0/aes/generate_first_state/s_addRoundKey_i_2/O
                         net (fo=1, routed)           0.653    45.373    system_i/AES_PROCESS_0/U0/aes/generate_first_state/s_addRoundKey_i_2_n_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I0_O)        0.124    45.497 r  system_i/AES_PROCESS_0/U0/aes/generate_first_state/s_addRoundKey_i_1/O
                         net (fo=1, routed)           0.000    45.497    system_i/AES_PROCESS_0/U0/aes/generate_first_state/s_addRoundKey_i_1_n_0
    SLICE_X50Y31         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/generate_first_state/s_addRoundKey_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.472    12.651    system_i/AES_PROCESS_0/U0/aes/generate_first_state/AXIS_ACLK
    SLICE_X50Y31         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/generate_first_state/s_addRoundKey_reg/C
                         clock pessimism              0.264    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X50Y31         FDRE (Setup_fdre_C_D)        0.081    12.842    system_i/AES_PROCESS_0/U0/aes/generate_first_state/s_addRoundKey_reg
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -45.497    
  -------------------------------------------------------------------
                         slack                                -32.655    

Slack (VIOLATED) :        -31.935ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.829ns  (logic 9.380ns (22.425%)  route 32.449ns (77.575%))
  Logic Levels:           53  (LUT2=14 LUT3=7 LUT4=1 LUT5=4 LUT6=19 MUXF7=8)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.657     2.951    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=36, routed)          2.205     5.612    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[31]_0[16]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.736 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b4/O
                         net (fo=2, routed)           0.000     5.736    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_1
    SLICE_X53Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     5.948 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_i_2/O
                         net (fo=6, routed)           0.636     6.584    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[0][4]_0
    SLICE_X50Y47         LUT5 (Prop_lut5_I0_O)        0.299     6.883 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[0][4]_i_1/O
                         net (fo=6, routed)           0.185     7.068    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/tmp[5][0]_50[4]
    SLICE_X50Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/g0_b0__6_i_5/O
                         net (fo=35, routed)          1.444     8.636    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[7][0]_58[4]
    SLICE_X52Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__6/O
                         net (fo=1, routed)           0.000     8.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_23_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     8.977 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_38/O
                         net (fo=1, routed)           0.436     9.413    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4_n_10
    SLICE_X52Y43         LUT5 (Prop_lut5_I2_O)        0.299     9.712 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/g0_b0__9_i_23/O
                         net (fo=4, routed)           0.431    10.143    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/tmp[8][3]_153[4]
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.267 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/g0_b0__9_i_17/O
                         net (fo=5, routed)           0.595    10.862    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/tmp[9][3]_65[4]
    SLICE_X55Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.986 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/g0_b0__9_i_11/O
                         net (fo=3, routed)           0.575    11.561    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/tmp[10][3]_69[4]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.685 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/g0_b0__9_i_5/O
                         net (fo=35, routed)          1.012    12.697    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[11][3]_73[4]
    SLICE_X69Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.821 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__9/O
                         net (fo=1, routed)           0.000    12.821    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_23_0
    SLICE_X69Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    13.038 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_29/O
                         net (fo=1, routed)           0.578    13.616    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3_n_4
    SLICE_X69Y44         LUT6 (Prop_lut6_I1_O)        0.299    13.915 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/g0_b0__12_i_23/O
                         net (fo=4, routed)           0.483    14.399    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/tmp[12][2]_160[4]
    SLICE_X71Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.523 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/g0_b0__12_i_17/O
                         net (fo=6, routed)           0.449    14.972    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/tmp[13][2]_76[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.096 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/g0_b0__12_i_11/O
                         net (fo=4, routed)           0.460    15.557    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/tmp[14][2]_80[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.681 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/g0_b0__12_i_5/O
                         net (fo=35, routed)          1.040    16.721    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[15][2]_84[4]
    SLICE_X75Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.845 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__12/O
                         net (fo=1, routed)           0.000    16.845    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_17_0
    SLICE_X75Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    17.062 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_23/O
                         net (fo=1, routed)           0.299    17.361    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2_n_4
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.299    17.660 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/g0_b0__15_i_17/O
                         net (fo=7, routed)           0.548    18.207    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[16][1]_167[4]
    SLICE_X79Y45         LUT3 (Prop_lut3_I0_O)        0.124    18.331 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__15_i_11/O
                         net (fo=5, routed)           0.486    18.818    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/tmp[18][1]_2[4]
    SLICE_X77Y45         LUT2 (Prop_lut2_I0_O)        0.124    18.942 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/g0_b0__15_i_5/O
                         net (fo=35, routed)          1.032    19.974    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[19][1]_91[4]
    SLICE_X72Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.098 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b1__15/O
                         net (fo=1, routed)           0.000    20.098    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_14
    SLICE_X72Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    20.310 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_20/O
                         net (fo=1, routed)           0.803    21.113    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1_n_1
    SLICE_X72Y42         LUT6 (Prop_lut6_I1_O)        0.299    21.412 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/g0_b0__22_i_14/O
                         net (fo=3, routed)           0.609    22.020    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][0][0]_174[1]
    SLICE_X71Y42         LUT3 (Prop_lut3_I2_O)        0.124    22.144 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_8/O
                         net (fo=5, routed)           0.441    22.586    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][1][0]_1[1]
    SLICE_X71Y41         LUT3 (Prop_lut3_I0_O)        0.124    22.710 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_2/O
                         net (fo=34, routed)          1.083    23.793    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][3][0]_8[1]
    SLICE_X68Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.917 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b2__22/O
                         net (fo=1, routed)           0.000    23.917    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_21
    SLICE_X68Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    24.129 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_27/O
                         net (fo=1, routed)           0.296    24.425    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4_n_4
    SLICE_X69Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.724 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/g0_b0__25_i_21/O
                         net (fo=4, routed)           0.323    25.046    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/tmp[24][3]_185[2]
    SLICE_X72Y40         LUT2 (Prop_lut2_I0_O)        0.124    25.170 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/g0_b0__25_i_15/O
                         net (fo=4, routed)           0.306    25.477    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[25][3]_97[2]
    SLICE_X74Y40         LUT3 (Prop_lut3_I2_O)        0.124    25.601 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__25_i_9/O
                         net (fo=4, routed)           0.508    26.109    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/tmp[26][3]_15[2]
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124    26.233 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/g0_b0__25_i_3/O
                         net (fo=35, routed)          1.318    27.551    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[27][3]_101[2]
    SLICE_X80Y37         LUT6 (Prop_lut6_I2_O)        0.124    27.675 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b3__25/O
                         net (fo=1, routed)           0.785    28.460    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/curr_key[0][2][3]_i_8
    SLICE_X82Y37         LUT6 (Prop_lut6_I3_O)        0.124    28.584 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/g0_b0__28_i_22/O
                         net (fo=4, routed)           0.639    29.222    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/tmp[28][2]_192[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.346 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/g0_b0__28_i_16/O
                         net (fo=4, routed)           0.432    29.779    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/tmp[29][2]_104[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.903 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/g0_b0__28_i_10/O
                         net (fo=4, routed)           0.857    30.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/tmp[30][2]_108[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.154    30.914 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/g0_b0__28_i_4/O
                         net (fo=35, routed)          1.361    32.275    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[31][2]_112[3]
    SLICE_X88Y34         LUT6 (Prop_lut6_I3_O)        0.327    32.602 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b5__28/O
                         net (fo=1, routed)           0.789    33.392    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/curr_key[0][1][5]_i_10
    SLICE_X87Y34         LUT6 (Prop_lut6_I3_O)        0.124    33.516 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/g0_b0__31_i_24/O
                         net (fo=4, routed)           0.469    33.985    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/tmp[32][1]_199[5]
    SLICE_X87Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.109 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/g0_b0__31_i_18/O
                         net (fo=5, routed)           0.602    34.711    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/curr_key[2][1][5]_i_3
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.835 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/g0_b0__31_i_12/O
                         net (fo=6, routed)           0.828    35.662    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/curr_key[3][1][5]_i_7
    SLICE_X68Y34         LUT2 (Prop_lut2_I0_O)        0.124    35.786 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/g0_b0__31_i_6/O
                         net (fo=35, routed)          1.121    36.907    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[35][1]_123[5]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124    37.031 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b5__31/O
                         net (fo=1, routed)           0.000    37.031    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_18
    SLICE_X62Y35         MUXF7 (Prop_muxf7_I0_O)      0.209    37.240 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_24/O
                         net (fo=1, routed)           0.838    38.078    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1_n_5
    SLICE_X61Y35         LUT6 (Prop_lut6_I1_O)        0.297    38.375 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/g0_b0__38_i_18/O
                         net (fo=5, routed)           0.540    38.916    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/tmp[36][0]_206[1]
    SLICE_X59Y35         LUT2 (Prop_lut2_I0_O)        0.124    39.040 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/g0_b0__38_i_12/O
                         net (fo=5, routed)           0.736    39.776    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/tmp[37][0]_126[5]
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.124    39.900 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/g0_b0__38_i_6/O
                         net (fo=36, routed)          1.060    40.960    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[39][0]_134[5]
    SLICE_X49Y35         LUT6 (Prop_lut6_I5_O)        0.124    41.084 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g3_b5__38/O
                         net (fo=2, routed)           0.000    41.084    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/s_addRoundKey_i_119_2
    SLICE_X49Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    41.301 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/toggle_reg[1][3][5]_i_3/O
                         net (fo=3, routed)           0.607    41.908    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle_reg[2][3][5]_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I2_O)        0.299    42.207 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle[2][3][5]_i_2/O
                         net (fo=5, routed)           0.439    42.646    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[2][3][6][5]
    SLICE_X47Y36         LUT4 (Prop_lut4_I0_O)        0.124    42.770 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][5]_i_5/O
                         net (fo=1, routed)           1.466    44.236    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/aes/key_schedule[10][3][3]_27[5]
    SLICE_X88Y36         LUT6 (Prop_lut6_I1_O)        0.124    44.360 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][5]_i_2/O
                         net (fo=1, routed)           0.296    44.656    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][5]_i_2_n_0
    SLICE_X89Y36         LUT5 (Prop_lut5_I0_O)        0.124    44.780 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][5]_i_1/O
                         net (fo=1, routed)           0.000    44.780    system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][7]_0[5]
    SLICE_X89Y36         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.558    12.738    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X89Y36         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][5]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X89Y36         FDRE (Setup_fdre_C_D)        0.032    12.845    system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][5]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -44.780    
  -------------------------------------------------------------------
                         slack                                -31.935    

Slack (VIOLATED) :        -31.563ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.501ns  (logic 9.380ns (22.602%)  route 32.121ns (77.398%))
  Logic Levels:           53  (LUT2=14 LUT3=7 LUT4=1 LUT5=4 LUT6=19 MUXF7=8)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.736ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.657     2.951    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=36, routed)          2.205     5.612    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[31]_0[16]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.736 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b4/O
                         net (fo=2, routed)           0.000     5.736    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_1
    SLICE_X53Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     5.948 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_i_2/O
                         net (fo=6, routed)           0.636     6.584    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[0][4]_0
    SLICE_X50Y47         LUT5 (Prop_lut5_I0_O)        0.299     6.883 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[0][4]_i_1/O
                         net (fo=6, routed)           0.185     7.068    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/tmp[5][0]_50[4]
    SLICE_X50Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/g0_b0__6_i_5/O
                         net (fo=35, routed)          1.444     8.636    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[7][0]_58[4]
    SLICE_X52Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__6/O
                         net (fo=1, routed)           0.000     8.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_23_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     8.977 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_38/O
                         net (fo=1, routed)           0.436     9.413    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4_n_10
    SLICE_X52Y43         LUT5 (Prop_lut5_I2_O)        0.299     9.712 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/g0_b0__9_i_23/O
                         net (fo=4, routed)           0.431    10.143    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/tmp[8][3]_153[4]
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.267 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/g0_b0__9_i_17/O
                         net (fo=5, routed)           0.595    10.862    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/tmp[9][3]_65[4]
    SLICE_X55Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.986 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/g0_b0__9_i_11/O
                         net (fo=3, routed)           0.575    11.561    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/tmp[10][3]_69[4]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.685 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/g0_b0__9_i_5/O
                         net (fo=35, routed)          1.012    12.697    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[11][3]_73[4]
    SLICE_X69Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.821 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__9/O
                         net (fo=1, routed)           0.000    12.821    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_23_0
    SLICE_X69Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    13.038 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_29/O
                         net (fo=1, routed)           0.578    13.616    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3_n_4
    SLICE_X69Y44         LUT6 (Prop_lut6_I1_O)        0.299    13.915 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/g0_b0__12_i_23/O
                         net (fo=4, routed)           0.483    14.399    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/tmp[12][2]_160[4]
    SLICE_X71Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.523 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/g0_b0__12_i_17/O
                         net (fo=6, routed)           0.449    14.972    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/tmp[13][2]_76[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.096 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/g0_b0__12_i_11/O
                         net (fo=4, routed)           0.460    15.557    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/tmp[14][2]_80[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.681 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/g0_b0__12_i_5/O
                         net (fo=35, routed)          1.040    16.721    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[15][2]_84[4]
    SLICE_X75Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.845 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__12/O
                         net (fo=1, routed)           0.000    16.845    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_17_0
    SLICE_X75Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    17.062 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_23/O
                         net (fo=1, routed)           0.299    17.361    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2_n_4
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.299    17.660 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/g0_b0__15_i_17/O
                         net (fo=7, routed)           0.548    18.207    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[16][1]_167[4]
    SLICE_X79Y45         LUT3 (Prop_lut3_I0_O)        0.124    18.331 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__15_i_11/O
                         net (fo=5, routed)           0.486    18.818    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/tmp[18][1]_2[4]
    SLICE_X77Y45         LUT2 (Prop_lut2_I0_O)        0.124    18.942 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/g0_b0__15_i_5/O
                         net (fo=35, routed)          1.032    19.974    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[19][1]_91[4]
    SLICE_X72Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.098 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b1__15/O
                         net (fo=1, routed)           0.000    20.098    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_14
    SLICE_X72Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    20.310 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_20/O
                         net (fo=1, routed)           0.803    21.113    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1_n_1
    SLICE_X72Y42         LUT6 (Prop_lut6_I1_O)        0.299    21.412 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/g0_b0__22_i_14/O
                         net (fo=3, routed)           0.609    22.020    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][0][0]_174[1]
    SLICE_X71Y42         LUT3 (Prop_lut3_I2_O)        0.124    22.144 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_8/O
                         net (fo=5, routed)           0.441    22.586    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][1][0]_1[1]
    SLICE_X71Y41         LUT3 (Prop_lut3_I0_O)        0.124    22.710 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_2/O
                         net (fo=34, routed)          1.083    23.793    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][3][0]_8[1]
    SLICE_X68Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.917 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b2__22/O
                         net (fo=1, routed)           0.000    23.917    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_21
    SLICE_X68Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    24.129 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_27/O
                         net (fo=1, routed)           0.296    24.425    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4_n_4
    SLICE_X69Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.724 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/g0_b0__25_i_21/O
                         net (fo=4, routed)           0.323    25.046    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/tmp[24][3]_185[2]
    SLICE_X72Y40         LUT2 (Prop_lut2_I0_O)        0.124    25.170 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/g0_b0__25_i_15/O
                         net (fo=4, routed)           0.306    25.477    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[25][3]_97[2]
    SLICE_X74Y40         LUT3 (Prop_lut3_I2_O)        0.124    25.601 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__25_i_9/O
                         net (fo=4, routed)           0.508    26.109    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/tmp[26][3]_15[2]
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124    26.233 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/g0_b0__25_i_3/O
                         net (fo=35, routed)          1.318    27.551    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[27][3]_101[2]
    SLICE_X80Y37         LUT6 (Prop_lut6_I2_O)        0.124    27.675 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b3__25/O
                         net (fo=1, routed)           0.785    28.460    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/curr_key[0][2][3]_i_8
    SLICE_X82Y37         LUT6 (Prop_lut6_I3_O)        0.124    28.584 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/g0_b0__28_i_22/O
                         net (fo=4, routed)           0.639    29.222    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/tmp[28][2]_192[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.346 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/g0_b0__28_i_16/O
                         net (fo=4, routed)           0.432    29.779    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/tmp[29][2]_104[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.903 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/g0_b0__28_i_10/O
                         net (fo=4, routed)           0.857    30.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/tmp[30][2]_108[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.154    30.914 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/g0_b0__28_i_4/O
                         net (fo=35, routed)          1.361    32.275    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[31][2]_112[3]
    SLICE_X88Y34         LUT6 (Prop_lut6_I3_O)        0.327    32.602 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b5__28/O
                         net (fo=1, routed)           0.789    33.392    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/curr_key[0][1][5]_i_10
    SLICE_X87Y34         LUT6 (Prop_lut6_I3_O)        0.124    33.516 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/g0_b0__31_i_24/O
                         net (fo=4, routed)           0.469    33.985    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/tmp[32][1]_199[5]
    SLICE_X87Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.109 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/g0_b0__31_i_18/O
                         net (fo=5, routed)           0.602    34.711    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/curr_key[2][1][5]_i_3
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.835 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/g0_b0__31_i_12/O
                         net (fo=6, routed)           0.828    35.662    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/curr_key[3][1][5]_i_7
    SLICE_X68Y34         LUT2 (Prop_lut2_I0_O)        0.124    35.786 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/g0_b0__31_i_6/O
                         net (fo=35, routed)          1.121    36.907    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[35][1]_123[5]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124    37.031 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b5__31/O
                         net (fo=1, routed)           0.000    37.031    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_18
    SLICE_X62Y35         MUXF7 (Prop_muxf7_I0_O)      0.209    37.240 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_24/O
                         net (fo=1, routed)           0.838    38.078    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1_n_5
    SLICE_X61Y35         LUT6 (Prop_lut6_I1_O)        0.297    38.375 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/g0_b0__38_i_18/O
                         net (fo=5, routed)           0.540    38.916    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/tmp[36][0]_206[1]
    SLICE_X59Y35         LUT2 (Prop_lut2_I0_O)        0.124    39.040 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/g0_b0__38_i_12/O
                         net (fo=5, routed)           0.736    39.776    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/tmp[37][0]_126[5]
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.124    39.900 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/g0_b0__38_i_6/O
                         net (fo=36, routed)          0.862    40.762    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[39][0]_134[5]
    SLICE_X48Y35         LUT6 (Prop_lut6_I5_O)        0.124    40.886 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b1__38/O
                         net (fo=1, routed)           0.000    40.886    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/s_addRoundKey_i_121_0
    SLICE_X48Y35         MUXF7 (Prop_muxf7_I1_O)      0.217    41.103 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/toggle_reg[0][3][1]_i_3/O
                         net (fo=4, routed)           0.842    41.944    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle_reg[2][3][1]
    SLICE_X49Y34         LUT5 (Prop_lut5_I0_O)        0.299    42.243 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle[2][3][1]_i_2/O
                         net (fo=5, routed)           1.229    43.472    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[2][3][6][1]
    SLICE_X80Y35         LUT4 (Prop_lut4_I0_O)        0.124    43.596 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][1]_i_5/O
                         net (fo=1, routed)           0.443    44.039    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/aes/key_schedule[10][3][3]_27[1]
    SLICE_X82Y35         LUT6 (Prop_lut6_I1_O)        0.124    44.163 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][1]_i_2/O
                         net (fo=1, routed)           0.165    44.328    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][1]_i_2_n_0
    SLICE_X82Y35         LUT5 (Prop_lut5_I0_O)        0.124    44.452 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][1]_i_1/O
                         net (fo=1, routed)           0.000    44.452    system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][7]_0[1]
    SLICE_X82Y35         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.557    12.736    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X82Y35         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][1]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X82Y35         FDRE (Setup_fdre_C_D)        0.077    12.889    system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][1]
  -------------------------------------------------------------------
                         required time                         12.889    
                         arrival time                         -44.452    
  -------------------------------------------------------------------
                         slack                                -31.563    

Slack (VIOLATED) :        -31.417ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.305ns  (logic 9.802ns (23.731%)  route 31.503ns (76.269%))
  Logic Levels:           54  (LUT2=14 LUT3=7 LUT4=1 LUT5=4 LUT6=19 MUXF7=9)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.657     2.951    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=36, routed)          2.205     5.612    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[31]_0[16]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.736 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b4/O
                         net (fo=2, routed)           0.000     5.736    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_1
    SLICE_X53Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     5.948 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_i_2/O
                         net (fo=6, routed)           0.636     6.584    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[0][4]_0
    SLICE_X50Y47         LUT5 (Prop_lut5_I0_O)        0.299     6.883 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[0][4]_i_1/O
                         net (fo=6, routed)           0.185     7.068    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/tmp[5][0]_50[4]
    SLICE_X50Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/g0_b0__6_i_5/O
                         net (fo=35, routed)          1.444     8.636    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[7][0]_58[4]
    SLICE_X52Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__6/O
                         net (fo=1, routed)           0.000     8.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_23_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     8.977 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_38/O
                         net (fo=1, routed)           0.436     9.413    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4_n_10
    SLICE_X52Y43         LUT5 (Prop_lut5_I2_O)        0.299     9.712 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/g0_b0__9_i_23/O
                         net (fo=4, routed)           0.431    10.143    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/tmp[8][3]_153[4]
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.267 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/g0_b0__9_i_17/O
                         net (fo=5, routed)           0.595    10.862    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/tmp[9][3]_65[4]
    SLICE_X55Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.986 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/g0_b0__9_i_11/O
                         net (fo=3, routed)           0.575    11.561    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/tmp[10][3]_69[4]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.685 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/g0_b0__9_i_5/O
                         net (fo=35, routed)          1.012    12.697    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[11][3]_73[4]
    SLICE_X69Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.821 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__9/O
                         net (fo=1, routed)           0.000    12.821    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_23_0
    SLICE_X69Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    13.038 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_29/O
                         net (fo=1, routed)           0.578    13.616    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3_n_4
    SLICE_X69Y44         LUT6 (Prop_lut6_I1_O)        0.299    13.915 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/g0_b0__12_i_23/O
                         net (fo=4, routed)           0.483    14.399    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/tmp[12][2]_160[4]
    SLICE_X71Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.523 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/g0_b0__12_i_17/O
                         net (fo=6, routed)           0.449    14.972    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/tmp[13][2]_76[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.096 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/g0_b0__12_i_11/O
                         net (fo=4, routed)           0.460    15.557    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/tmp[14][2]_80[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.681 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/g0_b0__12_i_5/O
                         net (fo=35, routed)          1.040    16.721    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[15][2]_84[4]
    SLICE_X75Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.845 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__12/O
                         net (fo=1, routed)           0.000    16.845    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_17_0
    SLICE_X75Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    17.062 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_23/O
                         net (fo=1, routed)           0.299    17.361    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2_n_4
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.299    17.660 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/g0_b0__15_i_17/O
                         net (fo=7, routed)           0.548    18.207    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[16][1]_167[4]
    SLICE_X79Y45         LUT3 (Prop_lut3_I0_O)        0.124    18.331 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__15_i_11/O
                         net (fo=5, routed)           0.486    18.818    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/tmp[18][1]_2[4]
    SLICE_X77Y45         LUT2 (Prop_lut2_I0_O)        0.124    18.942 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/g0_b0__15_i_5/O
                         net (fo=35, routed)          1.032    19.974    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[19][1]_91[4]
    SLICE_X72Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.098 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b1__15/O
                         net (fo=1, routed)           0.000    20.098    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_14
    SLICE_X72Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    20.310 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_20/O
                         net (fo=1, routed)           0.803    21.113    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1_n_1
    SLICE_X72Y42         LUT6 (Prop_lut6_I1_O)        0.299    21.412 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/g0_b0__22_i_14/O
                         net (fo=3, routed)           0.609    22.020    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][0][0]_174[1]
    SLICE_X71Y42         LUT3 (Prop_lut3_I2_O)        0.124    22.144 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_8/O
                         net (fo=5, routed)           0.441    22.586    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][1][0]_1[1]
    SLICE_X71Y41         LUT3 (Prop_lut3_I0_O)        0.124    22.710 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_2/O
                         net (fo=34, routed)          1.083    23.793    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][3][0]_8[1]
    SLICE_X68Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.917 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b2__22/O
                         net (fo=1, routed)           0.000    23.917    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_21
    SLICE_X68Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    24.129 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_27/O
                         net (fo=1, routed)           0.296    24.425    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4_n_4
    SLICE_X69Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.724 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/g0_b0__25_i_21/O
                         net (fo=4, routed)           0.323    25.046    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/tmp[24][3]_185[2]
    SLICE_X72Y40         LUT2 (Prop_lut2_I0_O)        0.124    25.170 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/g0_b0__25_i_15/O
                         net (fo=4, routed)           0.306    25.477    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[25][3]_97[2]
    SLICE_X74Y40         LUT3 (Prop_lut3_I2_O)        0.124    25.601 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__25_i_9/O
                         net (fo=4, routed)           0.508    26.109    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/tmp[26][3]_15[2]
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124    26.233 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/g0_b0__25_i_3/O
                         net (fo=35, routed)          1.318    27.551    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[27][3]_101[2]
    SLICE_X80Y37         LUT6 (Prop_lut6_I2_O)        0.124    27.675 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b3__25/O
                         net (fo=1, routed)           0.785    28.460    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/curr_key[0][2][3]_i_8
    SLICE_X82Y37         LUT6 (Prop_lut6_I3_O)        0.124    28.584 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/g0_b0__28_i_22/O
                         net (fo=4, routed)           0.639    29.222    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/tmp[28][2]_192[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.346 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/g0_b0__28_i_16/O
                         net (fo=4, routed)           0.432    29.779    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/tmp[29][2]_104[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.903 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/g0_b0__28_i_10/O
                         net (fo=4, routed)           0.857    30.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/tmp[30][2]_108[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.154    30.914 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/g0_b0__28_i_4/O
                         net (fo=35, routed)          0.988    31.902    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[31][2]_112[3]
    SLICE_X85Y36         LUT6 (Prop_lut6_I3_O)        0.327    32.229 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b4__28/O
                         net (fo=1, routed)           0.000    32.229    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/sBox2/g0_b0__31_i_23
    SLICE_X85Y36         MUXF7 (Prop_muxf7_I0_O)      0.238    32.467 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/sBox2/g0_b0__31_i_29/O
                         net (fo=1, routed)           0.816    33.283    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/sBox2_n_4
    SLICE_X84Y35         LUT6 (Prop_lut6_I1_O)        0.298    33.581 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/g0_b0__31_i_23/O
                         net (fo=4, routed)           0.549    34.130    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/tmp[32][1]_199[4]
    SLICE_X84Y33         LUT2 (Prop_lut2_I0_O)        0.124    34.254 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/g0_b0__31_i_17/O
                         net (fo=5, routed)           0.506    34.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/curr_key[2][1][4]_i_3
    SLICE_X77Y33         LUT2 (Prop_lut2_I0_O)        0.124    34.884 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/g0_b0__31_i_11/O
                         net (fo=6, routed)           0.629    35.513    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/curr_key[3][1][4]_i_7
    SLICE_X69Y33         LUT2 (Prop_lut2_I0_O)        0.124    35.637 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/g0_b0__31_i_5/O
                         net (fo=35, routed)          1.158    36.795    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[35][1]_123[4]
    SLICE_X71Y36         LUT6 (Prop_lut6_I4_O)        0.124    36.919 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b0__31/O
                         net (fo=1, routed)           0.000    36.919    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_13_1
    SLICE_X71Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    37.136 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_19/O
                         net (fo=1, routed)           0.490    37.627    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[0][0][0]_i_2
    SLICE_X62Y34         LUT6 (Prop_lut6_I1_O)        0.299    37.926 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__38_i_13/O
                         net (fo=5, routed)           0.785    38.711    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/curr_key[2][0][0]_i_3
    SLICE_X53Y36         LUT2 (Prop_lut2_I0_O)        0.124    38.835 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/g0_b0__38_i_7/O
                         net (fo=5, routed)           0.420    39.255    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/tmp[37][0]_126[0]
    SLICE_X51Y36         LUT3 (Prop_lut3_I1_O)        0.124    39.379 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/g0_b0__38_i_1/O
                         net (fo=36, routed)          1.106    40.485    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[39][0]_134[0]
    SLICE_X49Y36         LUT6 (Prop_lut6_I0_O)        0.124    40.609 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g3_b2__38/O
                         net (fo=2, routed)           0.000    40.609    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/s_addRoundKey_i_122_2
    SLICE_X49Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    40.826 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/toggle_reg[1][3][2]_i_3/O
                         net (fo=3, routed)           0.657    41.483    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle_reg[2][3][2]_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I2_O)        0.299    41.782 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle[2][3][2]_i_2/O
                         net (fo=5, routed)           0.931    42.713    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[2][3][6][2]
    SLICE_X60Y32         LUT4 (Prop_lut4_I0_O)        0.124    42.837 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][2]_i_5/O
                         net (fo=1, routed)           0.490    43.327    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/aes/key_schedule[10][3][3]_27[2]
    SLICE_X72Y32         LUT6 (Prop_lut6_I1_O)        0.124    43.451 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][2]_i_2/O
                         net (fo=1, routed)           0.681    44.132    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][2]_i_2_n_0
    SLICE_X76Y32         LUT5 (Prop_lut5_I0_O)        0.124    44.256 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][2]_i_1/O
                         net (fo=1, routed)           0.000    44.256    system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][7]_0[2]
    SLICE_X76Y32         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.553    12.733    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X76Y32         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][2]/C
                         clock pessimism              0.230    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X76Y32         FDRE (Setup_fdre_C_D)        0.031    12.839    system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][2]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                         -44.256    
  -------------------------------------------------------------------
                         slack                                -31.417    

Slack (VIOLATED) :        -31.244ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.126ns  (logic 9.380ns (22.808%)  route 31.746ns (77.192%))
  Logic Levels:           53  (LUT2=14 LUT3=7 LUT4=1 LUT5=4 LUT6=19 MUXF7=8)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.726ns = ( 12.726 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.657     2.951    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=36, routed)          2.205     5.612    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[31]_0[16]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.736 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b4/O
                         net (fo=2, routed)           0.000     5.736    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_1
    SLICE_X53Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     5.948 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_i_2/O
                         net (fo=6, routed)           0.636     6.584    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[0][4]_0
    SLICE_X50Y47         LUT5 (Prop_lut5_I0_O)        0.299     6.883 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[0][4]_i_1/O
                         net (fo=6, routed)           0.185     7.068    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/tmp[5][0]_50[4]
    SLICE_X50Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/g0_b0__6_i_5/O
                         net (fo=35, routed)          1.444     8.636    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[7][0]_58[4]
    SLICE_X52Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__6/O
                         net (fo=1, routed)           0.000     8.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_23_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     8.977 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_38/O
                         net (fo=1, routed)           0.436     9.413    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4_n_10
    SLICE_X52Y43         LUT5 (Prop_lut5_I2_O)        0.299     9.712 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/g0_b0__9_i_23/O
                         net (fo=4, routed)           0.431    10.143    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/tmp[8][3]_153[4]
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.267 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/g0_b0__9_i_17/O
                         net (fo=5, routed)           0.595    10.862    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/tmp[9][3]_65[4]
    SLICE_X55Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.986 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/g0_b0__9_i_11/O
                         net (fo=3, routed)           0.575    11.561    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/tmp[10][3]_69[4]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.685 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/g0_b0__9_i_5/O
                         net (fo=35, routed)          1.012    12.697    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[11][3]_73[4]
    SLICE_X69Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.821 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__9/O
                         net (fo=1, routed)           0.000    12.821    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_23_0
    SLICE_X69Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    13.038 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_29/O
                         net (fo=1, routed)           0.578    13.616    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3_n_4
    SLICE_X69Y44         LUT6 (Prop_lut6_I1_O)        0.299    13.915 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/g0_b0__12_i_23/O
                         net (fo=4, routed)           0.483    14.399    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/tmp[12][2]_160[4]
    SLICE_X71Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.523 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/g0_b0__12_i_17/O
                         net (fo=6, routed)           0.449    14.972    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/tmp[13][2]_76[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.096 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/g0_b0__12_i_11/O
                         net (fo=4, routed)           0.460    15.557    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/tmp[14][2]_80[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.681 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/g0_b0__12_i_5/O
                         net (fo=35, routed)          1.040    16.721    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[15][2]_84[4]
    SLICE_X75Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.845 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__12/O
                         net (fo=1, routed)           0.000    16.845    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_17_0
    SLICE_X75Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    17.062 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_23/O
                         net (fo=1, routed)           0.299    17.361    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2_n_4
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.299    17.660 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/g0_b0__15_i_17/O
                         net (fo=7, routed)           0.548    18.207    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[16][1]_167[4]
    SLICE_X79Y45         LUT3 (Prop_lut3_I0_O)        0.124    18.331 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__15_i_11/O
                         net (fo=5, routed)           0.486    18.818    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/tmp[18][1]_2[4]
    SLICE_X77Y45         LUT2 (Prop_lut2_I0_O)        0.124    18.942 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/g0_b0__15_i_5/O
                         net (fo=35, routed)          1.032    19.974    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[19][1]_91[4]
    SLICE_X72Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.098 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b1__15/O
                         net (fo=1, routed)           0.000    20.098    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_14
    SLICE_X72Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    20.310 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_20/O
                         net (fo=1, routed)           0.803    21.113    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1_n_1
    SLICE_X72Y42         LUT6 (Prop_lut6_I1_O)        0.299    21.412 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/g0_b0__22_i_14/O
                         net (fo=3, routed)           0.609    22.020    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][0][0]_174[1]
    SLICE_X71Y42         LUT3 (Prop_lut3_I2_O)        0.124    22.144 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_8/O
                         net (fo=5, routed)           0.441    22.586    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][1][0]_1[1]
    SLICE_X71Y41         LUT3 (Prop_lut3_I0_O)        0.124    22.710 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_2/O
                         net (fo=34, routed)          1.083    23.793    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][3][0]_8[1]
    SLICE_X68Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.917 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b2__22/O
                         net (fo=1, routed)           0.000    23.917    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_21
    SLICE_X68Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    24.129 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_27/O
                         net (fo=1, routed)           0.296    24.425    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4_n_4
    SLICE_X69Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.724 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/g0_b0__25_i_21/O
                         net (fo=4, routed)           0.323    25.046    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/tmp[24][3]_185[2]
    SLICE_X72Y40         LUT2 (Prop_lut2_I0_O)        0.124    25.170 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/g0_b0__25_i_15/O
                         net (fo=4, routed)           0.306    25.477    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[25][3]_97[2]
    SLICE_X74Y40         LUT3 (Prop_lut3_I2_O)        0.124    25.601 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__25_i_9/O
                         net (fo=4, routed)           0.508    26.109    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/tmp[26][3]_15[2]
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124    26.233 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/g0_b0__25_i_3/O
                         net (fo=35, routed)          1.318    27.551    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[27][3]_101[2]
    SLICE_X80Y37         LUT6 (Prop_lut6_I2_O)        0.124    27.675 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b3__25/O
                         net (fo=1, routed)           0.785    28.460    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/curr_key[0][2][3]_i_8
    SLICE_X82Y37         LUT6 (Prop_lut6_I3_O)        0.124    28.584 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/g0_b0__28_i_22/O
                         net (fo=4, routed)           0.639    29.222    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/tmp[28][2]_192[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.346 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/g0_b0__28_i_16/O
                         net (fo=4, routed)           0.432    29.779    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/tmp[29][2]_104[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.903 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/g0_b0__28_i_10/O
                         net (fo=4, routed)           0.857    30.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/tmp[30][2]_108[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.154    30.914 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/g0_b0__28_i_4/O
                         net (fo=35, routed)          1.361    32.275    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[31][2]_112[3]
    SLICE_X88Y34         LUT6 (Prop_lut6_I3_O)        0.327    32.602 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b5__28/O
                         net (fo=1, routed)           0.789    33.392    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/curr_key[0][1][5]_i_10
    SLICE_X87Y34         LUT6 (Prop_lut6_I3_O)        0.124    33.516 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/g0_b0__31_i_24/O
                         net (fo=4, routed)           0.469    33.985    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/tmp[32][1]_199[5]
    SLICE_X87Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.109 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/g0_b0__31_i_18/O
                         net (fo=5, routed)           0.602    34.711    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/curr_key[2][1][5]_i_3
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.835 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/g0_b0__31_i_12/O
                         net (fo=6, routed)           0.828    35.662    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/curr_key[3][1][5]_i_7
    SLICE_X68Y34         LUT2 (Prop_lut2_I0_O)        0.124    35.786 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/g0_b0__31_i_6/O
                         net (fo=35, routed)          1.121    36.907    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[35][1]_123[5]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124    37.031 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b5__31/O
                         net (fo=1, routed)           0.000    37.031    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_18
    SLICE_X62Y35         MUXF7 (Prop_muxf7_I0_O)      0.209    37.240 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_24/O
                         net (fo=1, routed)           0.838    38.078    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1_n_5
    SLICE_X61Y35         LUT6 (Prop_lut6_I1_O)        0.297    38.375 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/g0_b0__38_i_18/O
                         net (fo=5, routed)           0.540    38.916    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/tmp[36][0]_206[1]
    SLICE_X59Y35         LUT2 (Prop_lut2_I0_O)        0.124    39.040 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/g0_b0__38_i_12/O
                         net (fo=5, routed)           0.736    39.776    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/tmp[37][0]_126[5]
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.124    39.900 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/g0_b0__38_i_6/O
                         net (fo=36, routed)          0.864    40.764    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[39][0]_134[5]
    SLICE_X51Y34         LUT6 (Prop_lut6_I5_O)        0.124    40.888 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g3_b7__38/O
                         net (fo=2, routed)           0.000    40.888    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/toggle[2][3][7]_i_2__0_2
    SLICE_X51Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    41.105 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/toggle_reg[1][3][7]_i_3/O
                         net (fo=3, routed)           0.456    41.561    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[3][3][7]_0
    SLICE_X50Y34         LUT5 (Prop_lut5_I4_O)        0.299    41.860 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[2][3][7]_i_2__0/O
                         net (fo=4, routed)           0.672    42.532    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/aes/generate_key_schedule/tmp[42][3]_23[7]
    SLICE_X52Y29         LUT4 (Prop_lut4_I0_O)        0.124    42.656 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][7]_i_5/O
                         net (fo=1, routed)           0.709    43.365    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/aes/key_schedule[10][3][3]_27[7]
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.124    43.489 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][7]_i_2/O
                         net (fo=1, routed)           0.464    43.953    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][7]_i_2_n_0
    SLICE_X71Y29         LUT5 (Prop_lut5_I0_O)        0.124    44.077 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][7]_i_1/O
                         net (fo=1, routed)           0.000    44.077    system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][7]_0[7]
    SLICE_X71Y29         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.547    12.726    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X71Y29         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][7]/C
                         clock pessimism              0.230    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X71Y29         FDRE (Setup_fdre_C_D)        0.031    12.833    system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][7]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -44.077    
  -------------------------------------------------------------------
                         slack                                -31.244    

Slack (VIOLATED) :        -31.227ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/curr_state_reg[1][3][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.043ns  (logic 9.246ns (22.528%)  route 31.797ns (77.472%))
  Logic Levels:           52  (LUT2=14 LUT3=7 LUT4=2 LUT5=2 LUT6=19 MUXF7=8)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.657     2.951    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=36, routed)          2.205     5.612    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[31]_0[16]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.736 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b4/O
                         net (fo=2, routed)           0.000     5.736    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_1
    SLICE_X53Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     5.948 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_i_2/O
                         net (fo=6, routed)           0.636     6.584    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[0][4]_0
    SLICE_X50Y47         LUT5 (Prop_lut5_I0_O)        0.299     6.883 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[0][4]_i_1/O
                         net (fo=6, routed)           0.185     7.068    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/tmp[5][0]_50[4]
    SLICE_X50Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/g0_b0__6_i_5/O
                         net (fo=35, routed)          1.444     8.636    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[7][0]_58[4]
    SLICE_X52Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__6/O
                         net (fo=1, routed)           0.000     8.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_23_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     8.977 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_38/O
                         net (fo=1, routed)           0.436     9.413    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4_n_10
    SLICE_X52Y43         LUT5 (Prop_lut5_I2_O)        0.299     9.712 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/g0_b0__9_i_23/O
                         net (fo=4, routed)           0.431    10.143    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/tmp[8][3]_153[4]
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.267 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/g0_b0__9_i_17/O
                         net (fo=5, routed)           0.595    10.862    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/tmp[9][3]_65[4]
    SLICE_X55Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.986 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/g0_b0__9_i_11/O
                         net (fo=3, routed)           0.575    11.561    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/tmp[10][3]_69[4]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.685 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/g0_b0__9_i_5/O
                         net (fo=35, routed)          1.012    12.697    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[11][3]_73[4]
    SLICE_X69Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.821 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__9/O
                         net (fo=1, routed)           0.000    12.821    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_23_0
    SLICE_X69Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    13.038 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_29/O
                         net (fo=1, routed)           0.578    13.616    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3_n_4
    SLICE_X69Y44         LUT6 (Prop_lut6_I1_O)        0.299    13.915 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/g0_b0__12_i_23/O
                         net (fo=4, routed)           0.483    14.399    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/tmp[12][2]_160[4]
    SLICE_X71Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.523 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/g0_b0__12_i_17/O
                         net (fo=6, routed)           0.449    14.972    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/tmp[13][2]_76[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.096 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/g0_b0__12_i_11/O
                         net (fo=4, routed)           0.460    15.557    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/tmp[14][2]_80[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.681 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/g0_b0__12_i_5/O
                         net (fo=35, routed)          1.040    16.721    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[15][2]_84[4]
    SLICE_X75Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.845 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__12/O
                         net (fo=1, routed)           0.000    16.845    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_17_0
    SLICE_X75Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    17.062 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_23/O
                         net (fo=1, routed)           0.299    17.361    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2_n_4
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.299    17.660 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/g0_b0__15_i_17/O
                         net (fo=7, routed)           0.548    18.207    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[16][1]_167[4]
    SLICE_X79Y45         LUT3 (Prop_lut3_I0_O)        0.124    18.331 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__15_i_11/O
                         net (fo=5, routed)           0.486    18.818    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/tmp[18][1]_2[4]
    SLICE_X77Y45         LUT2 (Prop_lut2_I0_O)        0.124    18.942 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/g0_b0__15_i_5/O
                         net (fo=35, routed)          1.032    19.974    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[19][1]_91[4]
    SLICE_X72Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.098 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b1__15/O
                         net (fo=1, routed)           0.000    20.098    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_14
    SLICE_X72Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    20.310 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_20/O
                         net (fo=1, routed)           0.803    21.113    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1_n_1
    SLICE_X72Y42         LUT6 (Prop_lut6_I1_O)        0.299    21.412 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/g0_b0__22_i_14/O
                         net (fo=3, routed)           0.609    22.020    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][0][0]_174[1]
    SLICE_X71Y42         LUT3 (Prop_lut3_I2_O)        0.124    22.144 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_8/O
                         net (fo=5, routed)           0.441    22.586    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][1][0]_1[1]
    SLICE_X71Y41         LUT3 (Prop_lut3_I0_O)        0.124    22.710 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_2/O
                         net (fo=34, routed)          1.083    23.793    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][3][0]_8[1]
    SLICE_X68Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.917 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b2__22/O
                         net (fo=1, routed)           0.000    23.917    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_21
    SLICE_X68Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    24.129 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_27/O
                         net (fo=1, routed)           0.296    24.425    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4_n_4
    SLICE_X69Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.724 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/g0_b0__25_i_21/O
                         net (fo=4, routed)           0.323    25.046    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/tmp[24][3]_185[2]
    SLICE_X72Y40         LUT2 (Prop_lut2_I0_O)        0.124    25.170 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/g0_b0__25_i_15/O
                         net (fo=4, routed)           0.306    25.477    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[25][3]_97[2]
    SLICE_X74Y40         LUT3 (Prop_lut3_I2_O)        0.124    25.601 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__25_i_9/O
                         net (fo=4, routed)           0.508    26.109    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/tmp[26][3]_15[2]
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124    26.233 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/g0_b0__25_i_3/O
                         net (fo=35, routed)          1.318    27.551    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[27][3]_101[2]
    SLICE_X80Y37         LUT6 (Prop_lut6_I2_O)        0.124    27.675 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b3__25/O
                         net (fo=1, routed)           0.785    28.460    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/curr_key[0][2][3]_i_8
    SLICE_X82Y37         LUT6 (Prop_lut6_I3_O)        0.124    28.584 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/g0_b0__28_i_22/O
                         net (fo=4, routed)           0.639    29.222    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/tmp[28][2]_192[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.346 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/g0_b0__28_i_16/O
                         net (fo=4, routed)           0.432    29.779    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/tmp[29][2]_104[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.903 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/g0_b0__28_i_10/O
                         net (fo=4, routed)           0.857    30.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/tmp[30][2]_108[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.154    30.914 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/g0_b0__28_i_4/O
                         net (fo=35, routed)          1.361    32.275    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[31][2]_112[3]
    SLICE_X88Y34         LUT6 (Prop_lut6_I3_O)        0.327    32.602 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b5__28/O
                         net (fo=1, routed)           0.789    33.392    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/curr_key[0][1][5]_i_10
    SLICE_X87Y34         LUT6 (Prop_lut6_I3_O)        0.124    33.516 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/g0_b0__31_i_24/O
                         net (fo=4, routed)           0.469    33.985    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/tmp[32][1]_199[5]
    SLICE_X87Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.109 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/g0_b0__31_i_18/O
                         net (fo=5, routed)           0.602    34.711    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/curr_key[2][1][5]_i_3
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.835 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/g0_b0__31_i_12/O
                         net (fo=6, routed)           0.828    35.662    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/curr_key[3][1][5]_i_7
    SLICE_X68Y34         LUT2 (Prop_lut2_I0_O)        0.124    35.786 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/g0_b0__31_i_6/O
                         net (fo=35, routed)          1.121    36.907    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[35][1]_123[5]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124    37.031 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b5__31/O
                         net (fo=1, routed)           0.000    37.031    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_18
    SLICE_X62Y35         MUXF7 (Prop_muxf7_I0_O)      0.209    37.240 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_24/O
                         net (fo=1, routed)           0.838    38.078    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1_n_5
    SLICE_X61Y35         LUT6 (Prop_lut6_I1_O)        0.297    38.375 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/g0_b0__38_i_18/O
                         net (fo=5, routed)           0.540    38.916    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/tmp[36][0]_206[1]
    SLICE_X59Y35         LUT2 (Prop_lut2_I0_O)        0.124    39.040 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/g0_b0__38_i_12/O
                         net (fo=5, routed)           0.736    39.776    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/tmp[37][0]_126[5]
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.124    39.900 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/g0_b0__38_i_6/O
                         net (fo=36, routed)          0.982    40.882    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[39][0]_134[5]
    SLICE_X50Y35         LUT6 (Prop_lut6_I5_O)        0.124    41.006 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b3__38/O
                         net (fo=2, routed)           0.000    41.006    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/s_addRoundKey_i_117_1
    SLICE_X50Y35         MUXF7 (Prop_muxf7_I0_O)      0.209    41.215 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/toggle_reg[1][3][3]_i_3/O
                         net (fo=3, routed)           0.628    41.843    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord28/toggle_reg[1][3][3]
    SLICE_X51Y37         LUT4 (Prop_lut4_I0_O)        0.297    42.140 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord28/toggle[1][3][3]_i_2/O
                         net (fo=3, routed)           0.331    42.471    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[41][3]_141[3]
    SLICE_X50Y38         LUT4 (Prop_lut4_I2_O)        0.124    42.595 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[1][3][3]_i_1/O
                         net (fo=2, routed)           0.804    43.398    system_i/AES_PROCESS_0/U0/aes/toggle_reg[1][3][7]_0[3]
    SLICE_X54Y28         LUT6 (Prop_lut6_I5_O)        0.124    43.522 r  system_i/AES_PROCESS_0/U0/aes/curr_state[1][3][3]_i_1/O
                         net (fo=1, routed)           0.471    43.994    system_i/AES_PROCESS_0/U0/aes/curr_state[1][3]_463[3]
    SLICE_X54Y27         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_state_reg[1][3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.539    12.719    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X54Y27         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_state_reg[1][3][3]/C
                         clock pessimism              0.230    12.948    
                         clock uncertainty           -0.154    12.794    
    SLICE_X54Y27         FDRE (Setup_fdre_C_D)       -0.027    12.767    system_i/AES_PROCESS_0/U0/aes/curr_state_reg[1][3][3]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                         -43.994    
  -------------------------------------------------------------------
                         slack                                -31.227    

Slack (VIOLATED) :        -31.209ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        41.100ns  (logic 9.375ns (22.810%)  route 31.725ns (77.190%))
  Logic Levels:           53  (LUT2=14 LUT3=7 LUT4=1 LUT5=4 LUT6=19 MUXF7=8)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.737 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.657     2.951    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=36, routed)          2.205     5.612    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[31]_0[16]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.736 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b4/O
                         net (fo=2, routed)           0.000     5.736    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_1
    SLICE_X53Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     5.948 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_i_2/O
                         net (fo=6, routed)           0.636     6.584    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[0][4]_0
    SLICE_X50Y47         LUT5 (Prop_lut5_I0_O)        0.299     6.883 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[0][4]_i_1/O
                         net (fo=6, routed)           0.185     7.068    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/tmp[5][0]_50[4]
    SLICE_X50Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/g0_b0__6_i_5/O
                         net (fo=35, routed)          1.444     8.636    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[7][0]_58[4]
    SLICE_X52Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__6/O
                         net (fo=1, routed)           0.000     8.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_23_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     8.977 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_38/O
                         net (fo=1, routed)           0.436     9.413    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4_n_10
    SLICE_X52Y43         LUT5 (Prop_lut5_I2_O)        0.299     9.712 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/g0_b0__9_i_23/O
                         net (fo=4, routed)           0.431    10.143    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/tmp[8][3]_153[4]
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.267 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/g0_b0__9_i_17/O
                         net (fo=5, routed)           0.595    10.862    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/tmp[9][3]_65[4]
    SLICE_X55Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.986 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/g0_b0__9_i_11/O
                         net (fo=3, routed)           0.575    11.561    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/tmp[10][3]_69[4]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.685 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/g0_b0__9_i_5/O
                         net (fo=35, routed)          1.012    12.697    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[11][3]_73[4]
    SLICE_X69Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.821 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__9/O
                         net (fo=1, routed)           0.000    12.821    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_23_0
    SLICE_X69Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    13.038 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_29/O
                         net (fo=1, routed)           0.578    13.616    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3_n_4
    SLICE_X69Y44         LUT6 (Prop_lut6_I1_O)        0.299    13.915 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/g0_b0__12_i_23/O
                         net (fo=4, routed)           0.483    14.399    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/tmp[12][2]_160[4]
    SLICE_X71Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.523 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/g0_b0__12_i_17/O
                         net (fo=6, routed)           0.449    14.972    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/tmp[13][2]_76[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.096 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/g0_b0__12_i_11/O
                         net (fo=4, routed)           0.460    15.557    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/tmp[14][2]_80[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.681 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/g0_b0__12_i_5/O
                         net (fo=35, routed)          1.040    16.721    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[15][2]_84[4]
    SLICE_X75Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.845 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__12/O
                         net (fo=1, routed)           0.000    16.845    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_17_0
    SLICE_X75Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    17.062 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_23/O
                         net (fo=1, routed)           0.299    17.361    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2_n_4
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.299    17.660 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/g0_b0__15_i_17/O
                         net (fo=7, routed)           0.548    18.207    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[16][1]_167[4]
    SLICE_X79Y45         LUT3 (Prop_lut3_I0_O)        0.124    18.331 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__15_i_11/O
                         net (fo=5, routed)           0.486    18.818    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/tmp[18][1]_2[4]
    SLICE_X77Y45         LUT2 (Prop_lut2_I0_O)        0.124    18.942 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/g0_b0__15_i_5/O
                         net (fo=35, routed)          1.032    19.974    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[19][1]_91[4]
    SLICE_X72Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.098 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b1__15/O
                         net (fo=1, routed)           0.000    20.098    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_14
    SLICE_X72Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    20.310 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_20/O
                         net (fo=1, routed)           0.803    21.113    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1_n_1
    SLICE_X72Y42         LUT6 (Prop_lut6_I1_O)        0.299    21.412 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/g0_b0__22_i_14/O
                         net (fo=3, routed)           0.609    22.020    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][0][0]_174[1]
    SLICE_X71Y42         LUT3 (Prop_lut3_I2_O)        0.124    22.144 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_8/O
                         net (fo=5, routed)           0.441    22.586    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][1][0]_1[1]
    SLICE_X71Y41         LUT3 (Prop_lut3_I0_O)        0.124    22.710 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_2/O
                         net (fo=34, routed)          1.083    23.793    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][3][0]_8[1]
    SLICE_X68Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.917 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b2__22/O
                         net (fo=1, routed)           0.000    23.917    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_21
    SLICE_X68Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    24.129 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_27/O
                         net (fo=1, routed)           0.296    24.425    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4_n_4
    SLICE_X69Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.724 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/g0_b0__25_i_21/O
                         net (fo=4, routed)           0.323    25.046    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/tmp[24][3]_185[2]
    SLICE_X72Y40         LUT2 (Prop_lut2_I0_O)        0.124    25.170 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/g0_b0__25_i_15/O
                         net (fo=4, routed)           0.306    25.477    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[25][3]_97[2]
    SLICE_X74Y40         LUT3 (Prop_lut3_I2_O)        0.124    25.601 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__25_i_9/O
                         net (fo=4, routed)           0.508    26.109    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/tmp[26][3]_15[2]
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124    26.233 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/g0_b0__25_i_3/O
                         net (fo=35, routed)          1.318    27.551    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[27][3]_101[2]
    SLICE_X80Y37         LUT6 (Prop_lut6_I2_O)        0.124    27.675 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b3__25/O
                         net (fo=1, routed)           0.785    28.460    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/curr_key[0][2][3]_i_8
    SLICE_X82Y37         LUT6 (Prop_lut6_I3_O)        0.124    28.584 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/g0_b0__28_i_22/O
                         net (fo=4, routed)           0.639    29.222    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/tmp[28][2]_192[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.346 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/g0_b0__28_i_16/O
                         net (fo=4, routed)           0.432    29.779    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/tmp[29][2]_104[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.903 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/g0_b0__28_i_10/O
                         net (fo=4, routed)           0.857    30.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/tmp[30][2]_108[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.154    30.914 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/g0_b0__28_i_4/O
                         net (fo=35, routed)          1.361    32.275    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[31][2]_112[3]
    SLICE_X88Y34         LUT6 (Prop_lut6_I3_O)        0.327    32.602 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b5__28/O
                         net (fo=1, routed)           0.789    33.392    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/curr_key[0][1][5]_i_10
    SLICE_X87Y34         LUT6 (Prop_lut6_I3_O)        0.124    33.516 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/g0_b0__31_i_24/O
                         net (fo=4, routed)           0.469    33.985    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/tmp[32][1]_199[5]
    SLICE_X87Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.109 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/g0_b0__31_i_18/O
                         net (fo=5, routed)           0.602    34.711    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/curr_key[2][1][5]_i_3
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.835 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/g0_b0__31_i_12/O
                         net (fo=6, routed)           0.828    35.662    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/curr_key[3][1][5]_i_7
    SLICE_X68Y34         LUT2 (Prop_lut2_I0_O)        0.124    35.786 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/g0_b0__31_i_6/O
                         net (fo=35, routed)          1.121    36.907    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[35][1]_123[5]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124    37.031 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b5__31/O
                         net (fo=1, routed)           0.000    37.031    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_18
    SLICE_X62Y35         MUXF7 (Prop_muxf7_I0_O)      0.209    37.240 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_24/O
                         net (fo=1, routed)           0.838    38.078    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1_n_5
    SLICE_X61Y35         LUT6 (Prop_lut6_I1_O)        0.297    38.375 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/g0_b0__38_i_18/O
                         net (fo=5, routed)           0.540    38.916    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/tmp[36][0]_206[1]
    SLICE_X59Y35         LUT2 (Prop_lut2_I0_O)        0.124    39.040 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/g0_b0__38_i_12/O
                         net (fo=5, routed)           0.736    39.776    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/tmp[37][0]_126[5]
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.124    39.900 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/g0_b0__38_i_6/O
                         net (fo=36, routed)          0.583    40.483    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[39][0]_134[5]
    SLICE_X50Y37         LUT6 (Prop_lut6_I5_O)        0.124    40.607 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g3_b0__38/O
                         net (fo=2, routed)           0.000    40.607    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/s_addRoundKey_i_120_1
    SLICE_X50Y37         MUXF7 (Prop_muxf7_I1_O)      0.214    40.821 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/toggle_reg[1][3][0]_i_3/O
                         net (fo=3, routed)           0.481    41.302    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle_reg[2][3][0]_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I2_O)        0.297    41.599 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle[2][3][0]_i_2/O
                         net (fo=5, routed)           1.496    43.094    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[2][3][6][0]
    SLICE_X89Y36         LUT4 (Prop_lut4_I0_O)        0.124    43.218 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][0]_i_5/O
                         net (fo=1, routed)           0.151    43.370    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/aes/key_schedule[10][3][3]_27[0]
    SLICE_X89Y36         LUT6 (Prop_lut6_I1_O)        0.124    43.494 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][0]_i_2/O
                         net (fo=1, routed)           0.433    43.927    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][0]_i_2_n_0
    SLICE_X89Y36         LUT5 (Prop_lut5_I0_O)        0.124    44.051 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][3][0]_i_1/O
                         net (fo=1, routed)           0.000    44.051    system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][7]_0[0]
    SLICE_X89Y36         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.558    12.738    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X89Y36         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][0]/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X89Y36         FDRE (Setup_fdre_C_D)        0.029    12.842    system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][3][0]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -44.051    
  -------------------------------------------------------------------
                         slack                                -31.209    

Slack (VIOLATED) :        -31.179ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][2][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        40.993ns  (logic 9.147ns (22.313%)  route 31.846ns (77.686%))
  Logic Levels:           53  (LUT2=14 LUT3=7 LUT4=1 LUT5=4 LUT6=19 MUXF7=8)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns = ( 12.730 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.729     3.023    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y47         FDRE                                         r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[27]/Q
                         net (fo=36, routed)          2.047     5.526    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[31]_0[27]
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.650 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g3_b2__2/O
                         net (fo=2, routed)           0.000     5.650    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox4/toggle_reg[3][2]_2
    SLICE_X57Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     5.867 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox4/toggle_reg[3][2]_i_2/O
                         net (fo=5, routed)           0.694     6.561    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[3][2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.299     6.860 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[3][2]_i_1/O
                         net (fo=7, routed)           0.329     7.189    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/tmp[5][3]_53[2]
    SLICE_X60Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.313 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/g0_b0__5_i_3/O
                         net (fo=35, routed)          0.962     8.275    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[7][3]_61[2]
    SLICE_X62Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.399 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g3_b0__5/O
                         net (fo=1, routed)           0.000     8.399    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox3/g0_b0__8_i_19_0
    SLICE_X62Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     8.613 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox3/g0_b0__8_i_27/O
                         net (fo=1, routed)           0.721     9.334    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox3_n_2
    SLICE_X67Y48         LUT5 (Prop_lut5_I4_O)        0.297     9.631 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/g0_b0__8_i_19/O
                         net (fo=4, routed)           0.341     9.972    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/tmp[8][2]_152[0]
    SLICE_X68Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.096 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/g0_b0__8_i_13/O
                         net (fo=5, routed)           0.312    10.408    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/tmp[9][2]_64[0]
    SLICE_X68Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.532 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/g0_b0__8_i_7/O
                         net (fo=3, routed)           0.589    11.121    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/tmp[10][2]_68[0]
    SLICE_X68Y49         LUT2 (Prop_lut2_I0_O)        0.124    11.245 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/g0_b0__8_i_1/O
                         net (fo=35, routed)          1.380    12.625    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[11][2]_72[0]
    SLICE_X74Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.749 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b3__8/O
                         net (fo=1, routed)           0.656    13.406    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/curr_key[0][1][3]_i_8
    SLICE_X75Y47         LUT6 (Prop_lut6_I3_O)        0.124    13.530 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/g0_b0__11_i_22/O
                         net (fo=4, routed)           0.378    13.907    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/tmp[12][1]_159[3]
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.031 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/g0_b0__11_i_16/O
                         net (fo=6, routed)           0.434    14.466    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/tmp[13][1]_75[3]
    SLICE_X73Y46         LUT2 (Prop_lut2_I0_O)        0.124    14.590 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/g0_b0__11_i_10/O
                         net (fo=4, routed)           0.323    14.912    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/tmp[14][1]_79[3]
    SLICE_X70Y46         LUT2 (Prop_lut2_I0_O)        0.124    15.036 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/g0_b0__11_i_4/O
                         net (fo=35, routed)          1.057    16.094    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[15][1]_83[3]
    SLICE_X66Y46         LUT6 (Prop_lut6_I3_O)        0.124    16.218 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b3__11/O
                         net (fo=1, routed)           0.000    16.218    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox1/g0_b0__18_i_16_0
    SLICE_X66Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    16.432 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox1/g0_b0__18_i_22/O
                         net (fo=1, routed)           0.609    17.041    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_16
    SLICE_X66Y45         LUT6 (Prop_lut6_I1_O)        0.297    17.338 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__18_i_16/O
                         net (fo=7, routed)           0.760    18.097    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg2_reg[23]_0
    SLICE_X66Y43         LUT3 (Prop_lut3_I0_O)        0.124    18.221 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__18_i_10/O
                         net (fo=5, routed)           0.478    18.699    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/tmp[18][0]_0[3]
    SLICE_X66Y43         LUT2 (Prop_lut2_I0_O)        0.124    18.823 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/g0_b0__18_i_4/O
                         net (fo=35, routed)          0.921    19.745    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[19][0]_90[3]
    SLICE_X64Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.869 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b1__18/O
                         net (fo=1, routed)           0.870    20.739    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/g0_b0__21_i_8
    SLICE_X65Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.863 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/g0_b0__21_i_14/O
                         net (fo=3, routed)           0.647    21.510    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][0][3]_177[1]
    SLICE_X71Y41         LUT3 (Prop_lut3_I2_O)        0.124    21.634 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__21_i_8/O
                         net (fo=5, routed)           0.327    21.961    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][1][3]_7[1]
    SLICE_X75Y41         LUT3 (Prop_lut3_I0_O)        0.124    22.085 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__21_i_2/O
                         net (fo=34, routed)          1.193    23.278    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][3][3]_14[1]
    SLICE_X78Y40         LUT6 (Prop_lut6_I1_O)        0.124    23.402 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b1__21/O
                         net (fo=1, routed)           0.000    23.402    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox3/g0_b0__24_i_20
    SLICE_X78Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    23.614 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox3/g0_b0__24_i_26/O
                         net (fo=1, routed)           0.754    24.368    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox3_n_1
    SLICE_X86Y39         LUT6 (Prop_lut6_I1_O)        0.299    24.667 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/g0_b0__24_i_20/O
                         net (fo=4, routed)           0.518    25.185    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/tmp[24][2]_184[1]
    SLICE_X86Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.309 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/g0_b0__24_i_14/O
                         net (fo=4, routed)           0.317    25.626    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[25][2]_96[1]
    SLICE_X85Y39         LUT3 (Prop_lut3_I2_O)        0.124    25.750 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__24_i_8/O
                         net (fo=4, routed)           0.787    26.536    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/tmp[26][2]_13[1]
    SLICE_X87Y39         LUT2 (Prop_lut2_I0_O)        0.124    26.660 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/g0_b0__24_i_2/O
                         net (fo=35, routed)          1.144    27.804    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[27][2]_100[1]
    SLICE_X89Y39         LUT6 (Prop_lut6_I1_O)        0.124    27.928 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b5__24/O
                         net (fo=1, routed)           0.000    27.928    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/sBox2/g0_b0__27_i_24_0
    SLICE_X89Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    28.145 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/sBox2/g0_b0__27_i_30/O
                         net (fo=1, routed)           0.536    28.681    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/sBox2_n_5
    SLICE_X89Y39         LUT6 (Prop_lut6_I1_O)        0.299    28.980 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/g0_b0__27_i_24/O
                         net (fo=4, routed)           0.451    29.431    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/tmp[28][1]_191[5]
    SLICE_X89Y38         LUT2 (Prop_lut2_I0_O)        0.124    29.555 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/g0_b0__27_i_18/O
                         net (fo=4, routed)           0.661    30.215    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/tmp[29][1]_103[5]
    SLICE_X78Y37         LUT2 (Prop_lut2_I0_O)        0.124    30.339 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/g0_b0__27_i_12/O
                         net (fo=4, routed)           0.691    31.030    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/tmp[30][1]_107[5]
    SLICE_X65Y37         LUT2 (Prop_lut2_I0_O)        0.124    31.154 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/g0_b0__27_i_6/O
                         net (fo=35, routed)          1.102    32.256    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[31][1]_111[5]
    SLICE_X66Y35         LUT6 (Prop_lut6_I5_O)        0.124    32.380 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b5__27/O
                         net (fo=1, routed)           0.000    32.380    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/sBox1/g0_b0__34_i_24_0
    SLICE_X66Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    32.594 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/sBox1/g0_b0__34_i_30/O
                         net (fo=1, routed)           0.731    33.325    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/sBox1_n_5
    SLICE_X59Y35         LUT6 (Prop_lut6_I1_O)        0.297    33.622 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/g0_b0__34_i_24/O
                         net (fo=4, routed)           0.683    34.305    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/tmp[32][0]_198[5]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.124    34.429 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/g0_b0__34_i_18/O
                         net (fo=5, routed)           0.600    35.030    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/curr_key[2][0][5]_i_3
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124    35.154 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/g0_b0__34_i_12/O
                         net (fo=6, routed)           0.516    35.670    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/curr_key[3][0][5]_i_7
    SLICE_X58Y37         LUT2 (Prop_lut2_I0_O)        0.124    35.794 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/g0_b0__34_i_6/O
                         net (fo=35, routed)          0.963    36.757    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[35][0]_122[5]
    SLICE_X53Y37         LUT6 (Prop_lut6_I5_O)        0.124    36.881 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b2__34/O
                         net (fo=1, routed)           0.000    36.881    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox4/g0_b0__37_i_15_0
    SLICE_X53Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    37.098 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox4/g0_b0__37_i_21/O
                         net (fo=1, routed)           0.688    37.786    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox4_n_3
    SLICE_X53Y37         LUT6 (Prop_lut6_I1_O)        0.299    38.085 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/g0_b0__37_i_15/O
                         net (fo=6, routed)           0.717    38.801    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/curr_key[2][3][2]_i_3
    SLICE_X55Y35         LUT2 (Prop_lut2_I0_O)        0.124    38.925 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/g0_b0__37_i_9/O
                         net (fo=5, routed)           0.182    39.108    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/tmp[37][3]_129[2]
    SLICE_X55Y35         LUT3 (Prop_lut3_I1_O)        0.124    39.232 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/g0_b0__37_i_3/O
                         net (fo=37, routed)          1.290    40.522    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[39][3]_137[2]
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.124    40.646 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b5__37/O
                         net (fo=2, routed)           0.000    40.646    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox3/s_addRoundKey_i_127_1
    SLICE_X59Y34         MUXF7 (Prop_muxf7_I0_O)      0.212    40.858 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox3/toggle_reg[1][2][5]_i_3/O
                         net (fo=3, routed)           0.830    41.688    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle_reg[2][2][5]_0
    SLICE_X56Y29         LUT5 (Prop_lut5_I2_O)        0.299    41.987 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle[2][2][5]_i_2/O
                         net (fo=5, routed)           0.853    42.840    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[2][2][6][5]
    SLICE_X78Y29         LUT4 (Prop_lut4_I0_O)        0.124    42.964 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][2][5]_i_5/O
                         net (fo=1, routed)           0.490    43.453    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/aes/key_schedule[10][3][2]_26[5]
    SLICE_X78Y29         LUT6 (Prop_lut6_I1_O)        0.124    43.577 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][2][5]_i_2/O
                         net (fo=1, routed)           0.315    43.892    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][2][5]_i_2_n_0
    SLICE_X80Y29         LUT5 (Prop_lut5_I0_O)        0.124    44.016 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/curr_key[3][2][5]_i_1/O
                         net (fo=1, routed)           0.000    44.016    system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][2][7]_0[5]
    SLICE_X80Y29         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.551    12.731    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X80Y29         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][2][5]/C
                         clock pessimism              0.230    12.960    
                         clock uncertainty           -0.154    12.806    
    SLICE_X80Y29         FDRE (Setup_fdre_C_D)        0.031    12.837    system_i/AES_PROCESS_0/U0/aes/curr_key_reg[3][2][5]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                         -44.016    
  -------------------------------------------------------------------
                         slack                                -31.179    

Slack (VIOLATED) :        -31.164ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/curr_state_reg[3][3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        40.821ns  (logic 9.251ns (22.662%)  route 31.570ns (77.338%))
  Logic Levels:           52  (LUT2=14 LUT3=7 LUT5=4 LUT6=19 MUXF7=8)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.661ns = ( 12.661 - 10.000 ) 
    Source Clock Delay      (SCD):    2.951ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.657     2.951    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.456     3.407 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[16]/Q
                         net (fo=36, routed)          2.205     5.612    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[31]_0[16]
    SLICE_X53Y47         LUT6 (Prop_lut6_I0_O)        0.124     5.736 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b4/O
                         net (fo=2, routed)           0.000     5.736    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_1
    SLICE_X53Y47         MUXF7 (Prop_muxf7_I0_O)      0.212     5.948 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox1/toggle_reg[0][4]_i_2/O
                         net (fo=6, routed)           0.636     6.584    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[0][4]_0
    SLICE_X50Y47         LUT5 (Prop_lut5_I0_O)        0.299     6.883 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[0][4]_i_1/O
                         net (fo=6, routed)           0.185     7.068    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/tmp[5][0]_50[4]
    SLICE_X50Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.192 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/g0_b0__6_i_5/O
                         net (fo=35, routed)          1.444     8.636    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[7][0]_58[4]
    SLICE_X52Y43         LUT6 (Prop_lut6_I4_O)        0.124     8.760 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__6/O
                         net (fo=1, routed)           0.000     8.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_23_0
    SLICE_X52Y43         MUXF7 (Prop_muxf7_I1_O)      0.217     8.977 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4/g0_b0__9_i_38/O
                         net (fo=1, routed)           0.436     9.413    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox4_n_10
    SLICE_X52Y43         LUT5 (Prop_lut5_I2_O)        0.299     9.712 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/g0_b0__9_i_23/O
                         net (fo=4, routed)           0.431    10.143    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/tmp[8][3]_153[4]
    SLICE_X53Y43         LUT6 (Prop_lut6_I0_O)        0.124    10.267 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/g0_b0__9_i_17/O
                         net (fo=5, routed)           0.595    10.862    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/tmp[9][3]_65[4]
    SLICE_X55Y43         LUT3 (Prop_lut3_I0_O)        0.124    10.986 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/g0_b0__9_i_11/O
                         net (fo=3, routed)           0.575    11.561    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/tmp[10][3]_69[4]
    SLICE_X57Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.685 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/g0_b0__9_i_5/O
                         net (fo=35, routed)          1.012    12.697    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[11][3]_73[4]
    SLICE_X69Y46         LUT6 (Prop_lut6_I4_O)        0.124    12.821 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__9/O
                         net (fo=1, routed)           0.000    12.821    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_23_0
    SLICE_X69Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    13.038 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3/g0_b0__12_i_29/O
                         net (fo=1, routed)           0.578    13.616    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/sBox3_n_4
    SLICE_X69Y44         LUT6 (Prop_lut6_I1_O)        0.299    13.915 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/g0_b0__12_i_23/O
                         net (fo=4, routed)           0.483    14.399    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/tmp[12][2]_160[4]
    SLICE_X71Y44         LUT2 (Prop_lut2_I0_O)        0.124    14.523 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/g0_b0__12_i_17/O
                         net (fo=6, routed)           0.449    14.972    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/tmp[13][2]_76[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.096 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/g0_b0__12_i_11/O
                         net (fo=4, routed)           0.460    15.557    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/tmp[14][2]_80[4]
    SLICE_X73Y44         LUT2 (Prop_lut2_I0_O)        0.124    15.681 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/g0_b0__12_i_5/O
                         net (fo=35, routed)          1.040    16.721    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[15][2]_84[4]
    SLICE_X75Y46         LUT6 (Prop_lut6_I4_O)        0.124    16.845 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b4__12/O
                         net (fo=1, routed)           0.000    16.845    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_17_0
    SLICE_X75Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    17.062 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2/g0_b0__15_i_23/O
                         net (fo=1, routed)           0.299    17.361    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox2_n_4
    SLICE_X77Y46         LUT6 (Prop_lut6_I1_O)        0.299    17.660 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/g0_b0__15_i_17/O
                         net (fo=7, routed)           0.548    18.207    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[16][1]_167[4]
    SLICE_X79Y45         LUT3 (Prop_lut3_I0_O)        0.124    18.331 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__15_i_11/O
                         net (fo=5, routed)           0.486    18.818    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/tmp[18][1]_2[4]
    SLICE_X77Y45         LUT2 (Prop_lut2_I0_O)        0.124    18.942 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/g0_b0__15_i_5/O
                         net (fo=35, routed)          1.032    19.974    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[19][1]_91[4]
    SLICE_X72Y44         LUT6 (Prop_lut6_I4_O)        0.124    20.098 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b1__15/O
                         net (fo=1, routed)           0.000    20.098    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_14
    SLICE_X72Y44         MUXF7 (Prop_muxf7_I0_O)      0.212    20.310 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1/g0_b0__22_i_20/O
                         net (fo=1, routed)           0.803    21.113    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/sBox1_n_1
    SLICE_X72Y42         LUT6 (Prop_lut6_I1_O)        0.299    21.412 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/g0_b0__22_i_14/O
                         net (fo=3, routed)           0.609    22.020    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][0][0]_174[1]
    SLICE_X71Y42         LUT3 (Prop_lut3_I2_O)        0.124    22.144 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_8/O
                         net (fo=5, routed)           0.441    22.586    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][1][0]_1[1]
    SLICE_X71Y41         LUT3 (Prop_lut3_I0_O)        0.124    22.710 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_2/O
                         net (fo=34, routed)          1.083    23.793    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][3][0]_8[1]
    SLICE_X68Y41         LUT6 (Prop_lut6_I1_O)        0.124    23.917 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b2__22/O
                         net (fo=1, routed)           0.000    23.917    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_21
    SLICE_X68Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    24.129 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4/g0_b0__25_i_27/O
                         net (fo=1, routed)           0.296    24.425    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox4_n_4
    SLICE_X69Y40         LUT6 (Prop_lut6_I1_O)        0.299    24.724 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/g0_b0__25_i_21/O
                         net (fo=4, routed)           0.323    25.046    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/tmp[24][3]_185[2]
    SLICE_X72Y40         LUT2 (Prop_lut2_I0_O)        0.124    25.170 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/g0_b0__25_i_15/O
                         net (fo=4, routed)           0.306    25.477    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[25][3]_97[2]
    SLICE_X74Y40         LUT3 (Prop_lut3_I2_O)        0.124    25.601 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__25_i_9/O
                         net (fo=4, routed)           0.508    26.109    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/tmp[26][3]_15[2]
    SLICE_X78Y40         LUT2 (Prop_lut2_I0_O)        0.124    26.233 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/g0_b0__25_i_3/O
                         net (fo=35, routed)          1.318    27.551    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[27][3]_101[2]
    SLICE_X80Y37         LUT6 (Prop_lut6_I2_O)        0.124    27.675 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b3__25/O
                         net (fo=1, routed)           0.785    28.460    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/curr_key[0][2][3]_i_8
    SLICE_X82Y37         LUT6 (Prop_lut6_I3_O)        0.124    28.584 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/g0_b0__28_i_22/O
                         net (fo=4, routed)           0.639    29.222    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/tmp[28][2]_192[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.346 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/g0_b0__28_i_16/O
                         net (fo=4, routed)           0.432    29.779    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/tmp[29][2]_104[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.124    29.903 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/g0_b0__28_i_10/O
                         net (fo=4, routed)           0.857    30.760    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/tmp[30][2]_108[3]
    SLICE_X85Y37         LUT2 (Prop_lut2_I0_O)        0.154    30.914 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/g0_b0__28_i_4/O
                         net (fo=35, routed)          1.361    32.275    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[31][2]_112[3]
    SLICE_X88Y34         LUT6 (Prop_lut6_I3_O)        0.327    32.602 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b5__28/O
                         net (fo=1, routed)           0.789    33.392    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/curr_key[0][1][5]_i_10
    SLICE_X87Y34         LUT6 (Prop_lut6_I3_O)        0.124    33.516 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/g0_b0__31_i_24/O
                         net (fo=4, routed)           0.469    33.985    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/tmp[32][1]_199[5]
    SLICE_X87Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.109 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/g0_b0__31_i_18/O
                         net (fo=5, routed)           0.602    34.711    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/curr_key[2][1][5]_i_3
    SLICE_X81Y34         LUT2 (Prop_lut2_I0_O)        0.124    34.835 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/g0_b0__31_i_12/O
                         net (fo=6, routed)           0.828    35.662    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/curr_key[3][1][5]_i_7
    SLICE_X68Y34         LUT2 (Prop_lut2_I0_O)        0.124    35.786 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/g0_b0__31_i_6/O
                         net (fo=35, routed)          1.121    36.907    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[35][1]_123[5]
    SLICE_X62Y35         LUT6 (Prop_lut6_I5_O)        0.124    37.031 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b5__31/O
                         net (fo=1, routed)           0.000    37.031    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_18
    SLICE_X62Y35         MUXF7 (Prop_muxf7_I0_O)      0.209    37.240 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1/g0_b0__38_i_24/O
                         net (fo=1, routed)           0.838    38.078    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox1_n_5
    SLICE_X61Y35         LUT6 (Prop_lut6_I1_O)        0.297    38.375 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/g0_b0__38_i_18/O
                         net (fo=5, routed)           0.540    38.916    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/tmp[36][0]_206[1]
    SLICE_X59Y35         LUT2 (Prop_lut2_I0_O)        0.124    39.040 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/g0_b0__38_i_12/O
                         net (fo=5, routed)           0.736    39.776    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/tmp[37][0]_126[5]
    SLICE_X52Y36         LUT3 (Prop_lut3_I1_O)        0.124    39.900 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/g0_b0__38_i_6/O
                         net (fo=36, routed)          0.583    40.483    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[39][0]_134[5]
    SLICE_X50Y37         LUT6 (Prop_lut6_I5_O)        0.124    40.607 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g3_b0__38/O
                         net (fo=2, routed)           0.000    40.607    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/s_addRoundKey_i_120_1
    SLICE_X50Y37         MUXF7 (Prop_muxf7_I1_O)      0.214    40.821 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox4/toggle_reg[1][3][0]_i_3/O
                         net (fo=3, routed)           0.481    41.302    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle_reg[2][3][0]_0
    SLICE_X48Y36         LUT5 (Prop_lut5_I2_O)        0.297    41.599 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle[2][3][0]_i_2/O
                         net (fo=5, routed)           0.671    42.270    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[2][3][6][0]
    SLICE_X46Y32         LUT5 (Prop_lut5_I3_O)        0.124    42.394 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[3][3][0]_i_1/O
                         net (fo=2, routed)           0.645    43.038    system_i/AES_PROCESS_0/U0/aes/toggle_reg[3][3][7][0]
    SLICE_X46Y28         LUT6 (Prop_lut6_I5_O)        0.124    43.162 r  system_i/AES_PROCESS_0/U0/aes/curr_state[3][3][0]_i_1/O
                         net (fo=1, routed)           0.610    43.772    system_i/AES_PROCESS_0/U0/aes/curr_state[3][3]_465[0]
    SLICE_X46Y28         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_state_reg[3][3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.482    12.661    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X46Y28         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_state_reg[3][3][0]/C
                         clock pessimism              0.129    12.790    
                         clock uncertainty           -0.154    12.636    
    SLICE_X46Y28         FDRE (Setup_fdre_C_D)       -0.028    12.608    system_i/AES_PROCESS_0/U0/aes/curr_state_reg[3][3][0]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -43.772    
  -------------------------------------------------------------------
                         slack                                -31.164    

Slack (VIOLATED) :        -31.114ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/curr_state_reg[3][2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        40.752ns  (logic 9.028ns (22.153%)  route 31.724ns (77.847%))
  Logic Levels:           52  (LUT2=14 LUT3=7 LUT5=4 LUT6=19 MUXF7=8)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.729     3.023    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y47         FDRE                                         r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y47         FDRE (Prop_fdre_C_Q)         0.456     3.479 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[27]/Q
                         net (fo=36, routed)          2.047     5.526    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg3_reg[31]_0[27]
    SLICE_X57Y45         LUT6 (Prop_lut6_I3_O)        0.124     5.650 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g3_b2__2/O
                         net (fo=2, routed)           0.000     5.650    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox4/toggle_reg[3][2]_2
    SLICE_X57Y45         MUXF7 (Prop_muxf7_I1_O)      0.217     5.867 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon01/sBox4/toggle_reg[3][2]_i_2/O
                         net (fo=5, routed)           0.694     6.561    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[3][2]
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.299     6.860 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[3][2]_i_1/O
                         net (fo=7, routed)           0.329     7.189    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/tmp[5][3]_53[2]
    SLICE_X60Y46         LUT3 (Prop_lut3_I1_O)        0.124     7.313 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord03/g0_b0__5_i_3/O
                         net (fo=35, routed)          0.962     8.275    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[7][3]_61[2]
    SLICE_X62Y46         LUT6 (Prop_lut6_I2_O)        0.124     8.399 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g3_b0__5/O
                         net (fo=1, routed)           0.000     8.399    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox3/g0_b0__8_i_19_0
    SLICE_X62Y46         MUXF7 (Prop_muxf7_I1_O)      0.214     8.613 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox3/g0_b0__8_i_27/O
                         net (fo=1, routed)           0.721     9.334    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/sBox3_n_2
    SLICE_X67Y48         LUT5 (Prop_lut5_I4_O)        0.297     9.631 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon02/g0_b0__8_i_19/O
                         net (fo=4, routed)           0.341     9.972    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/tmp[8][2]_152[0]
    SLICE_X68Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.096 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord04/g0_b0__8_i_13/O
                         net (fo=5, routed)           0.312    10.408    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/tmp[9][2]_64[0]
    SLICE_X68Y48         LUT3 (Prop_lut3_I0_O)        0.124    10.532 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord05/g0_b0__8_i_7/O
                         net (fo=3, routed)           0.589    11.121    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/tmp[10][2]_68[0]
    SLICE_X68Y49         LUT2 (Prop_lut2_I0_O)        0.124    11.245 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord06/g0_b0__8_i_1/O
                         net (fo=35, routed)          1.380    12.625    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[11][2]_72[0]
    SLICE_X74Y47         LUT6 (Prop_lut6_I0_O)        0.124    12.749 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b3__8/O
                         net (fo=1, routed)           0.656    13.406    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/curr_key[0][1][3]_i_8
    SLICE_X75Y47         LUT6 (Prop_lut6_I3_O)        0.124    13.530 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon03/g0_b0__11_i_22/O
                         net (fo=4, routed)           0.378    13.907    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/tmp[12][1]_159[3]
    SLICE_X74Y47         LUT2 (Prop_lut2_I0_O)        0.124    14.031 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord07/g0_b0__11_i_16/O
                         net (fo=6, routed)           0.434    14.466    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/tmp[13][1]_75[3]
    SLICE_X73Y46         LUT2 (Prop_lut2_I0_O)        0.124    14.590 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord08/g0_b0__11_i_10/O
                         net (fo=4, routed)           0.323    14.912    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/tmp[14][1]_79[3]
    SLICE_X70Y46         LUT2 (Prop_lut2_I0_O)        0.124    15.036 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord09/g0_b0__11_i_4/O
                         net (fo=35, routed)          1.057    16.094    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[15][1]_83[3]
    SLICE_X66Y46         LUT6 (Prop_lut6_I3_O)        0.124    16.218 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b3__11/O
                         net (fo=1, routed)           0.000    16.218    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox1/g0_b0__18_i_16_0
    SLICE_X66Y46         MUXF7 (Prop_muxf7_I1_O)      0.214    16.432 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon04/sBox1/g0_b0__18_i_22/O
                         net (fo=1, routed)           0.609    17.041    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__22_i_16
    SLICE_X66Y45         LUT6 (Prop_lut6_I1_O)        0.297    17.338 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__18_i_16/O
                         net (fo=7, routed)           0.760    18.097    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/slv_reg2_reg[23]_0
    SLICE_X66Y43         LUT3 (Prop_lut3_I0_O)        0.124    18.221 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__18_i_10/O
                         net (fo=5, routed)           0.478    18.699    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/tmp[18][0]_0[3]
    SLICE_X66Y43         LUT2 (Prop_lut2_I0_O)        0.124    18.823 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord12/g0_b0__18_i_4/O
                         net (fo=35, routed)          0.921    19.745    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[19][0]_90[3]
    SLICE_X64Y43         LUT6 (Prop_lut6_I3_O)        0.124    19.869 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g2_b1__18/O
                         net (fo=1, routed)           0.870    20.739    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/g0_b0__21_i_8
    SLICE_X65Y43         LUT6 (Prop_lut6_I3_O)        0.124    20.863 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon05/g0_b0__21_i_14/O
                         net (fo=3, routed)           0.647    21.510    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][0][3]_177[1]
    SLICE_X71Y41         LUT3 (Prop_lut3_I2_O)        0.124    21.634 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__21_i_8/O
                         net (fo=5, routed)           0.327    21.961    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][1][3]_7[1]
    SLICE_X75Y41         LUT3 (Prop_lut3_I0_O)        0.124    22.085 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__21_i_2/O
                         net (fo=34, routed)          1.193    23.278    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/key_schedule[5][3][3]_14[1]
    SLICE_X78Y40         LUT6 (Prop_lut6_I1_O)        0.124    23.402 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b1__21/O
                         net (fo=1, routed)           0.000    23.402    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox3/g0_b0__24_i_20
    SLICE_X78Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    23.614 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox3/g0_b0__24_i_26/O
                         net (fo=1, routed)           0.754    24.368    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/sBox3_n_1
    SLICE_X86Y39         LUT6 (Prop_lut6_I1_O)        0.299    24.667 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon06/g0_b0__24_i_20/O
                         net (fo=4, routed)           0.518    25.185    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/tmp[24][2]_184[1]
    SLICE_X86Y39         LUT2 (Prop_lut2_I0_O)        0.124    25.309 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord16/g0_b0__24_i_14/O
                         net (fo=4, routed)           0.317    25.626    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[25][2]_96[1]
    SLICE_X85Y39         LUT3 (Prop_lut3_I2_O)        0.124    25.750 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g0_b0__24_i_8/O
                         net (fo=4, routed)           0.787    26.536    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/tmp[26][2]_13[1]
    SLICE_X87Y39         LUT2 (Prop_lut2_I0_O)        0.124    26.660 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord18/g0_b0__24_i_2/O
                         net (fo=35, routed)          1.144    27.804    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[27][2]_100[1]
    SLICE_X89Y39         LUT6 (Prop_lut6_I1_O)        0.124    27.928 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b5__24/O
                         net (fo=1, routed)           0.000    27.928    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/sBox2/g0_b0__27_i_24_0
    SLICE_X89Y39         MUXF7 (Prop_muxf7_I1_O)      0.217    28.145 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/sBox2/g0_b0__27_i_30/O
                         net (fo=1, routed)           0.536    28.681    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/sBox2_n_5
    SLICE_X89Y39         LUT6 (Prop_lut6_I1_O)        0.299    28.980 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon07/g0_b0__27_i_24/O
                         net (fo=4, routed)           0.451    29.431    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/tmp[28][1]_191[5]
    SLICE_X89Y38         LUT2 (Prop_lut2_I0_O)        0.124    29.555 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord19/g0_b0__27_i_18/O
                         net (fo=4, routed)           0.661    30.215    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/tmp[29][1]_103[5]
    SLICE_X78Y37         LUT2 (Prop_lut2_I0_O)        0.124    30.339 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord20/g0_b0__27_i_12/O
                         net (fo=4, routed)           0.691    31.030    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/tmp[30][1]_107[5]
    SLICE_X65Y37         LUT2 (Prop_lut2_I0_O)        0.124    31.154 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord21/g0_b0__27_i_6/O
                         net (fo=35, routed)          1.102    32.256    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[31][1]_111[5]
    SLICE_X66Y35         LUT6 (Prop_lut6_I5_O)        0.124    32.380 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b5__27/O
                         net (fo=1, routed)           0.000    32.380    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/sBox1/g0_b0__34_i_24_0
    SLICE_X66Y35         MUXF7 (Prop_muxf7_I1_O)      0.214    32.594 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/sBox1/g0_b0__34_i_30/O
                         net (fo=1, routed)           0.731    33.325    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/sBox1_n_5
    SLICE_X59Y35         LUT6 (Prop_lut6_I1_O)        0.297    33.622 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon08/g0_b0__34_i_24/O
                         net (fo=4, routed)           0.683    34.305    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/tmp[32][0]_198[5]
    SLICE_X60Y36         LUT2 (Prop_lut2_I0_O)        0.124    34.429 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord22/g0_b0__34_i_18/O
                         net (fo=5, routed)           0.600    35.030    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/curr_key[2][0][5]_i_3
    SLICE_X59Y37         LUT2 (Prop_lut2_I0_O)        0.124    35.154 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord23/g0_b0__34_i_12/O
                         net (fo=6, routed)           0.516    35.670    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/curr_key[3][0][5]_i_7
    SLICE_X58Y37         LUT2 (Prop_lut2_I0_O)        0.124    35.794 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord24/g0_b0__34_i_6/O
                         net (fo=35, routed)          0.963    36.757    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[35][0]_122[5]
    SLICE_X53Y37         LUT6 (Prop_lut6_I5_O)        0.124    36.881 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g1_b2__34/O
                         net (fo=1, routed)           0.000    36.881    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox4/g0_b0__37_i_15_0
    SLICE_X53Y37         MUXF7 (Prop_muxf7_I1_O)      0.217    37.098 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox4/g0_b0__37_i_21/O
                         net (fo=1, routed)           0.688    37.786    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/sBox4_n_3
    SLICE_X53Y37         LUT6 (Prop_lut6_I1_O)        0.299    38.085 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon09/g0_b0__37_i_15/O
                         net (fo=6, routed)           0.717    38.801    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/curr_key[2][3][2]_i_3
    SLICE_X55Y35         LUT2 (Prop_lut2_I0_O)        0.124    38.925 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord25/g0_b0__37_i_9/O
                         net (fo=5, routed)           0.182    39.108    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/tmp[37][3]_129[2]
    SLICE_X55Y35         LUT3 (Prop_lut3_I1_O)        0.124    39.232 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord27/g0_b0__37_i_3/O
                         net (fo=37, routed)          1.126    40.358    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/tmp[39][3]_137[2]
    SLICE_X56Y34         LUT6 (Prop_lut6_I2_O)        0.124    40.482 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/g3_b3__37/O
                         net (fo=2, routed)           0.000    40.482    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox3/s_addRoundKey_i_125_2
    SLICE_X56Y34         MUXF7 (Prop_muxf7_I1_O)      0.217    40.699 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/subRotRcon10/sBox3/toggle_reg[1][2][3]_i_3/O
                         net (fo=3, routed)           0.749    41.448    system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle_reg[2][2][3]_0
    SLICE_X54Y31         LUT5 (Prop_lut5_I2_O)        0.299    41.747 r  system_i/AES_PROCESS_0/U0/aes/generate_key_schedule/xorWord29/toggle[2][2][3]_i_2/O
                         net (fo=6, routed)           0.669    42.416    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle_reg[2][2][6][3]
    SLICE_X57Y31         LUT5 (Prop_lut5_I3_O)        0.124    42.540 r  system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/toggle[3][2][3]_i_1/O
                         net (fo=2, routed)           0.732    43.272    system_i/AES_PROCESS_0/U0/aes/toggle_reg[3][2][7]_0[3]
    SLICE_X53Y27         LUT6 (Prop_lut6_I5_O)        0.124    43.396 r  system_i/AES_PROCESS_0/U0/aes/curr_state[3][2][3]_i_1/O
                         net (fo=1, routed)           0.379    43.775    system_i/AES_PROCESS_0/U0/aes/curr_state[3][2]_469[3]
    SLICE_X53Y27         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_state_reg[3][2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.468    12.648    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X53Y27         FDRE                                         r  system_i/AES_PROCESS_0/U0/aes/curr_state_reg[3][2][3]/C
                         clock pessimism              0.230    12.877    
                         clock uncertainty           -0.154    12.723    
    SLICE_X53Y27         FDRE (Setup_fdre_C_D)       -0.061    12.662    system_i/AES_PROCESS_0/U0/aes/curr_state_reg[3][2][3]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -43.775    
  -------------------------------------------------------------------
                         slack                                -31.114    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.606%)  route 0.226ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.557     0.893    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X36Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.148     1.041 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/Q
                         net (fo=3, routed)           0.226     1.266    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axlen_cnt_reg[3]_1[11]
    SLICE_X37Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.911     1.277    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.013     1.255    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][12][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.474%)  route 0.225ns (61.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.551     0.887    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y90         FDRE                                         r  system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15_reg[3]/Q
                         net (fo=2, routed)           0.225     1.253    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg15[3]
    SLICE_X47Y91         FDRE                                         r  system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.823     1.189    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y91         FDRE                                         r  system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][12][3]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.071     1.225    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[3][12][3]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][7][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.111%)  route 0.229ns (61.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.547     0.883    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y83         FDRE                                         r  system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9_reg[31]/Q
                         net (fo=2, routed)           0.229     1.253    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg9[31]
    SLICE_X47Y84         FDRE                                         r  system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][7][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.818     1.184    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y84         FDRE                                         r  system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][7][7]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X47Y84         FDRE (Hold_fdre_C_D)         0.070     1.219    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[2][7][7]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.556     0.892    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X35Y61         FDRE                                         r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][114]/Q
                         net (fo=1, routed)           0.056     1.088    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/DIA0
    SLICE_X34Y61         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.823     1.189    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/WCLK
    SLICE_X34Y61         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y61         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.052    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119/RAMA
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    0.929ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.593     0.929    system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X15Y37         FDRE                                         r  system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.070 r  system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.125    system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X14Y37         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.861     1.227    system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X14Y37         RAMD32                                       r  system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.285     0.942    
    SLICE_X14Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.089    system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.555     0.891    system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y57         FDRE                                         r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     1.087    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X38Y57         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.823     1.189    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X38Y57         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.285     0.904    
    SLICE_X38Y57         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.051    system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.590     0.926    system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X31Y43         FDRE                                         r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][72]/Q
                         net (fo=1, routed)           0.056     1.122    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X30Y43         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.858     1.224    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X30Y43         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.285     0.939    
    SLICE_X30Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.086    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.122    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.212ns (51.053%)  route 0.203ns (48.947%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.552     0.888    system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/s_sc_aclk
    SLICE_X50Y56         FDRE                                         r  system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y56         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[2]/Q
                         net (fo=9, routed)           0.203     1.255    system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.wr_addra_p1[2]
    SLICE_X49Y55         LUT5 (Prop_lut5_I2_O)        0.048     1.303 r  system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.303    system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r[4]_i_1__1_n_0
    SLICE_X49Y55         FDRE                                         r  system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.824     1.190    system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/s_sc_aclk
    SLICE_X49Y55         FDRE                                         r  system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[4]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y55         FDRE (Hold_fdre_C_D)         0.107     1.262    system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/count_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][5][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.082%)  route 0.239ns (62.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.551     0.887    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y92         FDRE                                         r  system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5_reg[11]/Q
                         net (fo=2, routed)           0.239     1.267    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/slv_reg5[11]
    SLICE_X47Y92         FDRE                                         r  system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.823     1.189    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y92         FDRE                                         r  system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][5][3]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y92         FDRE (Hold_fdre_C_D)         0.070     1.224    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/current_screen_reg[1][5][3]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.742%)  route 0.121ns (46.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.561     0.896    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X48Y43         FDRE                                         r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/Q
                         net (fo=1, routed)           0.121     1.159    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[8]
    SLICE_X46Y43         SRL16E                                       r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.829     1.195    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y43         SRL16E                                       r  system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4/CLK
                         clock pessimism             -0.263     0.932    
    SLICE_X46Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.115    system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][46]_srl4
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y26    system_i/AMA142_OLED_AXI/inst/ZedboardOLED_v1_0_S00_AXI_inst/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3     system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3     system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7     system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7     system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y78    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y78    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X34Y78    system_i/AES_PROCESS_0/U0/AES_PROCESS_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y71    system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y45    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y45    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y41    system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y39    system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y39    system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.127ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.354%)  route 0.834ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.655     2.949    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.456     3.405 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.834     4.239    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y28         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.483    12.663    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y28         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep/C
                         clock pessimism              0.263    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X43Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.366    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                  8.127    

Slack (MET) :             8.127ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.354%)  route 0.834ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.655     2.949    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.456     3.405 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.834     4.239    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y28         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.483    12.663    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y28         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__0/C
                         clock pessimism              0.263    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X43Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.366    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                  8.127    

Slack (MET) :             8.127ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.354%)  route 0.834ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.655     2.949    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.456     3.405 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.834     4.239    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y28         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.483    12.663    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y28         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__1/C
                         clock pessimism              0.263    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X43Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.366    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                  8.127    

Slack (MET) :             8.127ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.290ns  (logic 0.456ns (35.354%)  route 0.834ns (64.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.662ns = ( 12.662 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.655     2.949    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.456     3.405 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.834     4.239    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y28         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.483    12.663    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y28         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__2/C
                         clock pessimism              0.263    12.925    
                         clock uncertainty           -0.154    12.771    
    SLICE_X43Y28         FDCE (Recov_fdce_C_CLR)     -0.405    12.366    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         12.366    
                         arrival time                          -4.239    
  -------------------------------------------------------------------
                         slack                                  8.127    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.800%)  route 0.690ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.655     2.949    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.456     3.405 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.690     4.095    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y30         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.484    12.663    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y30         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[0]/C
                         clock pessimism              0.263    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X43Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[0]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.800%)  route 0.690ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.655     2.949    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.456     3.405 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.690     4.095    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y30         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.484    12.663    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y30         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]/C
                         clock pessimism              0.263    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X43Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.800%)  route 0.690ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.655     2.949    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.456     3.405 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.690     4.095    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y30         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.484    12.663    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y30         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__0/C
                         clock pessimism              0.263    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X43Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.456ns (39.800%)  route 0.690ns (60.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.655     2.949    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.456     3.405 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.690     4.095    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y30         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.484    12.663    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y30         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__1/C
                         clock pessimism              0.263    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X43Y30         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -4.095    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.152%)  route 0.577ns (55.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.655     2.949    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.456     3.405 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.577     3.982    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y29         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.484    12.663    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y29         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]/C
                         clock pessimism              0.263    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  8.385    

Slack (MET) :             8.385ns  (required time - arrival time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.033ns  (logic 0.456ns (44.152%)  route 0.577ns (55.848%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.663ns = ( 12.663 - 10.000 ) 
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.655     2.949    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.456     3.405 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.577     3.982    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y29         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       1.484    12.663    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y29         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep/C
                         clock pessimism              0.263    12.926    
                         clock uncertainty           -0.154    12.772    
    SLICE_X43Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.367    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -3.982    
  -------------------------------------------------------------------
                         slack                                  8.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/done_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.972%)  route 0.221ns (61.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.553     0.889    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.141     1.030 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.221     1.250    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X42Y29         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.818     1.184    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X42Y29         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/done_reg/C
                         clock pessimism             -0.281     0.903    
    SLICE_X42Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.836    system_i/AES_PROCESS_0/U0/aes/done_reg
  -------------------------------------------------------------------
                         required time                         -0.836    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.972%)  route 0.221ns (61.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.553     0.889    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.141     1.030 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.221     1.250    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y29         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.818     1.184    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y29         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]/C
                         clock pessimism             -0.281     0.903    
    SLICE_X43Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.972%)  route 0.221ns (61.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.553     0.889    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.141     1.030 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.221     1.250    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y29         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.818     1.184    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y29         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep/C
                         clock pessimism             -0.281     0.903    
    SLICE_X43Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.972%)  route 0.221ns (61.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.553     0.889    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.141     1.030 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.221     1.250    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y29         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.818     1.184    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y29         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]/C
                         clock pessimism             -0.281     0.903    
    SLICE_X43Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.811    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.811    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.666%)  route 0.266ns (65.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.553     0.889    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.141     1.030 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.266     1.295    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y30         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.819     1.185    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y30         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[0]/C
                         clock pessimism             -0.281     0.904    
    SLICE_X43Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.812    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.666%)  route 0.266ns (65.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.553     0.889    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.141     1.030 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.266     1.295    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y30         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.819     1.185    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y30         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]/C
                         clock pessimism             -0.281     0.904    
    SLICE_X43Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.812    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.666%)  route 0.266ns (65.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.553     0.889    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.141     1.030 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.266     1.295    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y30         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.819     1.185    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y30         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__0/C
                         clock pessimism             -0.281     0.904    
    SLICE_X43Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.812    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.666%)  route 0.266ns (65.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.553     0.889    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.141     1.030 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.266     1.295    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y30         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.819     1.185    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y30         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__1/C
                         clock pessimism             -0.281     0.904    
    SLICE_X43Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.812    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         -0.812    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.205%)  route 0.326ns (69.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.553     0.889    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.141     1.030 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.326     1.355    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y28         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.817     1.183    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y28         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep/C
                         clock pessimism             -0.281     0.902    
    SLICE_X43Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.810    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 system_i/AES_PROCESS_0/U0/aes_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__0/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.205%)  route 0.326ns (69.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.553     0.889    system_i/AES_PROCESS_0/U0/AXIS_ACLK
    SLICE_X40Y29         FDSE                                         r  system_i/AES_PROCESS_0/U0/aes_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.141     1.030 f  system_i/AES_PROCESS_0/U0/aes_reset_reg/Q
                         net (fo=15, routed)          0.326     1.355    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[3]_1
    SLICE_X43Y28         FDCE                                         f  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10331, routed)       0.817     1.183    system_i/AES_PROCESS_0/U0/aes/AXIS_ACLK
    SLICE_X43Y28         FDCE                                         r  system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__0/C
                         clock pessimism             -0.281     0.902    
    SLICE_X43Y28         FDCE (Remov_fdce_C_CLR)     -0.092     0.810    system_i/AES_PROCESS_0/U0/aes/FSM_sequential_round_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.546    





