<stg><name>div4</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(float %a) nounwind, !map !8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @div4_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %a_read = call float @_ssdm_op_Read.ap_auto.float(float %a) nounwind

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp = fmul float %a_read, 2.500000e-01

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32">
<![CDATA[
:6  ret float %tmp

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="9" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="11" from="_ssdm_op_SpecBitsMap" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="12" from="a" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="13" from="_ssdm_op_SpecBitsMap" to="StgValue_3" fromId="10" toId="3">
</dataflow>
<dataflow id="15" from="StgValue_14" to="StgValue_3" fromId="14" toId="3">
</dataflow>
<dataflow id="17" from="_ssdm_op_SpecTopModule" to="StgValue_4" fromId="16" toId="4">
</dataflow>
<dataflow id="19" from="div4_str" to="StgValue_4" fromId="18" toId="4">
</dataflow>
<dataflow id="21" from="_ssdm_op_Read.ap_auto.float" to="a_read" fromId="20" toId="5">
</dataflow>
<dataflow id="22" from="a" to="a_read" fromId="9" toId="5">
</dataflow>
<dataflow id="24" from="_ssdm_op_SpecLatency" to="StgValue_6" fromId="23" toId="6">
</dataflow>
<dataflow id="26" from="StgValue_25" to="StgValue_6" fromId="25" toId="6">
</dataflow>
<dataflow id="28" from="StgValue_27" to="StgValue_6" fromId="27" toId="6">
</dataflow>
<dataflow id="30" from="p_str" to="StgValue_6" fromId="29" toId="6">
</dataflow>
<dataflow id="31" from="a_read" to="tmp" fromId="5" toId="7">
</dataflow>
<dataflow id="33" from="StgValue_32" to="tmp" fromId="32" toId="7">
</dataflow>
<dataflow id="34" from="tmp" to="StgValue_8" fromId="7" toId="8">
</dataflow>
</dataflows>


</stg>
