EESchema-LIBRARY Version 2.3
#encoding utf-8
#SamacSys ECAD Model LPC1768FBD100K
#/11465993/310627/2.49/100/3/Integrated Circuit
DEF LPC1768FBD100K IC 0 30 Y Y 1 F N
F0 "IC" 3650 1900 50 H V L CNN
F1 "LPC1768FBD100K" 3650 1800 50 H V L CNN
F2 "QFP50P1600X1600X160-100N" 3650 1700 50 H I L CNN
F3 "http://www.nxp.com/docs/en/data-sheet/LPC1769_68_67_66_65_64_63.pdf" 3650 1600 50 H I L CNN
F4 "MCU 32-bit ARM Cortex M3 RISC 512KB Flash 3.3V 100-Pin LQFP Tray" 3650 1500 50 H I L CNN "Description"
F5 "1.6" 3650 1400 50 H I L CNN "Height"
F6 "" 3650 1300 50 H I L CNN "Mouser2 Part Number"
F7 "" 3650 1200 50 H I L CNN "Mouser2 Price/Stock"
F8 "NXP" 3650 1100 50 H I L CNN "Manufacturer_Name"
F9 "LPC1768FBD100K" 3650 1000 50 H I L CNN "Manufacturer_Part_Number"
DRAW
X TDO/SWO 1 0 0 200 R 50 50 0 0 P
X TDI 2 0 -100 200 R 50 50 0 0 P
X TMS/SWDIO 3 0 -200 200 R 50 50 0 0 P
X ~TRST 4 0 -300 200 R 50 50 0 0 P
X TCK/SWDCLK 5 0 -400 200 R 50 50 0 0 P
X P0[26]/AD0[3]/AOUT/RXD3 6 0 -500 200 R 50 50 0 0 P
X P0[25]/AD0[2]/I2SRX_SDA/TXD3 7 0 -600 200 R 50 50 0 0 P
X P0[24]/AD0[1]/I2SRX_WS/CAP3[1] 8 0 -700 200 R 50 50 0 0 P
X P0[23]/AD0[0]/I2SRX_CLK/CAP3[0] 9 0 -800 200 R 50 50 0 0 P
X VDDA 10 0 -900 200 R 50 50 0 0 P
X VSSA 11 0 -1000 200 R 50 50 0 0 P
X VREFP 12 0 -1100 200 R 50 50 0 0 P
X N.C. 13 0 -1200 200 R 50 50 0 0 N
X ~RSTOUT 14 0 -1300 200 R 50 50 0 0 P
X VREFN 15 0 -1400 200 R 50 50 0 0 P
X RTCX1 16 0 -1500 200 R 50 50 0 0 P
X ~RESET 17 0 -1600 200 R 50 50 0 0 P
X RTCX2 18 0 -1700 200 R 50 50 0 0 P
X VBAT 19 0 -1800 200 R 50 50 0 0 P
X P1[31]/SCK1/AD0[5] 20 0 -1900 200 R 50 50 0 0 P
X P1[30]/VBUS/AD0[4] 21 0 -2000 200 R 50 50 0 0 P
X XTAL1 22 0 -2100 200 R 50 50 0 0 P
X XTAL2 23 0 -2200 200 R 50 50 0 0 P
X P0[28]/SCL0/USB_SCL 24 0 -2300 200 R 50 50 0 0 P
X P0[27]/SDA0/USB_SDA 25 0 -2400 200 R 50 50 0 0 P
X P3[26]/STCLK/_MAT0[1]/PWM1[3] 26 700 -4500 200 U 50 50 0 0 P
X P3[25]/MAT0[0]/_PWM1[2] 27 800 -4500 200 U 50 50 0 0 P
X VDD(3V3)_1 28 900 -4500 200 U 50 50 0 0 P
X P0[29]/USB_D+ 29 1000 -4500 200 U 50 50 0 0 P
X P0[30]/USB_D- 30 1100 -4500 200 U 50 50 0 0 P
X VSS_1 31 1200 -4500 200 U 50 50 0 0 P
X P1[18]/USB_UP_LED/PWM1[1]/CAP1[0] 32 1300 -4500 200 U 50 50 0 0 P
X P1[19]/MCOA0/~USB_PPWR~/CAP1[1] 33 1400 -4500 200 U 50 50 0 0 P
X P1[20]/MCI0/_PWM1[2]/SCK0 34 1500 -4500 200 U 50 50 0 0 P
X P1[21]/~MCABORT~/PWM1[3]/SSEL0 35 1600 -4500 200 U 50 50 0 0 P
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 36 1700 -4500 200 U 50 50 0 0 P
X P1[23]/MCI1/PWM1[4]/MISO0 37 1800 -4500 200 U 50 50 0 0 P
X P1[24]/MCI2/PWM1[5]/MOSI0 38 1900 -4500 200 U 50 50 0 0 P
X P1[25]/MCOA1/MAT1[1] 39 2000 -4500 200 U 50 50 0 0 P
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 40 2100 -4500 200 U 50 50 0 0 P
X VSS_2 41 2200 -4500 200 U 50 50 0 0 P
X VDD(REG)(3V3)_1 42 2300 -4500 200 U 50 50 0 0 P
X P1[27]/CLKOUT/~USB_OVRCR~/CAP0[1] 43 2400 -4500 200 U 50 50 0 0 P
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 44 2500 -4500 200 U 50 50 0 0 P
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 45 2600 -4500 200 U 50 50 0 0 P
X P0[0]/RD1/TXD3/SDA1 46 2700 -4500 200 U 50 50 0 0 P
X P0[1]/TD1/RXD3/SCL1 47 2800 -4500 200 U 50 50 0 0 P
X P0[10]/TXD2/SDA2/MAT3[0] 48 2900 -4500 200 U 50 50 0 0 P
X P0[11]/RXD2/SCL2/MAT3[1] 49 3000 -4500 200 U 50 50 0 0 P
X P2[13]/~EINT3~/_I2STX_SDA 50 3100 -4500 200 U 50 50 0 0 P
X P2[0]/PWM1[1]/TXD1 75 3800 0 200 L 50 50 0 0 P
X P2[1]/PWM1[2]/RXD1 74 3800 -100 200 L 50 50 0 0 P
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 73 3800 -200 200 L 50 50 0 0 P
X VSS_4 72 3800 -300 200 L 50 50 0 0 P
X VDD(3V3)_3 71 3800 -400 200 L 50 50 0 0 P
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 70 3800 -500 200 L 50 50 0 0 P
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 69 3800 -600 200 L 50 50 0 0 P
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 68 3800 -700 200 L 50 50 0 0 P
X P2[6]/PCAP1[0]/RI1/TRACECLK 67 3800 -800 200 L 50 50 0 0 P
X P2[7]/RD2/RTS1 66 3800 -900 200 L 50 50 0 0 P
X P2[8]/TD2/TXD2 65 3800 -1000 200 L 50 50 0 0 P
X P2[9]/USB_CONNECT/RXD2 64 3800 -1100 200 L 50 50 0 0 P
X P0[16]/RXD1/_SSEL0/SSEL 63 3800 -1200 200 L 50 50 0 0 P
X P0[15]/TXD1/SCK0/SCK 62 3800 -1300 200 L 50 50 0 0 P
X P0[17]/CTS1/MISO0/MISO 61 3800 -1400 200 L 50 50 0 0 P
X P0[18]/DCD1/MOSI0/MOSI 60 3800 -1500 200 L 50 50 0 0 P
X P0[19]/DSR1/SDA1 59 3800 -1600 200 L 50 50 0 0 P
X P0[20]/DTR1/SCL1 58 3800 -1700 200 L 50 50 0 0 P
X P0[21]/RI1/RD1 57 3800 -1800 200 L 50 50 0 0 P
X P0[22]/RTS1/TD1 56 3800 -1900 200 L 50 50 0 0 P
X VSS_3 55 3800 -2000 200 L 50 50 0 0 P
X VDD(3V3)_2 54 3800 -2100 200 L 50 50 0 0 P
X P2[10]/~EINT0~/NMI 53 3800 -2200 200 L 50 50 0 0 P
X P2[11]/~EINT1~/_I2STX_CLK 52 3800 -2300 200 L 50 50 0 0 P
X P2[12]/~EINT2~/_I2STX_WS 51 3800 -2400 200 L 50 50 0 0 P
X RTCK 100 700 1900 200 D 50 50 0 0 P
X P0[3]/RXD0/AD0[6] 99 800 1900 200 D 50 50 0 0 P
X P0[2]/TXD0/AD0[7] 98 900 1900 200 D 50 50 0 0 P
X VSS_6 97 1000 1900 200 D 50 50 0 0 P
X VDD(3V3)_4 96 1100 1900 200 D 50 50 0 0 P
X P1[0]/ENET_TXD0 95 1200 1900 200 D 50 50 0 0 P
X P1[1]/ENET_TXD1 94 1300 1900 200 D 50 50 0 0 P
X P1[4]/ENET_TX_EN 93 1400 1900 200 D 50 50 0 0 P
X P1[8]/ENET_CRS 92 1500 1900 200 D 50 50 0 0 P
X P1[9]/ENET_RXD0 91 1600 1900 200 D 50 50 0 0 P
X P1[10]/ENET_RXD1 90 1700 1900 200 D 50 50 0 0 P
X P1[14]/ENET_RX_ER 89 1800 1900 200 D 50 50 0 0 P
X P1[15]/ENET_REF_CLK 88 1900 1900 200 D 50 50 0 0 P
X P1[16]/ENET_MDC 87 2000 1900 200 D 50 50 0 0 P
X P1[17]/ENET_MDIO 86 2100 1900 200 D 50 50 0 0 P
X P4[29]/TX_MCLK/_MAT2[1]/RXD3 85 2200 1900 200 D 50 50 0 0 P
X VDD(REG)(3V3)_2 84 2300 1900 200 D 50 50 0 0 P
X VSS_5 83 2400 1900 200 D 50 50 0 0 P
X P4[28]/RX_MCLK/_MAT2[0]/TXD3 82 2500 1900 200 D 50 50 0 0 P
X P0[4]/I2SRX_CLK/RD2/CAP2[0] 81 2600 1900 200 D 50 50 0 0 P
X P0[5]/I2SRX_WS/TD2/CAP2[1] 80 2700 1900 200 D 50 50 0 0 P
X P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 79 2800 1900 200 D 50 50 0 0 P
X P0[7]/I2STX_CLK/SCK1/MAT2[1] 78 2900 1900 200 D 50 50 0 0 P
X P0[8]/I2STX_WS/MISO1/MAT2[2] 77 3000 1900 200 D 50 50 0 0 P
X P0[9]/I2STX_SDA/MOSI1/MAT2[3] 76 3100 1900 200 D 50 50 0 0 P
P 5 0 1 6 200 1700 3600 1700 3600 -4300 200 -4300 200 1700 N
ENDDRAW
ENDDEF
#
#End Library
