Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date              : Wed Jan 21 20:28:01 2026
| Host              : KevinLenovo running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -name synth_timing_1 -file ./synth_timing_report.rpt
| Design            : and_xor
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (256)
6. checking no_output_delay (128)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (256)
--------------------------------
 There are 256 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (128)
---------------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.848        0.000                      0                  128       -0.010       -0.010                      1                  128        0.975        0.000                       0                   385  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)         Period(ns)      Frequency(MHz)
-----    ------------         ----------      --------------
sys_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             0.848        0.000                      0                  128       -0.010       -0.010                      1                  128        0.975        0.000                       0                   385  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.010ns,  Total Violation       -0.010ns
PW    :            0  Failing Endpoints,  Worst Slack        0.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (required time - arrival time)
  Source:                 b_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk rise@2.500ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.655ns (43.754%)  route 0.842ns (56.246%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 5.363 - 2.500 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.517    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.678    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.706 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.584     3.290    clk_IBUF_BUFG
                         FDRE                                         r  b_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.367 r  b_reg[123]/Q
                         net (fo=133, unplaced)       0.246     3.613    p_0_in272_in
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.763 r  c_r[11]_i_49/O
                         net (fo=1, unplaced)         0.186     3.949    c_r[11]_i_49_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.987 r  c_r[11]_i_20/O
                         net (fo=1, unplaced)         0.105     4.092    c_r[11]_i_20_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.242 r  c_r[11]_i_10/O
                         net (fo=1, unplaced)         0.105     4.347    c_r[11]_i_10_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.497 r  c_r[11]_i_5/O
                         net (fo=4, unplaced)         0.152     4.649    c_r[11]_i_5_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.090     4.739 r  c_r[5]_i_1/O
                         net (fo=1, unplaced)         0.048     4.787    c_i0658_out
                         FDRE                                         r  c_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.267     2.767 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.767    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.767 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     2.900    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.439     5.363    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[5]/C
                         clock pessimism              0.282     5.645    
                         clock uncertainty           -0.035     5.610    
                         FDRE (Setup_FDRE_C_D)        0.025     5.635    c_r_reg[5]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 b_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk rise@2.500ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.603ns (40.443%)  route 0.888ns (59.557%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 5.363 - 2.500 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.517    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.678    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.706 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.584     3.290    clk_IBUF_BUFG
                         FDRE                                         r  b_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.367 r  b_reg[123]/Q
                         net (fo=133, unplaced)       0.246     3.613    p_0_in272_in
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.763 r  c_r[11]_i_49/O
                         net (fo=1, unplaced)         0.186     3.949    c_r[11]_i_49_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.987 r  c_r[11]_i_20/O
                         net (fo=1, unplaced)         0.105     4.092    c_r[11]_i_20_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.242 r  c_r[11]_i_10/O
                         net (fo=1, unplaced)         0.105     4.347    c_r[11]_i_10_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.497 r  c_r[11]_i_5/O
                         net (fo=4, unplaced)         0.198     4.695    c_r[11]_i_5_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.733 r  c_r[11]_i_1/O
                         net (fo=1, unplaced)         0.048     4.781    c_i01428_out
                         FDRE                                         r  c_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.267     2.767 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.767    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.767 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     2.900    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.439     5.363    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[11]/C
                         clock pessimism              0.282     5.645    
                         clock uncertainty           -0.035     5.610    
                         FDRE (Setup_FDRE_C_D)        0.025     5.635    c_r_reg[11]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 b_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk rise@2.500ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.603ns (40.443%)  route 0.888ns (59.557%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 5.363 - 2.500 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.517    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.678    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.706 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.584     3.290    clk_IBUF_BUFG
                         FDRE                                         r  b_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.367 r  b_reg[123]/Q
                         net (fo=133, unplaced)       0.246     3.613    p_0_in272_in
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.763 r  c_r[11]_i_49/O
                         net (fo=1, unplaced)         0.186     3.949    c_r[11]_i_49_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.987 r  c_r[11]_i_20/O
                         net (fo=1, unplaced)         0.105     4.092    c_r[11]_i_20_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.242 r  c_r[11]_i_10/O
                         net (fo=1, unplaced)         0.105     4.347    c_r[11]_i_10_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.497 r  c_r[11]_i_5/O
                         net (fo=4, unplaced)         0.198     4.695    c_r[11]_i_5_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.733 r  c_r[4]_i_1/O
                         net (fo=1, unplaced)         0.048     4.781    c_i0531_out
                         FDRE                                         r  c_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.267     2.767 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.767    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.767 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     2.900    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.439     5.363    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[4]/C
                         clock pessimism              0.282     5.645    
                         clock uncertainty           -0.035     5.610    
                         FDRE (Setup_FDRE_C_D)        0.025     5.635    c_r_reg[4]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 b_reg[123]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk rise@2.500ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.603ns (40.443%)  route 0.888ns (59.557%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 5.363 - 2.500 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.517    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.678    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.706 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.584     3.290    clk_IBUF_BUFG
                         FDRE                                         r  b_reg[123]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.367 r  b_reg[123]/Q
                         net (fo=133, unplaced)       0.246     3.613    p_0_in272_in
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.763 r  c_r[11]_i_49/O
                         net (fo=1, unplaced)         0.186     3.949    c_r[11]_i_49_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.987 r  c_r[11]_i_20/O
                         net (fo=1, unplaced)         0.105     4.092    c_r[11]_i_20_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.242 r  c_r[11]_i_10/O
                         net (fo=1, unplaced)         0.105     4.347    c_r[11]_i_10_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.497 r  c_r[11]_i_5/O
                         net (fo=4, unplaced)         0.198     4.695    c_r[11]_i_5_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.038     4.733 r  c_r[6]_i_1/O
                         net (fo=1, unplaced)         0.048     4.781    c_i0784_out
                         FDRE                                         r  c_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.267     2.767 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.767    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.767 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     2.900    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.439     5.363    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[6]/C
                         clock pessimism              0.282     5.645    
                         clock uncertainty           -0.035     5.610    
                         FDRE (Setup_FDRE_C_D)        0.025     5.635    c_r_reg[6]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.867ns  (required time - arrival time)
  Source:                 b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk rise@2.500ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.553ns (37.415%)  route 0.925ns (62.585%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 5.363 - 2.500 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.517    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.678    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.706 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.584     3.290    clk_IBUF_BUFG
                         FDRE                                         r  b_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.367 r  b_reg[127]/Q
                         net (fo=138, unplaced)       0.247     3.614    p_0_in276_in
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.764 r  c_r[71]_i_65/O
                         net (fo=1, unplaced)         0.186     3.950    c_r[71]_i_65_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.988 r  c_r[71]_i_54/O
                         net (fo=1, unplaced)         0.105     4.093    c_r[71]_i_54_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.243 r  c_r[71]_i_21/O
                         net (fo=1, unplaced)         0.186     4.429    c_r[71]_i_21_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.467 r  c_r[71]_i_4/O
                         net (fo=4, unplaced)         0.153     4.620    c_r[71]_i_4_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.100     4.720 r  c_r[64]_i_1/O
                         net (fo=1, unplaced)         0.048     4.768    c_i08265_out
                         FDRE                                         r  c_r_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.267     2.767 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.767    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.767 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     2.900    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.439     5.363    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[64]/C
                         clock pessimism              0.282     5.645    
                         clock uncertainty           -0.035     5.610    
                         FDRE (Setup_FDRE_C_D)        0.025     5.635    c_r_reg[64]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -4.768    
  -------------------------------------------------------------------
                         slack                                  0.867    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 b_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk rise@2.500ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.553ns (37.466%)  route 0.923ns (62.534%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 5.363 - 2.500 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.517    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.678    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.706 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.584     3.290    clk_IBUF_BUFG
                         FDRE                                         r  b_reg[38]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.367 r  b_reg[38]/Q
                         net (fo=130, unplaced)       0.245     3.612    p_0_in104_in
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.762 r  c_r[19]_i_55/O
                         net (fo=1, unplaced)         0.186     3.948    c_r[19]_i_55_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.986 r  c_r[19]_i_20/O
                         net (fo=1, unplaced)         0.186     4.172    c_r[19]_i_20_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.210 r  c_r[19]_i_5/O
                         net (fo=1, unplaced)         0.105     4.315    c_r[19]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.465 r  c_r[19]_i_2/O
                         net (fo=4, unplaced)         0.153     4.618    c_r[19]_i_2_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.100     4.718 r  c_r[12]_i_1/O
                         net (fo=1, unplaced)         0.048     4.766    c_i01556_out
                         FDRE                                         r  c_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.267     2.767 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.767    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.767 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     2.900    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.439     5.363    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[12]/C
                         clock pessimism              0.282     5.645    
                         clock uncertainty           -0.035     5.610    
                         FDRE (Setup_FDRE_C_D)        0.025     5.635    c_r_reg[12]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[65]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk rise@2.500ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.543ns (37.014%)  route 0.924ns (62.986%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 5.363 - 2.500 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.517    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.678    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.706 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.584     3.290    clk_IBUF_BUFG
                         FDRE                                         r  b_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.367 r  b_reg[127]/Q
                         net (fo=138, unplaced)       0.247     3.614    p_0_in276_in
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.764 r  c_r[71]_i_65/O
                         net (fo=1, unplaced)         0.186     3.950    c_r[71]_i_65_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.988 r  c_r[71]_i_54/O
                         net (fo=1, unplaced)         0.105     4.093    c_r[71]_i_54_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.243 r  c_r[71]_i_21/O
                         net (fo=1, unplaced)         0.186     4.429    c_r[71]_i_21_n_0
                         LUT5 (Prop_LUT5_I4_O)        0.038     4.467 r  c_r[71]_i_4/O
                         net (fo=4, unplaced)         0.152     4.619    c_r[71]_i_4_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.090     4.709 r  c_r[65]_i_1/O
                         net (fo=1, unplaced)         0.048     4.757    c_i08394_out
                         FDRE                                         r  c_r_reg[65]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.267     2.767 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.767    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.767 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     2.900    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.439     5.363    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[65]/C
                         clock pessimism              0.282     5.645    
                         clock uncertainty           -0.035     5.610    
                         FDRE (Setup_FDRE_C_D)        0.025     5.635    c_r_reg[65]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 b_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk rise@2.500ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.543ns (37.065%)  route 0.922ns (62.935%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 5.363 - 2.500 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.517    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.678    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.706 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.584     3.290    clk_IBUF_BUFG
                         FDRE                                         r  b_reg[38]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.367 r  b_reg[38]/Q
                         net (fo=130, unplaced)       0.245     3.612    p_0_in104_in
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.762 r  c_r[19]_i_55/O
                         net (fo=1, unplaced)         0.186     3.948    c_r[19]_i_55_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.986 r  c_r[19]_i_20/O
                         net (fo=1, unplaced)         0.186     4.172    c_r[19]_i_20_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.210 r  c_r[19]_i_5/O
                         net (fo=1, unplaced)         0.105     4.315    c_r[19]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.465 r  c_r[19]_i_2/O
                         net (fo=4, unplaced)         0.152     4.617    c_r[19]_i_2_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.090     4.707 r  c_r[13]_i_1/O
                         net (fo=1, unplaced)         0.048     4.755    c_i01685_out
                         FDRE                                         r  c_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.267     2.767 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.767    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.767 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     2.900    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.439     5.363    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[13]/C
                         clock pessimism              0.282     5.645    
                         clock uncertainty           -0.035     5.610    
                         FDRE (Setup_FDRE_C_D)        0.025     5.635    c_r_reg[13]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 b_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk rise@2.500ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.465ns  (logic 0.543ns (37.065%)  route 0.922ns (62.935%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 5.363 - 2.500 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.517    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.678    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.706 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.584     3.290    clk_IBUF_BUFG
                         FDRE                                         r  b_reg[38]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.367 r  b_reg[38]/Q
                         net (fo=130, unplaced)       0.245     3.612    p_0_in104_in
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.762 r  c_r[19]_i_55/O
                         net (fo=1, unplaced)         0.186     3.948    c_r[19]_i_55_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.986 r  c_r[19]_i_20/O
                         net (fo=1, unplaced)         0.186     4.172    c_r[19]_i_20_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.210 r  c_r[19]_i_5/O
                         net (fo=1, unplaced)         0.105     4.315    c_r[19]_i_5_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.150     4.465 r  c_r[19]_i_2/O
                         net (fo=4, unplaced)         0.152     4.617    c_r[19]_i_2_n_0
                         LUT6 (Prop_LUT6_I1_O)        0.090     4.707 r  c_r[19]_i_1/O
                         net (fo=1, unplaced)         0.048     4.755    c_i02459_out
                         FDRE                                         r  c_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.267     2.767 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.767    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.767 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     2.900    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.439     5.363    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[19]/C
                         clock pessimism              0.282     5.645    
                         clock uncertainty           -0.035     5.610    
                         FDRE (Setup_FDRE_C_D)        0.025     5.635    c_r_reg[19]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 b_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[98]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_clk rise@2.500ns - sys_clk rise@0.000ns)
  Data Path Delay:        1.464ns  (logic 0.503ns (34.358%)  route 0.961ns (65.642%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 5.363 - 2.500 ) 
    Source Clock Delay      (SCD):    3.290ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.517     0.517 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.517    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.517 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.161     0.678    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.028     0.706 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.584     3.290    clk_IBUF_BUFG
                         FDRE                                         r  b_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     3.367 r  b_reg[127]/Q
                         net (fo=138, unplaced)       0.247     3.614    p_0_in276_in
                         LUT6 (Prop_LUT6_I0_O)        0.150     3.764 r  c_r[103]_i_51/O
                         net (fo=1, unplaced)         0.186     3.950    c_r[103]_i_51_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     3.988 r  c_r[103]_i_23/O
                         net (fo=1, unplaced)         0.141     4.129    c_r[103]_i_23_n_0
                         LUT6 (Prop_LUT6_I2_O)        0.100     4.229 r  c_r[103]_i_8/O
                         net (fo=4, unplaced)         0.198     4.427    c_r[103]_i_8_n_0
                         LUT6 (Prop_LUT6_I5_O)        0.038     4.465 r  c_r[98]_i_2/O
                         net (fo=1, unplaced)         0.141     4.606    c_r[98]_i_2_n_0
                         LUT6 (Prop_LUT6_I0_O)        0.100     4.706 r  c_r[98]_i_1/O
                         net (fo=1, unplaced)         0.048     4.754    c_i012652_out
                         FDRE                                         r  c_r_reg[98]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    2.500     2.500 r  
                                                      0.000     2.500 r  clk (IN)
                         net (fo=0)                   0.000     2.500    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.267     2.767 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     2.767    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     2.767 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.133     2.900    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.024     2.924 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       2.439     5.363    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[98]/C
                         clock pessimism              0.282     5.645    
                         clock uncertainty           -0.035     5.610    
                         FDRE (Setup_FDRE_C_D)        0.025     5.635    c_r_reg[98]
  -------------------------------------------------------------------
                         required time                          5.635    
                         arrival time                          -4.754    
  -------------------------------------------------------------------
                         slack                                  0.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.010ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.073ns (40.331%)  route 0.108ns (59.669%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.152     0.152 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.152    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.152 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.218    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.114     1.349    clk_IBUF_BUFG
                         FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.387 r  a_reg[0]/Q
                         net (fo=128, unplaced)       0.092     1.479    a_reg_n_0_[0]
                         LUT4 (Prop_LUT4_I2_O)        0.035     1.514 r  c_r[0]_i_1/O
                         net (fo=1, unplaced)         0.016     1.530    c_i0
                         FDRE                                         r  c_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.337     0.337 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.337    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.337 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.420    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.439 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.259     1.698    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[0]/C
                         clock pessimism             -0.204     1.494    
                         FDRE (Hold_FDRE_C_D)         0.046     1.540    c_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.530    
  -------------------------------------------------------------------
                         slack                                 -0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 b_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.089ns (44.279%)  route 0.112ns (55.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.152     0.152 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.152    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.152 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.218    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.114     1.349    clk_IBUF_BUFG
                         FDRE                                         r  b_reg[78]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.387 r  b_reg[78]/Q
                         net (fo=131, unplaced)       0.096     1.483    p_0_in184_in
                         LUT6 (Prop_LUT6_I2_O)        0.051     1.534 r  c_r[78]_i_1/O
                         net (fo=1, unplaced)         0.016     1.550    c_i010071_out
                         FDRE                                         r  c_r_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.337     0.337 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.337    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.337 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.420    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.439 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.259     1.698    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[78]/C
                         clock pessimism             -0.204     1.494    
                         FDRE (Hold_FDRE_C_D)         0.046     1.540    c_r_reg[78]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 b_reg[84]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.089ns (44.279%)  route 0.112ns (55.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.152     0.152 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.152    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.152 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.218    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.114     1.349    clk_IBUF_BUFG
                         FDRE                                         r  b_reg[84]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.387 r  b_reg[84]/Q
                         net (fo=129, unplaced)       0.096     1.483    p_0_in196_in
                         LUT6 (Prop_LUT6_I3_O)        0.051     1.534 r  c_r[84]_i_1/O
                         net (fo=1, unplaced)         0.016     1.550    c_i010845_out
                         FDRE                                         r  c_r_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.337     0.337 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.337    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.337 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.420    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.439 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.259     1.698    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[84]/C
                         clock pessimism             -0.204     1.494    
                         FDRE (Hold_FDRE_C_D)         0.046     1.540    c_r_reg[84]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.084ns (32.685%)  route 0.173ns (67.315%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.152     0.152 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.152    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.152 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.218    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.114     1.349    clk_IBUF_BUFG
                         FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.387 r  a_reg[0]/Q
                         net (fo=128, unplaced)       0.091     1.478    a_reg_n_0_[0]
                         LUT5 (Prop_LUT5_I3_O)        0.023     1.501 r  c_r[115]_i_6/O
                         net (fo=1, unplaced)         0.066     1.567    c_r[115]_i_6_n_0
                         LUT6 (Prop_LUT6_I4_O)        0.023     1.590 r  c_r[115]_i_1/O
                         net (fo=1, unplaced)         0.016     1.606    c_i014847_out
                         FDRE                                         r  c_r_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.337     0.337 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.337    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.337 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.420    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.439 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.259     1.698    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[115]/C
                         clock pessimism             -0.204     1.494    
                         FDRE (Hold_FDRE_C_D)         0.046     1.540    c_r_reg[115]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.112ns (41.636%)  route 0.157ns (58.364%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.152     0.152 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.152    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.152 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.218    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.114     1.349    clk_IBUF_BUFG
                         FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.387 r  a_reg[0]/Q
                         net (fo=128, unplaced)       0.091     1.478    a_reg_n_0_[0]
                         LUT4 (Prop_LUT4_I2_O)        0.023     1.501 r  c_r[1]_i_2/O
                         net (fo=1, unplaced)         0.050     1.551    c_r[1]_i_2_n_0
                         LUT5 (Prop_LUT5_I3_O)        0.051     1.602 r  c_r[1]_i_1/O
                         net (fo=1, unplaced)         0.016     1.618    c_i0138_out
                         FDRE                                         r  c_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.337     0.337 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.337    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.337 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.420    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.439 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.259     1.698    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[1]/C
                         clock pessimism             -0.204     1.494    
                         FDRE (Hold_FDRE_C_D)         0.046     1.540    c_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 b_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.112ns (41.636%)  route 0.157ns (58.364%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.152     0.152 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.152    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.152 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.218    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.114     1.349    clk_IBUF_BUFG
                         FDRE                                         r  b_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.387 r  b_reg[10]/Q
                         net (fo=128, unplaced)       0.091     1.478    p_0_in48_in
                         LUT5 (Prop_LUT5_I3_O)        0.023     1.501 r  c_r[36]_i_4/O
                         net (fo=1, unplaced)         0.050     1.551    c_r[36]_i_4_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.051     1.602 r  c_r[36]_i_1/O
                         net (fo=1, unplaced)         0.016     1.618    c_i04653_out
                         FDRE                                         r  c_r_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.337     0.337 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.337    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.337 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.420    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.439 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.259     1.698    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[36]/C
                         clock pessimism             -0.204     1.494    
                         FDRE (Hold_FDRE_C_D)         0.046     1.540    c_r_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.112ns (41.636%)  route 0.157ns (58.364%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.152     0.152 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.152    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.152 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.218    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.114     1.349    clk_IBUF_BUFG
                         FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.387 r  a_reg[0]/Q
                         net (fo=128, unplaced)       0.091     1.478    a_reg_n_0_[0]
                         LUT6 (Prop_LUT6_I4_O)        0.023     1.501 r  c_r[6]_i_2/O
                         net (fo=1, unplaced)         0.050     1.551    c_r[6]_i_2_n_0
                         LUT5 (Prop_LUT5_I0_O)        0.051     1.602 r  c_r[6]_i_1/O
                         net (fo=1, unplaced)         0.016     1.618    c_i0784_out
                         FDRE                                         r  c_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.337     0.337 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.337    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.337 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.420    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.439 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.259     1.698    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[6]/C
                         clock pessimism             -0.204     1.494    
                         FDRE (Hold_FDRE_C_D)         0.046     1.540    c_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.112ns (41.636%)  route 0.157ns (58.364%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.152     0.152 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.152    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.152 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.218    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.114     1.349    clk_IBUF_BUFG
                         FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.387 r  a_reg[0]/Q
                         net (fo=128, unplaced)       0.091     1.478    a_reg_n_0_[0]
                         LUT4 (Prop_LUT4_I2_O)        0.023     1.501 r  c_r[73]_i_3/O
                         net (fo=1, unplaced)         0.050     1.551    c_r[73]_i_3_n_0
                         LUT5 (Prop_LUT5_I1_O)        0.051     1.602 r  c_r[73]_i_1/O
                         net (fo=1, unplaced)         0.016     1.618    c_i09426_out
                         FDRE                                         r  c_r_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.337     0.337 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.337    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.337 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.420    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.439 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.259     1.698    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[73]/C
                         clock pessimism             -0.204     1.494    
                         FDRE (Hold_FDRE_C_D)         0.046     1.540    c_r_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.112ns (41.636%)  route 0.157ns (58.364%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.152     0.152 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.152    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.152 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.218    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.114     1.349    clk_IBUF_BUFG
                         FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.387 r  a_reg[0]/Q
                         net (fo=128, unplaced)       0.091     1.478    a_reg_n_0_[0]
                         LUT4 (Prop_LUT4_I2_O)        0.023     1.501 r  c_r[85]_i_4/O
                         net (fo=1, unplaced)         0.050     1.551    c_r[85]_i_4_n_0
                         LUT5 (Prop_LUT5_I2_O)        0.051     1.602 r  c_r[85]_i_1/O
                         net (fo=1, unplaced)         0.016     1.618    c_i010974_out
                         FDRE                                         r  c_r_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.337     0.337 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.337    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.337 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.420    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.439 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.259     1.698    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[85]/C
                         clock pessimism             -0.204     1.494    
                         FDRE (Hold_FDRE_C_D)         0.046     1.540    c_r_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.618    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            c_r_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.096ns (35.556%)  route 0.174ns (64.444%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.698ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.152     0.152 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.152    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.152 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.066     0.218    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.017     0.235 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.114     1.349    clk_IBUF_BUFG
                         FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     1.387 r  a_reg[0]/Q
                         net (fo=128, unplaced)       0.092     1.479    a_reg_n_0_[0]
                         LUT4 (Prop_LUT4_I2_O)        0.035     1.514 r  c_r[102]_i_5/O
                         net (fo=1, unplaced)         0.066     1.580    c_r[102]_i_5_n_0
                         LUT6 (Prop_LUT6_I3_O)        0.023     1.603 r  c_r[102]_i_1/O
                         net (fo=1, unplaced)         0.016     1.619    c_i013169_out
                         FDRE                                         r  c_r_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                         INBUF (Prop_INBUF_PAD_O)     0.337     0.337 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.337    clk_IBUF_inst/OUT
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.337 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.083     0.420    clk_IBUF
                         BUFGCE (Prop_BUFGCE_I_O)     0.019     0.439 r  clk_IBUF_BUFG_inst/O
                         net (fo=384, unplaced)       1.259     1.698    clk_IBUF_BUFG
                         FDRE                                         r  c_r_reg[102]/C
                         clock pessimism             -0.204     1.494    
                         FDRE (Hold_FDRE_C_D)         0.046     1.540    c_r_reg[102]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         2.500       1.210                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950                a_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950                a_reg[100]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950                a_reg[101]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950                a_reg[102]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950                a_reg[103]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950                a_reg[104]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950                a_reg[105]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950                a_reg[106]/C
Min Period        n/a     FDRE/C    n/a            0.550         2.500       1.950                a_reg[107]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.250       0.975                a_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.250       0.975                a_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.250       0.975                a_reg[100]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.250       0.975                a_reg[100]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.250       0.975                a_reg[101]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.250       0.975                a_reg[101]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.250       0.975                a_reg[102]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.250       0.975                a_reg[102]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         1.250       0.975                a_reg[103]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         1.250       0.975                a_reg[103]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.250       0.975                a_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.250       0.975                a_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.250       0.975                a_reg[100]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.250       0.975                a_reg[100]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.250       0.975                a_reg[101]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.250       0.975                a_reg[101]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.250       0.975                a_reg[102]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.250       0.975                a_reg[102]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         1.250       0.975                a_reg[103]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         1.250       0.975                a_reg[103]/C



