\hypertarget{struct_d_a_c___type}{}\section{D\+A\+C\+\_\+\+Type Struct Reference}
\label{struct_d_a_c___type}\index{DAC\_Type@{DAC\_Type}}


{\ttfamily \#include $<$K32\+L2\+B31\+A.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{struct_d_a_c___type_a0399b3ab7c38d9be3737c9ff683abccd}\label{struct_d_a_c___type_a0399b3ab7c38d9be3737c9ff683abccd}} 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_d_a_c___type_a2727b3fe1ebf5d8aa026f51a4857e293}{DATL}}\\
\>\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint8\_t \mbox{\hyperlink{struct_d_a_c___type_ab715ae4b8d7a52b050b97bb1048fc2a2}{DATH}}\\
\} {\bfseries DAT} \mbox{[}2\mbox{]}\\

\end{tabbing}\item 
\mbox{\Hypertarget{struct_d_a_c___type_abc36545658b11a98b00c51de3a3c5d42}\label{struct_d_a_c___type_abc36545658b11a98b00c51de3a3c5d42}} 
uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}28\mbox{]}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_a5634132d0d636b9eac05627fe9e2b2f9}{SR}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_a0efd9120430014bffb829dea9ae59849}{C0}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_ad54aa92be9fc988e74d55d2d3daae8ad}{C1}}
\item 
\mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_a4f920936a8fc32483b3ebd9b0674b450}{C2}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+AC -\/ Register Layout Typedef 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_d_a_c___type_a0efd9120430014bffb829dea9ae59849}\label{struct_d_a_c___type_a0efd9120430014bffb829dea9ae59849}} 
\index{DAC\_Type@{DAC\_Type}!C0@{C0}}
\index{C0@{C0}!DAC\_Type@{DAC\_Type}}
\subsubsection{\texorpdfstring{C0}{C0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C0}

D\+AC Control Register, offset\+: 0x21 \mbox{\Hypertarget{struct_d_a_c___type_ad54aa92be9fc988e74d55d2d3daae8ad}\label{struct_d_a_c___type_ad54aa92be9fc988e74d55d2d3daae8ad}} 
\index{DAC\_Type@{DAC\_Type}!C1@{C1}}
\index{C1@{C1}!DAC\_Type@{DAC\_Type}}
\subsubsection{\texorpdfstring{C1}{C1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C1}

D\+AC Control Register 1, offset\+: 0x22 \mbox{\Hypertarget{struct_d_a_c___type_a4f920936a8fc32483b3ebd9b0674b450}\label{struct_d_a_c___type_a4f920936a8fc32483b3ebd9b0674b450}} 
\index{DAC\_Type@{DAC\_Type}!C2@{C2}}
\index{C2@{C2}!DAC\_Type@{DAC\_Type}}
\subsubsection{\texorpdfstring{C2}{C2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t C2}

D\+AC Control Register 2, offset\+: 0x23 \mbox{\Hypertarget{struct_d_a_c___type_ab715ae4b8d7a52b050b97bb1048fc2a2}\label{struct_d_a_c___type_ab715ae4b8d7a52b050b97bb1048fc2a2}} 
\index{DAC\_Type@{DAC\_Type}!DATH@{DATH}}
\index{DATH@{DATH}!DAC\_Type@{DAC\_Type}}
\subsubsection{\texorpdfstring{DATH}{DATH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+TH}

D\+AC Data High Register, array offset\+: 0x1, array step\+: 0x2 \mbox{\Hypertarget{struct_d_a_c___type_a2727b3fe1ebf5d8aa026f51a4857e293}\label{struct_d_a_c___type_a2727b3fe1ebf5d8aa026f51a4857e293}} 
\index{DAC\_Type@{DAC\_Type}!DATL@{DATL}}
\index{DATL@{DATL}!DAC\_Type@{DAC\_Type}}
\subsubsection{\texorpdfstring{DATL}{DATL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t D\+A\+TL}

D\+AC Data Low Register, array offset\+: 0x0, array step\+: 0x2 \mbox{\Hypertarget{struct_d_a_c___type_a5634132d0d636b9eac05627fe9e2b2f9}\label{struct_d_a_c___type_a5634132d0d636b9eac05627fe9e2b2f9}} 
\index{DAC\_Type@{DAC\_Type}!SR@{SR}}
\index{SR@{SR}!DAC\_Type@{DAC\_Type}}
\subsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0plus_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t SR}

D\+AC Status Register, offset\+: 0x20 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
device/\mbox{\hyperlink{_k32_l2_b31_a_8h}{K32\+L2\+B31\+A.\+h}}\end{DoxyCompactItemize}
