Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed May  1 10:40:32 2019
| Host         : serlop-OptiPlex-7010 running 64-bit Linux Mint 19.1 Tessa
| Command      : report_control_sets -verbose -file Root_control_sets_placed.rpt
| Design       : Root
| Device       : xczu7ev
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  1196 |
| Unused register locations in slices containing registers |   460 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           16 |
|      2 |           34 |
|      3 |           17 |
|      4 |          405 |
|      5 |            8 |
|      6 |           73 |
|      7 |           13 |
|      8 |           85 |
|      9 |            8 |
|     10 |            4 |
|     11 |            6 |
|     12 |            6 |
|     13 |            1 |
|     15 |            2 |
|    16+ |          518 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           15944 |         3290 |
| No           | No                    | Yes                    |             126 |           30 |
| No           | Yes                   | No                     |            5685 |         1863 |
| Yes          | No                    | No                     |            8035 |         1608 |
| Yes          | No                    | Yes                    |              93 |           17 |
| Yes          | Yes                   | No                     |            1825 |          391 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/io_addr_strobe_lvl_riuclk_reg0                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/IO_Addr_Strobe                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/rst_r1                                                                                                                                                                                                           |                1 |              1 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_mig_ddr4_phy/inst/div_clk_rst_r1                                                                                                                                                                                             |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr4_infrastructure/rst_div_sync_r[1]                                                                                                                                                                                        |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[19].sync_reg_reg[1]_1                                                                                                                                                                                                       | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_0                                                                                                                                                                                                        | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr_rd_valid0                                                                                                                                                                              | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/delay_cntr[2]_i_1_n_0                                                                                                                                                            |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | phy/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_we_r_reg0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              2 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | mem_ctrl/hold_state[2]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/io_read_keep                                                                                                                                                                                              | phy/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                           |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/rst_r1_reg[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | mem_ctrl/ref_needed                                                                                                                                                                                                                                      | reset_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_bg[1]_i_1_n_0                                                                                                                                                 |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[1]                                                                                                                                                      |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_timer[4]                                                                                                                                                      |                2 |              2 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_7                                                                                                                                                                                                       | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                1 |              2 |
|  phy/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                          | reset_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_0                                                                                                                                                                                                        | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Use_Async_Reset.sync_reset_reg                                                                       |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                           |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                               |                                                                                                                                                                                                                                         |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/if_fetch_in_progress_i_1_n_0                                                                                                               |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_1[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr4_infrastructure/rst_mb_sync_r[1]                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr4_infrastructure/rst_riu_sync_r[1]                                                                                                                                                                                        |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                           |                1 |              2 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              3 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle                                                                                                                             |                2 |              3 |
|  phy/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                          | phy/inst/u_ddr4_infrastructure/rst_input_sync_r[3]                                                                                                                                                                                      |                1 |              3 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i0                                                                                                                                                 | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_hibernate_i_i_1_n_0                                                                                                                     |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/io_addr_strobe_reg[0]                                                                                                                                                                                                            | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                3 |              3 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_ADR_cmd[2]_i_1_n_0                                                                                                                                           |                3 |              3 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_row[2]_i_1_n_0                                                                                                                                                |                2 |              3 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[320].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[332].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[331].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[330].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__142_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[329].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[328].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[327].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[326].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[325].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[324].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[323].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[322].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[321].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[312].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__143_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[319].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[311].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[318].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[317].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[316].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[315].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[314].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[313].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[344].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__136_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__137_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__138_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__139_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__140_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[347].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__135_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__149_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__171_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[346].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__134_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[345].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[333].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[343].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[342].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[341].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[340].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__141_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[339].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[338].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[337].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[336].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[335].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[334].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__148_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[289].mu_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[288].mu_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[287].mu_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[286].mu_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[285].mu_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[284].mu_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[283].mu_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[273].mu_srl_reg/cnt[3]_i_1__74_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[272].mu_srl_reg/cnt[3]_i_1__75_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[271].mu_srl_reg/cnt[3]_i_1__76_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[270].mu_srl_reg/cnt[3]_i_1__77_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__146_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[269].mu_srl_reg/cnt[3]_i_1__78_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[268].mu_srl_reg/cnt[3]_i_1__79_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[267].mu_srl_reg/cnt[3]_i_1__80_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[266].mu_srl_reg/cnt[3]_i_1__81_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[265].mu_srl_reg/cnt[3]_i_1__82_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[264].mu_srl_reg/cnt[3]_i_1__83_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[263].mu_srl_reg/cnt[3]_i_1__84_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[262].mu_srl_reg/cnt[3]_i_1__85_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[261].mu_srl_reg/cnt[3]_i_1__86_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[260].mu_srl_reg/cnt[3]_i_1__87_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__172_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__144_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[309].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[308].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[307].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[306].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[305].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[304].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[303].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[302].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[301].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[300].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[310].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__145_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[299].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[298].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[297].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[296].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[295].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[294].mu_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[293].mu_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[292].mu_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[291].mu_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[290].mu_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__362_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__372_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__371_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__370_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__369_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__368_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__349_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__367_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__366_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__365_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__364_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__363_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__373_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__361_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__360_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__359_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__358_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__348_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1__384_n_0                                                                                                                                                   |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__165_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1__294_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1__293_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1__292_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1__291_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__355_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/ub_initDone_reg_1[0]                                                                                                                                                                              | phy/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                 |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | mem_ctrl/p_0_in_0[135]                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                       |                3 |              4 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | mem_ctrl/state[3]_i_1_n_0                                                                                                                                                                                                                                | reset_IBUF_inst/O                                                                                                                                                                                                                       |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_seq_state[3]_i_1_n_0                                                                                                                                                | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                3 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__347_n_0                                                                                                                                                                   |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/FSM_sequential_cplx_state[3]_i_1_n_0                                                                                                                                               | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__357_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__356_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1__290_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__354_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__353_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__352_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__351_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__379_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__378_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__350_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__377_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__376_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__375_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__374_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1__122_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1__257_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1__256_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1__255_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__169_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1__254_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1__253_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1__252_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                           |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1__119_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1__120_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1__121_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1__258_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__123_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__124_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__170_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__125_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__126_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__127_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__128_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__129_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__130_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__131_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__132_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1__272_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1__289_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1__288_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1__287_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1__286_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1__285_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__167_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1__274_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1__273_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1__269_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1__270_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1__271_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__133_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1__268_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1__267_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1__266_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1__265_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__168_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1__264_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1__263_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1__262_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1__261_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1__260_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1__259_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt[3]_i_1__322_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/cnt[3]_i_1__334_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/cnt[3]_i_1__333_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/cnt[3]_i_1__332_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/cnt[3]_i_1__331_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/cnt[3]_i_1__330_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/cnt[3]_i_1__329_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/cnt[3]_i_1__328_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/cnt[3]_i_1__327_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/cnt[3]_i_1__326_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/cnt[3]_i_1__325_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__162_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/cnt[3]_i_1__324_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/cnt[3]_i_1__323_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__161_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt[3]_i_1__321_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt[3]_i_1__320_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt[3]_i_1__319_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt[3]_i_1__318_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt[3]_i_1__317_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt[3]_i_1__316_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt[3]_i_1__315_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__163_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt[3]_i_1__314_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt[3]_i_1__313_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt[3]_i_1__312_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt[3]_i_1__311_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/cnt[3]_i_1__346_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/cnt[3]_i_1__185_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/cnt[3]_i_1__186_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/cnt[3]_i_1__187_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__159_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/cnt[3]_i_1__188_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/cnt[3]_i_1__189_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/cnt[3]_i_1__190_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/cnt[3]_i_1__191_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/cnt[3]_i_1__192_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/cnt[3]_i_1__193_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/cnt[3]_i_1__194_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/cnt[3]_i_1__175_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt[3]_i_1__310_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/cnt[3]_i_1__345_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__160_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/cnt[3]_i_1__344_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/cnt[3]_i_1__343_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/cnt[3]_i_1__342_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/cnt[3]_i_1__341_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/cnt[3]_i_1__340_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/cnt[3]_i_1__339_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/cnt[3]_i_1__338_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/cnt[3]_i_1__337_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/cnt[3]_i_1__336_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/cnt[3]_i_1__335_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[278].mu_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1__282_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1__281_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1__280_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1__279_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1__278_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1__277_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1__276_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1__275_n_0                                                                                                                                                         |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[282].mu_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[281].mu_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[280].mu_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__147_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[279].mu_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1__283_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[277].mu_srl_reg/cnt[3]_i_1__70_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[276].mu_srl_reg/cnt[3]_i_1__71_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[275].mu_srl_reg/cnt[3]_i_1__72_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[274].mu_srl_reg/cnt[3]_i_1__73_n_0                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr4_infrastructure/reset_ub                                                                                                                                                                                                 |                4 |              4 |
|  phy/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                          | phy/inst/u_ddr4_infrastructure/counter_input_rst[6]_i_1_n_0                                                                                                                                                                             |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1__299_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt[3]_i_1__309_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt[3]_i_1__308_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt[3]_i_1__307_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[0][0]                                                                                                                                                                                   | phy/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                 |                3 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt[3]_i_1__306_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt[3]_i_1__305_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__164_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt[3]_i_1__304_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt[3]_i_1__303_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt[3]_i_1__302_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt[3]_i_1__301_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt[3]_i_1__300_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[258].mu_srl_reg/cnt[3]_i_1__89_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1__298_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1__297_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1__296_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1__295_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__174_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__383_n_0                                                                                                                                                    |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__382_n_0                                                                                                                                                    |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__381_n_0                                                                                                                                                    |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__380_n_0                                                                                                                                                    |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__166_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1__284_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[222].mu_srl_reg/cnt[3]_i_1__245_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[234].mu_srl_reg/cnt[3]_i_1__113_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[233].mu_srl_reg/cnt[3]_i_1__114_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[232].mu_srl_reg/cnt[3]_i_1__115_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[231].mu_srl_reg/cnt[3]_i_1__116_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[230].mu_srl_reg/cnt[3]_i_1__117_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__152_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[229].mu_srl_reg/cnt[3]_i_1__118_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[228].mu_srl_reg/cnt[3]_i_1__251_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[227].mu_srl_reg/cnt[3]_i_1__250_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[226].mu_srl_reg/cnt[3]_i_1__249_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[225].mu_srl_reg/cnt[3]_i_1__248_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[224].mu_srl_reg/cnt[3]_i_1__247_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[223].mu_srl_reg/cnt[3]_i_1__246_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[235].mu_srl_reg/cnt[3]_i_1__112_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[221].mu_srl_reg/cnt[3]_i_1__244_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[220].mu_srl_reg/cnt[3]_i_1__243_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__153_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[219].mu_srl_reg/cnt[3]_i_1__242_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[218].mu_srl_reg/cnt[3]_i_1__241_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[217].mu_srl_reg/cnt[3]_i_1__240_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[216].mu_srl_reg/cnt[3]_i_1__239_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[215].mu_srl_reg/cnt[3]_i_1__238_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[214].mu_srl_reg/cnt[3]_i_1__237_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[213].mu_srl_reg/cnt[3]_i_1__236_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[212].mu_srl_reg/cnt[3]_i_1__235_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[211].mu_srl_reg/cnt[3]_i_1__234_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[247].mu_srl_reg/cnt[3]_i_1__100_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[259].mu_srl_reg/cnt[3]_i_1__88_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[257].mu_srl_reg/cnt[3]_i_1__90_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[256].mu_srl_reg/cnt[3]_i_1__91_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[255].mu_srl_reg/cnt[3]_i_1__92_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[254].mu_srl_reg/cnt[3]_i_1__93_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[253].mu_srl_reg/cnt[3]_i_1__94_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[252].mu_srl_reg/cnt[3]_i_1__95_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[251].mu_srl_reg/cnt[3]_i_1__96_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[250].mu_srl_reg/cnt[3]_i_1__97_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__150_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[249].mu_srl_reg/cnt[3]_i_1__98_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[248].mu_srl_reg/cnt[3]_i_1__99_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/cnt[3]_i_1__183_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[246].mu_srl_reg/cnt[3]_i_1__101_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[245].mu_srl_reg/cnt[3]_i_1__102_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[244].mu_srl_reg/cnt[3]_i_1__103_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[243].mu_srl_reg/cnt[3]_i_1__104_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[242].mu_srl_reg/cnt[3]_i_1__105_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[241].mu_srl_reg/cnt[3]_i_1__106_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[240].mu_srl_reg/cnt[3]_i_1__107_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__151_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[239].mu_srl_reg/cnt[3]_i_1__108_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[238].mu_srl_reg/cnt[3]_i_1__109_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[237].mu_srl_reg/cnt[3]_i_1__110_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[236].mu_srl_reg/cnt[3]_i_1__111_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[178].mu_srl_reg/cnt[3]_i_1__201_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[186].mu_srl_reg/cnt[3]_i_1__209_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[210].mu_srl_reg/cnt[3]_i_1__233_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[185].mu_srl_reg/cnt[3]_i_1__208_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[184].mu_srl_reg/cnt[3]_i_1__207_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[183].mu_srl_reg/cnt[3]_i_1__206_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[182].mu_srl_reg/cnt[3]_i_1__205_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[181].mu_srl_reg/cnt[3]_i_1__204_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/cnt[3]_i_1__184_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[180].mu_srl_reg/cnt[3]_i_1__203_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/cnt[3]_i_1__182_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/cnt[3]_i_1__181_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__157_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[179].mu_srl_reg/cnt[3]_i_1__202_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[187].mu_srl_reg/cnt[3]_i_1__210_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[177].mu_srl_reg/cnt[3]_i_1__200_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[176].mu_srl_reg/cnt[3]_i_1__199_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[175].mu_srl_reg/cnt[3]_i_1__198_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[174].mu_srl_reg/cnt[3]_i_1__197_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/cnt[3]_i_1__180_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[173].mu_srl_reg/cnt[3]_i_1__196_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[172].mu_srl_reg/cnt[3]_i_1__195_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[171].mu_srl_reg/cnt[3]_i_1__176_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[170].mu_srl_reg/cnt[3]_i_1__177_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__158_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[169].mu_srl_reg/cnt[3]_i_1__178_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[168].mu_srl_reg/cnt[3]_i_1__179_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[199].mu_srl_reg/cnt[3]_i_1__222_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__154_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[209].mu_srl_reg/cnt[3]_i_1__232_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[208].mu_srl_reg/cnt[3]_i_1__231_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[207].mu_srl_reg/cnt[3]_i_1__230_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[206].mu_srl_reg/cnt[3]_i_1__229_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[205].mu_srl_reg/cnt[3]_i_1__228_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[204].mu_srl_reg/cnt[3]_i_1__227_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[203].mu_srl_reg/cnt[3]_i_1__226_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[202].mu_srl_reg/cnt[3]_i_1__225_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[201].mu_srl_reg/cnt[3]_i_1__224_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[200].mu_srl_reg/cnt[3]_i_1__223_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__173_n_0                                                                                                                                                          |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__155_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[198].mu_srl_reg/cnt[3]_i_1__221_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[197].mu_srl_reg/cnt[3]_i_1__220_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[196].mu_srl_reg/cnt[3]_i_1__219_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[195].mu_srl_reg/cnt[3]_i_1__218_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[194].mu_srl_reg/cnt[3]_i_1__217_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[193].mu_srl_reg/cnt[3]_i_1__216_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[192].mu_srl_reg/cnt[3]_i_1__215_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[191].mu_srl_reg/cnt[3]_i_1__214_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[190].mu_srl_reg/cnt[3]_i_1__213_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__156_n_0                                                                                                                                                         |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[189].mu_srl_reg/cnt[3]_i_1__212_n_0                                                                                                                                                        |                1 |              4 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[188].mu_srl_reg/cnt[3]_i_1__211_n_0                                                                                                                                                        |                2 |              4 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr4_infrastructure/counter_mb_rst[6]_i_1_n_0                                                                                                                                                                                |                1 |              5 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr4_infrastructure/counter_div_rst[6]_i_1_n_0                                                                                                                                                                               |                1 |              5 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | reset_IBUF_inst/O                                                                                                                                                                                                                       |                4 |              5 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[6].sync_reg_reg[1]_0[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr4_infrastructure/sel                                                                                                                                                                                                                       | phy/inst/u_ddr4_infrastructure/c0_ddr4_ui_clk_sync_rst                                                                                                                                                                                  |                2 |              5 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/cmr_cnt[4]_i_2_n_0                                                                                                                                                                                                      | phy/inst/u_ddr_cal_top/u_ddr_cal/cs_mask_int                                                                                                                                                                                            |                3 |              5 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/EXT_LPF/lpf_int                                                                                                                                                                               |                4 |              5 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr4_infrastructure/counter_riu_rst[6]_i_1_n_0                                                                                                                                                                               |                1 |              5 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_114[1]                                                                                                                                                                                  |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_56[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_48[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_40[1]                                                                                                                                                                                   |                3 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_32[1]                                                                                                                                                                                   |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_24[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_16[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_70[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_110[1]                                                                                                                                                                                  |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_104[1]                                                                                                                                                                                  |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff[1]                                                                                                                                                                                      |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_94[1]                                                                                                                                                                                   |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_86[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_78[1]                                                                                                                                                                                   |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_6[1]                                                                                                                                                                                    |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_64[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_72[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_8[1]                                                                                                                                                                                    |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_80[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_88[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[4].diff_96[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff[1]                                                                                                                                                                                      |                3 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_10[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_106[1]                                                                                                                                                                                  |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_111[1]                                                                                                                                                                                  |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_115[1]                                                                                                                                                                                  |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_18[1]                                                                                                                                                                                   |                3 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_26[1]                                                                                                                                                                                   |                3 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_34[1]                                                                                                                                                                                   |                3 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_76[1]                                                                                                                                                                                   |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff[1]                                                                                                                                                                                      |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_100[1]                                                                                                                                                                                  |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_108[1]                                                                                                                                                                                  |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_112[1]                                                                                                                                                                                  |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_12[1]                                                                                                                                                                                   |                4 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_20[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_28[1]                                                                                                                                                                                   |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_36[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_4[1]                                                                                                                                                                                    |                3 |              6 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | phy/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/SEQ/seq_clr                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_44[1]                                                                                                                                                                                   |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_52[1]                                                                                                                                                                                   |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_60[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_68[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_62[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_84[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[0].diff_92[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff[1]                                                                                                                                                                                      |                3 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_102[1]                                                                                                                                                                                  |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_109[1]                                                                                                                                                                                  |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_113[1]                                                                                                                                                                                  |                3 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_14[1]                                                                                                                                                                                   |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_22[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_30[1]                                                                                                                                                                                   |                3 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_38[1]                                                                                                                                                                                   |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_46[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[2].diff_54[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_0[0]                                                                                                                                                                                                     | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_50[1]                                                                                                                                                                                   |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                4 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                        |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_4[0]                                                                                                                                                                                                    | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                                       |                1 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/seq_state_issue_act                                                                                                                                               |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_42[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_98[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_90[1]                                                                                                                                                                                   |                3 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_58[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_82[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_74[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/(null)[6].diff_66[1]                                                                                                                                                                                   |                2 |              6 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                1 |              7 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/DATA_OUT_RESET_CL_O                                                                                                                                                     |                2 |              7 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_4                                                                                                                                                                                                        | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                2 |              7 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_5                                                                                                                                                                                                        | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                3 |              7 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_3                                                                                                                                                                                                        | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                3 |              7 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              7 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_4                                                                                                                                                                                                        | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                2 |              7 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_2                                                                                                                                                                                                        | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                3 |              7 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_3                                                                                                                                                                                                        | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                2 |              7 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_1                                                                                                                                                                                                        | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                3 |              7 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_2                                                                                                                                                                                                        | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[9]_0                                                                                                                                                                                        |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[45]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[15]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[9]_0                                                                                                                                                                                        |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[45]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[3]_0                                                                                                                                                                                        |                5 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[39]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[3]_0                                                                                                                                                                                        |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[15]_0                                                                                                                                                                                       |                4 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[33]_0                                                                                                                                                                                       |                4 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[39]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[33]_1                                                                                                                                                                                       |                1 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[27]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[21]_0                                                                                                                                                                                       |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL2_reg[15]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[9]_0                                                                                                                                                                                        |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[45]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[3]_0                                                                                                                                                                                        |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[39]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[33]_1                                                                                                                                                                                       |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[27]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL1_reg[21]_0                                                                                                                                                                                       |                4 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[21]_0                                                                                                                                                                                       |                4 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[45]_0                                                                                                                                                                                       |                4 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[27]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[33]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[39]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[3]_0                                                                                                                                                                                        |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[45]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[9]_0                                                                                                                                                                                        |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[15]_0                                                                                                                                                                                       |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[21]_0                                                                                                                                                                                       |                5 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[27]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[33]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[39]_0                                                                                                                                                                                       |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[3]_0                                                                                                                                                                                        |                4 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[27]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL1_reg[9]_0                                                                                                                                                                                        |                4 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[15]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[21]_0                                                                                                                                                                                       |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[27]_0                                                                                                                                                                                       |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[33]_0                                                                                                                                                                                       |                4 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[39]_0                                                                                                                                                                                       |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[3]_0                                                                                                                                                                                        |                5 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[45]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL2_reg[9]_0                                                                                                                                                                                        |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[15]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL3_reg[21]_0                                                                                                                                                                                       |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_3[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_6[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[2].sync_reg_reg[1]_0[0]                                                                                                                                                                                                     | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                5 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[9]_0                                                                                                                                                                                        |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/rst_r1_reg_0[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  phy/inst/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/xlnx_opt_ |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/rst_r1_reg_1[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              8 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/bus_struct_reset[0]                                                                                                                                                                           |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_0[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |              8 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_rd_cnt[7]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/toggle_rd                                                                                                                                                           |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                             |                4 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmd_gen_dly[7]_i_1_n_0                                                                                                                                                           |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/extended_write_mode_reg[0]                                                                                                                                        |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[39]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[21]_0                                                                                                                                                                                       |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[15]_0                                                                                                                                                                                       |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[21]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[27]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[27]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                 |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[33]_0                                                                                                                                                                                       |                4 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[33]_1                                                                                                                                                                                       |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[39]_0                                                                                                                                                                                       |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[3]_0                                                                                                                                                                                        |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[3]_0                                                                                                                                                                                        |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[45]_0                                                                                                                                                                                       |                4 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/lowCL0_reg[15]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL3_reg[9]_0                                                                                                                                                                                        |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/uppCL0_reg[45]_0                                                                                                                                                                                       |                3 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[15].sync_reg_reg[1]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_6[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              9 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                 | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                           |                3 |              9 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_1                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |              9 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |              9 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/bramB_rdy                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |              9 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |              9 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | mem_ctrl/wr_to_rd_dly_cnt                                                                                                                                                                                                               |                2 |             10 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/E[0]                                                                                                                                                                                                                             | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                1 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             11 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | mem_ctrl/ref_interval_cnt                                                                                                                                                                                                                                | reset_IBUF_inst/O                                                                                                                                                                                                                       |                4 |             11 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | mem_ctrl/addr_gen[3]_i_1_n_0                                                                                                                                                                                                                             | reset_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             11 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |             11 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             11 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             11 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | mem_ctrl/p_0_in_0[111]                                                                                                                                                                                                                                   | reset_IBUF_inst/O                                                                                                                                                                                                                       |                3 |             12 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | mem_ctrl/act_wait_cnt                                                                                                                                                                                                                   |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN                                                                                                                                                     |                4 |             12 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                1 |             12 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_4                                                                                                                                                                                       |                7 |             12 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | mem_ctrl/wdf_data                                                                                                                                                                                                                                        | reset_IBUF_inst/O                                                                                                                                                                                                                       |                2 |             13 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                7 |             15 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/p_0_in1_in[111]                                                                                                                                                                                                         | phy/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                 |                7 |             15 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/Using_FPGA.Native_2[0]                                                                                                      | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                           |               11 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                8 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | phy/inst/u_ddr_cal_top/u_ddr_cal/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                4 |             16 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_2                                                                                                                                                                                                        | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                2 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | mem_ctrl/ref_cycle_cnt                                                                                                                                                                                                                  |                3 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               10 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                9 |             16 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             17 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             17 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                 | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                 |                4 |             17 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             17 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                           |                9 |             18 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/calSt_reg[2]                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                8 |             22 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                       |                3 |             22 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_2                                                                                                                                                                                                       | phy/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_9                                                                                                                                                                                       |                6 |             23 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_1                                                                                                                                                                                                       | phy/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_13                                                                                                                                                                                      |                8 |             23 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_1                                                                                                                                                                                                        | phy/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_10                                                                                                                                                                                      |                8 |             23 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_0                                                                                                                                                                                                        | phy/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_12                                                                                                                                                                                      |                6 |             23 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[9].sync_reg_reg[1]_1[0]                                                                                                                                                                                                     | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                5 |             24 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/outstanding_reads                                                                                                                                                                |                7 |             24 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[275].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[277].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[276].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[282].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[281].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[280].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[274].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[279].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[278].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[182].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[174].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[175].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[176].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[177].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[178].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[179].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[180].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[181].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[173].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[183].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[184].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[185].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[186].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[187].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[188].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[189].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[190].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[165].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[158].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[159].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[160].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[161].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[162].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[163].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[164].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[191].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[166].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[167].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[168].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[169].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[170].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[171].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[172].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[215].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[208].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[209].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[210].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[211].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[212].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[213].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[214].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[207].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[216].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[217].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[218].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[219].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[220].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[221].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[192].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[193].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[194].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[195].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[196].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[197].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[198].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[199].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[157].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[200].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[201].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[202].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[203].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[204].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[205].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[206].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[143].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[144].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[145].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[146].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[147].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[148].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[149].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[150].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[151].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[152].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[153].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[154].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[155].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[156].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[319].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[311].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[312].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[313].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[314].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[315].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[316].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[317].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[318].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[310].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[320].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[321].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[322].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[323].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[324].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[325].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[326].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[327].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[302].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[295].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[296].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[297].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[298].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[299].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[300].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[301].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[328].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[303].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[304].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[305].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[306].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[307].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[308].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[309].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[346].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[347].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[345].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[337].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[329].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[330].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[331].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[332].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[333].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[334].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[335].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[336].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[223].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[338].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[339].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[340].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[341].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[342].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[343].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[344].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[246].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[239].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[240].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[241].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[242].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[243].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[244].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[245].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[238].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[247].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[248].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[249].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[250].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[251].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[252].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[230].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[222].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[224].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[225].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[226].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[227].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[228].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[229].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[293].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[231].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[232].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[233].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[234].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[235].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[236].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[237].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[285].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[269].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[270].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[271].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[272].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[273].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[283].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[284].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[254].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[286].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[287].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[288].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[289].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[290].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[291].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[292].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[294].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[267].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[253].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[255].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[256].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[257].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[258].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[259].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[260].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[261].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[262].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[263].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[264].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               10 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[265].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[266].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             25 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[268].mu_srl_reg/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/u_xsdb_arbiter/slave_en_fclk                                                                                                                                                                                            | phy/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                 |                9 |             26 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_1                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               14 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                9 |             32 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                 | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_Async_Reset.sync_reset_reg[0]                                                                                                          |               15 |             32 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/if_fetch_in_progress_reg_0[0]                                                                         | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                           |               13 |             32 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Div_Unit.Div_unit_I1/E[0]                                                                                                                          | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                               |                4 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_2                                                                                                                                                                                                        | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |               12 |             32 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/Using_IO_Bus.io_bus_read_data[31]_i_1_n_0                                                                                                                                                |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               14 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                4 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_2                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               14 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[4].sync_reg_reg[1]_3                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[7].sync_reg_reg[1]_3                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               15 |             32 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data[0]_i_1_n_0                                                                                                         |               11 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[17].sync_reg_reg[1]_5[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               18 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[19].sync_reg_reg[1]_0[0]                                                                                                                                                                                                    | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |               11 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[10].sync_reg_reg[1]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[20].sync_reg_reg[1]_0[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               19 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_5[0]                                                                                                                                                                                                     | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |               12 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[8].sync_reg_reg[1]_1[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             32 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                          |               20 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[0].sync_reg_reg[1]_4                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             32 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                2 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                        |               12 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/lrdimm_cmp_en_reg_0                                                                                                                                                                               | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/p_106_out                                                                                                                                                                        |               15 |             32 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                |                                                                                                                                                                                                                                         |               16 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_timer0                                                                                                                                                                                        | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |                4 |             32 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_start_div                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/wrDataVal_reg_rep__3_0                                                                                                                                                                |               30 |             32 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_seq_cnt[31]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             32 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/div_busy_reg[0]                                                                                                                                             | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_last_cycle_reg[0]                                                                                                                      |                5 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             33 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/io_ready                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               17 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             33 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             34 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               15 |             34 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             34 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_mig_ddr4_phy/inst/riu_clk_rst_r1                                                                                                                                                                                             |               13 |             34 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                6 |             34 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                      |               16 |             36 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[4]                                                                                                                                                                                                     | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |               23 |             48 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[7]                                                                                                                                                                                                     | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |               23 |             48 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[6]                                                                                                                                                                                                     | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |               20 |             48 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[5]                                                                                                                                                                                                     | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |               24 |             48 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[3]                                                                                                                                                                                                     | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |               25 |             48 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[2]                                                                                                                                                                                                     | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |               21 |             48 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[1]                                                                                                                                                                                                     | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |               25 |             48 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_io_addr_sync/SYNC[1].sync_reg_reg[1]_1[0]                                                                                                                                                                                                     | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |               19 |             48 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               25 |             55 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_4                                                                                                                                                   |               14 |             56 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_2                                                                                                                                                   |               15 |             58 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0/p_22_out                                                                                                                                                                                                  | phy/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0/peripheral_reset[0]                                                                                                                                                                           |               18 |             60 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_mc_pi/rst_r1                                                                                                                                                                                               |               12 |             62 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_13                                                                                                                | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_is_bs_instr_I_reg_0                                                                                                                     |               19 |             63 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_6_i_3_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             64 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_6_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             64 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp[63]_i_1_n_0                                                                                                                                                          |               23 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |             65 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_5                                                                                                                                                   |               15 |             66 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |               20 |             66 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_error_accum                                                                                                                                                  |               21 |             71 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[32].Instr_Mux_MUXF7/if_missed_fetch_reg                                                                         |                                                                                                                                                                                                                                         |                5 |             75 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cal_clb2phy_fifo_rden[0]                                                                                                                                                         |               26 |             80 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_1                                                                                                                                                   |               22 |             86 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               26 |            103 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                           |               45 |            105 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal                                                                                                                                                          |               33 |            122 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/u_ddr_cal_cplx/cplx_cal_repN_3                                                                                                                                                   |               37 |            122 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/D[31]                                                                                                                                                       |                                                                                                                                                                                                                                         |                8 |            128 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/rst_r1                                                                                                                                                                           |               46 |            134 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               62 |            138 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_write/genByte[7].u_ddr_mc_wr_byte/u_ddr_mc_wr_dm/wrDataVal_reg                                                                                                                              |               82 |            144 |
|  phy/inst/u_ddr4_infrastructure/CLK                    | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/lopt_10                                                                                                               | phy/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                           |               64 |            188 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | phy/inst/u_ddr_cal_top/u_ddr_cal/rst_r1                                                                                                                                                                                                 |               65 |            272 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               31 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               32 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               31 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               29 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               32 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               33 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               32 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               33 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               32 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               32 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               30 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               32 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               27 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               29 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               31 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               29 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               30 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               29 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               31 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               31 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               29 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               31 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               28 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               31 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               30 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               31 |            369 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                                                           |              352 |            386 |
|  phy/inst/u_ddr4_infrastructure/CLK                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              147 |            562 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   | phy/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_byte_r0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |              112 |            576 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |              194 |            724 |
|  phy/inst/u_ddr4_infrastructure/input_rst_mmcm_reg_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             1196 |           6167 |
|  phy/inst/u_ddr4_infrastructure/dbg_clk                |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             2028 |           9309 |
+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


