INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/float_to_int8/float_to_int8_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_int8
INFO: [VRFC 10-311] analyzing module float_to_int8_floating_point_v7_1_9
INFO: [VRFC 10-311] analyzing module float_to_int8_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_to_int8_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_to_int8_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_to_int8_delay
INFO: [VRFC 10-311] analyzing module float_to_int8_delay_0
INFO: [VRFC 10-311] analyzing module float_to_int8_delay_1
INFO: [VRFC 10-311] analyzing module float_to_int8_delay_3
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized0
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized10
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized10_18
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized11
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized12
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized12_16
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized12_17
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized14
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized16
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized3
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized3_9
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized4
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized4_21
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized5
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized6
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized6_2
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized9
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized9_12
INFO: [VRFC 10-311] analyzing module float_to_int8_delay__parameterized9_13
INFO: [VRFC 10-311] analyzing module float_to_int8_delay_s
INFO: [VRFC 10-311] analyzing module float_to_int8_delay_s_4
INFO: [VRFC 10-311] analyzing module float_to_int8_floating_point_v7_1_9_viv
INFO: [VRFC 10-311] analyzing module float_to_int8_flt_to_fix_conv
INFO: [VRFC 10-311] analyzing module float_to_int8_shift_msb_first
INFO: [VRFC 10-311] analyzing module float_to_int8_special_detect
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized11
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized11_22
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized11_5
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized13
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized15
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized15_7
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized1_6
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized1_8
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized21
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized21_14
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized21_15
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized23
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized23_19
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized25
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized27
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized27_20
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized27_23
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized3
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized9
INFO: [VRFC 10-311] analyzing module float_to_int8_xbip_pipe_v3_0_6_viv__parameterized9_10
INFO: [VRFC 10-311] analyzing module float_to_int8_zero_det_sel
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/float_mult/float_mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_mult
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_9
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_carry_chain__parameterized0_15
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im
INFO: [VRFC 10-311] analyzing module float_mult_compare_eq_im_14
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized11
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized13
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized13_12
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized13_13
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized13_8
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized13_9
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized14
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized18
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized21
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized23
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized25
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized28
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized29
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized6
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized6_0
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized6_1
INFO: [VRFC 10-311] analyzing module float_mult_delay__parameterized6_4
INFO: [VRFC 10-311] analyzing module float_mult_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_mult_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_mult_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult
INFO: [VRFC 10-311] analyzing module float_mult_fix_mult_dsp48e1_sgl
INFO: [VRFC 10-311] analyzing module float_mult_floating_point_v7_1_9_viv
INFO: [VRFC 10-311] analyzing module float_mult_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_exp
INFO: [VRFC 10-311] analyzing module float_mult_flt_mult_round
INFO: [VRFC 10-311] analyzing module float_mult_flt_round_dsp_opt_full
INFO: [VRFC 10-311] analyzing module float_mult_special_detect
INFO: [VRFC 10-311] analyzing module float_mult_special_detect_6
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized15
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized15_2
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized15_3
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized15_5
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized15_7
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized23
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized25
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized25_10
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized25_11
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized25_16
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized25_17
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized35
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized37
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized41
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized45
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized51
INFO: [VRFC 10-311] analyzing module float_mult_xbip_pipe_v3_0_6_viv__parameterized53
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/float_div/float_div_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_div
INFO: [VRFC 10-311] analyzing module float_div_floating_point_v7_1_9
INFO: [VRFC 10-311] analyzing module float_div_carry_chain
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_102
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_106
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_111
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_115
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_119
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_123
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_127
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_131
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_135
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_139
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_143
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_147
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_151
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_155
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_57
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_61
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_65
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_69
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_73
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_77
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_81
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_85
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_90
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_94
INFO: [VRFC 10-311] analyzing module float_div_carry_chain_98
INFO: [VRFC 10-311] analyzing module float_div_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_div_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_div_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_div_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_div_delay
INFO: [VRFC 10-311] analyzing module float_div_delay_11
INFO: [VRFC 10-311] analyzing module float_div_delay_13
INFO: [VRFC 10-311] analyzing module float_div_delay_15
INFO: [VRFC 10-311] analyzing module float_div_delay_17
INFO: [VRFC 10-311] analyzing module float_div_delay_19
INFO: [VRFC 10-311] analyzing module float_div_delay_21
INFO: [VRFC 10-311] analyzing module float_div_delay_23
INFO: [VRFC 10-311] analyzing module float_div_delay_25
INFO: [VRFC 10-311] analyzing module float_div_delay_27
INFO: [VRFC 10-311] analyzing module float_div_delay_29
INFO: [VRFC 10-311] analyzing module float_div_delay_31
INFO: [VRFC 10-311] analyzing module float_div_delay_33
INFO: [VRFC 10-311] analyzing module float_div_delay_35
INFO: [VRFC 10-311] analyzing module float_div_delay_40
INFO: [VRFC 10-311] analyzing module float_div_delay_43
INFO: [VRFC 10-311] analyzing module float_div_delay_45
INFO: [VRFC 10-311] analyzing module float_div_delay_47
INFO: [VRFC 10-311] analyzing module float_div_delay_49
INFO: [VRFC 10-311] analyzing module float_div_delay_5
INFO: [VRFC 10-311] analyzing module float_div_delay_51
INFO: [VRFC 10-311] analyzing module float_div_delay_53
INFO: [VRFC 10-311] analyzing module float_div_delay_55
INFO: [VRFC 10-311] analyzing module float_div_delay_7
INFO: [VRFC 10-311] analyzing module float_div_delay_9
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized10
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized11
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized12
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized13
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized14
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized15
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized16
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized18
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized21
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized27
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized27_0
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_103
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_107
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_112
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_116
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_120
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_124
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_128
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_132
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_136
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_140
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_144
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_148
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_152
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_156
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_58
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_62
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_66
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_70
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_74
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_78
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_82
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_86
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_91
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_95
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized2_99
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized3
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized32
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized32_1
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized3_36
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized3_38
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized3_41
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized6
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized7
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized7_165
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized8
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized8_160
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized8_163
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized8_164
INFO: [VRFC 10-311] analyzing module float_div_delay__parameterized9
INFO: [VRFC 10-311] analyzing module float_div_floating_point_v7_1_9_viv
INFO: [VRFC 10-311] analyzing module float_div_flt_dec_op_lat
INFO: [VRFC 10-311] analyzing module float_div_flt_div
INFO: [VRFC 10-311] analyzing module float_div_flt_div_exp
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_10
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_12
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_14
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_16
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_18
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_20
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_22
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_24
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_26
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_28
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_30
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_32
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_34
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_37
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_39
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_4
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_42
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_44
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_46
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_48
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_50
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_52
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_54
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_6
INFO: [VRFC 10-311] analyzing module float_div_flt_div_mant_addsub_8
INFO: [VRFC 10-311] analyzing module float_div_flt_round_bit
INFO: [VRFC 10-311] analyzing module float_div_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module float_div_special_detect
INFO: [VRFC 10-311] analyzing module float_div_special_detect_158
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized11
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized15
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized17
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized17_161
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized17_162
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized17_166
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized17_167
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized17_168
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized19
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_101
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_105
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_110
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_114
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_118
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_122
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_126
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_130
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_134
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_138
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_142
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_146
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_150
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_154
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_56
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_60
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_64
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_68
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_72
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_76
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_80
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_89
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_93
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized1_97
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized21
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized23
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized25
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized25_159
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized27
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized29
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized33
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized35
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized37
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized39
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized49
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized49_3
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized57
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized57_2
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_100
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_104
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_108
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_113
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_117
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_121
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_125
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_129
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_133
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_137
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_141
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_145
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_149
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_153
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_157
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_59
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_63
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_67
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_71
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_75
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_79
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_83
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_87
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_92
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized7_96
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized9
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized9_109
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized9_84
INFO: [VRFC 10-311] analyzing module float_div_xbip_pipe_v3_0_6_viv__parameterized9_88
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/float_accum/float_accum_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_accum
INFO: [VRFC 10-311] analyzing module float_accum_floating_point_v7_1_9
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized10
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized10_30
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized10_31
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized10_32
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized10_33
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized10_34
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized10_35
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized10_40
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized10_41
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized10_42
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized10_43
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized10_44
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized10_45
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized11
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized11_49
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized12
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized12_50
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized12_51
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized12_52
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized12_53
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized12_54
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized13
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized14
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized1_107
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized1_108
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized1_85
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized2_109
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized2_110
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized2_111
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized2_112
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized2_113
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized2_114
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized2_86
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized2_87
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized2_88
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized2_89
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized2_90
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized3_141
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized4_142
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized4_143
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized4_144
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized4_145
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized4_146
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized4_147
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized5
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized5_133
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized5_134
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized5_135
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized5_136
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized5_137
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized5_139
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized6
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized7
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized8
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized9
INFO: [VRFC 10-311] analyzing module float_accum_carry_chain__parameterized9_29
INFO: [VRFC 10-311] analyzing module float_accum_compare_eq
INFO: [VRFC 10-311] analyzing module float_accum_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_accum_compare_eq_im__parameterized1
INFO: [VRFC 10-311] analyzing module float_accum_compare_eq_im__parameterized2
INFO: [VRFC 10-311] analyzing module float_accum_compare_gt
INFO: [VRFC 10-311] analyzing module float_accum_delay
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized0
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized1
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized10
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized10_64
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized12
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized12_70
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized12_72
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized13
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized13_48
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized13_71
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized14
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized14_140
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized14_73
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized15
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized16
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized17
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized18
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized19
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized19_2
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized1_11
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized1_12
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized2
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized20
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized28
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized28_103
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized28_105
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized28_129
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized28_131
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized2_3
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized3
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized31
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized31_115
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized31_148
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_101
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_117
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_119
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_121
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_123
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_125
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_127
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_151
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_154
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_156
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_158
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_160
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_162
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_164
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_37
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_80
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_91
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_93
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_95
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_97
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized32_99
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized34
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized35
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized35_47
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized35_5
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized35_6
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized38
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized40
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized42
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized43
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized43_9
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized45
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized45_55
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized46
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized47
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized48
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized48_21
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized48_22
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized48_23
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized49
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized50
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized55
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized55_10
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized56
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized57
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized58
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized59
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized6
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized6_67
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized7
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized7_78
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized8
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized8_1
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized8_138
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized8_28
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized8_46
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized8_62
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized8_63
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized8_7
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized8_8
INFO: [VRFC 10-311] analyzing module float_accum_delay__parameterized9
INFO: [VRFC 10-311] analyzing module float_accum_delay_s
INFO: [VRFC 10-311] analyzing module float_accum_delay_s_61
INFO: [VRFC 10-311] analyzing module float_accum_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module float_accum_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module float_accum_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module float_accum_dsp48e1_wrapper__parameterized1_19
INFO: [VRFC 10-311] analyzing module float_accum_dsp48e1_wrapper__parameterized1_20
INFO: [VRFC 10-311] analyzing module float_accum_floating_point_v7_1_9_viv
INFO: [VRFC 10-311] analyzing module float_accum_flt_accum
INFO: [VRFC 10-311] analyzing module float_accum_flt_accum_bit_encode
INFO: [VRFC 10-311] analyzing module float_accum_flt_accum_bit_encode_0
INFO: [VRFC 10-311] analyzing module float_accum_flt_accum_bit_encode__parameterized0
INFO: [VRFC 10-311] analyzing module float_accum_flt_accum_bit_encode__parameterized1
INFO: [VRFC 10-311] analyzing module float_accum_flt_accum_bit_encode__parameterized2
INFO: [VRFC 10-311] analyzing module float_accum_flt_accum_flt_to_fix
INFO: [VRFC 10-311] analyzing module float_accum_flt_log_addsub
INFO: [VRFC 10-311] analyzing module float_accum_flt_log_addsub__parameterized0
INFO: [VRFC 10-311] analyzing module float_accum_flt_log_addsub__parameterized0_4
INFO: [VRFC 10-311] analyzing module float_accum_shift_msb_first
INFO: [VRFC 10-311] analyzing module float_accum_shift_msb_first__parameterized0
INFO: [VRFC 10-311] analyzing module float_accum_special_detect
INFO: [VRFC 10-311] analyzing module float_accum_special_detect__parameterized0
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized0
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized100
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized102
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized12
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized12_68
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized14
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized14_79
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_100
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_102
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_118
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_120
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_122
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_124
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_126
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_128
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_152
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_153
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_155
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_157
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_159
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_16
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_161
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_163
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_165
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_167
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_36
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_38
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_39
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_59
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_66
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_69
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_81
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_83
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_92
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_94
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_96
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized16_98
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized18
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized2
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized20
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized20_65
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized24
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized24_76
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized24_77
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized26
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized26_57
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized26_75
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized28
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized28_150
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized28_74
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized2_13
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized2_14
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized2_15
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized30
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized32
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized34
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized36
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized38
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized38_166
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized4
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized40
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized4_60
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized50
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized50_104
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized50_106
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized50_130
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized50_132
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized50_17
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized50_84
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized56
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized56_116
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized56_149
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized6
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized60
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized62
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized62_18
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized62_27
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized62_58
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized68
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized72
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized74
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized76
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized76_82
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized80
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized80_56
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized82
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized84
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized86
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized86_24
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized86_25
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized86_26
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized88
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized90
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized96
INFO: [VRFC 10-311] analyzing module float_accum_xbip_pipe_v3_0_6_viv__parameterized98
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/exp/exp_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exp
INFO: [VRFC 10-311] analyzing module exp_floating_point_v7_1_9
INFO: [VRFC 10-311] analyzing module exp_carry_chain
INFO: [VRFC 10-311] analyzing module exp_carry_chain_2
INFO: [VRFC 10-311] analyzing module exp_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module exp_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module exp_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module exp_carry_chain__parameterized3_0
INFO: [VRFC 10-311] analyzing module exp_carry_chain__parameterized4
INFO: [VRFC 10-311] analyzing module exp_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module exp_compare_eq_im__parameterized1
INFO: [VRFC 10-311] analyzing module exp_compare_gt
INFO: [VRFC 10-311] analyzing module exp_compare_gt_1
INFO: [VRFC 10-311] analyzing module exp_compare_gt__parameterized0
INFO: [VRFC 10-311] analyzing module exp_compare_ne_im
INFO: [VRFC 10-311] analyzing module exp_delay
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized0
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized0_12
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized0_13
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized0_5
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized1
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized10
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized11
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized11_10
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized14
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized14_16
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized14_18
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized15
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized15_17
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized15_23
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized15_32
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized16
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized16_25
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized17
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized17_21
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized17_22
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized17_24
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized1_3
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized20
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized22
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized23
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized3
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized31
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized32
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized33
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized34
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized35
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized36
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized37
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized39
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized4
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized41
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized45
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized49
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized5
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized50
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized53
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized5_33
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized5_40
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized5_8
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized6
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized6_9
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized8
INFO: [VRFC 10-311] analyzing module exp_delay__parameterized9
INFO: [VRFC 10-311] analyzing module exp_delay_s
INFO: [VRFC 10-311] analyzing module exp_delay_s__parameterized0
INFO: [VRFC 10-311] analyzing module exp_dsp48e1_wrapper
INFO: [VRFC 10-311] analyzing module exp_dsp48e1_wrapper_39
INFO: [VRFC 10-311] analyzing module exp_dsp48e1_wrapper_42
INFO: [VRFC 10-311] analyzing module exp_dsp48e1_wrapper_44
INFO: [VRFC 10-311] analyzing module exp_dsp48e1_wrapper_45
INFO: [VRFC 10-311] analyzing module exp_dsp48e1_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module exp_dsp48e1_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module exp_floating_point_v7_1_9_viv
INFO: [VRFC 10-311] analyzing module exp_flt_exp
INFO: [VRFC 10-311] analyzing module exp_flt_exp_ccm
INFO: [VRFC 10-311] analyzing module exp_flt_exp_ccm__parameterized0
INFO: [VRFC 10-311] analyzing module exp_flt_exp_e2A
INFO: [VRFC 10-311] analyzing module exp_flt_exp_e2zmzm1
INFO: [VRFC 10-311] analyzing module exp_flt_exp_recomb
INFO: [VRFC 10-311] analyzing module exp_flt_exp_specialcase
INFO: [VRFC 10-311] analyzing module exp_flt_log_addsub
INFO: [VRFC 10-311] analyzing module exp_flt_log_addsub_38
INFO: [VRFC 10-311] analyzing module exp_flt_log_addsub__parameterized0
INFO: [VRFC 10-311] analyzing module exp_flt_log_addsub__parameterized0_41
INFO: [VRFC 10-311] analyzing module exp_flt_log_addsub__parameterized1
INFO: [VRFC 10-311] analyzing module exp_flt_log_addsub__parameterized2
INFO: [VRFC 10-311] analyzing module exp_flt_round_bit
INFO: [VRFC 10-311] analyzing module exp_flt_to_fix_conv
INFO: [VRFC 10-311] analyzing module exp_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module exp_shift_msb_first
INFO: [VRFC 10-311] analyzing module exp_special_detect
INFO: [VRFC 10-311] analyzing module exp_special_detect__parameterized0
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized1
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized11
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized11_34
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized11_36
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized11_43
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized13
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized13_31
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized17
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized17_46
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized19
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized1_14
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized1_15
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized1_6
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized21
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized23
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized23_11
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized29
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized29_19
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized29_20
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized3
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized31
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized31_28
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized31_35
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized31_37
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized33
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized33_26
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized35
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized35_27
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized35_29
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized35_30
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized39
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized3_4
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized43
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized45
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized59
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized61
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized63
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized65
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized67
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized69
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized7
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized73
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized77
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized85
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized9
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized93
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized95
INFO: [VRFC 10-311] analyzing module exp_xbip_pipe_v3_0_6_viv__parameterized97
INFO: [VRFC 10-311] analyzing module exp_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/fixed_to_float/fixed_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_to_float
INFO: [VRFC 10-311] analyzing module fixed_to_float_floating_point_v7_1_9
INFO: [VRFC 10-311] analyzing module fixed_to_float_axi_slave_2to1
INFO: [VRFC 10-311] analyzing module fixed_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module fixed_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module fixed_to_float_carry_chain__parameterized0_6
INFO: [VRFC 10-311] analyzing module fixed_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module fixed_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module fixed_to_float_carry_chain__parameterized3
INFO: [VRFC 10-311] analyzing module fixed_to_float_delay__parameterized1
INFO: [VRFC 10-311] analyzing module fixed_to_float_delay__parameterized14
INFO: [VRFC 10-311] analyzing module fixed_to_float_delay__parameterized18
INFO: [VRFC 10-311] analyzing module fixed_to_float_delay__parameterized18_0
INFO: [VRFC 10-311] analyzing module fixed_to_float_delay__parameterized2
INFO: [VRFC 10-311] analyzing module fixed_to_float_delay__parameterized21
INFO: [VRFC 10-311] analyzing module fixed_to_float_delay__parameterized22
INFO: [VRFC 10-311] analyzing module fixed_to_float_delay__parameterized2_2
INFO: [VRFC 10-311] analyzing module fixed_to_float_delay__parameterized2_3
INFO: [VRFC 10-311] analyzing module fixed_to_float_delay__parameterized5
INFO: [VRFC 10-311] analyzing module fixed_to_float_delay__parameterized6
INFO: [VRFC 10-311] analyzing module fixed_to_float_delay__parameterized7
INFO: [VRFC 10-311] analyzing module fixed_to_float_delay__parameterized8
INFO: [VRFC 10-311] analyzing module fixed_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module fixed_to_float_fix_to_flt_conv_exp
INFO: [VRFC 10-311] analyzing module fixed_to_float_floating_point_v7_1_9_viv
INFO: [VRFC 10-311] analyzing module fixed_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module fixed_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module fixed_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module fixed_to_float_mux4
INFO: [VRFC 10-311] analyzing module fixed_to_float_mux4__parameterized0
INFO: [VRFC 10-311] analyzing module fixed_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module fixed_to_float_shift_msb_first
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized11
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized13
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized15
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized17
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized27
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized33
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized33_1
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized37
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized39
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized5
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized5_4
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized5_5
INFO: [VRFC 10-311] analyzing module fixed_to_float_xbip_pipe_v3_0_6_viv__parameterized5_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight2_bram_1/weight2_bram_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_bram_1
INFO: [VRFC 10-311] analyzing module weight2_bram_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module weight2_bram_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module weight2_bram_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module weight2_bram_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module weight2_bram_1_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module weight2_bram_1_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight2_bram_0/weight2_bram_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight2_bram_0
INFO: [VRFC 10-311] analyzing module weight2_bram_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module weight2_bram_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module weight2_bram_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module weight2_bram_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module weight2_bram_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module weight2_bram_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/mac_res_fifo/mac_res_fifo_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_res_fifo
INFO: [VRFC 10-311] analyzing module mac_res_fifo_dc_ss
INFO: [VRFC 10-311] analyzing module mac_res_fifo_dmem
INFO: [VRFC 10-311] analyzing module mac_res_fifo_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module mac_res_fifo_fifo_generator_top
INFO: [VRFC 10-311] analyzing module mac_res_fifo_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module mac_res_fifo_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module mac_res_fifo_memory
INFO: [VRFC 10-311] analyzing module mac_res_fifo_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module mac_res_fifo_rd_logic
INFO: [VRFC 10-311] analyzing module mac_res_fifo_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module mac_res_fifo_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module mac_res_fifo_updn_cntr
INFO: [VRFC 10-311] analyzing module mac_res_fifo_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module mac_res_fifo_wr_logic
INFO: [VRFC 10-311] analyzing module mac_res_fifo_wr_status_flags_ss
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/mult/mult_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-311] analyzing module mult_mult_gen_v12_0_16
INFO: [VRFC 10-311] analyzing module mult_dsp
INFO: [VRFC 10-311] analyzing module mult_mult_gen_v12_0_16_viv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/fcnn_fifo/fcnn_fifo_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fcnn_fifo
INFO: [VRFC 10-311] analyzing module fcnn_fifo_compare
INFO: [VRFC 10-311] analyzing module fcnn_fifo_compare_0
INFO: [VRFC 10-311] analyzing module fcnn_fifo_compare_1
INFO: [VRFC 10-311] analyzing module fcnn_fifo_compare_2
INFO: [VRFC 10-311] analyzing module fcnn_fifo_dc_ss
INFO: [VRFC 10-311] analyzing module fcnn_fifo_dmem
INFO: [VRFC 10-311] analyzing module fcnn_fifo_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fcnn_fifo_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fcnn_fifo_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fcnn_fifo_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fcnn_fifo_memory
INFO: [VRFC 10-311] analyzing module fcnn_fifo_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fcnn_fifo_rd_logic
INFO: [VRFC 10-311] analyzing module fcnn_fifo_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fcnn_fifo_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fcnn_fifo_updn_cntr
INFO: [VRFC 10-311] analyzing module fcnn_fifo_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fcnn_fifo_wr_logic
INFO: [VRFC 10-311] analyzing module fcnn_fifo_wr_status_flags_ss
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/weight1_bram_4/weight1_bram_4_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_bram_4
INFO: [VRFC 10-311] analyzing module weight1_bram_4_bindec
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module weight1_bram_4_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight1_bram_3/weight1_bram_3_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_bram_3
INFO: [VRFC 10-311] analyzing module weight1_bram_3_bindec
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module weight1_bram_3_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight1_bram_2/weight1_bram_2_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_bram_2
INFO: [VRFC 10-311] analyzing module weight1_bram_2_bindec
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module weight1_bram_2_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight1_bram_1/weight1_bram_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_bram_1
INFO: [VRFC 10-311] analyzing module weight1_bram_1_bindec
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module weight1_bram_1_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ip/weight1_bram_0/weight1_bram_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module weight1_bram_0
INFO: [VRFC 10-311] analyzing module weight1_bram_0_bindec
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module weight1_bram_0_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/float_to_q6_10/float_to_q6_10_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_to_q6_10
INFO: [VRFC 10-311] analyzing module float_to_q6_10_floating_point_v7_1_9
INFO: [VRFC 10-311] analyzing module float_to_q6_10_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module float_to_q6_10_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module float_to_q6_10_compare_eq_im__parameterized0
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay_0
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay_1
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay_3
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized0
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized10
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized10_18
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized11
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized13
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized15
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized3
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized3_8
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized4
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized4_22
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized5
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized6
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized6_2
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized9
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized9_11
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized9_12
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized9_13
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized9_16
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay__parameterized9_17
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay_s
INFO: [VRFC 10-311] analyzing module float_to_q6_10_delay_s_4
INFO: [VRFC 10-311] analyzing module float_to_q6_10_floating_point_v7_1_9_viv
INFO: [VRFC 10-311] analyzing module float_to_q6_10_flt_to_fix_conv
INFO: [VRFC 10-311] analyzing module float_to_q6_10_shift_msb_first
INFO: [VRFC 10-311] analyzing module float_to_q6_10_special_detect
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized1
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized11
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized11_23
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized13
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized15
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized15_6
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized1_10
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized1_5
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized1_7
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized21
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized21_14
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized21_15
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized21_20
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized21_21
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized21_24
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized23
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized23_19
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized25
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized27
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized3
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized31
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized9
INFO: [VRFC 10-311] analyzing module float_to_q6_10_xbip_pipe_v3_0_6_viv__parameterized9_9
INFO: [VRFC 10-311] analyzing module float_to_q6_10_zero_det_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/uint32_to_float/uint32_to_float_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uint32_to_float
INFO: [VRFC 10-311] analyzing module uint32_to_float_floating_point_v7_1_9
INFO: [VRFC 10-311] analyzing module uint32_to_float_carry_chain
INFO: [VRFC 10-311] analyzing module uint32_to_float_carry_chain_8
INFO: [VRFC 10-311] analyzing module uint32_to_float_carry_chain__parameterized0
INFO: [VRFC 10-311] analyzing module uint32_to_float_carry_chain__parameterized1
INFO: [VRFC 10-311] analyzing module uint32_to_float_carry_chain__parameterized2
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay_2
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay_3
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized13
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized18
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized18_0
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized2
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized21
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized3
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized3_13
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized3_15
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized4
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized5
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized5_11
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized5_9
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized6
INFO: [VRFC 10-311] analyzing module uint32_to_float_delay__parameterized7
INFO: [VRFC 10-311] analyzing module uint32_to_float_fix_to_flt_conv
INFO: [VRFC 10-311] analyzing module uint32_to_float_fix_to_flt_conv_exp
INFO: [VRFC 10-311] analyzing module uint32_to_float_floating_point_v7_1_9_viv
INFO: [VRFC 10-311] analyzing module uint32_to_float_flt_dec_op
INFO: [VRFC 10-311] analyzing module uint32_to_float_flt_round_bit
INFO: [VRFC 10-311] analyzing module uint32_to_float_lead_zero_encode
INFO: [VRFC 10-311] analyzing module uint32_to_float_mux4
INFO: [VRFC 10-311] analyzing module uint32_to_float_mux4_6
INFO: [VRFC 10-311] analyzing module uint32_to_float_mux4__parameterized0
INFO: [VRFC 10-311] analyzing module uint32_to_float_mux4__parameterized0_7
INFO: [VRFC 10-311] analyzing module uint32_to_float_norm_zero_det
INFO: [VRFC 10-311] analyzing module uint32_to_float_renorm_and_round_logic
INFO: [VRFC 10-311] analyzing module uint32_to_float_shift_msb_first
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized1
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized11
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized13
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized13_10
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized13_12
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized15
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized17
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized1_4
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized1_5
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized27
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized35
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized35_1
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized39
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized7
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized9
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized9_14
INFO: [VRFC 10-311] analyzing module uint32_to_float_xbip_pipe_v3_0_6_viv__parameterized9_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/buf_fifo/buf_fifo_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_fifo
INFO: [VRFC 10-311] analyzing module buf_fifo_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module buf_fifo_xpm_cdc_gray__2
INFO: [VRFC 10-311] analyzing module buf_fifo_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module buf_fifo_compare
INFO: [VRFC 10-311] analyzing module buf_fifo_compare_0
INFO: [VRFC 10-311] analyzing module buf_fifo_compare_1
INFO: [VRFC 10-311] analyzing module buf_fifo_compare_2
INFO: [VRFC 10-311] analyzing module buf_fifo_dmem
INFO: [VRFC 10-311] analyzing module buf_fifo_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module buf_fifo_fifo_generator_top
INFO: [VRFC 10-311] analyzing module buf_fifo_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module buf_fifo_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module buf_fifo_memory
INFO: [VRFC 10-311] analyzing module buf_fifo_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module buf_fifo_rd_dc_as
INFO: [VRFC 10-311] analyzing module buf_fifo_rd_logic
INFO: [VRFC 10-311] analyzing module buf_fifo_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module buf_fifo_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module buf_fifo_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module buf_fifo_wr_logic
INFO: [VRFC 10-311] analyzing module buf_fifo_wr_status_flags_as
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_dcfifo
INFO: [VRFC 10-311] analyzing module eth_dcfifo_xpm_cdc_async_rst
INFO: [VRFC 10-311] analyzing module eth_dcfifo_xpm_cdc_async_rst__1
INFO: [VRFC 10-311] analyzing module eth_dcfifo_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module eth_dcfifo_xpm_cdc_gray__parameterized1
INFO: [VRFC 10-311] analyzing module eth_dcfifo_xpm_cdc_single
INFO: [VRFC 10-311] analyzing module eth_dcfifo_xpm_cdc_single__2
INFO: [VRFC 10-311] analyzing module eth_dcfifo_bindec
INFO: [VRFC 10-311] analyzing module eth_dcfifo_bindec_0
INFO: [VRFC 10-311] analyzing module eth_dcfifo_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module eth_dcfifo_blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module eth_dcfifo_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module eth_dcfifo_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module eth_dcfifo_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module eth_dcfifo_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module eth_dcfifo_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module eth_dcfifo_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module eth_dcfifo_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module eth_dcfifo_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module eth_dcfifo_compare
INFO: [VRFC 10-311] analyzing module eth_dcfifo_compare_2
INFO: [VRFC 10-311] analyzing module eth_dcfifo_compare__parameterized0
INFO: [VRFC 10-311] analyzing module eth_dcfifo_compare__parameterized0_1
INFO: [VRFC 10-311] analyzing module eth_dcfifo_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module eth_dcfifo_fifo_generator_top
INFO: [VRFC 10-311] analyzing module eth_dcfifo_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module eth_dcfifo_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module eth_dcfifo_memory
INFO: [VRFC 10-311] analyzing module eth_dcfifo_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module eth_dcfifo_rd_dc_as
INFO: [VRFC 10-311] analyzing module eth_dcfifo_rd_fwft
INFO: [VRFC 10-311] analyzing module eth_dcfifo_rd_logic
INFO: [VRFC 10-311] analyzing module eth_dcfifo_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module eth_dcfifo_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module eth_dcfifo_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module eth_dcfifo_wr_dc_as
INFO: [VRFC 10-311] analyzing module eth_dcfifo_wr_logic
INFO: [VRFC 10-311] analyzing module eth_dcfifo_wr_status_flags_as
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ddr
INFO: [VRFC 10-311] analyzing module axi_ddr_axi_ddr_mig
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_arb_mux
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_arb_row_col
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_arb_select
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_ar_channel
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_aw_channel
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_b_channel
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_cmd_arbiter
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_cmd_fsm
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_cmd_translator
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_cmd_translator__parameterized0
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_fifo
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_incr_cmd
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_incr_cmd__parameterized0
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_r_channel
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_w_channel
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_wr_cmd_fsm
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_wrap_cmd
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_axi_mc_wrap_cmd__parameterized0
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_cntrl
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_cntrl__parameterized0
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_cntrl__parameterized1
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_cntrl__parameterized2
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_common
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_compare
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_compare_0
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_compare_1
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_compare_2
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_mach
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_queue
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_queue__parameterized0
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_queue__parameterized1
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_queue__parameterized2
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_state
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_state__parameterized0
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_state__parameterized1
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_bank_state__parameterized2
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_clk_ibuf
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_col_mach
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_byte_group_io
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_byte_group_io__parameterized0
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_byte_group_io__parameterized1
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_byte_group_io__parameterized2
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_byte_lane
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_byte_lane__parameterized0
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_byte_lane__parameterized1
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_byte_lane__parameterized2
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_calib_top
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_if_post_fifo
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_if_post_fifo_6
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_mc_phy
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_mc_phy_wrapper
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo__parameterized0_5
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_7
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_8
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_of_pre_fifo__parameterized1_9
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_phy_4lanes
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_phy_init
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_phy_rdlvl
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_phy_tempmon
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_phy_top
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_phy_wrcal
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ddr_phy_wrlvl
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_infrastructure
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_iodelay_ctrl
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_mc
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_mem_intfc
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_memc_ui_top_axi
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_rank_cntrl
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_rank_common
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_rank_mach
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_round_robin_arb
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_round_robin_arb__parameterized1
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_round_robin_arb__parameterized1_3
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_round_robin_arb__parameterized1_4
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_tempmon
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ui_cmd
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ui_rd_data
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ui_top
INFO: [VRFC 10-311] analyzing module axi_ddr_mig_7series_v4_2_ui_wr_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rd_fifo
INFO: [VRFC 10-311] analyzing module rd_fifo_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module rd_fifo_xpm_cdc_gray__parameterized1
INFO: [VRFC 10-311] analyzing module rd_fifo_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module rd_fifo_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module rd_fifo_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module rd_fifo_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module rd_fifo_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module rd_fifo_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module rd_fifo_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module rd_fifo_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module rd_fifo_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module rd_fifo_compare
INFO: [VRFC 10-311] analyzing module rd_fifo_compare_2
INFO: [VRFC 10-311] analyzing module rd_fifo_compare__parameterized0
INFO: [VRFC 10-311] analyzing module rd_fifo_compare__parameterized0_0
INFO: [VRFC 10-311] analyzing module rd_fifo_compare__parameterized0_1
INFO: [VRFC 10-311] analyzing module rd_fifo_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module rd_fifo_fifo_generator_top
INFO: [VRFC 10-311] analyzing module rd_fifo_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module rd_fifo_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module rd_fifo_memory
INFO: [VRFC 10-311] analyzing module rd_fifo_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module rd_fifo_rd_dc_as
INFO: [VRFC 10-311] analyzing module rd_fifo_rd_fwft
INFO: [VRFC 10-311] analyzing module rd_fifo_rd_logic
INFO: [VRFC 10-311] analyzing module rd_fifo_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module rd_fifo_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module rd_fifo_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module rd_fifo_wr_dc_as
INFO: [VRFC 10-311] analyzing module rd_fifo_wr_logic
INFO: [VRFC 10-311] analyzing module rd_fifo_wr_status_flags_as
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wr_fifo
INFO: [VRFC 10-311] analyzing module wr_fifo_xpm_cdc_gray
INFO: [VRFC 10-311] analyzing module wr_fifo_xpm_cdc_gray__parameterized1
INFO: [VRFC 10-311] analyzing module wr_fifo_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module wr_fifo_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module wr_fifo_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module wr_fifo_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module wr_fifo_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module wr_fifo_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module wr_fifo_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module wr_fifo_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module wr_fifo_clk_x_pntrs
INFO: [VRFC 10-311] analyzing module wr_fifo_compare
INFO: [VRFC 10-311] analyzing module wr_fifo_compare_2
INFO: [VRFC 10-311] analyzing module wr_fifo_compare__parameterized0
INFO: [VRFC 10-311] analyzing module wr_fifo_compare__parameterized0_0
INFO: [VRFC 10-311] analyzing module wr_fifo_compare__parameterized0_1
INFO: [VRFC 10-311] analyzing module wr_fifo_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module wr_fifo_fifo_generator_top
INFO: [VRFC 10-311] analyzing module wr_fifo_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module wr_fifo_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module wr_fifo_memory
INFO: [VRFC 10-311] analyzing module wr_fifo_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module wr_fifo_rd_dc_as
INFO: [VRFC 10-311] analyzing module wr_fifo_rd_fwft
INFO: [VRFC 10-311] analyzing module wr_fifo_rd_logic
INFO: [VRFC 10-311] analyzing module wr_fifo_rd_status_flags_as
INFO: [VRFC 10-311] analyzing module wr_fifo_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module wr_fifo_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module wr_fifo_wr_dc_as
INFO: [VRFC 10-311] analyzing module wr_fifo_wr_logic
INFO: [VRFC 10-311] analyzing module wr_fifo_wr_status_flags_as
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_1
INFO: [VRFC 10-311] analyzing module clk_wiz_1_clk_wiz_1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/MatrixMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MatrixMultiplier
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/MatrixMultiplier.v:282]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/MatrixMultiplier_100_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MatrixMultiplier_100_10
WARNING: [VRFC 10-2096] empty statement in sequential block [C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/MatrixMultiplier_100_10.v:260]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/Relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Relu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/Softmax.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Softmax
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_ddr_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ddr_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_master_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master_read
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/axi_ddr3_rw/axi_master_write.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_master_write
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/seg_led/bin_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/crc32_d8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CRC32_d8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/digit_rom_64x32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digit_rom_64x32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/eth_udp_send.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_udp_send
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/eth_udp_tx_gmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_udp_tx_gmii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/fcnn_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fcnn_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/front_show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module front_show
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/gmii_to_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gmii_to_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/hdmi_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ov5640/i2c_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/udp_tx/ip_checksum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_checksum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/mac_q6_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_q6_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/max_prob_finder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_prob_finder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/neural_weights2_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neural_weights2_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/neural_weights_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neural_weights1_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ov5640/ov5640_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov5640_cfg
WARNING: [VRFC 10-986] literal value truncated to fit in 15 bits [C:/FPGA_Learning_Journey/Pro/CNN___/src/ov5640/ov5640_cfg.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ov5640/ov5640_data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov5640_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/ov5640/ov5640_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ov5640_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/par2ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module par2ser
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/reasoning/pretreatment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pretreatment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/rgb2gray/rgb2gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2gray
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/seg_led/seg_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_led
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/strem_encode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module strem_encode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/top_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_hdmi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/hdmi/vga_timing_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/video_stream_process.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_stream_process
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/src/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/FPGA_Learning_Journey/Pro/CNN___/project/project_1.sim/sim_1/behav/xsim/glbl.v:6]
