// Seed: 1707369045
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  output wire id_27;
  output wire id_26;
  input wire id_25;
  inout wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  inout wire id_19;
  output wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  assign module_1.id_7 = 0;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_31;
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1,
    output supply0 id_2,
    input wire id_3,
    output wand id_4,
    input tri0 id_5,
    input wire id_6,
    output wire id_7,
    input wor id_8,
    output wor id_9,
    output wire id_10,
    input tri id_11,
    output uwire id_12,
    input wor id_13
    , id_17,
    input supply1 id_14,
    input supply1 id_15
);
  logic id_18 = id_3;
  assign id_18 = id_13 - id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_18,
      id_18,
      id_18,
      id_18,
      id_17,
      id_17,
      id_18,
      id_17,
      id_18,
      id_17,
      id_17,
      id_17,
      id_18
  );
endmodule
