// Seed: 2108811553
module module_0 (
    input  wand  id_0,
    output logic id_1
);
  always @(*)
    case (1 == 1)
      1: begin
        id_1 <= 1'h0;
        if (~id_0) begin
          for (id_1 = 1; 1; id_1 = "" == id_0) begin
            id_1 <= 1;
            $display;
          end
        end else assume (id_0);
      end
      id_0 == id_0: id_1 = 1;
      1'h0:
      if (id_0 > id_0) begin
        id_1 <= 1;
      end
    endcase
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input wand id_4,
    input uwire id_5,
    output logic id_6
);
  always @(posedge id_1 or posedge (1)) begin
    force id_6 = ~id_3 == id_4;
  end
  module_0(
      id_3, id_6
  );
  always repeat (id_0) id_6 <= 1'b0;
endmodule
