{
  "name": "ostd::arch::iommu::dma_remapping::context_table::ContextEntry::domain_identifier",
  "span": "ostd/src/arch/x86/iommu/dma_remapping/context_table.rs:184:5: 184:49",
  "mir": "fn ostd::arch::iommu::dma_remapping::context_table::ContextEntry::domain_identifier(_1: &arch::iommu::dma_remapping::context_table::ContextEntry) -> u64 {\n    let mut _0: u64;\n    let mut _2: u128;\n    let mut _3: u128;\n    let mut _4: u128;\n    let mut _5: u32;\n    let mut _6: bool;\n    debug self => _1;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = ((*_1).0: u128);\n        _3 = BitAnd(move _4, 309480287454862199079567360_u128);\n        StorageDead(_4);\n        _5 = 72_i32 as u32;\n        _6 = Lt(move _5, 128_u32);\n        assert(move _6, \"attempt to shift right by `{}`, which would overflow\", 72_i32) -> [success: bb1, unwind unreachable];\n    }\n    bb1: {\n        _2 = Shr(move _3, 72_i32);\n        StorageDead(_3);\n        _0 = move _2 as u64;\n        StorageDead(_2);\n        return;\n    }\n}\n"
}