#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May 16 12:41:50 2019
# Process ID: 12140
# Current directory: C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/iporfirio_9_2_2/iporfirio_9_2_2.runs/synth_1
# Command line: vivado.exe -log updown_ctr_behavior.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source updown_ctr_behavior.tcl
# Log file: C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/iporfirio_9_2_2/iporfirio_9_2_2.runs/synth_1/updown_ctr_behavior.vds
# Journal file: C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/iporfirio_9_2_2/iporfirio_9_2_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source updown_ctr_behavior.tcl -notrace
Command: synth_design -top updown_ctr_behavior -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10088 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/updown_ctr_behavior.v:6]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 418.617 ; gain = 112.047
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'updown_ctr_behavior' [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/updown_ctr_behavior.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'clk_5MHz' [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/iporfirio_9_2_2/iporfirio_9_2_2.runs/synth_1/.Xil/Vivado-12140-SET253-14C/realtime/clk_5MHz_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_5MHz' (1#1) [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/iporfirio_9_2_2/iporfirio_9_2_2.runs/synth_1/.Xil/Vivado-12140-SET253-14C/realtime/clk_5MHz_stub.v:5]
WARNING: [Synth 8-350] instance 'U1' of module 'clk_5MHz' requires 3 connections, but only 2 given [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/updown_ctr_behavior.v:20]
INFO: [Synth 8-6155] done synthesizing module 'updown_ctr_behavior' (2#1) [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/updown_ctr_behavior.v:9]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 451.945 ; gain = 145.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 451.945 ; gain = 145.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 451.945 ; gain = 145.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/iporfirio_9_2_2/iporfirio_9_2_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz/clk_5MHz_in_context.xdc] for cell 'U1'
Finished Parsing XDC File [c:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/iporfirio_9_2_2/iporfirio_9_2_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz/clk_5MHz_in_context.xdc] for cell 'U1'
Parsing XDC File [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/updown_ctr_behavior_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/updown_ctr_behavior_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 787.793 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 787.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 787.793 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 787.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 787.793 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 787.793 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/iporfirio_9_2_2/iporfirio_9_2_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz/clk_5MHz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/iporfirio_9_2_2/iporfirio_9_2_2.srcs/sources_1/ip/clk_5MHz/clk_5MHz/clk_5MHz_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for U1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 787.793 ; gain = 481.223
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/updown_ctr_behavior.v:51]
INFO: [Synth 8-5546] ROM "cnt_done_i" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 787.793 ; gain = 481.223
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module updown_ctr_behavior 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "cnt_done_i" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP count_1sec0, operation Mode is: C+1.
DSP Report: operator count_1sec0 is absorbed into DSP count_1sec0.
DSP Report: Generating DSP count0, operation Mode is: C+(A:0x0):B.
DSP Report: operator count0 is absorbed into DSP count0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 787.793 ; gain = 481.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|updown_ctr_behavior | C+1         | -      | -      | 23     | -      | 23     | -    | -    | 0    | -    | -     | 0    | 0    | 
|updown_ctr_behavior | C+(A:0x0):B | 30     | 8      | 48     | -      | 8      | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/updown_ctr_behavior.v:31]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/updown_ctr_behavior.v:49]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'U1/clk_out1' to pin 'U1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 847.484 ; gain = 540.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 848.520 ; gain = 541.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/updown_ctr_behavior.v:49]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[0]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[4]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[5]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[4]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[6]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[5]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[7]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/P[6]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[47]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[46]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[45]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[44]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[43]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[42]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[41]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[40]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[39]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[38]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[37]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[36]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[35]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[34]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[33]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[32]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[31]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[30]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[29]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[28]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[27]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[26]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[25]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[24]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[23]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[22]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[21]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[20]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[19]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[18]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[17]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[16]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[15]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[14]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[13]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[12]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[11]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[10]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[9]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[8]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[7]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[6]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[5]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[4]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[3]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[2]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[1]'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through count0/PCOUT[0]'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/updown_ctr_behavior.v:31]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 858.555 ; gain = 551.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 858.555 ; gain = 551.984
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 858.555 ; gain = 551.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 858.555 ; gain = 551.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 858.555 ; gain = 551.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 858.555 ; gain = 551.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 858.555 ; gain = 551.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_5MHz      |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_5MHz  |     1|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     1|
|5     |LUT2      |    32|
|6     |LUT3      |     1|
|7     |LUT4      |     1|
|8     |LUT5      |     1|
|9     |LUT6      |     3|
|10    |FDCE      |    25|
|11    |IBUF      |     3|
|12    |OBUF      |     8|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    79|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 858.555 ; gain = 551.984
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 63 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 858.555 ; gain = 216.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 858.555 ; gain = 551.984
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 858.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 858.555 ; gain = 563.449
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 858.555 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/SET253-14U.HCCMAIN/Documents/GitHub/ENES247/lab9-StopWatch/lab9_2_2/iporfirio_9_2_2/iporfirio_9_2_2.runs/synth_1/updown_ctr_behavior.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file updown_ctr_behavior_utilization_synth.rpt -pb updown_ctr_behavior_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 16 12:42:25 2019...
