// Seed: 2410639935
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input reg   id_1
);
  assign id_2 = 1'b0;
  assign id_3 = id_1;
  always @(posedge id_0 ? 1 : id_2) begin
    id_3 <= 1'h0;
  end
  logic id_4;
  logic id_5, id_6;
  logic id_7;
  logic id_8;
  logic id_9;
  assign id_8 = 1;
  type_17(
      1, id_8, id_7
  );
  assign id_4 = 1;
endmodule
