<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: SIRegisterInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIRegisterInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIRegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- SIRegisterInfo.h - SI Register Info Interface ----------*- C++ -*--===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief Interface definition for SIRegisterInfo</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_R600_SIREGISTERINFO_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_LIB_TARGET_R600_SIREGISTERINFO_H</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html">   24</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> : <span class="keyword">public</span> <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a> {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <a class="code" href="structllvm_1_1SIRegisterInfo.html#a115ac9ec310fa1ba5cb1b7ea635b6a8e">SIRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st);</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="structllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a78aaacf7e144413dd24d6ba681de79f8">getRegPressureSetLimit</a>(<span class="keywordtype">unsigned</span> Idx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">requiresRegisterScavenging</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">int</span> SPAdj,</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;                           <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;                           <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  /// \brief get the register class of the specified type to use in the</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">  /// CFGStructurizer</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="code" href="structllvm_1_1SIRegisterInfo.html#a07f70d3003a988a239a6b578becbc95b">getCFGStructurizerRegClass</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a15c1a295ddbde837c8cca82c2dcfc47f">getHWRegIndex</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  /// \brief Return the &#39;base&#39; register class for this register.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  /// e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR1 -&gt; SReg_32, etc.</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">getPhysRegClass</a>(<span class="keywordtype">unsigned</span> Reg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">  /// \returns true if this class contains only SGPR registers</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#acb7e8ecd5e11ece2b366b52496e227aa">   49</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#acb7e8ecd5e11ece2b366b52496e227aa">isSGPRClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordflow">if</span> (!RC)</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">return</span> !<a class="code" href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a>(RC);</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  }</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">  /// \returns true if this class ID contains only SGPR registers</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#af7a707d464bae2daa90a4b8ddb441155">   57</a></span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#af7a707d464bae2daa90a4b8ddb441155">isSGPRClassID</a>(<span class="keywordtype">unsigned</span> RCID)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">if</span> (static_cast&lt;int&gt;(RCID) == -1)</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#acb7e8ecd5e11ece2b366b52496e227aa">isSGPRClass</a>(getRegClass(RCID));</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  }</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// \returns true if this class contains VGPR registers.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  /// \returns A VGPR reg class with the same width as \p SRC</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">getEquivalentVGPRClass</a>(</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// \returns The register class that is used for a sub-register of \p RC for</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  /// the given \p SubIdx.  If \p SubIdx equals NoSubRegister, \p RC will</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// be returned.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">getSubRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                                            <span class="keywordtype">unsigned</span> SubIdx) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// \p Channel This is the register channel (e.g. a value from 0-16), not the</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  ///            SubReg index.</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">  /// \returns The sub-register of Reg that is in Channel.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">getPhysRegSubReg</a>(<span class="keywordtype">unsigned</span> Reg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                            <span class="keywordtype">unsigned</span> Channel) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// \returns True if operands defined with this operand type can accept</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// a literal constant (i.e. any 32-bit immediate).</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a99c51b0dc1c950808c39343e36cdab6c">opCanUseLiteralConstant</a>(<span class="keywordtype">unsigned</span> OpType) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  /// \returns True if operands defined with this operand type can accept</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  /// an inline constant. i.e. An integer value in the range (-16, 64) or</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// -4.0f, -2.0f, -1.0f, -0.5f, 0.0f, 0.5f, 1.0f, 2.0f, 4.0f. </span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a3bd2a893a1f0d4aaf7304dbaf635b72c">opCanUseInlineConstant</a>(<span class="keywordtype">unsigned</span> OpType) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">   92</a></span>&#160;  <span class="keyword">enum</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">PreloadedValue</a> {</div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">   93</a></span>&#160;    <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">TGID_X</a>,</div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">   94</a></span>&#160;    <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">TGID_Y</a>,</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">   95</a></span>&#160;    <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">TGID_Z</a>,</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3">   96</a></span>&#160;    <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3">SCRATCH_WAVE_OFFSET</a>,</div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">   97</a></span>&#160;    <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">SCRATCH_PTR</a>,</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69">   98</a></span>&#160;    <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69">INPUT_PTR</a>,</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247">   99</a></span>&#160;    <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247">TIDIG_X</a>,</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a">  100</a></span>&#160;    <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a">TIDIG_Y</a>,</div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0">  101</a></span>&#160;    <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0">TIDIG_Z</a></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  };</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// \brief Returns the physical register that \p Value is stored in.</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">getPreloadedValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                             <span class="keyword">enum</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">PreloadedValue</a> <a class="code" href="classllvm_1_1Value.html">Value</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  /// \brief Give the maximum number of VGPRs that can be used by \p WaveCount</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  ///        concurrent waves.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a0822c92792471bf10e15350f3a094876">getNumVGPRsAllowed</a>(<span class="keywordtype">unsigned</span> WaveCount) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// \brief Give the maximum number of SGPRs that can be used by \p WaveCount</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  ///        concurrent waves.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#ade3a23019db0710ad7732f0715181615">getNumSGPRsAllowed</a>(<span class="keywordtype">unsigned</span> WaveCount) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1SIRegisterInfo.html#a373f26570ddfaa3f8d3dcd835704f345">findUnusedRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordtype">void</span> buildScratchLoadStore(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                             <span class="keywordtype">unsigned</span> LoadStoreOp, <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                             <span class="keywordtype">unsigned</span> ScratchRsrcReg, <span class="keywordtype">unsigned</span> ScratchOffset,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                             int64_t Offset, <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;};</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;} <span class="comment">// End namespace llvm</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247">llvm::SIRegisterInfo::TIDIG_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00099">SIRegisterInfo.h:99</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a78aaacf7e144413dd24d6ba681de79f8"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a78aaacf7e144413dd24d6ba681de79f8">llvm::SIRegisterInfo::getRegPressureSetLimit</a></div><div class="ttdeci">unsigned getRegPressureSetLimit(unsigned Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00053">SIRegisterInfo.cpp:53</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a3bd2a893a1f0d4aaf7304dbaf635b72c"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a3bd2a893a1f0d4aaf7304dbaf635b72c">llvm::SIRegisterInfo::opCanUseInlineConstant</a></div><div class="ttdeci">bool opCanUseInlineConstant(unsigned OpType) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00428">SIRegisterInfo.cpp:428</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a54e4a4ce6cbdb33ffcc22f2679676a42"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">llvm::SIRegisterInfo::getPhysRegSubReg</a></div><div class="ttdeci">unsigned getPhysRegSubReg(unsigned Reg, const TargetRegisterClass *SubRC, unsigned Channel) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00375">SIRegisterInfo.cpp:375</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3">llvm::SIRegisterInfo::SCRATCH_WAVE_OFFSET</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00096">SIRegisterInfo.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00031">RegisterScavenging.h:31</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ade3a23019db0710ad7732f0715181615"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ade3a23019db0710ad7732f0715181615">llvm::SIRegisterInfo::getNumSGPRsAllowed</a></div><div class="ttdeci">unsigned getNumSGPRsAllowed(unsigned WaveCount) const </div><div class="ttdoc">Give the maximum number of SGPRs that can be used by WaveCount concurrent waves. </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00493">SIRegisterInfo.cpp:493</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a115ab05f8cddeb3059603ff085ecab7b"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">llvm::SIRegisterInfo::hasVGPRs</a></div><div class="ttdeci">bool hasVGPRs(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00332">SIRegisterInfo.cpp:332</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_aae11cbd7196aeff4a4b2a12be9835f28"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">llvm::SIRegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00032">SIRegisterInfo.cpp:32</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a07f70d3003a988a239a6b578becbc95b"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a07f70d3003a988a239a6b578becbc95b">llvm::SIRegisterInfo::getCFGStructurizerRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const override</div><div class="ttdoc">get the register class of the specified type to use in the CFGStructurizer </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00296">SIRegisterInfo.cpp:296</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_acb7e8ecd5e11ece2b366b52496e227aa"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#acb7e8ecd5e11ece2b366b52496e227aa">llvm::SIRegisterInfo::isSGPRClass</a></div><div class="ttdeci">bool isSGPRClass(const TargetRegisterClass *RC) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00049">SIRegisterInfo.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a5eafea62423808eaf1bec18900ec929e"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">llvm::SIRegisterInfo::requiresRegisterScavenging</a></div><div class="ttdeci">bool requiresRegisterScavenging(const MachineFunction &amp;Fn) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00081">SIRegisterInfo.cpp:81</a></div></div>
<div class="ttc" id="AMDGPURegisterInfo_8h_html"><div class="ttname"><a href="AMDGPURegisterInfo_8h.html">AMDGPURegisterInfo.h</a></div><div class="ttdoc">TargetRegisterInfo interface that is implemented by all hw codegen targets. </div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a15c1a295ddbde837c8cca82c2dcfc47f"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a15c1a295ddbde837c8cca82c2dcfc47f">llvm::SIRegisterInfo::getHWRegIndex</a></div><div class="ttdeci">unsigned getHWRegIndex(unsigned Reg) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00304">SIRegisterInfo.cpp:304</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">llvm::SIRegisterInfo::TGID_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00095">SIRegisterInfo.h:95</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0">llvm::SIRegisterInfo::TIDIG_Z</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00101">SIRegisterInfo.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00031">AMDGPURegisterInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a0822c92792471bf10e15350f3a094876"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a0822c92792471bf10e15350f3a094876">llvm::SIRegisterInfo::getNumVGPRsAllowed</a></div><div class="ttdeci">unsigned getNumVGPRsAllowed(unsigned WaveCount) const </div><div class="ttdoc">Give the maximum number of VGPRs that can be used by WaveCount concurrent waves. </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00478">SIRegisterInfo.cpp:478</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a82656e7bc60f0666651b1887d9d28c1f"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">llvm::SIRegisterInfo::getPreloadedValue</a></div><div class="ttdeci">unsigned getPreloadedValue(const MachineFunction &amp;MF, enum PreloadedValue Value) const </div><div class="ttdoc">Returns the physical register that Value is stored in. </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00435">SIRegisterInfo.cpp:435</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a115ac9ec310fa1ba5cb1b7ea635b6a8e"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a115ac9ec310fa1ba5cb1b7ea635b6a8e">llvm::SIRegisterInfo::SIRegisterInfo</a></div><div class="ttdeci">SIRegisterInfo(const AMDGPUSubtarget &amp;st)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00028">SIRegisterInfo.cpp:28</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69">llvm::SIRegisterInfo::INPUT_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00098">SIRegisterInfo.h:98</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a373f26570ddfaa3f8d3dcd835704f345"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a373f26570ddfaa3f8d3dcd835704f345">llvm::SIRegisterInfo::findUnusedRegister</a></div><div class="ttdeci">unsigned findUnusedRegister(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC) const </div><div class="ttdoc">Returns a register that is not used at any point in the function. If all registers are used...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00467">SIRegisterInfo.cpp:467</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00024">SIRegisterInfo.h:24</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a0b6ef6ad6f8278143c1665ce34f79da2"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">llvm::SIRegisterInfo::getEquivalentVGPRClass</a></div><div class="ttdeci">const TargetRegisterClass * getEquivalentVGPRClass(const TargetRegisterClass *SRC) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00341">SIRegisterInfo.cpp:341</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">llvm::SIRegisterInfo::TGID_X</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00093">SIRegisterInfo.h:93</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a99c51b0dc1c950808c39343e36cdab6c"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a99c51b0dc1c950808c39343e36cdab6c">llvm::SIRegisterInfo::opCanUseLiteralConstant</a></div><div class="ttdeci">bool opCanUseLiteralConstant(unsigned OpType) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00424">SIRegisterInfo.cpp:424</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">llvm::SIRegisterInfo::SCRATCH_PTR</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00097">SIRegisterInfo.h:97</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_af7a707d464bae2daa90a4b8ddb441155"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#af7a707d464bae2daa90a4b8ddb441155">llvm::SIRegisterInfo::isSGPRClassID</a></div><div class="ttdeci">bool isSGPRClassID(unsigned RCID) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00057">SIRegisterInfo.h:57</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_af20f050ef31d80ad33c98bdbc05ce691"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">llvm::SIRegisterInfo::getSubRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getSubRegClass(const TargetRegisterClass *RC, unsigned SubIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00361">SIRegisterInfo.cpp:361</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00032">MachineRegisterInfo.h:32</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a519c631a1eee03f772cedaecd57241f6"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">llvm::SIRegisterInfo::getPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getPhysRegClass(unsigned Reg) const </div><div class="ttdoc">Return the &#39;base&#39; register class for this register. e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR...</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00308">SIRegisterInfo.cpp:308</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00035">AMDGPUSubtarget.h:35</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">llvm::SIRegisterInfo::PreloadedValue</a></div><div class="ttdeci">PreloadedValue</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00092">SIRegisterInfo.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00068">Value.h:68</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_a45b8d8b2c16c95d360a6ee74d8227b5b"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">llvm::SIRegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l00174">SIRegisterInfo.cpp:174</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">llvm::SIRegisterInfo::TGID_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00094">SIRegisterInfo.h:94</a></div></div>
<div class="ttc" id="structllvm_1_1SIRegisterInfo_html_ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a">llvm::SIRegisterInfo::TIDIG_Y</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00100">SIRegisterInfo.h:100</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:56:10 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
