// Seed: 161220917
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  tri  id_4;
  assign id_3 = id_3;
  always id_1 = id_4 < 1;
  integer id_5 (
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(),
      .id_4(id_2),
      .id_5(1'd0)
  );
endmodule
module module_1 (
    input tri   id_0,
    input uwire id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_4 = 0;
endmodule
