# Component constraints for C:\Users\glen_\OneDrive\Documenten\GitHub\intelliflow\2020-2021\PCB\TestCodesPCB\PSoc_Slave_Codes\UART_Slave.cydsn\TopDesign\TopDesign.cysch
# Project: C:\Users\glen_\OneDrive\Documenten\GitHub\intelliflow\2020-2021\PCB\TestCodesPCB\PSoc_Slave_Codes\UART_Slave.cydsn\UART_Slave.cyprj
# Date: Sun, 03 Jan 2021 17:58:35 GMT
