<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_CS: FDCPE port map (CS,b0,clk,'0','0',buff_in.COMB);
</td></tr><tr><td>
FDCPE_RM0: FDCPE port map (RM(0),RM(1),clk_seq,'0','0','1');
</td></tr><tr><td>
FDCPE_RM1: FDCPE port map (RM(1),RM(2),clk_seq,'0','0','1');
</td></tr><tr><td>
FDCPE_RM2: FDCPE port map (RM(2),RM(3),clk_seq,'0','0','1');
</td></tr><tr><td>
FDCPE_RM3: FDCPE port map (RM(3),RM(4),clk_seq,'0','0','1');
</td></tr><tr><td>
FDCPE_RM4: FDCPE port map (RM(4),RM(5),clk_seq,'0','0','1');
</td></tr><tr><td>
FDCPE_RM5: FDCPE port map (RM(5),RM(6),clk_seq,'0','0','1');
</td></tr><tr><td>
FDCPE_RM6: FDCPE port map (RM(6),RM(7),clk_seq,'0','0','1');
</td></tr><tr><td>
FDCPE_RM7: FDCPE port map (RM(7),buff_in,clk_seq,'0','0','1');
</td></tr><tr><td>
</td></tr><tr><td>
buff_in.COMB <= ((NOT b0)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT CS AND NOT counter(0) AND NOT counter(1) AND NOT counter(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT counter(3) AND counter(4)));FDCPE_buff_in: FDCPE port map (buff_in,sw1,clk_seq,'0','0','1');
</td></tr><tr><td>
FDCPE_clk_seq: FDCPE port map (clk_seq,clk_seq_D,clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;clk_seq_D <= NOT (((NOT b0 AND NOT clk_seq)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT clk_seq AND CS)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (b0 AND NOT CS AND counter(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (b0 AND NOT CS AND NOT counter(1) AND NOT counter(2) AND NOT counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	counter(4))));
</td></tr><tr><td>
FTCPE_counter0: FTCPE port map (counter(0),counter_T(0),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;counter_T(0) <= (NOT CS AND NOT buff_in.COMB);
</td></tr><tr><td>
FTCPE_counter1: FTCPE port map (counter(1),counter_T(1),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;counter_T(1) <= (b0 AND NOT CS AND counter(0));
</td></tr><tr><td>
FTCPE_counter2: FTCPE port map (counter(2),counter_T(2),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;counter_T(2) <= (b0 AND NOT CS AND counter(0) AND counter(1));
</td></tr><tr><td>
FTCPE_counter3: FTCPE port map (counter(3),counter_T(3),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;counter_T(3) <= (b0 AND NOT CS AND counter(0) AND counter(1) AND counter(2));
</td></tr><tr><td>
FTCPE_counter4: FTCPE port map (counter(4),counter_T(4),clk,'0','0','1');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;counter_T(4) <= ((b0 AND NOT CS AND counter(0) AND counter(1) AND counter(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	counter(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (b0 AND NOT CS AND NOT counter(0) AND NOT counter(1) AND NOT counter(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT counter(3) AND counter(4)));
</td></tr><tr><td>
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
