// Seed: 1695147643
module module_0 (
    output wor id_0,
    output wor id_1,
    output tri0 id_2,
    output wand id_3,
    input wand id_4,
    output tri0 id_5,
    input tri0 id_6,
    input wand id_7,
    input supply0 id_8
    , id_14,
    output supply0 id_9,
    input tri id_10,
    output tri0 id_11,
    output supply0 id_12
);
  wire id_15, id_16;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wire id_6,
    output tri1 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    output logic id_11,
    input uwire id_12,
    input uwire id_13,
    input wire id_14,
    input supply1 id_15,
    input wire id_16,
    input wor id_17,
    input wand id_18,
    input supply0 id_19,
    output wand id_20,
    input tri id_21,
    output tri1 id_22,
    output supply1 id_23
);
  always #1 id_22 = 1'h0;
  assign id_22 = id_9;
  assign id_0  = id_13;
  initial id_7 = 1'h0;
  module_0(
      id_7, id_6, id_7, id_6, id_16, id_0, id_18, id_14, id_8, id_20, id_2, id_0, id_22
  );
  tri1 id_25;
  final begin
    id_11 <= 1;
  end
  assign id_7 = id_25;
endmodule
