// Seed: 2760809420
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  assign id_1[1] = 1;
  assign id_2 = id_2;
  wire id_4;
  wor  id_5 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd32,
    parameter id_11 = 32'd96
) (
    input wand id_0,
    output supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wire id_4
);
  assign id_4 = id_3 == 1;
  logic [7:0] id_6;
  assign id_2 = 1;
  wire id_7;
  module_0(
      id_6, id_7
  );
  assign id_2 = 1;
  assign id_6[1] = id_0;
  wire id_8;
  wire id_9;
  defparam id_10.id_11 = 1;
endmodule
