// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module inference_Loop_8_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fcWeight_address0,
        fcWeight_ce0,
        fcWeight_q0,
        W4_0_address0,
        W4_0_ce0,
        W4_0_we0,
        W4_0_d0,
        W4_1_address0,
        W4_1_ce0,
        W4_1_we0,
        W4_1_d0,
        W4_2_address0,
        W4_2_ce0,
        W4_2_we0,
        W4_2_d0,
        W4_3_address0,
        W4_3_ce0,
        W4_3_we0,
        W4_3_d0,
        W4_4_address0,
        W4_4_ce0,
        W4_4_we0,
        W4_4_d0,
        W4_5_address0,
        W4_5_ce0,
        W4_5_we0,
        W4_5_d0,
        W4_6_address0,
        W4_6_ce0,
        W4_6_we0,
        W4_6_d0,
        W4_7_address0,
        W4_7_ce0,
        W4_7_we0,
        W4_7_d0,
        W4_8_address0,
        W4_8_ce0,
        W4_8_we0,
        W4_8_d0,
        W4_9_address0,
        W4_9_ce0,
        W4_9_we0,
        W4_9_d0,
        W4_10_address0,
        W4_10_ce0,
        W4_10_we0,
        W4_10_d0,
        W4_11_address0,
        W4_11_ce0,
        W4_11_we0,
        W4_11_d0,
        W4_12_address0,
        W4_12_ce0,
        W4_12_we0,
        W4_12_d0,
        W4_13_address0,
        W4_13_ce0,
        W4_13_we0,
        W4_13_d0,
        W4_14_address0,
        W4_14_ce0,
        W4_14_we0,
        W4_14_d0,
        W4_15_address0,
        W4_15_ce0,
        W4_15_we0,
        W4_15_d0,
        W4_16_address0,
        W4_16_ce0,
        W4_16_we0,
        W4_16_d0,
        W4_17_address0,
        W4_17_ce0,
        W4_17_we0,
        W4_17_d0,
        W4_18_address0,
        W4_18_ce0,
        W4_18_we0,
        W4_18_d0,
        W4_19_address0,
        W4_19_ce0,
        W4_19_we0,
        W4_19_d0,
        W4_20_address0,
        W4_20_ce0,
        W4_20_we0,
        W4_20_d0,
        W4_21_address0,
        W4_21_ce0,
        W4_21_we0,
        W4_21_d0,
        W4_22_address0,
        W4_22_ce0,
        W4_22_we0,
        W4_22_d0,
        W4_23_address0,
        W4_23_ce0,
        W4_23_we0,
        W4_23_d0,
        W4_24_address0,
        W4_24_ce0,
        W4_24_we0,
        W4_24_d0,
        W4_25_address0,
        W4_25_ce0,
        W4_25_we0,
        W4_25_d0,
        W4_26_address0,
        W4_26_ce0,
        W4_26_we0,
        W4_26_d0,
        W4_27_address0,
        W4_27_ce0,
        W4_27_we0,
        W4_27_d0,
        W4_28_address0,
        W4_28_ce0,
        W4_28_we0,
        W4_28_d0,
        W4_29_address0,
        W4_29_ce0,
        W4_29_we0,
        W4_29_d0,
        W4_30_address0,
        W4_30_ce0,
        W4_30_we0,
        W4_30_d0,
        W4_31_address0,
        W4_31_ce0,
        W4_31_we0,
        W4_31_d0,
        W4_32_address0,
        W4_32_ce0,
        W4_32_we0,
        W4_32_d0,
        W4_33_address0,
        W4_33_ce0,
        W4_33_we0,
        W4_33_d0,
        W4_34_address0,
        W4_34_ce0,
        W4_34_we0,
        W4_34_d0,
        W4_35_address0,
        W4_35_ce0,
        W4_35_we0,
        W4_35_d0,
        W4_36_address0,
        W4_36_ce0,
        W4_36_we0,
        W4_36_d0,
        W4_37_address0,
        W4_37_ce0,
        W4_37_we0,
        W4_37_d0,
        W4_38_address0,
        W4_38_ce0,
        W4_38_we0,
        W4_38_d0,
        W4_39_address0,
        W4_39_ce0,
        W4_39_we0,
        W4_39_d0,
        W4_40_address0,
        W4_40_ce0,
        W4_40_we0,
        W4_40_d0,
        W4_41_address0,
        W4_41_ce0,
        W4_41_we0,
        W4_41_d0,
        W4_42_address0,
        W4_42_ce0,
        W4_42_we0,
        W4_42_d0,
        W4_43_address0,
        W4_43_ce0,
        W4_43_we0,
        W4_43_d0,
        W4_44_address0,
        W4_44_ce0,
        W4_44_we0,
        W4_44_d0,
        W4_45_address0,
        W4_45_ce0,
        W4_45_we0,
        W4_45_d0,
        W4_46_address0,
        W4_46_ce0,
        W4_46_we0,
        W4_46_d0,
        W4_47_address0,
        W4_47_ce0,
        W4_47_we0,
        W4_47_d0,
        W4_48_address0,
        W4_48_ce0,
        W4_48_we0,
        W4_48_d0,
        W4_49_address0,
        W4_49_ce0,
        W4_49_we0,
        W4_49_d0,
        W4_50_address0,
        W4_50_ce0,
        W4_50_we0,
        W4_50_d0,
        W4_51_address0,
        W4_51_ce0,
        W4_51_we0,
        W4_51_d0,
        W4_52_address0,
        W4_52_ce0,
        W4_52_we0,
        W4_52_d0,
        W4_53_address0,
        W4_53_ce0,
        W4_53_we0,
        W4_53_d0,
        W4_54_address0,
        W4_54_ce0,
        W4_54_we0,
        W4_54_d0,
        W4_55_address0,
        W4_55_ce0,
        W4_55_we0,
        W4_55_d0,
        W4_56_address0,
        W4_56_ce0,
        W4_56_we0,
        W4_56_d0,
        W4_57_address0,
        W4_57_ce0,
        W4_57_we0,
        W4_57_d0,
        W4_58_address0,
        W4_58_ce0,
        W4_58_we0,
        W4_58_d0,
        W4_59_address0,
        W4_59_ce0,
        W4_59_we0,
        W4_59_d0,
        W4_60_address0,
        W4_60_ce0,
        W4_60_we0,
        W4_60_d0,
        W4_61_address0,
        W4_61_ce0,
        W4_61_we0,
        W4_61_d0,
        W4_62_address0,
        W4_62_ce0,
        W4_62_we0,
        W4_62_d0,
        W4_63_address0,
        W4_63_ce0,
        W4_63_we0,
        W4_63_d0,
        W4_64_address0,
        W4_64_ce0,
        W4_64_we0,
        W4_64_d0,
        W4_65_address0,
        W4_65_ce0,
        W4_65_we0,
        W4_65_d0,
        W4_66_address0,
        W4_66_ce0,
        W4_66_we0,
        W4_66_d0,
        W4_67_address0,
        W4_67_ce0,
        W4_67_we0,
        W4_67_d0,
        W4_68_address0,
        W4_68_ce0,
        W4_68_we0,
        W4_68_d0,
        W4_69_address0,
        W4_69_ce0,
        W4_69_we0,
        W4_69_d0,
        W4_70_address0,
        W4_70_ce0,
        W4_70_we0,
        W4_70_d0,
        W4_71_address0,
        W4_71_ce0,
        W4_71_we0,
        W4_71_d0,
        W4_72_address0,
        W4_72_ce0,
        W4_72_we0,
        W4_72_d0,
        W4_73_address0,
        W4_73_ce0,
        W4_73_we0,
        W4_73_d0,
        W4_74_address0,
        W4_74_ce0,
        W4_74_we0,
        W4_74_d0,
        W4_75_address0,
        W4_75_ce0,
        W4_75_we0,
        W4_75_d0,
        W4_76_address0,
        W4_76_ce0,
        W4_76_we0,
        W4_76_d0,
        W4_77_address0,
        W4_77_ce0,
        W4_77_we0,
        W4_77_d0,
        W4_78_address0,
        W4_78_ce0,
        W4_78_we0,
        W4_78_d0,
        W4_79_address0,
        W4_79_ce0,
        W4_79_we0,
        W4_79_d0,
        W4_80_address0,
        W4_80_ce0,
        W4_80_we0,
        W4_80_d0,
        W4_81_address0,
        W4_81_ce0,
        W4_81_we0,
        W4_81_d0,
        W4_82_address0,
        W4_82_ce0,
        W4_82_we0,
        W4_82_d0,
        W4_83_address0,
        W4_83_ce0,
        W4_83_we0,
        W4_83_d0,
        W4_84_address0,
        W4_84_ce0,
        W4_84_we0,
        W4_84_d0,
        W4_85_address0,
        W4_85_ce0,
        W4_85_we0,
        W4_85_d0,
        W4_86_address0,
        W4_86_ce0,
        W4_86_we0,
        W4_86_d0,
        W4_87_address0,
        W4_87_ce0,
        W4_87_we0,
        W4_87_d0,
        W4_88_address0,
        W4_88_ce0,
        W4_88_we0,
        W4_88_d0,
        W4_89_address0,
        W4_89_ce0,
        W4_89_we0,
        W4_89_d0,
        W4_90_address0,
        W4_90_ce0,
        W4_90_we0,
        W4_90_d0,
        W4_91_address0,
        W4_91_ce0,
        W4_91_we0,
        W4_91_d0,
        W4_92_address0,
        W4_92_ce0,
        W4_92_we0,
        W4_92_d0,
        W4_93_address0,
        W4_93_ce0,
        W4_93_we0,
        W4_93_d0,
        W4_94_address0,
        W4_94_ce0,
        W4_94_we0,
        W4_94_d0,
        W4_95_address0,
        W4_95_ce0,
        W4_95_we0,
        W4_95_d0,
        W4_96_address0,
        W4_96_ce0,
        W4_96_we0,
        W4_96_d0,
        W4_97_address0,
        W4_97_ce0,
        W4_97_we0,
        W4_97_d0,
        W4_98_address0,
        W4_98_ce0,
        W4_98_we0,
        W4_98_d0,
        W4_99_address0,
        W4_99_ce0,
        W4_99_we0,
        W4_99_d0,
        W4_100_address0,
        W4_100_ce0,
        W4_100_we0,
        W4_100_d0,
        W4_101_address0,
        W4_101_ce0,
        W4_101_we0,
        W4_101_d0,
        W4_102_address0,
        W4_102_ce0,
        W4_102_we0,
        W4_102_d0,
        W4_103_address0,
        W4_103_ce0,
        W4_103_we0,
        W4_103_d0,
        W4_104_address0,
        W4_104_ce0,
        W4_104_we0,
        W4_104_d0,
        W4_105_address0,
        W4_105_ce0,
        W4_105_we0,
        W4_105_d0,
        W4_106_address0,
        W4_106_ce0,
        W4_106_we0,
        W4_106_d0,
        W4_107_address0,
        W4_107_ce0,
        W4_107_we0,
        W4_107_d0,
        W4_108_address0,
        W4_108_ce0,
        W4_108_we0,
        W4_108_d0,
        W4_109_address0,
        W4_109_ce0,
        W4_109_we0,
        W4_109_d0,
        W4_110_address0,
        W4_110_ce0,
        W4_110_we0,
        W4_110_d0,
        W4_111_address0,
        W4_111_ce0,
        W4_111_we0,
        W4_111_d0,
        W4_112_address0,
        W4_112_ce0,
        W4_112_we0,
        W4_112_d0,
        W4_113_address0,
        W4_113_ce0,
        W4_113_we0,
        W4_113_d0,
        W4_114_address0,
        W4_114_ce0,
        W4_114_we0,
        W4_114_d0,
        W4_115_address0,
        W4_115_ce0,
        W4_115_we0,
        W4_115_d0,
        W4_116_address0,
        W4_116_ce0,
        W4_116_we0,
        W4_116_d0,
        W4_117_address0,
        W4_117_ce0,
        W4_117_we0,
        W4_117_d0,
        W4_118_address0,
        W4_118_ce0,
        W4_118_we0,
        W4_118_d0,
        W4_119_address0,
        W4_119_ce0,
        W4_119_we0,
        W4_119_d0
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 3'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 3'b10;
parameter    ap_ST_st5_fsm_2 = 3'b100;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_true = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv7_0 = 7'b0000000;
parameter    ap_const_lv7_76 = 7'b1110110;
parameter    ap_const_lv7_75 = 7'b1110101;
parameter    ap_const_lv7_74 = 7'b1110100;
parameter    ap_const_lv7_73 = 7'b1110011;
parameter    ap_const_lv7_72 = 7'b1110010;
parameter    ap_const_lv7_71 = 7'b1110001;
parameter    ap_const_lv7_70 = 7'b1110000;
parameter    ap_const_lv7_6F = 7'b1101111;
parameter    ap_const_lv7_6E = 7'b1101110;
parameter    ap_const_lv7_6D = 7'b1101101;
parameter    ap_const_lv7_6C = 7'b1101100;
parameter    ap_const_lv7_6B = 7'b1101011;
parameter    ap_const_lv7_6A = 7'b1101010;
parameter    ap_const_lv7_69 = 7'b1101001;
parameter    ap_const_lv7_68 = 7'b1101000;
parameter    ap_const_lv7_67 = 7'b1100111;
parameter    ap_const_lv7_66 = 7'b1100110;
parameter    ap_const_lv7_65 = 7'b1100101;
parameter    ap_const_lv7_64 = 7'b1100100;
parameter    ap_const_lv7_63 = 7'b1100011;
parameter    ap_const_lv7_62 = 7'b1100010;
parameter    ap_const_lv7_61 = 7'b1100001;
parameter    ap_const_lv7_60 = 7'b1100000;
parameter    ap_const_lv7_5F = 7'b1011111;
parameter    ap_const_lv7_5E = 7'b1011110;
parameter    ap_const_lv7_5D = 7'b1011101;
parameter    ap_const_lv7_5C = 7'b1011100;
parameter    ap_const_lv7_5B = 7'b1011011;
parameter    ap_const_lv7_5A = 7'b1011010;
parameter    ap_const_lv7_59 = 7'b1011001;
parameter    ap_const_lv7_58 = 7'b1011000;
parameter    ap_const_lv7_57 = 7'b1010111;
parameter    ap_const_lv7_56 = 7'b1010110;
parameter    ap_const_lv7_55 = 7'b1010101;
parameter    ap_const_lv7_54 = 7'b1010100;
parameter    ap_const_lv7_53 = 7'b1010011;
parameter    ap_const_lv7_52 = 7'b1010010;
parameter    ap_const_lv7_51 = 7'b1010001;
parameter    ap_const_lv7_50 = 7'b1010000;
parameter    ap_const_lv7_4F = 7'b1001111;
parameter    ap_const_lv7_4E = 7'b1001110;
parameter    ap_const_lv7_4D = 7'b1001101;
parameter    ap_const_lv7_4C = 7'b1001100;
parameter    ap_const_lv7_4B = 7'b1001011;
parameter    ap_const_lv7_4A = 7'b1001010;
parameter    ap_const_lv7_49 = 7'b1001001;
parameter    ap_const_lv7_48 = 7'b1001000;
parameter    ap_const_lv7_47 = 7'b1000111;
parameter    ap_const_lv7_46 = 7'b1000110;
parameter    ap_const_lv7_45 = 7'b1000101;
parameter    ap_const_lv7_44 = 7'b1000100;
parameter    ap_const_lv7_43 = 7'b1000011;
parameter    ap_const_lv7_42 = 7'b1000010;
parameter    ap_const_lv7_41 = 7'b1000001;
parameter    ap_const_lv7_40 = 7'b1000000;
parameter    ap_const_lv7_3F = 7'b111111;
parameter    ap_const_lv7_3E = 7'b111110;
parameter    ap_const_lv7_3D = 7'b111101;
parameter    ap_const_lv7_3C = 7'b111100;
parameter    ap_const_lv7_3B = 7'b111011;
parameter    ap_const_lv7_3A = 7'b111010;
parameter    ap_const_lv7_39 = 7'b111001;
parameter    ap_const_lv7_38 = 7'b111000;
parameter    ap_const_lv7_37 = 7'b110111;
parameter    ap_const_lv7_36 = 7'b110110;
parameter    ap_const_lv7_35 = 7'b110101;
parameter    ap_const_lv7_34 = 7'b110100;
parameter    ap_const_lv7_33 = 7'b110011;
parameter    ap_const_lv7_32 = 7'b110010;
parameter    ap_const_lv7_31 = 7'b110001;
parameter    ap_const_lv7_30 = 7'b110000;
parameter    ap_const_lv7_2F = 7'b101111;
parameter    ap_const_lv7_2E = 7'b101110;
parameter    ap_const_lv7_2D = 7'b101101;
parameter    ap_const_lv7_2C = 7'b101100;
parameter    ap_const_lv7_2B = 7'b101011;
parameter    ap_const_lv7_2A = 7'b101010;
parameter    ap_const_lv7_29 = 7'b101001;
parameter    ap_const_lv7_28 = 7'b101000;
parameter    ap_const_lv7_27 = 7'b100111;
parameter    ap_const_lv7_26 = 7'b100110;
parameter    ap_const_lv7_25 = 7'b100101;
parameter    ap_const_lv7_24 = 7'b100100;
parameter    ap_const_lv7_23 = 7'b100011;
parameter    ap_const_lv7_22 = 7'b100010;
parameter    ap_const_lv7_21 = 7'b100001;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv7_1F = 7'b11111;
parameter    ap_const_lv7_1E = 7'b11110;
parameter    ap_const_lv7_1D = 7'b11101;
parameter    ap_const_lv7_1C = 7'b11100;
parameter    ap_const_lv7_1B = 7'b11011;
parameter    ap_const_lv7_1A = 7'b11010;
parameter    ap_const_lv7_19 = 7'b11001;
parameter    ap_const_lv7_18 = 7'b11000;
parameter    ap_const_lv7_17 = 7'b10111;
parameter    ap_const_lv7_16 = 7'b10110;
parameter    ap_const_lv7_15 = 7'b10101;
parameter    ap_const_lv7_14 = 7'b10100;
parameter    ap_const_lv7_13 = 7'b10011;
parameter    ap_const_lv7_12 = 7'b10010;
parameter    ap_const_lv7_11 = 7'b10001;
parameter    ap_const_lv7_10 = 7'b10000;
parameter    ap_const_lv7_F = 7'b1111;
parameter    ap_const_lv7_E = 7'b1110;
parameter    ap_const_lv7_D = 7'b1101;
parameter    ap_const_lv7_C = 7'b1100;
parameter    ap_const_lv7_B = 7'b1011;
parameter    ap_const_lv7_A = 7'b1010;
parameter    ap_const_lv7_9 = 7'b1001;
parameter    ap_const_lv7_8 = 7'b1000;
parameter    ap_const_lv7_7 = 7'b111;
parameter    ap_const_lv7_6 = 7'b110;
parameter    ap_const_lv7_5 = 7'b101;
parameter    ap_const_lv7_4 = 7'b100;
parameter    ap_const_lv7_3 = 7'b11;
parameter    ap_const_lv7_2 = 7'b10;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv14_2760 = 14'b10011101100000;
parameter    ap_const_lv14_1 = 14'b1;
parameter    ap_const_lv14_54 = 14'b1010100;
parameter    ap_const_lv32_2 = 32'b10;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [13:0] fcWeight_address0;
output   fcWeight_ce0;
input  [31:0] fcWeight_q0;
output  [6:0] W4_0_address0;
output   W4_0_ce0;
output   W4_0_we0;
output  [31:0] W4_0_d0;
output  [6:0] W4_1_address0;
output   W4_1_ce0;
output   W4_1_we0;
output  [31:0] W4_1_d0;
output  [6:0] W4_2_address0;
output   W4_2_ce0;
output   W4_2_we0;
output  [31:0] W4_2_d0;
output  [6:0] W4_3_address0;
output   W4_3_ce0;
output   W4_3_we0;
output  [31:0] W4_3_d0;
output  [6:0] W4_4_address0;
output   W4_4_ce0;
output   W4_4_we0;
output  [31:0] W4_4_d0;
output  [6:0] W4_5_address0;
output   W4_5_ce0;
output   W4_5_we0;
output  [31:0] W4_5_d0;
output  [6:0] W4_6_address0;
output   W4_6_ce0;
output   W4_6_we0;
output  [31:0] W4_6_d0;
output  [6:0] W4_7_address0;
output   W4_7_ce0;
output   W4_7_we0;
output  [31:0] W4_7_d0;
output  [6:0] W4_8_address0;
output   W4_8_ce0;
output   W4_8_we0;
output  [31:0] W4_8_d0;
output  [6:0] W4_9_address0;
output   W4_9_ce0;
output   W4_9_we0;
output  [31:0] W4_9_d0;
output  [6:0] W4_10_address0;
output   W4_10_ce0;
output   W4_10_we0;
output  [31:0] W4_10_d0;
output  [6:0] W4_11_address0;
output   W4_11_ce0;
output   W4_11_we0;
output  [31:0] W4_11_d0;
output  [6:0] W4_12_address0;
output   W4_12_ce0;
output   W4_12_we0;
output  [31:0] W4_12_d0;
output  [6:0] W4_13_address0;
output   W4_13_ce0;
output   W4_13_we0;
output  [31:0] W4_13_d0;
output  [6:0] W4_14_address0;
output   W4_14_ce0;
output   W4_14_we0;
output  [31:0] W4_14_d0;
output  [6:0] W4_15_address0;
output   W4_15_ce0;
output   W4_15_we0;
output  [31:0] W4_15_d0;
output  [6:0] W4_16_address0;
output   W4_16_ce0;
output   W4_16_we0;
output  [31:0] W4_16_d0;
output  [6:0] W4_17_address0;
output   W4_17_ce0;
output   W4_17_we0;
output  [31:0] W4_17_d0;
output  [6:0] W4_18_address0;
output   W4_18_ce0;
output   W4_18_we0;
output  [31:0] W4_18_d0;
output  [6:0] W4_19_address0;
output   W4_19_ce0;
output   W4_19_we0;
output  [31:0] W4_19_d0;
output  [6:0] W4_20_address0;
output   W4_20_ce0;
output   W4_20_we0;
output  [31:0] W4_20_d0;
output  [6:0] W4_21_address0;
output   W4_21_ce0;
output   W4_21_we0;
output  [31:0] W4_21_d0;
output  [6:0] W4_22_address0;
output   W4_22_ce0;
output   W4_22_we0;
output  [31:0] W4_22_d0;
output  [6:0] W4_23_address0;
output   W4_23_ce0;
output   W4_23_we0;
output  [31:0] W4_23_d0;
output  [6:0] W4_24_address0;
output   W4_24_ce0;
output   W4_24_we0;
output  [31:0] W4_24_d0;
output  [6:0] W4_25_address0;
output   W4_25_ce0;
output   W4_25_we0;
output  [31:0] W4_25_d0;
output  [6:0] W4_26_address0;
output   W4_26_ce0;
output   W4_26_we0;
output  [31:0] W4_26_d0;
output  [6:0] W4_27_address0;
output   W4_27_ce0;
output   W4_27_we0;
output  [31:0] W4_27_d0;
output  [6:0] W4_28_address0;
output   W4_28_ce0;
output   W4_28_we0;
output  [31:0] W4_28_d0;
output  [6:0] W4_29_address0;
output   W4_29_ce0;
output   W4_29_we0;
output  [31:0] W4_29_d0;
output  [6:0] W4_30_address0;
output   W4_30_ce0;
output   W4_30_we0;
output  [31:0] W4_30_d0;
output  [6:0] W4_31_address0;
output   W4_31_ce0;
output   W4_31_we0;
output  [31:0] W4_31_d0;
output  [6:0] W4_32_address0;
output   W4_32_ce0;
output   W4_32_we0;
output  [31:0] W4_32_d0;
output  [6:0] W4_33_address0;
output   W4_33_ce0;
output   W4_33_we0;
output  [31:0] W4_33_d0;
output  [6:0] W4_34_address0;
output   W4_34_ce0;
output   W4_34_we0;
output  [31:0] W4_34_d0;
output  [6:0] W4_35_address0;
output   W4_35_ce0;
output   W4_35_we0;
output  [31:0] W4_35_d0;
output  [6:0] W4_36_address0;
output   W4_36_ce0;
output   W4_36_we0;
output  [31:0] W4_36_d0;
output  [6:0] W4_37_address0;
output   W4_37_ce0;
output   W4_37_we0;
output  [31:0] W4_37_d0;
output  [6:0] W4_38_address0;
output   W4_38_ce0;
output   W4_38_we0;
output  [31:0] W4_38_d0;
output  [6:0] W4_39_address0;
output   W4_39_ce0;
output   W4_39_we0;
output  [31:0] W4_39_d0;
output  [6:0] W4_40_address0;
output   W4_40_ce0;
output   W4_40_we0;
output  [31:0] W4_40_d0;
output  [6:0] W4_41_address0;
output   W4_41_ce0;
output   W4_41_we0;
output  [31:0] W4_41_d0;
output  [6:0] W4_42_address0;
output   W4_42_ce0;
output   W4_42_we0;
output  [31:0] W4_42_d0;
output  [6:0] W4_43_address0;
output   W4_43_ce0;
output   W4_43_we0;
output  [31:0] W4_43_d0;
output  [6:0] W4_44_address0;
output   W4_44_ce0;
output   W4_44_we0;
output  [31:0] W4_44_d0;
output  [6:0] W4_45_address0;
output   W4_45_ce0;
output   W4_45_we0;
output  [31:0] W4_45_d0;
output  [6:0] W4_46_address0;
output   W4_46_ce0;
output   W4_46_we0;
output  [31:0] W4_46_d0;
output  [6:0] W4_47_address0;
output   W4_47_ce0;
output   W4_47_we0;
output  [31:0] W4_47_d0;
output  [6:0] W4_48_address0;
output   W4_48_ce0;
output   W4_48_we0;
output  [31:0] W4_48_d0;
output  [6:0] W4_49_address0;
output   W4_49_ce0;
output   W4_49_we0;
output  [31:0] W4_49_d0;
output  [6:0] W4_50_address0;
output   W4_50_ce0;
output   W4_50_we0;
output  [31:0] W4_50_d0;
output  [6:0] W4_51_address0;
output   W4_51_ce0;
output   W4_51_we0;
output  [31:0] W4_51_d0;
output  [6:0] W4_52_address0;
output   W4_52_ce0;
output   W4_52_we0;
output  [31:0] W4_52_d0;
output  [6:0] W4_53_address0;
output   W4_53_ce0;
output   W4_53_we0;
output  [31:0] W4_53_d0;
output  [6:0] W4_54_address0;
output   W4_54_ce0;
output   W4_54_we0;
output  [31:0] W4_54_d0;
output  [6:0] W4_55_address0;
output   W4_55_ce0;
output   W4_55_we0;
output  [31:0] W4_55_d0;
output  [6:0] W4_56_address0;
output   W4_56_ce0;
output   W4_56_we0;
output  [31:0] W4_56_d0;
output  [6:0] W4_57_address0;
output   W4_57_ce0;
output   W4_57_we0;
output  [31:0] W4_57_d0;
output  [6:0] W4_58_address0;
output   W4_58_ce0;
output   W4_58_we0;
output  [31:0] W4_58_d0;
output  [6:0] W4_59_address0;
output   W4_59_ce0;
output   W4_59_we0;
output  [31:0] W4_59_d0;
output  [6:0] W4_60_address0;
output   W4_60_ce0;
output   W4_60_we0;
output  [31:0] W4_60_d0;
output  [6:0] W4_61_address0;
output   W4_61_ce0;
output   W4_61_we0;
output  [31:0] W4_61_d0;
output  [6:0] W4_62_address0;
output   W4_62_ce0;
output   W4_62_we0;
output  [31:0] W4_62_d0;
output  [6:0] W4_63_address0;
output   W4_63_ce0;
output   W4_63_we0;
output  [31:0] W4_63_d0;
output  [6:0] W4_64_address0;
output   W4_64_ce0;
output   W4_64_we0;
output  [31:0] W4_64_d0;
output  [6:0] W4_65_address0;
output   W4_65_ce0;
output   W4_65_we0;
output  [31:0] W4_65_d0;
output  [6:0] W4_66_address0;
output   W4_66_ce0;
output   W4_66_we0;
output  [31:0] W4_66_d0;
output  [6:0] W4_67_address0;
output   W4_67_ce0;
output   W4_67_we0;
output  [31:0] W4_67_d0;
output  [6:0] W4_68_address0;
output   W4_68_ce0;
output   W4_68_we0;
output  [31:0] W4_68_d0;
output  [6:0] W4_69_address0;
output   W4_69_ce0;
output   W4_69_we0;
output  [31:0] W4_69_d0;
output  [6:0] W4_70_address0;
output   W4_70_ce0;
output   W4_70_we0;
output  [31:0] W4_70_d0;
output  [6:0] W4_71_address0;
output   W4_71_ce0;
output   W4_71_we0;
output  [31:0] W4_71_d0;
output  [6:0] W4_72_address0;
output   W4_72_ce0;
output   W4_72_we0;
output  [31:0] W4_72_d0;
output  [6:0] W4_73_address0;
output   W4_73_ce0;
output   W4_73_we0;
output  [31:0] W4_73_d0;
output  [6:0] W4_74_address0;
output   W4_74_ce0;
output   W4_74_we0;
output  [31:0] W4_74_d0;
output  [6:0] W4_75_address0;
output   W4_75_ce0;
output   W4_75_we0;
output  [31:0] W4_75_d0;
output  [6:0] W4_76_address0;
output   W4_76_ce0;
output   W4_76_we0;
output  [31:0] W4_76_d0;
output  [6:0] W4_77_address0;
output   W4_77_ce0;
output   W4_77_we0;
output  [31:0] W4_77_d0;
output  [6:0] W4_78_address0;
output   W4_78_ce0;
output   W4_78_we0;
output  [31:0] W4_78_d0;
output  [6:0] W4_79_address0;
output   W4_79_ce0;
output   W4_79_we0;
output  [31:0] W4_79_d0;
output  [6:0] W4_80_address0;
output   W4_80_ce0;
output   W4_80_we0;
output  [31:0] W4_80_d0;
output  [6:0] W4_81_address0;
output   W4_81_ce0;
output   W4_81_we0;
output  [31:0] W4_81_d0;
output  [6:0] W4_82_address0;
output   W4_82_ce0;
output   W4_82_we0;
output  [31:0] W4_82_d0;
output  [6:0] W4_83_address0;
output   W4_83_ce0;
output   W4_83_we0;
output  [31:0] W4_83_d0;
output  [6:0] W4_84_address0;
output   W4_84_ce0;
output   W4_84_we0;
output  [31:0] W4_84_d0;
output  [6:0] W4_85_address0;
output   W4_85_ce0;
output   W4_85_we0;
output  [31:0] W4_85_d0;
output  [6:0] W4_86_address0;
output   W4_86_ce0;
output   W4_86_we0;
output  [31:0] W4_86_d0;
output  [6:0] W4_87_address0;
output   W4_87_ce0;
output   W4_87_we0;
output  [31:0] W4_87_d0;
output  [6:0] W4_88_address0;
output   W4_88_ce0;
output   W4_88_we0;
output  [31:0] W4_88_d0;
output  [6:0] W4_89_address0;
output   W4_89_ce0;
output   W4_89_we0;
output  [31:0] W4_89_d0;
output  [6:0] W4_90_address0;
output   W4_90_ce0;
output   W4_90_we0;
output  [31:0] W4_90_d0;
output  [6:0] W4_91_address0;
output   W4_91_ce0;
output   W4_91_we0;
output  [31:0] W4_91_d0;
output  [6:0] W4_92_address0;
output   W4_92_ce0;
output   W4_92_we0;
output  [31:0] W4_92_d0;
output  [6:0] W4_93_address0;
output   W4_93_ce0;
output   W4_93_we0;
output  [31:0] W4_93_d0;
output  [6:0] W4_94_address0;
output   W4_94_ce0;
output   W4_94_we0;
output  [31:0] W4_94_d0;
output  [6:0] W4_95_address0;
output   W4_95_ce0;
output   W4_95_we0;
output  [31:0] W4_95_d0;
output  [6:0] W4_96_address0;
output   W4_96_ce0;
output   W4_96_we0;
output  [31:0] W4_96_d0;
output  [6:0] W4_97_address0;
output   W4_97_ce0;
output   W4_97_we0;
output  [31:0] W4_97_d0;
output  [6:0] W4_98_address0;
output   W4_98_ce0;
output   W4_98_we0;
output  [31:0] W4_98_d0;
output  [6:0] W4_99_address0;
output   W4_99_ce0;
output   W4_99_we0;
output  [31:0] W4_99_d0;
output  [6:0] W4_100_address0;
output   W4_100_ce0;
output   W4_100_we0;
output  [31:0] W4_100_d0;
output  [6:0] W4_101_address0;
output   W4_101_ce0;
output   W4_101_we0;
output  [31:0] W4_101_d0;
output  [6:0] W4_102_address0;
output   W4_102_ce0;
output   W4_102_we0;
output  [31:0] W4_102_d0;
output  [6:0] W4_103_address0;
output   W4_103_ce0;
output   W4_103_we0;
output  [31:0] W4_103_d0;
output  [6:0] W4_104_address0;
output   W4_104_ce0;
output   W4_104_we0;
output  [31:0] W4_104_d0;
output  [6:0] W4_105_address0;
output   W4_105_ce0;
output   W4_105_we0;
output  [31:0] W4_105_d0;
output  [6:0] W4_106_address0;
output   W4_106_ce0;
output   W4_106_we0;
output  [31:0] W4_106_d0;
output  [6:0] W4_107_address0;
output   W4_107_ce0;
output   W4_107_we0;
output  [31:0] W4_107_d0;
output  [6:0] W4_108_address0;
output   W4_108_ce0;
output   W4_108_we0;
output  [31:0] W4_108_d0;
output  [6:0] W4_109_address0;
output   W4_109_ce0;
output   W4_109_we0;
output  [31:0] W4_109_d0;
output  [6:0] W4_110_address0;
output   W4_110_ce0;
output   W4_110_we0;
output  [31:0] W4_110_d0;
output  [6:0] W4_111_address0;
output   W4_111_ce0;
output   W4_111_we0;
output  [31:0] W4_111_d0;
output  [6:0] W4_112_address0;
output   W4_112_ce0;
output   W4_112_we0;
output  [31:0] W4_112_d0;
output  [6:0] W4_113_address0;
output   W4_113_ce0;
output   W4_113_we0;
output  [31:0] W4_113_d0;
output  [6:0] W4_114_address0;
output   W4_114_ce0;
output   W4_114_we0;
output  [31:0] W4_114_d0;
output  [6:0] W4_115_address0;
output   W4_115_ce0;
output   W4_115_we0;
output  [31:0] W4_115_d0;
output  [6:0] W4_116_address0;
output   W4_116_ce0;
output   W4_116_we0;
output  [31:0] W4_116_d0;
output  [6:0] W4_117_address0;
output   W4_117_ce0;
output   W4_117_we0;
output  [31:0] W4_117_d0;
output  [6:0] W4_118_address0;
output   W4_118_ce0;
output   W4_118_we0;
output  [31:0] W4_118_d0;
output  [6:0] W4_119_address0;
output   W4_119_ce0;
output   W4_119_we0;
output  [31:0] W4_119_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fcWeight_ce0;
reg W4_0_ce0;
reg W4_0_we0;
reg W4_1_ce0;
reg W4_1_we0;
reg W4_2_ce0;
reg W4_2_we0;
reg W4_3_ce0;
reg W4_3_we0;
reg W4_4_ce0;
reg W4_4_we0;
reg W4_5_ce0;
reg W4_5_we0;
reg W4_6_ce0;
reg W4_6_we0;
reg W4_7_ce0;
reg W4_7_we0;
reg W4_8_ce0;
reg W4_8_we0;
reg W4_9_ce0;
reg W4_9_we0;
reg W4_10_ce0;
reg W4_10_we0;
reg W4_11_ce0;
reg W4_11_we0;
reg W4_12_ce0;
reg W4_12_we0;
reg W4_13_ce0;
reg W4_13_we0;
reg W4_14_ce0;
reg W4_14_we0;
reg W4_15_ce0;
reg W4_15_we0;
reg W4_16_ce0;
reg W4_16_we0;
reg W4_17_ce0;
reg W4_17_we0;
reg W4_18_ce0;
reg W4_18_we0;
reg W4_19_ce0;
reg W4_19_we0;
reg W4_20_ce0;
reg W4_20_we0;
reg W4_21_ce0;
reg W4_21_we0;
reg W4_22_ce0;
reg W4_22_we0;
reg W4_23_ce0;
reg W4_23_we0;
reg W4_24_ce0;
reg W4_24_we0;
reg W4_25_ce0;
reg W4_25_we0;
reg W4_26_ce0;
reg W4_26_we0;
reg W4_27_ce0;
reg W4_27_we0;
reg W4_28_ce0;
reg W4_28_we0;
reg W4_29_ce0;
reg W4_29_we0;
reg W4_30_ce0;
reg W4_30_we0;
reg W4_31_ce0;
reg W4_31_we0;
reg W4_32_ce0;
reg W4_32_we0;
reg W4_33_ce0;
reg W4_33_we0;
reg W4_34_ce0;
reg W4_34_we0;
reg W4_35_ce0;
reg W4_35_we0;
reg W4_36_ce0;
reg W4_36_we0;
reg W4_37_ce0;
reg W4_37_we0;
reg W4_38_ce0;
reg W4_38_we0;
reg W4_39_ce0;
reg W4_39_we0;
reg W4_40_ce0;
reg W4_40_we0;
reg W4_41_ce0;
reg W4_41_we0;
reg W4_42_ce0;
reg W4_42_we0;
reg W4_43_ce0;
reg W4_43_we0;
reg W4_44_ce0;
reg W4_44_we0;
reg W4_45_ce0;
reg W4_45_we0;
reg W4_46_ce0;
reg W4_46_we0;
reg W4_47_ce0;
reg W4_47_we0;
reg W4_48_ce0;
reg W4_48_we0;
reg W4_49_ce0;
reg W4_49_we0;
reg W4_50_ce0;
reg W4_50_we0;
reg W4_51_ce0;
reg W4_51_we0;
reg W4_52_ce0;
reg W4_52_we0;
reg W4_53_ce0;
reg W4_53_we0;
reg W4_54_ce0;
reg W4_54_we0;
reg W4_55_ce0;
reg W4_55_we0;
reg W4_56_ce0;
reg W4_56_we0;
reg W4_57_ce0;
reg W4_57_we0;
reg W4_58_ce0;
reg W4_58_we0;
reg W4_59_ce0;
reg W4_59_we0;
reg W4_60_ce0;
reg W4_60_we0;
reg W4_61_ce0;
reg W4_61_we0;
reg W4_62_ce0;
reg W4_62_we0;
reg W4_63_ce0;
reg W4_63_we0;
reg W4_64_ce0;
reg W4_64_we0;
reg W4_65_ce0;
reg W4_65_we0;
reg W4_66_ce0;
reg W4_66_we0;
reg W4_67_ce0;
reg W4_67_we0;
reg W4_68_ce0;
reg W4_68_we0;
reg W4_69_ce0;
reg W4_69_we0;
reg W4_70_ce0;
reg W4_70_we0;
reg W4_71_ce0;
reg W4_71_we0;
reg W4_72_ce0;
reg W4_72_we0;
reg W4_73_ce0;
reg W4_73_we0;
reg W4_74_ce0;
reg W4_74_we0;
reg W4_75_ce0;
reg W4_75_we0;
reg W4_76_ce0;
reg W4_76_we0;
reg W4_77_ce0;
reg W4_77_we0;
reg W4_78_ce0;
reg W4_78_we0;
reg W4_79_ce0;
reg W4_79_we0;
reg W4_80_ce0;
reg W4_80_we0;
reg W4_81_ce0;
reg W4_81_we0;
reg W4_82_ce0;
reg W4_82_we0;
reg W4_83_ce0;
reg W4_83_we0;
reg W4_84_ce0;
reg W4_84_we0;
reg W4_85_ce0;
reg W4_85_we0;
reg W4_86_ce0;
reg W4_86_we0;
reg W4_87_ce0;
reg W4_87_we0;
reg W4_88_ce0;
reg W4_88_we0;
reg W4_89_ce0;
reg W4_89_we0;
reg W4_90_ce0;
reg W4_90_we0;
reg W4_91_ce0;
reg W4_91_we0;
reg W4_92_ce0;
reg W4_92_we0;
reg W4_93_ce0;
reg W4_93_we0;
reg W4_94_ce0;
reg W4_94_we0;
reg W4_95_ce0;
reg W4_95_we0;
reg W4_96_ce0;
reg W4_96_we0;
reg W4_97_ce0;
reg W4_97_we0;
reg W4_98_ce0;
reg W4_98_we0;
reg W4_99_ce0;
reg W4_99_we0;
reg W4_100_ce0;
reg W4_100_we0;
reg W4_101_ce0;
reg W4_101_we0;
reg W4_102_ce0;
reg W4_102_we0;
reg W4_103_ce0;
reg W4_103_we0;
reg W4_104_ce0;
reg W4_104_we0;
reg W4_105_ce0;
reg W4_105_we0;
reg W4_106_ce0;
reg W4_106_we0;
reg W4_107_ce0;
reg W4_107_we0;
reg W4_108_ce0;
reg W4_108_we0;
reg W4_109_ce0;
reg W4_109_we0;
reg W4_110_ce0;
reg W4_110_we0;
reg W4_111_ce0;
reg W4_111_we0;
reg W4_112_ce0;
reg W4_112_we0;
reg W4_113_ce0;
reg W4_113_we0;
reg W4_114_ce0;
reg W4_114_we0;
reg W4_115_ce0;
reg W4_115_we0;
reg W4_116_ce0;
reg W4_116_we0;
reg W4_117_ce0;
reg W4_117_we0;
reg W4_118_ce0;
reg W4_118_we0;
reg W4_119_ce0;
reg W4_119_we0;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm = 3'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_22;
reg   [13:0] indvar_flatten_reg_2090;
reg   [6:0] i8_reg_2101;
reg   [6:0] j8_reg_2112;
wire   [0:0] exitcond_flatten_fu_2123_p2;
reg   [0:0] exitcond_flatten_reg_2315;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_887;
reg    ap_reg_ppiten_pp0_it0 = 1'b0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
wire   [13:0] indvar_flatten_next_fu_2129_p2;
wire   [6:0] j8_mid2_fu_2147_p3;
reg   [6:0] j8_mid2_reg_2324;
reg   [6:0] ap_reg_ppstg_j8_mid2_reg_2324_pp0_it1;
wire   [6:0] i8_mid2_fu_2155_p3;
reg   [6:0] i8_mid2_reg_2330;
reg   [6:0] ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1;
wire   [6:0] j_fu_2163_p2;
reg    ap_sig_bdd_921;
reg   [6:0] i8_phi_fu_2105_p4;
wire   [63:0] tmp_752_cast_fu_2187_p1;
wire   [63:0] tmp_15_fu_2192_p1;
wire   [0:0] exitcond_fu_2141_p2;
wire   [6:0] i_fu_2135_p2;
wire   [6:0] tmp_fu_2172_p0;
wire   [13:0] tmp_fu_2172_p2;
wire   [13:0] tmp_15_cast_fu_2178_p1;
wire   [13:0] tmp_s_fu_2181_p2;
reg    ap_sig_cseq_ST_st5_fsm_2;
reg    ap_sig_bdd_1823;
reg   [2:0] ap_NS_fsm;
wire   [13:0] tmp_fu_2172_p00;




always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_2)) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it0
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond_flatten_fu_2123_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_921)) begin
            ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_2123_p2 == ap_const_lv1_0))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
        end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_921) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~(exitcond_flatten_fu_2123_p2 == ap_const_lv1_0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_2315 == ap_const_lv1_0))) begin
        i8_reg_2101 <= i8_mid2_reg_2330;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_921)) begin
        i8_reg_2101 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_2123_p2 == ap_const_lv1_0))) begin
        indvar_flatten_reg_2090 <= indvar_flatten_next_fu_2129_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_921)) begin
        indvar_flatten_reg_2090 <= ap_const_lv14_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_2123_p2 == ap_const_lv1_0))) begin
        j8_reg_2112 <= j_fu_2163_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_921)) begin
        j8_reg_2112 <= ap_const_lv7_0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 <= i8_mid2_reg_2330;
        ap_reg_ppstg_j8_mid2_reg_2324_pp0_it1 <= j8_mid2_reg_2324;
        exitcond_flatten_reg_2315 <= exitcond_flatten_fu_2123_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (exitcond_flatten_fu_2123_p2 == ap_const_lv1_0))) begin
        i8_mid2_reg_2330 <= i8_mid2_fu_2155_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (exitcond_flatten_fu_2123_p2 == ap_const_lv1_0))) begin
        j8_mid2_reg_2324 <= j8_mid2_fu_2147_p3;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_0_ce0 = ap_const_logic_1;
    end else begin
        W4_0_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_0))) begin
        W4_0_we0 = ap_const_logic_1;
    end else begin
        W4_0_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_100_ce0 = ap_const_logic_1;
    end else begin
        W4_100_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_64))) begin
        W4_100_we0 = ap_const_logic_1;
    end else begin
        W4_100_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_101_ce0 = ap_const_logic_1;
    end else begin
        W4_101_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_65))) begin
        W4_101_we0 = ap_const_logic_1;
    end else begin
        W4_101_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_102_ce0 = ap_const_logic_1;
    end else begin
        W4_102_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_66))) begin
        W4_102_we0 = ap_const_logic_1;
    end else begin
        W4_102_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_103_ce0 = ap_const_logic_1;
    end else begin
        W4_103_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_67))) begin
        W4_103_we0 = ap_const_logic_1;
    end else begin
        W4_103_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_104_ce0 = ap_const_logic_1;
    end else begin
        W4_104_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_68))) begin
        W4_104_we0 = ap_const_logic_1;
    end else begin
        W4_104_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_105_ce0 = ap_const_logic_1;
    end else begin
        W4_105_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_69))) begin
        W4_105_we0 = ap_const_logic_1;
    end else begin
        W4_105_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_106_ce0 = ap_const_logic_1;
    end else begin
        W4_106_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6A))) begin
        W4_106_we0 = ap_const_logic_1;
    end else begin
        W4_106_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_107_ce0 = ap_const_logic_1;
    end else begin
        W4_107_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6B))) begin
        W4_107_we0 = ap_const_logic_1;
    end else begin
        W4_107_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_108_ce0 = ap_const_logic_1;
    end else begin
        W4_108_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6C))) begin
        W4_108_we0 = ap_const_logic_1;
    end else begin
        W4_108_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_109_ce0 = ap_const_logic_1;
    end else begin
        W4_109_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6D))) begin
        W4_109_we0 = ap_const_logic_1;
    end else begin
        W4_109_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_10_ce0 = ap_const_logic_1;
    end else begin
        W4_10_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_A))) begin
        W4_10_we0 = ap_const_logic_1;
    end else begin
        W4_10_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_110_ce0 = ap_const_logic_1;
    end else begin
        W4_110_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6E))) begin
        W4_110_we0 = ap_const_logic_1;
    end else begin
        W4_110_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_111_ce0 = ap_const_logic_1;
    end else begin
        W4_111_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6F))) begin
        W4_111_we0 = ap_const_logic_1;
    end else begin
        W4_111_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_112_ce0 = ap_const_logic_1;
    end else begin
        W4_112_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_70))) begin
        W4_112_we0 = ap_const_logic_1;
    end else begin
        W4_112_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_113_ce0 = ap_const_logic_1;
    end else begin
        W4_113_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_71))) begin
        W4_113_we0 = ap_const_logic_1;
    end else begin
        W4_113_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_114_ce0 = ap_const_logic_1;
    end else begin
        W4_114_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_72))) begin
        W4_114_we0 = ap_const_logic_1;
    end else begin
        W4_114_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_115_ce0 = ap_const_logic_1;
    end else begin
        W4_115_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_73))) begin
        W4_115_we0 = ap_const_logic_1;
    end else begin
        W4_115_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_116_ce0 = ap_const_logic_1;
    end else begin
        W4_116_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_74))) begin
        W4_116_we0 = ap_const_logic_1;
    end else begin
        W4_116_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_117_ce0 = ap_const_logic_1;
    end else begin
        W4_117_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_75))) begin
        W4_117_we0 = ap_const_logic_1;
    end else begin
        W4_117_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_118_ce0 = ap_const_logic_1;
    end else begin
        W4_118_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_76))) begin
        W4_118_we0 = ap_const_logic_1;
    end else begin
        W4_118_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_119_ce0 = ap_const_logic_1;
    end else begin
        W4_119_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_76) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_75) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_74) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_73) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_72) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_71) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_70) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6F) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6E) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6D) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6C) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6B) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6A) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_69) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_68) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_67) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_66) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_65) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_64) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_63) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_62) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_61) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_60) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5F) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5E) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5D) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5C) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5B) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5A) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_59) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_58) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_57) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_56) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_55) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_54) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_53) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_52) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_51) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_50) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4F) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4E) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4D) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4C) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4B) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4A) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_49) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_48) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_47) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_46) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_45) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_44) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_43) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_42) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_41) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_40) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3F) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3E) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3D) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3C) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3B) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3A) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_39) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_38) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_37) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_36) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_35) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_34) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_33) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_32) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_31) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_30) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2F) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2E) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2D) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2C) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2B) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2A) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_29) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_28) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_27) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_26) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_25) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_24) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_23) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_22) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_21) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_20) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1F) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1E) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1D) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1C) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1B) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1A) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_19) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_18) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_17) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_16) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_15) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_14) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_13) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_12) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_11) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_10) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_F) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_E) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_D) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_C) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_B) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_A) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_9) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_8) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_7) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1) & ~(ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_0))) begin
        W4_119_we0 = ap_const_logic_1;
    end else begin
        W4_119_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_11_ce0 = ap_const_logic_1;
    end else begin
        W4_11_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_B))) begin
        W4_11_we0 = ap_const_logic_1;
    end else begin
        W4_11_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_12_ce0 = ap_const_logic_1;
    end else begin
        W4_12_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_C))) begin
        W4_12_we0 = ap_const_logic_1;
    end else begin
        W4_12_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_13_ce0 = ap_const_logic_1;
    end else begin
        W4_13_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_D))) begin
        W4_13_we0 = ap_const_logic_1;
    end else begin
        W4_13_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_14_ce0 = ap_const_logic_1;
    end else begin
        W4_14_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_E))) begin
        W4_14_we0 = ap_const_logic_1;
    end else begin
        W4_14_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_15_ce0 = ap_const_logic_1;
    end else begin
        W4_15_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_F))) begin
        W4_15_we0 = ap_const_logic_1;
    end else begin
        W4_15_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_16_ce0 = ap_const_logic_1;
    end else begin
        W4_16_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_10))) begin
        W4_16_we0 = ap_const_logic_1;
    end else begin
        W4_16_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_17_ce0 = ap_const_logic_1;
    end else begin
        W4_17_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_11))) begin
        W4_17_we0 = ap_const_logic_1;
    end else begin
        W4_17_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_18_ce0 = ap_const_logic_1;
    end else begin
        W4_18_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_12))) begin
        W4_18_we0 = ap_const_logic_1;
    end else begin
        W4_18_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_19_ce0 = ap_const_logic_1;
    end else begin
        W4_19_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_13))) begin
        W4_19_we0 = ap_const_logic_1;
    end else begin
        W4_19_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_1_ce0 = ap_const_logic_1;
    end else begin
        W4_1_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1))) begin
        W4_1_we0 = ap_const_logic_1;
    end else begin
        W4_1_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_20_ce0 = ap_const_logic_1;
    end else begin
        W4_20_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_14))) begin
        W4_20_we0 = ap_const_logic_1;
    end else begin
        W4_20_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_21_ce0 = ap_const_logic_1;
    end else begin
        W4_21_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_15))) begin
        W4_21_we0 = ap_const_logic_1;
    end else begin
        W4_21_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_22_ce0 = ap_const_logic_1;
    end else begin
        W4_22_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_16))) begin
        W4_22_we0 = ap_const_logic_1;
    end else begin
        W4_22_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_23_ce0 = ap_const_logic_1;
    end else begin
        W4_23_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_17))) begin
        W4_23_we0 = ap_const_logic_1;
    end else begin
        W4_23_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_24_ce0 = ap_const_logic_1;
    end else begin
        W4_24_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_18))) begin
        W4_24_we0 = ap_const_logic_1;
    end else begin
        W4_24_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_25_ce0 = ap_const_logic_1;
    end else begin
        W4_25_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_19))) begin
        W4_25_we0 = ap_const_logic_1;
    end else begin
        W4_25_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_26_ce0 = ap_const_logic_1;
    end else begin
        W4_26_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1A))) begin
        W4_26_we0 = ap_const_logic_1;
    end else begin
        W4_26_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_27_ce0 = ap_const_logic_1;
    end else begin
        W4_27_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1B))) begin
        W4_27_we0 = ap_const_logic_1;
    end else begin
        W4_27_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_28_ce0 = ap_const_logic_1;
    end else begin
        W4_28_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1C))) begin
        W4_28_we0 = ap_const_logic_1;
    end else begin
        W4_28_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_29_ce0 = ap_const_logic_1;
    end else begin
        W4_29_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1D))) begin
        W4_29_we0 = ap_const_logic_1;
    end else begin
        W4_29_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_2_ce0 = ap_const_logic_1;
    end else begin
        W4_2_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2))) begin
        W4_2_we0 = ap_const_logic_1;
    end else begin
        W4_2_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_30_ce0 = ap_const_logic_1;
    end else begin
        W4_30_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1E))) begin
        W4_30_we0 = ap_const_logic_1;
    end else begin
        W4_30_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_31_ce0 = ap_const_logic_1;
    end else begin
        W4_31_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_1F))) begin
        W4_31_we0 = ap_const_logic_1;
    end else begin
        W4_31_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_32_ce0 = ap_const_logic_1;
    end else begin
        W4_32_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_20))) begin
        W4_32_we0 = ap_const_logic_1;
    end else begin
        W4_32_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_33_ce0 = ap_const_logic_1;
    end else begin
        W4_33_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_21))) begin
        W4_33_we0 = ap_const_logic_1;
    end else begin
        W4_33_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_34_ce0 = ap_const_logic_1;
    end else begin
        W4_34_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_22))) begin
        W4_34_we0 = ap_const_logic_1;
    end else begin
        W4_34_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_35_ce0 = ap_const_logic_1;
    end else begin
        W4_35_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_23))) begin
        W4_35_we0 = ap_const_logic_1;
    end else begin
        W4_35_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_36_ce0 = ap_const_logic_1;
    end else begin
        W4_36_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_24))) begin
        W4_36_we0 = ap_const_logic_1;
    end else begin
        W4_36_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_37_ce0 = ap_const_logic_1;
    end else begin
        W4_37_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_25))) begin
        W4_37_we0 = ap_const_logic_1;
    end else begin
        W4_37_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_38_ce0 = ap_const_logic_1;
    end else begin
        W4_38_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_26))) begin
        W4_38_we0 = ap_const_logic_1;
    end else begin
        W4_38_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_39_ce0 = ap_const_logic_1;
    end else begin
        W4_39_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_27))) begin
        W4_39_we0 = ap_const_logic_1;
    end else begin
        W4_39_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_3_ce0 = ap_const_logic_1;
    end else begin
        W4_3_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3))) begin
        W4_3_we0 = ap_const_logic_1;
    end else begin
        W4_3_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_40_ce0 = ap_const_logic_1;
    end else begin
        W4_40_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_28))) begin
        W4_40_we0 = ap_const_logic_1;
    end else begin
        W4_40_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_41_ce0 = ap_const_logic_1;
    end else begin
        W4_41_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_29))) begin
        W4_41_we0 = ap_const_logic_1;
    end else begin
        W4_41_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_42_ce0 = ap_const_logic_1;
    end else begin
        W4_42_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2A))) begin
        W4_42_we0 = ap_const_logic_1;
    end else begin
        W4_42_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_43_ce0 = ap_const_logic_1;
    end else begin
        W4_43_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2B))) begin
        W4_43_we0 = ap_const_logic_1;
    end else begin
        W4_43_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_44_ce0 = ap_const_logic_1;
    end else begin
        W4_44_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2C))) begin
        W4_44_we0 = ap_const_logic_1;
    end else begin
        W4_44_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_45_ce0 = ap_const_logic_1;
    end else begin
        W4_45_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2D))) begin
        W4_45_we0 = ap_const_logic_1;
    end else begin
        W4_45_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_46_ce0 = ap_const_logic_1;
    end else begin
        W4_46_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2E))) begin
        W4_46_we0 = ap_const_logic_1;
    end else begin
        W4_46_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_47_ce0 = ap_const_logic_1;
    end else begin
        W4_47_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_2F))) begin
        W4_47_we0 = ap_const_logic_1;
    end else begin
        W4_47_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_48_ce0 = ap_const_logic_1;
    end else begin
        W4_48_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_30))) begin
        W4_48_we0 = ap_const_logic_1;
    end else begin
        W4_48_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_49_ce0 = ap_const_logic_1;
    end else begin
        W4_49_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_31))) begin
        W4_49_we0 = ap_const_logic_1;
    end else begin
        W4_49_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_4_ce0 = ap_const_logic_1;
    end else begin
        W4_4_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4))) begin
        W4_4_we0 = ap_const_logic_1;
    end else begin
        W4_4_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_50_ce0 = ap_const_logic_1;
    end else begin
        W4_50_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_32))) begin
        W4_50_we0 = ap_const_logic_1;
    end else begin
        W4_50_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_51_ce0 = ap_const_logic_1;
    end else begin
        W4_51_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_33))) begin
        W4_51_we0 = ap_const_logic_1;
    end else begin
        W4_51_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_52_ce0 = ap_const_logic_1;
    end else begin
        W4_52_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_34))) begin
        W4_52_we0 = ap_const_logic_1;
    end else begin
        W4_52_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_53_ce0 = ap_const_logic_1;
    end else begin
        W4_53_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_35))) begin
        W4_53_we0 = ap_const_logic_1;
    end else begin
        W4_53_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_54_ce0 = ap_const_logic_1;
    end else begin
        W4_54_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_36))) begin
        W4_54_we0 = ap_const_logic_1;
    end else begin
        W4_54_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_55_ce0 = ap_const_logic_1;
    end else begin
        W4_55_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_37))) begin
        W4_55_we0 = ap_const_logic_1;
    end else begin
        W4_55_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_56_ce0 = ap_const_logic_1;
    end else begin
        W4_56_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_38))) begin
        W4_56_we0 = ap_const_logic_1;
    end else begin
        W4_56_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_57_ce0 = ap_const_logic_1;
    end else begin
        W4_57_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_39))) begin
        W4_57_we0 = ap_const_logic_1;
    end else begin
        W4_57_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_58_ce0 = ap_const_logic_1;
    end else begin
        W4_58_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3A))) begin
        W4_58_we0 = ap_const_logic_1;
    end else begin
        W4_58_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_59_ce0 = ap_const_logic_1;
    end else begin
        W4_59_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3B))) begin
        W4_59_we0 = ap_const_logic_1;
    end else begin
        W4_59_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_5_ce0 = ap_const_logic_1;
    end else begin
        W4_5_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5))) begin
        W4_5_we0 = ap_const_logic_1;
    end else begin
        W4_5_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_60_ce0 = ap_const_logic_1;
    end else begin
        W4_60_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3C))) begin
        W4_60_we0 = ap_const_logic_1;
    end else begin
        W4_60_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_61_ce0 = ap_const_logic_1;
    end else begin
        W4_61_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3D))) begin
        W4_61_we0 = ap_const_logic_1;
    end else begin
        W4_61_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_62_ce0 = ap_const_logic_1;
    end else begin
        W4_62_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3E))) begin
        W4_62_we0 = ap_const_logic_1;
    end else begin
        W4_62_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_63_ce0 = ap_const_logic_1;
    end else begin
        W4_63_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_3F))) begin
        W4_63_we0 = ap_const_logic_1;
    end else begin
        W4_63_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_64_ce0 = ap_const_logic_1;
    end else begin
        W4_64_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_40))) begin
        W4_64_we0 = ap_const_logic_1;
    end else begin
        W4_64_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_65_ce0 = ap_const_logic_1;
    end else begin
        W4_65_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_41))) begin
        W4_65_we0 = ap_const_logic_1;
    end else begin
        W4_65_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_66_ce0 = ap_const_logic_1;
    end else begin
        W4_66_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_42))) begin
        W4_66_we0 = ap_const_logic_1;
    end else begin
        W4_66_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_67_ce0 = ap_const_logic_1;
    end else begin
        W4_67_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_43))) begin
        W4_67_we0 = ap_const_logic_1;
    end else begin
        W4_67_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_68_ce0 = ap_const_logic_1;
    end else begin
        W4_68_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_44))) begin
        W4_68_we0 = ap_const_logic_1;
    end else begin
        W4_68_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_69_ce0 = ap_const_logic_1;
    end else begin
        W4_69_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_45))) begin
        W4_69_we0 = ap_const_logic_1;
    end else begin
        W4_69_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_6_ce0 = ap_const_logic_1;
    end else begin
        W4_6_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_6))) begin
        W4_6_we0 = ap_const_logic_1;
    end else begin
        W4_6_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_70_ce0 = ap_const_logic_1;
    end else begin
        W4_70_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_46))) begin
        W4_70_we0 = ap_const_logic_1;
    end else begin
        W4_70_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_71_ce0 = ap_const_logic_1;
    end else begin
        W4_71_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_47))) begin
        W4_71_we0 = ap_const_logic_1;
    end else begin
        W4_71_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_72_ce0 = ap_const_logic_1;
    end else begin
        W4_72_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_48))) begin
        W4_72_we0 = ap_const_logic_1;
    end else begin
        W4_72_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_73_ce0 = ap_const_logic_1;
    end else begin
        W4_73_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_49))) begin
        W4_73_we0 = ap_const_logic_1;
    end else begin
        W4_73_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_74_ce0 = ap_const_logic_1;
    end else begin
        W4_74_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4A))) begin
        W4_74_we0 = ap_const_logic_1;
    end else begin
        W4_74_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_75_ce0 = ap_const_logic_1;
    end else begin
        W4_75_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4B))) begin
        W4_75_we0 = ap_const_logic_1;
    end else begin
        W4_75_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_76_ce0 = ap_const_logic_1;
    end else begin
        W4_76_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4C))) begin
        W4_76_we0 = ap_const_logic_1;
    end else begin
        W4_76_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_77_ce0 = ap_const_logic_1;
    end else begin
        W4_77_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4D))) begin
        W4_77_we0 = ap_const_logic_1;
    end else begin
        W4_77_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_78_ce0 = ap_const_logic_1;
    end else begin
        W4_78_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4E))) begin
        W4_78_we0 = ap_const_logic_1;
    end else begin
        W4_78_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_79_ce0 = ap_const_logic_1;
    end else begin
        W4_79_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_4F))) begin
        W4_79_we0 = ap_const_logic_1;
    end else begin
        W4_79_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_7_ce0 = ap_const_logic_1;
    end else begin
        W4_7_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_7))) begin
        W4_7_we0 = ap_const_logic_1;
    end else begin
        W4_7_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_80_ce0 = ap_const_logic_1;
    end else begin
        W4_80_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_50))) begin
        W4_80_we0 = ap_const_logic_1;
    end else begin
        W4_80_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_81_ce0 = ap_const_logic_1;
    end else begin
        W4_81_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_51))) begin
        W4_81_we0 = ap_const_logic_1;
    end else begin
        W4_81_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_82_ce0 = ap_const_logic_1;
    end else begin
        W4_82_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_52))) begin
        W4_82_we0 = ap_const_logic_1;
    end else begin
        W4_82_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_83_ce0 = ap_const_logic_1;
    end else begin
        W4_83_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_53))) begin
        W4_83_we0 = ap_const_logic_1;
    end else begin
        W4_83_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_84_ce0 = ap_const_logic_1;
    end else begin
        W4_84_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_54))) begin
        W4_84_we0 = ap_const_logic_1;
    end else begin
        W4_84_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_85_ce0 = ap_const_logic_1;
    end else begin
        W4_85_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_55))) begin
        W4_85_we0 = ap_const_logic_1;
    end else begin
        W4_85_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_86_ce0 = ap_const_logic_1;
    end else begin
        W4_86_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_56))) begin
        W4_86_we0 = ap_const_logic_1;
    end else begin
        W4_86_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_87_ce0 = ap_const_logic_1;
    end else begin
        W4_87_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_57))) begin
        W4_87_we0 = ap_const_logic_1;
    end else begin
        W4_87_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_88_ce0 = ap_const_logic_1;
    end else begin
        W4_88_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_58))) begin
        W4_88_we0 = ap_const_logic_1;
    end else begin
        W4_88_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_89_ce0 = ap_const_logic_1;
    end else begin
        W4_89_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_59))) begin
        W4_89_we0 = ap_const_logic_1;
    end else begin
        W4_89_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_8_ce0 = ap_const_logic_1;
    end else begin
        W4_8_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_8))) begin
        W4_8_we0 = ap_const_logic_1;
    end else begin
        W4_8_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_90_ce0 = ap_const_logic_1;
    end else begin
        W4_90_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5A))) begin
        W4_90_we0 = ap_const_logic_1;
    end else begin
        W4_90_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_91_ce0 = ap_const_logic_1;
    end else begin
        W4_91_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5B))) begin
        W4_91_we0 = ap_const_logic_1;
    end else begin
        W4_91_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_92_ce0 = ap_const_logic_1;
    end else begin
        W4_92_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5C))) begin
        W4_92_we0 = ap_const_logic_1;
    end else begin
        W4_92_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_93_ce0 = ap_const_logic_1;
    end else begin
        W4_93_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5D))) begin
        W4_93_we0 = ap_const_logic_1;
    end else begin
        W4_93_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_94_ce0 = ap_const_logic_1;
    end else begin
        W4_94_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5E))) begin
        W4_94_we0 = ap_const_logic_1;
    end else begin
        W4_94_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_95_ce0 = ap_const_logic_1;
    end else begin
        W4_95_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_5F))) begin
        W4_95_we0 = ap_const_logic_1;
    end else begin
        W4_95_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_96_ce0 = ap_const_logic_1;
    end else begin
        W4_96_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_60))) begin
        W4_96_we0 = ap_const_logic_1;
    end else begin
        W4_96_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_97_ce0 = ap_const_logic_1;
    end else begin
        W4_97_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_61))) begin
        W4_97_we0 = ap_const_logic_1;
    end else begin
        W4_97_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_98_ce0 = ap_const_logic_1;
    end else begin
        W4_98_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_62))) begin
        W4_98_we0 = ap_const_logic_1;
    end else begin
        W4_98_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_99_ce0 = ap_const_logic_1;
    end else begin
        W4_99_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_63))) begin
        W4_99_we0 = ap_const_logic_1;
    end else begin
        W4_99_we0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2) begin
    if ((ap_const_logic_1 == ap_reg_ppiten_pp0_it2)) begin
        W4_9_ce0 = ap_const_logic_1;
    end else begin
        W4_9_ce0 = ap_const_logic_0;
    end
end

always @ (ap_reg_ppiten_pp0_it2 or ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_reg_ppstg_i8_mid2_reg_2330_pp0_it1 == ap_const_lv7_9))) begin
        W4_9_we0 = ap_const_logic_1;
    end else begin
        W4_9_we0 = ap_const_logic_0;
    end
end

always @ (ap_done_reg or ap_sig_cseq_ST_st5_fsm_2) begin
    if (((ap_const_logic_1 == ap_done_reg) | (ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_2))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st5_fsm_2) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st5_fsm_2)) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_887) begin
    if (ap_sig_bdd_887) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_22) begin
    if (ap_sig_bdd_22) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_1823) begin
    if (ap_sig_bdd_1823) begin
        ap_sig_cseq_ST_st5_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
        fcWeight_ce0 = ap_const_logic_1;
    end else begin
        fcWeight_ce0 = ap_const_logic_0;
    end
end

always @ (i8_reg_2101 or exitcond_flatten_reg_2315 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1 or i8_mid2_reg_2330) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (exitcond_flatten_reg_2315 == ap_const_lv1_0))) begin
        i8_phi_fu_2105_p4 = i8_mid2_reg_2330;
    end else begin
        i8_phi_fu_2105_p4 = i8_reg_2101;
    end
end
always @ (ap_CS_fsm or exitcond_flatten_fu_2123_p2 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_sig_bdd_921) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_921) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if ((~((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_flatten_fu_2123_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(exitcond_flatten_fu_2123_p2 == ap_const_lv1_0) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) begin
                ap_NS_fsm = ap_ST_st5_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st5_fsm_2;
            end
        end
        ap_ST_st5_fsm_2 : 
        begin
            ap_NS_fsm = ap_ST_st1_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end


assign W4_0_address0 = tmp_15_fu_2192_p1;

assign W4_0_d0 = fcWeight_q0;

assign W4_100_address0 = tmp_15_fu_2192_p1;

assign W4_100_d0 = fcWeight_q0;

assign W4_101_address0 = tmp_15_fu_2192_p1;

assign W4_101_d0 = fcWeight_q0;

assign W4_102_address0 = tmp_15_fu_2192_p1;

assign W4_102_d0 = fcWeight_q0;

assign W4_103_address0 = tmp_15_fu_2192_p1;

assign W4_103_d0 = fcWeight_q0;

assign W4_104_address0 = tmp_15_fu_2192_p1;

assign W4_104_d0 = fcWeight_q0;

assign W4_105_address0 = tmp_15_fu_2192_p1;

assign W4_105_d0 = fcWeight_q0;

assign W4_106_address0 = tmp_15_fu_2192_p1;

assign W4_106_d0 = fcWeight_q0;

assign W4_107_address0 = tmp_15_fu_2192_p1;

assign W4_107_d0 = fcWeight_q0;

assign W4_108_address0 = tmp_15_fu_2192_p1;

assign W4_108_d0 = fcWeight_q0;

assign W4_109_address0 = tmp_15_fu_2192_p1;

assign W4_109_d0 = fcWeight_q0;

assign W4_10_address0 = tmp_15_fu_2192_p1;

assign W4_10_d0 = fcWeight_q0;

assign W4_110_address0 = tmp_15_fu_2192_p1;

assign W4_110_d0 = fcWeight_q0;

assign W4_111_address0 = tmp_15_fu_2192_p1;

assign W4_111_d0 = fcWeight_q0;

assign W4_112_address0 = tmp_15_fu_2192_p1;

assign W4_112_d0 = fcWeight_q0;

assign W4_113_address0 = tmp_15_fu_2192_p1;

assign W4_113_d0 = fcWeight_q0;

assign W4_114_address0 = tmp_15_fu_2192_p1;

assign W4_114_d0 = fcWeight_q0;

assign W4_115_address0 = tmp_15_fu_2192_p1;

assign W4_115_d0 = fcWeight_q0;

assign W4_116_address0 = tmp_15_fu_2192_p1;

assign W4_116_d0 = fcWeight_q0;

assign W4_117_address0 = tmp_15_fu_2192_p1;

assign W4_117_d0 = fcWeight_q0;

assign W4_118_address0 = tmp_15_fu_2192_p1;

assign W4_118_d0 = fcWeight_q0;

assign W4_119_address0 = tmp_15_fu_2192_p1;

assign W4_119_d0 = fcWeight_q0;

assign W4_11_address0 = tmp_15_fu_2192_p1;

assign W4_11_d0 = fcWeight_q0;

assign W4_12_address0 = tmp_15_fu_2192_p1;

assign W4_12_d0 = fcWeight_q0;

assign W4_13_address0 = tmp_15_fu_2192_p1;

assign W4_13_d0 = fcWeight_q0;

assign W4_14_address0 = tmp_15_fu_2192_p1;

assign W4_14_d0 = fcWeight_q0;

assign W4_15_address0 = tmp_15_fu_2192_p1;

assign W4_15_d0 = fcWeight_q0;

assign W4_16_address0 = tmp_15_fu_2192_p1;

assign W4_16_d0 = fcWeight_q0;

assign W4_17_address0 = tmp_15_fu_2192_p1;

assign W4_17_d0 = fcWeight_q0;

assign W4_18_address0 = tmp_15_fu_2192_p1;

assign W4_18_d0 = fcWeight_q0;

assign W4_19_address0 = tmp_15_fu_2192_p1;

assign W4_19_d0 = fcWeight_q0;

assign W4_1_address0 = tmp_15_fu_2192_p1;

assign W4_1_d0 = fcWeight_q0;

assign W4_20_address0 = tmp_15_fu_2192_p1;

assign W4_20_d0 = fcWeight_q0;

assign W4_21_address0 = tmp_15_fu_2192_p1;

assign W4_21_d0 = fcWeight_q0;

assign W4_22_address0 = tmp_15_fu_2192_p1;

assign W4_22_d0 = fcWeight_q0;

assign W4_23_address0 = tmp_15_fu_2192_p1;

assign W4_23_d0 = fcWeight_q0;

assign W4_24_address0 = tmp_15_fu_2192_p1;

assign W4_24_d0 = fcWeight_q0;

assign W4_25_address0 = tmp_15_fu_2192_p1;

assign W4_25_d0 = fcWeight_q0;

assign W4_26_address0 = tmp_15_fu_2192_p1;

assign W4_26_d0 = fcWeight_q0;

assign W4_27_address0 = tmp_15_fu_2192_p1;

assign W4_27_d0 = fcWeight_q0;

assign W4_28_address0 = tmp_15_fu_2192_p1;

assign W4_28_d0 = fcWeight_q0;

assign W4_29_address0 = tmp_15_fu_2192_p1;

assign W4_29_d0 = fcWeight_q0;

assign W4_2_address0 = tmp_15_fu_2192_p1;

assign W4_2_d0 = fcWeight_q0;

assign W4_30_address0 = tmp_15_fu_2192_p1;

assign W4_30_d0 = fcWeight_q0;

assign W4_31_address0 = tmp_15_fu_2192_p1;

assign W4_31_d0 = fcWeight_q0;

assign W4_32_address0 = tmp_15_fu_2192_p1;

assign W4_32_d0 = fcWeight_q0;

assign W4_33_address0 = tmp_15_fu_2192_p1;

assign W4_33_d0 = fcWeight_q0;

assign W4_34_address0 = tmp_15_fu_2192_p1;

assign W4_34_d0 = fcWeight_q0;

assign W4_35_address0 = tmp_15_fu_2192_p1;

assign W4_35_d0 = fcWeight_q0;

assign W4_36_address0 = tmp_15_fu_2192_p1;

assign W4_36_d0 = fcWeight_q0;

assign W4_37_address0 = tmp_15_fu_2192_p1;

assign W4_37_d0 = fcWeight_q0;

assign W4_38_address0 = tmp_15_fu_2192_p1;

assign W4_38_d0 = fcWeight_q0;

assign W4_39_address0 = tmp_15_fu_2192_p1;

assign W4_39_d0 = fcWeight_q0;

assign W4_3_address0 = tmp_15_fu_2192_p1;

assign W4_3_d0 = fcWeight_q0;

assign W4_40_address0 = tmp_15_fu_2192_p1;

assign W4_40_d0 = fcWeight_q0;

assign W4_41_address0 = tmp_15_fu_2192_p1;

assign W4_41_d0 = fcWeight_q0;

assign W4_42_address0 = tmp_15_fu_2192_p1;

assign W4_42_d0 = fcWeight_q0;

assign W4_43_address0 = tmp_15_fu_2192_p1;

assign W4_43_d0 = fcWeight_q0;

assign W4_44_address0 = tmp_15_fu_2192_p1;

assign W4_44_d0 = fcWeight_q0;

assign W4_45_address0 = tmp_15_fu_2192_p1;

assign W4_45_d0 = fcWeight_q0;

assign W4_46_address0 = tmp_15_fu_2192_p1;

assign W4_46_d0 = fcWeight_q0;

assign W4_47_address0 = tmp_15_fu_2192_p1;

assign W4_47_d0 = fcWeight_q0;

assign W4_48_address0 = tmp_15_fu_2192_p1;

assign W4_48_d0 = fcWeight_q0;

assign W4_49_address0 = tmp_15_fu_2192_p1;

assign W4_49_d0 = fcWeight_q0;

assign W4_4_address0 = tmp_15_fu_2192_p1;

assign W4_4_d0 = fcWeight_q0;

assign W4_50_address0 = tmp_15_fu_2192_p1;

assign W4_50_d0 = fcWeight_q0;

assign W4_51_address0 = tmp_15_fu_2192_p1;

assign W4_51_d0 = fcWeight_q0;

assign W4_52_address0 = tmp_15_fu_2192_p1;

assign W4_52_d0 = fcWeight_q0;

assign W4_53_address0 = tmp_15_fu_2192_p1;

assign W4_53_d0 = fcWeight_q0;

assign W4_54_address0 = tmp_15_fu_2192_p1;

assign W4_54_d0 = fcWeight_q0;

assign W4_55_address0 = tmp_15_fu_2192_p1;

assign W4_55_d0 = fcWeight_q0;

assign W4_56_address0 = tmp_15_fu_2192_p1;

assign W4_56_d0 = fcWeight_q0;

assign W4_57_address0 = tmp_15_fu_2192_p1;

assign W4_57_d0 = fcWeight_q0;

assign W4_58_address0 = tmp_15_fu_2192_p1;

assign W4_58_d0 = fcWeight_q0;

assign W4_59_address0 = tmp_15_fu_2192_p1;

assign W4_59_d0 = fcWeight_q0;

assign W4_5_address0 = tmp_15_fu_2192_p1;

assign W4_5_d0 = fcWeight_q0;

assign W4_60_address0 = tmp_15_fu_2192_p1;

assign W4_60_d0 = fcWeight_q0;

assign W4_61_address0 = tmp_15_fu_2192_p1;

assign W4_61_d0 = fcWeight_q0;

assign W4_62_address0 = tmp_15_fu_2192_p1;

assign W4_62_d0 = fcWeight_q0;

assign W4_63_address0 = tmp_15_fu_2192_p1;

assign W4_63_d0 = fcWeight_q0;

assign W4_64_address0 = tmp_15_fu_2192_p1;

assign W4_64_d0 = fcWeight_q0;

assign W4_65_address0 = tmp_15_fu_2192_p1;

assign W4_65_d0 = fcWeight_q0;

assign W4_66_address0 = tmp_15_fu_2192_p1;

assign W4_66_d0 = fcWeight_q0;

assign W4_67_address0 = tmp_15_fu_2192_p1;

assign W4_67_d0 = fcWeight_q0;

assign W4_68_address0 = tmp_15_fu_2192_p1;

assign W4_68_d0 = fcWeight_q0;

assign W4_69_address0 = tmp_15_fu_2192_p1;

assign W4_69_d0 = fcWeight_q0;

assign W4_6_address0 = tmp_15_fu_2192_p1;

assign W4_6_d0 = fcWeight_q0;

assign W4_70_address0 = tmp_15_fu_2192_p1;

assign W4_70_d0 = fcWeight_q0;

assign W4_71_address0 = tmp_15_fu_2192_p1;

assign W4_71_d0 = fcWeight_q0;

assign W4_72_address0 = tmp_15_fu_2192_p1;

assign W4_72_d0 = fcWeight_q0;

assign W4_73_address0 = tmp_15_fu_2192_p1;

assign W4_73_d0 = fcWeight_q0;

assign W4_74_address0 = tmp_15_fu_2192_p1;

assign W4_74_d0 = fcWeight_q0;

assign W4_75_address0 = tmp_15_fu_2192_p1;

assign W4_75_d0 = fcWeight_q0;

assign W4_76_address0 = tmp_15_fu_2192_p1;

assign W4_76_d0 = fcWeight_q0;

assign W4_77_address0 = tmp_15_fu_2192_p1;

assign W4_77_d0 = fcWeight_q0;

assign W4_78_address0 = tmp_15_fu_2192_p1;

assign W4_78_d0 = fcWeight_q0;

assign W4_79_address0 = tmp_15_fu_2192_p1;

assign W4_79_d0 = fcWeight_q0;

assign W4_7_address0 = tmp_15_fu_2192_p1;

assign W4_7_d0 = fcWeight_q0;

assign W4_80_address0 = tmp_15_fu_2192_p1;

assign W4_80_d0 = fcWeight_q0;

assign W4_81_address0 = tmp_15_fu_2192_p1;

assign W4_81_d0 = fcWeight_q0;

assign W4_82_address0 = tmp_15_fu_2192_p1;

assign W4_82_d0 = fcWeight_q0;

assign W4_83_address0 = tmp_15_fu_2192_p1;

assign W4_83_d0 = fcWeight_q0;

assign W4_84_address0 = tmp_15_fu_2192_p1;

assign W4_84_d0 = fcWeight_q0;

assign W4_85_address0 = tmp_15_fu_2192_p1;

assign W4_85_d0 = fcWeight_q0;

assign W4_86_address0 = tmp_15_fu_2192_p1;

assign W4_86_d0 = fcWeight_q0;

assign W4_87_address0 = tmp_15_fu_2192_p1;

assign W4_87_d0 = fcWeight_q0;

assign W4_88_address0 = tmp_15_fu_2192_p1;

assign W4_88_d0 = fcWeight_q0;

assign W4_89_address0 = tmp_15_fu_2192_p1;

assign W4_89_d0 = fcWeight_q0;

assign W4_8_address0 = tmp_15_fu_2192_p1;

assign W4_8_d0 = fcWeight_q0;

assign W4_90_address0 = tmp_15_fu_2192_p1;

assign W4_90_d0 = fcWeight_q0;

assign W4_91_address0 = tmp_15_fu_2192_p1;

assign W4_91_d0 = fcWeight_q0;

assign W4_92_address0 = tmp_15_fu_2192_p1;

assign W4_92_d0 = fcWeight_q0;

assign W4_93_address0 = tmp_15_fu_2192_p1;

assign W4_93_d0 = fcWeight_q0;

assign W4_94_address0 = tmp_15_fu_2192_p1;

assign W4_94_d0 = fcWeight_q0;

assign W4_95_address0 = tmp_15_fu_2192_p1;

assign W4_95_d0 = fcWeight_q0;

assign W4_96_address0 = tmp_15_fu_2192_p1;

assign W4_96_d0 = fcWeight_q0;

assign W4_97_address0 = tmp_15_fu_2192_p1;

assign W4_97_d0 = fcWeight_q0;

assign W4_98_address0 = tmp_15_fu_2192_p1;

assign W4_98_d0 = fcWeight_q0;

assign W4_99_address0 = tmp_15_fu_2192_p1;

assign W4_99_d0 = fcWeight_q0;

assign W4_9_address0 = tmp_15_fu_2192_p1;

assign W4_9_d0 = fcWeight_q0;


always @ (ap_CS_fsm) begin
    ap_sig_bdd_1823 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_22 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_887 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_921 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

assign exitcond_flatten_fu_2123_p2 = (indvar_flatten_reg_2090 == ap_const_lv14_2760? 1'b1: 1'b0);

assign exitcond_fu_2141_p2 = (j8_reg_2112 == ap_const_lv7_54? 1'b1: 1'b0);

assign fcWeight_address0 = tmp_752_cast_fu_2187_p1;

assign i8_mid2_fu_2155_p3 = ((exitcond_fu_2141_p2[0:0] === 1'b1) ? i_fu_2135_p2 : i8_phi_fu_2105_p4);

assign i_fu_2135_p2 = (i8_phi_fu_2105_p4 + ap_const_lv7_1);

assign indvar_flatten_next_fu_2129_p2 = (indvar_flatten_reg_2090 + ap_const_lv14_1);

assign j8_mid2_fu_2147_p3 = ((exitcond_fu_2141_p2[0:0] === 1'b1) ? ap_const_lv7_0 : j8_reg_2112);

assign j_fu_2163_p2 = (j8_mid2_fu_2147_p3 + ap_const_lv7_1);

assign tmp_15_cast_fu_2178_p1 = j8_mid2_reg_2324;

assign tmp_15_fu_2192_p1 = ap_reg_ppstg_j8_mid2_reg_2324_pp0_it1;

assign tmp_752_cast_fu_2187_p1 = tmp_s_fu_2181_p2;

assign tmp_fu_2172_p0 = tmp_fu_2172_p00;

assign tmp_fu_2172_p00 = i8_mid2_reg_2330;

assign tmp_fu_2172_p2 = (tmp_fu_2172_p0 * $signed('h54));

assign tmp_s_fu_2181_p2 = (tmp_fu_2172_p2 + tmp_15_cast_fu_2178_p1);


endmodule //inference_Loop_8_proc

