// Seed: 4111871104
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2,
    input wand id_3,
    output tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input wand id_8,
    input tri0 id_9,
    input supply0 id_10,
    input tri id_11,
    output tri0 id_12,
    output supply0 id_13
);
  genvar id_15;
  wire id_16;
  assign module_1.id_2 = 0;
  wire id_17, id_18;
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    output supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    input wand id_5,
    output wor id_6,
    input wire id_7,
    input tri1 id_8
);
  assign id_2 = -1'b0;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_1,
      id_8,
      id_6,
      id_1,
      id_5,
      id_8,
      id_3,
      id_4,
      id_8,
      id_5,
      id_0,
      id_1
  );
  logic id_10;
  ;
endmodule
