// Seed: 4237492907
module module_0;
  wire id_1;
  module_2 modCall_1 ();
endmodule
module module_1;
  assign id_1 = 1;
  tri1 id_2;
  always id_1 <= id_2 * id_2;
  module_0 modCall_1 ();
endmodule
module module_2;
  wand id_2, id_3;
  assign id_2 = 1'b0;
  wor id_4 = 1;
  assign id_3 = id_1;
  module_3 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5, id_6;
  wire id_7;
  assign module_2.id_4 = 0;
endmodule
