ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jan 17, 2022 at 19:35:17 CST
ncverilog
	-f gatesim.f
		./test_top.v
		../../SYN/netlist/top_syn.v
		-v
		/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v
		../hdl/sram_Nx23b.v
		../hdl/sram_Nx8b.v
		+access+r
		+define+GATESIM
		+define+TEST_DATA=1
		+define+SAMPLE_MODE=0
file: ./test_top.v
`define TEST_DATA 0         // 0 for 96*64, 1 for 91*61
                                                       |
ncvlog: *W,MACNDF (./test_top.v,2|55): The text macro 'TEST_DATA' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define SAMPLE_MODE 0       // 0 for 4:1:1, 1 for 4:2:0
                                                       |
ncvlog: *W,MACNDF (./test_top.v,3|55): The text macro 'SAMPLE_MODE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
	module worklib.test_top_all:v
		errors: 0, warnings: 0
file: ../../SYN/netlist/top_syn.v
	module worklib.control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22:v
		errors: 0, warnings: 0
	module worklib.control_de_SRAM_ADDR_W22_IMG_SIZE11:v
		errors: 0, warnings: 0
	module worklib.reg8x8_IN_WIDTH8_mydesign_1:v
		errors: 0, warnings: 0
	module worklib.reg8x8_IN_WIDTH8_mydesign_0:v
		errors: 0, warnings: 0
	module worklib.rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8:v
		errors: 0, warnings: 0
	module worklib.dct1D_IN_WIDTH10_COEF_WIDTH9_COEF_FP8:v
		errors: 0, warnings: 0
	module worklib.idct1D_IN_WIDTH12_COEF_WIDTH9_COEF_FP8:v
		errors: 0, warnings: 0
	module worklib.quan_DCT2D_IN_WIDTH12:v
		errors: 0, warnings: 0
	module worklib.dequan_IN_WIDTH12:v
		errors: 0, warnings: 0
	module worklib.encoder_IN_WIDTH8:v
		errors: 0, warnings: 0
	module worklib.decoder_SRAM_ADDR_R20_REG_WIDTH12:v
		errors: 0, warnings: 0
	module worklib.top:v
		errors: 0, warnings: 0
file: ../hdl/sram_Nx23b.v
	module worklib.sram_Nx23b:v
		errors: 0, warnings: 0
file: ../hdl/sram_Nx8b.v
	module worklib.sram_Nx8b:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
		Caching library 'saed32nm_hvt' ....... Done
	Elaborating the design hierarchy:
  control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22 control_en ( .clk(clk), .rst_n(
                                                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,41575|56): 2 output ports were not connected:
ncelab: (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,9): DCT1_en
ncelab: (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,10): DCT2_en

  DFFSSRX1_HVT nblk_last_reg ( .D(N601), .SETB(1'b1), .RSTB(n50), .CLK(clk), 
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,157|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT yuv_state1_reg_0_ ( .D(n238), .SETB(n241), .RSTB(n50), .CLK(clk), .Q(yuv_state1[0]) );
                               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,161|31): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT yuv_state1_reg_1_ ( .D(n1019), .SETB(n241), .RSTB(n52), .CLK(
                               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,163|31): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT DCT2_cnt_reg_1_ ( .D(n1077), .SETB(1'b1), .RSTB(n52), .CLK(clk), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,169|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT DCT2_cnt_reg_3_ ( .D(DCT2_ncnt[3]), .SETB(1'b1), .RSTB(n51), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,173|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT DCT2_cnt_reg_0_ ( .D(n1078), .SETB(1'b1), .RSTB(n50), .CLK(clk), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,177|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT pre_clear_reg ( .D(1'b0), .SETB(n18), .RSTB(npre_clear), .CLK(
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,179|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT blk_ccnt_reg_9_ ( .D(n220), .SETB(n1039), .RSTB(n52), .CLK(clk), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,207|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT blk_ccnt_reg_8_ ( .D(n222), .SETB(n1038), .RSTB(n50), .CLK(clk), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,209|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT blk_ccnt_reg_7_ ( .D(n224), .SETB(n1037), .RSTB(n51), .CLK(clk), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,211|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT blk_ccnt_reg_6_ ( .D(n226), .SETB(n1036), .RSTB(n52), .CLK(clk), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,213|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT CST_en_reg ( .D(nCST_en), .SETB(1'b1), .RSTB(n51), .CLK(clk), 
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,223|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT DCT1_cnt_reg_0_ ( .D(DCT1_ncnt[0]), .SETB(1'b1), .RSTB(n52), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,237|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT DCT1_cnt_reg_3_ ( .D(DCT1_ncnt[3]), .SETB(1'b1), .RSTB(n50), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,245|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT yuv_state2_reg_0_ ( .D(1'b0), .SETB(n18), .RSTB(n34), .CLK(clk), 
                               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,253|31): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT ENCO_en0_reg ( .D(1'b0), .SETB(n16), .RSTB(nENCO_en0), .CLK(clk), .Q(ENCO_en0) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,255|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT c_addr_reg_10_ ( .D(c_naddr[10]), .CLK(clk), .Q(c_addr[10]) );
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,273|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT c_addr_reg_9_ ( .D(c_naddr[9]), .CLK(clk), .Q(c_addr[9]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,274|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT c_addr_reg_8_ ( .D(c_naddr[8]), .CLK(clk), .Q(c_addr[8]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,275|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT c_addr_reg_7_ ( .D(c_naddr[7]), .CLK(clk), .Q(c_addr[7]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,276|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT c_addr_reg_6_ ( .D(c_naddr[6]), .CLK(clk), .Q(c_addr[6]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,277|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT c_addr_reg_2_ ( .D(c_naddr[2]), .CLK(clk), .Q(c_addr[2]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,282|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT c_addr_reg_1_ ( .D(c_naddr[1]), .CLK(clk), .Q(c_addr[1]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,283|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT c_addr_reg_0_ ( .D(n1034), .CLK(clk), .Q(c_addr[0]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,284|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT pad_enll_reg ( .D(n1074), .CLK(clk), .Q(pad_enll) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,285|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT pad_enl_reg ( .D(pad_enll), .CLK(clk), .Q(pad_enl) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,286|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT sram_raddr_reg_0_ ( .D(n81), .SETB(1'b1), .RSTB(N488), .CLK(clk), .Q(sram_raddr[0]) );
                               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,287|31): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_1_ ( .D(n81), .SETB(1'b1), .RSTB(N489), .CLK(clk), .Q(sram_raddr[1]) );
                               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,288|31): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_2_ ( .D(n82), .SETB(1'b1), .RSTB(N490), .CLK(clk), .Q(sram_raddr[2]) );
                               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,289|31): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_3_ ( .D(n82), .SETB(1'b1), .RSTB(N491), .CLK(clk), .Q(sram_raddr[3]) );
                               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,290|31): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_4_ ( .D(n81), .SETB(1'b1), .RSTB(N492), .CLK(clk), .Q(sram_raddr[4]) );
                               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,291|31): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_5_ ( .D(n81), .SETB(1'b1), .RSTB(N493), .CLK(clk), .Q(sram_raddr[5]) );
                               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,292|31): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_6_ ( .D(n81), .SETB(1'b1), .RSTB(N494), .CLK(clk), .Q(sram_raddr[6]) );
                               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,293|31): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_7_ ( .D(n82), .SETB(1'b1), .RSTB(N495), .CLK(clk), .Q(sram_raddr[7]) );
                               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,294|31): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_8_ ( .D(n82), .SETB(1'b1), .RSTB(N496), .CLK(clk), .Q(sram_raddr[8]) );
                               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,295|31): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_9_ ( .D(n81), .SETB(1'b1), .RSTB(N497), .CLK(clk), .Q(sram_raddr[9]) );
                               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,296|31): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_10_ ( .D(n82), .SETB(1'b1), .RSTB(N498), .CLK(
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,297|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_11_ ( .D(n81), .SETB(1'b1), .RSTB(N499), .CLK(
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,299|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_12_ ( .D(n82), .SETB(1'b1), .RSTB(N500), .CLK(
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,301|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_13_ ( .D(n82), .SETB(1'b1), .RSTB(N501), .CLK(
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,303|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_14_ ( .D(n81), .SETB(1'b1), .RSTB(N502), .CLK(
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,305|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_15_ ( .D(n82), .SETB(1'b1), .RSTB(N503), .CLK(
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,307|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_16_ ( .D(n81), .SETB(1'b1), .RSTB(N504), .CLK(
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,309|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_17_ ( .D(n82), .SETB(1'b1), .RSTB(N505), .CLK(
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,311|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_18_ ( .D(n81), .SETB(1'b1), .RSTB(N506), .CLK(
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,313|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_19_ ( .D(n82), .SETB(1'b1), .RSTB(N507), .CLK(
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,315|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_20_ ( .D(n82), .SETB(1'b1), .RSTB(N508), .CLK(
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,317|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT sram_raddr_reg_21_ ( .D(n81), .SETB(1'b1), .RSTB(N509), .CLK(
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,319|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT pad_en_reg ( .D(pad_enl), .CLK(clk), .Q(pad_en) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,321|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT reg0_wen_reg ( .D(nreg0_wen), .SETB(n49), .RSTB(1'b1), .CLK(clk), .Q(reg0_wen) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,322|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT reg1_wen_reg ( .D(n285), .SETB(n49), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,323|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT clear_reg ( .D(n1023), .SETB(1'b1), .RSTB(n52), .CLK(clk), .Q(
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,325|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT dc_en_reg ( .D(N603), .SETB(1'b1), .RSTB(n49), .CLK(clk), .Q(
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,327|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT en_in_addr_reg_2_ ( .D(nen_in_addr[2]), .CLK(clk), .Q(
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,329|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT en_in_addr_reg_1_ ( .D(nen_in_addr[1]), .CLK(clk), .Q(
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,331|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT en_in_addr_reg_0_ ( .D(nen_in_addr[0]), .CLK(clk), .Q(
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,333|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT reg0_r_c_reg ( .D(DCT2_en), .SETB(n267), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,335|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT reg0_wmode_reg ( .D(DCT1_en), .CLK(clk), .Q(reg0_wmode) );
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,337|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_raddr_reg_2_ ( .D(n273), .CLK(clk), .Q(reg0_raddr[2]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,338|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_raddr_reg_1_ ( .D(n272), .CLK(clk), .Q(reg0_raddr[1]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,339|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_raddr_reg_0_ ( .D(n271), .CLK(clk), .Q(reg0_raddr[0]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,340|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_waddr_reg_2_ ( .D(n287), .CLK(clk), .Q(reg0_waddr[2]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,341|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_waddr_reg_1_ ( .D(DCT1_cnt[1]), .CLK(clk), .Q(reg0_waddr[1])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,342|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_waddr_reg_0_ ( .D(DCT1_cnt[0]), .CLK(clk), .Q(reg0_waddr[0])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,344|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT reg1_wmode_reg ( .D(DCT2_en), .SETB(n1052), .RSTB(1'b1), .CLK(
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,346|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT reg1_raddr_reg_2_ ( .D(n276), .CLK(clk), .Q(reg1_raddr[2]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,348|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_raddr_reg_1_ ( .D(n275), .CLK(clk), .Q(reg1_raddr[1]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,349|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_waddr_reg_2_ ( .D(n286), .CLK(clk), .Q(reg1_waddr[2]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,350|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_waddr_reg_1_ ( .D(DCT2_cnt[1]), .CLK(clk), .Q(reg1_waddr[1])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,351|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_waddr_reg_0_ ( .D(DCT2_cnt[0]), .CLK(clk), .Q(reg1_waddr[0])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,353|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_raddr_reg_0_ ( .D(n274), .CLK(clk), .QN(n53) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,387|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT img_height_2_reg_8_ ( .D(img_height_2_nx[8]), .CLK(clk), .Q(
                              |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1651|30): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT img_height_2_reg_7_ ( .D(img_height_2_nx[7]), .CLK(clk), .Q(
                              |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1653|30): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT img_height_2_reg_6_ ( .D(img_height_2_nx[6]), .CLK(clk), .Q(
                              |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1655|30): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT img_height_2_reg_5_ ( .D(img_height_2_nx[5]), .CLK(clk), .Q(
                              |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1657|30): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT img_height_2_reg_4_ ( .D(img_height_2_nx[4]), .CLK(clk), .Q(
                              |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1659|30): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT img_height_2_reg_3_ ( .D(img_height_2_nx[3]), .CLK(clk), .Q(
                              |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1661|30): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT img_height_2_reg_2_ ( .D(img_height_2_nx[2]), .CLK(clk), .Q(
                              |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1663|30): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT img_height_2_reg_1_ ( .D(img_height_2_nx[1]), .CLK(clk), .Q(
                              |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1665|30): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT decode_en_reg ( .D(ndecode_en), .SETB(1'b1), .RSTB(n21), .CLK(
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1687|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT finish_reg ( .D(nfinish), .SETB(1'b1), .RSTB(n20), .CLK(clk), 
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1693|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT nnwsb_Y_reg ( .D(nwsb_Y), .SETB(n20), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1733|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT nnnwsb_Y_reg ( .D(nnwsb_Y), .SETB(n21), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1735|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT wsb_Y_reg ( .D(nnnwsb_Y), .SETB(n4700), .RSTB(1'b1), .CLK(clk), 
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1737|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT waddr_reg_21_ ( .D(N69), .CLK(clk), .Q(waddr[21]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1741|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_20_ ( .D(N68), .CLK(clk), .Q(waddr[20]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1742|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_19_ ( .D(N67), .CLK(clk), .Q(waddr[19]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1743|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_18_ ( .D(N66), .CLK(clk), .Q(waddr[18]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1744|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_17_ ( .D(N65), .CLK(clk), .Q(waddr[17]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1745|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_16_ ( .D(N64), .CLK(clk), .Q(waddr[16]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1746|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_15_ ( .D(N63), .CLK(clk), .Q(waddr[15]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1747|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_14_ ( .D(N62), .CLK(clk), .Q(waddr[14]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1748|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_13_ ( .D(N61), .CLK(clk), .Q(waddr[13]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1749|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_12_ ( .D(N60), .CLK(clk), .Q(waddr[12]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1750|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_11_ ( .D(N59), .CLK(clk), .Q(waddr[11]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1751|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_10_ ( .D(N58), .CLK(clk), .Q(waddr[10]) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1752|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_9_ ( .D(N57), .CLK(clk), .Q(waddr[9]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1753|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_8_ ( .D(N56), .CLK(clk), .Q(waddr[8]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1754|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_7_ ( .D(N55), .CLK(clk), .Q(waddr[7]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1755|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_6_ ( .D(N54), .CLK(clk), .Q(waddr[6]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1756|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_5_ ( .D(N53), .CLK(clk), .Q(waddr[5]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1757|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_4_ ( .D(N52), .CLK(clk), .Q(waddr[4]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1758|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_3_ ( .D(N51), .CLK(clk), .Q(waddr[3]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1759|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_2_ ( .D(N50), .CLK(clk), .Q(waddr[2]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1760|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_1_ ( .D(N49), .CLK(clk), .Q(waddr[1]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1761|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT waddr_reg_0_ ( .D(n1859), .CLK(clk), .Q(waddr[0]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1762|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_21_ ( .D(n1883), .CLK(clk), .Q(nnnwaddr1[21]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1763|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_20_ ( .D(n1842), .CLK(clk), .Q(nnnwaddr1[20]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1764|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_19_ ( .D(n1832), .CLK(clk), .Q(nnnwaddr1[19]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1765|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_18_ ( .D(n1831), .CLK(clk), .Q(nnnwaddr1[18]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1766|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_17_ ( .D(n1830), .CLK(clk), .Q(nnnwaddr1[17]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1767|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_16_ ( .D(n1829), .CLK(clk), .Q(nnnwaddr1[16]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1768|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_15_ ( .D(n1833), .CLK(clk), .Q(nnnwaddr1[15]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1769|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_14_ ( .D(n1834), .CLK(clk), .Q(nnnwaddr1[14]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1770|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_13_ ( .D(n1836), .CLK(clk), .Q(nnnwaddr1[13]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1771|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_12_ ( .D(n1835), .CLK(clk), .QN(n1896) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1772|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT nnnwaddr1_reg_11_ ( .D(n1838), .CLK(clk), .QN(n1891) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1773|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT nnnwaddr1_reg_10_ ( .D(n1837), .CLK(clk), .Q(nnnwaddr1[10]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1774|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_9_ ( .D(n1839), .CLK(clk), .Q(nnnwaddr1[9]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1775|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_8_ ( .D(n1840), .CLK(clk), .Q(nnnwaddr1[8]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1776|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_7_ ( .D(n1841), .CLK(clk), .Q(nnnwaddr1[7]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1777|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_6_ ( .D(nnwaddr1_o[6]), .CLK(clk), .Q(nnnwaddr1[6])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1778|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_5_ ( .D(nnwaddr1_o[5]), .CLK(clk), .Q(nnnwaddr1[5])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1780|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_4_ ( .D(nnwaddr1_o[4]), .CLK(clk), .Q(nnnwaddr1[4])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1782|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_3_ ( .D(nnwaddr1_o[3]), .CLK(clk), .Q(nnnwaddr1[3])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1784|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_2_ ( .D(nnwaddr1_o[2]), .CLK(clk), .Q(nnnwaddr1[2])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1786|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_1_ ( .D(nnwaddr1_o[1]), .CLK(clk), .Q(nnnwaddr1[1])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1788|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT nnnwaddr1_reg_0_ ( .D(nnwaddr1_o[0]), .CLK(clk), .Q(nnnwaddr1[0])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1790|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT nnwaddr2_reg_10_ ( .D(cnt_block_col[10]), .SETB(1'b1), .RSTB(
                              |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1814|30): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT nnnwaddr2_reg_10_ ( .D(nnwaddr2[10]), .CLK(clk), .Q(nnnwaddr2[10])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1816|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT nnwaddr2_reg_9_ ( .D(cnt_block_col[9]), .SETB(1'b1), .RSTB(n70), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1818|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT nnnwaddr2_reg_9_ ( .D(nnwaddr2[9]), .CLK(clk), .Q(nnnwaddr2[9]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1820|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT nnwaddr2_reg_8_ ( .D(cnt_block_col[8]), .SETB(1'b1), .RSTB(n71), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1821|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT nnnwaddr2_reg_8_ ( .D(nnwaddr2[8]), .CLK(clk), .Q(nnnwaddr2[8]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1823|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT nnwaddr2_reg_7_ ( .D(cnt_block_col[7]), .SETB(1'b1), .RSTB(n70), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1824|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT nnnwaddr2_reg_7_ ( .D(nnwaddr2[7]), .CLK(clk), .Q(nnnwaddr2[7]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1826|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT nnwaddr2_reg_6_ ( .D(cnt_block_col[6]), .SETB(1'b1), .RSTB(n71), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1827|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT nnnwaddr2_reg_6_ ( .D(nnwaddr2[6]), .CLK(clk), .Q(nnnwaddr2[6]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1829|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT nnwaddr2_reg_5_ ( .D(cnt_block_col[5]), .SETB(1'b1), .RSTB(n70), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1830|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT nnnwaddr2_reg_5_ ( .D(nnwaddr2[5]), .CLK(clk), .Q(nnnwaddr2[5]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1832|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT nnwaddr2_reg_4_ ( .D(cnt_block_col[4]), .SETB(1'b1), .RSTB(n71), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1833|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT nnnwaddr2_reg_4_ ( .D(nnwaddr2[4]), .CLK(clk), .Q(nnnwaddr2[4]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1835|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT nnwaddr2_reg_3_ ( .D(cnt_block_col[3]), .SETB(1'b1), .RSTB(n70), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1836|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT nnnwaddr2_reg_3_ ( .D(nnwaddr2[3]), .CLK(clk), .Q(nnnwaddr2[3]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1838|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT nnwaddr2_reg_2_ ( .D(cnt_d[2]), .SETB(1'b1), .RSTB(n71), .CLK(
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1839|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT nnnwaddr2_reg_2_ ( .D(nnwaddr2[2]), .CLK(clk), .Q(nnnwaddr2[2]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1841|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT nnwaddr2_reg_1_ ( .D(cnt_d[1]), .SETB(1'b1), .RSTB(n70), .CLK(
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1842|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT nnnwaddr2_reg_1_ ( .D(nnwaddr2[1]), .CLK(clk), .Q(nnnwaddr2[1]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1844|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT nnwaddr2_reg_0_ ( .D(cnt_d[0]), .SETB(1'b1), .RSTB(n71), .CLK(
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1845|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT nnnwaddr2_reg_0_ ( .D(nnwaddr2[0]), .CLK(clk), .Q(nnnwaddr2[0]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1847|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT nnwsb_U_reg ( .D(nwsb_U), .SETB(n21), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1866|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT nnnwsb_U_reg ( .D(nnwsb_U), .SETB(n20), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1868|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT wsb_U_reg ( .D(N46), .SETB(n21), .RSTB(1'b1), .CLK(clk), .Q(
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1870|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT nnwsb_V_reg ( .D(nwsb_V), .SETB(n21), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1872|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT nnnwsb_V_reg ( .D(nnwsb_V), .SETB(n20), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1874|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT wsb_V_reg ( .D(N47), .SETB(n21), .RSTB(1'b1), .CLK(clk), .Q(
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1876|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT reg_waddr_reg_2_ ( .D(n360), .CLK(clk), .Q(reg_waddr[2]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1878|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg_waddr_reg_1_ ( .D(n359), .CLK(clk), .Q(reg_waddr[1]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1879|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT reg_wen_reg ( .D(n362), .SETB(n21), .RSTB(1'b1), .CLK(clk), .Q(
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1880|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT reg_r_c_reg ( .D(n361), .CLK(clk), .Q(reg_r_c) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1882|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg_wmode_reg ( .D(n358), .CLK(clk), .Q(reg_wmode) );
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1883|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT reg_raddr_reg_2_ ( .D(n163), .SETB(1'b1), .RSTB(n3), .CLK(clk), 
                              |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1884|30): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT reg_raddr_reg_1_ ( .D(n163), .SETB(1'b1), .RSTB(n154), .CLK(clk), .Q(reg_raddr[1]) );
                              |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1886|30): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT reg_raddr_reg_0_ ( .D(n163), .SETB(1'b1), .RSTB(n147), .CLK(clk), .Q(reg_raddr[0]) );
                              |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1887|30): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT clear_reg ( .D(clear_nx), .SETB(1'b1), .RSTB(n20), .CLK(clk), 
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1892|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  FADDX1_HVT U21 ( .A(img_width[7]), .B(n1175), .CI(n1141), .CO(n14) );
               |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,1915|15): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

  HADDX1_HVT U1049 ( .A0(cnt_block_col[7]), .B0(n1127), .SO(n1175) );
                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,2967|17): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

  HADDX1_HVT U1059 ( .A0(cnt_block_col[6]), .B0(n1118), .SO(n1822) );
                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,2980|17): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

  HADDX1_HVT U1071 ( .A0(cnt_block_col[8]), .B0(n1128), .SO(n1159) );
                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,2994|17): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

  HADDX1_HVT U1081 ( .A0(cnt_block_col[9]), .B0(n1133), .SO(n1818) );
                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,3004|17): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

  HADDX1_HVT U1532 ( .A0(img_height[10]), .B0(n1689), .SO(img_height_2_nx[10])
                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,3514|17): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

  HADDX1_HVT U1632 ( .A0(n1904), .B0(n1786), .SO(n1788) );
                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,3658|17): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

  DFFX1_HVT en_in_addr_reg_2_ ( .D(sel_in_addr[2]), .CLK(clk), .Q(
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4228|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT en_in_addr_reg_1_ ( .D(sel_in_addr[1]), .CLK(clk), .Q(
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4230|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT en_in_addr_reg_0_ ( .D(sel_in_addr[0]), .CLK(clk), .Q(
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4232|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__0_ ( .D(n769), .CLK(clk), .Q(register[648]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4390|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__1_ ( .D(n768), .CLK(clk), .Q(register[649]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4391|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__2_ ( .D(n767), .CLK(clk), .Q(register[650]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4392|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__3_ ( .D(n766), .CLK(clk), .Q(register[651]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4393|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__4_ ( .D(n765), .CLK(clk), .Q(register[652]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4394|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__5_ ( .D(n764), .CLK(clk), .Q(register[653]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4395|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__6_ ( .D(n763), .CLK(clk), .Q(register[654]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4396|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__7_ ( .D(n762), .CLK(clk), .Q(register[655]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4397|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__8_ ( .D(n761), .CLK(clk), .Q(register[656]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4398|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__9_ ( .D(n760), .CLK(clk), .Q(register[657]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4399|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__10_ ( .D(n759), .CLK(clk), .Q(register[658]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4400|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__11_ ( .D(n758), .CLK(clk), .Q(register[659]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4401|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__1__0_ ( .D(n757), .CLK(clk), .Q(register[744]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4402|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__1__2_ ( .D(n755), .CLK(clk), .Q(register[746]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4405|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__1__4_ ( .D(n753), .CLK(clk), .Q(register[748]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4408|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__1__5_ ( .D(n752), .CLK(clk), .Q(register[749]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4409|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__1__6_ ( .D(n751), .CLK(clk), .Q(register[750]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4410|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__1__7_ ( .D(n750), .CLK(clk), .Q(register[751]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4411|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__1__8_ ( .D(n749), .CLK(clk), .Q(register[752]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4412|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__1__9_ ( .D(n748), .CLK(clk), .Q(register[753]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4413|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__1__10_ ( .D(n747), .CLK(clk), .Q(register[754]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4414|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__1__11_ ( .D(n746), .CLK(clk), .Q(register[755]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4415|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__3__0_ ( .D(n661), .CLK(clk), .Q(register[720]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4584|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__3__1_ ( .D(n660), .CLK(clk), .Q(register[721]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4585|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__3__2_ ( .D(n659), .CLK(clk), .Q(register[722]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4586|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__3__3_ ( .D(n658), .CLK(clk), .Q(register[723]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4587|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__3__4_ ( .D(n657), .CLK(clk), .Q(register[724]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4588|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__3__5_ ( .D(n656), .CLK(clk), .Q(register[725]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4589|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__3__6_ ( .D(n655), .CLK(clk), .Q(register[726]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4590|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__3__7_ ( .D(n654), .CLK(clk), .Q(register[727]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4591|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__3__8_ ( .D(n653), .CLK(clk), .Q(register[728]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4592|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__3__9_ ( .D(n652), .CLK(clk), .Q(register[729]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4593|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__3__10_ ( .D(n651), .CLK(clk), .Q(register[730]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4594|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__3__11_ ( .D(n650), .CLK(clk), .Q(register[731]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4595|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__5__0_ ( .D(n625), .CLK(clk), .Q(register[216]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4644|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__5__1_ ( .D(n624), .CLK(clk), .Q(register[217]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4645|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__5__2_ ( .D(n623), .CLK(clk), .Q(register[218]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4646|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__5__3_ ( .D(n622), .CLK(clk), .Q(register[219]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4647|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__5__4_ ( .D(n621), .CLK(clk), .Q(register[220]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4648|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__5__5_ ( .D(n620), .CLK(clk), .Q(register[221]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4649|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__5__6_ ( .D(n619), .CLK(clk), .Q(register[222]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4650|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__5__7_ ( .D(n618), .CLK(clk), .Q(register[223]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4651|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__5__8_ ( .D(n617), .CLK(clk), .Q(register[224]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4652|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__5__9_ ( .D(n616), .CLK(clk), .Q(register[225]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4653|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__5__10_ ( .D(n615), .CLK(clk), .Q(register[226]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4654|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__5__11_ ( .D(n614), .CLK(clk), .Q(register[227]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4655|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__5__0_ ( .D(n565), .CLK(clk), .Q(register[696]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4752|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__5__1_ ( .D(n564), .CLK(clk), .Q(register[697]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4753|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__5__2_ ( .D(n563), .CLK(clk), .Q(register[698]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4754|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__5__3_ ( .D(n562), .CLK(clk), .Q(register[699]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4755|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__5__4_ ( .D(n561), .CLK(clk), .Q(register[700]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4756|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__5__5_ ( .D(n560), .CLK(clk), .Q(register[701]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4757|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__5__6_ ( .D(n559), .CLK(clk), .Q(register[702]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4758|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__5__7_ ( .D(n558), .CLK(clk), .Q(register[703]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4759|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__5__8_ ( .D(n557), .CLK(clk), .Q(register[704]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4760|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__5__9_ ( .D(n556), .CLK(clk), .Q(register[705]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4761|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__5__10_ ( .D(n555), .CLK(clk), .Q(register[706]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4762|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__5__11_ ( .D(n554), .CLK(clk), .Q(register[707]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4763|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__7__0_ ( .D(n553), .CLK(clk), .Q(register[0]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4764|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__7__1_ ( .D(n552), .CLK(clk), .Q(register[1]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4765|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__7__2_ ( .D(n551), .CLK(clk), .Q(register[2]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4766|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__7__3_ ( .D(n550), .CLK(clk), .Q(register[3]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4767|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__7__4_ ( .D(n549), .CLK(clk), .Q(register[4]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4768|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__7__5_ ( .D(n548), .CLK(clk), .Q(register[5]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4769|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__7__6_ ( .D(n547), .CLK(clk), .Q(register[6]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4770|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__7__7_ ( .D(n546), .CLK(clk), .Q(register[7]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4771|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__7__8_ ( .D(n545), .CLK(clk), .Q(register[8]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4772|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__7__9_ ( .D(n544), .CLK(clk), .Q(register[9]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4773|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__7__10_ ( .D(n543), .CLK(clk), .Q(register[10]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4774|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__7__11_ ( .D(n542), .CLK(clk), .Q(register[11]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4775|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__7__4_ ( .D(n489), .CLK(clk), .Q(register[484]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4880|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__7__8_ ( .D(n485), .CLK(clk), .Q(register[488]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4887|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__7__9_ ( .D(n484), .CLK(clk), .Q(register[489]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4888|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__7__10_ ( .D(n483), .CLK(clk), .Q(register[490]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4889|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__7__0_ ( .D(n469), .CLK(clk), .Q(register[672]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4916|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__7__1_ ( .D(n468), .CLK(clk), .Q(register[673]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4917|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__7__2_ ( .D(n467), .CLK(clk), .Q(register[674]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4918|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__7__3_ ( .D(n466), .CLK(clk), .Q(register[675]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4919|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__7__4_ ( .D(n465), .CLK(clk), .Q(register[676]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4920|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__7__5_ ( .D(n464), .CLK(clk), .Q(register[677]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4921|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__7__6_ ( .D(n463), .CLK(clk), .Q(register[678]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4922|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__7__7_ ( .D(n462), .CLK(clk), .Q(register[679]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4923|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__7__8_ ( .D(n461), .CLK(clk), .Q(register[680]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4924|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__7__9_ ( .D(n460), .CLK(clk), .Q(register[681]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4925|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__7__10_ ( .D(n459), .CLK(clk), .Q(register[682]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4926|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__7__11_ ( .D(n458), .CLK(clk), .Q(register[683]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4927|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__0__0_ ( .D(n457), .CLK(clk), .Q(register[84]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4928|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__0__1_ ( .D(n456), .CLK(clk), .Q(register[85]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4929|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__0__2_ ( .D(n455), .CLK(clk), .Q(register[86]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4930|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__0__3_ ( .D(n454), .CLK(clk), .Q(register[87]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4931|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__0__4_ ( .D(n453), .CLK(clk), .Q(register[88]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4932|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__0__5_ ( .D(n452), .CLK(clk), .Q(register[89]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4933|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__0__6_ ( .D(n451), .CLK(clk), .Q(register[90]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4934|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__0__7_ ( .D(n450), .CLK(clk), .Q(register[91]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4935|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__0__8_ ( .D(n449), .CLK(clk), .Q(register[92]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4936|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__0__9_ ( .D(n448), .CLK(clk), .Q(register[93]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4937|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__0__10_ ( .D(n447), .CLK(clk), .Q(register[94]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4938|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__0__11_ ( .D(n446), .CLK(clk), .Q(register[95]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4939|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__0__0_ ( .D(n445), .CLK(clk), .Q(register[180]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4940|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__0__1_ ( .D(n444), .CLK(clk), .Q(register[181]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4941|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__0__2_ ( .D(n443), .CLK(clk), .Q(register[182]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4942|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__0__3_ ( .D(n442), .CLK(clk), .Q(register[183]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4943|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__0__4_ ( .D(n441), .CLK(clk), .Q(register[184]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4944|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__0__5_ ( .D(n440), .CLK(clk), .Q(register[185]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4945|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__0__6_ ( .D(n439), .CLK(clk), .Q(register[186]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4946|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__0__7_ ( .D(n438), .CLK(clk), .Q(register[187]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4947|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__0__8_ ( .D(n437), .CLK(clk), .Q(register[188]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4948|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__0__9_ ( .D(n436), .CLK(clk), .Q(register[189]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4949|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__0__10_ ( .D(n435), .CLK(clk), .Q(register[190]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4950|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__0__11_ ( .D(n434), .CLK(clk), .Q(register[191]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4951|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__0__0_ ( .D(n433), .CLK(clk), .Q(register[276]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4952|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__0__1_ ( .D(n432), .CLK(clk), .Q(register[277]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4953|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__0__2_ ( .D(n431), .CLK(clk), .Q(register[278]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4954|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__0__3_ ( .D(n430), .CLK(clk), .Q(register[279]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4955|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__0__4_ ( .D(n429), .CLK(clk), .Q(register[280]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4956|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__0__5_ ( .D(n428), .CLK(clk), .Q(register[281]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4957|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__0__6_ ( .D(n427), .CLK(clk), .Q(register[282]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4958|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__0__7_ ( .D(n426), .CLK(clk), .Q(register[283]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4959|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__0__8_ ( .D(n425), .CLK(clk), .Q(register[284]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4960|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__0__9_ ( .D(n424), .CLK(clk), .Q(register[285]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4961|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__0__10_ ( .D(n423), .CLK(clk), .Q(register[286]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4962|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__0__11_ ( .D(n422), .CLK(clk), .Q(register[287]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4963|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__0__0_ ( .D(n421), .CLK(clk), .Q(register[372]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4964|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__0__1_ ( .D(n420), .CLK(clk), .Q(register[373]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4965|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__0__2_ ( .D(n419), .CLK(clk), .Q(register[374]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4966|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__0__3_ ( .D(n418), .CLK(clk), .Q(register[375]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4967|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__0__4_ ( .D(n417), .CLK(clk), .Q(register[376]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4968|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__0__5_ ( .D(n416), .CLK(clk), .Q(register[377]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4969|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__0__6_ ( .D(n415), .CLK(clk), .Q(register[378]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4970|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__0__7_ ( .D(n414), .CLK(clk), .Q(register[379]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4971|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__0__8_ ( .D(n413), .CLK(clk), .Q(register[380]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4972|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__0__9_ ( .D(n412), .CLK(clk), .Q(register[381]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4973|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__0__10_ ( .D(n411), .CLK(clk), .Q(register[382]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4974|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__0__11_ ( .D(n410), .CLK(clk), .Q(register[383]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,4975|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__0__0_ ( .D(n397), .CLK(clk), .Q(register[564]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5000|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__0__1_ ( .D(n396), .CLK(clk), .Q(register[565]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5001|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__0__2_ ( .D(n395), .CLK(clk), .Q(register[566]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5002|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__0__3_ ( .D(n394), .CLK(clk), .Q(register[567]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5003|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__0__4_ ( .D(n393), .CLK(clk), .Q(register[568]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5004|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__0__5_ ( .D(n392), .CLK(clk), .Q(register[569]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5005|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__0__6_ ( .D(n391), .CLK(clk), .Q(register[570]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5006|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__0__7_ ( .D(n390), .CLK(clk), .Q(register[571]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5007|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__0__8_ ( .D(n389), .CLK(clk), .Q(register[572]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5008|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__0__9_ ( .D(n388), .CLK(clk), .Q(register[573]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5009|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__0__10_ ( .D(n387), .CLK(clk), .Q(register[574]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5010|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__0__11_ ( .D(n386), .CLK(clk), .Q(register[575]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5011|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__0__0_ ( .D(n385), .CLK(clk), .Q(register[660]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5012|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__0__1_ ( .D(n384), .CLK(clk), .Q(register[661]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5013|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__0__2_ ( .D(n383), .CLK(clk), .Q(register[662]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5014|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__0__3_ ( .D(n382), .CLK(clk), .Q(register[663]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5015|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__0__4_ ( .D(n381), .CLK(clk), .Q(register[664]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5016|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__0__5_ ( .D(n380), .CLK(clk), .Q(register[665]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5017|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__0__6_ ( .D(n379), .CLK(clk), .Q(register[666]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5018|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__0__7_ ( .D(n378), .CLK(clk), .Q(register[667]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5019|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__0__8_ ( .D(n377), .CLK(clk), .Q(register[668]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5020|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__0__9_ ( .D(n376), .CLK(clk), .Q(register[669]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5021|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__0__10_ ( .D(n375), .CLK(clk), .Q(register[670]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5022|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__0__11_ ( .D(n374), .CLK(clk), .Q(register[671]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5023|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__0__0_ ( .D(n373), .CLK(clk), .Q(register[756]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5024|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__0__1_ ( .D(n372), .CLK(clk), .Q(register[757]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5025|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__0__2_ ( .D(n371), .CLK(clk), .Q(register[758]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5026|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__0__3_ ( .D(n370), .CLK(clk), .Q(register[759]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5027|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__0__4_ ( .D(n369), .CLK(clk), .Q(register[760]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5028|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__0__5_ ( .D(n368), .CLK(clk), .Q(register[761]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5029|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__0__6_ ( .D(n367), .CLK(clk), .Q(register[762]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5030|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__0__7_ ( .D(n366), .CLK(clk), .Q(register[763]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5031|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__0__8_ ( .D(n365), .CLK(clk), .Q(register[764]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5032|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__0__9_ ( .D(n364), .CLK(clk), .Q(register[765]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5033|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__0__10_ ( .D(n363), .CLK(clk), .Q(register[766]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5034|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__0__11_ ( .D(n362), .CLK(clk), .Q(register[767]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5035|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__2__0_ ( .D(n301), .CLK(clk), .Q(register[540]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5156|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__2__1_ ( .D(n300), .CLK(clk), .Q(register[541]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5157|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__2__2_ ( .D(n299), .CLK(clk), .Q(register[542]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5158|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__2__3_ ( .D(n298), .CLK(clk), .Q(register[543]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5159|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__2__4_ ( .D(n297), .CLK(clk), .Q(register[544]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5160|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__2__5_ ( .D(n296), .CLK(clk), .Q(register[545]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5161|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__2__6_ ( .D(n295), .CLK(clk), .Q(register[546]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5162|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__2__7_ ( .D(n294), .CLK(clk), .Q(register[547]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5163|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__2__8_ ( .D(n293), .CLK(clk), .Q(register[548]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5164|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__2__9_ ( .D(n292), .CLK(clk), .Q(register[549]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5165|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__2__10_ ( .D(n291), .CLK(clk), .Q(register[550]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5166|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__2__11_ ( .D(n290), .CLK(clk), .Q(register[551]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5167|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__2__0_ ( .D(n277), .CLK(clk), .Q(register[732]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5192|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__2__1_ ( .D(n276), .CLK(clk), .Q(register[733]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5193|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__2__2_ ( .D(n275), .CLK(clk), .Q(register[734]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5194|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__2__3_ ( .D(n274), .CLK(clk), .Q(register[735]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5195|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__2__4_ ( .D(n273), .CLK(clk), .Q(register[736]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5196|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__2__5_ ( .D(n272), .CLK(clk), .Q(register[737]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5197|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__2__6_ ( .D(n271), .CLK(clk), .Q(register[738]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5198|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__2__7_ ( .D(n270), .CLK(clk), .Q(register[739]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5199|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__2__8_ ( .D(n269), .CLK(clk), .Q(register[740]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5200|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__2__9_ ( .D(n268), .CLK(clk), .Q(register[741]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5201|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__2__10_ ( .D(n267), .CLK(clk), .Q(register[742]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5202|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__2__11_ ( .D(n266), .CLK(clk), .Q(register[743]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5203|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__4__0_ ( .D(n22900), .CLK(clk), .Q(register[324])
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5276|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__4__1_ ( .D(n22800), .CLK(clk), .Q(register[325])
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5278|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__4__2_ ( .D(n227), .CLK(clk), .Q(register[326]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5280|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__4__3_ ( .D(n226), .CLK(clk), .Q(register[327]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5281|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__4__4_ ( .D(n225), .CLK(clk), .Q(register[328]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5282|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__4__5_ ( .D(n224), .CLK(clk), .Q(register[329]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5283|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__4__6_ ( .D(n223), .CLK(clk), .Q(register[330]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5284|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__4__7_ ( .D(n222), .CLK(clk), .Q(register[331]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5285|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__4__8_ ( .D(n221), .CLK(clk), .Q(register[332]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5286|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__4__9_ ( .D(n220), .CLK(clk), .Q(register[333]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5287|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__4__10_ ( .D(n219), .CLK(clk), .Q(register[334]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5288|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__4__11_ ( .D(n218), .CLK(clk), .Q(register[335]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5289|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__4__0_ ( .D(n181), .CLK(clk), .Q(register[708]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5362|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__4__1_ ( .D(n180), .CLK(clk), .Q(register[709]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5363|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__4__2_ ( .D(n179), .CLK(clk), .Q(register[710]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5364|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__4__3_ ( .D(n178), .CLK(clk), .Q(register[711]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5365|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__4__4_ ( .D(n177), .CLK(clk), .Q(register[712]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5366|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__4__5_ ( .D(n176), .CLK(clk), .Q(register[713]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5367|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__4__6_ ( .D(n175), .CLK(clk), .Q(register[714]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5368|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__4__7_ ( .D(n174), .CLK(clk), .Q(register[715]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5369|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__4__8_ ( .D(n173), .CLK(clk), .Q(register[716]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5370|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__4__9_ ( .D(n172), .CLK(clk), .Q(register[717]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5371|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__4__10_ ( .D(n171), .CLK(clk), .Q(register[718]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5372|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_0__4__11_ ( .D(n170), .CLK(clk), .Q(register[719]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5373|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_0_ ( .D(out77[0]), .CLK(clk), .Q(out7[0]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5376|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_1_ ( .D(out77[1]), .CLK(clk), .Q(out7[1]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5379|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_2_ ( .D(out77[2]), .CLK(clk), .Q(out7[2]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5382|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_3_ ( .D(out77[3]), .CLK(clk), .Q(out7[3]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5385|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_4_ ( .D(out77[4]), .CLK(clk), .Q(out7[4]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5388|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_5_ ( .D(out77[5]), .CLK(clk), .Q(out7[5]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5391|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_6_ ( .D(out77[6]), .CLK(clk), .Q(out7[6]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5394|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_7_ ( .D(out77[7]), .CLK(clk), .Q(out7[7]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5397|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_8_ ( .D(out77[8]), .CLK(clk), .Q(out7[8]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5400|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_9_ ( .D(out77[9]), .CLK(clk), .Q(out7[9]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5403|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_10_ ( .D(out77[10]), .CLK(clk), .Q(out7[10]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5406|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_11_ ( .D(out77[11]), .CLK(clk), .Q(out7[11]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5409|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__0_ ( .D(n157), .CLK(clk), .Q(register[108]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5410|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__1_ ( .D(n156), .CLK(clk), .Q(register[109]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5411|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__2_ ( .D(n155), .CLK(clk), .Q(register[110]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5412|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__3_ ( .D(n154), .CLK(clk), .Q(register[111]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5413|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__4_ ( .D(n153), .CLK(clk), .Q(register[112]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5414|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__5_ ( .D(n152), .CLK(clk), .Q(register[113]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5415|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__6_ ( .D(n151), .CLK(clk), .Q(register[114]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5416|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__7_ ( .D(n150), .CLK(clk), .Q(register[115]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5417|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__8_ ( .D(n149), .CLK(clk), .Q(register[116]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5418|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__9_ ( .D(n148), .CLK(clk), .Q(register[117]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5419|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__10_ ( .D(n147), .CLK(clk), .Q(register[118]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5420|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__11_ ( .D(n146), .CLK(clk), .Q(register[119]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5421|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_0_ ( .D(out55[0]), .CLK(clk), .Q(out5[0]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5424|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_1_ ( .D(out55[1]), .CLK(clk), .Q(out5[1]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5427|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_2_ ( .D(out55[2]), .CLK(clk), .Q(out5[2]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5430|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_3_ ( .D(out55[3]), .CLK(clk), .Q(out5[3]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5433|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_4_ ( .D(out55[4]), .CLK(clk), .Q(out5[4]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5436|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_5_ ( .D(out55[5]), .CLK(clk), .Q(out5[5]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5439|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_6_ ( .D(out55[6]), .CLK(clk), .Q(out5[6]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5442|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_7_ ( .D(out55[7]), .CLK(clk), .Q(out5[7]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5445|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_8_ ( .D(out55[8]), .CLK(clk), .Q(out5[8]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5448|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_9_ ( .D(out55[9]), .CLK(clk), .Q(out5[9]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5451|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_10_ ( .D(out55[10]), .CLK(clk), .Q(out5[10]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5454|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_11_ ( .D(out55[11]), .CLK(clk), .Q(out5[11]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5457|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_0_ ( .D(out44[0]), .CLK(clk), .Q(out4[0]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5460|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_1_ ( .D(out44[1]), .CLK(clk), .Q(out4[1]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5463|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_2_ ( .D(out44[2]), .CLK(clk), .Q(out4[2]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5466|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_3_ ( .D(out44[3]), .CLK(clk), .Q(out4[3]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5469|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_4_ ( .D(out44[4]), .CLK(clk), .Q(out4[4]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5472|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_5_ ( .D(out44[5]), .CLK(clk), .Q(out4[5]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5475|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_6_ ( .D(out44[6]), .CLK(clk), .Q(out4[6]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5478|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_7_ ( .D(out44[7]), .CLK(clk), .Q(out4[7]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5481|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_8_ ( .D(out44[8]), .CLK(clk), .Q(out4[8]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5484|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_9_ ( .D(out44[9]), .CLK(clk), .Q(out4[9]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5487|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_10_ ( .D(out44[10]), .CLK(clk), .Q(out4[10]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5490|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_11_ ( .D(out44[11]), .CLK(clk), .Q(out4[11]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5493|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out3_reg_0_ ( .D(n3830), .SETB(n119), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5496|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_1_ ( .D(n3811), .SETB(n116), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5500|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_2_ ( .D(n3794), .SETB(n113), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5504|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_3_ ( .D(n3777), .SETB(n110), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5508|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_4_ ( .D(n3760), .SETB(n107), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5512|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_5_ ( .D(n3743), .SETB(n104), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5516|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_6_ ( .D(n3726), .SETB(n101), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5520|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_7_ ( .D(n3709), .SETB(n98), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5524|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_8_ ( .D(n3692), .SETB(n95), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5528|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_9_ ( .D(n3675), .SETB(n92), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5532|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_10_ ( .D(n3658), .SETB(n89), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5536|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_11_ ( .D(n3641), .SETB(n86), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5540|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT out2_reg_0_ ( .D(out22[0]), .CLK(clk), .Q(out2[0]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5544|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_1_ ( .D(out22[1]), .CLK(clk), .Q(out2[1]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5547|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_2_ ( .D(out22[2]), .CLK(clk), .Q(out2[2]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5550|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_3_ ( .D(out22[3]), .CLK(clk), .Q(out2[3]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5553|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_4_ ( .D(out22[4]), .CLK(clk), .Q(out2[4]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5556|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_5_ ( .D(out22[5]), .CLK(clk), .Q(out2[5]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5559|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_6_ ( .D(out22[6]), .CLK(clk), .Q(out2[6]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5562|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_7_ ( .D(out22[7]), .CLK(clk), .Q(out2[7]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5565|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_8_ ( .D(out22[8]), .CLK(clk), .Q(out2[8]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5568|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_9_ ( .D(out22[9]), .CLK(clk), .Q(out2[9]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5571|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_10_ ( .D(out22[10]), .CLK(clk), .Q(out2[10]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5574|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_11_ ( .D(out22[11]), .CLK(clk), .Q(out2[11]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5577|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out1_reg_0_ ( .D(n3513), .SETB(n71), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5580|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_1_ ( .D(n3497), .SETB(n68), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5584|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_2_ ( .D(n3482), .SETB(n65), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5588|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_3_ ( .D(n3467), .SETB(n62), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5592|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_4_ ( .D(n3452), .SETB(n59), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5596|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_5_ ( .D(n3437), .SETB(n56), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5600|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_6_ ( .D(n3422), .SETB(n53), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5604|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_7_ ( .D(n3407), .SETB(n50), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5608|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_8_ ( .D(n3392), .SETB(n47), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5612|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_9_ ( .D(n3377), .SETB(n44), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5616|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_10_ ( .D(n3362), .SETB(n41), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5620|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_11_ ( .D(n3347), .SETB(n38), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5624|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out6_reg_0_ ( .D(n4420), .SETB(n35), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5628|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__1_ ( .D(n34), .CLK(clk), .Q(register[685]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5630|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_1_ ( .D(n4394), .SETB(n32), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5631|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__2_ ( .D(n31), .CLK(clk), .Q(register[686]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5633|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_2_ ( .D(n4376), .SETB(n29), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5634|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out6_reg_3_ ( .D(n4358), .SETB(n26), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5638|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out6_reg_4_ ( .D(n4340), .SETB(n23), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5642|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__5_ ( .D(n22), .CLK(clk), .Q(register[689]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5644|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_5_ ( .D(n4322), .SETB(n20), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5645|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out6_reg_6_ ( .D(n4304), .SETB(n17), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5649|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__7_ ( .D(n16), .CLK(clk), .Q(register[691]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5651|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_7_ ( .D(n4286), .SETB(n14), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5652|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out6_reg_8_ ( .D(n4268), .SETB(n11), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5656|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__9_ ( .D(n10), .CLK(clk), .Q(register[693]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5658|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_9_ ( .D(n4250), .SETB(n8), .RSTB(1'b1), .CLK(clk), .Q(
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5659|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__10_ ( .D(n7), .CLK(clk), .Q(register[694]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5661|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_10_ ( .D(n4232), .SETB(n5), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5662|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out6_reg_11_ ( .D(n4214), .SETB(n2), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5666|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT out0_reg_0_ ( .D(N228), .CLK(clk), .Q(out0[0]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5668|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_1_ ( .D(N229), .CLK(clk), .Q(out0[1]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5669|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_2_ ( .D(N230), .CLK(clk), .Q(out0[2]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5670|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_3_ ( .D(N231), .CLK(clk), .Q(out0[3]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5671|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_4_ ( .D(N232), .CLK(clk), .Q(out0[4]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5672|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_5_ ( .D(N233), .CLK(clk), .Q(out0[5]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5673|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_6_ ( .D(N234), .CLK(clk), .Q(out0[6]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5674|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_7_ ( .D(N235), .CLK(clk), .Q(out0[7]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5675|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_8_ ( .D(N236), .CLK(clk), .Q(out0[8]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5676|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_9_ ( .D(N237), .CLK(clk), .Q(out0[9]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5677|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_10_ ( .D(N238), .CLK(clk), .Q(out0[10]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5678|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_11_ ( .D(N239), .CLK(clk), .Q(out0[11]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,5679|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  HADDX1_HVT U1996 ( .A0(n1403), .B0(n2328), .SO(n4646) );
                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,8473|17): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

  HADDX1_HVT U3233 ( .A0(n3205), .B0(n3204), .SO(n3213) );
                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,10425|17): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

  DFFX1_HVT en_in_addr_reg_2_ ( .D(sel_in_addr[2]), .CLK(clk), .Q(
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13179|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT en_in_addr_reg_1_ ( .D(sel_in_addr[1]), .CLK(clk), .Q(
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13181|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT en_in_addr_reg_0_ ( .D(sel_in_addr[0]), .CLK(clk), .Q(
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13183|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_3__1__9_ ( .D(n784), .CLK(clk), .QN(n3663) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13305|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_2__1__0_ ( .D(n781), .CLK(clk), .Q(register[542]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13310|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__1__1_ ( .D(n780), .CLK(clk), .Q(register[543]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13311|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__1__2_ ( .D(n779), .CLK(clk), .Q(register[544]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13312|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__1__3_ ( .D(n778), .CLK(clk), .Q(register[545]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13313|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__1__5_ ( .D(n776), .CLK(clk), .Q(register[547]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13316|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__1__6_ ( .D(n775), .CLK(clk), .Q(register[548]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13317|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__1__7_ ( .D(n774), .CLK(clk), .Q(register[549]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13318|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__1__8_ ( .D(n773), .CLK(clk), .Q(register[550]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13319|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__1__9_ ( .D(n3466), .CLK(clk), .QN(n3535) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13320|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_2__1__10_ ( .D(n771), .CLK(clk), .Q(register[551]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13321|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__1__11_ ( .D(n770), .CLK(clk), .Q(register[552]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13322|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__0_ ( .D(n769), .CLK(clk), .Q(register[633]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13323|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__1_ ( .D(n768), .CLK(clk), .Q(register[634]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13324|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__2_ ( .D(n767), .CLK(clk), .Q(register[635]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13325|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__3_ ( .D(n766), .CLK(clk), .Q(register[636]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13326|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__5_ ( .D(n764), .CLK(clk), .Q(register[638]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13329|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__6_ ( .D(n763), .CLK(clk), .Q(register[639]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13330|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__7_ ( .D(n762), .CLK(clk), .Q(register[640]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13331|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__8_ ( .D(n761), .CLK(clk), .Q(register[641]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13332|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_1__1__10_ ( .D(n759), .CLK(clk), .Q(register[643]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13335|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_3__3__0_ ( .D(n697), .CLK(clk), .Q(register[423]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13458|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_3__3__1_ ( .D(n696), .CLK(clk), .Q(register[424]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13459|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_3__3__2_ ( .D(n695), .CLK(clk), .Q(register[425]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13460|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_3__3__3_ ( .D(n694), .CLK(clk), .Q(register[426]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13461|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_3__3__4_ ( .D(n693), .CLK(clk), .Q(register[427]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13462|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_3__3__6_ ( .D(n691), .CLK(clk), .Q(register[429]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13465|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_3__3__7_ ( .D(n690), .CLK(clk), .Q(register[430]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13466|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_3__3__8_ ( .D(n689), .CLK(clk), .Q(register[431]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13467|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_3__3__9_ ( .D(n688), .CLK(clk), .Q(register[432]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13468|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_3__3__10_ ( .D(n687), .CLK(clk), .Q(register[433]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13469|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_3__3__11_ ( .D(n686), .CLK(clk), .Q(register[434]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13470|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__3__0_ ( .D(n685), .CLK(clk), .Q(register[518]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13471|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__3__1_ ( .D(n684), .CLK(clk), .Q(register[519]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13472|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__3__2_ ( .D(n683), .CLK(clk), .Q(register[520]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13473|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__3__3_ ( .D(n682), .CLK(clk), .Q(register[521]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13474|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__3__4_ ( .D(n681), .CLK(clk), .Q(register[522]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13475|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__3__6_ ( .D(n679), .CLK(clk), .Q(register[524]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13478|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__3__7_ ( .D(n678), .CLK(clk), .Q(register[525]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13479|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__3__8_ ( .D(n677), .CLK(clk), .Q(register[526]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13480|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__3__9_ ( .D(n676), .CLK(clk), .Q(register[527]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13481|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__3__10_ ( .D(n675), .CLK(clk), .Q(register[528]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13482|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_2__3__11_ ( .D(n674), .CLK(clk), .Q(register[529]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13483|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_5__5__7_ ( .D(n3420), .CLK(clk), .QN(n3158) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13594|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_4__5__7_ ( .D(n3450), .CLK(clk), .QN(n4063) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13617|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_1__5__7_ ( .D(n570), .CLK(clk), .QN(n3398) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13688|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_1__5__9_ ( .D(n568), .CLK(clk), .QN(n3368) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13691|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_0__5__7_ ( .D(n3435), .CLK(clk), .QN(n3155) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13710|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_0__5__9_ ( .D(n3432), .CLK(clk), .QN(n3171) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13713|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_5__7__6_ ( .D(n523), .CLK(clk), .QN(n4503) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13778|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_4__7__6_ ( .D(n511), .CLK(clk), .QN(n4506) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13801|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_1__7__6_ ( .D(n475), .CLK(clk), .QN(n4505) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13872|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_0__7__6_ ( .D(n3462), .CLK(clk), .QN(n3137) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,13895|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_5__2__6_ ( .D(n3544), .CLK(clk), .QN(n2573) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14158|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_5__2__7_ ( .D(n3545), .CLK(clk), .QN(n2570) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14159|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_4__2__6_ ( .D(n3495), .CLK(clk), .QN(n2351) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14180|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT register_reg_4__2__7_ ( .D(n3494), .CLK(clk), .QN(n2348) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14181|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT out7_reg_0_ ( .D(out77[0]), .CLK(clk), .Q(out7[0]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14480|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__6__1_ ( .D(n168), .CLK(clk), .Q(register[13]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14481|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_1_ ( .D(out77[1]), .CLK(clk), .Q(out7[1]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14482|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__6__2_ ( .D(n167), .CLK(clk), .Q(register[14]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14483|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_2_ ( .D(out77[2]), .CLK(clk), .Q(out7[2]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14484|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_7__6__3_ ( .D(n166), .CLK(clk), .Q(register[15]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14485|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_3_ ( .D(out77[3]), .CLK(clk), .Q(out7[3]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14486|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_4_ ( .D(out77[4]), .CLK(clk), .Q(out7[4]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14489|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_5_ ( .D(out77[5]), .CLK(clk), .Q(out7[5]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14492|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_6_ ( .D(out77[6]), .CLK(clk), .Q(out7[6]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14495|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_7_ ( .D(out77[7]), .CLK(clk), .Q(out7[7]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14498|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_8_ ( .D(out77[8]), .CLK(clk), .Q(out7[8]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14501|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_9_ ( .D(out77[9]), .CLK(clk), .Q(out7[9]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14504|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_10_ ( .D(out77[10]), .CLK(clk), .Q(out7[10]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14507|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out7_reg_11_ ( .D(out77[11]), .CLK(clk), .Q(out7[11]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14510|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__1_ ( .D(n156), .CLK(clk), .Q(register[109]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14513|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__2_ ( .D(n155), .CLK(clk), .Q(register[110]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14514|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_6__6__3_ ( .D(n154), .CLK(clk), .Q(register[111]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14515|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_0_ ( .D(out55[0]), .CLK(clk), .Q(out5[0]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14534|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_1_ ( .D(out55[1]), .CLK(clk), .Q(out5[1]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14537|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_2_ ( .D(out55[2]), .CLK(clk), .Q(out5[2]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14540|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_3_ ( .D(out55[3]), .CLK(clk), .Q(out5[3]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14543|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_4_ ( .D(out55[4]), .CLK(clk), .Q(out5[4]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14546|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_5_ ( .D(out55[5]), .CLK(clk), .Q(out5[5]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14549|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_6_ ( .D(out55[6]), .CLK(clk), .Q(out5[6]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14552|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_7_ ( .D(out55[7]), .CLK(clk), .Q(out5[7]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14555|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_8_ ( .D(out55[8]), .CLK(clk), .Q(out5[8]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14558|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_9_ ( .D(out55[9]), .CLK(clk), .Q(out5[9]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14561|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_10_ ( .D(out55[10]), .CLK(clk), .Q(out5[10]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14564|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out5_reg_11_ ( .D(out55[11]), .CLK(clk), .Q(out5[11]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14567|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_0_ ( .D(out44[0]), .CLK(clk), .Q(out4[0]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14570|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__6__1_ ( .D(n132), .CLK(clk), .Q(register[296]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14571|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_1_ ( .D(out44[1]), .CLK(clk), .Q(out4[1]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14572|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__6__2_ ( .D(n131), .CLK(clk), .Q(register[297]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14573|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_2_ ( .D(out44[2]), .CLK(clk), .Q(out4[2]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14574|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__6__3_ ( .D(n130), .CLK(clk), .Q(register[298]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14575|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_3_ ( .D(out44[3]), .CLK(clk), .Q(out4[3]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14576|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_4_ ( .D(out44[4]), .CLK(clk), .Q(out4[4]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14579|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_5_ ( .D(out44[5]), .CLK(clk), .Q(out4[5]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14582|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_6_ ( .D(out44[6]), .CLK(clk), .Q(out4[6]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14585|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_7_ ( .D(out44[7]), .CLK(clk), .Q(out4[7]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14588|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_8_ ( .D(out44[8]), .CLK(clk), .Q(out4[8]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14591|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_9_ ( .D(out44[9]), .CLK(clk), .Q(out4[9]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14594|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_4__6__10_ ( .D(n3504), .CLK(clk), .QN(n4216) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14595|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT out4_reg_10_ ( .D(out44[10]), .CLK(clk), .Q(out4[10]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14596|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out4_reg_11_ ( .D(out44[11]), .CLK(clk), .Q(out4[11]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14599|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT register_reg_3__6__0_ ( .D(n121), .CLK(clk), .Q(register[387]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14600|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out3_reg_0_ ( .D(n3833), .SETB(n3831), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14601|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_3__6__1_ ( .D(n118), .CLK(clk), .Q(register[388]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14603|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out3_reg_1_ ( .D(n3813), .SETB(n3828), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14604|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_3__6__2_ ( .D(n115), .CLK(clk), .Q(register[389]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14606|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out3_reg_2_ ( .D(n3796), .SETB(n1152), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14607|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_3__6__3_ ( .D(n112), .CLK(clk), .Q(register[390]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14609|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out3_reg_3_ ( .D(n3779), .SETB(n3228), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14610|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_3__6__4_ ( .D(n109), .CLK(clk), .Q(register[391]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14612|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out3_reg_4_ ( .D(n3762), .SETB(n3820), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14613|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_3__6__5_ ( .D(n106), .CLK(clk), .Q(register[392]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14615|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out3_reg_5_ ( .D(n3745), .SETB(n3233), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14616|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_6_ ( .D(n3728), .SETB(n3812), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14620|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_7_ ( .D(n3711), .SETB(n3809), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14624|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_3__6__8_ ( .D(n97), .CLK(clk), .Q(register[395]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14626|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out3_reg_8_ ( .D(n3694), .SETB(n3803), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14627|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_3__6__9_ ( .D(n94), .CLK(clk), .Q(register[396]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14629|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out3_reg_9_ ( .D(n3677), .SETB(n3801), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14630|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_3__6__10_ ( .D(n91), .CLK(clk), .Q(register[397]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14632|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out3_reg_10_ ( .D(n3660), .SETB(n3230), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14633|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out3_reg_11_ ( .D(n3643), .SETB(n3792), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14637|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT out2_reg_0_ ( .D(out22[0]), .CLK(clk), .Q(out2[0]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14641|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_1_ ( .D(out22[1]), .CLK(clk), .Q(out2[1]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14644|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_2_ ( .D(out22[2]), .CLK(clk), .Q(out2[2]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14647|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_3_ ( .D(out22[3]), .CLK(clk), .Q(out2[3]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14650|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_4_ ( .D(out22[4]), .CLK(clk), .Q(out2[4]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14653|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_5_ ( .D(out22[5]), .CLK(clk), .Q(out2[5]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14656|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_6_ ( .D(out22[6]), .CLK(clk), .Q(out2[6]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14659|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_7_ ( .D(out22[7]), .CLK(clk), .Q(out2[7]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14662|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_8_ ( .D(out22[8]), .CLK(clk), .Q(out2[8]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14665|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_9_ ( .D(out22[9]), .CLK(clk), .Q(out2[9]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14668|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_10_ ( .D(out22[10]), .CLK(clk), .Q(out2[10]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14671|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out2_reg_11_ ( .D(out22[11]), .CLK(clk), .Q(out2[11]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14674|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out1_reg_0_ ( .D(n3515), .SETB(n3839), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14677|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_1_ ( .D(n3499), .SETB(n3830), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14681|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_2_ ( .D(n3484), .SETB(n3827), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14685|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_3_ ( .D(n3469), .SETB(n3123), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14689|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_4_ ( .D(n3454), .SETB(n3231), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14693|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_5_ ( .D(n3439), .SETB(n3819), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14697|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_6_ ( .D(n3424), .SETB(n3227), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14701|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_7_ ( .D(n3409), .SETB(n3811), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14705|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_8_ ( .D(n3394), .SETB(n3808), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14709|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_9_ ( .D(n3379), .SETB(n3229), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14713|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_1__6__10_ ( .D(n43), .CLK(clk), .QN(n4206) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14715|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFSSRX1_HVT out1_reg_10_ ( .D(n3364), .SETB(n3800), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14716|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out1_reg_11_ ( .D(n3349), .SETB(n3794), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14720|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__0_ ( .D(n37), .CLK(clk), .Q(register[668]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14722|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_0_ ( .D(n4421), .SETB(n3832), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14723|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__1_ ( .D(n34), .CLK(clk), .Q(register[669]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14725|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_1_ ( .D(n4395), .SETB(n3829), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14726|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__2_ ( .D(n31), .CLK(clk), .Q(register[670]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14728|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_2_ ( .D(n4376), .SETB(n3826), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14729|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__3_ ( .D(n28), .CLK(clk), .Q(register[671]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14731|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_3_ ( .D(n4357), .SETB(n3823), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14732|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__4_ ( .D(n25), .CLK(clk), .Q(register[672]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14734|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_4_ ( .D(n4338), .SETB(n3821), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14735|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__5_ ( .D(n22), .CLK(clk), .Q(register[673]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14737|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_5_ ( .D(n4319), .SETB(n3818), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14738|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__6_ ( .D(n19), .CLK(clk), .Q(register[674]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14740|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_6_ ( .D(n4300), .SETB(n3817), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14741|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__7_ ( .D(n16), .CLK(clk), .Q(register[675]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14743|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_7_ ( .D(n4281), .SETB(n3810), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14744|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__8_ ( .D(n13), .CLK(clk), .Q(register[676]) );
                                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14746|32): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_8_ ( .D(n4262), .SETB(n3807), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14747|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out6_reg_9_ ( .D(n4243), .SETB(n3802), .RSTB(1'b1), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14751|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT out6_reg_10_ ( .D(n4224), .SETB(n3795), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14755|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT register_reg_0__6__11_ ( .D(n4), .CLK(clk), .Q(register[679]) );
                                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14757|33): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out6_reg_11_ ( .D(n4205), .SETB(n3793), .RSTB(1'b1), .CLK(clk), 
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14758|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT out0_reg_0_ ( .D(N228), .CLK(clk), .Q(out0[0]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14760|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_1_ ( .D(N229), .CLK(clk), .Q(out0[1]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14761|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_2_ ( .D(N230), .CLK(clk), .Q(out0[2]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14762|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_3_ ( .D(N231), .CLK(clk), .Q(out0[3]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14763|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_4_ ( .D(N232), .CLK(clk), .Q(out0[4]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14764|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_5_ ( .D(N233), .CLK(clk), .Q(out0[5]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14765|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_7_ ( .D(N235), .CLK(clk), .Q(out0[7]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14766|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_8_ ( .D(N236), .CLK(clk), .Q(out0[8]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14767|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_9_ ( .D(N237), .CLK(clk), .Q(out0[9]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14768|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_10_ ( .D(N238), .CLK(clk), .Q(out0[10]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14769|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_11_ ( .D(N239), .CLK(clk), .Q(out0[11]) );
                       |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14770|23): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out0_reg_6_ ( .D(N234), .CLK(clk), .Q(out0[6]) );
                      |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,14773|22): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  HADDX1_HVT U2012 ( .A0(n2506), .B0(n2226), .SO(n2246) );
                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,17232|17): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

  HADDX1_HVT U2822 ( .A0(n946), .B0(n2868), .SO(n4647) );
                 |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,18289|17): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6759): C1

  DFFX1_HVT out_tmp11_reg_15_ ( .D(N40), .CLK(clk), .Q(out_tmp11[15]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19793|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp11_reg_14_ ( .D(N39), .CLK(clk), .Q(out_tmp11[14]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19794|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp11_reg_13_ ( .D(N38), .CLK(clk), .Q(out_tmp11[13]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19795|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp11_reg_12_ ( .D(N37), .CLK(clk), .Q(out_tmp11[12]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19796|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp11_reg_11_ ( .D(N36), .CLK(clk), .Q(out_tmp11[11]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19797|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp11_reg_10_ ( .D(N35), .CLK(clk), .Q(out_tmp11[10]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19798|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp11_reg_9_ ( .D(N34), .CLK(clk), .Q(out_tmp11[9]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19799|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp11_reg_8_ ( .D(N33), .CLK(clk), .Q(out_tmp11[8]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19800|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp11_reg_7_ ( .D(N32), .CLK(clk), .Q(out_tmp11[7]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19801|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp11_reg_6_ ( .D(N31), .CLK(clk), .Q(out_tmp11[6]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19802|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp11_reg_3_ ( .D(N28), .CLK(clk), .Q(out_tmp11[3]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19807|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp11_reg_0_ ( .D(N25), .CLK(clk), .Q(out_tmp11[0]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19811|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp22_reg_15_ ( .D(N57), .CLK(clk), .Q(out_tmp22[15]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19812|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp22_reg_14_ ( .D(N56), .CLK(clk), .Q(out_tmp22[14]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19813|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp22_reg_13_ ( .D(N55), .CLK(clk), .Q(out_tmp22[13]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19814|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp22_reg_12_ ( .D(N54), .CLK(clk), .Q(out_tmp22[12]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19815|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp22_reg_9_ ( .D(N51), .CLK(clk), .QN(n584) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19820|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT out_tmp22_reg_7_ ( .D(N49), .CLK(clk), .Q(out_tmp22[7]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19823|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp22_reg_6_ ( .D(N48), .CLK(clk), .Q(N81) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19824|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp22_reg_5_ ( .D(N47), .CLK(clk), .Q(N80) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19825|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp22_reg_4_ ( .D(N46), .CLK(clk), .Q(N79) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19826|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp22_reg_3_ ( .D(N45), .CLK(clk), .Q(N78) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19827|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp22_reg_2_ ( .D(N44), .CLK(clk), .Q(N77) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19828|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp22_reg_1_ ( .D(N43), .CLK(clk), .Q(N76) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19829|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp22_reg_0_ ( .D(N42), .CLK(clk), .Q(N75) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19830|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out_addd_reg_7_ ( .D(n_r_7_), .SETB(mode[1]), .RSTB(1'b1), 
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19831|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_R_reg_7_ ( .D(R[7]), .SETB(1'b1), .RSTB(n3200), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19833|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_R_reg_6_ ( .D(R[6]), .SETB(1'b1), .RSTB(n3300), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19835|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_R_reg_5_ ( .D(R[5]), .SETB(1'b1), .RSTB(n3200), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19837|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_R_reg_4_ ( .D(R[4]), .SETB(1'b1), .RSTB(n3300), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19839|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_R_reg_3_ ( .D(R[3]), .SETB(1'b1), .RSTB(n3200), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19841|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_R_reg_2_ ( .D(R[2]), .SETB(1'b1), .RSTB(n3300), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19843|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_R_reg_1_ ( .D(R[1]), .SETB(1'b1), .RSTB(n3200), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19845|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_R_reg_0_ ( .D(R[0]), .SETB(1'b1), .RSTB(n3300), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19847|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_G_reg_7_ ( .D(G[7]), .SETB(1'b1), .RSTB(n3200), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19849|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_G_reg_6_ ( .D(G[6]), .SETB(1'b1), .RSTB(n3300), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19851|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_G_reg_5_ ( .D(G[5]), .SETB(1'b1), .RSTB(n3200), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19853|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_G_reg_4_ ( .D(G[4]), .SETB(1'b1), .RSTB(n3300), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19855|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_G_reg_3_ ( .D(G[3]), .SETB(1'b1), .RSTB(n3200), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19857|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_G_reg_2_ ( .D(G[2]), .SETB(1'b1), .RSTB(n3300), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19859|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_G_reg_1_ ( .D(G[1]), .SETB(1'b1), .RSTB(n3200), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19861|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_G_reg_0_ ( .D(G[0]), .SETB(1'b1), .RSTB(n3300), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19863|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT f_b_reg_8_ ( .D(n_r_7_), .SETB(1'b1), .RSTB(n1800), .CLK(clk), 
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19865|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT f_b_reg_7_ ( .D(n1800), .CLK(clk), .Q(f_b[7]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19867|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT f_b_reg_6_ ( .D(n_r_7_), .SETB(1'b1), .RSTB(n1800), .CLK(clk), 
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19868|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT f_b_reg_5_ ( .D(n_r_7_), .SETB(1'b1), .RSTB(n1800), .CLK(clk), 
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19870|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT f_b_reg_3_ ( .D(n_r_7_), .CLK(clk), .Q(f_b[3]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19872|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT f_b_reg_1_ ( .D(n_r_7_), .SETB(1'b1), .RSTB(n1800), .CLK(clk), 
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19873|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT f_b_reg_0_ ( .D(n_r_7_), .CLK(clk), .Q(f_b[0]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19875|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT f_g_reg_7_ ( .D(n_r_7_), .SETB(mode[1]), .RSTB(1'b1), .CLK(clk), 
                        |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19877|24): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT f_g_reg_4_ ( .D(n_r_7_), .CLK(clk), .Q(f_g[4]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19879|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT f_g_reg_2_ ( .D(n_r_7_), .CLK(clk), .Q(f_g[2]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19880|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT f_g_reg_0_ ( .D(n1800), .CLK(clk), .Q(f_g[0]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19881|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT in_B_reg_7_ ( .D(B[7]), .SETB(1'b1), .RSTB(n3500), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19882|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_B_reg_6_ ( .D(B[6]), .SETB(1'b1), .RSTB(n3500), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19884|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_B_reg_5_ ( .D(B[5]), .SETB(1'b1), .RSTB(n3500), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19886|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_B_reg_4_ ( .D(B[4]), .SETB(1'b1), .RSTB(n3500), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19888|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_B_reg_3_ ( .D(B[3]), .SETB(1'b1), .RSTB(n3500), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19890|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_B_reg_2_ ( .D(B[2]), .SETB(1'b1), .RSTB(n3500), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19892|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_B_reg_1_ ( .D(B[1]), .SETB(1'b1), .RSTB(n3500), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19894|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFSSRX1_HVT in_B_reg_0_ ( .D(B[0]), .SETB(1'b1), .RSTB(n3500), .CLK(clk), 
                         |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19896|25): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT f_r_reg_7_ ( .D(n1800), .CLK(clk), .Q(f_r[7]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19898|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_adddd_reg_15_ ( .D(n3000), .CLK(clk), .Q(out_adddd[15]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19901|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_adddd_reg_7_ ( .D(out_addd_7_), .CLK(clk), .Q(out_adddd[7]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19902|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp00_reg_15_ ( .D(N23), .CLK(clk), .QN(n1000) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19903|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): Q

  DFFX1_HVT out_tmp00_reg_14_ ( .D(N22), .CLK(clk), .Q(out_tmp00[14]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19904|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp00_reg_13_ ( .D(N21), .CLK(clk), .Q(out_tmp00[13]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19905|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp00_reg_12_ ( .D(N20), .CLK(clk), .Q(out_tmp00[12]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19906|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp00_reg_11_ ( .D(N19), .CLK(clk), .Q(out_tmp00[11]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19907|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp00_reg_10_ ( .D(N18), .CLK(clk), .Q(out_tmp00[10]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19908|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp00_reg_9_ ( .D(N17), .CLK(clk), .Q(out_tmp00[9]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19909|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp00_reg_8_ ( .D(N16), .CLK(clk), .Q(out_tmp00[8]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19910|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp00_reg_7_ ( .D(N15), .CLK(clk), .Q(out_tmp00[7]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19911|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp00_reg_6_ ( .D(N14), .CLK(clk), .Q(out_tmp00[6]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19912|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp00_reg_3_ ( .D(N11), .CLK(clk), .Q(out_tmp00[3]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19916|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp00_reg_0_ ( .D(N8), .CLK(clk), .Q(out_tmp00[0]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19919|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_15_ ( .D(N74), .CLK(clk), .Q(out_tmp0[15]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19920|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_14_ ( .D(N73), .CLK(clk), .Q(out_tmp0[14]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19921|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_13_ ( .D(N72), .CLK(clk), .Q(out_tmp0[13]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19922|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_12_ ( .D(N71), .CLK(clk), .Q(out_tmp0[12]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19923|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_11_ ( .D(N70), .CLK(clk), .Q(out_tmp0[11]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19924|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_10_ ( .D(N69), .CLK(clk), .Q(out_tmp0[10]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19925|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_9_ ( .D(N68), .CLK(clk), .Q(out_tmp0[9]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19926|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_8_ ( .D(N67), .CLK(clk), .Q(out_tmp0[8]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19927|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_7_ ( .D(N66), .CLK(clk), .Q(out_tmp0[7]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19928|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_6_ ( .D(N65), .CLK(clk), .Q(out_tmp0[6]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19929|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_5_ ( .D(N64), .CLK(clk), .Q(out_tmp0[5]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19930|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_4_ ( .D(N63), .CLK(clk), .Q(out_tmp0[4]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19931|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_3_ ( .D(N62), .CLK(clk), .Q(out_tmp0[3]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19932|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_2_ ( .D(N61), .CLK(clk), .Q(out_tmp0[2]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19933|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_1_ ( .D(N60), .CLK(clk), .Q(out_tmp0[1]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19934|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp0_reg_0_ ( .D(N59), .CLK(clk), .Q(out_tmp0[0]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19935|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_15_ ( .D(N90), .CLK(clk), .Q(out_tmp1[15]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19936|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_14_ ( .D(N89), .CLK(clk), .Q(out_tmp1[14]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19937|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_13_ ( .D(N88), .CLK(clk), .Q(out_tmp1[13]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19938|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_12_ ( .D(N87), .CLK(clk), .Q(out_tmp1[12]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19939|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_11_ ( .D(n581), .CLK(clk), .Q(out_tmp1[11]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19940|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_10_ ( .D(n582), .CLK(clk), .Q(out_tmp1[10]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19941|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFSSRX1_HVT out_tmp1_reg_9_ ( .D(n588), .SETB(n584), .RSTB(n4700), .CLK(clk), .Q(out_tmp1[9]) );
                             |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19942|29): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6098): QN

  DFFX1_HVT out_tmp1_reg_8_ ( .D(n583), .CLK(clk), .Q(out_tmp1[8]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19943|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_7_ ( .D(N82), .CLK(clk), .Q(out_tmp1[7]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19944|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_6_ ( .D(N81), .CLK(clk), .Q(out_tmp1[6]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19945|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_5_ ( .D(N80), .CLK(clk), .Q(out_tmp1[5]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19946|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_4_ ( .D(N79), .CLK(clk), .Q(out_tmp1[4]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19947|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_3_ ( .D(N78), .CLK(clk), .Q(out_tmp1[3]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19948|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_2_ ( .D(N77), .CLK(clk), .Q(out_tmp1[2]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19949|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_1_ ( .D(N76), .CLK(clk), .Q(out_tmp1[1]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19950|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_tmp1_reg_0_ ( .D(N75), .CLK(clk), .Q(out_tmp1[0]) );
                          |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19951|26): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_reg_7_ ( .D(out_tmp[15]), .CLK(clk), .Q(out[7]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19952|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_reg_6_ ( .D(out_tmp[14]), .CLK(clk), .Q(out[6]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19953|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_reg_5_ ( .D(out_tmp[13]), .CLK(clk), .Q(out[5]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19954|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_reg_4_ ( .D(out_tmp[12]), .CLK(clk), .Q(out[4]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19955|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_reg_3_ ( .D(out_tmp[11]), .CLK(clk), .Q(out[3]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19956|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_reg_2_ ( .D(out_tmp[10]), .CLK(clk), .Q(out[2]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19957|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_reg_1_ ( .D(out_tmp[9]), .CLK(clk), .Q(out[1]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19958|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT out_reg_0_ ( .D(out_tmp[8]), .CLK(clk), .Q(out[0]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,19959|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  FADDX1_HVT U453 ( .A(out_tmp1[6]), .B(out_tmp0[6]), .CI(n5601), .CO(n561) );
                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20425|16): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

  FADDX1_HVT U454 ( .A(out_tmp1[7]), .B(out_tmp0[7]), .CI(n561), .CO(n573) );
                |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20426|16): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6562): S

  DFFX1_HVT reg1_out3_reg_11_ ( .D(reg1_in3[11]), .CLK(clk), .Q(reg1_out3[11])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20917|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out3_reg_10_ ( .D(reg1_in3[10]), .CLK(clk), .Q(reg1_out3[10])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20919|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out3_reg_9_ ( .D(reg1_in3[9]), .CLK(clk), .Q(reg1_out3[9]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20921|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out3_reg_8_ ( .D(reg1_in3[8]), .CLK(clk), .Q(reg1_out3[8]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20922|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out3_reg_7_ ( .D(reg1_in3[7]), .CLK(clk), .Q(reg1_out3[7]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20923|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out3_reg_6_ ( .D(reg1_in3[6]), .CLK(clk), .Q(reg1_out3[6]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20924|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out3_reg_5_ ( .D(reg1_in3[5]), .CLK(clk), .Q(reg1_out3[5]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20925|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out3_reg_4_ ( .D(reg1_in3[4]), .CLK(clk), .Q(reg1_out3[4]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20926|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out3_reg_3_ ( .D(reg1_in3[3]), .CLK(clk), .Q(reg1_out3[3]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20927|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out3_reg_2_ ( .D(reg1_in3[2]), .CLK(clk), .Q(reg1_out3[2]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20928|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out3_reg_1_ ( .D(reg1_in3[1]), .CLK(clk), .Q(reg1_out3[1]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20929|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out3_reg_0_ ( .D(reg1_in0[0]), .CLK(clk), .Q(reg1_out3[0]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20930|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out2_reg_11_ ( .D(reg1_in2[11]), .CLK(clk), .Q(reg1_out2[11])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20931|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out2_reg_10_ ( .D(reg1_in2[10]), .CLK(clk), .Q(reg1_out2[10])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20933|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out2_reg_9_ ( .D(reg1_in2[9]), .CLK(clk), .Q(reg1_out2[9]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20935|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out2_reg_8_ ( .D(reg1_in2[8]), .CLK(clk), .Q(reg1_out2[8]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20936|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out2_reg_7_ ( .D(reg1_in2[7]), .CLK(clk), .Q(reg1_out2[7]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20937|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out2_reg_6_ ( .D(reg1_in2[6]), .CLK(clk), .Q(reg1_out2[6]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20938|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out2_reg_5_ ( .D(reg1_in2[5]), .CLK(clk), .Q(reg1_out2[5]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20939|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out2_reg_4_ ( .D(reg1_in2[4]), .CLK(clk), .Q(reg1_out2[4]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20940|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out2_reg_3_ ( .D(reg1_in2[3]), .CLK(clk), .Q(reg1_out2[3]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20941|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out2_reg_2_ ( .D(reg1_in2[2]), .CLK(clk), .Q(reg1_out2[2]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20942|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out2_reg_1_ ( .D(reg1_in2[1]), .CLK(clk), .Q(reg1_out2[1]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20943|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out2_reg_0_ ( .D(n692), .CLK(clk), .Q(reg1_out2[0]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20944|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out1_reg_11_ ( .D(n154), .CLK(clk), .Q(reg1_out1[11]) );
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20945|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out1_reg_10_ ( .D(reg1_in1[10]), .CLK(clk), .Q(reg1_out1[10])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20946|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out1_reg_9_ ( .D(reg1_in1[9]), .CLK(clk), .Q(reg1_out1[9]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20948|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out1_reg_8_ ( .D(reg1_in1[8]), .CLK(clk), .Q(reg1_out1[8]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20949|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out1_reg_7_ ( .D(reg1_in1[7]), .CLK(clk), .Q(reg1_out1[7]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20950|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out1_reg_6_ ( .D(reg1_in1[6]), .CLK(clk), .Q(reg1_out1[6]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20951|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out1_reg_5_ ( .D(reg1_in1[5]), .CLK(clk), .Q(reg1_out1[5]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20952|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out1_reg_4_ ( .D(reg1_in1[4]), .CLK(clk), .Q(reg1_out1[4]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20953|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out1_reg_3_ ( .D(reg1_in1[3]), .CLK(clk), .Q(reg1_out1[3]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20954|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out1_reg_2_ ( .D(reg1_in1[2]), .CLK(clk), .Q(reg1_out1[2]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20955|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out1_reg_1_ ( .D(reg1_in1[1]), .CLK(clk), .Q(reg1_out1[1]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20956|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out0_reg_11_ ( .D(reg1_in0[11]), .CLK(clk), .Q(reg1_out0[11])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20957|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out0_reg_10_ ( .D(reg1_in0[10]), .CLK(clk), .Q(reg1_out0[10])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20959|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out0_reg_9_ ( .D(reg1_in0[9]), .CLK(clk), .Q(reg1_out0[9]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20961|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out0_reg_8_ ( .D(reg1_in0[8]), .CLK(clk), .Q(reg1_out0[8]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20962|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out0_reg_7_ ( .D(reg1_in0[7]), .CLK(clk), .Q(reg1_out0[7]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20963|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out0_reg_6_ ( .D(reg1_in0[6]), .CLK(clk), .Q(reg1_out0[6]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20964|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out0_reg_5_ ( .D(reg1_in0[5]), .CLK(clk), .Q(reg1_out0[5]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20965|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out0_reg_4_ ( .D(reg1_in0[4]), .CLK(clk), .Q(reg1_out0[4]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20966|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out0_reg_3_ ( .D(reg1_in0[3]), .CLK(clk), .Q(reg1_out0[3]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20967|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out0_reg_2_ ( .D(reg1_in0[2]), .CLK(clk), .Q(reg1_out0[2]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20968|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out0_reg_1_ ( .D(reg1_in0[1]), .CLK(clk), .Q(reg1_out0[1]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20969|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y0_reg_11_ ( .D(y0_nx[20]), .CLK(clk), .Q(y0[11]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20970|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y0_reg_10_ ( .D(y0_nx[19]), .CLK(clk), .Q(y0[10]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20971|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y0_reg_9_ ( .D(y0_nx[18]), .CLK(clk), .Q(y0[9]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20972|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y0_reg_8_ ( .D(y0_nx[17]), .CLK(clk), .Q(y0[8]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20973|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y0_reg_7_ ( .D(y0_nx[16]), .CLK(clk), .Q(y0[7]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20974|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y0_reg_6_ ( .D(y0_nx[15]), .CLK(clk), .Q(y0[6]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20975|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y0_reg_5_ ( .D(y0_nx[14]), .CLK(clk), .Q(y0[5]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20976|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y0_reg_4_ ( .D(y0_nx[13]), .CLK(clk), .Q(y0[4]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20977|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y0_reg_3_ ( .D(y0_nx[12]), .CLK(clk), .Q(y0[3]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20978|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y0_reg_2_ ( .D(y0_nx[11]), .CLK(clk), .Q(y0[2]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20979|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y0_reg_1_ ( .D(y0_nx[10]), .CLK(clk), .Q(y0[1]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20980|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y0_reg_0_ ( .D(y0_nx[9]), .CLK(clk), .Q(y0[0]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20981|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y1_reg_11_ ( .D(y1_nx[28]), .CLK(clk), .Q(y1[11]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20982|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y1_reg_10_ ( .D(y1_nx[27]), .CLK(clk), .Q(y1[10]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20983|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y1_reg_9_ ( .D(y1_nx[26]), .CLK(clk), .Q(y1[9]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20984|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y1_reg_8_ ( .D(y1_nx[25]), .CLK(clk), .Q(y1[8]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20985|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y1_reg_7_ ( .D(y1_nx[24]), .CLK(clk), .Q(y1[7]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20986|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y1_reg_6_ ( .D(y1_nx[23]), .CLK(clk), .Q(y1[6]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20987|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y1_reg_5_ ( .D(y1_nx[22]), .CLK(clk), .Q(y1[5]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20988|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y1_reg_4_ ( .D(y1_nx[21]), .CLK(clk), .Q(y1[4]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20989|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y1_reg_3_ ( .D(y1_nx[20]), .CLK(clk), .Q(y1[3]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20990|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y1_reg_2_ ( .D(y1_nx[19]), .CLK(clk), .Q(y1[2]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20991|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y1_reg_1_ ( .D(y1_nx[18]), .CLK(clk), .Q(y1[1]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20992|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y1_reg_0_ ( .D(y1_nx[17]), .CLK(clk), .Q(y1[0]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20993|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y2_reg_11_ ( .D(y2_nx[20]), .CLK(clk), .Q(y2[11]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20994|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y2_reg_10_ ( .D(y2_nx[19]), .CLK(clk), .Q(y2[10]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20995|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y2_reg_9_ ( .D(y2_nx[18]), .CLK(clk), .Q(y2[9]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20996|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y2_reg_8_ ( .D(y2_nx[17]), .CLK(clk), .Q(y2[8]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20997|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y2_reg_7_ ( .D(y2_nx[16]), .CLK(clk), .Q(y2[7]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20998|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y2_reg_6_ ( .D(y2_nx[15]), .CLK(clk), .Q(y2[6]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,20999|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y2_reg_5_ ( .D(y2_nx[14]), .CLK(clk), .Q(y2[5]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21000|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y2_reg_4_ ( .D(y2_nx[13]), .CLK(clk), .Q(y2[4]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21001|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y2_reg_3_ ( .D(y2_nx[12]), .CLK(clk), .Q(y2[3]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21002|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y2_reg_2_ ( .D(y2_nx[11]), .CLK(clk), .Q(y2[2]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21003|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y2_reg_1_ ( .D(y2_nx[10]), .CLK(clk), .Q(y2[1]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21004|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y2_reg_0_ ( .D(y2_nx[9]), .CLK(clk), .Q(y2[0]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21005|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y3_reg_11_ ( .D(y3_nx[28]), .CLK(clk), .Q(y3[11]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21006|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y3_reg_10_ ( .D(y3_nx[27]), .CLK(clk), .Q(y3[10]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21007|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y3_reg_9_ ( .D(y3_nx[26]), .CLK(clk), .Q(y3[9]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21008|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y3_reg_8_ ( .D(y3_nx[25]), .CLK(clk), .Q(y3[8]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21009|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y3_reg_7_ ( .D(y3_nx[24]), .CLK(clk), .Q(y3[7]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21010|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y3_reg_6_ ( .D(y3_nx[23]), .CLK(clk), .Q(y3[6]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21011|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y3_reg_5_ ( .D(y3_nx[22]), .CLK(clk), .Q(y3[5]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21012|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y3_reg_4_ ( .D(y3_nx[21]), .CLK(clk), .Q(y3[4]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21013|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y3_reg_3_ ( .D(y3_nx[20]), .CLK(clk), .Q(y3[3]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21014|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y3_reg_2_ ( .D(y3_nx[19]), .CLK(clk), .Q(y3[2]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21015|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y3_reg_1_ ( .D(y3_nx[18]), .CLK(clk), .Q(y3[1]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21016|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y3_reg_0_ ( .D(y3_nx[17]), .CLK(clk), .Q(y3[0]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21017|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y4_reg_11_ ( .D(y4_nx[20]), .CLK(clk), .Q(y4[11]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21018|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y4_reg_10_ ( .D(y4_nx[19]), .CLK(clk), .Q(y4[10]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21019|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y4_reg_9_ ( .D(y4_nx[18]), .CLK(clk), .Q(y4[9]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21020|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y4_reg_8_ ( .D(y4_nx[17]), .CLK(clk), .Q(y4[8]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21021|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y4_reg_7_ ( .D(y4_nx[16]), .CLK(clk), .Q(y4[7]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21022|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y4_reg_6_ ( .D(y4_nx[15]), .CLK(clk), .Q(y4[6]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21023|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y4_reg_5_ ( .D(y4_nx[14]), .CLK(clk), .Q(y4[5]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21024|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y4_reg_4_ ( .D(y4_nx[13]), .CLK(clk), .Q(y4[4]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21025|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y4_reg_3_ ( .D(y4_nx[12]), .CLK(clk), .Q(y4[3]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21026|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y4_reg_2_ ( .D(y4_nx[11]), .CLK(clk), .Q(y4[2]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21027|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y4_reg_1_ ( .D(y4_nx[10]), .CLK(clk), .Q(y4[1]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21028|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y4_reg_0_ ( .D(y4_nx[9]), .CLK(clk), .Q(y4[0]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21029|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y5_reg_11_ ( .D(y5_nx[28]), .CLK(clk), .Q(y5[11]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21030|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y5_reg_10_ ( .D(y5_nx[27]), .CLK(clk), .Q(y5[10]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21031|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y5_reg_9_ ( .D(y5_nx[26]), .CLK(clk), .Q(y5[9]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21032|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y5_reg_8_ ( .D(y5_nx[25]), .CLK(clk), .Q(y5[8]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21033|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y5_reg_7_ ( .D(y5_nx[24]), .CLK(clk), .Q(y5[7]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21034|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y5_reg_6_ ( .D(y5_nx[23]), .CLK(clk), .Q(y5[6]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21035|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y5_reg_5_ ( .D(y5_nx[22]), .CLK(clk), .Q(y5[5]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21036|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y5_reg_4_ ( .D(y5_nx[21]), .CLK(clk), .Q(y5[4]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21037|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y5_reg_3_ ( .D(y5_nx[20]), .CLK(clk), .Q(y5[3]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21038|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y5_reg_2_ ( .D(y5_nx[19]), .CLK(clk), .Q(y5[2]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21039|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y5_reg_1_ ( .D(y5_nx[18]), .CLK(clk), .Q(y5[1]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21040|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y5_reg_0_ ( .D(y5_nx[17]), .CLK(clk), .Q(y5[0]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21041|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y6_reg_11_ ( .D(y6_nx[20]), .CLK(clk), .Q(y6[11]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21042|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y6_reg_10_ ( .D(y6_nx[19]), .CLK(clk), .Q(y6[10]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21043|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y6_reg_9_ ( .D(y6_nx[18]), .CLK(clk), .Q(y6[9]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21044|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y6_reg_8_ ( .D(y6_nx[17]), .CLK(clk), .Q(y6[8]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21045|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y6_reg_7_ ( .D(y6_nx[16]), .CLK(clk), .Q(y6[7]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21046|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y6_reg_6_ ( .D(y6_nx[15]), .CLK(clk), .Q(y6[6]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21047|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y6_reg_5_ ( .D(y6_nx[14]), .CLK(clk), .Q(y6[5]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21048|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y6_reg_4_ ( .D(y6_nx[13]), .CLK(clk), .Q(y6[4]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21049|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y6_reg_3_ ( .D(y6_nx[12]), .CLK(clk), .Q(y6[3]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21050|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y6_reg_2_ ( .D(y6_nx[11]), .CLK(clk), .Q(y6[2]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21051|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y6_reg_1_ ( .D(y6_nx[10]), .CLK(clk), .Q(y6[1]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21052|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y6_reg_0_ ( .D(y6_nx[9]), .CLK(clk), .Q(y6[0]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21053|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y7_reg_11_ ( .D(y7_nx[28]), .CLK(clk), .Q(y7[11]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21054|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y7_reg_10_ ( .D(y7_nx[27]), .CLK(clk), .Q(y7[10]) );
                     |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21055|21): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y7_reg_9_ ( .D(y7_nx[26]), .CLK(clk), .Q(y7[9]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21056|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y7_reg_8_ ( .D(y7_nx[25]), .CLK(clk), .Q(y7[8]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21057|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y7_reg_7_ ( .D(y7_nx[24]), .CLK(clk), .Q(y7[7]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21058|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y7_reg_6_ ( .D(y7_nx[23]), .CLK(clk), .Q(y7[6]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21059|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y7_reg_5_ ( .D(y7_nx[22]), .CLK(clk), .Q(y7[5]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21060|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y7_reg_4_ ( .D(y7_nx[21]), .CLK(clk), .Q(y7[4]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21061|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y7_reg_3_ ( .D(y7_nx[20]), .CLK(clk), .Q(y7[3]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21062|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y7_reg_2_ ( .D(y7_nx[19]), .CLK(clk), .Q(y7[2]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21063|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y7_reg_1_ ( .D(y7_nx[18]), .CLK(clk), .Q(y7[1]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21064|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT y7_reg_0_ ( .D(y7_nx[17]), .CLK(clk), .Q(y7[0]) );
                    |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21065|20): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out4_reg_10_ ( .D(reg0_in4_11), .CLK(clk), .Q(reg0_out4[10])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21146|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out4_reg_9_ ( .D(reg0_in4[9]), .CLK(clk), .Q(reg0_out4[9]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21148|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out4_reg_8_ ( .D(reg0_in4[8]), .CLK(clk), .Q(reg0_out4[8]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21149|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out4_reg_7_ ( .D(reg0_in4[7]), .CLK(clk), .Q(reg0_out4[7]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21150|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out4_reg_6_ ( .D(reg0_in4[6]), .CLK(clk), .Q(reg0_out4[6]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21151|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out4_reg_5_ ( .D(reg0_in4[5]), .CLK(clk), .Q(reg0_out4[5]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21152|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out4_reg_4_ ( .D(reg0_in4[4]), .CLK(clk), .Q(reg0_out4[4]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21153|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out4_reg_3_ ( .D(reg0_in4[3]), .CLK(clk), .Q(reg0_out4[3]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21154|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out4_reg_2_ ( .D(reg0_in4[2]), .CLK(clk), .Q(reg0_out4[2]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21155|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out4_reg_1_ ( .D(reg0_in4[1]), .CLK(clk), .Q(reg0_out4[1]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21156|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out5_reg_4_ ( .D(reg0_in5[4]), .CLK(clk), .Q(reg0_out5[4]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21169|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out5_reg_1_ ( .D(reg0_in5[1]), .CLK(clk), .Q(reg1_in5[1]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21172|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out6_reg_4_ ( .D(reg0_in6[4]), .CLK(clk), .Q(reg0_out6[4]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21185|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out6_reg_1_ ( .D(reg0_in6[1]), .CLK(clk), .Q(reg1_in6[1]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21188|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out7_reg_10_ ( .D(reg0_in7_11), .CLK(clk), .Q(reg0_out7[10])
                            |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21191|28): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out7_reg_9_ ( .D(reg0_in7[9]), .CLK(clk), .Q(reg0_out7[9]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21193|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out7_reg_8_ ( .D(reg0_in7[8]), .CLK(clk), .Q(reg0_out7[8]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21194|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out7_reg_7_ ( .D(reg0_in7[7]), .CLK(clk), .Q(reg0_out7[7]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21195|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out7_reg_6_ ( .D(reg0_in7[6]), .CLK(clk), .Q(reg0_out7[6]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21196|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out7_reg_5_ ( .D(reg0_in7[5]), .CLK(clk), .Q(reg0_out7[5]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21197|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out7_reg_4_ ( .D(reg0_in7[4]), .CLK(clk), .Q(reg0_out7[4]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21198|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out7_reg_3_ ( .D(reg0_in7[3]), .CLK(clk), .Q(reg0_out7[3]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21199|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out7_reg_2_ ( .D(reg0_in7[2]), .CLK(clk), .Q(reg0_out7[2]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21200|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg0_out7_reg_1_ ( .D(reg0_in7[1]), .CLK(clk), .Q(reg0_out7[1]) );
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21201|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out4_reg_7_ ( .D(reg0_out4[7]), .CLK(clk), .Q(reg1_out4[7])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21209|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out4_reg_6_ ( .D(reg0_out4[6]), .CLK(clk), .Q(reg1_out4[6])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21211|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out4_reg_5_ ( .D(reg0_out4[5]), .CLK(clk), .Q(reg1_out4[5])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21213|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out4_reg_4_ ( .D(reg0_out4[4]), .CLK(clk), .Q(reg1_out4[4])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21215|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out4_reg_3_ ( .D(reg0_out4[3]), .CLK(clk), .Q(reg1_out4[3])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21217|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out4_reg_2_ ( .D(reg0_out4[2]), .CLK(clk), .Q(reg1_out4[2])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21219|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out4_reg_1_ ( .D(reg0_out4[1]), .CLK(clk), .Q(reg1_out4[1])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21221|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out4_reg_0_ ( .D(reg0_out4[0]), .CLK(clk), .Q(reg1_out4[0])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21223|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out7_reg_9_ ( .D(reg0_out7[9]), .CLK(clk), .Q(reg1_out7[9])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21300|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out7_reg_8_ ( .D(reg0_out7[8]), .CLK(clk), .Q(reg1_out7[8])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21302|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out7_reg_7_ ( .D(reg0_out7[7]), .CLK(clk), .Q(reg1_out7[7])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21304|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out7_reg_6_ ( .D(reg0_out7[6]), .CLK(clk), .Q(reg1_out7[6])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21306|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out7_reg_5_ ( .D(reg0_out7[5]), .CLK(clk), .Q(reg1_out7[5])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21308|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out7_reg_4_ ( .D(reg0_out7[4]), .CLK(clk), .Q(reg1_out7[4])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21310|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out7_reg_3_ ( .D(reg0_out7[3]), .CLK(clk), .Q(reg1_out7[3])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21312|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out7_reg_2_ ( .D(reg0_out7[2]), .CLK(clk), .Q(reg1_out7[2])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21314|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out7_reg_1_ ( .D(reg0_out7[1]), .CLK(clk), .Q(reg1_out7[1])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21316|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

  DFFX1_HVT reg1_out7_reg_0_ ( .D(reg0_out7[0]), .CLK(clk), .Q(reg1_out7[0])
                           |
ncelab: *W,CUVWSP (/home/u107/u107061234/ICLAB/FINAL_ver2/SYN/netlist/top_syn.v,21318|27): 1 output port was not connected:
ncelab: (/usr/cadtool/cad/synopsys/SAED32_EDK/lib/stdcell_hvt/verilog/saed32nm_hvt.v,6392): QN

ncelab: *W,MXWARN: Reached maximum warning limit for 'CUVWSP'(1000).
	Reading SDF file from location "../../SYN/netlist/top_syn.sdf"
	Annotating SDF timing data:
		Compiled SDF file:     top_syn.sdf.X
		Log file:              
		Backannotation scope:  test_top_all.top
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 224228  Annotated = 100.00% -- No. of Tchecks = 67233  Annotated = 70.60% 
				        Total 	   Annotated	  Percentage
		 Path Delays	      224228	      224228	      100.00
		       $hold	        2148	           0	        0.00
		      $width	       39810	       30144	       75.72
		   $recovery	        2148	           0	        0.00
		  $setuphold	       23127	       17324	       74.91
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.control_de_SRAM_ADDR_W22_IMG_SIZE11:v <0x6b22eb71>
			streams:   0, words:     0
		worklib.control_en_N2500000_IMG_SIZE11_SRAM_ADDR_R22:v <0x11ffc3d9>
			streams:   0, words:     0
		worklib.decoder_SRAM_ADDR_R20_REG_WIDTH12:v <0x23494b53>
			streams:   0, words:     0
		worklib.dequan_IN_WIDTH12:v <0x0ddd4385>
			streams:   0, words:     0
		worklib.encoder_IN_WIDTH8:v <0x427dd3c0>
			streams:   0, words:     0
		worklib.quan_DCT2D_IN_WIDTH12:v <0x58e6c1d2>
			streams:   0, words:     0
		worklib.reg8x8_IN_WIDTH8_mydesign_0:v <0x05c3c77b>
			streams:   0, words:     0
		worklib.reg8x8_IN_WIDTH8_mydesign_1:v <0x2c242dd3>
			streams:   0, words:     0
		worklib.rgb2yuv_ACT_PER_ADDR1_IN_WIDTH8:v <0x7f90eaab>
			streams:   0, words:     0
		worklib.sram_Nx23b:v <0x41886b38>
			streams:   6, words:  2241
		worklib.sram_Nx8b:v <0x18353ad1>
			streams:   6, words:  2062
		worklib.sram_Nx8b:v <0x227ee655>
			streams:   6, words:  2062
		worklib.test_top_all:v <0x0f74ffc3>
			streams:  17, words: 50213
		worklib.top:v <0x6f62656c>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                     Instances  Unique
		Modules:                 30591      71
		UDPs:                    34896       6
		Primitives:              82482       9
		Timing outputs:          37691      47
		Registers:                4358      47
		Scalar wires:            42497       -
		Expanded wires:             69       6
		Always blocks:              13       7
		Initial blocks:             15      15
		Pseudo assignments:          2       2
		Timing checks:           90360    4433
		Interconnect:            74702       -
		Delayed tcheck signals:   9684    4409
		Simulation timescale:      1ps
	Writing initial simulation snapshot: worklib.test_top_all:v
Loading snapshot worklib.test_top_all:v .................... Done
*Novas* Loading libsscore_ius111.so
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
Start Reading RGB Data........
Start Loading Data into SRAM........
Start Reading Golden Data........
End of Reading Golden Data........
Start Output Comparing........
Start Input Feeding........
RTL:10001100000000000000000, GOLDEN:10001100000000000000000
Pass           0 code
RTL:00000000000000000000000, GOLDEN:00000000000000000000000
Pass        1000 code
RTL:11111010100000000000000, GOLDEN:11111010100000000000000
Pass        2000 code


*****************************************
      All Answers Are Correct!!!!!
*****************************************




*****************************************
            Start decode                 
*****************************************




*****************************************
      Start Output Comparing             
*****************************************


Compare Y.....................
Correct! index =           0
Correct! index =        1000
Correct! index =        2000
Correct! index =        3000
Correct! index =        4000
Correct! index =        5000
Compare U.....................
Correct! index =           0
Correct! index =        1000
Compare V.....................
Correct! index =           0
Correct! index =        1000
*****************************************
             All Correct!!!!!!!!!!!!!!!!!
*****************************************
*****************************************
       Performance of Compress Part      
         Compression: 0.092070
     Throughput: 173.862658M pixels/sec
*****************************************
      Performance of Decompress Part      
     Throughput: 75.500697M pixels/sec
*****************************************
Simulation complete via $finish(1) at time 109677291 PS + 0
./test_top.v:573   $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jan 17, 2022 at 19:36:05 CST  (total: 00:00:48)
