Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Dec 12 21:08:01 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.506     -836.559                     89                 4952       -0.015       -0.035                      4                 4952        3.500        0.000                       0                  1930  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk              -12.506     -836.559                     89                 4952       -0.015       -0.035                      4                 4952        3.500        0.000                       0                  1930  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           89  Failing Endpoints,  Worst Slack      -12.506ns,  Total Violation     -836.559ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.015ns,  Total Violation       -0.035ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.506ns  (required time - arrival time)
  Source:                 inst_ssd/right_smac_input_reg[0][41]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            min_ssd_sofar_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        21.844ns  (logic 10.308ns (47.189%)  route 11.536ns (52.811%))
  Logic Levels:           30  (CARRY4=15 LUT2=5 LUT3=2 LUT4=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.053ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1933, estimated)     1.545     5.053    inst_ssd/clk_100mhz_IBUF_BUFG
    SLICE_X36Y64         FDRE                                         r  inst_ssd/right_smac_input_reg[0][41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDRE (Prop_fdre_C_Q)         0.456     5.509 r  inst_ssd/right_smac_input_reg[0][41]/Q
                         net (fo=4, estimated)        0.837     6.346    inst_ssd/right_smac_input_reg_n_0_[0][41]
    SLICE_X35Y64         LUT4 (Prop_lut4_I0_O)        0.124     6.470 r  inst_ssd/min_ssd_sofar[11]_i_950/O
                         net (fo=1, routed)           0.000     6.470    inst_ssd/min_ssd_sofar[11]_i_950_n_0
    SLICE_X35Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.002 r  inst_ssd/min_ssd_sofar_reg[11]_i_852/CO[3]
                         net (fo=7, estimated)        0.505     7.507    inst_ssd/smac_loop[0].inst/pixel_0_diff1
    SLICE_X34Y64         LUT3 (Prop_lut3_I1_O)        0.116     7.623 r  inst_ssd/min_ssd_sofar[11]_i_724/O
                         net (fo=1, routed)           0.000     7.623    inst_ssd/min_ssd_sofar[11]_i_724_n_0
    SLICE_X34Y64         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.576     8.199 r  inst_ssd/min_ssd_sofar_reg[11]_i_564/O[3]
                         net (fo=22, estimated)       0.877     9.076    inst_ssd/min_ssd_sofar_reg[11]_i_564_n_4
    SLICE_X33Y63         LUT5 (Prop_lut5_I0_O)        0.307     9.383 r  inst_ssd/min_ssd_sofar[21]_i_1802/O
                         net (fo=1, estimated)        0.471     9.854    inst_ssd/min_ssd_sofar[21]_i_1802_n_0
    SLICE_X33Y64         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.239 r  inst_ssd/min_ssd_sofar_reg[21]_i_1760/CO[3]
                         net (fo=1, estimated)        0.000    10.239    inst_ssd/min_ssd_sofar_reg[21]_i_1760_n_0
    SLICE_X33Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.573 r  inst_ssd/min_ssd_sofar_reg[21]_i_1656/O[1]
                         net (fo=4, estimated)        0.583    11.156    inst_ssd/min_ssd_sofar_reg[21]_i_1656_n_6
    SLICE_X34Y66         LUT4 (Prop_lut4_I0_O)        0.303    11.459 r  inst_ssd/min_ssd_sofar[21]_i_1761/O
                         net (fo=3, estimated)        0.821    12.280    inst_ssd/min_ssd_sofar[21]_i_1761_n_0
    SLICE_X32Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.404 r  inst_ssd/min_ssd_sofar[21]_i_1628/O
                         net (fo=1, routed)           0.000    12.404    inst_ssd/min_ssd_sofar[21]_i_1628_n_0
    SLICE_X32Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.802 r  inst_ssd/min_ssd_sofar_reg[21]_i_1354/CO[3]
                         net (fo=1, estimated)        0.000    12.802    inst_ssd/min_ssd_sofar_reg[21]_i_1354_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.024 r  inst_ssd/min_ssd_sofar_reg[21]_i_999/O[0]
                         net (fo=1, estimated)        0.686    13.710    inst_ssd/smac_loop[0].inst/accumulator4[11]
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.299    14.009 r  inst_ssd/min_ssd_sofar[21]_i_987/O
                         net (fo=1, routed)           0.000    14.009    inst_ssd/min_ssd_sofar[21]_i_987_n_0
    SLICE_X31Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.649 r  inst_ssd/min_ssd_sofar_reg[21]_i_647/O[3]
                         net (fo=1, estimated)        0.577    15.226    inst_ssd/min_ssd_sofar_reg[21]_i_647_n_4
    SLICE_X32Y73         LUT2 (Prop_lut2_I1_O)        0.306    15.532 r  inst_ssd/min_ssd_sofar[21]_i_645/O
                         net (fo=1, routed)           0.000    15.532    inst_ssd/min_ssd_sofar[21]_i_645_n_0
    SLICE_X32Y73         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.112 r  inst_ssd/min_ssd_sofar_reg[21]_i_351/O[2]
                         net (fo=1, estimated)        0.583    16.695    inst_ssd/min_ssd_sofar_reg[21]_i_351_n_5
    SLICE_X28Y74         LUT2 (Prop_lut2_I1_O)        0.302    16.997 r  inst_ssd/min_ssd_sofar[21]_i_348/O
                         net (fo=1, routed)           0.000    16.997    inst_ssd/min_ssd_sofar[21]_i_348_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    17.245 r  inst_ssd/min_ssd_sofar_reg[21]_i_187/O[2]
                         net (fo=1, estimated)        0.631    17.876    inst_ssd/min_ssd_sofar_reg[21]_i_187_n_5
    SLICE_X30Y77         LUT2 (Prop_lut2_I1_O)        0.302    18.178 r  inst_ssd/min_ssd_sofar[21]_i_184/O
                         net (fo=1, routed)           0.000    18.178    inst_ssd/min_ssd_sofar[21]_i_184_n_0
    SLICE_X30Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    18.428 r  inst_ssd/min_ssd_sofar_reg[21]_i_100/O[2]
                         net (fo=1, estimated)        0.603    19.031    inst_ssd/smac_loop[0].inst/C[14]
    SLICE_X28Y79         LUT2 (Prop_lut2_I1_O)        0.301    19.332 r  inst_ssd/min_ssd_sofar[21]_i_77/O
                         net (fo=1, routed)           0.000    19.332    inst_ssd/min_ssd_sofar[21]_i_77_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    19.580 r  inst_ssd/min_ssd_sofar_reg[21]_i_54/O[2]
                         net (fo=3, estimated)        1.325    20.905    inst_ssd/ssd_by_col[0]_0[14]
    SLICE_X13Y80         LUT6 (Prop_lut6_I0_O)        0.302    21.207 r  inst_ssd/min_ssd_sofar[19]_i_41/O
                         net (fo=1, routed)           0.000    21.207    inst_ssd/min_ssd_sofar[19]_i_41_n_0
    SLICE_X13Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.608 r  inst_ssd/min_ssd_sofar_reg[19]_i_17/CO[3]
                         net (fo=1, estimated)        0.000    21.608    inst_ssd/min_ssd_sofar_reg[19]_i_17_n_0
    SLICE_X13Y81         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.830 r  inst_ssd/min_ssd_sofar_reg[21]_i_28/O[0]
                         net (fo=4, estimated)        0.429    22.259    inst_ssd/min_ssd_sofar_reg[21]_i_28_n_7
    SLICE_X15Y81         LUT3 (Prop_lut3_I1_O)        0.299    22.558 r  inst_ssd/min_ssd_sofar[19]_i_14/O
                         net (fo=2, estimated)        0.605    23.163    inst_ssd/min_ssd_sofar[19]_i_14_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I1_O)        0.124    23.287 r  inst_ssd/min_ssd_sofar[19]_i_9/O
                         net (fo=1, routed)           0.000    23.287    inst_ssd/min_ssd_sofar[19]_i_9_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    23.930 r  inst_ssd/min_ssd_sofar_reg[19]_i_2/O[3]
                         net (fo=3, estimated)        0.951    24.881    inst_ssd/ssd_out[19]
    SLICE_X14Y88         LUT4 (Prop_lut4_I1_O)        0.307    25.188 r  inst_ssd/min_ssd_sofar[21]_i_15/O
                         net (fo=1, routed)           0.000    25.188    inst_ssd/min_ssd_sofar[21]_i_15_n_0
    SLICE_X14Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.721 r  inst_ssd/min_ssd_sofar_reg[21]_i_7/CO[3]
                         net (fo=4, estimated)        0.518    26.239    inst_ssd/min_ssd_sofar_reg[21]_i_7_n_0
    SLICE_X15Y88         LUT6 (Prop_lut6_I4_O)        0.124    26.363 r  inst_ssd/min_ssd_sofar[21]_i_1_comp/O
                         net (fo=22, estimated)       0.534    26.897    inst_ssd_n_6
    SLICE_X12Y89         FDSE                                         r  min_ssd_sofar_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1933, estimated)     1.434    14.769    clk_100mhz_IBUF_BUFG
    SLICE_X12Y89         FDSE                                         r  min_ssd_sofar_reg[0]/C
                         clock pessimism              0.182    14.950    
                         clock uncertainty           -0.035    14.915    
    SLICE_X12Y89         FDSE (Setup_fdse_C_S)       -0.524    14.391    min_ssd_sofar_reg[0]
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                         -26.897    
  -------------------------------------------------------------------
                         slack                                -12.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.015ns  (arrival time - required time)
  Source:                 inst_readout/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            inst_readout/buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.212ns (45.190%)  route 0.257ns (54.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.831     1.040    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.066 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1933, estimated)     0.562     1.628    inst_readout/clk_100mhz_IBUF_BUFG
    SLICE_X10Y98         FDRE                                         r  inst_readout/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     1.792 f  inst_readout/counter_reg[0]/Q
                         net (fo=11, estimated)       0.257     2.049    inst_readout/counter_reg_n_0_[0]
    SLICE_X8Y100         LUT3 (Prop_lut3_I2_O)        0.048     2.097 r  inst_readout/buffer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.097    inst_readout/p_1_in[1]
    SLICE_X8Y100         FDRE                                         r  inst_readout/buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        0.875     1.271    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=1933, estimated)     0.920     2.220    inst_readout/clk_100mhz_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  inst_readout/buffer_reg[1]/C
                         clock pessimism             -0.239     1.981    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.131     2.112    inst_readout/buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                 -0.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y36   ssd_addr_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         6.000       5.500      SLICE_X28Y96  SAVE_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         4.000       3.500      SLICE_X28Y96  SAVE_counter_reg[0]/C



