{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 21:52:18 2023 " "Info: Processing started: Wed Jun 07 21:52:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a MainCoffeeMachine.v(12) " "Info (10281): Verilog HDL Declaration information at MainCoffeeMachine.v(12): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainCoffeeMachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MainCoffeeMachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainCoffeeMachine " "Info: Found entity 1: MainCoffeeMachine" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 MefCoffeeMachine.v(5) " "Info (10281): Verilog HDL Declaration information at MefCoffeeMachine.v(5): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S2 s2 MefCoffeeMachine.v(5) " "Info (10281): Verilog HDL Declaration information at MefCoffeeMachine.v(5): object \"S2\" differs only in case from object \"s2\" in the same scope" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S3 s3 MefCoffeeMachine.v(5) " "Info (10281): Verilog HDL Declaration information at MefCoffeeMachine.v(5): object \"S3\" differs only in case from object \"s3\" in the same scope" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MefCoffeeMachine.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file MefCoffeeMachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 MefCoffeeMachine " "Info: Found entity 1: MefCoffeeMachine" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FFD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FFD.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Info: Found entity 1: FFD" {  } { { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoders.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Decoders.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoders " "Info: Found entity 1: Decoders" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Contador.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Contador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Info: Found entity 1: Contador" {  } { { "Contador.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Contador.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceS0.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS0 " "Info: Found entity 1: InterfaceS0" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceS1.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS1 " "Info: Found entity 1: InterfaceS1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceS2.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS2 " "Info: Found entity 1: InterfaceS2" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceS3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceS3.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceS3 " "Info: Found entity 1: InterfaceS3" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceERDI.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceERDI.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceERDI " "Info: Found entity 1: InterfaceERDI" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceESN.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceESN.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceESN " "Info: Found entity 1: InterfaceESN" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceESP.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceESP.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceESP " "Info: Found entity 1: InterfaceESP" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InterfaceESR.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file InterfaceESR.v" { { "Info" "ISGN_ENTITY_NAME" "1 InterfaceESR " "Info: Found entity 1: InterfaceESR" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "Mux C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Mux.v " "Warning: Entity \"Mux\" obtained from \"C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Mux.v\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux " "Info: Found entity 1: Mux" {  } { { "Mux.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux " "Info: Found entity 1: Demux" {  } { { "Demux.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Demux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipflopT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FlipflopT.v" { { "Info" "ISGN_ENTITY_NAME" "1 FlipflopT " "Info: Found entity 1: FlipflopT" {  } { { "FlipflopT.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FlipflopT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DelayedOutput.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DelayedOutput.v" { { "Info" "ISGN_ENTITY_NAME" "1 DelayedOutput " "Info: Found entity 1: DelayedOutput" {  } { { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "val1 MainCoffeeMachine.v(21) " "Warning (10236): Verilog HDL Implicit Net warning at MainCoffeeMachine.v(21): created implicit net for \"val1\"" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "val2 MainCoffeeMachine.v(22) " "Warning (10236): Verilog HDL Implicit Net warning at MainCoffeeMachine.v(22): created implicit net for \"val2\"" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "val3 MainCoffeeMachine.v(23) " "Warning (10236): Verilog HDL Implicit Net warning at MainCoffeeMachine.v(23): created implicit net for \"val3\"" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "val4 MainCoffeeMachine.v(24) " "Warning (10236): Verilog HDL Implicit Net warning at MainCoffeeMachine.v(24): created implicit net for \"val4\"" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pbuffer MefCoffeeMachine.v(118) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(118): created implicit net for \"Pbuffer\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AQbuffer MefCoffeeMachine.v(123) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(123): created implicit net for \"AQbuffer\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PPbuffer MefCoffeeMachine.v(128) " "Warning (10236): Verilog HDL Implicit Net warning at MefCoffeeMachine.v(128): created implicit net for \"PPbuffer\"" {  } { { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 128 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q3 Contador.v(7) " "Warning (10236): Verilog HDL Implicit Net warning at Contador.v(7): created implicit net for \"Q3\"" {  } { { "Contador.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Contador.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(24) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(24): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(27) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(27): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(28) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(28): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(29) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(29): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(30) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(30): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(31) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(31): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(32) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(32): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(33) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(33): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Decoders.v(34) " "Critical Warning (10846): Verilog HDL Instantiation warning at Decoders.v(34): instance has no name" {  } { { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MainCoffeeMachine " "Info: Elaborating entity \"MainCoffeeMachine\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MefCoffeeMachine MefCoffeeMachine:INST " "Info: Elaborating entity \"MefCoffeeMachine\" for hierarchy \"MefCoffeeMachine:INST\"" {  } { { "MainCoffeeMachine.v" "INST" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD MefCoffeeMachine:INST\|FFD:D3 " "Info: Elaborating entity \"FFD\" for hierarchy \"MefCoffeeMachine:INST\|FFD:D3\"" {  } { { "MefCoffeeMachine.v" "D3" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayedOutput MefCoffeeMachine:INST\|DelayedOutput:INST3 " "Info: Elaborating entity \"DelayedOutput\" for hierarchy \"MefCoffeeMachine:INST\|DelayedOutput:INST3\"" {  } { { "MefCoffeeMachine.v" "INST3" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 119 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoders Decoders:INST2 " "Info: Elaborating entity \"Decoders\" for hierarchy \"Decoders:INST2\"" {  } { { "MainCoffeeMachine.v" "INST2" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Decoders:INST2\|Contador:comb_4 " "Info: Elaborating entity \"Contador\" for hierarchy \"Decoders:INST2\|Contador:comb_4\"" {  } { { "Decoders.v" "comb_4" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 24 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipflopT Decoders:INST2\|Contador:comb_4\|FlipflopT:inst1 " "Info: Elaborating entity \"FlipflopT\" for hierarchy \"Decoders:INST2\|Contador:comb_4\|FlipflopT:inst1\"" {  } { { "Contador.v" "inst1" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Contador.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceS0 Decoders:INST2\|InterfaceS0:comb_5 " "Info: Elaborating entity \"InterfaceS0\" for hierarchy \"Decoders:INST2\|InterfaceS0:comb_5\"" {  } { { "Decoders.v" "comb_5" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(21) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(22) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(23) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(24) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(28) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(29) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(30) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(31) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(35) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(36) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(37) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(38) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(42) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(43) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(44) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(45) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(49) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(50) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(51) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(52) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(56) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(57) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(58) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(59) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(63) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(64) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(65) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS0.v(66) " "Warning (10739): Verilog HDL warning at InterfaceS0.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS0.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS0.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceS1 Decoders:INST2\|InterfaceS1:comb_6 " "Info: Elaborating entity \"InterfaceS1\" for hierarchy \"Decoders:INST2\|InterfaceS1:comb_6\"" {  } { { "Decoders.v" "comb_6" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(21) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(22) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(23) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(24) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(28) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(29) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(30) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(31) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(35) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(36) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(37) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(38) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(42) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(43) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(44) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(45) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(49) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(50) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(51) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(52) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(56) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(57) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(58) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(59) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(63) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(64) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(65) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS1.v(66) " "Warning (10739): Verilog HDL warning at InterfaceS1.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceS2 Decoders:INST2\|InterfaceS2:comb_7 " "Info: Elaborating entity \"InterfaceS2\" for hierarchy \"Decoders:INST2\|InterfaceS2:comb_7\"" {  } { { "Decoders.v" "comb_7" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 29 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(21) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(22) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(23) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(24) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(28) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(29) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(30) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(31) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(35) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(36) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(37) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(38) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(42) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(43) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(44) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(45) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(49) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(50) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(51) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(52) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(56) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(57) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(58) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(59) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(63) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(64) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(65) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS2.v(66) " "Warning (10739): Verilog HDL warning at InterfaceS2.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS2.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS2.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceS3 Decoders:INST2\|InterfaceS3:comb_8 " "Info: Elaborating entity \"InterfaceS3\" for hierarchy \"Decoders:INST2\|InterfaceS3:comb_8\"" {  } { { "Decoders.v" "comb_8" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(20) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(21) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(22) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(23) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(27) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(28) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(29) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(30) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(34) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(35) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(36) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(37) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(41) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(42) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(43) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(44) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(48) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(49) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(50) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(51) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(55) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(56) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(57) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(58) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(62) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(63) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(64) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceS3.v(65) " "Warning (10739): Verilog HDL warning at InterfaceS3.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceESR Decoders:INST2\|InterfaceESR:comb_9 " "Info: Elaborating entity \"InterfaceESR\" for hierarchy \"Decoders:INST2\|InterfaceESR:comb_9\"" {  } { { "Decoders.v" "comb_9" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(20) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(21) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(22) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(23) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(27) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(28) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(29) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(30) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(34) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(35) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(36) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(37) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(41) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(42) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(43) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(44) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(48) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(49) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(50) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(51) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(55) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(56) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(57) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(58) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(62) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(63) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(64) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESR.v(65) " "Warning (10739): Verilog HDL warning at InterfaceESR.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESR.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESR.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceESP Decoders:INST2\|InterfaceESP:comb_10 " "Info: Elaborating entity \"InterfaceESP\" for hierarchy \"Decoders:INST2\|InterfaceESP:comb_10\"" {  } { { "Decoders.v" "comb_10" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(21) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(22) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(23) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(24) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(28) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(29) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(30) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(31) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(35) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(36) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(37) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(38) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(42) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(43) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(44) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(45) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(49) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(50) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(51) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(52) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(56) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(57) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(58) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(59) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(63) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(64) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(65) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESP.v(66) " "Warning (10739): Verilog HDL warning at InterfaceESP.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESP.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESP.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceESN Decoders:INST2\|InterfaceESN:comb_11 " "Info: Elaborating entity \"InterfaceESN\" for hierarchy \"Decoders:INST2\|InterfaceESN:comb_11\"" {  } { { "Decoders.v" "comb_11" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 33 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(21) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(22) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(23) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(24) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(24): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 24 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(28) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(29) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(30) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(31) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(31): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 31 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(35) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(36) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(37) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(38) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(38): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 38 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(42) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(43) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(44) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(45) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(45): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 45 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(49) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(50) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(51) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(52) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(56) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(57) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(58) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(59) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(63) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(64) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(65) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceESN.v(66) " "Warning (10739): Verilog HDL warning at InterfaceESN.v(66): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceESN.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceESN.v" 66 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InterfaceERDI Decoders:INST2\|InterfaceERDI:comb_12 " "Info: Elaborating entity \"InterfaceERDI\" for hierarchy \"Decoders:INST2\|InterfaceERDI:comb_12\"" {  } { { "Decoders.v" "comb_12" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 34 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(20) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(21) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(21): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 21 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(22) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(22): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 22 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(23) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(23): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 23 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(27) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(27): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 27 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(28) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(28): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 28 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(29) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(29): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 29 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(30) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(30): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 30 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(34) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(34): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 34 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(35) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(35): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 35 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(36) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(36): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 36 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(37) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(37): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 37 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(41) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(41): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 41 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(42) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(42): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 42 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(43) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(43): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 43 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(44) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(44): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 44 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(48) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(48): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 48 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(49) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(50) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(50): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 50 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(51) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(51): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 51 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(55) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(56) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(57) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(58) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(58): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 58 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(62) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(62): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 62 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(63) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(63): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 63 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(64) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(64): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 64 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 InterfaceERDI.v(65) " "Warning (10739): Verilog HDL warning at InterfaceERDI.v(65): actual bit length 32 differs from formal bit length 1" {  } { { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 65 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "1 " "Info: Ignored 1 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "1 " "Info: Ignored 1 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Decoders:INST2\|Contador:comb_4\|FlipflopT:inst3\|Q " "Info: Register \"Decoders:INST2\|Contador:comb_4\|FlipflopT:inst3\|Q\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "251 " "Info: Implemented 251 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Info: Implemented 227 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/output_files/MainCoffeeMachine.map.smsg " "Info: Generated suppressed messages file C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/output_files/MainCoffeeMachine.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 243 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 243 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 21:52:20 2023 " "Info: Processing ended: Wed Jun 07 21:52:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 21:52:21 2023 " "Info: Processing started: Wed Jun 07 21:52:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MainCoffeeMachine EPM240T100C5 " "Info: Selected device EPM240T100C5 for design \"MainCoffeeMachine\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Info: Device EPM240T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Info: Device EPM240T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Info: Device EPM570T100C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Info: Device EPM570T100I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Info: Device EPM570T100A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN 12 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN 12" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "18.675 ns register pin " "Info: Estimated most critical path is register to pin delay of 18.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MefCoffeeMachine:INST\|FFD:D3\|Q 1 REG LAB_X2_Y1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y1; Fanout = 14; REG Node = 'MefCoffeeMachine:INST\|FFD:D3\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MefCoffeeMachine:INST|FFD:D3|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.237 ns) + CELL(0.200 ns) 2.437 ns MefCoffeeMachine:INST\|WideAnd5~0 2 COMB LAB_X4_Y1 2 " "Info: 2: + IC(2.237 ns) + CELL(0.200 ns) = 2.437 ns; Loc. = LAB_X4_Y1; Fanout = 2; COMB Node = 'MefCoffeeMachine:INST\|WideAnd5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.437 ns" { MefCoffeeMachine:INST|FFD:D3|Q MefCoffeeMachine:INST|WideAnd5~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 3.617 ns MefCoffeeMachine:INST\|WideAnd27~1 3 COMB LAB_X4_Y1 2 " "Info: 3: + IC(0.669 ns) + CELL(0.511 ns) = 3.617 ns; Loc. = LAB_X4_Y1; Fanout = 2; COMB Node = 'MefCoffeeMachine:INST\|WideAnd27~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { MefCoffeeMachine:INST|WideAnd5~0 MefCoffeeMachine:INST|WideAnd27~1 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 4.797 ns MefCoffeeMachine:INST\|WideAnd27~2 4 COMB LAB_X4_Y1 2 " "Info: 4: + IC(0.266 ns) + CELL(0.914 ns) = 4.797 ns; Loc. = LAB_X4_Y1; Fanout = 2; COMB Node = 'MefCoffeeMachine:INST\|WideAnd27~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { MefCoffeeMachine:INST|WideAnd27~1 MefCoffeeMachine:INST|WideAnd27~2 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.511 ns) 5.977 ns MefCoffeeMachine:INST\|S2 5 COMB LAB_X4_Y1 4 " "Info: 5: + IC(0.669 ns) + CELL(0.511 ns) = 5.977 ns; Loc. = LAB_X4_Y1; Fanout = 4; COMB Node = 'MefCoffeeMachine:INST\|S2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { MefCoffeeMachine:INST|WideAnd27~2 MefCoffeeMachine:INST|S2 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.200 ns) 7.558 ns Decoders:INST2\|InterfaceERDI:comb_12\|WideAnd0~1 6 COMB LAB_X3_Y1 1 " "Info: 6: + IC(1.381 ns) + CELL(0.200 ns) = 7.558 ns; Loc. = LAB_X3_Y1; Fanout = 1; COMB Node = 'Decoders:INST2\|InterfaceERDI:comb_12\|WideAnd0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { MefCoffeeMachine:INST|S2 Decoders:INST2|InterfaceERDI:comb_12|WideAnd0~1 } "NODE_NAME" } } { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.914 ns) 8.738 ns Decoders:INST2\|InterfaceERDI:comb_12\|WideAnd0 7 COMB LAB_X3_Y1 6 " "Info: 7: + IC(0.266 ns) + CELL(0.914 ns) = 8.738 ns; Loc. = LAB_X3_Y1; Fanout = 6; COMB Node = 'Decoders:INST2\|InterfaceERDI:comb_12\|WideAnd0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Decoders:INST2|InterfaceERDI:comb_12|WideAnd0~1 Decoders:INST2|InterfaceERDI:comb_12|WideAnd0 } "NODE_NAME" } } { "InterfaceERDI.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceERDI.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.150 ns) + CELL(0.740 ns) 11.628 ns Decoders:INST2\|WideNor2~0 8 COMB LAB_X7_Y3 3 " "Info: 8: + IC(2.150 ns) + CELL(0.740 ns) = 11.628 ns; Loc. = LAB_X7_Y3; Fanout = 3; COMB Node = 'Decoders:INST2\|WideNor2~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { Decoders:INST2|InterfaceERDI:comb_12|WideAnd0 Decoders:INST2|WideNor2~0 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.200 ns) 12.808 ns Decoders:INST2\|WideNor4~0 9 COMB LAB_X7_Y3 1 " "Info: 9: + IC(0.980 ns) + CELL(0.200 ns) = 12.808 ns; Loc. = LAB_X7_Y3; Fanout = 1; COMB Node = 'Decoders:INST2\|WideNor4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Decoders:INST2|WideNor2~0 Decoders:INST2|WideNor4~0 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.740 ns) 13.988 ns Decoders:INST2\|WideNor4~1 10 COMB LAB_X7_Y3 1 " "Info: 10: + IC(0.440 ns) + CELL(0.740 ns) = 13.988 ns; Loc. = LAB_X7_Y3; Fanout = 1; COMB Node = 'Decoders:INST2\|WideNor4~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { Decoders:INST2|WideNor4~0 Decoders:INST2|WideNor4~1 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.365 ns) + CELL(2.322 ns) 18.675 ns e 11 PIN PIN_100 0 " "Info: 11: + IC(2.365 ns) + CELL(2.322 ns) = 18.675 ns; Loc. = PIN_100; Fanout = 0; PIN Node = 'e'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.687 ns" { Decoders:INST2|WideNor4~1 e } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.252 ns ( 38.83 % ) " "Info: Total cell delay = 7.252 ns ( 38.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.423 ns ( 61.17 % ) " "Info: Total interconnect delay = 11.423 ns ( 61.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.675 ns" { MefCoffeeMachine:INST|FFD:D3|Q MefCoffeeMachine:INST|WideAnd5~0 MefCoffeeMachine:INST|WideAnd27~1 MefCoffeeMachine:INST|WideAnd27~2 MefCoffeeMachine:INST|S2 Decoders:INST2|InterfaceERDI:comb_12|WideAnd0~1 Decoders:INST2|InterfaceERDI:comb_12|WideAnd0 Decoders:INST2|WideNor2~0 Decoders:INST2|WideNor4~0 Decoders:INST2|WideNor4~1 e } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "21 " "Info: Average interconnect usage is 21% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X0_Y0 X8_Y5 " "Info: Peak interconnect usage is 21% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 21:52:22 2023 " "Info: Processing ended: Wed Jun 07 21:52:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 21:52:23 2023 " "Info: Processing started: Wed Jun 07 21:52:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 21:52:23 2023 " "Info: Processing ended: Wed Jun 07 21:52:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 21:52:24 2023 " "Info: Processing started: Wed Jun 07 21:52:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Decoders:INST2\|Contador:comb_4\|FlipflopT:inst1\|Q " "Info: Detected ripple clock \"Decoders:INST2\|Contador:comb_4\|FlipflopT:inst1\|Q\" as buffer" {  } { { "FlipflopT.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FlipflopT.v" 4 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Decoders:INST2\|Contador:comb_4\|FlipflopT:inst1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register MefCoffeeMachine:INST\|FFD:D2\|Q register MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[26\] 68.07 MHz 14.69 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 68.07 MHz between source register \"MefCoffeeMachine:INST\|FFD:D2\|Q\" and destination register \"MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[26\]\" (period= 14.69 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.981 ns + Longest register register " "Info: + Longest register to register delay is 13.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MefCoffeeMachine:INST\|FFD:D2\|Q 1 REG LC_X4_Y1_N8 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X4_Y1_N8; Fanout = 11; REG Node = 'MefCoffeeMachine:INST\|FFD:D2\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MefCoffeeMachine:INST|FFD:D2|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.076 ns) + CELL(0.200 ns) 2.276 ns MefCoffeeMachine:INST\|Pbuffer~0 2 COMB LC_X2_Y1_N0 5 " "Info: 2: + IC(2.076 ns) + CELL(0.200 ns) = 2.276 ns; Loc. = LC_X2_Y1_N0; Fanout = 5; COMB Node = 'MefCoffeeMachine:INST\|Pbuffer~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.276 ns" { MefCoffeeMachine:INST|FFD:D2|Q MefCoffeeMachine:INST|Pbuffer~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 118 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.562 ns) + CELL(0.200 ns) 5.038 ns MefCoffeeMachine:INST\|WideAnd36~0 3 COMB LC_X2_Y4_N0 4 " "Info: 3: + IC(2.562 ns) + CELL(0.200 ns) = 5.038 ns; Loc. = LC_X2_Y4_N0; Fanout = 4; COMB Node = 'MefCoffeeMachine:INST\|WideAnd36~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.762 ns" { MefCoffeeMachine:INST|Pbuffer~0 MefCoffeeMachine:INST|WideAnd36~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.200 ns) 6.421 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|always0~3 4 COMB LC_X2_Y4_N2 1 " "Info: 4: + IC(1.183 ns) + CELL(0.200 ns) = 6.421 ns; Loc. = LC_X2_Y4_N2; Fanout = 1; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|always0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { MefCoffeeMachine:INST|WideAnd36~0 MefCoffeeMachine:INST|DelayedOutput:INST5|always0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.523 ns) + CELL(0.200 ns) 9.144 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|always0~5 5 COMB LC_X4_Y2_N2 3 " "Info: 5: + IC(2.523 ns) + CELL(0.200 ns) = 9.144 ns; Loc. = LC_X4_Y2_N2; Fanout = 3; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|always0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|always0~3 MefCoffeeMachine:INST|DelayedOutput:INST5|always0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.954 ns) 10.816 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[0\]~127 6 COMB LC_X4_Y2_N4 6 " "Info: 6: + IC(0.718 ns) + CELL(0.954 ns) = 10.816 ns; Loc. = LC_X4_Y2_N4; Fanout = 6; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[0\]~127'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|always0~5 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[0]~127 } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 11.165 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[5\]~117 7 COMB LC_X4_Y2_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.349 ns) = 11.165 ns; Loc. = LC_X4_Y2_N9; Fanout = 6; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[5\]~117'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|counter[0]~127 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[5]~117 } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 11.411 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[10\]~93 8 COMB LC_X5_Y2_N4 6 " "Info: 8: + IC(0.000 ns) + CELL(0.246 ns) = 11.411 ns; Loc. = LC_X5_Y2_N4; Fanout = 6; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[10\]~93'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|counter[5]~117 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[10]~93 } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 11.760 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[15\]~103 9 COMB LC_X5_Y2_N9 6 " "Info: 9: + IC(0.000 ns) + CELL(0.349 ns) = 11.760 ns; Loc. = LC_X5_Y2_N9; Fanout = 6; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[15\]~103'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|counter[10]~93 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[15]~103 } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 12.006 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[20\]~113 10 COMB LC_X6_Y2_N4 6 " "Info: 10: + IC(0.000 ns) + CELL(0.246 ns) = 12.006 ns; Loc. = LC_X6_Y2_N4; Fanout = 6; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[20\]~113'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|counter[15]~103 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[20]~113 } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 12.355 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[25\]~73 11 COMB LC_X6_Y2_N9 6 " "Info: 11: + IC(0.000 ns) + CELL(0.349 ns) = 12.355 ns; Loc. = LC_X6_Y2_N9; Fanout = 6; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[25\]~73'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|counter[20]~113 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[25]~73 } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 13.981 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[26\] 12 REG LC_X7_Y2_N0 4 " "Info: 12: + IC(0.000 ns) + CELL(1.626 ns) = 13.981 ns; Loc. = LC_X7_Y2_N0; Fanout = 4; REG Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[26\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|counter[25]~73 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.919 ns ( 35.18 % ) " "Info: Total cell delay = 4.919 ns ( 35.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.062 ns ( 64.82 % ) " "Info: Total interconnect delay = 9.062 ns ( 64.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.981 ns" { MefCoffeeMachine:INST|FFD:D2|Q MefCoffeeMachine:INST|Pbuffer~0 MefCoffeeMachine:INST|WideAnd36~0 MefCoffeeMachine:INST|DelayedOutput:INST5|always0~3 MefCoffeeMachine:INST|DelayedOutput:INST5|always0~5 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[0]~127 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[5]~117 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[10]~93 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[15]~103 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[20]~113 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[25]~73 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.981 ns" { MefCoffeeMachine:INST|FFD:D2|Q {} MefCoffeeMachine:INST|Pbuffer~0 {} MefCoffeeMachine:INST|WideAnd36~0 {} MefCoffeeMachine:INST|DelayedOutput:INST5|always0~3 {} MefCoffeeMachine:INST|DelayedOutput:INST5|always0~5 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[0]~127 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[5]~117 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[10]~93 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[15]~103 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[20]~113 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[25]~73 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] {} } { 0.000ns 2.076ns 2.562ns 1.183ns 2.523ns 0.718ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.200ns 0.954ns 0.349ns 0.246ns 0.349ns 0.246ns 0.349ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.348 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 107 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 107; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[26\] 2 REG LC_X7_Y2_N0 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y2_N0; Fanout = 4; REG Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[26\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.348 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 107 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 107; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns MefCoffeeMachine:INST\|FFD:D2\|Q 2 REG LC_X4_Y1_N8 11 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X4_Y1_N8; Fanout = 11; REG Node = 'MefCoffeeMachine:INST\|FFD:D2\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK MefCoffeeMachine:INST|FFD:D2|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D2|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D2|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D2|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D2|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.981 ns" { MefCoffeeMachine:INST|FFD:D2|Q MefCoffeeMachine:INST|Pbuffer~0 MefCoffeeMachine:INST|WideAnd36~0 MefCoffeeMachine:INST|DelayedOutput:INST5|always0~3 MefCoffeeMachine:INST|DelayedOutput:INST5|always0~5 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[0]~127 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[5]~117 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[10]~93 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[15]~103 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[20]~113 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[25]~73 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.981 ns" { MefCoffeeMachine:INST|FFD:D2|Q {} MefCoffeeMachine:INST|Pbuffer~0 {} MefCoffeeMachine:INST|WideAnd36~0 {} MefCoffeeMachine:INST|DelayedOutput:INST5|always0~3 {} MefCoffeeMachine:INST|DelayedOutput:INST5|always0~5 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[0]~127 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[5]~117 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[10]~93 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[15]~103 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[20]~113 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[25]~73 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] {} } { 0.000ns 2.076ns 2.562ns 1.183ns 2.523ns 0.718ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.200ns 0.200ns 0.200ns 0.200ns 0.954ns 0.349ns 0.246ns 0.349ns 0.246ns 0.349ns 1.626ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D2|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D2|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[26\] SN CLK 12.001 ns register " "Info: tsu for register \"MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[26\]\" (data pin = \"SN\", clock pin = \"CLK\") is 12.001 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.016 ns + Longest pin register " "Info: + Longest pin to register delay is 15.016 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SN 1 PIN PIN_34 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_34; Fanout = 12; PIN Node = 'SN'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SN } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.695 ns) + CELL(0.914 ns) 4.741 ns MefCoffeeMachine:INST\|WideAnd27~0 2 COMB LC_X2_Y4_N7 8 " "Info: 2: + IC(2.695 ns) + CELL(0.914 ns) = 4.741 ns; Loc. = LC_X2_Y4_N7; Fanout = 8; COMB Node = 'MefCoffeeMachine:INST\|WideAnd27~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.609 ns" { SN MefCoffeeMachine:INST|WideAnd27~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.511 ns) 6.073 ns MefCoffeeMachine:INST\|WideAnd36~0 3 COMB LC_X2_Y4_N0 4 " "Info: 3: + IC(0.821 ns) + CELL(0.511 ns) = 6.073 ns; Loc. = LC_X2_Y4_N0; Fanout = 4; COMB Node = 'MefCoffeeMachine:INST\|WideAnd36~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.332 ns" { MefCoffeeMachine:INST|WideAnd27~0 MefCoffeeMachine:INST|WideAnd36~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.183 ns) + CELL(0.200 ns) 7.456 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|always0~3 4 COMB LC_X2_Y4_N2 1 " "Info: 4: + IC(1.183 ns) + CELL(0.200 ns) = 7.456 ns; Loc. = LC_X2_Y4_N2; Fanout = 1; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|always0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { MefCoffeeMachine:INST|WideAnd36~0 MefCoffeeMachine:INST|DelayedOutput:INST5|always0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.523 ns) + CELL(0.200 ns) 10.179 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|always0~5 5 COMB LC_X4_Y2_N2 3 " "Info: 5: + IC(2.523 ns) + CELL(0.200 ns) = 10.179 ns; Loc. = LC_X4_Y2_N2; Fanout = 3; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|always0~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|always0~3 MefCoffeeMachine:INST|DelayedOutput:INST5|always0~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.718 ns) + CELL(0.954 ns) 11.851 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[0\]~127 6 COMB LC_X4_Y2_N4 6 " "Info: 6: + IC(0.718 ns) + CELL(0.954 ns) = 11.851 ns; Loc. = LC_X4_Y2_N4; Fanout = 6; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[0\]~127'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|always0~5 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[0]~127 } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 12.200 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[5\]~117 7 COMB LC_X4_Y2_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.349 ns) = 12.200 ns; Loc. = LC_X4_Y2_N9; Fanout = 6; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[5\]~117'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|counter[0]~127 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[5]~117 } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 12.446 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[10\]~93 8 COMB LC_X5_Y2_N4 6 " "Info: 8: + IC(0.000 ns) + CELL(0.246 ns) = 12.446 ns; Loc. = LC_X5_Y2_N4; Fanout = 6; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[10\]~93'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|counter[5]~117 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[10]~93 } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 12.795 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[15\]~103 9 COMB LC_X5_Y2_N9 6 " "Info: 9: + IC(0.000 ns) + CELL(0.349 ns) = 12.795 ns; Loc. = LC_X5_Y2_N9; Fanout = 6; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[15\]~103'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|counter[10]~93 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[15]~103 } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 13.041 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[20\]~113 10 COMB LC_X6_Y2_N4 6 " "Info: 10: + IC(0.000 ns) + CELL(0.246 ns) = 13.041 ns; Loc. = LC_X6_Y2_N4; Fanout = 6; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[20\]~113'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|counter[15]~103 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[20]~113 } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 13.390 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[25\]~73 11 COMB LC_X6_Y2_N9 6 " "Info: 11: + IC(0.000 ns) + CELL(0.349 ns) = 13.390 ns; Loc. = LC_X6_Y2_N9; Fanout = 6; COMB Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[25\]~73'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|counter[20]~113 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[25]~73 } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 15.016 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[26\] 12 REG LC_X7_Y2_N0 4 " "Info: 12: + IC(0.000 ns) + CELL(1.626 ns) = 15.016 ns; Loc. = LC_X7_Y2_N0; Fanout = 4; REG Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[26\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { MefCoffeeMachine:INST|DelayedOutput:INST5|counter[25]~73 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.076 ns ( 47.12 % ) " "Info: Total cell delay = 7.076 ns ( 47.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.940 ns ( 52.88 % ) " "Info: Total interconnect delay = 7.940 ns ( 52.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.016 ns" { SN MefCoffeeMachine:INST|WideAnd27~0 MefCoffeeMachine:INST|WideAnd36~0 MefCoffeeMachine:INST|DelayedOutput:INST5|always0~3 MefCoffeeMachine:INST|DelayedOutput:INST5|always0~5 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[0]~127 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[5]~117 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[10]~93 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[15]~103 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[20]~113 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[25]~73 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.016 ns" { SN {} SN~combout {} MefCoffeeMachine:INST|WideAnd27~0 {} MefCoffeeMachine:INST|WideAnd36~0 {} MefCoffeeMachine:INST|DelayedOutput:INST5|always0~3 {} MefCoffeeMachine:INST|DelayedOutput:INST5|always0~5 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[0]~127 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[5]~117 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[10]~93 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[15]~103 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[20]~113 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[25]~73 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] {} } { 0.000ns 0.000ns 2.695ns 0.821ns 1.183ns 2.523ns 0.718ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.200ns 0.200ns 0.954ns 0.349ns 0.246ns 0.349ns 0.246ns 0.349ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.348 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 107 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 107; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[26\] 2 REG LC_X7_Y2_N0 4 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X7_Y2_N0; Fanout = 4; REG Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST5\|counter\[26\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.016 ns" { SN MefCoffeeMachine:INST|WideAnd27~0 MefCoffeeMachine:INST|WideAnd36~0 MefCoffeeMachine:INST|DelayedOutput:INST5|always0~3 MefCoffeeMachine:INST|DelayedOutput:INST5|always0~5 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[0]~127 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[5]~117 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[10]~93 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[15]~103 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[20]~113 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[25]~73 MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.016 ns" { SN {} SN~combout {} MefCoffeeMachine:INST|WideAnd27~0 {} MefCoffeeMachine:INST|WideAnd36~0 {} MefCoffeeMachine:INST|DelayedOutput:INST5|always0~3 {} MefCoffeeMachine:INST|DelayedOutput:INST5|always0~5 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[0]~127 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[5]~117 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[10]~93 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[15]~103 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[20]~113 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[25]~73 {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] {} } { 0.000ns 0.000ns 2.695ns 0.821ns 1.183ns 2.523ns 0.718ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.132ns 0.914ns 0.511ns 0.200ns 0.200ns 0.954ns 0.349ns 0.246ns 0.349ns 0.246ns 0.349ns 1.626ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|DelayedOutput:INST5|counter[26] {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK c MefCoffeeMachine:INST\|FFD:D3\|Q 22.030 ns register " "Info: tco from clock \"CLK\" to destination pin \"c\" through register \"MefCoffeeMachine:INST\|FFD:D3\|Q\" is 22.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 107 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 107; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns MefCoffeeMachine:INST\|FFD:D3\|Q 2 REG LC_X2_Y1_N6 14 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y1_N6; Fanout = 14; REG Node = 'MefCoffeeMachine:INST\|FFD:D3\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK MefCoffeeMachine:INST|FFD:D3|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D3|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D3|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.306 ns + Longest register pin " "Info: + Longest register to pin delay is 18.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MefCoffeeMachine:INST\|FFD:D3\|Q 1 REG LC_X2_Y1_N6 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y1_N6; Fanout = 14; REG Node = 'MefCoffeeMachine:INST\|FFD:D3\|Q'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MefCoffeeMachine:INST|FFD:D3|Q } "NODE_NAME" } } { "FFD.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/FFD.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.134 ns) + CELL(0.740 ns) 2.874 ns MefCoffeeMachine:INST\|WideAnd5~0 2 COMB LC_X4_Y1_N6 2 " "Info: 2: + IC(2.134 ns) + CELL(0.740 ns) = 2.874 ns; Loc. = LC_X4_Y1_N6; Fanout = 2; COMB Node = 'MefCoffeeMachine:INST\|WideAnd5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { MefCoffeeMachine:INST|FFD:D3|Q MefCoffeeMachine:INST|WideAnd5~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.158 ns) + CELL(0.200 ns) 4.232 ns MefCoffeeMachine:INST\|WideAnd27~1 3 COMB LC_X4_Y1_N0 2 " "Info: 3: + IC(1.158 ns) + CELL(0.200 ns) = 4.232 ns; Loc. = LC_X4_Y1_N0; Fanout = 2; COMB Node = 'MefCoffeeMachine:INST\|WideAnd27~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { MefCoffeeMachine:INST|WideAnd5~0 MefCoffeeMachine:INST|WideAnd27~1 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.511 ns) 5.963 ns MefCoffeeMachine:INST\|WideAnd25~1 4 COMB LC_X3_Y1_N0 5 " "Info: 4: + IC(1.220 ns) + CELL(0.511 ns) = 5.963 ns; Loc. = LC_X3_Y1_N0; Fanout = 5; COMB Node = 'MefCoffeeMachine:INST\|WideAnd25~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.731 ns" { MefCoffeeMachine:INST|WideAnd27~1 MefCoffeeMachine:INST|WideAnd25~1 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.896 ns) + CELL(0.200 ns) 9.059 ns Decoders:INST2\|InterfaceS1:comb_6\|WideAnd0 5 COMB LC_X6_Y1_N6 3 " "Info: 5: + IC(2.896 ns) + CELL(0.200 ns) = 9.059 ns; Loc. = LC_X6_Y1_N6; Fanout = 3; COMB Node = 'Decoders:INST2\|InterfaceS1:comb_6\|WideAnd0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.096 ns" { MefCoffeeMachine:INST|WideAnd25~1 Decoders:INST2|InterfaceS1:comb_6|WideAnd0 } "NODE_NAME" } } { "InterfaceS1.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.110 ns) + CELL(0.511 ns) 11.680 ns Decoders:INST2\|WideNor2~2 6 COMB LC_X7_Y3_N5 1 " "Info: 6: + IC(2.110 ns) + CELL(0.511 ns) = 11.680 ns; Loc. = LC_X7_Y3_N5; Fanout = 1; COMB Node = 'Decoders:INST2\|WideNor2~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { Decoders:INST2|InterfaceS1:comb_6|WideAnd0 Decoders:INST2|WideNor2~2 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.609 ns) + CELL(0.200 ns) 13.489 ns Decoders:INST2\|WideNor2~3 7 COMB LC_X7_Y3_N9 1 " "Info: 7: + IC(1.609 ns) + CELL(0.200 ns) = 13.489 ns; Loc. = LC_X7_Y3_N9; Fanout = 1; COMB Node = 'Decoders:INST2\|WideNor2~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.809 ns" { Decoders:INST2|WideNor2~2 Decoders:INST2|WideNor2~3 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.495 ns) + CELL(2.322 ns) 18.306 ns c 8 PIN PIN_41 0 " "Info: 8: + IC(2.495 ns) + CELL(2.322 ns) = 18.306 ns; Loc. = PIN_41; Fanout = 0; PIN Node = 'c'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.817 ns" { Decoders:INST2|WideNor2~3 c } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.684 ns ( 25.59 % ) " "Info: Total cell delay = 4.684 ns ( 25.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.622 ns ( 74.41 % ) " "Info: Total interconnect delay = 13.622 ns ( 74.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.306 ns" { MefCoffeeMachine:INST|FFD:D3|Q MefCoffeeMachine:INST|WideAnd5~0 MefCoffeeMachine:INST|WideAnd27~1 MefCoffeeMachine:INST|WideAnd25~1 Decoders:INST2|InterfaceS1:comb_6|WideAnd0 Decoders:INST2|WideNor2~2 Decoders:INST2|WideNor2~3 c } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.306 ns" { MefCoffeeMachine:INST|FFD:D3|Q {} MefCoffeeMachine:INST|WideAnd5~0 {} MefCoffeeMachine:INST|WideAnd27~1 {} MefCoffeeMachine:INST|WideAnd25~1 {} Decoders:INST2|InterfaceS1:comb_6|WideAnd0 {} Decoders:INST2|WideNor2~2 {} Decoders:INST2|WideNor2~3 {} c {} } { 0.000ns 2.134ns 1.158ns 1.220ns 2.896ns 2.110ns 1.609ns 2.495ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.200ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|FFD:D3|Q } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|FFD:D3|Q {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.306 ns" { MefCoffeeMachine:INST|FFD:D3|Q MefCoffeeMachine:INST|WideAnd5~0 MefCoffeeMachine:INST|WideAnd27~1 MefCoffeeMachine:INST|WideAnd25~1 Decoders:INST2|InterfaceS1:comb_6|WideAnd0 Decoders:INST2|WideNor2~2 Decoders:INST2|WideNor2~3 c } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.306 ns" { MefCoffeeMachine:INST|FFD:D3|Q {} MefCoffeeMachine:INST|WideAnd5~0 {} MefCoffeeMachine:INST|WideAnd27~1 {} MefCoffeeMachine:INST|WideAnd25~1 {} Decoders:INST2|InterfaceS1:comb_6|WideAnd0 {} Decoders:INST2|WideNor2~2 {} Decoders:INST2|WideNor2~3 {} c {} } { 0.000ns 2.134ns 1.158ns 1.220ns 2.896ns 2.110ns 1.609ns 2.495ns } { 0.000ns 0.740ns 0.200ns 0.511ns 0.200ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SN f 20.014 ns Longest " "Info: Longest tpd from source pin \"SN\" to destination pin \"f\" is 20.014 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SN 1 PIN PIN_34 12 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_34; Fanout = 12; PIN Node = 'SN'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SN } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.695 ns) + CELL(0.914 ns) 4.741 ns MefCoffeeMachine:INST\|WideAnd27~0 2 COMB LC_X2_Y4_N7 8 " "Info: 2: + IC(2.695 ns) + CELL(0.914 ns) = 4.741 ns; Loc. = LC_X2_Y4_N7; Fanout = 8; COMB Node = 'MefCoffeeMachine:INST\|WideAnd27~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.609 ns" { SN MefCoffeeMachine:INST|WideAnd27~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.200 ns) 6.864 ns MefCoffeeMachine:INST\|WideAnd29~1 3 COMB LC_X3_Y1_N5 2 " "Info: 3: + IC(1.923 ns) + CELL(0.200 ns) = 6.864 ns; Loc. = LC_X3_Y1_N5; Fanout = 2; COMB Node = 'MefCoffeeMachine:INST\|WideAnd29~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.123 ns" { MefCoffeeMachine:INST|WideAnd27~0 MefCoffeeMachine:INST|WideAnd29~1 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.938 ns) + CELL(0.200 ns) 9.002 ns MefCoffeeMachine:INST\|WideAnd29~2 4 COMB LC_X2_Y2_N4 3 " "Info: 4: + IC(1.938 ns) + CELL(0.200 ns) = 9.002 ns; Loc. = LC_X2_Y2_N4; Fanout = 3; COMB Node = 'MefCoffeeMachine:INST\|WideAnd29~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { MefCoffeeMachine:INST|WideAnd29~1 MefCoffeeMachine:INST|WideAnd29~2 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.200 ns) 10.448 ns Decoders:INST2\|InterfaceS3:comb_8\|WideAnd0 5 COMB LC_X2_Y2_N0 7 " "Info: 5: + IC(1.246 ns) + CELL(0.200 ns) = 10.448 ns; Loc. = LC_X2_Y2_N0; Fanout = 7; COMB Node = 'Decoders:INST2\|InterfaceS3:comb_8\|WideAnd0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.446 ns" { MefCoffeeMachine:INST|WideAnd29~2 Decoders:INST2|InterfaceS3:comb_8|WideAnd0 } "NODE_NAME" } } { "InterfaceS3.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/InterfaceS3.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.121 ns) + CELL(0.200 ns) 13.769 ns Decoders:INST2\|WideNor5~4 6 COMB LC_X6_Y1_N0 1 " "Info: 6: + IC(3.121 ns) + CELL(0.200 ns) = 13.769 ns; Loc. = LC_X6_Y1_N0; Fanout = 1; COMB Node = 'Decoders:INST2\|WideNor5~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.321 ns" { Decoders:INST2|InterfaceS3:comb_8|WideAnd0 Decoders:INST2|WideNor5~4 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.771 ns) + CELL(0.511 ns) 15.051 ns Decoders:INST2\|WideNor5~5 7 COMB LC_X6_Y1_N9 1 " "Info: 7: + IC(0.771 ns) + CELL(0.511 ns) = 15.051 ns; Loc. = LC_X6_Y1_N9; Fanout = 1; COMB Node = 'Decoders:INST2\|WideNor5~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { Decoders:INST2|WideNor5~4 Decoders:INST2|WideNor5~5 } "NODE_NAME" } } { "Decoders.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/Decoders.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.641 ns) + CELL(2.322 ns) 20.014 ns f 8 PIN PIN_92 0 " "Info: 8: + IC(2.641 ns) + CELL(2.322 ns) = 20.014 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'f'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.963 ns" { Decoders:INST2|WideNor5~5 f } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.679 ns ( 28.38 % ) " "Info: Total cell delay = 5.679 ns ( 28.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.335 ns ( 71.62 % ) " "Info: Total interconnect delay = 14.335 ns ( 71.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.014 ns" { SN MefCoffeeMachine:INST|WideAnd27~0 MefCoffeeMachine:INST|WideAnd29~1 MefCoffeeMachine:INST|WideAnd29~2 Decoders:INST2|InterfaceS3:comb_8|WideAnd0 Decoders:INST2|WideNor5~4 Decoders:INST2|WideNor5~5 f } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.014 ns" { SN {} SN~combout {} MefCoffeeMachine:INST|WideAnd27~0 {} MefCoffeeMachine:INST|WideAnd29~1 {} MefCoffeeMachine:INST|WideAnd29~2 {} Decoders:INST2|InterfaceS3:comb_8|WideAnd0 {} Decoders:INST2|WideNor5~4 {} Decoders:INST2|WideNor5~5 {} f {} } { 0.000ns 0.000ns 2.695ns 1.923ns 1.938ns 1.246ns 3.121ns 0.771ns 2.641ns } { 0.000ns 1.132ns 0.914ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MefCoffeeMachine:INST\|DelayedOutput:INST4\|value_stored SR CLK -2.543 ns register " "Info: th for register \"MefCoffeeMachine:INST\|DelayedOutput:INST4\|value_stored\" (data pin = \"SR\", clock pin = \"CLK\") is -2.543 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.348 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.348 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CLK 1 CLK PIN_12 107 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 107; CLK Node = 'CLK'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.918 ns) 3.348 ns MefCoffeeMachine:INST\|DelayedOutput:INST4\|value_stored 2 REG LC_X2_Y4_N3 3 " "Info: 2: + IC(1.267 ns) + CELL(0.918 ns) = 3.348 ns; Loc. = LC_X2_Y4_N3; Fanout = 3; REG Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST4\|value_stored'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.185 ns" { CLK MefCoffeeMachine:INST|DelayedOutput:INST4|value_stored } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 62.16 % ) " "Info: Total cell delay = 2.081 ns ( 62.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.267 ns ( 37.84 % ) " "Info: Total interconnect delay = 1.267 ns ( 37.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|DelayedOutput:INST4|value_stored } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|DelayedOutput:INST4|value_stored {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.112 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SR 1 PIN PIN_33 10 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_33; Fanout = 10; PIN Node = 'SR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SR } "NODE_NAME" } } { "MainCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MainCoffeeMachine.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.847 ns) + CELL(0.511 ns) 4.490 ns MefCoffeeMachine:INST\|WideAnd27~0 2 COMB LC_X2_Y4_N7 8 " "Info: 2: + IC(2.847 ns) + CELL(0.511 ns) = 4.490 ns; Loc. = LC_X2_Y4_N7; Fanout = 8; COMB Node = 'MefCoffeeMachine:INST\|WideAnd27~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.358 ns" { SR MefCoffeeMachine:INST|WideAnd27~0 } "NODE_NAME" } } { "MefCoffeeMachine.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/MefCoffeeMachine.v" 101 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.804 ns) 6.112 ns MefCoffeeMachine:INST\|DelayedOutput:INST4\|value_stored 3 REG LC_X2_Y4_N3 3 " "Info: 3: + IC(0.818 ns) + CELL(0.804 ns) = 6.112 ns; Loc. = LC_X2_Y4_N3; Fanout = 3; REG Node = 'MefCoffeeMachine:INST\|DelayedOutput:INST4\|value_stored'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.622 ns" { MefCoffeeMachine:INST|WideAnd27~0 MefCoffeeMachine:INST|DelayedOutput:INST4|value_stored } "NODE_NAME" } } { "DelayedOutput.v" "" { Text "C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/DelayedOutput.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 40.04 % ) " "Info: Total cell delay = 2.447 ns ( 40.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.665 ns ( 59.96 % ) " "Info: Total interconnect delay = 3.665 ns ( 59.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.112 ns" { SR MefCoffeeMachine:INST|WideAnd27~0 MefCoffeeMachine:INST|DelayedOutput:INST4|value_stored } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.112 ns" { SR {} SR~combout {} MefCoffeeMachine:INST|WideAnd27~0 {} MefCoffeeMachine:INST|DelayedOutput:INST4|value_stored {} } { 0.000ns 0.000ns 2.847ns 0.818ns } { 0.000ns 1.132ns 0.511ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.348 ns" { CLK MefCoffeeMachine:INST|DelayedOutput:INST4|value_stored } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.348 ns" { CLK {} CLK~combout {} MefCoffeeMachine:INST|DelayedOutput:INST4|value_stored {} } { 0.000ns 0.000ns 1.267ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.112 ns" { SR MefCoffeeMachine:INST|WideAnd27~0 MefCoffeeMachine:INST|DelayedOutput:INST4|value_stored } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.112 ns" { SR {} SR~combout {} MefCoffeeMachine:INST|WideAnd27~0 {} MefCoffeeMachine:INST|DelayedOutput:INST4|value_stored {} } { 0.000ns 0.000ns 2.847ns 0.818ns } { 0.000ns 1.132ns 0.511ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 21:52:24 2023 " "Info: Processing ended: Wed Jun 07 21:52:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II " "Info: Running Quartus II EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 21:52:25 2023 " "Info: Processing started: Wed Jun 07 21:52:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off MainCoffeeMachine -c MainCoffeeMachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "MainCoffeeMachine.vo MainCoffeeMachine_v.sdo C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/simulation/modelsim/ simulation " "Info: Generated files \"MainCoffeeMachine.vo\" and \"MainCoffeeMachine_v.sdo\" in directory \"C:/Users/usuario/Desktop/Douglas/coffee-machine/protótipo/MainCoffeeMachine/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 0 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II " "Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "161 " "Info: Peak virtual memory: 161 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 21:52:25 2023 " "Info: Processing ended: Wed Jun 07 21:52:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 247 s " "Info: Quartus II Full Compilation was successful. 0 errors, 247 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 21:52:33 2023 " "Info: Processing started: Wed Jun 07 21:52:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp MainCoffeeMachine -c MainCoffeeMachine --netlist_type=sgate " "Info: Command: quartus_rpp MainCoffeeMachine -c MainCoffeeMachine --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "153 " "Info: Peak virtual memory: 153 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 21:52:33 2023 " "Info: Processing ended: Wed Jun 07 21:52:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
