# This file is generated by the script SetUpCtestFiles.py
# If possible, modify the script to fix any issues with the CMakeLists.txt files
# Or you can remove this header line to prevent this file from being overwritten

file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/semic_resistor.cir ${CMAKE_CURRENT_BINARY_DIR}/semic_resistor.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/semic_resistor_step.cir ${CMAKE_CURRENT_BINARY_DIR}/semic_resistor_step.cir ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/semic_resistor_step.cir.sh ${CMAKE_CURRENT_BINARY_DIR}/semic_resistor_step.cir.sh ONLY_IF_DIFFERENT)
file(CHMOD ${CMAKE_CURRENT_BINARY_DIR}/semic_resistor_step.cir.sh PERMISSIONS OWNER_READ OWNER_WRITE OWNER_EXECUTE GROUP_READ GROUP_EXECUTE WORLD_READ WORLD_EXECUTE)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/semic_resistor_step.cir.tags ${CMAKE_CURRENT_BINARY_DIR}/semic_resistor_step.cir.tags ONLY_IF_DIFFERENT)
file(COPY_FILE ${CMAKE_CURRENT_SOURCE_DIR}/tags ${CMAKE_CURRENT_BINARY_DIR}/tags ONLY_IF_DIFFERENT)
if( (NOT Xyce_PARALLEL_MPI) AND PERL_FOUND )
  add_test(NAME ${TestNamePrefix}SEMIC_RESISTOR/semic_resistor_step.cir.sh COMMAND perl -I${XyceRegressionTestScripts} semic_resistor_step.cir.sh $<TARGET_FILE:Xyce> ${XYCE_VERIFY} ${XYCE_VERIFY} semic_resistor_step.cir ${OutputDataDir}/SEMIC_RESISTOR/semic_resistor_step.cir.prn )
  set_property(TEST ${TestNamePrefix}SEMIC_RESISTOR/semic_resistor_step.cir.sh PROPERTY LABELS "serial;nightly;valgrind;resistor;semicresistor;bug972")
endif()
if( (NOT Xyce_PARALLEL_MPI) )
  add_test(NAME ${TestNamePrefix}SEMIC_RESISTOR/semic_resistor.cir COMMAND $<TARGET_FILE:Xyce> semic_resistor.cir )
  set_property(TEST ${TestNamePrefix}SEMIC_RESISTOR/semic_resistor.cir PROPERTY LABELS "serial;nightly;valgrind;resistor;semicresistor")
  set_tests_properties(${TestNamePrefix}SEMIC_RESISTOR/semic_resistor.cir PROPERTIES FIXTURES_SETUP semic_resistor.cir)
  add_test(NAME ${TestNamePrefix}SEMIC_RESISTOR/semic_resistor.cir.verify COMMAND ${XYCE_VERIFY} semic_resistor.cir ${OutputDataDir}/SEMIC_RESISTOR/semic_resistor.cir.prn semic_resistor.cir.prn )
  set_tests_properties(${TestNamePrefix}SEMIC_RESISTOR/semic_resistor.cir.verify PROPERTIES FIXTURES_REQUIRED semic_resistor.cir)
endif()
