#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Oct 13 20:21:21 2017
# Process ID: 16485
# Current directory: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1
# Command line: vivado -log test1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source test1.tcl
# Log file: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/test1.vds
# Journal file: /home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source test1.tcl -notrace
Command: synth_design -top test1 -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-fgg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16819 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.637 ; gain = 45.996 ; free physical = 3771 ; free virtual = 14084
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test1' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:4]
WARNING: [Synth 8-85] always block has no event control specified [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:11]
INFO: [Synth 8-638] synthesizing module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/add.v:22]
	Parameter DATAWIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADD' (1#1) [/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.srcs/sources_1/new/add.v:22]
WARNING: [Synth 8-689] width (32) of port connection 'a' does not match port width (8) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:22]
WARNING: [Synth 8-689] width (16) of port connection 'b' does not match port width (8) of module 'ADD' [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:22]
WARNING: [Synth 8-6014] Unused sequential element Clk_reg was removed.  [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:12]
WARNING: [Synth 8-3848] Net c in module/entity test1 does not have driver. [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:18]
INFO: [Synth 8-256] done synthesizing module 'test1' (2#1) [/home/dakre/comp-aided-logic-design/assignment_2/dakre_dpgen/build/test1.v:4]
WARNING: [Synth 8-3331] design test1 has unconnected port c[7]
WARNING: [Synth 8-3331] design test1 has unconnected port c[6]
WARNING: [Synth 8-3331] design test1 has unconnected port c[5]
WARNING: [Synth 8-3331] design test1 has unconnected port c[4]
WARNING: [Synth 8-3331] design test1 has unconnected port c[3]
WARNING: [Synth 8-3331] design test1 has unconnected port c[2]
WARNING: [Synth 8-3331] design test1 has unconnected port c[1]
WARNING: [Synth 8-3331] design test1 has unconnected port c[0]
WARNING: [Synth 8-3331] design test1 has unconnected port a[31]
WARNING: [Synth 8-3331] design test1 has unconnected port a[30]
WARNING: [Synth 8-3331] design test1 has unconnected port a[29]
WARNING: [Synth 8-3331] design test1 has unconnected port a[28]
WARNING: [Synth 8-3331] design test1 has unconnected port a[27]
WARNING: [Synth 8-3331] design test1 has unconnected port a[26]
WARNING: [Synth 8-3331] design test1 has unconnected port a[25]
WARNING: [Synth 8-3331] design test1 has unconnected port a[24]
WARNING: [Synth 8-3331] design test1 has unconnected port a[23]
WARNING: [Synth 8-3331] design test1 has unconnected port a[22]
WARNING: [Synth 8-3331] design test1 has unconnected port a[21]
WARNING: [Synth 8-3331] design test1 has unconnected port a[20]
WARNING: [Synth 8-3331] design test1 has unconnected port a[19]
WARNING: [Synth 8-3331] design test1 has unconnected port a[18]
WARNING: [Synth 8-3331] design test1 has unconnected port a[17]
WARNING: [Synth 8-3331] design test1 has unconnected port a[16]
WARNING: [Synth 8-3331] design test1 has unconnected port a[15]
WARNING: [Synth 8-3331] design test1 has unconnected port a[14]
WARNING: [Synth 8-3331] design test1 has unconnected port a[13]
WARNING: [Synth 8-3331] design test1 has unconnected port a[12]
WARNING: [Synth 8-3331] design test1 has unconnected port a[11]
WARNING: [Synth 8-3331] design test1 has unconnected port a[10]
WARNING: [Synth 8-3331] design test1 has unconnected port a[9]
WARNING: [Synth 8-3331] design test1 has unconnected port a[8]
WARNING: [Synth 8-3331] design test1 has unconnected port b[15]
WARNING: [Synth 8-3331] design test1 has unconnected port b[14]
WARNING: [Synth 8-3331] design test1 has unconnected port b[13]
WARNING: [Synth 8-3331] design test1 has unconnected port b[12]
WARNING: [Synth 8-3331] design test1 has unconnected port b[11]
WARNING: [Synth 8-3331] design test1 has unconnected port b[10]
WARNING: [Synth 8-3331] design test1 has unconnected port b[9]
WARNING: [Synth 8-3331] design test1 has unconnected port b[8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.137 ; gain = 86.496 ; free physical = 3778 ; free virtual = 14091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1184.137 ; gain = 86.496 ; free physical = 3779 ; free virtual = 14092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1192.141 ; gain = 94.500 ; free physical = 3779 ; free virtual = 14092
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1200.148 ; gain = 102.508 ; free physical = 3778 ; free virtual = 14091
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3330] design test1 has an empty top module
WARNING: [Synth 8-3331] design test1 has unconnected port c[7]
WARNING: [Synth 8-3331] design test1 has unconnected port c[6]
WARNING: [Synth 8-3331] design test1 has unconnected port c[5]
WARNING: [Synth 8-3331] design test1 has unconnected port c[4]
WARNING: [Synth 8-3331] design test1 has unconnected port c[3]
WARNING: [Synth 8-3331] design test1 has unconnected port c[2]
WARNING: [Synth 8-3331] design test1 has unconnected port c[1]
WARNING: [Synth 8-3331] design test1 has unconnected port c[0]
WARNING: [Synth 8-3331] design test1 has unconnected port a[31]
WARNING: [Synth 8-3331] design test1 has unconnected port a[30]
WARNING: [Synth 8-3331] design test1 has unconnected port a[29]
WARNING: [Synth 8-3331] design test1 has unconnected port a[28]
WARNING: [Synth 8-3331] design test1 has unconnected port a[27]
WARNING: [Synth 8-3331] design test1 has unconnected port a[26]
WARNING: [Synth 8-3331] design test1 has unconnected port a[25]
WARNING: [Synth 8-3331] design test1 has unconnected port a[24]
WARNING: [Synth 8-3331] design test1 has unconnected port a[23]
WARNING: [Synth 8-3331] design test1 has unconnected port a[22]
WARNING: [Synth 8-3331] design test1 has unconnected port a[21]
WARNING: [Synth 8-3331] design test1 has unconnected port a[20]
WARNING: [Synth 8-3331] design test1 has unconnected port a[19]
WARNING: [Synth 8-3331] design test1 has unconnected port a[18]
WARNING: [Synth 8-3331] design test1 has unconnected port a[17]
WARNING: [Synth 8-3331] design test1 has unconnected port a[16]
WARNING: [Synth 8-3331] design test1 has unconnected port a[15]
WARNING: [Synth 8-3331] design test1 has unconnected port a[14]
WARNING: [Synth 8-3331] design test1 has unconnected port a[13]
WARNING: [Synth 8-3331] design test1 has unconnected port a[12]
WARNING: [Synth 8-3331] design test1 has unconnected port a[11]
WARNING: [Synth 8-3331] design test1 has unconnected port a[10]
WARNING: [Synth 8-3331] design test1 has unconnected port a[9]
WARNING: [Synth 8-3331] design test1 has unconnected port a[8]
WARNING: [Synth 8-3331] design test1 has unconnected port a[7]
WARNING: [Synth 8-3331] design test1 has unconnected port a[6]
WARNING: [Synth 8-3331] design test1 has unconnected port a[5]
WARNING: [Synth 8-3331] design test1 has unconnected port a[4]
WARNING: [Synth 8-3331] design test1 has unconnected port a[3]
WARNING: [Synth 8-3331] design test1 has unconnected port a[2]
WARNING: [Synth 8-3331] design test1 has unconnected port a[1]
WARNING: [Synth 8-3331] design test1 has unconnected port a[0]
WARNING: [Synth 8-3331] design test1 has unconnected port b[15]
WARNING: [Synth 8-3331] design test1 has unconnected port b[14]
WARNING: [Synth 8-3331] design test1 has unconnected port b[13]
WARNING: [Synth 8-3331] design test1 has unconnected port b[12]
WARNING: [Synth 8-3331] design test1 has unconnected port b[11]
WARNING: [Synth 8-3331] design test1 has unconnected port b[10]
WARNING: [Synth 8-3331] design test1 has unconnected port b[9]
WARNING: [Synth 8-3331] design test1 has unconnected port b[8]
WARNING: [Synth 8-3331] design test1 has unconnected port b[7]
WARNING: [Synth 8-3331] design test1 has unconnected port b[6]
WARNING: [Synth 8-3331] design test1 has unconnected port b[5]
WARNING: [Synth 8-3331] design test1 has unconnected port b[4]
WARNING: [Synth 8-3331] design test1 has unconnected port b[3]
WARNING: [Synth 8-3331] design test1 has unconnected port b[2]
WARNING: [Synth 8-3331] design test1 has unconnected port b[1]
WARNING: [Synth 8-3331] design test1 has unconnected port b[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1287.469 ; gain = 189.828 ; free physical = 3634 ; free virtual = 13948
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1287.469 ; gain = 189.828 ; free physical = 3634 ; free virtual = 13947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1295.477 ; gain = 197.836 ; free physical = 3633 ; free virtual = 13947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.477 ; gain = 197.836 ; free physical = 3633 ; free virtual = 13947
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.477 ; gain = 197.836 ; free physical = 3633 ; free virtual = 13947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.477 ; gain = 197.836 ; free physical = 3633 ; free virtual = 13947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.477 ; gain = 197.836 ; free physical = 3633 ; free virtual = 13947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.477 ; gain = 197.836 ; free physical = 3633 ; free virtual = 13947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.477 ; gain = 197.836 ; free physical = 3633 ; free virtual = 13947
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.477 ; gain = 197.836 ; free physical = 3633 ; free virtual = 13947
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 102 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.477 ; gain = 197.836 ; free physical = 3633 ; free virtual = 13947
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1295.484 ; gain = 197.836 ; free physical = 3636 ; free virtual = 13949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 1401.254 ; gain = 316.199 ; free physical = 3556 ; free virtual = 13869
INFO: [Common 17-1381] The checkpoint '/home/dakre/comp-aided-logic-design/assignment_1/assignment_1.runs/synth_1/test1.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1401.254 ; gain = 0.000 ; free physical = 3557 ; free virtual = 13870
INFO: [Common 17-206] Exiting Vivado at Fri Oct 13 20:22:00 2017...
