# ğŸš€ Design and Simulation of a 4-Bit RISC CPU Using Logisim  

![Static Badge](https://img.shields.io/badge/Project-CPU%20Design-blue)  
![Static Badge](https://img.shields.io/badge/Tool-Logisim-green)  
![Static Badge](https://img.shields.io/badge/Architecture-Harvard-orange)  

---

## ğŸ“Œ Introduction  
This project demonstrates the design and simulation of a **4-Bit RISC CPU** using **Logisim**, a popular educational tool for digital circuit design.  
The CPU follows the **Harvard Architecture**, separating program and data memory for simplicity and clarity.  

It consists of essential components such as:  
- **Program Counter (PC)**  
- **Instruction Register (IR)**  
- **Arithmetic Logic Unit (ALU)**  
- **General Purpose Registers (R0â€“R3)**  
- **Control Unit**  
- **7-Segment Display for testing**  

The aim is to **bridge the gap between theoretical computer architecture and practical digital design** through a minimal yet functional CPU.  

---

## âœ¨ Features  
âœ”ï¸ Harvard Architecture with separate code & data memory  
âœ”ï¸ Basic RISC-style instruction set  
âœ”ï¸ Supports ALU operations (`ADD`, `AND`, `OR`, `XOR`)  
âœ”ï¸ General-purpose register file (R0â€“R3)  
âœ”ï¸ Modular ALU design for easy extension  
âœ”ï¸ Interactive testing via **7-Segment Display**  
âœ”ï¸ Fully simulated in **Logisim** (no extra tools required)  

---

## ğŸ”¹ Why Logisim?  
- ğŸ–¥ï¸ **Visual Understanding** â†’ Drag-and-drop interface for quick circuit prototyping  
- ğŸ“˜ **Educational Value** â†’ Great for learning computer architecture fundamentals  
- âš¡ **Lightweight & Portable** â†’ Runs on any system without heavy setup  
- ğŸ§© **Customizability** â†’ Easy to extend with new instructions, registers, or memory units  
- ğŸ” **Debugging Made Simple** â†’ In-built clocks, probes, and testing devices  

---

## âš™ï¸ ALU Design  
The **Arithmetic Logic Unit (ALU)** is the computational heart of the CPU.  

**Key Features:**  
- 4-bit inputs from register file  
- Supports **RISC instructions**: `ADD`, `AND`, `OR`, `XOR`  
- Flags: **Zero** & **Carry** (future use: conditional branching)  
- Modular structure â†’ easy extension for `SUB`, `NOT`, `SHIFT`  

<img width="1919" height="1017" alt="Image" src="https://github.com/user-attachments/assets/dd3e20bc-d369-4067-9aa5-ad9702816fc2" />


## ğŸ–¥ï¸ Final CPU Design  
The complete **4-Bit RISC CPU** integrates all building blocks:  

- **Program Counter (PC)** â†’ Keeps track of the next instruction  
- **Instruction Register (IR)** â†’ Holds and decodes the instruction  
- **Control Unit** â†’ Generates control signals for execution  
- **ALU** â†’ Performs arithmetic & logic operations  
- **Register File (R0â€“R3)** â†’ Temporary storage for operands/results  
- **Memory Unit** â†’ Program & data separation  
- **7-Segment Display** â†’ For debugging & output visualization  

<img width="1919" height="1017" alt="Image" src="https://github.com/user-attachments/assets/ab546f7c-aa53-465f-92c2-e367ccbe4438" />


## ğŸ§¾ Instruction Set  
| Opcode | Mnemonic | Operation | Example |
|--------|----------|-----------|---------|
| 0001   | ADD      | R[d] â† R[s1] + R[s2] | ADD R1, R2 â†’ R1 = R1 + R2 |
| 0010   | AND      | R[d] â† R[s1] AND R[s2] | AND R1, R2 |
| 0011   | OR       | R[d] â† R[s1] OR R[s2] | OR R1, R3 |
| 0100   | XOR      | R[d] â† R[s1] XOR R[s2] | XOR R2, R3 |  

