;redcode
;assert 1
	SPL 0, <402
	CMP -205, <-100
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB 12, @10
	SUB #-72, <840
	SUB #72, @40
	MOV -7, <-20
	ADD 911, 70
	SUB -7, <-120
	SUB 12, @910
	SUB @-127, 100
	SUB @127, 106
	CMP -205, <-100
	SUB 808, <-11
	SUB @121, 103
	DJN -1, @-20
	SUB -207, <-120
	SPL 0, <402
	SUB @121, 103
	SLT 721, -0
	SLT 721, -0
	SUB <1, @-2
	SUB <1, @-2
	SUB #72, @200
	SUB @0, @2
	SUB #72, @40
	SUB -7, <-120
	SUB @-127, 100
	SUB @-127, 100
	SPL 0, <402
	ADD #270, 1
	SUB 0, 0
	SLT 721, -400
	SUB #72, @40
	ADD 210, 30
	ADD 30, 9
	SUB 30, 200
	SUB @127, 106
	SUB @-127, 100
	MOV -7, <-20
	DAT #-11, <-20
	DJN -1, @-20
	MOV -7, <-20
	JMP -1, @-20
	SPL 0, <402
	JMP @72, #200
	SUB @3, 0
	ADD 3, 20
	JMZ -127, 100
