--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y9.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y9.BX       net (fanout=2)        0.950   ftop/clkN210/unlock2
    SLICE_X60Y9.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.833ns logic, 0.950ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.593ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.029 - 0.037)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y8.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y9.G4       net (fanout=1)        0.398   ftop/clkN210/locked_d
    SLICE_X60Y9.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.593ns (1.195ns logic, 0.398ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.187ns (Levels of Logic = 1)
  Clock Path Skew:      0.008ns (0.037 - 0.029)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y8.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y9.G4       net (fanout=1)        0.318   ftop/clkN210/locked_d
    SLICE_X60Y9.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.869ns logic, 0.318ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.339ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y9.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y9.BX       net (fanout=2)        0.760   ftop/clkN210/unlock2
    SLICE_X60Y9.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.339ns (0.579ns logic, 0.760ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y8.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X75Y55.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X75Y55.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X75Y55.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13740 paths analyzed, 1968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.869ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.774ns (Levels of Logic = 7)
  Clock Path Skew:      -0.095ns (0.263 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X98Y176.G1     net (fanout=5)        0.852   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y176.F3     net (fanout=11)       0.376   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y175.G3     net (fanout=3)        0.315   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X92Y178.F3     net (fanout=9)        0.558   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X92Y178.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X92Y180.G3     net (fanout=4)        0.317   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X92Y180.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.774ns (4.788ns logic, 2.986ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.797ns (Levels of Logic = 7)
  Clock Path Skew:      -0.060ns (0.298 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X98Y176.G1     net (fanout=5)        0.852   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y176.F3     net (fanout=11)       0.376   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y175.G3     net (fanout=3)        0.315   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X92Y178.F3     net (fanout=9)        0.558   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X92Y178.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y179.F4     net (fanout=4)        0.355   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y179.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.797ns (4.773ns logic, 3.024ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.745ns (Levels of Logic = 7)
  Clock Path Skew:      -0.095ns (0.263 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X98Y176.G1     net (fanout=5)        0.852   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y177.F2     net (fanout=11)       0.746   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y177.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X95Y178.G4     net (fanout=5)        0.298   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X95Y178.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X93Y181.F3     net (fanout=4)        0.566   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X93Y181.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X93Y180.G1     net (fanout=1)        0.130   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X93Y180.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.745ns (4.585ns logic, 3.160ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.749ns (Levels of Logic = 6)
  Clock Path Skew:      -0.089ns (0.269 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X98Y176.G1     net (fanout=5)        0.852   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y172.F4     net (fanout=11)       0.360   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X94Y183.G2     net (fanout=10)       1.543   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0
    SLICE_X94Y183.F4     net (fanout=1)        0.293   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0/O
    SLICE_X94Y183.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.749ns (4.133ns logic, 3.616ns route)
                                                       (53.3% logic, 46.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.818ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.685 - 0.698)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_3 to ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y178.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_txData<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_3
    H21.O2               net (fanout=2)        2.615   ftop/gbe0/gmac/gmac/txRS_txData<3>
    H21.OTCLK2           Tioock                0.708   gmii_txd<3>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_3/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (1.203ns logic, 2.615ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 6)
  Clock Path Skew:      -0.089ns (0.269 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X98Y176.G1     net (fanout=5)        0.852   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y172.F4     net (fanout=11)       0.360   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X96Y183.F4     net (fanout=10)       1.488   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X96Y183.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N4
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>21_SW0
    SLICE_X95Y182.F2     net (fanout=1)        0.409   ftop/gbe0/gmac/gmac/txRS_crc/N4
    SLICE_X95Y182.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (4.064ns logic, 3.677ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.679ns (Levels of Logic = 6)
  Clock Path Skew:      -0.078ns (0.263 - 0.341)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y171.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X92Y173.G4     net (fanout=22)       0.651   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X92Y173.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X94Y176.G1     net (fanout=15)       1.558   ftop/gbe0/gmac/gmac/N38
    SLICE_X94Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2
    SLICE_X94Y176.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2/O
    SLICE_X94Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y175.G3     net (fanout=3)        0.315   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X92Y178.F3     net (fanout=9)        0.558   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X92Y178.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X92Y180.G3     net (fanout=4)        0.317   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X92Y180.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.679ns (4.245ns logic, 3.434ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.702ns (Levels of Logic = 6)
  Clock Path Skew:      -0.043ns (0.298 - 0.341)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y171.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/txRS_txOperateS/dSyncReg2
    SLICE_X92Y173.G4     net (fanout=22)       0.651   ftop/gbe0/gmac/gmac/txRS_txOperateS_dD_OUT
    SLICE_X92Y173.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N501
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<0>46
    SLICE_X94Y176.G1     net (fanout=15)       1.558   ftop/gbe0/gmac/gmac/N38
    SLICE_X94Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2
    SLICE_X94Y176.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW2/O
    SLICE_X94Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y175.G3     net (fanout=3)        0.315   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X92Y178.F3     net (fanout=9)        0.558   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X92Y178.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y179.F4     net (fanout=4)        0.355   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y179.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.702ns (4.230ns logic, 3.472ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.593ns (Levels of Logic = 6)
  Clock Path Skew:      -0.095ns (0.263 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X98Y176.G1     net (fanout=5)        0.852   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y174.F2     net (fanout=11)       0.426   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y174.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X92Y178.F1     net (fanout=9)        1.258   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X92Y178.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X92Y180.G3     net (fanout=4)        0.317   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X92Y180.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.593ns (4.172ns logic, 3.421ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.616ns (Levels of Logic = 6)
  Clock Path Skew:      -0.060ns (0.298 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X98Y176.G1     net (fanout=5)        0.852   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X96Y174.F2     net (fanout=11)       0.426   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X96Y174.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>1
    SLICE_X92Y178.F1     net (fanout=9)        1.258   ftop/gbe0/gmac/gmac/txRS_crc_add_data<6>
    SLICE_X92Y178.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y179.F4     net (fanout=4)        0.355   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y179.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.616ns (4.157ns logic, 3.459ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.576ns (Levels of Logic = 7)
  Clock Path Skew:      -0.095ns (0.263 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X98Y176.G3     net (fanout=5)        0.579   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y176.F3     net (fanout=11)       0.376   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y175.G3     net (fanout=3)        0.315   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X92Y178.F3     net (fanout=9)        0.558   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X92Y178.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X92Y180.G3     net (fanout=4)        0.317   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X92Y180.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.576ns (4.863ns logic, 2.713ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.517ns (Levels of Logic = 5)
  Clock Path Skew:      -0.152ns (0.527 - 0.679)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X98Y176.G1     net (fanout=5)        0.852   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X92Y168.F3     net (fanout=11)       0.882   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X92Y168.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
                                                       ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X92Y166.G3     net (fanout=3)        0.345   ftop/gbe0/gmac/gmac/txRS_txF_dDEQ
    SLICE_X92Y166.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg_not0001
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and00001
    SLICE_X94Y160.CE     net (fanout=10)       1.199   ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_and0000
    SLICE_X94Y160.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.517ns (3.671ns logic, 3.846ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.599ns (Levels of Logic = 7)
  Clock Path Skew:      -0.060ns (0.298 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X98Y176.G3     net (fanout=5)        0.579   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y176.F3     net (fanout=11)       0.376   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y175.G3     net (fanout=3)        0.315   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X92Y178.F3     net (fanout=9)        0.558   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X92Y178.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X94Y179.F4     net (fanout=4)        0.355   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X94Y179.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.599ns (4.848ns logic, 2.751ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.552ns (Levels of Logic = 7)
  Clock Path Skew:      -0.095ns (0.263 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X98Y176.G1     net (fanout=5)        0.852   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y174.F1     net (fanout=11)       0.228   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y174.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X93Y181.G2     net (fanout=8)        1.048   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X93Y181.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>1
    SLICE_X93Y181.F4     net (fanout=4)        0.102   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<1>
    SLICE_X93Y181.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X93Y180.G1     net (fanout=1)        0.130   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X93Y180.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.552ns (4.624ns logic, 2.928ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.547ns (Levels of Logic = 7)
  Clock Path Skew:      -0.095ns (0.263 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X98Y176.G3     net (fanout=5)        0.579   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y177.F2     net (fanout=11)       0.746   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y177.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>1
    SLICE_X95Y178.G4     net (fanout=5)        0.298   ftop/gbe0/gmac/gmac/txRS_crc_add_data<4>
    SLICE_X95Y178.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X93Y181.F3     net (fanout=4)        0.566   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X93Y181.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X93Y180.G1     net (fanout=1)        0.130   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X93Y180.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.547ns (4.660ns logic, 2.887ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.551ns (Levels of Logic = 6)
  Clock Path Skew:      -0.089ns (0.269 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X98Y176.G3     net (fanout=5)        0.579   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y172.F4     net (fanout=11)       0.360   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X94Y183.G2     net (fanout=10)       1.543   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X94Y183.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0
    SLICE_X94Y183.F4     net (fanout=1)        0.293   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0/O
    SLICE_X94Y183.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.551ns (4.208ns logic, 3.343ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.543ns (Levels of Logic = 6)
  Clock Path Skew:      -0.089ns (0.269 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X98Y176.G3     net (fanout=5)        0.579   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y172.F4     net (fanout=11)       0.360   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y172.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X96Y183.F4     net (fanout=10)       1.488   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X96Y183.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N4
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>21_SW0
    SLICE_X95Y182.F2     net (fanout=1)        0.409   ftop/gbe0/gmac/gmac/txRS_crc/N4
    SLICE_X95Y182.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.543ns (4.139ns logic, 3.404ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.522ns (Levels of Logic = 7)
  Clock Path Skew:      -0.095ns (0.263 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.XQ     Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X98Y176.G1     net (fanout=5)        0.852   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X95Y176.F4     net (fanout=11)       0.444   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X95Y176.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X95Y178.G2     net (fanout=5)        0.377   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X95Y178.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<25>21
    SLICE_X93Y181.F3     net (fanout=4)        0.566   ftop/gbe0/gmac/gmac/txRS_crc/N18
    SLICE_X93Y181.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N81
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>_SW0_SW0
    SLICE_X93Y180.G1     net (fanout=1)        0.130   ftop/gbe0/gmac/gmac/txRS_crc/N81
    SLICE_X93Y180.CLK    Tgck                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<26>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<10>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_10
    -------------------------------------------------  ---------------------------
    Total                                      7.522ns (4.585ns logic, 2.937ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.542ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.730 - 0.804)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y192.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/txRS_txRst/reset_hold_1
    D26.SR               net (fanout=69)       2.567   ftop/gbe0/gmac/gmac/txRS_txRst_OUT_RST_N
    D26.OTCLK2           Tiosrcko              0.379   gmii_tx_en
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxEna/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.542ns (0.975ns logic, 2.567ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.515ns (Levels of Logic = 7)
  Clock Path Skew:      -0.095ns (0.263 - 0.358)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y181.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X98Y176.G4     net (fanout=5)        0.590   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X98Y176.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X98Y176.F4     net (fanout=2)        0.045   ftop/gbe0/gmac/gmac/N40
    SLICE_X98Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X95Y175.G4     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/N34
    SLICE_X95Y175.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X94Y176.F3     net (fanout=11)       0.376   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X94Y176.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X94Y175.G3     net (fanout=3)        0.315   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X94Y175.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X92Y178.F3     net (fanout=9)        0.558   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X92Y178.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<11>11
    SLICE_X92Y180.G3     net (fanout=4)        0.317   ftop/gbe0/gmac/gmac/txRS_crc/N12
    SLICE_X92Y180.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<2>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_2
    -------------------------------------------------  ---------------------------
    Total                                      7.515ns (4.791ns logic, 2.724ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_20 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.057 - 0.044)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_20 to ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y108.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<20>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_20
    SLICE_X108Y106.BY    net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<20>
    SLICE_X108Y106.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<20>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_20 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.057 - 0.044)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_20 to ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y108.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<20>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_20
    SLICE_X108Y106.BY    net (fanout=2)        0.295   ftop/gbe0/gmac/rxfun_outF_D_OUT<20>
    SLICE_X108Y106.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<20>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem21.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.590ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.444 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_21 to ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y103.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<21>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_21
    SLICE_X108Y103.BY    net (fanout=2)        0.311   ftop/gbe0/gmac/rxfun_outF_D_OUT<21>
    SLICE_X108Y103.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<21>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.347ns logic, 0.311ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.591ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_21 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.444 - 0.376)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_21 to ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y103.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<21>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_21
    SLICE_X108Y103.BY    net (fanout=2)        0.311   ftop/gbe0/gmac/rxfun_outF_D_OUT<21>
    SLICE_X108Y103.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<21>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.348ns logic, 0.311ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.695ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_5 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.786ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.447 - 0.356)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_5 to ftop/gbe0/gmac/rxfun_outF/data1_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y123.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<5>
                                                       ftop/gbe0/gmac/rxfun_sr_5
    SLICE_X111Y122.BX    net (fanout=3)        0.328   ftop/gbe0/gmac/rxfun_sr<5>
    SLICE_X111Y122.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.458ns logic, 0.328ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_5 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (0.447 - 0.356)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_5 to ftop/gbe0/gmac/rxfun_sr_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y123.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<5>
                                                       ftop/gbe0/gmac/rxfun_sr_5
    SLICE_X110Y123.BX    net (fanout=3)        0.328   ftop/gbe0/gmac/rxfun_sr<5>
    SLICE_X110Y123.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<15>
                                                       ftop/gbe0/gmac/rxfun_sr_15
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.498ns logic, 0.328ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.073 - 0.063)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y130.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_3
    SLICE_X101Y131.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
    SLICE_X101Y131.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.035 - 0.029)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y158.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X91Y159.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X91Y159.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.292 - 0.225)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y155.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X90Y155.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X90Y155.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.755ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.069 - 0.055)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y165.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1_3
    SLICE_X93Y166.BX     net (fanout=4)        0.297   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr1<3>
    SLICE_X93Y166.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.755ns (0.458ns logic, 0.297ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 0)
  Clock Path Skew:      0.094ns (0.471 - 0.377)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_11 to ftop/gbe0/gmac/rxfun_outF/data1_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y102.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    SLICE_X110Y102.BX    net (fanout=3)        0.316   ftop/gbe0/gmac/rxfun_sr<11>
    SLICE_X110Y102.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<11>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.519ns logic, 0.316ns route)
                                                       (62.2% logic, 37.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.752ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.039 - 0.030)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_32 to ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y111.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<32>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_32
    SLICE_X98Y107.BY     net (fanout=2)        0.463   ftop/gbe0/gmac/rxfun_outF_D_OUT<32>
    SLICE_X98Y107.CLK    Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<32>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.752ns (0.289ns logic, 0.463ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.744ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.753ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.039 - 0.030)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_32 to ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y111.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<32>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_32
    SLICE_X98Y107.BY     net (fanout=2)        0.463   ftop/gbe0/gmac/rxfun_outF_D_OUT<32>
    SLICE_X98Y107.CLK    Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<32>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem33.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.753ns (0.290ns logic, 0.463ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.069 - 0.059)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y128.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_3
    SLICE_X101Y128.BX    net (fanout=2)        0.301   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<3>
    SLICE_X101Y128.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.277 - 0.247)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_1 to ftop/gbe0/gmac/txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y54.XQ      Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_1
    SLICE_X91Y54.BX      net (fanout=1)        0.348   ftop/gbe0/gmac/txF/dSyncReg1<1>
    SLICE_X91Y54.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.458ns logic, 0.348ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.058 - 0.049)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y137.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X96Y136.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X96Y136.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.023 - 0.021)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y130.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X98Y129.BX     net (fanout=1)        0.282   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X98Y129.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.498ns logic, 0.282ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_21 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.823ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.440 - 0.397)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_21 to ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y100.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<21>
                                                       ftop/gbe0/gmac/rxfun_sr_21
    SLICE_X108Y100.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/rxfun_sr<21>
    SLICE_X108Y100.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_outF/data1_reg<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.823ns (0.498ns logic, 0.325ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y99.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X86Y98.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X86Y98.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.784ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.070 - 0.059)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_29 to ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y109.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    SLICE_X107Y108.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<29>
    SLICE_X107Y108.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<9>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_1/SR
  Location pin: SLICE_X86Y98.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_1/SR
  Location pin: SLICE_X86Y98.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_0/SR
  Location pin: SLICE_X86Y98.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_0/SR
  Location pin: SLICE_X86Y98.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X92Y94.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_3/SR
  Location pin: SLICE_X92Y94.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X92Y94.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sDeqPtr_2/SR
  Location pin: SLICE_X92Y94.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X88Y49.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_3/SR
  Location pin: SLICE_X88Y49.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_2/SR
  Location pin: SLICE_X88Y49.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dSyncReg1_2/SR
  Location pin: SLICE_X88Y49.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X90Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X90Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X90Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X90Y101.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X88Y51.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X88Y51.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X88Y51.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X88Y51.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2541 paths analyzed, 474 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.259ns.
--------------------------------------------------------------------------------
Slack (setup path):     1.741ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.153ns (Levels of Logic = 5)
  Clock Path Skew:      -0.106ns (0.370 - 0.476)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y132.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.G2    net (fanout=2)        0.379   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y133.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y133.G1    net (fanout=2)        0.418   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y133.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y133.F2    net (fanout=11)       0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y133.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y132.BX    net (fanout=17)       1.353   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y132.CLK   Tdick                 0.760   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      6.153ns (3.624ns logic, 2.529ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.158ns (Levels of Logic = 5)
  Clock Path Skew:      -0.090ns (0.370 - 0.460)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y134.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y133.G3    net (fanout=4)        0.413   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y133.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y133.G1    net (fanout=2)        0.418   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X110Y133.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y133.F2    net (fanout=11)       0.357   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y133.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y132.BX    net (fanout=17)       1.353   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X102Y132.CLK   Tdick                 0.760   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg_mux0000175
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    -------------------------------------------------  ---------------------------
    Total                                      6.158ns (3.595ns logic, 2.563ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.220ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.057 - 0.062)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y133.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y138.F3    net (fanout=20)       0.989   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y145.G1    net (fanout=25)       0.727   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y145.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y137.G1    net (fanout=2)        0.566   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y137.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y134.CE    net (fanout=2)        0.732   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y134.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.220ns (3.185ns logic, 3.035ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.220ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.057 - 0.062)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y133.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y138.F3    net (fanout=20)       0.989   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y145.G1    net (fanout=25)       0.727   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y145.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y137.G1    net (fanout=2)        0.566   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y137.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y134.CE    net (fanout=2)        0.732   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y134.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.220ns (3.185ns logic, 3.035ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.082ns (Levels of Logic = 4)
  Clock Path Skew:      -0.078ns (0.647 - 0.725)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y132.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.G2    net (fanout=2)        0.379   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y133.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.F4    net (fanout=2)        0.320   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y138.G2    net (fanout=34)       0.799   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y141.CE    net (fanout=17)       1.582   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y141.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.082ns (2.980ns logic, 3.102ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.840ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.082ns (Levels of Logic = 4)
  Clock Path Skew:      -0.078ns (0.647 - 0.725)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y132.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.G2    net (fanout=2)        0.379   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y133.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.F4    net (fanout=2)        0.320   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y138.G2    net (fanout=34)       0.799   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y141.CE    net (fanout=17)       1.582   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y141.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.082ns (2.980ns logic, 3.102ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.149ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.053 - 0.062)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y133.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X110Y138.F3    net (fanout=20)       0.989   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X110Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y145.G1    net (fanout=25)       0.727   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y145.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X108Y138.F2    net (fanout=2)        0.730   ftop/gbe0/gmac/gmac/N30
    SLICE_X108Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X108Y132.CE    net (fanout=1)        0.512   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X108Y132.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.149ns (3.170ns logic, 2.979ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.055ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.629 - 0.725)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y132.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.G2    net (fanout=2)        0.379   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y133.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.F4    net (fanout=2)        0.320   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y138.G2    net (fanout=34)       0.799   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X103Y139.CE    net (fanout=17)       1.555   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X103Y139.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (2.980ns logic, 3.075ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.055ns (Levels of Logic = 4)
  Clock Path Skew:      -0.096ns (0.629 - 0.725)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y132.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.G2    net (fanout=2)        0.379   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y133.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.F4    net (fanout=2)        0.320   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y138.G2    net (fanout=34)       0.799   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X103Y139.CE    net (fanout=17)       1.555   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X103Y139.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (2.980ns logic, 3.075ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.087ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.647 - 0.709)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y134.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y133.G3    net (fanout=4)        0.413   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y133.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.F4    net (fanout=2)        0.320   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y138.G2    net (fanout=34)       0.799   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y141.CE    net (fanout=17)       1.582   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y141.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      6.087ns (2.951ns logic, 3.136ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.087ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.647 - 0.709)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y134.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y133.G3    net (fanout=4)        0.413   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y133.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.F4    net (fanout=2)        0.320   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y138.G2    net (fanout=34)       0.799   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y141.CE    net (fanout=17)       1.582   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y141.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      6.087ns (2.951ns logic, 3.136ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.060ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.629 - 0.709)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y134.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y133.G3    net (fanout=4)        0.413   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y133.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.F4    net (fanout=2)        0.320   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y138.G2    net (fanout=34)       0.799   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X103Y139.CE    net (fanout=17)       1.555   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X103Y139.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.060ns (2.951ns logic, 3.109ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.060ns (Levels of Logic = 4)
  Clock Path Skew:      -0.080ns (0.629 - 0.709)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y134.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y133.G3    net (fanout=4)        0.413   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y133.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.F4    net (fanout=2)        0.320   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y138.G2    net (fanout=34)       0.799   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X103Y139.CE    net (fanout=17)       1.555   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X103Y139.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.060ns (2.951ns logic, 3.109ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.967ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.620 - 0.777)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y140.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y138.F1    net (fanout=4)        0.808   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y145.G1    net (fanout=25)       0.727   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y145.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y137.G1    net (fanout=2)        0.566   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y137.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y134.CE    net (fanout=2)        0.732   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y134.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      5.967ns (3.113ns logic, 2.854ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.967ns (Levels of Logic = 4)
  Clock Path Skew:      -0.157ns (0.620 - 0.777)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y140.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y138.F1    net (fanout=4)        0.808   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X110Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y145.G1    net (fanout=25)       0.727   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y145.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y137.G1    net (fanout=2)        0.566   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y137.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y134.CE    net (fanout=2)        0.732   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y134.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      5.967ns (3.113ns logic, 2.854ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.058ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.666 - 0.725)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y132.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.G2    net (fanout=2)        0.379   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y133.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.F4    net (fanout=2)        0.320   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y138.G2    net (fanout=34)       0.799   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y139.CE    net (fanout=17)       1.558   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y139.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      6.058ns (2.980ns logic, 3.078ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.058ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.666 - 0.725)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_crcEnd to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y132.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.G2    net (fanout=2)        0.379   ftop/gbe0/gmac/gmac/rxRS_crcEnd
    SLICE_X111Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y133.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.F4    net (fanout=2)        0.320   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y138.G2    net (fanout=34)       0.799   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y139.CE    net (fanout=17)       1.558   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y139.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.058ns (2.980ns logic, 3.078ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.928ns (Levels of Logic = 4)
  Clock Path Skew:      -0.180ns (0.620 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y136.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X110Y138.F4    net (fanout=5)        0.697   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X110Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y145.G1    net (fanout=25)       0.727   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y145.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y137.G1    net (fanout=2)        0.566   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y137.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y134.CE    net (fanout=2)        0.732   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y134.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      5.928ns (3.185ns logic, 2.743ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.928ns (Levels of Logic = 4)
  Clock Path Skew:      -0.180ns (0.620 - 0.800)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y136.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X110Y138.F4    net (fanout=5)        0.697   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X110Y138.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y145.G1    net (fanout=25)       0.727   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y145.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29
    SLICE_X110Y145.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN29/O
    SLICE_X110Y145.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN221
    SLICE_X110Y137.G1    net (fanout=2)        0.566   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y137.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y134.CE    net (fanout=2)        0.732   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y134.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      5.928ns (3.185ns logic, 2.743ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.894ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.063ns (Levels of Logic = 4)
  Clock Path Skew:      -0.043ns (0.666 - 0.709)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y134.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X111Y133.G3    net (fanout=4)        0.413   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X111Y133.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X111Y133.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X111Y133.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.F4    net (fanout=2)        0.320   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X111Y132.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X110Y138.G2    net (fanout=34)       0.799   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X110Y138.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y139.CE    net (fanout=17)       1.558   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y139.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (2.951ns logic, 3.112ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.737ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_47 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.448 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_39 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y129.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_39
    SLICE_X111Y128.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
    SLICE_X111Y128.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_47
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.438 - 0.378)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y144.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_5
    SLICE_X105Y143.BX    net (fanout=2)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
    SLICE_X105Y143.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.479ns logic, 0.328ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.049 - 0.042)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y143.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X105Y142.BX    net (fanout=2)        0.314   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X105Y142.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.458ns logic, 0.314ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.777ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.057 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y130.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X102Y131.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X102Y131.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.786ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.804ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.071 - 0.053)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y140.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X103Y138.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X103Y138.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.804ns (0.479ns logic, 0.325ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.058 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y135.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X101Y134.BX    net (fanout=4)        0.328   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X101Y134.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.479ns logic, 0.328ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.046 - 0.039)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y131.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X100Y130.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X100Y130.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.519ns logic, 0.287ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.815ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.062 - 0.053)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y141.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_15
    SLICE_X102Y141.BX    net (fanout=2)        0.317   ftop/gbe0/gmac/gmac/rxRS_rxPipe<15>
    SLICE_X102Y141.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.815ns (0.498ns logic, 0.317ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.807ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y137.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X112Y137.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X112Y137.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.067 - 0.057)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y140.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X108Y141.BX    net (fanout=2)        0.302   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X108Y141.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.519ns logic, 0.302ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.812ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.071 - 0.053)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y141.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X102Y139.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X102Y139.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.830ns (0.519ns logic, 0.311ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.086ns (0.476 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y133.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X108Y133.BY    net (fanout=1)        0.298   ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X108Y133.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.614ns logic, 0.298ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_46 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.448 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_38 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y129.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<39>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_38
    SLICE_X111Y128.BY    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<38>
    SLICE_X111Y128.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<47>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_46
    -------------------------------------------------  ---------------------------
    Total                                      0.917ns (0.599ns logic, 0.318ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.861ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.057 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y130.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X102Y131.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X102Y131.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.863ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.923ns (Levels of Logic = 0)
  Clock Path Skew:      0.060ns (0.438 - 0.378)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_4 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y144.YQ    Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_4
    SLICE_X105Y143.BY    net (fanout=2)        0.324   ftop/gbe0/gmac/gmac/rxRS_rxPipe<4>
    SLICE_X105Y143.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_12
    -------------------------------------------------  ---------------------------
    Total                                      0.923ns (0.599ns logic, 0.324ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.416 - 0.342)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y133.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y126.G1    net (fanout=10)       0.527   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y126.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.418ns logic, 0.527ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.416 - 0.342)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y133.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X102Y126.G1    net (fanout=10)       0.527   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X102Y126.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.945ns (0.418ns logic, 0.527ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.452 - 0.342)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y133.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y131.G1    net (fanout=10)       0.564   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y131.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.418ns logic, 0.564ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.872ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.982ns (Levels of Logic = 1)
  Clock Path Skew:      0.110ns (0.452 - 0.342)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y133.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y131.G1    net (fanout=10)       0.564   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y131.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.982ns (0.418ns logic, 0.564ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.881ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.881ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y133.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X103Y133.BX    net (fanout=6)        0.403   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X103Y133.CLK   Tckdi       (-Th)    -0.082   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.881ns (0.478ns logic, 0.403ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X100Y135.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X100Y135.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X100Y135.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X100Y135.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X100Y132.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X100Y132.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y131.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X102Y131.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X102Y131.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X102Y131.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y130.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X100Y130.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y130.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X100Y130.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X100Y133.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X100Y133.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X100Y131.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X100Y131.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X100Y131.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X100Y131.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.642ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.063ns (Levels of Logic = 0)
  Clock Path Skew:      -4.579ns (-1.403 - 3.176)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y55.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X74Y54.SR      net (fanout=3)        1.106   ftop/clkN210/rstInD
    SLICE_X74Y54.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.063ns (0.957ns logic, 1.106ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      4.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.594ns (Levels of Logic = 0)
  Clock Path Skew:      -3.181ns (-0.640 - 2.541)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y55.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X74Y54.SR      net (fanout=3)        0.885   ftop/clkN210/rstInD
    SLICE_X74Y54.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.594ns (0.709ns logic, 0.885ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y54.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y54.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X74Y54.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3155327 paths analyzed, 49671 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.191ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fhFsm_state_fired (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.150ns (Levels of Logic = 10)
  Clock Path Skew:      -0.041ns (0.797 - 0.838)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fhFsm_state_fired to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.YQ      Tcko                  0.524   ftop/edp0/edp_fhFsm_state_fired
                                                       ftop/edp0/edp_fhFsm_state_fired
    SLICE_X24Y48.G4      net (fanout=3)        1.185   ftop/edp0/edp_fhFsm_state_fired
    SLICE_X24Y48.Y       Tilo                  0.616   ftop/edp0/N333
                                                       ftop/edp0/edp_fhFsm_abort_whas__254_AND_edp_fhFsm_abort__ETC___d13221
    SLICE_X28Y47.F2      net (fanout=5)        0.955   ftop/edp0/edp_fhFsm_abort_whas__254_AND_edp_fhFsm_abort__ETC___d1322
    SLICE_X28Y47.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.F1      net (fanout=3)        0.751   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     19.150ns (6.830ns logic, 12.320ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.822ns (Levels of Logic = 13)
  Clock Path Skew:      -0.080ns (0.593 - 0.673)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y120.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X80Y122.G1     net (fanout=5)        1.246   ftop/cp/cpReq<26>
    SLICE_X80Y122.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn___1__h37280_xor<3>11
    SLICE_X81Y125.F4     net (fanout=2)        0.286   ftop/cp/wn___1__h37280<3>
    SLICE_X81Y125.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X71Y112.G1     net (fanout=11)       2.316   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X71Y112.Y      Tilo                  0.561   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y100.G4     net (fanout=10)       0.641   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y100.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X67Y95.F1      net (fanout=36)       0.731   ftop/cp/N202
    SLICE_X67Y95.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X73Y113.G1     net (fanout=4)        1.514   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X73Y113.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X73Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X73Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y117.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X75Y103.G3     net (fanout=12)       1.069   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y103.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X83Y94.G4      net (fanout=7)        1.097   ftop/cp/cpRespF_ENQ
    SLICE_X83Y94.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X78Y91.G2      net (fanout=40)       1.646   ftop/cp/cpRespF/d0h
    SLICE_X78Y91.Y       Tilo                  0.616   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<3>_SW0
    SLICE_X79Y90.SR      net (fanout=1)        0.977   ftop/cp/cpRespF/N12
    SLICE_X79Y90.CLK     Tsrck                 0.433   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     18.822ns (7.299ns logic, 11.523ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_7 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.775ns (Levels of Logic = 10)
  Clock Path Skew:      -0.106ns (0.797 - 0.903)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_7 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.YQ       Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_7
    SLICE_X4Y45.G2       net (fanout=9)        1.103   ftop/edp0/edp_outBF_rWrPtr<7>
    SLICE_X4Y45.COUT     Topcyg                1.127   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_lut<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.COUT     Tbyp                  0.156   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.F2      net (fanout=8)        1.347   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.775ns (6.896ns logic, 11.879ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fhFsm_state_mkFSMstate_3 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.827ns (Levels of Logic = 10)
  Clock Path Skew:      -0.027ns (0.797 - 0.824)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fhFsm_state_mkFSMstate_3 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.YQ      Tcko                  0.524   ftop/edp0/edp_fhFsm_state_mkFSMstate<2>
                                                       ftop/edp0/edp_fhFsm_state_mkFSMstate_3
    SLICE_X24Y48.G2      net (fanout=3)        0.862   ftop/edp0/edp_fhFsm_state_mkFSMstate<3>
    SLICE_X24Y48.Y       Tilo                  0.616   ftop/edp0/N333
                                                       ftop/edp0/edp_fhFsm_abort_whas__254_AND_edp_fhFsm_abort__ETC___d13221
    SLICE_X28Y47.F2      net (fanout=5)        0.955   ftop/edp0/edp_fhFsm_abort_whas__254_AND_edp_fhFsm_abort__ETC___d1322
    SLICE_X28Y47.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.F1      net (fanout=3)        0.751   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.827ns (6.830ns logic, 11.997ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_6 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.755ns (Levels of Logic = 10)
  Clock Path Skew:      -0.093ns (0.797 - 0.890)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_6 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y46.XQ       Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<6>
                                                       ftop/edp0/edp_outBF_rRdPtr_6
    SLICE_X4Y45.G3       net (fanout=5)        1.112   ftop/edp0/edp_outBF_rRdPtr<6>
    SLICE_X4Y45.COUT     Topcyg                1.127   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_lut<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.COUT     Tbyp                  0.156   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.F2      net (fanout=8)        1.347   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.755ns (6.867ns logic, 11.888ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fabMeta_128 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.769ns (Levels of Logic = 10)
  Clock Path Skew:      -0.058ns (0.797 - 0.855)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fabMeta_128 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y49.XQ      Tcko                  0.495   ftop/edp0/edp_fabMeta<128>
                                                       ftop/edp0/edp_fabMeta_128
    SLICE_X31Y46.G3      net (fanout=8)        1.547   ftop/edp0/edp_fabMeta<128>
    SLICE_X31Y46.Y       Tilo                  0.561   ftop/edp0/N1281
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X28Y47.F4      net (fanout=1)        0.296   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X28Y47.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.F1      net (fanout=3)        0.751   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.769ns (6.746ns logic, 12.023ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fhFsm_state_fired (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.713ns (Levels of Logic = 9)
  Clock Path Skew:      -0.041ns (0.797 - 0.838)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fhFsm_state_fired to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.YQ      Tcko                  0.524   ftop/edp0/edp_fhFsm_state_fired
                                                       ftop/edp0/edp_fhFsm_state_fired
    SLICE_X24Y48.G4      net (fanout=3)        1.185   ftop/edp0/edp_fhFsm_state_fired
    SLICE_X24Y48.Y       Tilo                  0.616   ftop/edp0/N333
                                                       ftop/edp0/edp_fhFsm_abort_whas__254_AND_edp_fhFsm_abort__ETC___d13221
    SLICE_X28Y47.F2      net (fanout=5)        0.955   ftop/edp0/edp_fhFsm_abort_whas__254_AND_edp_fhFsm_abort__ETC___d1322
    SLICE_X28Y47.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.F1      net (fanout=3)        0.751   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.F4      net (fanout=61)       0.501   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.713ns (6.269ns logic, 12.444ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fhFsm_state_fired (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_59 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.710ns (Levels of Logic = 10)
  Clock Path Skew:      -0.030ns (0.640 - 0.670)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fhFsm_state_fired to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y44.YQ      Tcko                  0.524   ftop/edp0/edp_fhFsm_state_fired
                                                       ftop/edp0/edp_fhFsm_state_fired
    SLICE_X24Y48.G4      net (fanout=3)        1.185   ftop/edp0/edp_fhFsm_state_fired
    SLICE_X24Y48.Y       Tilo                  0.616   ftop/edp0/N333
                                                       ftop/edp0/edp_fhFsm_abort_whas__254_AND_edp_fhFsm_abort__ETC___d13221
    SLICE_X28Y47.F2      net (fanout=5)        0.955   ftop/edp0/edp_fhFsm_abort_whas__254_AND_edp_fhFsm_abort__ETC___d1322
    SLICE_X28Y47.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.F1      net (fanout=3)        0.751   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y101.G2     net (fanout=135)      5.220   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y101.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<59>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<59>_SW0
    SLICE_X43Y101.SR     net (fanout=1)        0.965   ftop/edp0/edp_tlpBRAM_mRespF/N90
    SLICE_X43Y101.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<59>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_59
    -------------------------------------------------  ---------------------------
    Total                                     18.710ns (6.830ns logic, 11.880ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_nearBufReady (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.501ns (Levels of Logic = 10)
  Clock Path Skew:      -0.215ns (0.797 - 1.012)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_nearBufReady to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y32.XQ      Tcko                  0.521   ftop/edp0/edp_nearBufReady
                                                       ftop/edp0/edp_nearBufReady
    SLICE_X31Y46.G2      net (fanout=1)        1.253   ftop/edp0/edp_nearBufReady
    SLICE_X31Y46.Y       Tilo                  0.561   ftop/edp0/N1281
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X28Y47.F4      net (fanout=1)        0.296   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta17
    SLICE_X28Y47.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.F1      net (fanout=3)        0.751   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.501ns (6.772ns logic, 11.729ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_2 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.613ns (Levels of Logic = 11)
  Clock Path Skew:      -0.100ns (0.797 - 0.897)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_2 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.XQ       Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<2>
                                                       ftop/edp0/edp_outBF_rRdPtr_2
    SLICE_X4Y44.G1       net (fanout=5)        0.814   ftop/edp0/edp_outBF_rRdPtr<2>
    SLICE_X4Y44.COUT     Topcyg                1.127   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_lut<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<1>
    SLICE_X4Y45.CIN      net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<1>
    SLICE_X4Y45.COUT     Tbyp                  0.156   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.COUT     Tbyp                  0.156   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.F2      net (fanout=8)        1.347   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.613ns (7.023ns logic, 11.590ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fhFsm_start_reg_1 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.632ns (Levels of Logic = 10)
  Clock Path Skew:      -0.041ns (0.797 - 0.838)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fhFsm_start_reg_1 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y48.XQ      Tcko                  0.495   ftop/edp0/edp_fhFsm_start_reg_1
                                                       ftop/edp0/edp_fhFsm_start_reg_1
    SLICE_X24Y48.G1      net (fanout=3)        0.696   ftop/edp0/edp_fhFsm_start_reg_1
    SLICE_X24Y48.Y       Tilo                  0.616   ftop/edp0/N333
                                                       ftop/edp0/edp_fhFsm_abort_whas__254_AND_edp_fhFsm_abort__ETC___d13221
    SLICE_X28Y47.F2      net (fanout=5)        0.955   ftop/edp0/edp_fhFsm_abort_whas__254_AND_edp_fhFsm_abort__ETC___d1322
    SLICE_X28Y47.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.F1      net (fanout=3)        0.751   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.632ns (6.801ns logic, 11.831ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_tlpBRAM_mReqF/full_reg (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.525ns (Levels of Logic = 10)
  Clock Path Skew:      -0.125ns (0.797 - 0.922)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_tlpBRAM_mReqF/full_reg to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y63.YQ      Tcko                  0.596   ftop/edp0/edp_tlpBRAM_mReqF_FULL_N
                                                       ftop/edp0/edp_tlpBRAM_mReqF/full_reg
    SLICE_X28Y47.G1      net (fanout=31)       1.422   ftop/edp0/edp_tlpBRAM_mReqF_FULL_N
    SLICE_X28Y47.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta5
    SLICE_X28Y47.F3      net (fanout=1)        0.021   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta5/O
    SLICE_X28Y47.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.F1      net (fanout=3)        0.751   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.525ns (6.902ns logic, 11.623ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_1 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.460ns (Levels of Logic = 11)
  Clock Path Skew:      -0.132ns (0.797 - 0.929)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_1 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y43.YQ       Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<0>
                                                       ftop/edp0/edp_outBF_rWrPtr_1
    SLICE_X4Y44.F3       net (fanout=9)        0.626   ftop/edp0/edp_outBF_rWrPtr<1>
    SLICE_X4Y44.COUT     Topcyf                1.133   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<1>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_lut<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<0>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<1>
    SLICE_X4Y45.CIN      net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<1>
    SLICE_X4Y45.COUT     Tbyp                  0.156   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.COUT     Tbyp                  0.156   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.F2      net (fanout=8)        1.347   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.460ns (7.058ns logic, 11.402ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rRdPtr_4 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.456ns (Levels of Logic = 10)
  Clock Path Skew:      -0.100ns (0.797 - 0.897)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rRdPtr_4 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.XQ       Tcko                  0.495   ftop/edp0/edp_outBF_rRdPtr<4>
                                                       ftop/edp0/edp_outBF_rRdPtr_4
    SLICE_X4Y45.F1       net (fanout=5)        0.807   ftop/edp0/edp_outBF_rRdPtr<4>
    SLICE_X4Y45.COUT     Topcyf                1.133   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_lut<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<2>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.COUT     Tbyp                  0.156   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.F2      net (fanout=8)        1.347   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.456ns (6.873ns logic, 11.583ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.482ns (Levels of Logic = 13)
  Clock Path Skew:      -0.065ns (0.608 - 0.673)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y120.YQ     Tcko                  0.596   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X80Y122.G1     net (fanout=5)        1.246   ftop/cp/cpReq<26>
    SLICE_X80Y122.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h36491<3>
                                                       ftop/cp/Msub_wn___1__h37280_xor<3>11
    SLICE_X81Y125.F4     net (fanout=2)        0.286   ftop/cp/wn___1__h37280<3>
    SLICE_X81Y125.X      Tilo                  0.562   ftop/cp/_theResult_____1__h36509<3>
                                                       ftop/cp/_theResult_____1__h36509<3>1
    SLICE_X71Y112.G1     net (fanout=11)       2.316   ftop/cp/_theResult_____1__h36509<3>
    SLICE_X71Y112.Y      Tilo                  0.561   ftop/cp/N300
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq00001
    SLICE_X68Y100.G4     net (fanout=10)       0.641   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_T_F_cmp_eq0000
    SLICE_X68Y100.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T21
    SLICE_X67Y95.F1      net (fanout=36)       0.731   ftop/cp/N202
    SLICE_X67Y95.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T1
    SLICE_X73Y113.G1     net (fanout=4)        1.514   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_F_F_F_T
    SLICE_X73Y113.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<9>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X73Y114.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<9>
    SLICE_X73Y114.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<10>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y115.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<11>
    SLICE_X73Y115.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y116.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<13>
    SLICE_X73Y116.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<14>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y117.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<15>
    SLICE_X73Y117.XB     Tcinxb                0.216   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<16>
    SLICE_X75Y103.G3     net (fanout=12)       1.069   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X75Y103.Y      Tilo                  0.561   ftop/cp/cpRespF/d1di
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X83Y94.G4      net (fanout=7)        1.097   ftop/cp/cpRespF_ENQ
    SLICE_X83Y94.Y       Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y84.F3      net (fanout=40)       1.396   ftop/cp/cpRespF/d0h
    SLICE_X77Y84.X       Tilo                  0.562   ftop/edcp/cpRespF_D_OUT<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X76Y85.SR      net (fanout=1)        0.941   ftop/cp/cpRespF/N58
    SLICE_X76Y85.CLK     Tsrck                 0.433   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     18.482ns (7.245ns logic, 11.237ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_fhFsm_state_mkFSMstate_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.511ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_fhFsm_state_mkFSMstate_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y48.XQ      Tcko                  0.521   ftop/edp0/edp_fhFsm_state_mkFSMstate<0>
                                                       ftop/edp0/edp_fhFsm_state_mkFSMstate_0
    SLICE_X24Y48.G3      net (fanout=2)        0.549   ftop/edp0/edp_fhFsm_state_mkFSMstate<0>
    SLICE_X24Y48.Y       Tilo                  0.616   ftop/edp0/N333
                                                       ftop/edp0/edp_fhFsm_abort_whas__254_AND_edp_fhFsm_abort__ETC___d13221
    SLICE_X28Y47.F2      net (fanout=5)        0.955   ftop/edp0/edp_fhFsm_abort_whas__254_AND_edp_fhFsm_abort__ETC___d1322
    SLICE_X28Y47.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.F1      net (fanout=3)        0.751   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.511ns (6.827ns logic, 11.684ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_postSeqDwell_0 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.419ns (Levels of Logic = 10)
  Clock Path Skew:      -0.043ns (0.797 - 0.840)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_postSeqDwell_0 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y49.YQ      Tcko                  0.524   ftop/edp0/edp_postSeqDwell<1>
                                                       ftop/edp0/edp_postSeqDwell_0
    SLICE_X32Y46.G3      net (fanout=5)        0.733   ftop/edp0/edp_postSeqDwell<0>
    SLICE_X32Y46.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaTailEventSender19
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq00001
    SLICE_X28Y47.F1      net (fanout=6)        0.676   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq0000
    SLICE_X28Y47.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.F1      net (fanout=3)        0.751   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta29
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.419ns (6.830ns logic, 11.589ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_8 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.345ns (Levels of Logic = 9)
  Clock Path Skew:      -0.106ns (0.797 - 0.903)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_8 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y47.XQ       Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<8>
                                                       ftop/edp0/edp_outBF_rWrPtr_8
    SLICE_X4Y46.F4       net (fanout=9)        0.852   ftop/edp0/edp_outBF_rWrPtr<8>
    SLICE_X4Y46.COUT     Topcyf                1.133   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_lut<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.F2      net (fanout=8)        1.347   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.345ns (6.717ns logic, 11.628ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_7 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.338ns (Levels of Logic = 9)
  Clock Path Skew:      -0.106ns (0.797 - 0.903)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_7 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.YQ       Tcko                  0.524   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_7
    SLICE_X4Y45.G2       net (fanout=9)        1.103   ftop/edp0/edp_outBF_rWrPtr<7>
    SLICE_X4Y45.COUT     Topcyg                1.127   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_lut<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.COUT     Tbyp                  0.156   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.F2      net (fanout=8)        1.347   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.F4      net (fanout=61)       0.501   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.338ns (6.335ns logic, 12.003ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_outBF_rWrPtr_6 (FF)
  Destination:          ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.331ns (Levels of Logic = 10)
  Clock Path Skew:      -0.106ns (0.797 - 0.903)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_outBF_rWrPtr_6 to ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y46.XQ       Tcko                  0.495   ftop/edp0/edp_outBF_rWrPtr<6>
                                                       ftop/edp0/edp_outBF_rWrPtr_6
    SLICE_X4Y45.G1       net (fanout=9)        0.688   ftop/edp0/edp_outBF_rWrPtr<6>
    SLICE_X4Y45.COUT     Topcyg                1.127   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_lut<3>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.CIN      net (fanout=1)        0.000   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<3>
    SLICE_X4Y46.COUT     Tbyp                  0.156   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<4>
                                                       ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.F2      net (fanout=8)        1.347   ftop/edp0/Mcompar_edp_outBF_rRdPtr_83_EQ_edp_outBF_rWrPtr_18___d1448_cy<5>
    SLICE_X27Y48.X       Tilo                  0.562   ftop/edp0/edp_tlpBRAM_mReqF/data1_reg<58>
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta51
    SLICE_X27Y50.G2      net (fanout=61)       0.317   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta
    SLICE_X27Y50.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.F3      net (fanout=40)       0.060   ftop/edp0/WILL_FIRE_RL_edp_send_metaMH
    SLICE_X27Y50.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody1
    SLICE_X25Y59.G1      net (fanout=377)      1.428   ftop/edp0/WILL_FIRE_RL_edp_dmaResponseNearMetaBody
    SLICE_X25Y59.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.F4      net (fanout=20)       0.047   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH
    SLICE_X25Y59.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X22Y68.G2      net (fanout=3)        0.816   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody
    SLICE_X22Y68.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/empty_reg_and0001
                                                       ftop/edp0/edp_tlpBRAM_mRespF_DEQ1
    SLICE_X22Y69.G4      net (fanout=7)        0.136   ftop/edp0/edp_tlpBRAM_mRespF_DEQ
    SLICE_X22Y69.Y       Tilo                  0.616   ftop/edp0/edp_tlpBRAM_mRespF/N0
                                                       ftop/edp0/edp_tlpBRAM_mRespF/d0h1
    SLICE_X42Y104.G4     net (fanout=135)      5.686   ftop/edp0/edp_tlpBRAM_mRespF/d0h
    SLICE_X42Y104.Y      Tilo                  0.616   ftop/edp0/edp_outFunl_inF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_or0000<83>_SW0
    SLICE_X43Y105.SR     net (fanout=1)        0.939   ftop/edp0/edp_tlpBRAM_mRespF/N36
    SLICE_X43Y105.CLK    Tsrck                 0.433   ftop/edp0/edp_tlpBRAM_mRespF_D_OUT<83>
                                                       ftop/edp0/edp_tlpBRAM_mRespF/data0_reg_83
    -------------------------------------------------  ---------------------------
    Total                                     18.331ns (6.867ns logic, 11.464ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.504ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_25 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.565 - 0.461)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_25 to ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y135.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_1_q_0_25
    SLICE_X48Y134.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X48Y134.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_25 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.565 - 0.461)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_25 to ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y135.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<25>
                                                       ftop/cp/wci_reqF_1_q_0_25
    SLICE_X48Y134.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_6_MData<25>
    SLICE_X48Y134.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_31 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.540 - 0.448)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_31 to ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y112.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_2_q_0_31
    SLICE_X56Y112.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_7_MData<31>
    SLICE_X56Y112.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.266ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_31 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.092ns (0.540 - 0.448)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_31 to ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y112.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<31>
                                                       ftop/cp/wci_reqF_2_q_0_31
    SLICE_X56Y112.BY     net (fanout=2)        0.342   ftop/cp_wci_Vm_7_MData<31>
    SLICE_X56Y112.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.267ns logic, 0.342ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_16 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr17.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.535 - 0.430)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_16 to ftop/sma0/wci_wslv_reqF/Mram_arr17.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y129.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<17>
                                                       ftop/cp/wci_reqF_1_q_0_16
    SLICE_X52Y129.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<16>
    SLICE_X52Y129.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr17.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_16 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr17.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.105ns (0.535 - 0.430)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_16 to ftop/sma0/wci_wslv_reqF/Mram_arr17.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y129.YQ     Tcko                  0.419   ftop/cp_wci_Vm_6_MData<17>
                                                       ftop/cp/wci_reqF_1_q_0_16
    SLICE_X52Y129.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_6_MData<16>
    SLICE_X52Y129.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<16>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr17.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.528ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_1 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.591ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.414 - 0.351)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_1 to ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y54.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<1>
                                                       ftop/cp/wci_reqF_3_q_0_1
    SLICE_X70Y54.BY      net (fanout=2)        0.325   ftop/cp_wci_Vm_9_MData<1>
    SLICE_X70Y54.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.591ns (0.266ns logic, 0.325ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_1 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.414 - 0.351)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_1 to ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y54.XQ      Tcko                  0.396   ftop/cp_wci_Vm_9_MData<1>
                                                       ftop/cp/wci_reqF_3_q_0_1
    SLICE_X70Y54.BY      net (fanout=2)        0.325   ftop/cp_wci_Vm_9_MData<1>
    SLICE_X70Y54.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<1>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.267ns logic, 0.325ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_3 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.429 - 0.355)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_3 to ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y198.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<3>
                                                       ftop/cp/wci_reqF_4_q_0_3
    SLICE_X64Y199.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_10_MData<3>
    SLICE_X64Y199.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_4_q_0_3 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.429 - 0.355)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_4_q_0_3 to ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y198.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<3>
                                                       ftop/cp/wci_reqF_4_q_0_3
    SLICE_X64Y199.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_10_MData<3>
    SLICE_X64Y199.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<3>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_2 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.432 - 0.369)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_2 to ftop/pat0/wci_wslv_reqF/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y148.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_q_0_2
    SLICE_X70Y148.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<2>
    SLICE_X70Y148.CLK    Tdh         (-Th)     0.130   ftop/pat0/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_q_0_2 (FF)
  Destination:          ftop/pat0/wci_wslv_reqF/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.432 - 0.369)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_q_0_2 to ftop/pat0/wci_wslv_reqF/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y148.YQ     Tcko                  0.419   ftop/cp_wci_Vm_5_MData<3>
                                                       ftop/cp/wci_reqF_q_0_2
    SLICE_X70Y148.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_5_MData<2>
    SLICE_X70Y148.CLK    Tdh         (-Th)     0.129   ftop/pat0/wci_wslv_reqF/_varindex0000<2>
                                                       ftop/pat0/wci_wslv_reqF/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_29 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.507 - 0.440)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_29 to ftop/pwrk/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y110.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<29>
                                                       ftop/cp/wci_reqF_2_q_0_29
    SLICE_X62Y110.BY     net (fanout=2)        0.343   ftop/cp_wci_Vm_7_MData<29>
    SLICE_X62Y110.CLK    Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.266ns logic, 0.343ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.543ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_29 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.507 - 0.440)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_29 to ftop/pwrk/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y110.XQ     Tcko                  0.396   ftop/cp_wci_Vm_7_MData<29>
                                                       ftop/cp/wci_reqF_2_q_0_29
    SLICE_X62Y110.BY     net (fanout=2)        0.343   ftop/cp_wci_Vm_7_MData<29>
    SLICE_X62Y110.CLK    Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.267ns logic, 0.343ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_15 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.482 - 0.408)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_15 to ftop/sma0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y125.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<15>
                                                       ftop/cp/wci_reqF_1_q_0_15
    SLICE_X58Y125.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_6_MData<15>
    SLICE_X58Y125.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.266ns logic, 0.356ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_10 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.426 - 0.374)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_10 to ftop/gbewrk/wci_wslv_reqF/Mram_arr11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y55.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<11>
                                                       ftop/cp/wci_reqF_3_q_0_10
    SLICE_X64Y54.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<10>
    SLICE_X64Y54.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<10>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_15 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.482 - 0.408)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_15 to ftop/sma0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y125.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<15>
                                                       ftop/cp/wci_reqF_1_q_0_15
    SLICE_X58Y125.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_6_MData<15>
    SLICE_X58Y125.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<15>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.267ns logic, 0.356ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_10 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr11.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.426 - 0.374)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_10 to ftop/gbewrk/wci_wslv_reqF/Mram_arr11.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y55.YQ      Tcko                  0.419   ftop/cp_wci_Vm_9_MData<11>
                                                       ftop/cp/wci_reqF_3_q_0_10
    SLICE_X64Y54.BY      net (fanout=2)        0.311   ftop/cp_wci_Vm_9_MData<10>
    SLICE_X64Y54.CLK     Tdh         (-Th)     0.129   ftop/gbewrk/wci_wslv_reqF/_varindex0000<10>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr11.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_14 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.614ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.367 - 0.303)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_14 to ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y169.YQ     Tcko                  0.419   ftop/cp/td<15>
                                                       ftop/cp/td_14
    SLICE_X96Y168.BY     net (fanout=2)        0.325   ftop/cp/td<14>
    SLICE_X96Y168.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<46>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.614ns (0.289ns logic, 0.325ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_14 (FF)
  Destination:          ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.122ns (0.552 - 0.430)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_14 to ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y39.YQ      Tcko                  0.477   ftop/cp_wci_Vm_9_MData<15>
                                                       ftop/cp/wci_reqF_3_q_0_14
    SLICE_X70Y39.BY      net (fanout=2)        0.326   ftop/cp_wci_Vm_9_MData<14>
    SLICE_X70Y39.CLK     Tdh         (-Th)     0.130   ftop/gbewrk/wci_wslv_reqF/_varindex0000<14>
                                                       ftop/gbewrk/wci_wslv_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.673ns (0.347ns logic, 0.326ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X88Y47.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_3/SR
  Location pin: SLICE_X88Y47.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X88Y47.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_2/SR
  Location pin: SLICE_X88Y47.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X88Y42.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/txF/sGEnqPtr1_4/SR
  Location pin: SLICE_X88Y42.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_acquireD/sync/sToggleReg/SR
  Logical resource: ftop/iqadc/adcCore_acquireD/sync/sToggleReg/SR
  Location pin: SLICE_X4Y198.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_acquireD/sync/sToggleReg/SR
  Logical resource: ftop/iqadc/adcCore_acquireD/sync/sToggleReg/SR
  Location pin: SLICE_X4Y198.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg2/SR
  Location pin: SLICE_X6Y198.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg2/SR
  Location pin: SLICE_X6Y198.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg1/SR
  Location pin: SLICE_X6Y198.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg2/SR
  Logical resource: ftop/iqadc/adcCore_operateD/sync/dSyncReg1/SR
  Location pin: SLICE_X6Y198.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_1/SR
  Location pin: SLICE_X8Y169.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_1/SR
  Location pin: SLICE_X8Y169.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_0/SR
  Location pin: SLICE_X8Y169.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<1>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_0/SR
  Location pin: SLICE_X8Y169.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_3/SR
  Location pin: SLICE_X8Y171.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_3/SR
  Location pin: SLICE_X8Y171.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_2/SR
  Location pin: SLICE_X8Y171.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre<3>/SR
  Logical resource: ftop/iqadc/fcAdc_grayCounter_rdCounterPre_2/SR
  Location pin: SLICE_X8Y171.SR
  Clock network: ftop/cp_RST_N_wci_Vm_10
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.595ns|            0|            0|            2|      3155328|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      6.642ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.191ns|          N/A|            0|            0|      3155327|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.259|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.869|         |    3.831|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.191|         |         |         |
sys0_clkp      |   19.191|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.191|         |         |         |
sys0_clkp      |   19.191|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3171611 paths, 0 nets, and 92057 connections

Design statistics:
   Minimum period:  19.191ns{1}   (Maximum frequency:  52.108MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Sep 14 13:42:33 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 806 MB



