// Seed: 1430353104
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  localparam id_4 = 1;
  assign #(-1) id_3 = id_4;
  bit id_5;
  ;
  assign id_2 = id_1;
  always begin : LABEL_0
    id_5 = id_4;
  end
  wire id_6;
  ;
  integer id_7;
  ;
endmodule
module module_1 (
    input wire id_0
);
  always begin : LABEL_0
    if (1 & 1);
  end
  logic id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1
);
  input logic [7:0] id_1;
  localparam id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  id_3(
      1, id_2, 1'b0, 1, id_1[1]
  );
endmodule
