-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv10_2D2 : STD_LOGIC_VECTOR (9 downto 0) := "1011010010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_2D0 : STD_LOGIC_VECTOR (9 downto 0) := "1011010000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_2D0 : STD_LOGIC_VECTOR (10 downto 0) := "01011010000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_7FE : STD_LOGIC_VECTOR (10 downto 0) := "11111111110";
    constant ap_const_lv11_7FD : STD_LOGIC_VECTOR (10 downto 0) := "11111111101";
    constant ap_const_lv11_502 : STD_LOGIC_VECTOR (10 downto 0) := "10100000010";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv12_500 : STD_LOGIC_VECTOR (11 downto 0) := "010100000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv12_9FE : STD_LOGIC_VECTOR (11 downto 0) := "100111111110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal and_ln118_reg_2515 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_reg_2441 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_reg_2432 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal and_ln512_reg_2555 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_2555_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_2_reg_534 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln400_fu_545_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln443_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_567_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_V_reg_2427 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln887_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln457_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln457_reg_2436 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_2446 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_607_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_reg_2450 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_1_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln899_1_reg_2454 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln493_1_fu_767_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln493_1_reg_2467 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln493_2_fu_805_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln493_2_reg_2474 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln493_3_fu_843_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln493_3_reg_2481 : STD_LOGIC_VECTOR (1 downto 0);
    signal right_border_buf_2_6_reg_2488 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op211_read_state5 : BOOLEAN;
    signal ap_predicate_op223_read_state5 : BOOLEAN;
    signal ap_predicate_op253_read_state5 : BOOLEAN;
    signal ap_predicate_op265_read_state5 : BOOLEAN;
    signal ap_predicate_op292_read_state5 : BOOLEAN;
    signal ap_predicate_op301_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal right_border_buf_2_7_reg_2494 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_8_reg_2500 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln444_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_2506 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln444_reg_2506_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal j_V_fu_868_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal and_ln118_fu_916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln458_fu_976_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln458_reg_2519 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln457_fu_980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln457_reg_2524 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_2537 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_addr_reg_2543 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_addr_reg_2549 : STD_LOGIC_VECTOR (10 downto 0);
    signal and_ln512_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln512_reg_2555_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_1_val_3_addr_reg_2559 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_addr_reg_2565 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_addr_reg_2571 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_addr_reg_2577 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_addr_reg_2583 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_addr_reg_2589 : STD_LOGIC_VECTOR (10 downto 0);
    signal src_kernel_win_0_va_6_fu_1133_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_reg_2595 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_fu_1151_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_2602 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_2602_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1169_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_reg_2609 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_fu_1301_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_reg_2616 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_1319_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_2623 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_2623_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_1337_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_reg_2630 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_fu_1445_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_reg_2637 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_1463_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_2644 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_2644_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_1481_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_reg_2651 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_reg_2658 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_4_fu_1613_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_4_reg_2664 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_5_fu_1619_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_5_reg_2669 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln785_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_reg_2674 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_reg_2679 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_12_fu_1765_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_12_reg_2685 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_13_fu_1771_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_13_reg_2690 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln785_1_fu_1786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_1_reg_2695 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_2700 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln703_20_fu_1917_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_20_reg_2706 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_21_fu_1923_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_21_reg_2711 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln785_2_fu_1938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_2_reg_2716 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal phi_ln400_reg_512 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln400_fu_551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_reg_523 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal zext_ln835_fu_985_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal src_kernel_win_0_va_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1038_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1057_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1400_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_right_border_buf_2_6 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1076_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1206_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1382_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_right_border_buf_2_7 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1225_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1244_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_310 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1364_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_right_border_buf_2_8 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_fu_585_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln443_fu_557_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln506_fu_619_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln506_fu_623_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_12_fu_635_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_fu_649_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_1_fu_643_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_661_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln142_1_fu_669_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln139_1_fu_675_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln507_fu_683_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln506_1_fu_699_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln506_2_fu_725_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln144_1_fu_687_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln507_fu_693_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal and_ln118_1_fu_655_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln507_fu_629_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln507_fu_751_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln507_1_fu_759_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln142_fu_721_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_fu_713_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln118_fu_779_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln118_fu_785_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_705_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln139_2_fu_789_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal xor_ln118_fu_773_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln118_1_fu_797_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln142_1_fu_747_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_739_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_2_fu_817_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln118_1_fu_823_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_fu_731_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln139_3_fu_827_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln118_fu_811_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln118_2_fu_835_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_31_fu_874_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln444_fu_858_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln451_fu_890_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_32_fu_896_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_1_fu_910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln118_3_fu_904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_33_fu_922_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln142_fu_930_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln139_fu_936_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln144_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln147_fu_950_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln144_fu_956_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln118_fu_964_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln118_fu_972_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln891_fu_884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln493_fu_1021_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_1026_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_fu_1045_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_7_fu_1064_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_1122_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_1140_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_1158_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_2_fu_1194_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_10_fu_1213_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_11_fu_1232_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_13_fu_1290_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_fu_1308_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_fu_1326_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_17_fu_1353_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_1371_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_1389_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_1434_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_1452_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_1470_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln703_fu_1501_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1118_fu_1497_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln703_fu_1504_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_fu_1514_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1118_1_fu_1522_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1118_fu_1526_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_1_fu_1545_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1118_2_fu_1556_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1118_1_fu_1560_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln703_1_fu_1566_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_fu_1532_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln703_2_fu_1574_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_fu_1510_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln703_1_fu_1583_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln703_1_fu_1552_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_2_fu_1589_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln703_fu_1577_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln703_2_fu_1593_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_1599_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln703_fu_1541_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln703_1_fu_1536_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_1_fu_1570_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1624_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln703_3_fu_1653_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1118_3_fu_1649_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln703_2_fu_1656_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln1118_2_fu_1666_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1118_4_fu_1674_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1118_2_fu_1678_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_3_fu_1697_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1118_5_fu_1708_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1118_3_fu_1712_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln703_4_fu_1718_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_3_fu_1684_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln703_5_fu_1726_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_1_fu_1662_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln703_9_fu_1735_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln703_4_fu_1704_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_5_fu_1741_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln703_8_fu_1729_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln703_10_fu_1745_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_fu_1751_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln703_2_fu_1693_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln703_3_fu_1688_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_3_fu_1722_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_1776_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln703_6_fu_1805_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1118_6_fu_1801_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln703_4_fu_1808_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln1118_4_fu_1818_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1118_7_fu_1826_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln1118_4_fu_1830_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln1118_5_fu_1849_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln1118_8_fu_1860_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1118_5_fu_1864_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln703_7_fu_1870_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_6_fu_1836_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln703_8_fu_1878_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1118_2_fu_1814_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln703_17_fu_1887_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln703_7_fu_1856_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_8_fu_1893_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln703_16_fu_1881_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln703_18_fu_1897_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_6_fu_1903_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln703_4_fu_1845_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln703_5_fu_1840_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln703_5_fu_1874_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_1928_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal shl_ln703_fu_2052_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_6_fu_2057_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln785_fu_2067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_2072_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_2085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_2077_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_2062_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln703_1_fu_2099_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_14_fu_2104_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln785_1_fu_2114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_1_fu_2132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_2_fu_2124_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_fu_2109_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln703_2_fu_2146_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln703_22_fu_2151_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln785_2_fu_2161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_2179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_4_fu_2171_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_fu_2156_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_150 : BOOLEAN;
    signal ap_enable_state4_pp0_iter0_stage0 : BOOLEAN;
    signal ap_enable_operation_201 : BOOLEAN;
    signal ap_enable_state5_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op216_store_state5 : BOOLEAN;
    signal ap_enable_operation_216 : BOOLEAN;
    signal ap_predicate_op224_store_state5 : BOOLEAN;
    signal ap_enable_operation_224 : BOOLEAN;
    signal ap_enable_operation_152 : BOOLEAN;
    signal ap_enable_operation_205 : BOOLEAN;
    signal ap_predicate_op214_store_state5 : BOOLEAN;
    signal ap_enable_operation_214 : BOOLEAN;
    signal ap_predicate_op222_store_state5 : BOOLEAN;
    signal ap_enable_operation_222 : BOOLEAN;
    signal ap_enable_operation_154 : BOOLEAN;
    signal ap_enable_operation_208 : BOOLEAN;
    signal ap_predicate_op212_store_state5 : BOOLEAN;
    signal ap_enable_operation_212 : BOOLEAN;
    signal ap_predicate_op221_store_state5 : BOOLEAN;
    signal ap_enable_operation_221 : BOOLEAN;
    signal ap_enable_operation_165 : BOOLEAN;
    signal ap_enable_operation_244 : BOOLEAN;
    signal ap_predicate_op258_store_state5 : BOOLEAN;
    signal ap_enable_operation_258 : BOOLEAN;
    signal ap_predicate_op266_store_state5 : BOOLEAN;
    signal ap_enable_operation_266 : BOOLEAN;
    signal ap_enable_operation_167 : BOOLEAN;
    signal ap_enable_operation_247 : BOOLEAN;
    signal ap_predicate_op256_store_state5 : BOOLEAN;
    signal ap_enable_operation_256 : BOOLEAN;
    signal ap_predicate_op264_store_state5 : BOOLEAN;
    signal ap_enable_operation_264 : BOOLEAN;
    signal ap_enable_operation_169 : BOOLEAN;
    signal ap_enable_operation_250 : BOOLEAN;
    signal ap_predicate_op254_store_state5 : BOOLEAN;
    signal ap_enable_operation_254 : BOOLEAN;
    signal ap_predicate_op263_store_state5 : BOOLEAN;
    signal ap_enable_operation_263 : BOOLEAN;
    signal ap_enable_operation_179 : BOOLEAN;
    signal ap_enable_operation_283 : BOOLEAN;
    signal ap_predicate_op297_store_state5 : BOOLEAN;
    signal ap_enable_operation_297 : BOOLEAN;
    signal ap_predicate_op302_store_state5 : BOOLEAN;
    signal ap_enable_operation_302 : BOOLEAN;
    signal ap_enable_operation_181 : BOOLEAN;
    signal ap_enable_operation_286 : BOOLEAN;
    signal ap_predicate_op295_store_state5 : BOOLEAN;
    signal ap_enable_operation_295 : BOOLEAN;
    signal ap_predicate_op300_store_state5 : BOOLEAN;
    signal ap_enable_operation_300 : BOOLEAN;
    signal ap_enable_operation_183 : BOOLEAN;
    signal ap_enable_operation_289 : BOOLEAN;
    signal ap_predicate_op293_store_state5 : BOOLEAN;
    signal ap_enable_operation_293 : BOOLEAN;
    signal ap_predicate_op299_store_state5 : BOOLEAN;
    signal ap_enable_operation_299 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1575 : BOOLEAN;

    component sobel_mux_32_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_address1,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_address1,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_address1,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_address1,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_address1,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_address1,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_address1,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_address1,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 1280,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_address1,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    sobel_mux_32_8_1_1_U32 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_242,
        din1 => right_border_buf_0_1_fu_246,
        din2 => ap_const_lv8_0,
        din3 => xor_ln493_fu_1021_p2,
        dout => tmp_3_fu_1026_p5);

    sobel_mux_32_8_1_1_U33 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_2_fu_254,
        din1 => right_border_buf_0_3_fu_258,
        din2 => ap_const_lv8_0,
        din3 => xor_ln493_fu_1021_p2,
        dout => tmp_6_fu_1045_p5);

    sobel_mux_32_8_1_1_U34 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_4_fu_266,
        din1 => right_border_buf_0_5_fu_270,
        din2 => ap_const_lv8_0,
        din3 => xor_ln493_fu_1021_p2,
        dout => tmp_7_fu_1064_p5);

    sobel_mux_32_8_1_1_U35 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1038_p3,
        din1 => col_buf_0_val_1_0_fu_1057_p3,
        din2 => col_buf_0_val_2_0_fu_1076_p3,
        din3 => xor_ln493_1_reg_2467,
        dout => tmp_8_fu_1122_p5);

    sobel_mux_32_8_1_1_U36 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1038_p3,
        din1 => col_buf_0_val_1_0_fu_1057_p3,
        din2 => col_buf_0_val_2_0_fu_1076_p3,
        din3 => xor_ln493_2_reg_2474,
        dout => tmp_9_fu_1140_p5);

    sobel_mux_32_8_1_1_U37 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1038_p3,
        din1 => col_buf_0_val_1_0_fu_1057_p3,
        din2 => col_buf_0_val_2_0_fu_1076_p3,
        din3 => xor_ln493_3_reg_2481,
        dout => tmp_s_fu_1158_p5);

    sobel_mux_32_8_1_1_U38 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_278,
        din1 => right_border_buf_1_1_fu_282,
        din2 => ap_const_lv8_0,
        din3 => xor_ln493_fu_1021_p2,
        dout => tmp_2_fu_1194_p5);

    sobel_mux_32_8_1_1_U39 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_2_fu_290,
        din1 => right_border_buf_1_3_fu_294,
        din2 => ap_const_lv8_0,
        din3 => xor_ln493_fu_1021_p2,
        dout => tmp_10_fu_1213_p5);

    sobel_mux_32_8_1_1_U40 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_4_fu_302,
        din1 => right_border_buf_1_5_fu_306,
        din2 => ap_const_lv8_0,
        din3 => xor_ln493_fu_1021_p2,
        dout => tmp_11_fu_1232_p5);

    sobel_mux_32_8_1_1_U41 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1206_p3,
        din1 => col_buf_1_val_1_0_fu_1225_p3,
        din2 => col_buf_1_val_2_0_fu_1244_p3,
        din3 => xor_ln493_1_reg_2467,
        dout => tmp_13_fu_1290_p5);

    sobel_mux_32_8_1_1_U42 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1206_p3,
        din1 => col_buf_1_val_1_0_fu_1225_p3,
        din2 => col_buf_1_val_2_0_fu_1244_p3,
        din3 => xor_ln493_2_reg_2474,
        dout => tmp_14_fu_1308_p5);

    sobel_mux_32_8_1_1_U43 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1206_p3,
        din1 => col_buf_1_val_1_0_fu_1225_p3,
        din2 => col_buf_1_val_2_0_fu_1244_p3,
        din3 => xor_ln493_3_reg_2481,
        dout => tmp_15_fu_1326_p5);

    sobel_mux_32_8_1_1_U44 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_8_reg_2500,
        din1 => right_border_buf_2_4_fu_298,
        din2 => ap_const_lv8_0,
        din3 => xor_ln493_fu_1021_p2,
        dout => tmp_17_fu_1353_p5);

    sobel_mux_32_8_1_1_U45 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_7_reg_2494,
        din1 => right_border_buf_2_2_fu_274,
        din2 => ap_const_lv8_0,
        din3 => xor_ln493_fu_1021_p2,
        dout => tmp_18_fu_1371_p5);

    sobel_mux_32_8_1_1_U46 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_6_reg_2488,
        din1 => right_border_buf_2_s_fu_250,
        din2 => ap_const_lv8_0,
        din3 => xor_ln493_fu_1021_p2,
        dout => tmp_19_fu_1389_p5);

    sobel_mux_32_8_1_1_U47 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1364_p3,
        din1 => col_buf_2_val_1_0_fu_1382_p3,
        din2 => col_buf_2_val_2_0_fu_1400_p3,
        din3 => xor_ln493_1_reg_2467,
        dout => tmp_21_fu_1434_p5);

    sobel_mux_32_8_1_1_U48 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1364_p3,
        din1 => col_buf_2_val_1_0_fu_1382_p3,
        din2 => col_buf_2_val_2_0_fu_1400_p3,
        din3 => xor_ln493_2_reg_2474,
        dout => tmp_22_fu_1452_p5);

    sobel_mux_32_8_1_1_U49 : component sobel_mux_32_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1364_p3,
        din1 => col_buf_2_val_1_0_fu_1382_p3,
        din2 => col_buf_2_val_2_0_fu_1400_p3,
        din3 => xor_ln493_3_reg_2481,
        dout => tmp_23_fu_1470_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln443_fu_561_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state4)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state4);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((icmp_ln443_fu_561_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    phi_ln400_reg_512_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                phi_ln400_reg_512 <= ap_const_lv2_0;
            elsif (((icmp_ln400_fu_551_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                phi_ln400_reg_512 <= add_ln400_fu_545_p2;
            end if; 
        end if;
    end process;

    t_V_2_reg_534_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_fu_862_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_2_reg_534 <= j_V_fu_868_p2;
            elsif (((icmp_ln443_fu_561_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_2_reg_534 <= ap_const_lv11_0;
            end if; 
        end if;
    end process;

    t_V_reg_523_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln400_fu_551_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_523 <= ap_const_lv10_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                t_V_reg_523 <= i_V_reg_2427;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter1_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln703_12_reg_2685 <= add_ln703_12_fu_1765_p2;
                add_ln703_13_reg_2690 <= add_ln703_13_fu_1771_p2;
                add_ln703_20_reg_2706 <= add_ln703_20_fu_1917_p2;
                add_ln703_21_reg_2711 <= add_ln703_21_fu_1923_p2;
                add_ln703_4_reg_2664 <= add_ln703_4_fu_1613_p2;
                add_ln703_5_reg_2669 <= add_ln703_5_fu_1619_p2;
                icmp_ln785_1_reg_2695 <= icmp_ln785_1_fu_1786_p2;
                icmp_ln785_2_reg_2716 <= icmp_ln785_2_fu_1938_p2;
                icmp_ln785_reg_2674 <= icmp_ln785_fu_1634_p2;
                p_Result_1_reg_2679 <= p_Val2_3_fu_1751_p2(10 downto 10);
                p_Result_2_reg_2700 <= p_Val2_6_fu_1903_p2(10 downto 10);
                p_Result_s_reg_2658 <= p_Val2_s_fu_1599_p2(10 downto 10);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_fu_862_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln118_reg_2515 <= and_ln118_fu_916_p2;
                and_ln512_reg_2555 <= and_ln512_fu_998_p2;
                k_buf_0_val_3_addr_reg_2537 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
                k_buf_0_val_4_addr_reg_2543 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
                k_buf_0_val_5_addr_reg_2549 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
                k_buf_1_val_3_addr_reg_2559 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
                k_buf_1_val_4_addr_reg_2565 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
                k_buf_1_val_5_addr_reg_2571 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
                k_buf_2_val_3_addr_reg_2577 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
                k_buf_2_val_4_addr_reg_2583 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
                k_buf_2_val_5_addr_reg_2589 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
                or_ln457_reg_2524 <= or_ln457_fu_980_p2;
                trunc_ln458_reg_2519 <= trunc_ln458_fu_976_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln512_reg_2555_pp0_iter1_reg <= and_ln512_reg_2555;
                icmp_ln444_reg_2506 <= icmp_ln444_fu_862_p2;
                icmp_ln444_reg_2506_pp0_iter1_reg <= icmp_ln444_reg_2506;
                right_border_buf_2_6_reg_2488 <= ap_sig_allocacmp_right_border_buf_2_6;
                right_border_buf_2_7_reg_2494 <= ap_sig_allocacmp_right_border_buf_2_7;
                right_border_buf_2_8_reg_2500 <= ap_sig_allocacmp_right_border_buf_2_8;
                src_kernel_win_0_va_6_reg_2595 <= src_kernel_win_0_va_6_fu_1133_p3;
                src_kernel_win_0_va_7_reg_2602 <= src_kernel_win_0_va_7_fu_1151_p3;
                src_kernel_win_0_va_8_reg_2609 <= src_kernel_win_0_va_8_fu_1169_p3;
                src_kernel_win_1_va_6_reg_2616 <= src_kernel_win_1_va_6_fu_1301_p3;
                src_kernel_win_1_va_7_reg_2623 <= src_kernel_win_1_va_7_fu_1319_p3;
                src_kernel_win_1_va_8_reg_2630 <= src_kernel_win_1_va_8_fu_1337_p3;
                src_kernel_win_2_va_10_reg_2644 <= src_kernel_win_2_va_10_fu_1463_p3;
                src_kernel_win_2_va_11_reg_2651 <= src_kernel_win_2_va_11_fu_1481_p3;
                src_kernel_win_2_va_9_reg_2637 <= src_kernel_win_2_va_9_fu_1445_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                and_ln512_reg_2555_pp0_iter2_reg <= and_ln512_reg_2555_pp0_iter1_reg;
                src_kernel_win_0_va_7_reg_2602_pp0_iter2_reg <= src_kernel_win_0_va_7_reg_2602;
                src_kernel_win_1_va_7_reg_2623_pp0_iter2_reg <= src_kernel_win_1_va_7_reg_2623;
                src_kernel_win_2_va_10_reg_2644_pp0_iter2_reg <= src_kernel_win_2_va_10_reg_2644;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_2427 <= i_V_fu_567_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln443_fu_561_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_ln879_1_reg_2450 <= icmp_ln879_1_fu_607_p2;
                icmp_ln879_reg_2446 <= icmp_ln879_fu_601_p2;
                icmp_ln887_reg_2432 <= icmp_ln887_fu_573_p2;
                icmp_ln899_1_reg_2454 <= icmp_ln899_1_fu_613_p2;
                icmp_ln899_reg_2441 <= icmp_ln899_fu_595_p2;
                xor_ln457_reg_2436 <= xor_ln457_fu_579_p2;
                xor_ln493_1_reg_2467 <= xor_ln493_1_fu_767_p2;
                xor_ln493_2_reg_2474 <= xor_ln493_2_fu_805_p2;
                xor_ln493_3_reg_2481 <= xor_ln493_3_fu_843_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_1_fu_246 <= right_border_buf_0_s_fu_242;
                right_border_buf_0_2_fu_254 <= col_buf_0_val_1_0_fu_1057_p3;
                right_border_buf_0_3_fu_258 <= right_border_buf_0_2_fu_254;
                right_border_buf_0_4_fu_266 <= col_buf_0_val_2_0_fu_1076_p3;
                right_border_buf_0_5_fu_270 <= right_border_buf_0_4_fu_266;
                right_border_buf_0_s_fu_242 <= col_buf_0_val_0_0_fu_1038_p3;
                right_border_buf_1_1_fu_282 <= right_border_buf_1_s_fu_278;
                right_border_buf_1_2_fu_290 <= col_buf_1_val_1_0_fu_1225_p3;
                right_border_buf_1_3_fu_294 <= right_border_buf_1_2_fu_290;
                right_border_buf_1_4_fu_302 <= col_buf_1_val_2_0_fu_1244_p3;
                right_border_buf_1_5_fu_306 <= right_border_buf_1_4_fu_302;
                right_border_buf_1_s_fu_278 <= col_buf_1_val_0_0_fu_1206_p3;
                right_border_buf_2_1_fu_262 <= col_buf_2_val_2_0_fu_1400_p3;
                right_border_buf_2_2_fu_274 <= right_border_buf_2_7_reg_2494;
                right_border_buf_2_3_fu_286 <= col_buf_2_val_1_0_fu_1382_p3;
                right_border_buf_2_4_fu_298 <= right_border_buf_2_8_reg_2500;
                right_border_buf_2_5_fu_310 <= col_buf_2_val_0_0_fu_1364_p3;
                right_border_buf_2_s_fu_250 <= right_border_buf_2_6_reg_2488;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln444_reg_2506_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_174 <= src_kernel_win_0_va_fu_170;
                src_kernel_win_0_va_2_fu_178 <= src_kernel_win_0_va_7_reg_2602;
                src_kernel_win_0_va_3_fu_182 <= src_kernel_win_0_va_2_fu_178;
                src_kernel_win_0_va_4_fu_186 <= src_kernel_win_0_va_8_reg_2609;
                src_kernel_win_0_va_5_fu_190 <= src_kernel_win_0_va_4_fu_186;
                src_kernel_win_0_va_fu_170 <= src_kernel_win_0_va_6_reg_2595;
                src_kernel_win_1_va_1_fu_198 <= src_kernel_win_1_va_fu_194;
                src_kernel_win_1_va_2_fu_202 <= src_kernel_win_1_va_7_reg_2623;
                src_kernel_win_1_va_3_fu_206 <= src_kernel_win_1_va_2_fu_202;
                src_kernel_win_1_va_4_fu_210 <= src_kernel_win_1_va_8_reg_2630;
                src_kernel_win_1_va_5_fu_214 <= src_kernel_win_1_va_4_fu_210;
                src_kernel_win_1_va_fu_194 <= src_kernel_win_1_va_6_reg_2616;
                src_kernel_win_2_va_1_fu_222 <= src_kernel_win_2_va_fu_218;
                src_kernel_win_2_va_2_fu_226 <= src_kernel_win_2_va_10_reg_2644;
                src_kernel_win_2_va_3_fu_230 <= src_kernel_win_2_va_2_fu_226;
                src_kernel_win_2_va_4_fu_234 <= src_kernel_win_2_va_11_reg_2651;
                src_kernel_win_2_va_5_fu_238 <= src_kernel_win_2_va_4_fu_234;
                src_kernel_win_2_va_fu_218 <= src_kernel_win_2_va_9_reg_2637;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_CS_fsm_state2, icmp_ln443_fu_561_p2, ap_CS_fsm_state3, icmp_ln444_fu_862_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, icmp_ln400_fu_551_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln400_fu_551_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln443_fu_561_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((icmp_ln444_fu_862_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((icmp_ln444_fu_862_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln118_fu_811_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(trunc_ln506_fu_619_p1));
    add_ln400_fu_545_p2 <= std_logic_vector(unsigned(phi_ln400_reg_512) + unsigned(ap_const_lv2_1));
    add_ln451_fu_890_p2 <= std_logic_vector(signed(ap_const_lv12_FFF) + signed(zext_ln444_fu_858_p1));
    add_ln506_1_fu_699_p2 <= std_logic_vector(signed(ap_const_lv11_7FE) + signed(zext_ln443_fu_557_p1));
    add_ln506_2_fu_725_p2 <= std_logic_vector(signed(ap_const_lv11_7FD) + signed(zext_ln443_fu_557_p1));
    add_ln506_fu_623_p2 <= std_logic_vector(signed(ap_const_lv11_7FF) + signed(zext_ln443_fu_557_p1));
    add_ln507_fu_629_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(trunc_ln506_fu_619_p1));
    add_ln703_10_fu_1745_p2 <= std_logic_vector(unsigned(zext_ln703_4_fu_1704_p1) + unsigned(sext_ln703_5_fu_1741_p1));
    add_ln703_12_fu_1765_p2 <= std_logic_vector(unsigned(trunc_ln703_2_fu_1693_p1) + unsigned(sub_ln703_3_fu_1688_p2));
    add_ln703_13_fu_1771_p2 <= std_logic_vector(unsigned(src_kernel_win_1_va_6_reg_2616) + unsigned(trunc_ln703_3_fu_1722_p1));
    add_ln703_14_fu_2104_p2 <= std_logic_vector(unsigned(shl_ln703_1_fu_2099_p2) + unsigned(add_ln703_13_reg_2690));
    add_ln703_16_fu_1881_p2 <= std_logic_vector(signed(sext_ln703_7_fu_1870_p1) + signed(sext_ln703_6_fu_1836_p1));
    add_ln703_17_fu_1887_p2 <= std_logic_vector(unsigned(zext_ln703_8_fu_1878_p1) + unsigned(sext_ln1118_2_fu_1814_p1));
    add_ln703_18_fu_1897_p2 <= std_logic_vector(unsigned(zext_ln703_7_fu_1856_p1) + unsigned(sext_ln703_8_fu_1893_p1));
    add_ln703_1_fu_1583_p2 <= std_logic_vector(unsigned(zext_ln703_2_fu_1574_p1) + unsigned(sext_ln1118_fu_1510_p1));
    add_ln703_20_fu_1917_p2 <= std_logic_vector(unsigned(trunc_ln703_4_fu_1845_p1) + unsigned(sub_ln703_5_fu_1840_p2));
    add_ln703_21_fu_1923_p2 <= std_logic_vector(unsigned(src_kernel_win_2_va_9_reg_2637) + unsigned(trunc_ln703_5_fu_1874_p1));
    add_ln703_22_fu_2151_p2 <= std_logic_vector(unsigned(shl_ln703_2_fu_2146_p2) + unsigned(add_ln703_21_reg_2711));
    add_ln703_2_fu_1593_p2 <= std_logic_vector(unsigned(zext_ln703_1_fu_1552_p1) + unsigned(sext_ln703_2_fu_1589_p1));
    add_ln703_4_fu_1613_p2 <= std_logic_vector(unsigned(trunc_ln703_fu_1541_p1) + unsigned(sub_ln703_1_fu_1536_p2));
    add_ln703_5_fu_1619_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_6_reg_2595) + unsigned(trunc_ln703_1_fu_1570_p1));
    add_ln703_6_fu_2057_p2 <= std_logic_vector(unsigned(shl_ln703_fu_2052_p2) + unsigned(add_ln703_5_reg_2669));
    add_ln703_8_fu_1729_p2 <= std_logic_vector(signed(sext_ln703_4_fu_1718_p1) + signed(sext_ln703_3_fu_1684_p1));
    add_ln703_9_fu_1735_p2 <= std_logic_vector(unsigned(zext_ln703_5_fu_1726_p1) + unsigned(sext_ln1118_1_fu_1662_p1));
    add_ln703_fu_1577_p2 <= std_logic_vector(signed(sext_ln703_1_fu_1566_p1) + signed(sext_ln703_fu_1532_p1));
    and_ln118_1_fu_655_p2 <= (xor_ln118_1_fu_643_p2 and icmp_ln118_fu_649_p2);
    and_ln118_fu_916_p2 <= (xor_ln118_3_fu_904_p2 and icmp_ln118_1_fu_910_p2);
    and_ln512_fu_998_p2 <= (icmp_ln899_reg_2441 and icmp_ln891_fu_884_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state8 <= ap_CS_fsm(4);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, and_ln512_reg_2555_pp0_iter2_reg, ap_predicate_op211_read_state5, ap_predicate_op223_read_state5, ap_predicate_op253_read_state5, ap_predicate_op265_read_state5, ap_predicate_op292_read_state5, ap_predicate_op301_read_state5)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op301_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op292_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op265_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op253_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op223_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op211_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, and_ln512_reg_2555_pp0_iter2_reg, ap_predicate_op211_read_state5, ap_predicate_op223_read_state5, ap_predicate_op253_read_state5, ap_predicate_op265_read_state5, ap_predicate_op292_read_state5, ap_predicate_op301_read_state5)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op301_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op292_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op265_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op253_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op223_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op211_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, and_ln512_reg_2555_pp0_iter2_reg, ap_predicate_op211_read_state5, ap_predicate_op223_read_state5, ap_predicate_op253_read_state5, ap_predicate_op265_read_state5, ap_predicate_op292_read_state5, ap_predicate_op301_read_state5)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op301_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op292_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op265_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op253_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op223_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op211_read_state5 = ap_const_boolean_1)))));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op211_read_state5, ap_predicate_op223_read_state5, ap_predicate_op253_read_state5, ap_predicate_op265_read_state5, ap_predicate_op292_read_state5, ap_predicate_op301_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter1 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op301_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op292_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op265_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op253_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op223_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op211_read_state5 = ap_const_boolean_1)));
    end process;

        ap_block_state6_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state7_pp0_stage0_iter3_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, and_ln512_reg_2555_pp0_iter2_reg)
    begin
                ap_block_state7_pp0_stage0_iter3 <= (((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_1575_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln118_reg_2515)
    begin
                ap_condition_1575 <= ((ap_const_lv1_1 = and_ln118_reg_2515) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter0_state4_assign_proc : process(icmp_ln444_fu_862_p2)
    begin
        if ((icmp_ln444_fu_862_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, icmp_ln443_fu_561_p2, ap_CS_fsm_state3)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln443_fu_561_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_150_assign_proc : process(icmp_ln444_fu_862_p2)
    begin
                ap_enable_operation_150 <= (icmp_ln444_fu_862_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_152_assign_proc : process(icmp_ln444_fu_862_p2)
    begin
                ap_enable_operation_152 <= (icmp_ln444_fu_862_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_154_assign_proc : process(icmp_ln444_fu_862_p2)
    begin
                ap_enable_operation_154 <= (icmp_ln444_fu_862_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_165_assign_proc : process(icmp_ln444_fu_862_p2)
    begin
                ap_enable_operation_165 <= (icmp_ln444_fu_862_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_167_assign_proc : process(icmp_ln444_fu_862_p2)
    begin
                ap_enable_operation_167 <= (icmp_ln444_fu_862_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_169_assign_proc : process(icmp_ln444_fu_862_p2)
    begin
                ap_enable_operation_169 <= (icmp_ln444_fu_862_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_179_assign_proc : process(icmp_ln444_fu_862_p2)
    begin
                ap_enable_operation_179 <= (icmp_ln444_fu_862_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_181_assign_proc : process(icmp_ln444_fu_862_p2)
    begin
                ap_enable_operation_181 <= (icmp_ln444_fu_862_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_183_assign_proc : process(icmp_ln444_fu_862_p2)
    begin
                ap_enable_operation_183 <= (icmp_ln444_fu_862_p2 = ap_const_lv1_0);
    end process;

        ap_enable_operation_201 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_205 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_208 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_212_assign_proc : process(ap_predicate_op212_store_state5)
    begin
                ap_enable_operation_212 <= (ap_predicate_op212_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_214_assign_proc : process(ap_predicate_op214_store_state5)
    begin
                ap_enable_operation_214 <= (ap_predicate_op214_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_216_assign_proc : process(ap_predicate_op216_store_state5)
    begin
                ap_enable_operation_216 <= (ap_predicate_op216_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_221_assign_proc : process(ap_predicate_op221_store_state5)
    begin
                ap_enable_operation_221 <= (ap_predicate_op221_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_222_assign_proc : process(ap_predicate_op222_store_state5)
    begin
                ap_enable_operation_222 <= (ap_predicate_op222_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_224_assign_proc : process(ap_predicate_op224_store_state5)
    begin
                ap_enable_operation_224 <= (ap_predicate_op224_store_state5 = ap_const_boolean_1);
    end process;

        ap_enable_operation_244 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_247 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_250 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_254_assign_proc : process(ap_predicate_op254_store_state5)
    begin
                ap_enable_operation_254 <= (ap_predicate_op254_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_256_assign_proc : process(ap_predicate_op256_store_state5)
    begin
                ap_enable_operation_256 <= (ap_predicate_op256_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_258_assign_proc : process(ap_predicate_op258_store_state5)
    begin
                ap_enable_operation_258 <= (ap_predicate_op258_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_263_assign_proc : process(ap_predicate_op263_store_state5)
    begin
                ap_enable_operation_263 <= (ap_predicate_op263_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_264_assign_proc : process(ap_predicate_op264_store_state5)
    begin
                ap_enable_operation_264 <= (ap_predicate_op264_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_266_assign_proc : process(ap_predicate_op266_store_state5)
    begin
                ap_enable_operation_266 <= (ap_predicate_op266_store_state5 = ap_const_boolean_1);
    end process;

        ap_enable_operation_283 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_286 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_289 <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_enable_operation_293_assign_proc : process(ap_predicate_op293_store_state5)
    begin
                ap_enable_operation_293 <= (ap_predicate_op293_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_295_assign_proc : process(ap_predicate_op295_store_state5)
    begin
                ap_enable_operation_295 <= (ap_predicate_op295_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_297_assign_proc : process(ap_predicate_op297_store_state5)
    begin
                ap_enable_operation_297 <= (ap_predicate_op297_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_299_assign_proc : process(ap_predicate_op299_store_state5)
    begin
                ap_enable_operation_299 <= (ap_predicate_op299_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_300_assign_proc : process(ap_predicate_op300_store_state5)
    begin
                ap_enable_operation_300 <= (ap_predicate_op300_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_302_assign_proc : process(ap_predicate_op302_store_state5)
    begin
                ap_enable_operation_302 <= (ap_predicate_op302_store_state5 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state4_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state4_pp0_iter0_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_enable_state5_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state5_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op211_read_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441)
    begin
                ap_predicate_op211_read_state5 <= ((icmp_ln899_reg_2441 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op212_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln879_reg_2446)
    begin
                ap_predicate_op212_store_state5 <= ((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op214_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln879_1_reg_2450)
    begin
                ap_predicate_op214_store_state5 <= ((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_1_reg_2450 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op216_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln879_reg_2446)
    begin
                ap_predicate_op216_store_state5 <= ((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op221_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
                ap_predicate_op221_store_state5 <= ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op222_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
                ap_predicate_op222_store_state5 <= ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op223_read_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
                ap_predicate_op223_read_state5 <= ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op224_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
                ap_predicate_op224_store_state5 <= ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op253_read_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441)
    begin
                ap_predicate_op253_read_state5 <= ((icmp_ln899_reg_2441 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op254_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln879_reg_2446)
    begin
                ap_predicate_op254_store_state5 <= ((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op256_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln879_1_reg_2450)
    begin
                ap_predicate_op256_store_state5 <= ((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_1_reg_2450 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op258_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln879_reg_2446)
    begin
                ap_predicate_op258_store_state5 <= ((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op263_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
                ap_predicate_op263_store_state5 <= ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op264_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
                ap_predicate_op264_store_state5 <= ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op265_read_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
                ap_predicate_op265_read_state5 <= ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op266_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
                ap_predicate_op266_store_state5 <= ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op292_read_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441)
    begin
                ap_predicate_op292_read_state5 <= ((icmp_ln899_reg_2441 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op293_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln879_reg_2446)
    begin
                ap_predicate_op293_store_state5 <= ((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op295_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln879_1_reg_2450)
    begin
                ap_predicate_op295_store_state5 <= ((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_1_reg_2450 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op297_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln879_reg_2446)
    begin
                ap_predicate_op297_store_state5 <= ((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op299_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
                ap_predicate_op299_store_state5 <= ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op300_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
                ap_predicate_op300_store_state5 <= ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op301_read_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
                ap_predicate_op301_read_state5 <= ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_predicate_op302_store_state5_assign_proc : process(and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
                ap_predicate_op302_store_state5 <= ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515));
    end process;


    ap_ready_assign_proc : process(icmp_ln443_fu_561_p2, ap_CS_fsm_state3)
    begin
        if (((icmp_ln443_fu_561_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_right_border_buf_2_6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, right_border_buf_2_1_fu_262, col_buf_2_val_2_0_fu_1400_p3)
    begin
        if (((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_right_border_buf_2_6 <= col_buf_2_val_2_0_fu_1400_p3;
        else 
            ap_sig_allocacmp_right_border_buf_2_6 <= right_border_buf_2_1_fu_262;
        end if; 
    end process;


    ap_sig_allocacmp_right_border_buf_2_7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, right_border_buf_2_3_fu_286, col_buf_2_val_1_0_fu_1382_p3)
    begin
        if (((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_right_border_buf_2_7 <= col_buf_2_val_1_0_fu_1382_p3;
        else 
            ap_sig_allocacmp_right_border_buf_2_7 <= right_border_buf_2_3_fu_286;
        end if; 
    end process;


    ap_sig_allocacmp_right_border_buf_2_8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, right_border_buf_2_5_fu_310, col_buf_2_val_0_0_fu_1364_p3)
    begin
        if (((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_right_border_buf_2_8 <= col_buf_2_val_0_0_fu_1364_p3;
        else 
            ap_sig_allocacmp_right_border_buf_2_8 <= right_border_buf_2_5_fu_310;
        end if; 
    end process;

    col_buf_0_val_0_0_fu_1038_p3 <= 
        k_buf_0_val_3_q0 when (or_ln457_reg_2524(0) = '1') else 
        tmp_3_fu_1026_p5;
    col_buf_0_val_1_0_fu_1057_p3 <= 
        k_buf_0_val_4_q0 when (or_ln457_reg_2524(0) = '1') else 
        tmp_6_fu_1045_p5;
    col_buf_0_val_2_0_fu_1076_p3 <= 
        k_buf_0_val_5_q0 when (or_ln457_reg_2524(0) = '1') else 
        tmp_7_fu_1064_p5;
    col_buf_1_val_0_0_fu_1206_p3 <= 
        k_buf_1_val_3_q0 when (or_ln457_reg_2524(0) = '1') else 
        tmp_2_fu_1194_p5;
    col_buf_1_val_1_0_fu_1225_p3 <= 
        k_buf_1_val_4_q0 when (or_ln457_reg_2524(0) = '1') else 
        tmp_10_fu_1213_p5;
    col_buf_1_val_2_0_fu_1244_p3 <= 
        k_buf_1_val_5_q0 when (or_ln457_reg_2524(0) = '1') else 
        tmp_11_fu_1232_p5;
    col_buf_2_val_0_0_fu_1364_p3 <= 
        k_buf_2_val_3_q0 when (or_ln457_reg_2524(0) = '1') else 
        tmp_17_fu_1353_p5;
    col_buf_2_val_1_0_fu_1382_p3 <= 
        k_buf_2_val_4_q0 when (or_ln457_reg_2524(0) = '1') else 
        tmp_18_fu_1371_p5;
    col_buf_2_val_2_0_fu_1400_p3 <= 
        k_buf_2_val_5_q0 when (or_ln457_reg_2524(0) = '1') else 
        tmp_19_fu_1389_p5;
    i_V_fu_567_p2 <= std_logic_vector(unsigned(t_V_reg_523) + unsigned(ap_const_lv10_1));
    icmp_ln118_1_fu_910_p2 <= "1" when (signed(add_ln451_fu_890_p2) < signed(ap_const_lv12_500)) else "0";
    icmp_ln118_fu_649_p2 <= "1" when (signed(add_ln506_fu_623_p2) < signed(ap_const_lv11_2D0)) else "0";
    icmp_ln144_1_fu_687_p2 <= "1" when (signed(select_ln139_1_fu_675_p3) < signed(ap_const_lv11_2D0)) else "0";
    icmp_ln144_fu_944_p2 <= "1" when (signed(select_ln139_fu_936_p3) < signed(ap_const_lv12_500)) else "0";
    icmp_ln400_fu_551_p2 <= "1" when (phi_ln400_reg_512 = ap_const_lv2_2) else "0";
    icmp_ln443_fu_561_p2 <= "1" when (t_V_reg_523 = ap_const_lv10_2D2) else "0";
    icmp_ln444_fu_862_p2 <= "1" when (t_V_2_reg_534 = ap_const_lv11_502) else "0";
    icmp_ln785_1_fu_1786_p2 <= "0" when (tmp_16_fu_1776_p4 = ap_const_lv3_0) else "1";
    icmp_ln785_2_fu_1938_p2 <= "0" when (tmp_24_fu_1928_p4 = ap_const_lv3_0) else "1";
    icmp_ln785_fu_1634_p2 <= "0" when (tmp_1_fu_1624_p4 = ap_const_lv3_0) else "1";
    icmp_ln879_1_fu_607_p2 <= "1" when (t_V_reg_523 = ap_const_lv10_0) else "0";
    icmp_ln879_fu_601_p2 <= "1" when (t_V_reg_523 = ap_const_lv10_1) else "0";
    icmp_ln887_fu_573_p2 <= "1" when (unsigned(t_V_reg_523) < unsigned(ap_const_lv10_2D0)) else "0";
    icmp_ln891_fu_884_p2 <= "0" when (tmp_31_fu_874_p4 = ap_const_lv10_0) else "1";
    icmp_ln899_1_fu_613_p2 <= "1" when (unsigned(t_V_reg_523) > unsigned(ap_const_lv10_2D0)) else "0";
    icmp_ln899_fu_595_p2 <= "0" when (tmp_fu_585_p4 = ap_const_lv9_0) else "1";
    j_V_fu_868_p2 <= std_logic_vector(unsigned(t_V_2_reg_534) + unsigned(ap_const_lv11_1));
    k_buf_0_val_3_address0 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
    k_buf_0_val_3_address1 <= k_buf_0_val_3_addr_reg_2537;

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
    k_buf_0_val_4_address1 <= k_buf_0_val_4_addr_reg_2543;

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_1_reg_2450, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_1_reg_2450 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_1_reg_2450, k_buf_0_val_3_q0, ap_condition_1575)
    begin
        if ((ap_const_boolean_1 = ap_condition_1575)) then
            if (((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif (((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_1_reg_2450 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_1_reg_2450, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_1_reg_2450 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
    k_buf_0_val_5_address1 <= k_buf_0_val_5_addr_reg_2549;

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, k_buf_0_val_4_q0, ap_condition_1575)
    begin
        if ((ap_const_boolean_1 = ap_condition_1575)) then
            if (((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif (((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
    k_buf_1_val_3_address1 <= k_buf_1_val_3_addr_reg_2559;

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
    k_buf_1_val_4_address1 <= k_buf_1_val_4_addr_reg_2565;

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_1_reg_2450, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_1_reg_2450 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_1_reg_2450, k_buf_1_val_3_q0, ap_condition_1575)
    begin
        if ((ap_const_boolean_1 = ap_condition_1575)) then
            if (((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1))) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif (((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_1_reg_2450 = ap_const_lv1_1))) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_1_reg_2450, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_1_reg_2450 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
    k_buf_1_val_5_address1 <= k_buf_1_val_5_addr_reg_2571;

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, k_buf_1_val_4_q0, ap_condition_1575)
    begin
        if ((ap_const_boolean_1 = ap_condition_1575)) then
            if (((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1))) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif (((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1))) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
    k_buf_2_val_3_address1 <= k_buf_2_val_3_addr_reg_2577;

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
    k_buf_2_val_4_address1 <= k_buf_2_val_4_addr_reg_2583;

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_1_reg_2450, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_1_reg_2450 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_1_reg_2450, k_buf_2_val_3_q0, ap_condition_1575)
    begin
        if ((ap_const_boolean_1 = ap_condition_1575)) then
            if (((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1))) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif (((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_1_reg_2450 = ap_const_lv1_1))) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_1_reg_2450, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_1_reg_2450 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= zext_ln835_fu_985_p1(11 - 1 downto 0);
    k_buf_2_val_5_address1 <= k_buf_2_val_5_addr_reg_2589;

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, k_buf_2_val_4_q0, ap_condition_1575)
    begin
        if ((ap_const_boolean_1 = ap_condition_1575)) then
            if (((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1))) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif (((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1))) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432, icmp_ln879_reg_2446, ap_block_pp0_stage0_11001)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (icmp_ln879_reg_2446 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln340_1_fu_2132_p2 <= (p_Result_1_reg_2679 or overflow_1_fu_2119_p2);
    or_ln340_2_fu_2179_p2 <= (p_Result_2_reg_2700 or overflow_2_fu_2166_p2);
    or_ln340_fu_2085_p2 <= (p_Result_s_reg_2658 or overflow_fu_2072_p2);
    or_ln457_fu_980_p2 <= (xor_ln457_reg_2436 or icmp_ln118_1_fu_910_p2);
    overflow_1_fu_2119_p2 <= (xor_ln785_1_fu_2114_p2 and icmp_ln785_1_reg_2695);
    overflow_2_fu_2166_p2 <= (xor_ln785_2_fu_2161_p2 and icmp_ln785_2_reg_2716);
    overflow_fu_2072_p2 <= (xor_ln785_fu_2067_p2 and icmp_ln785_reg_2674);
    p_Val2_1_fu_2062_p2 <= std_logic_vector(unsigned(add_ln703_4_reg_2664) + unsigned(add_ln703_6_fu_2057_p2));
    p_Val2_3_fu_1751_p2 <= std_logic_vector(unsigned(add_ln703_8_fu_1729_p2) + unsigned(add_ln703_10_fu_1745_p2));
    p_Val2_4_fu_2109_p2 <= std_logic_vector(unsigned(add_ln703_12_reg_2685) + unsigned(add_ln703_14_fu_2104_p2));
    p_Val2_6_fu_1903_p2 <= std_logic_vector(unsigned(add_ln703_16_fu_1881_p2) + unsigned(add_ln703_18_fu_1897_p2));
    p_Val2_7_fu_2156_p2 <= std_logic_vector(unsigned(add_ln703_20_reg_2706) + unsigned(add_ln703_22_fu_2151_p2));
    p_Val2_s_fu_1599_p2 <= std_logic_vector(unsigned(add_ln703_fu_1577_p2) + unsigned(add_ln703_2_fu_1593_p2));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, and_ln512_reg_2555_pp0_iter2_reg)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        select_ln340_fu_2077_p3 when (or_ln340_fu_2085_p2(0) = '1') else 
        p_Val2_1_fu_2062_p2;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln512_reg_2555_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, and_ln512_reg_2555_pp0_iter2_reg)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        select_ln340_2_fu_2124_p3 when (or_ln340_1_fu_2132_p2(0) = '1') else 
        p_Val2_4_fu_2109_p2;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln512_reg_2555_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter3, and_ln512_reg_2555_pp0_iter2_reg)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        select_ln340_4_fu_2171_p3 when (or_ln340_2_fu_2179_p2(0) = '1') else 
        p_Val2_7_fu_2156_p2;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter3, and_ln512_reg_2555_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_lv1_1 = and_ln512_reg_2555_pp0_iter2_reg) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op211_read_state5, ap_predicate_op223_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op223_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op211_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op253_read_state5, ap_predicate_op265_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op265_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op253_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, and_ln118_reg_2515, icmp_ln899_reg_2441, icmp_ln887_reg_2432)
    begin
        if ((((icmp_ln899_reg_2441 = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((icmp_ln887_reg_2432 = ap_const_lv1_1) and (icmp_ln899_reg_2441 = ap_const_lv1_1) and (ap_const_lv1_1 = and_ln118_reg_2515) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op292_read_state5, ap_predicate_op301_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op301_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op292_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln118_1_fu_797_p3 <= 
        select_ln139_2_fu_789_p3 when (tmp_27_fu_705_p3(0) = '1') else 
        xor_ln118_fu_773_p2;
    select_ln118_2_fu_835_p3 <= 
        select_ln139_3_fu_827_p3 when (tmp_29_fu_731_p3(0) = '1') else 
        add_ln118_fu_811_p2;
    select_ln118_fu_964_p3 <= 
        add_ln451_fu_890_p2 when (and_ln118_fu_916_p2(0) = '1') else 
        select_ln144_fu_956_p3;
    select_ln139_1_fu_675_p3 <= 
        sub_ln142_1_fu_669_p2 when (tmp_20_fu_661_p3(0) = '1') else 
        add_ln506_fu_623_p2;
    select_ln139_2_fu_789_p3 <= 
        sub_ln118_fu_779_p2 when (tmp_28_fu_713_p3(0) = '1') else 
        trunc_ln118_fu_785_p1;
    select_ln139_3_fu_827_p3 <= 
        xor_ln118_2_fu_817_p2 when (tmp_30_fu_739_p3(0) = '1') else 
        trunc_ln118_1_fu_823_p1;
    select_ln139_fu_936_p3 <= 
        sub_ln142_fu_930_p2 when (tmp_33_fu_922_p3(0) = '1') else 
        add_ln451_fu_890_p2;
    select_ln144_fu_956_p3 <= 
        select_ln139_fu_936_p3 when (icmp_ln144_fu_944_p2(0) = '1') else 
        sub_ln147_fu_950_p2;
    select_ln340_2_fu_2124_p3 <= 
        ap_const_lv8_FF when (xor_ln785_1_fu_2114_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln340_4_fu_2171_p3 <= 
        ap_const_lv8_FF when (xor_ln785_2_fu_2161_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln340_fu_2077_p3 <= 
        ap_const_lv8_FF when (xor_ln785_fu_2067_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln507_1_fu_759_p3 <= 
        add_ln507_fu_629_p2 when (and_ln118_1_fu_655_p2(0) = '1') else 
        select_ln507_fu_751_p3;
    select_ln507_fu_751_p3 <= 
        trunc_ln507_fu_683_p1 when (icmp_ln144_1_fu_687_p2(0) = '1') else 
        sub_ln507_fu_693_p2;
        sext_ln1118_1_fu_1662_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln703_2_fu_1656_p2),10));

        sext_ln1118_2_fu_1814_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln703_4_fu_1808_p2),10));

        sext_ln1118_fu_1510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln703_fu_1504_p2),10));

        sext_ln118_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln118_fu_964_p3),32));

        sext_ln703_1_fu_1566_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1118_1_fu_1560_p2),11));

        sext_ln703_2_fu_1589_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_1_fu_1583_p2),11));

        sext_ln703_3_fu_1684_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1118_2_fu_1678_p2),11));

        sext_ln703_4_fu_1718_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1118_3_fu_1712_p2),11));

        sext_ln703_5_fu_1741_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_9_fu_1735_p2),11));

        sext_ln703_6_fu_1836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1118_4_fu_1830_p2),11));

        sext_ln703_7_fu_1870_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1118_5_fu_1864_p2),11));

        sext_ln703_8_fu_1893_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln703_17_fu_1887_p2),11));

        sext_ln703_fu_1532_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1118_fu_1526_p2),11));

    shl_ln1118_1_fu_1545_p3 <= (src_kernel_win_0_va_7_reg_2602 & ap_const_lv1_0);
    shl_ln1118_2_fu_1666_p3 <= (src_kernel_win_1_va_3_fu_206 & ap_const_lv1_0);
    shl_ln1118_3_fu_1697_p3 <= (src_kernel_win_1_va_7_reg_2623 & ap_const_lv1_0);
    shl_ln1118_4_fu_1818_p3 <= (src_kernel_win_2_va_3_fu_230 & ap_const_lv1_0);
    shl_ln1118_5_fu_1849_p3 <= (src_kernel_win_2_va_10_reg_2644 & ap_const_lv1_0);
    shl_ln703_1_fu_2099_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_1_va_7_reg_2623_pp0_iter2_reg),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    shl_ln703_2_fu_2146_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_2_va_10_reg_2644_pp0_iter2_reg),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    shl_ln703_fu_2052_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_0_va_7_reg_2602_pp0_iter2_reg),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    shl_ln_fu_1514_p3 <= (src_kernel_win_0_va_3_fu_182 & ap_const_lv1_0);
    src_kernel_win_0_va_6_fu_1133_p3 <= 
        tmp_8_fu_1122_p5 when (icmp_ln899_1_reg_2454(0) = '1') else 
        col_buf_0_val_0_0_fu_1038_p3;
    src_kernel_win_0_va_7_fu_1151_p3 <= 
        tmp_9_fu_1140_p5 when (icmp_ln899_1_reg_2454(0) = '1') else 
        col_buf_0_val_1_0_fu_1057_p3;
    src_kernel_win_0_va_8_fu_1169_p3 <= 
        tmp_s_fu_1158_p5 when (icmp_ln899_1_reg_2454(0) = '1') else 
        col_buf_0_val_2_0_fu_1076_p3;
    src_kernel_win_1_va_6_fu_1301_p3 <= 
        tmp_13_fu_1290_p5 when (icmp_ln899_1_reg_2454(0) = '1') else 
        col_buf_1_val_0_0_fu_1206_p3;
    src_kernel_win_1_va_7_fu_1319_p3 <= 
        tmp_14_fu_1308_p5 when (icmp_ln899_1_reg_2454(0) = '1') else 
        col_buf_1_val_1_0_fu_1225_p3;
    src_kernel_win_1_va_8_fu_1337_p3 <= 
        tmp_15_fu_1326_p5 when (icmp_ln899_1_reg_2454(0) = '1') else 
        col_buf_1_val_2_0_fu_1244_p3;
    src_kernel_win_2_va_10_fu_1463_p3 <= 
        tmp_22_fu_1452_p5 when (icmp_ln899_1_reg_2454(0) = '1') else 
        col_buf_2_val_1_0_fu_1382_p3;
    src_kernel_win_2_va_11_fu_1481_p3 <= 
        tmp_23_fu_1470_p5 when (icmp_ln899_1_reg_2454(0) = '1') else 
        col_buf_2_val_2_0_fu_1400_p3;
    src_kernel_win_2_va_9_fu_1445_p3 <= 
        tmp_21_fu_1434_p5 when (icmp_ln899_1_reg_2454(0) = '1') else 
        col_buf_2_val_0_0_fu_1364_p3;
    sub_ln1118_1_fu_1560_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln1118_2_fu_1556_p1));
    sub_ln1118_2_fu_1678_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln1118_4_fu_1674_p1));
    sub_ln1118_3_fu_1712_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln1118_5_fu_1708_p1));
    sub_ln1118_4_fu_1830_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln1118_7_fu_1826_p1));
    sub_ln1118_5_fu_1864_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln1118_8_fu_1860_p1));
    sub_ln1118_fu_1526_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln1118_1_fu_1522_p1));
    sub_ln118_fu_779_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(trunc_ln142_fu_721_p1));
    sub_ln142_1_fu_669_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) - unsigned(zext_ln443_fu_557_p1));
    sub_ln142_fu_930_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) - unsigned(zext_ln444_fu_858_p1));
    sub_ln147_fu_950_p2 <= std_logic_vector(signed(ap_const_lv12_9FE) - signed(select_ln139_fu_936_p3));
    sub_ln507_fu_693_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(trunc_ln507_fu_683_p1));
    sub_ln703_1_fu_1536_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_8_reg_2609) - unsigned(src_kernel_win_0_va_5_fu_190));
    sub_ln703_2_fu_1656_p2 <= std_logic_vector(unsigned(zext_ln703_3_fu_1653_p1) - unsigned(zext_ln1118_3_fu_1649_p1));
    sub_ln703_3_fu_1688_p2 <= std_logic_vector(unsigned(src_kernel_win_1_va_8_reg_2630) - unsigned(src_kernel_win_1_va_5_fu_214));
    sub_ln703_4_fu_1808_p2 <= std_logic_vector(unsigned(zext_ln703_6_fu_1805_p1) - unsigned(zext_ln1118_6_fu_1801_p1));
    sub_ln703_5_fu_1840_p2 <= std_logic_vector(unsigned(src_kernel_win_2_va_11_reg_2651) - unsigned(src_kernel_win_2_va_5_fu_238));
    sub_ln703_fu_1504_p2 <= std_logic_vector(unsigned(zext_ln703_fu_1501_p1) - unsigned(zext_ln1118_fu_1497_p1));
    tmp_12_fu_635_p3 <= add_ln506_fu_623_p2(10 downto 10);
    tmp_16_fu_1776_p4 <= p_Val2_3_fu_1751_p2(10 downto 8);
    tmp_1_fu_1624_p4 <= p_Val2_s_fu_1599_p2(10 downto 8);
    tmp_20_fu_661_p3 <= add_ln506_fu_623_p2(10 downto 10);
    tmp_24_fu_1928_p4 <= p_Val2_6_fu_1903_p2(10 downto 8);
    tmp_27_fu_705_p3 <= add_ln506_1_fu_699_p2(10 downto 10);
    tmp_28_fu_713_p3 <= add_ln506_1_fu_699_p2(10 downto 10);
    tmp_29_fu_731_p3 <= add_ln506_2_fu_725_p2(10 downto 10);
    tmp_30_fu_739_p3 <= add_ln506_2_fu_725_p2(10 downto 10);
    tmp_31_fu_874_p4 <= t_V_2_reg_534(10 downto 1);
    tmp_32_fu_896_p3 <= add_ln451_fu_890_p2(11 downto 11);
    tmp_33_fu_922_p3 <= add_ln451_fu_890_p2(11 downto 11);
    tmp_fu_585_p4 <= t_V_reg_523(9 downto 1);
    trunc_ln118_1_fu_823_p1 <= add_ln506_2_fu_725_p2(2 - 1 downto 0);
    trunc_ln118_fu_785_p1 <= add_ln506_1_fu_699_p2(2 - 1 downto 0);
    trunc_ln142_1_fu_747_p1 <= t_V_reg_523(2 - 1 downto 0);
    trunc_ln142_fu_721_p1 <= t_V_reg_523(2 - 1 downto 0);
    trunc_ln458_fu_976_p1 <= select_ln118_fu_964_p3(2 - 1 downto 0);
    trunc_ln506_fu_619_p1 <= t_V_reg_523(2 - 1 downto 0);
    trunc_ln507_fu_683_p1 <= select_ln139_1_fu_675_p3(2 - 1 downto 0);
    trunc_ln703_1_fu_1570_p1 <= sub_ln1118_1_fu_1560_p2(8 - 1 downto 0);
    trunc_ln703_2_fu_1693_p1 <= sub_ln1118_2_fu_1678_p2(8 - 1 downto 0);
    trunc_ln703_3_fu_1722_p1 <= sub_ln1118_3_fu_1712_p2(8 - 1 downto 0);
    trunc_ln703_4_fu_1845_p1 <= sub_ln1118_4_fu_1830_p2(8 - 1 downto 0);
    trunc_ln703_5_fu_1874_p1 <= sub_ln1118_5_fu_1864_p2(8 - 1 downto 0);
    trunc_ln703_fu_1541_p1 <= sub_ln1118_fu_1526_p2(8 - 1 downto 0);
    xor_ln118_1_fu_643_p2 <= (tmp_12_fu_635_p3 xor ap_const_lv1_1);
    xor_ln118_2_fu_817_p2 <= (trunc_ln142_1_fu_747_p1 xor ap_const_lv2_3);
    xor_ln118_3_fu_904_p2 <= (tmp_32_fu_896_p3 xor ap_const_lv1_1);
    xor_ln118_fu_773_p2 <= (trunc_ln506_fu_619_p1 xor ap_const_lv2_2);
    xor_ln457_fu_579_p2 <= (icmp_ln887_fu_573_p2 xor ap_const_lv1_1);
    xor_ln493_1_fu_767_p2 <= (select_ln507_1_fu_759_p3 xor ap_const_lv2_3);
    xor_ln493_2_fu_805_p2 <= (select_ln118_1_fu_797_p3 xor ap_const_lv2_3);
    xor_ln493_3_fu_843_p2 <= (select_ln118_2_fu_835_p3 xor ap_const_lv2_3);
    xor_ln493_fu_1021_p2 <= (trunc_ln458_reg_2519 xor ap_const_lv2_3);
    xor_ln785_1_fu_2114_p2 <= (p_Result_1_reg_2679 xor ap_const_lv1_1);
    xor_ln785_2_fu_2161_p2 <= (p_Result_2_reg_2700 xor ap_const_lv1_1);
    xor_ln785_fu_2067_p2 <= (p_Result_s_reg_2658 xor ap_const_lv1_1);
    zext_ln1118_1_fu_1522_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_1514_p3),10));
    zext_ln1118_2_fu_1556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_174),9));
    zext_ln1118_3_fu_1649_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_5_fu_214),9));
    zext_ln1118_4_fu_1674_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1118_2_fu_1666_p3),10));
    zext_ln1118_5_fu_1708_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_1_fu_198),9));
    zext_ln1118_6_fu_1801_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_5_fu_238),9));
    zext_ln1118_7_fu_1826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1118_4_fu_1818_p3),10));
    zext_ln1118_8_fu_1860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_1_fu_222),9));
    zext_ln1118_fu_1497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_190),9));
    zext_ln443_fu_557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_523),11));
    zext_ln444_fu_858_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_2_reg_534),12));
    zext_ln703_1_fu_1552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1118_1_fu_1545_p3),11));
    zext_ln703_2_fu_1574_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_reg_2595),10));
    zext_ln703_3_fu_1653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_8_reg_2630),9));
    zext_ln703_4_fu_1704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1118_3_fu_1697_p3),11));
    zext_ln703_5_fu_1726_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_6_reg_2616),10));
    zext_ln703_6_fu_1805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_11_reg_2651),9));
    zext_ln703_7_fu_1856_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1118_5_fu_1849_p3),11));
    zext_ln703_8_fu_1878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_9_reg_2637),10));
    zext_ln703_fu_1501_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_reg_2609),9));
    zext_ln835_fu_985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln118_fu_972_p1),64));
end behav;
