{
    "std": [
        "std",
        "reYIK",
        "module"
    ],
    "tb_tlp_demux": [
        "tb_tlp_demux",
        "vNH7p",
        "module"
    ],
    "...MASTER...": [
        "SIM",
        "amcQw",
        "module"
    ]
}