<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v</a>
defines: 
time_elapsed: 1.028s
ram usage: 43540 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpuwcg_ged/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:24</a>: No timescale set for &#34;main&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:24</a>: Compile module &#34;work@main&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-24" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:24</a>: Top level module &#34;work@main&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpuwcg_ged/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_main
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpuwcg_ged/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpuwcg_ged/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@main)
 |vpiName:work@main
 |uhdmallPackages:
 \_package: builtin, parent:work@main
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@main, file:<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v</a>, line:24, parent:work@main
   |vpiDefName:work@main
   |vpiFullName:work@main
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:30
       |vpiFullName:work@main
       |vpiStmt:
       \_assignment: , line:31
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (working), line:31
           |vpiName:working
           |vpiFullName:work@main.working
         |vpiRhs:
         \_constant: , line:31
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiStmt:
       \_assignment: , line:32
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:32
           |vpiName:a
           |vpiFullName:work@main.a
         |vpiRhs:
         \_constant: , line:32
           |vpiConstType:3
           |vpiDecompile:2&#39;b00
           |vpiSize:2
           |BIN:2&#39;b00
       |vpiStmt:
       \_if_stmt: , line:34
         |vpiCondition:
         \_operation: , line:34
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:34
             |vpiOpType:15
             |vpiOperand:
             \_ref_obj: (a), line:34
               |vpiName:a
               |vpiFullName:work@main.a
             |vpiOperand:
             \_constant: , line:34
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiOperand:
           \_operation: , line:34
             |vpiOpType:15
             |vpiOperand:
             \_ref_obj: (b), line:34
               |vpiName:b
               |vpiFullName:work@main.b
             |vpiOperand:
             \_constant: , line:34
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiStmt:
         \_begin: , line:35
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:36
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:36
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED {a,b} Expected 2&#39;b00 - received %b%b&#34;
               |vpiSize:45
               |STRING:&#34;FAILED {a,b} Expected 2&#39;b00 - received %b%b&#34;
             |vpiArgument:
             \_ref_obj: (a), line:36
               |vpiName:a
             |vpiArgument:
             \_ref_obj: (b), line:36
               |vpiName:b
           |vpiStmt:
           \_assignment: , line:37
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (working), line:37
               |vpiName:working
               |vpiFullName:work@main.working
             |vpiRhs:
             \_constant: , line:37
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiStmt:
       \_assignment: , line:40
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:40
           |vpiName:a
           |vpiFullName:work@main.a
         |vpiRhs:
         \_constant: , line:40
           |vpiConstType:3
           |vpiDecompile:2&#39;b01
           |vpiSize:2
           |BIN:2&#39;b01
       |vpiStmt:
       \_if_stmt: , line:42
         |vpiCondition:
         \_operation: , line:42
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:42
             |vpiOpType:15
             |vpiOperand:
             \_ref_obj: (a), line:42
               |vpiName:a
               |vpiFullName:work@main.a
             |vpiOperand:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiOperand:
           \_operation: , line:42
             |vpiOpType:15
             |vpiOperand:
             \_ref_obj: (b), line:42
               |vpiName:b
               |vpiFullName:work@main.b
             |vpiOperand:
             \_constant: , line:42
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiStmt:
         \_begin: , line:43
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:44
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:44
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED {a,b} Expected 2&#39;b01 - received %b%b&#34;
               |vpiSize:45
               |STRING:&#34;FAILED {a,b} Expected 2&#39;b01 - received %b%b&#34;
             |vpiArgument:
             \_ref_obj: (a), line:44
               |vpiName:a
             |vpiArgument:
             \_ref_obj: (b), line:44
               |vpiName:b
           |vpiStmt:
           \_assignment: , line:45
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (working), line:45
               |vpiName:working
               |vpiFullName:work@main.working
             |vpiRhs:
             \_constant: , line:45
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiStmt:
       \_assignment: , line:48
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:48
           |vpiName:a
           |vpiFullName:work@main.a
         |vpiRhs:
         \_constant: , line:48
           |vpiConstType:3
           |vpiDecompile:2&#39;b10
           |vpiSize:2
           |BIN:2&#39;b10
       |vpiStmt:
       \_if_stmt: , line:50
         |vpiCondition:
         \_operation: , line:50
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:50
             |vpiOpType:15
             |vpiOperand:
             \_ref_obj: (a), line:50
               |vpiName:a
               |vpiFullName:work@main.a
             |vpiOperand:
             \_constant: , line:50
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiOperand:
           \_operation: , line:50
             |vpiOpType:15
             |vpiOperand:
             \_ref_obj: (b), line:50
               |vpiName:b
               |vpiFullName:work@main.b
             |vpiOperand:
             \_constant: , line:50
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiStmt:
         \_begin: , line:51
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:52
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:52
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED {a,b} Expected 2&#39;b10 - received %b%b&#34;
               |vpiSize:45
               |STRING:&#34;FAILED {a,b} Expected 2&#39;b10 - received %b%b&#34;
             |vpiArgument:
             \_ref_obj: (a), line:52
               |vpiName:a
             |vpiArgument:
             \_ref_obj: (b), line:52
               |vpiName:b
           |vpiStmt:
           \_assignment: , line:53
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (working), line:53
               |vpiName:working
               |vpiFullName:work@main.working
             |vpiRhs:
             \_constant: , line:53
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiStmt:
       \_assignment: , line:56
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (a), line:56
           |vpiName:a
           |vpiFullName:work@main.a
         |vpiRhs:
         \_constant: , line:56
           |vpiConstType:3
           |vpiDecompile:2&#39;b11
           |vpiSize:2
           |BIN:2&#39;b11
       |vpiStmt:
       \_if_stmt: , line:58
         |vpiCondition:
         \_operation: , line:58
           |vpiOpType:28
           |vpiOperand:
           \_operation: , line:58
             |vpiOpType:15
             |vpiOperand:
             \_ref_obj: (a), line:58
               |vpiName:a
               |vpiFullName:work@main.a
             |vpiOperand:
             \_constant: , line:58
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiOperand:
           \_operation: , line:58
             |vpiOpType:15
             |vpiOperand:
             \_ref_obj: (b), line:58
               |vpiName:b
               |vpiFullName:work@main.b
             |vpiOperand:
             \_constant: , line:58
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
         |vpiStmt:
         \_begin: , line:59
           |vpiFullName:work@main
           |vpiStmt:
           \_sys_func_call: ($display), line:60
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:60
               |vpiConstType:6
               |vpiDecompile:&#34;FAILED {a,b} Expected 2&#39;b11 - received %b%b&#34;
               |vpiSize:45
               |STRING:&#34;FAILED {a,b} Expected 2&#39;b11 - received %b%b&#34;
             |vpiArgument:
             \_ref_obj: (a), line:60
               |vpiName:a
             |vpiArgument:
             \_ref_obj: (b), line:60
               |vpiName:b
           |vpiStmt:
           \_assignment: , line:61
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (working), line:61
               |vpiName:working
               |vpiFullName:work@main.working
             |vpiRhs:
             \_constant: , line:61
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
       |vpiStmt:
       \_if_stmt: , line:64
         |vpiCondition:
         \_ref_obj: (working), line:64
           |vpiName:working
           |vpiFullName:work@main.working
         |vpiStmt:
         \_sys_func_call: ($display), line:65
           |vpiName:$display
           |vpiArgument:
           \_constant: , line:65
             |vpiConstType:6
             |vpiDecompile:&#34;PASSED\n&#34;
             |vpiSize:10
             |STRING:&#34;PASSED\n&#34;
   |vpiNet:
   \_logic_net: (a), line:25
     |vpiName:a
     |vpiFullName:work@main.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:26
     |vpiName:b
     |vpiFullName:work@main.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (working), line:27
     |vpiName:working
     |vpiFullName:work@main.working
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@main (work@main), file:<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v</a>, line:24
   |vpiDefName:work@main
   |vpiName:work@main
   |vpiNet:
   \_logic_net: (a), line:25, parent:work@main
     |vpiName:a
     |vpiFullName:work@main.a
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (b), line:26, parent:work@main
     |vpiName:b
     |vpiFullName:work@main.b
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (working), line:27, parent:work@main
     |vpiName:working
     |vpiFullName:work@main.working
     |vpiNetType:48
Object: \work_main of type 3000
Object: \work_main of type 32
Object: \a of type 36
Object: \b of type 36
Object: \working of type 36
Object: \work_main of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 3
Object: \working of type 608
Object:  of type 7
Object:  of type 3
Object: \a of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object:  of type 39
Object: \a of type 608
Object:  of type 7
Object:  of type 39
Object: \b of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \a of type 608
Object: \b of type 608
Object:  of type 3
Object: \working of type 608
Object:  of type 7
Object:  of type 3
Object: \a of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object:  of type 39
Object: \a of type 608
Object:  of type 7
Object:  of type 39
Object: \b of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \a of type 608
Object: \b of type 608
Object:  of type 3
Object: \working of type 608
Object:  of type 7
Object:  of type 3
Object: \a of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object:  of type 39
Object: \a of type 608
Object:  of type 7
Object:  of type 39
Object: \b of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \a of type 608
Object: \b of type 608
Object:  of type 3
Object: \working of type 608
Object:  of type 7
Object:  of type 3
Object: \a of type 608
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object:  of type 39
Object: \a of type 608
Object:  of type 7
Object:  of type 39
Object: \b of type 608
Object:  of type 7
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \a of type 608
Object: \b of type 608
Object:  of type 3
Object: \working of type 608
Object:  of type 7
Object:  of type 22
Object: \working of type 608
Object: \$display of type 56
Object:  of type 7
Object: \a of type 36
Object: \b of type 36
Object: \working of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_main&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd0800] str=&#39;\work_main&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-25" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:25</a>.0-25.0&gt; [0x2dd0ac0] str=&#39;\a&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-26" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:26</a>.0-26.0&gt; [0x2dd0d50] str=&#39;\b&#39; reg
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-27" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:27</a>.0-27.0&gt; [0x2dd0ef0] str=&#39;\working&#39; reg
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd1190]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-30" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:30</a>.0-30.0&gt; [0x2dd1340]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:31</a>.0-31.0&gt; [0x2dd16d0]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:31</a>.0-31.0&gt; [0x2dd1af0] str=&#39;\working&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-31" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:31</a>.0-31.0&gt; [0x2dd1f50] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:32</a>.0-32.0&gt; [0x2dd1e10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:32</a>.0-32.0&gt; [0x2dd2110] str=&#39;\a&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-32" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:32</a>.0-32.0&gt; [0x2dd2450] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:34</a>.0-34.0&gt; [0x2dd22f0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd2610]
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:34</a>.0-34.0&gt; [0x2dd2730]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:34</a>.0-34.0&gt; [0x2dd2990]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd2b40]
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd2c80]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:34</a>.0-34.0&gt; [0x2dd3120] str=&#39;\a&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:34</a>.0-34.0&gt; [0x2dd35e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:34</a>.0-34.0&gt; [0x2dd34a0]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd37a0]
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd38c0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:34</a>.0-34.0&gt; [0x2dd3a00] str=&#39;\b&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-34" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:34</a>.0-34.0&gt; [0x2dd3d40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd3c00]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd3f00] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd4d80]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-35" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:35</a>.0-35.0&gt; [0x2dd4020]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:36</a>.0-36.0&gt; [0x2dd4140] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:36</a>.0-36.0&gt; [0x2dd4630] str=&#39;&#34;FAILED {a,b} Expected 2&#39;b00 - received %b%b&#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000001111011011000010010110001100010011111010010000001000101011110000111000001100101011000110111010001100101011001000010000000110010001001110110001000110000001100000010000000101101001000000111001001100101011000110110010101101001011101100110010101100100001000000010010101100010001001010110001000100010&#39;(360) range=[359:0] int=1646617122
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:36</a>.0-36.0&gt; [0x2dd42e0] str=&#39;\a&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:36</a>.0-36.0&gt; [0x2dd4900] str=&#39;\b&#39;
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:37</a>.0-37.0&gt; [0x2dd4a80]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:37</a>.0-37.0&gt; [0x2dd4ba0] str=&#39;\working&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-37" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:37</a>.0-37.0&gt; [0x2dd4ea0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:40</a>.0-40.0&gt; [0x2dd5060]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:40</a>.0-40.0&gt; [0x2dd5180] str=&#39;\a&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-40" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:40</a>.0-40.0&gt; [0x2dd5480] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:42</a>.0-42.0&gt; [0x2dd5360]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd5600]
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:42</a>.0-42.0&gt; [0x2dd5720]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:42</a>.0-42.0&gt; [0x2dd58a0]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd5a20]
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd5b60]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:42</a>.0-42.0&gt; [0x2dd5d00] str=&#39;\a&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:42</a>.0-42.0&gt; [0x2dd6040] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:42</a>.0-42.0&gt; [0x2dd5f00]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd6200]
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd6320]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:42</a>.0-42.0&gt; [0x2dd6460] str=&#39;\b&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-42" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:42</a>.0-42.0&gt; [0x2dd67a0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd6660]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd6960] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd77e0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-43" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:43</a>.0-43.0&gt; [0x2dd6a80]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:44</a>.0-44.0&gt; [0x2dd6ba0] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:44</a>.0-44.0&gt; [0x2dd7090] str=&#39;&#34;FAILED {a,b} Expected 2&#39;b01 - received %b%b&#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000001111011011000010010110001100010011111010010000001000101011110000111000001100101011000110111010001100101011001000010000000110010001001110110001000110000001100010010000000101101001000000111001001100101011000110110010101101001011101100110010101100100001000000010010101100010001001010110001000100010&#39;(360) range=[359:0] int=1646617122
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:44</a>.0-44.0&gt; [0x2dd6d40] str=&#39;\a&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:44</a>.0-44.0&gt; [0x2dd7360] str=&#39;\b&#39;
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:45</a>.0-45.0&gt; [0x2dd74e0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:45</a>.0-45.0&gt; [0x2dd7600] str=&#39;\working&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-45" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:45</a>.0-45.0&gt; [0x2dd7900] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:48</a>.0-48.0&gt; [0x2dd7b10]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:48</a>.0-48.0&gt; [0x2dd7c30] str=&#39;\a&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:48</a>.0-48.0&gt; [0x2dd7f30] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:50</a>.0-50.0&gt; [0x2dd7e10]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd80b0]
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:50</a>.0-50.0&gt; [0x2dd81d0]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:50</a>.0-50.0&gt; [0x2dd8370]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd84f0]
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd8630]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:50</a>.0-50.0&gt; [0x2dd87d0] str=&#39;\a&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:50</a>.0-50.0&gt; [0x2dd8b10] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:50</a>.0-50.0&gt; [0x2dd89d0]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd8cd0]
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd8df0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:50</a>.0-50.0&gt; [0x2dd8f30] str=&#39;\b&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-50" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:50</a>.0-50.0&gt; [0x2dd9270] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd9130]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dd9430] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2dda2b0]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-51" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:51</a>.0-51.0&gt; [0x2dd9550]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:52</a>.0-52.0&gt; [0x2dd9670] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:52</a>.0-52.0&gt; [0x2dd9b60] str=&#39;&#34;FAILED {a,b} Expected 2&#39;b10 - received %b%b&#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000001111011011000010010110001100010011111010010000001000101011110000111000001100101011000110111010001100101011001000010000000110010001001110110001000110001001100000010000000101101001000000111001001100101011000110110010101101001011101100110010101100100001000000010010101100010001001010110001000100010&#39;(360) range=[359:0] int=1646617122
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:52</a>.0-52.0&gt; [0x2dd9810] str=&#39;\a&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-52" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:52</a>.0-52.0&gt; [0x2dd9e30] str=&#39;\b&#39;
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:53</a>.0-53.0&gt; [0x2dd9fb0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:53</a>.0-53.0&gt; [0x2dda0d0] str=&#39;\working&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-53" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:53</a>.0-53.0&gt; [0x2dda3d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:56</a>.0-56.0&gt; [0x2dda590]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:56</a>.0-56.0&gt; [0x2dda6b0] str=&#39;\a&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-56" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:56</a>.0-56.0&gt; [0x2dda9b0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:58</a>.0-58.0&gt; [0x2dda890]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ddab30]
              AST_BIT_AND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:58</a>.0-58.0&gt; [0x2ddac50]
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:58</a>.0-58.0&gt; [0x2ddadf0]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ddaf70]
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ddb0b0]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:58</a>.0-58.0&gt; [0x2ddb250] str=&#39;\a&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:58</a>.0-58.0&gt; [0x2ddb590] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_REDUCE_BOOL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:58</a>.0-58.0&gt; [0x2ddb450]
                  AST_LOGIC_NOT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ddb750]
                    AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ddb870]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:58</a>.0-58.0&gt; [0x2ddb9b0] str=&#39;\b&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-58" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:58</a>.0-58.0&gt; [0x2ddbcf0] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ddbbb0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ddbeb0] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ddca90]
                  AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-59" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:59</a>.0-59.0&gt; [0x2ddbfd0]
                    AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:60</a>.0-60.0&gt; [0x2ddc0f0] str=&#39;$display&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:60</a>.0-60.0&gt; [0x2ddc4a0] str=&#39;&#34;FAILED {a,b} Expected 2&#39;b11 - received %b%b&#34;&#39; bits=&#39;001000100100011001000001010010010100110001000101010001000010000001111011011000010010110001100010011111010010000001000101011110000111000001100101011000110111010001100101011001000010000000110010001001110110001000110001001100010010000000101101001000000111001001100101011000110110010101101001011101100110010101100100001000000010010101100010001001010110001000100010&#39;(360) range=[359:0] int=1646617122
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:60</a>.0-60.0&gt; [0x2ddc210] str=&#39;\a&#39;
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-60" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:60</a>.0-60.0&gt; [0x2ddc730] str=&#39;\b&#39;
                    AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:61</a>.0-61.0&gt; [0x2ddc850]
                      AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:61</a>.0-61.0&gt; [0x2ddc970] str=&#39;\working&#39;
                      AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-61" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:61</a>.0-61.0&gt; [0x2ddcbb0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:64</a>.0-64.0&gt; [0x2ddccd0]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ddcdf0]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-64" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:64</a>.0-64.0&gt; [0x2ddcf10] str=&#39;\working&#39;
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ddd030]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ddd150] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2ddd390]
                  AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-65" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:65</a>.0-65.0&gt; [0x2ddd270] str=&#39;$display&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-65" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:65</a>.0-65.0&gt; [0x2ddd590] str=&#39;&#34;PASSED\n&#34;&#39; bits=&#39;00100010010100000100000101010011010100110100010101000100010111000110111000100010&#39;(80) range=[79:0] int=1146908194
<a href="../../../../third_party/tests/ivtest/ivltests/sdw_lvalconcat.v.html#l-36" target="file-frame">third_party/tests/ivtest/ivltests/sdw_lvalconcat.v:36</a>: ERROR: System task `$display&#39; called with invalid/unsupported format specifier.

</pre>
</body>