Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 3a17eed8800c4043a4024ae27aab8448 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestWrapper_behav xil_defaultlib.TestWrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'out' [C:/Users/donot/Documents/G-Backed Up Documents/Classes/Undergrad/CMPEN 331/Verilog/CMPEN331_Final-Framework/CMPEN331_Final-Framework.srcs/sources_1/new/Top.v:229]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC32
Compiling module xil_defaultlib.R32
Compiling module xil_defaultlib.BTB
Compiling module xil_defaultlib.BHT
Compiling module xil_defaultlib.ICACHE
Compiling module xil_defaultlib.IncFour
Compiling module xil_defaultlib.IF_ID_PR
Compiling module xil_defaultlib.HILO64
Compiling module xil_defaultlib.HazardDetection
Compiling module xil_defaultlib.DecodeForwarding
Compiling module xil_defaultlib.REGFILE
Compiling module xil_defaultlib.EQComp
Compiling module xil_defaultlib.SZExtender
Compiling module xil_defaultlib.ScaledAdder
Compiling module xil_defaultlib.CONTROL
Compiling module xil_defaultlib.ID_EX_PR
Compiling module xil_defaultlib.EXForwarding
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.EX_MEM_PR
Compiling module xil_defaultlib.MEMForwarding
Compiling module xil_defaultlib.DCACHE
Compiling module xil_defaultlib.MEM_WB_PR
Compiling module xil_defaultlib.SYSCALL_EMU_1
Compiling module xil_defaultlib.MainMemory
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.TestWrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestWrapper_behav
