Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Oct 29 17:50:59 2025
| Host         : L-FV0T324 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file /home/tim/projects/uart/synthesis/results/impl/uart_timing.rpt
| Design       : TOP_FPGA
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.715        0.000                      0                  240        0.152        0.000                      0                  240        9.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.715        0.000                      0                  240        0.152        0.000                      0                  240        9.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.715ns  (required time - arrival time)
  Source:                 inst_uart/O_WRITE_ADDR_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_read_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 1.064ns (25.008%)  route 3.191ns (74.992%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.172ns = ( 25.172 - 20.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.868     5.630    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X111Y54        FDCE                                         r  inst_uart/O_WRITE_ADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y54        FDCE (Prop_fdce_C_Q)         0.456     6.086 r  inst_uart/O_WRITE_ADDR_reg[5]/Q
                         net (fo=35, routed)          1.359     7.446    inst_uart/write_addr[5]
    SLICE_X112Y52        LUT6 (Prop_lut6_I3_O)        0.124     7.570 f  inst_uart/reg_read[0]_i_4/O
                         net (fo=1, routed)           1.280     8.850    inst_uart/reg_read[0]_i_4_n_0
    SLICE_X111Y54        LUT5 (Prop_lut5_I0_O)        0.152     9.002 f  inst_uart/reg_read[0]_i_2/O
                         net (fo=1, routed)           0.551     9.553    inst_uart/reg_read[0]_i_2_n_0
    SLICE_X111Y52        LUT5 (Prop_lut5_I3_O)        0.332     9.885 r  inst_uart/reg_read[0]_i_1/O
                         net (fo=1, routed)           0.000     9.885    inst_regfile/D[0]
    SLICE_X111Y52        FDPE                                         r  inst_regfile/reg_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.690    25.172    inst_regfile/PAD_I_CLK_IBUF_BUFG
    SLICE_X111Y52        FDPE                                         r  inst_regfile/reg_read_reg[0]/C
                         clock pessimism              0.434    25.606    
                         clock uncertainty           -0.035    25.571    
    SLICE_X111Y52        FDPE (Setup_fdpe_C_D)        0.029    25.600    inst_regfile/reg_read_reg[0]
  -------------------------------------------------------------------
                         required time                         25.600    
                         arrival time                          -9.885    
  -------------------------------------------------------------------
                         slack                                 15.715    

Slack (MET) :             15.988ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.427ns (35.837%)  route 2.555ns (64.163%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 25.171 - 20.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.867     5.629    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y58        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDCE (Prop_fdce_C_Q)         0.419     6.048 f  inst_uart/inst_uart_rx/O_BYTE_reg[6]/Q
                         net (fo=8, routed)           1.134     7.183    inst_uart/inst_uart_rx/rx_byte[6]
    SLICE_X111Y56        LUT5 (Prop_lut5_I2_O)        0.322     7.505 f  inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_7/O
                         net (fo=2, routed)           0.706     8.211    inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_7_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.354     8.565 f  inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_5/O
                         net (fo=3, routed)           0.714     9.279    inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X110Y56        LUT6 (Prop_lut6_I5_O)        0.332     9.611 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.611    inst_uart/inst_uart_rx_n_7
    SLICE_X110Y56        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.689    25.171    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y56        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.434    25.605    
                         clock uncertainty           -0.035    25.570    
    SLICE_X110Y56        FDCE (Setup_fdce_C_D)        0.029    25.599    inst_uart/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.599    
                         arrival time                          -9.611    
  -------------------------------------------------------------------
                         slack                                 15.988    

Slack (MET) :             15.997ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/rx_baud_tick_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.062ns (26.394%)  route 2.962ns (73.606%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 25.168 - 20.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.866     5.628    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X106Y55        FDCE                                         r  inst_uart/inst_uart_rx/rx_baud_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y55        FDCE (Prop_fdce_C_Q)         0.456     6.084 f  inst_uart/inst_uart_rx/rx_baud_tick_reg/Q
                         net (fo=11, routed)          1.377     7.462    inst_uart/inst_uart_rx/rx_baud_tick_reg_n_0
    SLICE_X108Y57        LUT5 (Prop_lut5_I0_O)        0.124     7.586 f  inst_uart/inst_uart_rx/FSM_onehot_current_state[6]_i_2/O
                         net (fo=7, routed)           0.747     8.333    inst_uart/inst_uart_rx/next_state12_out__1
    SLICE_X111Y57        LUT4 (Prop_lut4_I0_O)        0.150     8.483 f  inst_uart/inst_uart_rx/FSM_onehot_current_state[2]_i_2/O
                         net (fo=1, routed)           0.837     9.320    inst_uart/inst_uart_rx/next_state1__2
    SLICE_X108Y56        LUT5 (Prop_lut5_I3_O)        0.332     9.652 r  inst_uart/inst_uart_rx/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.652    inst_uart/inst_uart_rx/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X108Y56        FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.686    25.168    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X108Y56        FDCE                                         r  inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.435    25.603    
                         clock uncertainty           -0.035    25.568    
    SLICE_X108Y56        FDCE (Setup_fdce_C_D)        0.081    25.649    inst_uart/inst_uart_rx/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.649    
                         arrival time                          -9.652    
  -------------------------------------------------------------------
                         slack                                 15.997    

Slack (MET) :             16.028ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.944ns  (logic 0.828ns (20.995%)  route 3.116ns (79.005%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 25.169 - 20.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.866     5.628    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y53        FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.456     6.084 r  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=16, routed)          1.329     7.413    inst_uart/inst_uart_tx/tx_data_reg_reg[1]_1
    SLICE_X110Y52        LUT6 (Prop_lut6_I2_O)        0.124     7.537 r  inst_uart/inst_uart_tx/tx_data_reg[7]_i_5/O
                         net (fo=2, routed)           0.816     8.353    inst_uart/inst_uart_tx/tx_data_reg[7]_i_5_n_0
    SLICE_X109Y52        LUT6 (Prop_lut6_I1_O)        0.124     8.477 r  inst_uart/inst_uart_tx/tx_data_reg[7]_i_3/O
                         net (fo=5, routed)           0.971     9.448    inst_uart/inst_uart_tx/tx_data_reg[7]_i_3_n_0
    SLICE_X106Y52        LUT6 (Prop_lut6_I3_O)        0.124     9.572 r  inst_uart/inst_uart_tx/tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.572    inst_uart/inst_uart_tx/tx_data_reg[1]_i_1_n_0
    SLICE_X106Y52        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.687    25.169    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X106Y52        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[1]/C
                         clock pessimism              0.435    25.604    
                         clock uncertainty           -0.035    25.569    
    SLICE_X106Y52        FDCE (Setup_fdce_C_D)        0.031    25.600    inst_uart/inst_uart_tx/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.600    
                         arrival time                          -9.572    
  -------------------------------------------------------------------
                         slack                                 16.028    

Slack (MET) :             16.035ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.892ns  (logic 1.427ns (36.665%)  route 2.465ns (63.335%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 25.168 - 20.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.867     5.629    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y58        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDCE (Prop_fdce_C_Q)         0.419     6.048 f  inst_uart/inst_uart_rx/O_BYTE_reg[6]/Q
                         net (fo=8, routed)           1.134     7.183    inst_uart/inst_uart_rx/rx_byte[6]
    SLICE_X111Y56        LUT5 (Prop_lut5_I2_O)        0.322     7.505 f  inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_7/O
                         net (fo=2, routed)           0.706     8.211    inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_7_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.354     8.565 f  inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_5/O
                         net (fo=3, routed)           0.624     9.189    inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X109Y54        LUT4 (Prop_lut4_I3_O)        0.332     9.521 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.521    inst_uart/inst_uart_rx_n_6
    SLICE_X109Y54        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.686    25.168    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y54        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.394    25.562    
                         clock uncertainty           -0.035    25.527    
    SLICE_X109Y54        FDCE (Setup_fdce_C_D)        0.029    25.556    inst_uart/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.556    
                         arrival time                          -9.521    
  -------------------------------------------------------------------
                         slack                                 16.035    

Slack (MET) :             16.054ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.873ns  (logic 1.427ns (36.847%)  route 2.446ns (63.153%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.168ns = ( 25.168 - 20.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.867     5.629    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y58        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDCE (Prop_fdce_C_Q)         0.419     6.048 r  inst_uart/inst_uart_rx/O_BYTE_reg[6]/Q
                         net (fo=8, routed)           1.134     7.183    inst_uart/inst_uart_rx/rx_byte[6]
    SLICE_X111Y56        LUT5 (Prop_lut5_I2_O)        0.322     7.505 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_7/O
                         net (fo=2, routed)           0.706     8.211    inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_7_n_0
    SLICE_X110Y56        LUT5 (Prop_lut5_I0_O)        0.354     8.565 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_5/O
                         net (fo=3, routed)           0.605     9.170    inst_uart/inst_uart_rx/FSM_sequential_current_state[2]_i_5_n_0
    SLICE_X109Y55        LUT6 (Prop_lut6_I5_O)        0.332     9.502 r  inst_uart/inst_uart_rx/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.502    inst_uart/inst_uart_rx_n_8
    SLICE_X109Y55        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.686    25.168    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y55        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.394    25.562    
                         clock uncertainty           -0.035    25.527    
    SLICE_X109Y55        FDCE (Setup_fdce_C_D)        0.029    25.556    inst_uart/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         25.556    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                 16.054    

Slack (MET) :             16.107ns  (required time - arrival time)
  Source:                 inst_uart/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/tx_data_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.828ns (21.680%)  route 2.991ns (78.320%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 25.169 - 20.000 ) 
    Source Clock Delay      (SCD):    5.630ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.868     5.630    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y56        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y56        FDCE (Prop_fdce_C_Q)         0.456     6.086 r  inst_uart/FSM_sequential_current_state_reg[1]/Q
                         net (fo=19, routed)          1.177     7.264    inst_uart/inst_uart_tx/Q[1]
    SLICE_X109Y54        LUT3 (Prop_lut3_I0_O)        0.124     7.388 r  inst_uart/inst_uart_tx/tx_byte_count[1]_i_2/O
                         net (fo=7, routed)           1.004     8.392    inst_uart/inst_uart_tx/FSM_sequential_current_state_reg[1]_0
    SLICE_X108Y51        LUT6 (Prop_lut6_I0_O)        0.124     8.516 r  inst_uart/inst_uart_tx/tx_data_reg[3]_i_3/O
                         net (fo=2, routed)           0.810     9.326    inst_uart/inst_uart_tx/tx_data_reg[3]_i_3_n_0
    SLICE_X107Y51        LUT6 (Prop_lut6_I2_O)        0.124     9.450 r  inst_uart/inst_uart_tx/tx_data_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.450    inst_uart/inst_uart_tx/tx_data_reg[2]_i_1_n_0
    SLICE_X107Y51        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.687    25.169    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X107Y51        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[2]/C
                         clock pessimism              0.394    25.563    
                         clock uncertainty           -0.035    25.528    
    SLICE_X107Y51        FDCE (Setup_fdce_C_D)        0.029    25.557    inst_uart/inst_uart_tx/tx_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.557    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                 16.107    

Slack (MET) :             16.313ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/tx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 1.080ns (29.518%)  route 2.579ns (70.482%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 25.169 - 20.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.866     5.628    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y53        FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.456     6.084 r  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=16, routed)          1.270     7.355    inst_uart/inst_uart_tx/tx_data_reg_reg[1]_1
    SLICE_X108Y51        LUT3 (Prop_lut3_I1_O)        0.152     7.507 r  inst_uart/inst_uart_tx/tx_data_reg[7]_i_7/O
                         net (fo=2, routed)           1.001     8.508    inst_uart/inst_uart_tx/tx_data_reg[7]_i_7_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I3_O)        0.348     8.856 f  inst_uart/inst_uart_tx/tx_data_reg[3]_i_5/O
                         net (fo=2, routed)           0.307     9.163    inst_uart/inst_uart_tx/tx_data_reg[3]_i_5_n_0
    SLICE_X107Y51        LUT6 (Prop_lut6_I4_O)        0.124     9.287 r  inst_uart/inst_uart_tx/tx_data_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.287    inst_uart/inst_uart_tx/tx_data_reg[3]_i_1_n_0
    SLICE_X107Y51        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.687    25.169    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X107Y51        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[3]/C
                         clock pessimism              0.435    25.604    
                         clock uncertainty           -0.035    25.569    
    SLICE_X107Y51        FDCE (Setup_fdce_C_D)        0.031    25.600    inst_uart/inst_uart_tx/tx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.600    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                 16.313    

Slack (MET) :             16.375ns  (required time - arrival time)
  Source:                 inst_uart/inst_uart_rx/O_BYTE_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/O_WRITE_DATA_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 0.839ns (24.074%)  route 2.646ns (75.926%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 25.171 - 20.000 ) 
    Source Clock Delay      (SCD):    5.629ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.867     5.629    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y58        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y58        FDCE (Prop_fdce_C_Q)         0.419     6.048 r  inst_uart/inst_uart_rx/O_BYTE_reg[6]/Q
                         net (fo=8, routed)           1.596     7.644    inst_uart/inst_uart_rx/rx_byte[6]
    SLICE_X111Y57        LUT6 (Prop_lut6_I1_O)        0.296     7.940 f  inst_uart/inst_uart_rx/O_WRITE_DATA[15]_i_4/O
                         net (fo=1, routed)           0.403     8.343    inst_uart/inst_uart_rx/O_WRITE_DATA[15]_i_4_n_0
    SLICE_X111Y56        LUT6 (Prop_lut6_I5_O)        0.124     8.467 r  inst_uart/inst_uart_rx/O_WRITE_DATA[15]_i_2/O
                         net (fo=6, routed)           0.648     9.114    inst_uart/p_1_in[7]
    SLICE_X110Y54        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.689    25.171    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[11]/C
                         clock pessimism              0.434    25.605    
                         clock uncertainty           -0.035    25.570    
    SLICE_X110Y54        FDCE (Setup_fdce_C_D)       -0.081    25.489    inst_uart/O_WRITE_DATA_reg[11]
  -------------------------------------------------------------------
                         required time                         25.489    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                 16.375    

Slack (MET) :             16.381ns  (required time - arrival time)
  Source:                 inst_uart/tx_byte_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 1.080ns (30.076%)  route 2.511ns (69.924%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.169ns = ( 25.169 - 20.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.866     5.628    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y53        FDCE                                         r  inst_uart/tx_byte_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y53        FDCE (Prop_fdce_C_Q)         0.456     6.084 r  inst_uart/tx_byte_count_reg[0]/Q
                         net (fo=16, routed)          1.270     7.355    inst_uart/inst_uart_tx/tx_data_reg_reg[1]_1
    SLICE_X108Y51        LUT3 (Prop_lut3_I1_O)        0.152     7.507 r  inst_uart/inst_uart_tx/tx_data_reg[7]_i_7/O
                         net (fo=2, routed)           0.632     8.139    inst_uart/inst_uart_tx/tx_data_reg[7]_i_7_n_0
    SLICE_X108Y52        LUT6 (Prop_lut6_I3_O)        0.348     8.487 r  inst_uart/inst_uart_tx/tx_data_reg[7]_i_4/O
                         net (fo=5, routed)           0.608     9.095    inst_uart/inst_uart_tx/tx_data_reg[7]_i_4_n_0
    SLICE_X106Y52        LUT6 (Prop_lut6_I2_O)        0.124     9.219 r  inst_uart/inst_uart_tx/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.219    inst_uart/inst_uart_tx/tx_data_reg[6]_i_1_n_0
    SLICE_X106Y52        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    Y9                                                0.000    20.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000    20.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.687    25.169    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X106Y52        FDCE                                         r  inst_uart/inst_uart_tx/tx_data_reg_reg[6]/C
                         clock pessimism              0.435    25.604    
                         clock uncertainty           -0.035    25.569    
    SLICE_X106Y52        FDCE (Setup_fdce_C_D)        0.031    25.600    inst_uart/inst_uart_tx/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         25.600    
                         arrival time                          -9.219    
  -------------------------------------------------------------------
                         slack                                 16.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_led_reg/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.638     1.585    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X113Y53        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y53        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  inst_uart/O_WRITE_DATA_reg[0]/Q
                         net (fo=2, routed)           0.099     1.825    inst_uart/Q[0]
    SLICE_X112Y53        LUT6 (Prop_lut6_I0_O)        0.045     1.870 r  inst_uart/reg_led_i_1/O
                         net (fo=1, routed)           0.000     1.870    inst_regfile/reg_led_reg_0
    SLICE_X112Y53        FDPE                                         r  inst_regfile/reg_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.910     2.104    inst_regfile/PAD_I_CLK_IBUF_BUFG
    SLICE_X112Y53        FDPE                                         r  inst_regfile/reg_led_reg/C
                         clock pessimism             -0.506     1.598    
    SLICE_X112Y53        FDPE (Hold_fdpe_C_D)         0.120     1.718    inst_regfile/reg_led_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/received_byte_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/O_BYTE_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.710%)  route 0.127ns (47.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.636     1.583    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  inst_uart/inst_uart_rx/received_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.141     1.724 r  inst_uart/inst_uart_rx/received_byte_reg[6]/Q
                         net (fo=2, routed)           0.127     1.850    inst_uart/inst_uart_rx/received_byte[6]
    SLICE_X110Y58        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.909     2.103    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y58        FDCE                                         r  inst_uart/inst_uart_rx/O_BYTE_reg[6]/C
                         clock pessimism             -0.481     1.622    
    SLICE_X110Y58        FDCE (Hold_fdce_C_D)         0.071     1.693    inst_uart/inst_uart_rx/O_BYTE_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_rx/received_byte_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_rx/received_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.710%)  route 0.127ns (47.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.636     1.583    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y58        FDCE                                         r  inst_uart/inst_uart_rx/received_byte_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y58        FDCE (Prop_fdce_C_Q)         0.141     1.724 r  inst_uart/inst_uart_rx/received_byte_reg[6]/Q
                         net (fo=2, routed)           0.127     1.850    inst_uart/inst_uart_rx/received_byte[6]
    SLICE_X111Y58        FDCE                                         r  inst_uart/inst_uart_rx/received_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.909     2.103    inst_uart/inst_uart_rx/PAD_I_CLK_IBUF_BUFG
    SLICE_X111Y58        FDCE                                         r  inst_uart/inst_uart_rx/received_byte_reg[5]/C
                         clock pessimism             -0.481     1.622    
    SLICE_X111Y58        FDCE (Hold_fdce_C_D)         0.071     1.693    inst_uart/inst_uart_rx/received_byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_tx/tx_baud_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/tx_baud_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.932%)  route 0.084ns (31.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.640     1.587    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  inst_uart/inst_uart_tx/tx_baud_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  inst_uart/inst_uart_tx/tx_baud_counter_reg[6]/Q
                         net (fo=5, routed)           0.084     1.812    inst_uart/inst_uart_tx/tx_baud_counter_reg_n_0_[6]
    SLICE_X107Y49        LUT6 (Prop_lut6_I2_O)        0.045     1.857 r  inst_uart/inst_uart_tx/tx_baud_tick_i_1/O
                         net (fo=1, routed)           0.000     1.857    inst_uart/inst_uart_tx/tx_baud_tick_i_1_n_0
    SLICE_X107Y49        FDCE                                         r  inst_uart/inst_uart_tx/tx_baud_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.911     2.105    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X107Y49        FDCE                                         r  inst_uart/inst_uart_tx/tx_baud_tick_reg/C
                         clock pessimism             -0.505     1.600    
    SLICE_X107Y49        FDCE (Hold_fdce_C_D)         0.092     1.692    inst_uart/inst_uart_tx/tx_baud_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.385%)  route 0.114ns (44.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.638     1.585    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X110Y54        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y54        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  inst_uart/O_WRITE_DATA_reg[10]/Q
                         net (fo=1, routed)           0.114     1.840    inst_regfile/reg_16_bits_reg[15]_1[10]
    SLICE_X111Y53        FDCE                                         r  inst_regfile/reg_16_bits_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.910     2.104    inst_regfile/PAD_I_CLK_IBUF_BUFG
    SLICE_X111Y53        FDCE                                         r  inst_regfile/reg_16_bits_reg[10]/C
                         clock pessimism             -0.503     1.601    
    SLICE_X111Y53        FDCE (Hold_fdce_C_D)         0.070     1.671    inst_regfile/reg_16_bits_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 inst_uart/O_WRITE_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_regfile/reg_16_bits_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.417%)  route 0.117ns (41.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.637     1.584    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X108Y53        FDCE                                         r  inst_uart/O_WRITE_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y53        FDCE (Prop_fdce_C_Q)         0.164     1.748 r  inst_uart/O_WRITE_DATA_reg[4]/Q
                         net (fo=1, routed)           0.117     1.865    inst_regfile/reg_16_bits_reg[15]_1[4]
    SLICE_X111Y53        FDCE                                         r  inst_regfile/reg_16_bits_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.910     2.104    inst_regfile/PAD_I_CLK_IBUF_BUFG
    SLICE_X111Y53        FDCE                                         r  inst_regfile/reg_16_bits_reg[4]/C
                         clock pessimism             -0.481     1.623    
    SLICE_X111Y53        FDCE (Hold_fdce_C_D)         0.071     1.694    inst_regfile/reg_16_bits_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_tx/tx_current_bit_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/tx_current_bit_index_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.638     1.585    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X106Y50        FDCE                                         r  inst_uart/inst_uart_tx/tx_current_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y50        FDCE (Prop_fdce_C_Q)         0.141     1.726 r  inst_uart/inst_uart_tx/tx_current_bit_index_reg[0]/Q
                         net (fo=4, routed)           0.108     1.834    inst_uart/inst_uart_tx/tx_current_bit_index_reg_n_0_[0]
    SLICE_X107Y50        LUT5 (Prop_lut5_I3_O)        0.048     1.882 r  inst_uart/inst_uart_tx/tx_current_bit_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.882    inst_uart/inst_uart_tx/p_0_in[2]
    SLICE_X107Y50        FDCE                                         r  inst_uart/inst_uart_tx/tx_current_bit_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.908     2.102    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X107Y50        FDCE                                         r  inst_uart/inst_uart_tx/tx_current_bit_index_reg[2]/C
                         clock pessimism             -0.504     1.598    
    SLICE_X107Y50        FDCE (Hold_fdce_C_D)         0.107     1.705    inst_uart/inst_uart_tx/tx_current_bit_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_uart/inst_uart_tx/tx_baud_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/inst_uart_tx/tx_baud_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.221%)  route 0.110ns (36.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.640     1.587    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X106Y49        FDCE                                         r  inst_uart/inst_uart_tx/tx_baud_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDCE (Prop_fdce_C_Q)         0.141     1.728 r  inst_uart/inst_uart_tx/tx_baud_counter_reg[0]/Q
                         net (fo=8, routed)           0.110     1.838    inst_uart/inst_uart_tx/tx_baud_counter_reg_n_0_[0]
    SLICE_X107Y49        LUT5 (Prop_lut5_I1_O)        0.048     1.886 r  inst_uart/inst_uart_tx/tx_baud_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.886    inst_uart/inst_uart_tx/tx_baud_counter[3]
    SLICE_X107Y49        FDCE                                         r  inst_uart/inst_uart_tx/tx_baud_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.911     2.105    inst_uart/inst_uart_tx/PAD_I_CLK_IBUF_BUFG
    SLICE_X107Y49        FDCE                                         r  inst_uart/inst_uart_tx/tx_baud_counter_reg[3]/C
                         clock pessimism             -0.505     1.600    
    SLICE_X107Y49        FDCE (Hold_fdce_C_D)         0.107     1.707    inst_uart/inst_uart_tx/tx_baud_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 inst_resync_slv/gen_resync[1].reg_i_data_async_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_resync_slv/gen_resync[1].reg_i_data_async_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.637     1.584    inst_resync_slv/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y54        FDCE                                         r  inst_resync_slv/gen_resync[1].reg_i_data_async_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDCE (Prop_fdce_C_Q)         0.141     1.725 r  inst_resync_slv/gen_resync[1].reg_i_data_async_reg/Q
                         net (fo=1, routed)           0.113     1.838    inst_resync_slv/gen_resync[1].reg_i_data_async
    SLICE_X109Y54        FDCE                                         r  inst_resync_slv/gen_resync[1].reg_i_data_async_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.907     2.101    inst_resync_slv/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y54        FDCE                                         r  inst_resync_slv/gen_resync[1].reg_i_data_async_d1_reg/C
                         clock pessimism             -0.517     1.584    
    SLICE_X109Y54        FDCE (Hold_fdce_C_D)         0.075     1.659    inst_resync_slv/gen_resync[1].reg_i_data_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 inst_uart/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_uart/rx_byte_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.392%)  route 0.135ns (41.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.637     1.584    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X109Y54        FDCE                                         r  inst_uart/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y54        FDCE (Prop_fdce_C_Q)         0.141     1.725 r  inst_uart/FSM_sequential_current_state_reg[2]/Q
                         net (fo=17, routed)          0.135     1.860    inst_uart/current_state[2]
    SLICE_X108Y54        LUT5 (Prop_lut5_I3_O)        0.048     1.908 r  inst_uart/rx_byte_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.908    inst_uart/rx_byte_count[1]_i_1_n_0
    SLICE_X108Y54        FDCE                                         r  inst_uart/rx_byte_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  PAD_I_CLK (IN)
                         net (fo=0)                   0.000     0.000    PAD_I_CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  PAD_I_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    PAD_I_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  PAD_I_CLK_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.907     2.101    inst_uart/PAD_I_CLK_IBUF_BUFG
    SLICE_X108Y54        FDCE                                         r  inst_uart/rx_byte_count_reg[1]/C
                         clock pessimism             -0.504     1.597    
    SLICE_X108Y54        FDCE (Hold_fdce_C_D)         0.131     1.728    inst_uart/rx_byte_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PAD_I_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  PAD_I_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X109Y53  inst_regfile/O_READ_DATA_VALID_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y52  inst_regfile/reg_16_bits_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y53  inst_regfile/reg_16_bits_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y52  inst_regfile/reg_16_bits_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X110Y52  inst_regfile/reg_16_bits_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y53  inst_regfile/reg_16_bits_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y53  inst_regfile/reg_16_bits_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X111Y53  inst_regfile/reg_16_bits_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X112Y52  inst_regfile/reg_16_bits_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y53  inst_regfile/O_READ_DATA_VALID_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y53  inst_regfile/O_READ_DATA_VALID_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y52  inst_regfile/reg_16_bits_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y52  inst_regfile/reg_16_bits_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y53  inst_regfile/reg_16_bits_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y53  inst_regfile/reg_16_bits_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y52  inst_regfile/reg_16_bits_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y52  inst_regfile/reg_16_bits_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y52  inst_regfile/reg_16_bits_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y52  inst_regfile/reg_16_bits_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y53  inst_regfile/O_READ_DATA_VALID_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X109Y53  inst_regfile/O_READ_DATA_VALID_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y52  inst_regfile/reg_16_bits_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y52  inst_regfile/reg_16_bits_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y53  inst_regfile/reg_16_bits_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X111Y53  inst_regfile/reg_16_bits_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y52  inst_regfile/reg_16_bits_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X112Y52  inst_regfile/reg_16_bits_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y52  inst_regfile/reg_16_bits_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X110Y52  inst_regfile/reg_16_bits_reg[12]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input          | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port           | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+
clk       | PAD_I_RST_N    | FDCE    | -     |     0.757 (r) | FAST    |     3.267 (r) | SLOW    |          |
clk       | PAD_I_SWITCH_0 | FDCE    | -     |     0.077 (r) | FAST    |     2.819 (r) | SLOW    |          |
clk       | PAD_I_SWITCH_1 | FDCE    | -     |     0.120 (r) | FAST    |     2.702 (r) | SLOW    |          |
clk       | PAD_I_SWITCH_2 | FDCE    | -     |    -0.337 (r) | FAST    |     3.445 (r) | SLOW    |          |
clk       | PAD_I_UART_RX  | FDPE    | -     |     1.585 (r) | FAST    |     0.080 (r) | SLOW    |          |
----------+----------------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+---------------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output        | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port          | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+---------------+--------+-------+----------------+---------+----------------+---------+----------+
clk       | PAD_O_LED_0   | FDPE   | -     |     11.602 (r) | SLOW    |      3.386 (r) | FAST    |          |
clk       | PAD_O_UART_TX | FDPE   | -     |     15.444 (r) | SLOW    |      5.322 (r) | FAST    |          |
----------+---------------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk    | clk         |         4.285 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



