// Seed: 1417940681
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    input tri0 id_7,
    output tri0 id_8,
    output supply1 id_9,
    output wand id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    output supply1 id_14,
    input tri1 id_15,
    output wor id_16,
    input tri0 id_17,
    input wor id_18,
    input supply0 id_19,
    output tri1 id_20,
    input wand id_21,
    input uwire id_22,
    output tri0 id_23,
    input wor id_24,
    input supply1 id_25,
    output wire id_26
);
  assign id_23 = id_22;
  wire id_28;
endmodule
module module_1 (
    input wire id_0,
    output supply0 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wand id_4
);
  wire id_6;
  module_0(
      id_1,
      id_1,
      id_2,
      id_3,
      id_0,
      id_3,
      id_4,
      id_4,
      id_1,
      id_1,
      id_1,
      id_0,
      id_2,
      id_3,
      id_1,
      id_4,
      id_1,
      id_4,
      id_2,
      id_3,
      id_1,
      id_4,
      id_0,
      id_1,
      id_3,
      id_0,
      id_1
  );
endmodule
